{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492101219028 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492101219029 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 13 19:33:38 2017 " "Processing started: Thu Apr 13 19:33:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492101219029 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1492101219029 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off my1 -c my1_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off my1 -c my1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1492101219029 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1492101219468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcopy/synthesis/submodules/embcopy_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcopy/synthesis/submodules/embcopy_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embcopy_rsp_xbar_mux " "Found entity 1: embcopy_rsp_xbar_mux" {  } { { "embcopy/synthesis/submodules/embcopy_rsp_xbar_mux.sv" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101219522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcopy/synthesis/submodules/embcopy_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcopy/synthesis/submodules/embcopy_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embcopy_rsp_xbar_demux " "Found entity 1: embcopy_rsp_xbar_demux" {  } { { "embcopy/synthesis/submodules/embcopy_rsp_xbar_demux.sv" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101219525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcopy/synthesis/submodules/embcopy_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file embcopy/synthesis/submodules/embcopy_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 embcopy_pio_0 " "Found entity 1: embcopy_pio_0" {  } { { "embcopy/synthesis/submodules/embcopy_pio_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101219529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcopy/synthesis/submodules/embcopy_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file embcopy/synthesis/submodules/embcopy_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 embcopy_onchip_memory2_0 " "Found entity 1: embcopy_onchip_memory2_0" {  } { { "embcopy/synthesis/submodules/embcopy_onchip_memory2_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101219533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcopy/synthesis/submodules/embcopy_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file embcopy/synthesis/submodules/embcopy_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 embcopy_nios2_qsys_0_test_bench " "Found entity 1: embcopy_nios2_qsys_0_test_bench" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0_test_bench.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101219538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcopy/synthesis/submodules/embcopy_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file embcopy/synthesis/submodules/embcopy_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 embcopy_nios2_qsys_0_oci_test_bench " "Found entity 1: embcopy_nios2_qsys_0_oci_test_bench" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0_oci_test_bench.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101219542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcopy/synthesis/submodules/embcopy_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file embcopy/synthesis/submodules/embcopy_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 embcopy_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: embcopy_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101219546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcopy/synthesis/submodules/embcopy_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file embcopy/synthesis/submodules/embcopy_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 embcopy_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: embcopy_nios2_qsys_0_jtag_debug_module_tck" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101219550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcopy/synthesis/submodules/embcopy_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file embcopy/synthesis/submodules/embcopy_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 embcopy_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: embcopy_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101219554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 embcopy_nios2_qsys_0_register_bank_a_module " "Found entity 1: embcopy_nios2_qsys_0_register_bank_a_module" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219573 ""} { "Info" "ISGN_ENTITY_NAME" "2 embcopy_nios2_qsys_0_register_bank_b_module " "Found entity 2: embcopy_nios2_qsys_0_register_bank_b_module" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219573 ""} { "Info" "ISGN_ENTITY_NAME" "3 embcopy_nios2_qsys_0_nios2_oci_debug " "Found entity 3: embcopy_nios2_qsys_0_nios2_oci_debug" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219573 ""} { "Info" "ISGN_ENTITY_NAME" "4 embcopy_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: embcopy_nios2_qsys_0_ociram_sp_ram_module" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219573 ""} { "Info" "ISGN_ENTITY_NAME" "5 embcopy_nios2_qsys_0_nios2_ocimem " "Found entity 5: embcopy_nios2_qsys_0_nios2_ocimem" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219573 ""} { "Info" "ISGN_ENTITY_NAME" "6 embcopy_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: embcopy_nios2_qsys_0_nios2_avalon_reg" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219573 ""} { "Info" "ISGN_ENTITY_NAME" "7 embcopy_nios2_qsys_0_nios2_oci_break " "Found entity 7: embcopy_nios2_qsys_0_nios2_oci_break" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219573 ""} { "Info" "ISGN_ENTITY_NAME" "8 embcopy_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: embcopy_nios2_qsys_0_nios2_oci_xbrk" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219573 ""} { "Info" "ISGN_ENTITY_NAME" "9 embcopy_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: embcopy_nios2_qsys_0_nios2_oci_dbrk" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219573 ""} { "Info" "ISGN_ENTITY_NAME" "10 embcopy_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: embcopy_nios2_qsys_0_nios2_oci_itrace" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219573 ""} { "Info" "ISGN_ENTITY_NAME" "11 embcopy_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: embcopy_nios2_qsys_0_nios2_oci_td_mode" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219573 ""} { "Info" "ISGN_ENTITY_NAME" "12 embcopy_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: embcopy_nios2_qsys_0_nios2_oci_dtrace" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219573 ""} { "Info" "ISGN_ENTITY_NAME" "13 embcopy_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: embcopy_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219573 ""} { "Info" "ISGN_ENTITY_NAME" "14 embcopy_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: embcopy_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219573 ""} { "Info" "ISGN_ENTITY_NAME" "15 embcopy_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: embcopy_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219573 ""} { "Info" "ISGN_ENTITY_NAME" "16 embcopy_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: embcopy_nios2_qsys_0_nios2_oci_fifo" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219573 ""} { "Info" "ISGN_ENTITY_NAME" "17 embcopy_nios2_qsys_0_nios2_oci_pib " "Found entity 17: embcopy_nios2_qsys_0_nios2_oci_pib" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219573 ""} { "Info" "ISGN_ENTITY_NAME" "18 embcopy_nios2_qsys_0_nios2_oci_im " "Found entity 18: embcopy_nios2_qsys_0_nios2_oci_im" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219573 ""} { "Info" "ISGN_ENTITY_NAME" "19 embcopy_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: embcopy_nios2_qsys_0_nios2_performance_monitors" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219573 ""} { "Info" "ISGN_ENTITY_NAME" "20 embcopy_nios2_qsys_0_nios2_oci " "Found entity 20: embcopy_nios2_qsys_0_nios2_oci" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219573 ""} { "Info" "ISGN_ENTITY_NAME" "21 embcopy_nios2_qsys_0 " "Found entity 21: embcopy_nios2_qsys_0" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101219573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcopy/synthesis/submodules/embcopy_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcopy/synthesis/submodules/embcopy_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embcopy_irq_mapper " "Found entity 1: embcopy_irq_mapper" {  } { { "embcopy/synthesis/submodules/embcopy_irq_mapper.sv" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101219577 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embcopy_id_router.sv(48) " "Verilog HDL Declaration information at embcopy_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "embcopy/synthesis/submodules/embcopy_id_router.sv" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492101219579 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embcopy_id_router.sv(49) " "Verilog HDL Declaration information at embcopy_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "embcopy/synthesis/submodules/embcopy_id_router.sv" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492101219579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcopy/synthesis/submodules/embcopy_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file embcopy/synthesis/submodules/embcopy_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embcopy_id_router_default_decode " "Found entity 1: embcopy_id_router_default_decode" {  } { { "embcopy/synthesis/submodules/embcopy_id_router.sv" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219580 ""} { "Info" "ISGN_ENTITY_NAME" "2 embcopy_id_router " "Found entity 2: embcopy_id_router" {  } { { "embcopy/synthesis/submodules/embcopy_id_router.sv" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101219580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcopy/synthesis/submodules/embcopy_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcopy/synthesis/submodules/embcopy_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embcopy_cmd_xbar_mux " "Found entity 1: embcopy_cmd_xbar_mux" {  } { { "embcopy/synthesis/submodules/embcopy_cmd_xbar_mux.sv" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101219584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcopy/synthesis/submodules/embcopy_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcopy/synthesis/submodules/embcopy_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embcopy_cmd_xbar_demux " "Found entity 1: embcopy_cmd_xbar_demux" {  } { { "embcopy/synthesis/submodules/embcopy_cmd_xbar_demux.sv" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101219588 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel embcopy_addr_router.sv(48) " "Verilog HDL Declaration information at embcopy_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "embcopy/synthesis/submodules/embcopy_addr_router.sv" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492101219590 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel embcopy_addr_router.sv(49) " "Verilog HDL Declaration information at embcopy_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "embcopy/synthesis/submodules/embcopy_addr_router.sv" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492101219590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcopy/synthesis/submodules/embcopy_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file embcopy/synthesis/submodules/embcopy_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 embcopy_addr_router_default_decode " "Found entity 1: embcopy_addr_router_default_decode" {  } { { "embcopy/synthesis/submodules/embcopy_addr_router.sv" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219591 ""} { "Info" "ISGN_ENTITY_NAME" "2 embcopy_addr_router " "Found entity 2: embcopy_addr_router" {  } { { "embcopy/synthesis/submodules/embcopy_addr_router.sv" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101219591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcopy/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file embcopy/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "embcopy/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101219594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcopy/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file embcopy/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "embcopy/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101219597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcopy/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcopy/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "embcopy/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101219601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcopy/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcopy/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "embcopy/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101219605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcopy/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcopy/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "embcopy/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101219608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcopy/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcopy/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "embcopy/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101219612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcopy/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file embcopy/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "embcopy/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101219614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcopy/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file embcopy/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "embcopy/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219618 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "embcopy/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101219618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcopy/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file embcopy/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "embcopy/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101219622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101219622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcopy/synthesis/embcopy_pio_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embcopy/synthesis/embcopy_pio_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embcopy_pio_0_s1_translator-rtl " "Found design unit 1: embcopy_pio_0_s1_translator-rtl" {  } { { "embcopy/synthesis/embcopy_pio_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_pio_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101220052 ""} { "Info" "ISGN_ENTITY_NAME" "1 embcopy_pio_0_s1_translator " "Found entity 1: embcopy_pio_0_s1_translator" {  } { { "embcopy/synthesis/embcopy_pio_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_pio_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101220052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101220052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcopy/synthesis/embcopy_onchip_memory2_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embcopy/synthesis/embcopy_onchip_memory2_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embcopy_onchip_memory2_0_s1_translator-rtl " "Found design unit 1: embcopy_onchip_memory2_0_s1_translator-rtl" {  } { { "embcopy/synthesis/embcopy_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_onchip_memory2_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101220055 ""} { "Info" "ISGN_ENTITY_NAME" "1 embcopy_onchip_memory2_0_s1_translator " "Found entity 1: embcopy_onchip_memory2_0_s1_translator" {  } { { "embcopy/synthesis/embcopy_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_onchip_memory2_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101220055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101220055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcopy/synthesis/embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embcopy/synthesis/embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embcopy_nios2_qsys_0_jtag_debug_module_translator-rtl " "Found design unit 1: embcopy_nios2_qsys_0_jtag_debug_module_translator-rtl" {  } { { "embcopy/synthesis/embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101220058 ""} { "Info" "ISGN_ENTITY_NAME" "1 embcopy_nios2_qsys_0_jtag_debug_module_translator " "Found entity 1: embcopy_nios2_qsys_0_jtag_debug_module_translator" {  } { { "embcopy/synthesis/embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101220058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101220058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcopy/synthesis/embcopy_nios2_qsys_0_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embcopy/synthesis/embcopy_nios2_qsys_0_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embcopy_nios2_qsys_0_instruction_master_translator-rtl " "Found design unit 1: embcopy_nios2_qsys_0_instruction_master_translator-rtl" {  } { { "embcopy/synthesis/embcopy_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_nios2_qsys_0_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101220061 ""} { "Info" "ISGN_ENTITY_NAME" "1 embcopy_nios2_qsys_0_instruction_master_translator " "Found entity 1: embcopy_nios2_qsys_0_instruction_master_translator" {  } { { "embcopy/synthesis/embcopy_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_nios2_qsys_0_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101220061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101220061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcopy/synthesis/embcopy_nios2_qsys_0_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embcopy/synthesis/embcopy_nios2_qsys_0_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embcopy_nios2_qsys_0_data_master_translator-rtl " "Found design unit 1: embcopy_nios2_qsys_0_data_master_translator-rtl" {  } { { "embcopy/synthesis/embcopy_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_nios2_qsys_0_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101220064 ""} { "Info" "ISGN_ENTITY_NAME" "1 embcopy_nios2_qsys_0_data_master_translator " "Found entity 1: embcopy_nios2_qsys_0_data_master_translator" {  } { { "embcopy/synthesis/embcopy_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_nios2_qsys_0_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101220064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101220064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embcopy/synthesis/embcopy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file embcopy/synthesis/embcopy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 embcopy-rtl " "Found design unit 1: embcopy-rtl" {  } { { "embcopy/synthesis/embcopy.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101220072 ""} { "Info" "ISGN_ENTITY_NAME" "1 embcopy " "Found entity 1: embcopy" {  } { { "embcopy/synthesis/embcopy.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101220072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101220072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my1_top-rtl " "Found design unit 1: my1_top-rtl" {  } { { "my1.vhd" "" { Text "D:/speccy/my1/my1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101220075 ""} { "Info" "ISGN_ENTITY_NAME" "1 my1_top " "Found entity 1: my1_top" {  } { { "my1.vhd" "" { Text "D:/speccy/my1/my1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101220075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101220075 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embcopy_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at embcopy_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1492101220091 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embcopy_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at embcopy_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1492101220091 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embcopy_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at embcopy_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1492101220091 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "embcopy_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at embcopy_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1492101220094 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "my1_top " "Elaborating entity \"my1_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1492101220144 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RST my1.vhd(31) " "VHDL Signal Declaration warning at my1.vhd(31): used explicit default value for signal \"RST\" because signal was never assigned a value" {  } { { "my1.vhd" "" { Text "D:/speccy/my1/my1.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1492101220146 "|my1_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy embcopy:niosinst " "Elaborating entity \"embcopy\" for hierarchy \"embcopy:niosinst\"" {  } { { "my1.vhd" "niosinst" { Text "D:/speccy/my1/my1.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101220170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_nios2_qsys_0 embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"embcopy_nios2_qsys_0\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\"" {  } { { "embcopy/synthesis/embcopy.vhd" "nios2_qsys_0" { Text "D:/speccy/my1/embcopy/synthesis/embcopy.vhd" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101220376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_nios2_qsys_0_test_bench embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_test_bench:the_embcopy_nios2_qsys_0_test_bench " "Elaborating entity \"embcopy_nios2_qsys_0_test_bench\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_test_bench:the_embcopy_nios2_qsys_0_test_bench\"" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "the_embcopy_nios2_qsys_0_test_bench" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101220508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_nios2_qsys_0_register_bank_a_module embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_register_bank_a_module:embcopy_nios2_qsys_0_register_bank_a " "Elaborating entity \"embcopy_nios2_qsys_0_register_bank_a_module\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_register_bank_a_module:embcopy_nios2_qsys_0_register_bank_a\"" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "embcopy_nios2_qsys_0_register_bank_a" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101220529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_register_bank_a_module:embcopy_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_register_bank_a_module:embcopy_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "the_altsyncram" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101220633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_register_bank_a_module:embcopy_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_register_bank_a_module:embcopy_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492101220649 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_register_bank_a_module:embcopy_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_register_bank_a_module:embcopy_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101220649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file embcopy_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"embcopy_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101220649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101220649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101220649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101220649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101220649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101220649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101220649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101220649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101220649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101220649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101220649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101220649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101220649 ""}  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492101220649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vrg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vrg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vrg1 " "Found entity 1: altsyncram_vrg1" {  } { { "db/altsyncram_vrg1.tdf" "" { Text "D:/speccy/my1/db/altsyncram_vrg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101220731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101220731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vrg1 embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_register_bank_a_module:embcopy_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vrg1:auto_generated " "Elaborating entity \"altsyncram_vrg1\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_register_bank_a_module:embcopy_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vrg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101220734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_nios2_qsys_0_register_bank_b_module embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_register_bank_b_module:embcopy_nios2_qsys_0_register_bank_b " "Elaborating entity \"embcopy_nios2_qsys_0_register_bank_b_module\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_register_bank_b_module:embcopy_nios2_qsys_0_register_bank_b\"" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "embcopy_nios2_qsys_0_register_bank_b" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101220872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_register_bank_b_module:embcopy_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_register_bank_b_module:embcopy_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "the_altsyncram" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101220923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_register_bank_b_module:embcopy_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_register_bank_b_module:embcopy_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492101220938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_register_bank_b_module:embcopy_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_register_bank_b_module:embcopy_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101220938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file embcopy_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"embcopy_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101220938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101220938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101220938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101220938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101220938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101220938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101220938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101220938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101220938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101220938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101220938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101220938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101220938 ""}  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492101220938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0sg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0sg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0sg1 " "Found entity 1: altsyncram_0sg1" {  } { { "db/altsyncram_0sg1.tdf" "" { Text "D:/speccy/my1/db/altsyncram_0sg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101221020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101221020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0sg1 embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_register_bank_b_module:embcopy_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_0sg1:auto_generated " "Elaborating entity \"altsyncram_0sg1\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_register_bank_b_module:embcopy_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_0sg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_nios2_qsys_0_nios2_oci embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci " "Elaborating entity \"embcopy_nios2_qsys_0_nios2_oci\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\"" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "the_embcopy_nios2_qsys_0_nios2_oci" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_nios2_qsys_0_nios2_oci_debug embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_oci_debug:the_embcopy_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"embcopy_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_oci_debug:the_embcopy_nios2_qsys_0_nios2_oci_debug\"" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "the_embcopy_nios2_qsys_0_nios2_oci_debug" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_oci_debug:the_embcopy_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_oci_debug:the_embcopy_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221227 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_oci_debug:the_embcopy_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_oci_debug:the_embcopy_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492101221236 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_oci_debug:the_embcopy_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_oci_debug:the_embcopy_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221237 ""}  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492101221237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_nios2_qsys_0_nios2_ocimem embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_ocimem:the_embcopy_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"embcopy_nios2_qsys_0_nios2_ocimem\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_ocimem:the_embcopy_nios2_qsys_0_nios2_ocimem\"" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "the_embcopy_nios2_qsys_0_nios2_ocimem" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_nios2_qsys_0_ociram_sp_ram_module embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_ocimem:the_embcopy_nios2_qsys_0_nios2_ocimem\|embcopy_nios2_qsys_0_ociram_sp_ram_module:embcopy_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"embcopy_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_ocimem:the_embcopy_nios2_qsys_0_nios2_ocimem\|embcopy_nios2_qsys_0_ociram_sp_ram_module:embcopy_nios2_qsys_0_ociram_sp_ram\"" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "embcopy_nios2_qsys_0_ociram_sp_ram" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_ocimem:the_embcopy_nios2_qsys_0_nios2_ocimem\|embcopy_nios2_qsys_0_ociram_sp_ram_module:embcopy_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_ocimem:the_embcopy_nios2_qsys_0_nios2_ocimem\|embcopy_nios2_qsys_0_ociram_sp_ram_module:embcopy_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "the_altsyncram" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_ocimem:the_embcopy_nios2_qsys_0_nios2_ocimem\|embcopy_nios2_qsys_0_ociram_sp_ram_module:embcopy_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_ocimem:the_embcopy_nios2_qsys_0_nios2_ocimem\|embcopy_nios2_qsys_0_ociram_sp_ram_module:embcopy_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492101221338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_ocimem:the_embcopy_nios2_qsys_0_nios2_ocimem\|embcopy_nios2_qsys_0_ociram_sp_ram_module:embcopy_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_ocimem:the_embcopy_nios2_qsys_0_nios2_ocimem\|embcopy_nios2_qsys_0_ociram_sp_ram_module:embcopy_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file embcopy_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"embcopy_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221339 ""}  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492101221339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3981.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3981.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3981 " "Found entity 1: altsyncram_3981" {  } { { "db/altsyncram_3981.tdf" "" { Text "D:/speccy/my1/db/altsyncram_3981.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101221416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101221416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3981 embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_ocimem:the_embcopy_nios2_qsys_0_nios2_ocimem\|embcopy_nios2_qsys_0_ociram_sp_ram_module:embcopy_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3981:auto_generated " "Elaborating entity \"altsyncram_3981\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_ocimem:the_embcopy_nios2_qsys_0_nios2_ocimem\|embcopy_nios2_qsys_0_ociram_sp_ram_module:embcopy_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3981:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_nios2_qsys_0_nios2_avalon_reg embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_avalon_reg:the_embcopy_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"embcopy_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_avalon_reg:the_embcopy_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "the_embcopy_nios2_qsys_0_nios2_avalon_reg" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_nios2_qsys_0_nios2_oci_break embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_oci_break:the_embcopy_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"embcopy_nios2_qsys_0_nios2_oci_break\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_oci_break:the_embcopy_nios2_qsys_0_nios2_oci_break\"" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "the_embcopy_nios2_qsys_0_nios2_oci_break" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_nios2_qsys_0_nios2_oci_xbrk embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_oci_xbrk:the_embcopy_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"embcopy_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_oci_xbrk:the_embcopy_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "the_embcopy_nios2_qsys_0_nios2_oci_xbrk" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_nios2_qsys_0_nios2_oci_dbrk embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_oci_dbrk:the_embcopy_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"embcopy_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_oci_dbrk:the_embcopy_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "the_embcopy_nios2_qsys_0_nios2_oci_dbrk" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_nios2_qsys_0_nios2_oci_itrace embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_oci_itrace:the_embcopy_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"embcopy_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_oci_itrace:the_embcopy_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "the_embcopy_nios2_qsys_0_nios2_oci_itrace" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_nios2_qsys_0_nios2_oci_dtrace embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_oci_dtrace:the_embcopy_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"embcopy_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_oci_dtrace:the_embcopy_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "the_embcopy_nios2_qsys_0_nios2_oci_dtrace" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_nios2_qsys_0_nios2_oci_td_mode embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_oci_dtrace:the_embcopy_nios2_qsys_0_nios2_oci_dtrace\|embcopy_nios2_qsys_0_nios2_oci_td_mode:embcopy_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"embcopy_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_oci_dtrace:the_embcopy_nios2_qsys_0_nios2_oci_dtrace\|embcopy_nios2_qsys_0_nios2_oci_td_mode:embcopy_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "embcopy_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_nios2_qsys_0_nios2_oci_fifo embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_oci_fifo:the_embcopy_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"embcopy_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_oci_fifo:the_embcopy_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "the_embcopy_nios2_qsys_0_nios2_oci_fifo" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_nios2_qsys_0_nios2_oci_compute_tm_count embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_oci_fifo:the_embcopy_nios2_qsys_0_nios2_oci_fifo\|embcopy_nios2_qsys_0_nios2_oci_compute_tm_count:embcopy_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"embcopy_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_oci_fifo:the_embcopy_nios2_qsys_0_nios2_oci_fifo\|embcopy_nios2_qsys_0_nios2_oci_compute_tm_count:embcopy_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "embcopy_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_nios2_qsys_0_nios2_oci_fifowp_inc embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_oci_fifo:the_embcopy_nios2_qsys_0_nios2_oci_fifo\|embcopy_nios2_qsys_0_nios2_oci_fifowp_inc:embcopy_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"embcopy_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_oci_fifo:the_embcopy_nios2_qsys_0_nios2_oci_fifo\|embcopy_nios2_qsys_0_nios2_oci_fifowp_inc:embcopy_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "embcopy_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_nios2_qsys_0_nios2_oci_fifocount_inc embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_oci_fifo:the_embcopy_nios2_qsys_0_nios2_oci_fifo\|embcopy_nios2_qsys_0_nios2_oci_fifocount_inc:embcopy_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"embcopy_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_oci_fifo:the_embcopy_nios2_qsys_0_nios2_oci_fifo\|embcopy_nios2_qsys_0_nios2_oci_fifocount_inc:embcopy_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "embcopy_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_nios2_qsys_0_oci_test_bench embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_oci_fifo:the_embcopy_nios2_qsys_0_nios2_oci_fifo\|embcopy_nios2_qsys_0_oci_test_bench:the_embcopy_nios2_qsys_0_oci_test_bench " "Elaborating entity \"embcopy_nios2_qsys_0_oci_test_bench\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_oci_fifo:the_embcopy_nios2_qsys_0_nios2_oci_fifo\|embcopy_nios2_qsys_0_oci_test_bench:the_embcopy_nios2_qsys_0_oci_test_bench\"" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "the_embcopy_nios2_qsys_0_oci_test_bench" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221743 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "embcopy_nios2_qsys_0_oci_test_bench " "Entity \"embcopy_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "the_embcopy_nios2_qsys_0_oci_test_bench" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 2075 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1492101221744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_nios2_qsys_0_nios2_oci_pib embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_oci_pib:the_embcopy_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"embcopy_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_oci_pib:the_embcopy_nios2_qsys_0_nios2_oci_pib\"" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "the_embcopy_nios2_qsys_0_nios2_oci_pib" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_nios2_qsys_0_nios2_oci_im embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_oci_im:the_embcopy_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"embcopy_nios2_qsys_0_nios2_oci_im\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_oci_im:the_embcopy_nios2_qsys_0_nios2_oci_im\"" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "the_embcopy_nios2_qsys_0_nios2_oci_im" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_nios2_qsys_0_jtag_debug_module_wrapper embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_jtag_debug_module_wrapper:the_embcopy_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"embcopy_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_jtag_debug_module_wrapper:the_embcopy_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "the_embcopy_nios2_qsys_0_jtag_debug_module_wrapper" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_nios2_qsys_0_jtag_debug_module_tck embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_jtag_debug_module_wrapper:the_embcopy_nios2_qsys_0_jtag_debug_module_wrapper\|embcopy_nios2_qsys_0_jtag_debug_module_tck:the_embcopy_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"embcopy_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_jtag_debug_module_wrapper:the_embcopy_nios2_qsys_0_jtag_debug_module_wrapper\|embcopy_nios2_qsys_0_jtag_debug_module_tck:the_embcopy_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_embcopy_nios2_qsys_0_jtag_debug_module_tck" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_nios2_qsys_0_jtag_debug_module_sysclk embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_jtag_debug_module_wrapper:the_embcopy_nios2_qsys_0_jtag_debug_module_wrapper\|embcopy_nios2_qsys_0_jtag_debug_module_sysclk:the_embcopy_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"embcopy_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_jtag_debug_module_wrapper:the_embcopy_nios2_qsys_0_jtag_debug_module_wrapper\|embcopy_nios2_qsys_0_jtag_debug_module_sysclk:the_embcopy_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_embcopy_nios2_qsys_0_jtag_debug_module_sysclk" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_jtag_debug_module_wrapper:the_embcopy_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embcopy_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_jtag_debug_module_wrapper:the_embcopy_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embcopy_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0_jtag_debug_module_wrapper.v" "embcopy_nios2_qsys_0_jtag_debug_module_phy" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221865 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_jtag_debug_module_wrapper:the_embcopy_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embcopy_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_jtag_debug_module_wrapper:the_embcopy_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embcopy_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492101221875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_jtag_debug_module_wrapper:the_embcopy_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embcopy_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_jtag_debug_module_wrapper:the_embcopy_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embcopy_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221875 ""}  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492101221875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_jtag_debug_module_wrapper:the_embcopy_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embcopy_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_jtag_debug_module_wrapper:the_embcopy_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embcopy_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221877 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_jtag_debug_module_wrapper:the_embcopy_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embcopy_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_jtag_debug_module_wrapper:the_embcopy_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embcopy_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_jtag_debug_module_wrapper:the_embcopy_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embcopy_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_jtag_debug_module_wrapper:the_embcopy_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:embcopy_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_onchip_memory2_0 embcopy:niosinst\|embcopy_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"embcopy_onchip_memory2_0\" for hierarchy \"embcopy:niosinst\|embcopy_onchip_memory2_0:onchip_memory2_0\"" {  } { { "embcopy/synthesis/embcopy.vhd" "onchip_memory2_0" { Text "D:/speccy/my1/embcopy/synthesis/embcopy.vhd" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram embcopy:niosinst\|embcopy_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"embcopy:niosinst\|embcopy_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "embcopy/synthesis/submodules/embcopy_onchip_memory2_0.v" "the_altsyncram" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221944 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "embcopy:niosinst\|embcopy_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"embcopy:niosinst\|embcopy_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "embcopy/synthesis/submodules/embcopy_onchip_memory2_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492101221960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "embcopy:niosinst\|embcopy_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"embcopy:niosinst\|embcopy_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file embcopy_onchip_memory2_0.hex " "Parameter \"init_file\" = \"embcopy_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101221960 ""}  } { { "embcopy/synthesis/submodules/embcopy_onchip_memory2_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492101221960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ttc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ttc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ttc1 " "Found entity 1: altsyncram_ttc1" {  } { { "db/altsyncram_ttc1.tdf" "" { Text "D:/speccy/my1/db/altsyncram_ttc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492101222033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492101222033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ttc1 embcopy:niosinst\|embcopy_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ttc1:auto_generated " "Elaborating entity \"altsyncram_ttc1\" for hierarchy \"embcopy:niosinst\|embcopy_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_ttc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101222035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_pio_0 embcopy:niosinst\|embcopy_pio_0:pio_0 " "Elaborating entity \"embcopy_pio_0\" for hierarchy \"embcopy:niosinst\|embcopy_pio_0:pio_0\"" {  } { { "embcopy/synthesis/embcopy.vhd" "pio_0" { Text "D:/speccy/my1/embcopy/synthesis/embcopy.vhd" 1145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101222190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_nios2_qsys_0_instruction_master_translator embcopy:niosinst\|embcopy_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"embcopy_nios2_qsys_0_instruction_master_translator\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "embcopy/synthesis/embcopy.vhd" "nios2_qsys_0_instruction_master_translator" { Text "D:/speccy/my1/embcopy/synthesis/embcopy.vhd" 1157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101222202 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid embcopy_nios2_qsys_0_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at embcopy_nios2_qsys_0_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_nios2_qsys_0_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222203 "|my1_top|embcopy:niosinst|embcopy_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response embcopy_nios2_qsys_0_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at embcopy_nios2_qsys_0_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_nios2_qsys_0_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222203 "|my1_top|embcopy:niosinst|embcopy_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid embcopy_nios2_qsys_0_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at embcopy_nios2_qsys_0_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_nios2_qsys_0_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222204 "|my1_top|embcopy:niosinst|embcopy_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken embcopy_nios2_qsys_0_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at embcopy_nios2_qsys_0_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_nios2_qsys_0_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222204 "|my1_top|embcopy:niosinst|embcopy_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest embcopy_nios2_qsys_0_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at embcopy_nios2_qsys_0_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_nios2_qsys_0_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222204 "|my1_top|embcopy:niosinst|embcopy_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator embcopy:niosinst\|embcopy_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "embcopy/synthesis/embcopy_nios2_qsys_0_instruction_master_translator.vhd" "nios2_qsys_0_instruction_master_translator" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_nios2_qsys_0_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101222217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_nios2_qsys_0_data_master_translator embcopy:niosinst\|embcopy_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"embcopy_nios2_qsys_0_data_master_translator\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "embcopy/synthesis/embcopy.vhd" "nios2_qsys_0_data_master_translator" { Text "D:/speccy/my1/embcopy/synthesis/embcopy.vhd" 1221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101222241 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid embcopy_nios2_qsys_0_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at embcopy_nios2_qsys_0_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_nios2_qsys_0_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222244 "|my1_top|embcopy:niosinst|embcopy_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response embcopy_nios2_qsys_0_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at embcopy_nios2_qsys_0_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_nios2_qsys_0_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222244 "|my1_top|embcopy:niosinst|embcopy_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid embcopy_nios2_qsys_0_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at embcopy_nios2_qsys_0_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_nios2_qsys_0_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222244 "|my1_top|embcopy:niosinst|embcopy_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken embcopy_nios2_qsys_0_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at embcopy_nios2_qsys_0_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_nios2_qsys_0_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222244 "|my1_top|embcopy:niosinst|embcopy_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest embcopy_nios2_qsys_0_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at embcopy_nios2_qsys_0_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_nios2_qsys_0_data_master_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_nios2_qsys_0_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222245 "|my1_top|embcopy:niosinst|embcopy_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator embcopy:niosinst\|embcopy_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "embcopy/synthesis/embcopy_nios2_qsys_0_data_master_translator.vhd" "nios2_qsys_0_data_master_translator" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_nios2_qsys_0_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101222260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_nios2_qsys_0_jtag_debug_module_translator embcopy:niosinst\|embcopy_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"embcopy_nios2_qsys_0_jtag_debug_module_translator\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "embcopy/synthesis/embcopy.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "D:/speccy/my1/embcopy/synthesis/embcopy.vhd" 1285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101222287 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222290 "|my1_top|embcopy:niosinst|embcopy_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222290 "|my1_top|embcopy:niosinst|embcopy_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222290 "|my1_top|embcopy:niosinst|embcopy_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222291 "|my1_top|embcopy:niosinst|embcopy_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222291 "|my1_top|embcopy:niosinst|embcopy_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222291 "|my1_top|embcopy:niosinst|embcopy_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222291 "|my1_top|embcopy:niosinst|embcopy_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222292 "|my1_top|embcopy:niosinst|embcopy_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222292 "|my1_top|embcopy:niosinst|embcopy_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222292 "|my1_top|embcopy:niosinst|embcopy_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222293 "|my1_top|embcopy:niosinst|embcopy_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator embcopy:niosinst\|embcopy_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"embcopy:niosinst\|embcopy_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "embcopy/synthesis/embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_nios2_qsys_0_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101222311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_onchip_memory2_0_s1_translator embcopy:niosinst\|embcopy_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"embcopy_onchip_memory2_0_s1_translator\" for hierarchy \"embcopy:niosinst\|embcopy_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\"" {  } { { "embcopy/synthesis/embcopy.vhd" "onchip_memory2_0_s1_translator" { Text "D:/speccy/my1/embcopy/synthesis/embcopy.vhd" 1353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101222333 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer embcopy_onchip_memory2_0_s1_translator.vhd(58) " "VHDL Signal Declaration warning at embcopy_onchip_memory2_0_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_onchip_memory2_0_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222335 "|my1_top|embcopy:niosinst|embcopy_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer embcopy_onchip_memory2_0_s1_translator.vhd(59) " "VHDL Signal Declaration warning at embcopy_onchip_memory2_0_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_onchip_memory2_0_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222335 "|my1_top|embcopy:niosinst|embcopy_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount embcopy_onchip_memory2_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at embcopy_onchip_memory2_0_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_onchip_memory2_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222335 "|my1_top|embcopy:niosinst|embcopy_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess embcopy_onchip_memory2_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at embcopy_onchip_memory2_0_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_onchip_memory2_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222335 "|my1_top|embcopy:niosinst|embcopy_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock embcopy_onchip_memory2_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at embcopy_onchip_memory2_0_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_onchip_memory2_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222335 "|my1_top|embcopy:niosinst|embcopy_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable embcopy_onchip_memory2_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at embcopy_onchip_memory2_0_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_onchip_memory2_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222335 "|my1_top|embcopy:niosinst|embcopy_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read embcopy_onchip_memory2_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at embcopy_onchip_memory2_0_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_onchip_memory2_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222335 "|my1_top|embcopy:niosinst|embcopy_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable embcopy_onchip_memory2_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at embcopy_onchip_memory2_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_onchip_memory2_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222336 "|my1_top|embcopy:niosinst|embcopy_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest embcopy_onchip_memory2_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at embcopy_onchip_memory2_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_onchip_memory2_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222336 "|my1_top|embcopy:niosinst|embcopy_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response embcopy_onchip_memory2_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at embcopy_onchip_memory2_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_onchip_memory2_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222336 "|my1_top|embcopy:niosinst|embcopy_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid embcopy_onchip_memory2_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at embcopy_onchip_memory2_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_onchip_memory2_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_onchip_memory2_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222336 "|my1_top|embcopy:niosinst|embcopy_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator embcopy:niosinst\|embcopy_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"embcopy:niosinst\|embcopy_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "embcopy/synthesis/embcopy_onchip_memory2_0_s1_translator.vhd" "onchip_memory2_0_s1_translator" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_onchip_memory2_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101222352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_pio_0_s1_translator embcopy:niosinst\|embcopy_pio_0_s1_translator:pio_0_s1_translator " "Elaborating entity \"embcopy_pio_0_s1_translator\" for hierarchy \"embcopy:niosinst\|embcopy_pio_0_s1_translator:pio_0_s1_translator\"" {  } { { "embcopy/synthesis/embcopy.vhd" "pio_0_s1_translator" { Text "D:/speccy/my1/embcopy/synthesis/embcopy.vhd" 1421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101222372 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer embcopy_pio_0_s1_translator.vhd(56) " "VHDL Signal Declaration warning at embcopy_pio_0_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_pio_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_pio_0_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222374 "|my1_top|embcopy:niosinst|embcopy_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer embcopy_pio_0_s1_translator.vhd(57) " "VHDL Signal Declaration warning at embcopy_pio_0_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_pio_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_pio_0_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222374 "|my1_top|embcopy:niosinst|embcopy_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount embcopy_pio_0_s1_translator.vhd(58) " "VHDL Signal Declaration warning at embcopy_pio_0_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_pio_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_pio_0_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222374 "|my1_top|embcopy:niosinst|embcopy_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable embcopy_pio_0_s1_translator.vhd(59) " "VHDL Signal Declaration warning at embcopy_pio_0_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_pio_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_pio_0_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222374 "|my1_top|embcopy:niosinst|embcopy_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken embcopy_pio_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at embcopy_pio_0_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_pio_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_pio_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222375 "|my1_top|embcopy:niosinst|embcopy_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess embcopy_pio_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at embcopy_pio_0_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_pio_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_pio_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222375 "|my1_top|embcopy:niosinst|embcopy_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock embcopy_pio_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at embcopy_pio_0_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_pio_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_pio_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222375 "|my1_top|embcopy:niosinst|embcopy_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable embcopy_pio_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at embcopy_pio_0_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_pio_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_pio_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222375 "|my1_top|embcopy:niosinst|embcopy_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read embcopy_pio_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at embcopy_pio_0_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_pio_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_pio_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222375 "|my1_top|embcopy:niosinst|embcopy_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable embcopy_pio_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at embcopy_pio_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_pio_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_pio_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222375 "|my1_top|embcopy:niosinst|embcopy_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest embcopy_pio_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at embcopy_pio_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_pio_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_pio_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222375 "|my1_top|embcopy:niosinst|embcopy_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response embcopy_pio_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at embcopy_pio_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_pio_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_pio_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222376 "|my1_top|embcopy:niosinst|embcopy_pio_0_s1_translator:pio_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid embcopy_pio_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at embcopy_pio_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "embcopy/synthesis/embcopy_pio_0_s1_translator.vhd" "" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_pio_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1492101222376 "|my1_top|embcopy:niosinst|embcopy_pio_0_s1_translator:pio_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator embcopy:niosinst\|embcopy_pio_0_s1_translator:pio_0_s1_translator\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"embcopy:niosinst\|embcopy_pio_0_s1_translator:pio_0_s1_translator\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "embcopy/synthesis/embcopy_pio_0_s1_translator.vhd" "pio_0_s1_translator" { Text "D:/speccy/my1/embcopy/synthesis/embcopy_pio_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101222394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent embcopy:niosinst\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"embcopy:niosinst\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "embcopy/synthesis/embcopy.vhd" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/speccy/my1/embcopy/synthesis/embcopy.vhd" 1489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101222427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent embcopy:niosinst\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"embcopy:niosinst\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "embcopy/synthesis/embcopy.vhd" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "D:/speccy/my1/embcopy/synthesis/embcopy.vhd" 1571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101222446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent embcopy:niosinst\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"embcopy:niosinst\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "embcopy/synthesis/embcopy.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/speccy/my1/embcopy/synthesis/embcopy.vhd" 1653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101222465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor embcopy:niosinst\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"embcopy:niosinst\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "embcopy/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/speccy/my1/embcopy/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101222506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo embcopy:niosinst\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"embcopy:niosinst\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "embcopy/synthesis/embcopy.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/speccy/my1/embcopy/synthesis/embcopy.vhd" 1736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101222531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_addr_router embcopy:niosinst\|embcopy_addr_router:addr_router " "Elaborating entity \"embcopy_addr_router\" for hierarchy \"embcopy:niosinst\|embcopy_addr_router:addr_router\"" {  } { { "embcopy/synthesis/embcopy.vhd" "addr_router" { Text "D:/speccy/my1/embcopy/synthesis/embcopy.vhd" 2031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101222595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_addr_router_default_decode embcopy:niosinst\|embcopy_addr_router:addr_router\|embcopy_addr_router_default_decode:the_default_decode " "Elaborating entity \"embcopy_addr_router_default_decode\" for hierarchy \"embcopy:niosinst\|embcopy_addr_router:addr_router\|embcopy_addr_router_default_decode:the_default_decode\"" {  } { { "embcopy/synthesis/submodules/embcopy_addr_router.sv" "the_default_decode" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_addr_router.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101222624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_id_router embcopy:niosinst\|embcopy_id_router:id_router " "Elaborating entity \"embcopy_id_router\" for hierarchy \"embcopy:niosinst\|embcopy_id_router:id_router\"" {  } { { "embcopy/synthesis/embcopy.vhd" "id_router" { Text "D:/speccy/my1/embcopy/synthesis/embcopy.vhd" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101222636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_id_router_default_decode embcopy:niosinst\|embcopy_id_router:id_router\|embcopy_id_router_default_decode:the_default_decode " "Elaborating entity \"embcopy_id_router_default_decode\" for hierarchy \"embcopy:niosinst\|embcopy_id_router:id_router\|embcopy_id_router_default_decode:the_default_decode\"" {  } { { "embcopy/synthesis/submodules/embcopy_id_router.sv" "the_default_decode" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101222647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller embcopy:niosinst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"embcopy:niosinst\|altera_reset_controller:rst_controller\"" {  } { { "embcopy/synthesis/embcopy.vhd" "rst_controller" { Text "D:/speccy/my1/embcopy/synthesis/embcopy.vhd" 2116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101222663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer embcopy:niosinst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"embcopy:niosinst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "embcopy/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/speccy/my1/embcopy/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101222674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_cmd_xbar_demux embcopy:niosinst\|embcopy_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"embcopy_cmd_xbar_demux\" for hierarchy \"embcopy:niosinst\|embcopy_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "embcopy/synthesis/embcopy.vhd" "cmd_xbar_demux" { Text "D:/speccy/my1/embcopy/synthesis/embcopy.vhd" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101222683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_cmd_xbar_mux embcopy:niosinst\|embcopy_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"embcopy_cmd_xbar_mux\" for hierarchy \"embcopy:niosinst\|embcopy_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "embcopy/synthesis/embcopy.vhd" "cmd_xbar_mux" { Text "D:/speccy/my1/embcopy/synthesis/embcopy.vhd" 2205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101222697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator embcopy:niosinst\|embcopy_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"embcopy:niosinst\|embcopy_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "embcopy/synthesis/submodules/embcopy_cmd_xbar_mux.sv" "arb" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101222726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder embcopy:niosinst\|embcopy_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"embcopy:niosinst\|embcopy_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "embcopy/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/speccy/my1/embcopy/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101222740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_rsp_xbar_demux embcopy:niosinst\|embcopy_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"embcopy_rsp_xbar_demux\" for hierarchy \"embcopy:niosinst\|embcopy_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "embcopy/synthesis/embcopy.vhd" "rsp_xbar_demux" { Text "D:/speccy/my1/embcopy/synthesis/embcopy.vhd" 2277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101222762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_rsp_xbar_mux embcopy:niosinst\|embcopy_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"embcopy_rsp_xbar_mux\" for hierarchy \"embcopy:niosinst\|embcopy_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "embcopy/synthesis/embcopy.vhd" "rsp_xbar_mux" { Text "D:/speccy/my1/embcopy/synthesis/embcopy.vhd" 2349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101222777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator embcopy:niosinst\|embcopy_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"embcopy:niosinst\|embcopy_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "embcopy/synthesis/submodules/embcopy_rsp_xbar_mux.sv" "arb" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_rsp_xbar_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101222804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder embcopy:niosinst\|embcopy_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"embcopy:niosinst\|embcopy_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "embcopy/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/speccy/my1/embcopy/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101222814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "embcopy_irq_mapper embcopy:niosinst\|embcopy_irq_mapper:irq_mapper " "Elaborating entity \"embcopy_irq_mapper\" for hierarchy \"embcopy:niosinst\|embcopy_irq_mapper:irq_mapper\"" {  } { { "embcopy/synthesis/embcopy.vhd" "irq_mapper" { Text "D:/speccy/my1/embcopy/synthesis/embcopy.vhd" 2409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492101222831 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1492101226128 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 3167 -1 0 } } { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 4133 -1 0 } } { "embcopy/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "embcopy/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 3740 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1492101226294 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1492101226294 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VIDEO_R\[7\] GND " "Pin \"VIDEO_R\[7\]\" is stuck at GND" {  } { { "my1.vhd" "" { Text "D:/speccy/my1/my1.vhd" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492101227165 "|my1_top|VIDEO_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VIDEO_G\[7\] GND " "Pin \"VIDEO_G\[7\]\" is stuck at GND" {  } { { "my1.vhd" "" { Text "D:/speccy/my1/my1.vhd" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492101227165 "|my1_top|VIDEO_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VIDEO_B\[7\] GND " "Pin \"VIDEO_B\[7\]\" is stuck at GND" {  } { { "my1.vhd" "" { Text "D:/speccy/my1/my1.vhd" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492101227165 "|my1_top|VIDEO_B[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1492101227165 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1492101228150 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1492101228234 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1492101228234 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492101228296 "|my1_top|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1492101228296 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/speccy/my1/my1_top.map.smsg " "Generated suppressed messages file D:/speccy/my1/my1_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1492101228615 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1492101229156 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492101229156 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1822 " "Implemented 1822 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1492101229400 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1492101229400 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1662 " "Implemented 1662 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1492101229400 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1492101229400 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1492101229400 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "566 " "Peak virtual memory: 566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492101229453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 13 19:33:49 2017 " "Processing ended: Thu Apr 13 19:33:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492101229453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492101229453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492101229453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492101229453 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492101230647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492101230648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 13 19:33:50 2017 " "Processing started: Thu Apr 13 19:33:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492101230648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1492101230648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off my1 -c my1_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off my1 -c my1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1492101230648 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1492101230770 ""}
{ "Info" "0" "" "Project  = my1" {  } {  } 0 0 "Project  = my1" 0 0 "Fitter" 0 0 1492101230770 ""}
{ "Info" "0" "" "Revision = my1_top" {  } {  } 0 0 "Revision = my1_top" 0 0 "Fitter" 0 0 1492101230770 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1492101230970 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "my1_top EP2C8Q208C8 " "Selected device EP2C8Q208C8 for design \"my1_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1492101230994 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1492101231025 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1492101231025 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1492101231126 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1492101231139 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Device EP2C5Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1492101231396 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1492101231396 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1492101231396 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1492101231396 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 5921 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1492101231402 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 5922 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1492101231402 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 5923 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1492101231402 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1492101231402 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1492101231411 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1492101231738 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1492101231738 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1492101231738 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1492101231738 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1492101231738 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1492101231738 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "my1_top.sdc " "Synopsys Design Constraints File file not found: 'my1_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1492101231755 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_20 " "Node: CLK_20 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1492101231761 "|my1_top|CLK_20"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1492101231783 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492101231783 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492101231783 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492101231783 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1492101231783 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_20 (placed in PIN 132 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node CLK_20 (placed in PIN 132 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1492101231936 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK_20 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_20" } } } } { "my1.vhd" "" { Text "D:/speccy/my1/my1.vhd" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492101231936 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1492101231936 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 2319 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492101231936 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "embcopy:niosinst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node embcopy:niosinst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1492101231936 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "embcopy:niosinst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node embcopy:niosinst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "embcopy/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/altera_reset_controller.v" 177 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { embcopy:niosinst|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 2787 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1492101231936 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|W_rf_wren " "Destination node embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|W_rf_wren" {  } { { "embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/embcopy_nios2_qsys_0.v" 3700 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { embcopy:niosinst|embcopy_nios2_qsys_0:nios2_qsys_0|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 2038 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1492101231936 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_oci_debug:the_embcopy_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node embcopy:niosinst\|embcopy_nios2_qsys_0:nios2_qsys_0\|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci\|embcopy_nios2_qsys_0_nios2_oci_debug:the_embcopy_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { embcopy:niosinst|embcopy_nios2_qsys_0:nios2_qsys_0|embcopy_nios2_qsys_0_nios2_oci:the_embcopy_nios2_qsys_0_nios2_oci|embcopy_nios2_qsys_0_nios2_oci_debug:the_embcopy_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 3869 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1492101231936 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1492101231936 ""}  } { { "embcopy/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/speccy/my1/embcopy/synthesis/submodules/altera_reset_controller.v" 172 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { embcopy:niosinst|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492101231936 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1492101231938 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 5913 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1492101231938 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1492101231938 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 5721 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492101231938 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1492101231939 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 5820 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1492101231939 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 5821 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1492101231939 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 5914 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1492101231939 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1492101231939 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/speccy/my1/" { { 0 { 0 ""} 0 5638 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492101231939 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1492101232207 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1492101232211 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1492101232212 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1492101232216 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1492101232222 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1492101232227 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1492101232227 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1492101232232 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1492101232274 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1492101232278 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1492101232278 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492101232332 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1492101233007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492101233715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1492101233734 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1492101234230 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492101234230 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1492101234546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X11_Y10 X22_Y19 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19" {  } { { "loc" "" { Generic "D:/speccy/my1/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X11_Y10 to location X22_Y19"} 11 10 12 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1492101235523 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1492101235523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492101235745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1492101235748 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1492101235748 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1492101235748 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.28 " "Total time spent on timing analysis during the Fitter is 0.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1492101235825 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1492101235832 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "26 " "Found 26 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_R\[0\] 0 " "Pin \"VIDEO_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492101235882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_R\[1\] 0 " "Pin \"VIDEO_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492101235882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_R\[2\] 0 " "Pin \"VIDEO_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492101235882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_R\[3\] 0 " "Pin \"VIDEO_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492101235882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_R\[4\] 0 " "Pin \"VIDEO_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492101235882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_R\[5\] 0 " "Pin \"VIDEO_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492101235882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_R\[6\] 0 " "Pin \"VIDEO_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492101235882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_R\[7\] 0 " "Pin \"VIDEO_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492101235882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_G\[0\] 0 " "Pin \"VIDEO_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492101235882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_G\[1\] 0 " "Pin \"VIDEO_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492101235882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_G\[2\] 0 " "Pin \"VIDEO_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492101235882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_G\[3\] 0 " "Pin \"VIDEO_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492101235882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_G\[4\] 0 " "Pin \"VIDEO_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492101235882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_G\[5\] 0 " "Pin \"VIDEO_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492101235882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_G\[6\] 0 " "Pin \"VIDEO_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492101235882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_G\[7\] 0 " "Pin \"VIDEO_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492101235882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_B\[0\] 0 " "Pin \"VIDEO_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492101235882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_B\[1\] 0 " "Pin \"VIDEO_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492101235882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_B\[2\] 0 " "Pin \"VIDEO_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492101235882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_B\[3\] 0 " "Pin \"VIDEO_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492101235882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_B\[4\] 0 " "Pin \"VIDEO_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492101235882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_B\[5\] 0 " "Pin \"VIDEO_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492101235882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_B\[6\] 0 " "Pin \"VIDEO_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492101235882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_B\[7\] 0 " "Pin \"VIDEO_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492101235882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_HSYNC 0 " "Pin \"VIDEO_HSYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492101235882 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VIDEO_VSYNC 0 " "Pin \"VIDEO_VSYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1492101235882 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1492101235882 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1492101236413 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1492101236540 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1492101237102 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492101237307 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1492101237337 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1492101237396 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/speccy/my1/my1_top.fit.smsg " "Generated suppressed messages file D:/speccy/my1/my1_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1492101237637 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "626 " "Peak virtual memory: 626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492101238231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 13 19:33:58 2017 " "Processing ended: Thu Apr 13 19:33:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492101238231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492101238231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492101238231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1492101238231 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1492101239226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492101239227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 13 19:33:59 2017 " "Processing started: Thu Apr 13 19:33:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492101239227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1492101239227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off my1 -c my1_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off my1 -c my1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1492101239227 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1492101239945 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1492101239968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "435 " "Peak virtual memory: 435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492101240324 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 13 19:34:00 2017 " "Processing ended: Thu Apr 13 19:34:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492101240324 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492101240324 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492101240324 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1492101240324 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1492101240979 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1492101241496 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492101241497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 13 19:34:01 2017 " "Processing started: Thu Apr 13 19:34:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492101241497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1492101241497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta my1 -c my1_top " "Command: quartus_sta my1 -c my1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1492101241497 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1492101241624 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1492101241840 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1492101241875 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1492101241875 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1492101242127 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1492101242127 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1492101242127 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1492101242127 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1492101242127 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1492101242127 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "my1_top.sdc " "Synopsys Design Constraints File file not found: 'my1_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1492101242142 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_20 " "Node: CLK_20 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1492101242150 "|my1_top|CLK_20"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1492101242167 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1492101242186 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1492101242187 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1492101242197 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1492101242201 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1492101242205 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1492101242214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.223 " "Worst-case minimum pulse width slack is 97.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492101242218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492101242218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.223         0.000 altera_reserved_tck  " "   97.223         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492101242218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492101242218 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1492101242253 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1492101242256 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_20 " "Node: CLK_20 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1492101242361 "|my1_top|CLK_20"}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1492101242371 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1492101242375 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1492101242378 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1492101242382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492101242385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492101242385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492101242385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492101242385 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1492101242397 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1492101242425 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1492101242425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "419 " "Peak virtual memory: 419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492101242525 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 13 19:34:02 2017 " "Processing ended: Thu Apr 13 19:34:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492101242525 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492101242525 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492101242525 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492101242525 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492101243536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492101243536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 13 19:34:03 2017 " "Processing started: Thu Apr 13 19:34:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492101243536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1492101243536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off my1 -c my1_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off my1 -c my1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1492101243537 ""}
{ "Warning" "WQNETO_NO_OUTPUT_FILES" "" "Can't generate output files. Specify command-line options to generate output files, or update EDA tool settings using GUI or Tcl script." {  } {  } 0 199027 "Can't generate output files. Specify command-line options to generate output files, or update EDA tool settings using GUI or Tcl script." 0 0 "Quartus II" 0 -1 1492101243836 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "393 " "Peak virtual memory: 393 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492101243897 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 13 19:34:03 2017 " "Processing ended: Thu Apr 13 19:34:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492101243897 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492101243897 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492101243897 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492101243897 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 70 s " "Quartus II Full Compilation was successful. 0 errors, 70 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492101244560 ""}
