

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:16,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
575cc336cf9f8f0a73559869c93333de  /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2
Running md5sum using "md5sum /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/scratch/adwait/applications/benchmarks/CUDA/BFS2/gpgpu_ptx_sim__BFS2 > _cuobjdump_complete_output_h1lua8"
Parsing file _cuobjdump_complete_output_h1lua8
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x4017d8, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:73) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:80) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0c0 (_1.ptx:93) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:108) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:128) add.s32 %r10, %r10, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1b8 (_1.ptx:131) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:135) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1f8 (_1.ptx:157) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:185) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x230 (_1.ptx:164) @%p2 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:185) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_8Ww6LP"
Running: cat _ptx_8Ww6LP | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_FZU7nx
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_FZU7nx --output-file  /dev/null 2> _ptx_8Ww6LPinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_8Ww6LP _ptx2_FZU7nx _ptx_8Ww6LPinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x40169c, fat_cubin_handle = 1
Input file: ./data/graph32k500kedges_SV.txt
Reading File
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(22,0,0) tid=(447,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92000 (ipc=184.0) sim_rate=92000 (inst/sec) elapsed = 0:0:00:01 / Wed Apr 17 12:24:46 2019
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(26,0,0) tid=(415,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 240449 (ipc=240.4) sim_rate=120224 (inst/sec) elapsed = 0:0:00:02 / Wed Apr 17 12:24:47 2019
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(16,0,0) tid=(381,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1275,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1276,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1277,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1278,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1285,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1286,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1291,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1292,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1295,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1295,0), 1 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1296,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1297,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1297,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1297,0), 1 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1298,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1301,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1302,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1303,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1304,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1308,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1308,0), 1 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1309,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1309,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1310,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1310,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1315,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1316,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1320,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1320,0), 1 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1321,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1321,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1321,0), 1 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1322,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1322,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1323,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1326,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1327,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1327,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1330,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1332,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1332,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1333,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1334,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1336,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1339,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1339,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1340,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1345,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1346,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1348,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1351,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1352,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1352,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1354,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1357,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1358,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1360,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1363,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1363,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1364,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1370,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(55,0,0) tid=(89,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1711,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1721,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1761,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1773,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1791,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1798,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1798,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1800,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1807,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1812,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1838,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1844,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1854,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1865,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1898,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1907,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1910,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1924,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 450032 (ipc=225.0) sim_rate=150010 (inst/sec) elapsed = 0:0:00:03 / Wed Apr 17 12:24:48 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8375,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 8376
gpu_sim_insn = 450436
gpu_ipc =      53.7770
gpu_tot_sim_cycle = 8376
gpu_tot_sim_insn = 450436
gpu_tot_ipc =      53.7770
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 298
gpu_stall_icnt2sh    = 167
gpu_total_sim_rate=150145

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10218
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0941
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6744
L1D_cache:
	L1D_cache_core[0]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[1]: Access = 172, Miss = 63, Miss_rate = 0.366, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[2]: Access = 80, Miss = 20, Miss_rate = 0.250, Pending_hits = 60, Reservation_fails = 0
	L1D_cache_core[3]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[4]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[5]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[6]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[7]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[8]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[9]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[10]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[11]: Access = 72, Miss = 18, Miss_rate = 0.250, Pending_hits = 54, Reservation_fails = 0
	L1D_cache_core[12]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[13]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_cache_core[14]: Access = 48, Miss = 12, Miss_rate = 0.250, Pending_hits = 36, Reservation_fails = 0
	L1D_total_cache_accesses = 1108
	L1D_total_cache_misses = 297
	L1D_total_cache_miss_rate = 0.2681
	L1D_total_cache_pending_hits = 750
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 2041
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.2352
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1561
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9256
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6744
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 
gpgpu_n_tot_thrd_icount = 495040
gpgpu_n_tot_w_icount = 15470
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 267
gpgpu_n_mem_write_global = 31
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 32077
gpgpu_n_store_insn = 31
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 64289
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6887	W0_Idle:22001	W0_Scoreboard:17280	W1:406	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15064
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2136 {8:267,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1240 {40:31,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36312 {136:267,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 248 {8:31,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 22 
maxdqlatency = 0 
maxmflatency = 290 
averagemflatency = 264 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 8375 
mrq_lat_table:235 	12 	50 	26 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	36 	277 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	334 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	205 	76 	1 	0 	0 	0 	0 	1 	6 	22 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       621         0       949       951      1119      1637      2751      5441         0      7547      8344         0         0         0      1899         0 
dram[1]:      1197         0       915       938      1029      1747      3924         0         0         0      3050         0         0         0         0         0 
dram[2]:         0         0       938       954      1066      1576         0      3521      7154         0         0         0         0         0         0         0 
dram[3]:         0         0       916       935      1668      1691         0      3118         0      6622         0      5835         0         0         0         0 
dram[4]:         0         0       943       963      1678      1701         0      2444      3856         0         0         0         0         0         0         0 
dram[5]:         0         0       925       919      1624      1750         0      7616         0         0      7950      3453         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000  8.000000 11.000000  4.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000      -nan 14.000000 14.000000 10.000000  9.000000  4.000000      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan 14.000000 14.000000  8.000000  6.000000      -nan  3.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan 14.000000 16.000000 10.000000  6.000000      -nan  2.000000      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan 14.000000 16.000000 11.000000  7.000000      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan 14.000000 16.000000 10.000000  9.000000      -nan  1.000000      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 330/46 = 7.173913
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14         8         9         3         1         0         1         1         0         0         0         1         0 
dram[1]:         2         0        14        14         9         8         3         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0        14        14         7        10         0         2         1         0         0         0         0         0         0         0 
dram[3]:         0         0        14        16         8         6         0         2         0         1         0         1         0         0         0         0 
dram[4]:         0         0        14        16         9         7         0         1         1         0         0         0         0         0         0         0 
dram[5]:         0         0        14        16         8         8         0         1         0         0         1         2         0         0         0         0 
total reads: 301
min_bank_accesses = 0!
chip skew: 55/48 = 1.15
number of total write accesses:
dram[0]:         0         0         0         0         0         2         1         1         0         1         1         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         1         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         0         1         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         2         0         0         0         0         1         0         1         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         1         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         0         0         0         0         1         2         0         0         0         0 
total reads: 29
min_bank_accesses = 0!
chip skew: 6/3 = 2.00
average mf latency per bank:
dram[0]:       1314    none         263       268       264       211       193       126    none         126       126    none      none      none         268    none  
dram[1]:          0    none         264       269       237       233       193    none      none      none         124    none      none      none      none      none  
dram[2]:     none      none         263       272       228       221    none         171       126    none      none      none      none      none      none      none  
dram[3]:     none      none         263       280       206       274    none         263    none         126    none         126    none      none      none      none  
dram[4]:     none      none         261       268       225       275    none         268       126    none      none      none      none      none      none      none  
dram[5]:     none      none         262       265       207       238    none         268    none      none         126       124    none      none      none      none  
maximum mf latency per bank:
dram[0]:        283         0       271       290       272       268       268       252         0       252       252         0         0         0       268         0
dram[1]:          0         0       281       285       289       275       268         0         0         0       252         0         0         0         0         0
dram[2]:          0         0       277       282       271       283         0       268       252         0         0         0         0         0         0         0
dram[3]:          0         0       272       283       268       280         0       268         0       252         0       252         0         0         0         0
dram[4]:          0         0       271       287       276       282         0       268       252         0         0         0         0         0         0         0
dram[5]:          0         0       269       277       268       286         0       268         0         0       252       252         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10926 n_act=12 n_pre=2 n_req=61 n_rd=110 n_write=6 bw_util=0.02098
n_activity=849 dram_eff=0.2733
bk0: 6a 10985i bk1: 0a 11055i bk2: 28a 10971i bk3: 28a 10913i bk4: 16a 11008i bk5: 18a 10976i bk6: 6a 11020i bk7: 2a 11032i bk8: 0a 11054i bk9: 2a 11031i bk10: 2a 11031i bk11: 0a 11054i bk12: 0a 11055i bk13: 0a 11055i bk14: 2a 11041i bk15: 0a 11057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00868307
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10940 n_act=7 n_pre=0 n_req=57 n_rd=104 n_write=5 bw_util=0.01972
n_activity=651 dram_eff=0.3349
bk0: 4a 11036i bk1: 0a 11057i bk2: 28a 10972i bk3: 28a 10928i bk4: 18a 10964i bk5: 16a 10995i bk6: 6a 11021i bk7: 0a 11056i bk8: 0a 11056i bk9: 0a 11056i bk10: 4a 11018i bk11: 0a 11054i bk12: 0a 11054i bk13: 0a 11055i bk14: 0a 11055i bk15: 0a 11057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0119392
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80240c00, atomic=0 1 entries : 0x7ff50b8b9f10 :  mf: uid= 23551, sid01:w00, part=2, addr=0x80240c20, load , size=32, unknown  status = IN_PARTITION_DRAM (8373), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10947 n_act=7 n_pre=1 n_req=53 n_rd=96 n_write=5 bw_util=0.01827
n_activity=588 dram_eff=0.3435
bk0: 0a 11057i bk1: 0a 11059i bk2: 28a 10977i bk3: 28a 10914i bk4: 14a 10995i bk5: 20a 10944i bk6: 0a 11055i bk7: 4a 11023i bk8: 2a 11030i bk9: 0a 11053i bk10: 0a 11053i bk11: 0a 11053i bk12: 0a 11053i bk13: 0a 11055i bk14: 0a 11056i bk15: 0a 11057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0144718
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10949 n_act=7 n_pre=0 n_req=52 n_rd=96 n_write=4 bw_util=0.01809
n_activity=533 dram_eff=0.3752
bk0: 0a 11058i bk1: 0a 11059i bk2: 28a 10968i bk3: 32a 10889i bk4: 16a 10986i bk5: 12a 11005i bk6: 0a 11056i bk7: 4a 11036i bk8: 0a 11055i bk9: 2a 11032i bk10: 0a 11054i bk11: 2a 11032i bk12: 0a 11053i bk13: 0a 11054i bk14: 0a 11054i bk15: 0a 11055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0170948
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10951 n_act=6 n_pre=0 n_req=51 n_rd=96 n_write=3 bw_util=0.01791
n_activity=522 dram_eff=0.3793
bk0: 0a 11058i bk1: 0a 11059i bk2: 28a 10981i bk3: 32a 10923i bk4: 18a 10982i bk5: 14a 11003i bk6: 0a 11055i bk7: 2a 11040i bk8: 2a 11032i bk9: 0a 11053i bk10: 0a 11054i bk11: 0a 11055i bk12: 0a 11055i bk13: 0a 11055i bk14: 0a 11055i bk15: 0a 11055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0136577
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11056 n_nop=10943 n_act=7 n_pre=0 n_req=56 n_rd=100 n_write=6 bw_util=0.01918
n_activity=622 dram_eff=0.3408
bk0: 0a 11057i bk1: 0a 11060i bk2: 28a 10978i bk3: 32a 10911i bk4: 16a 10985i bk5: 16a 10993i bk6: 0a 11054i bk7: 2a 11038i bk8: 0a 11053i bk9: 0a 11054i bk10: 2a 11033i bk11: 4a 11018i bk12: 0a 11054i bk13: 0a 11055i bk14: 0a 11056i bk15: 0a 11056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00832127

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58, Miss = 30, Miss_rate = 0.517, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 25, Miss = 25, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 44, Miss = 30, Miss_rate = 0.682, Pending_hits = 3, Reservation_fails = 114
L2_cache_bank[3]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 26, Miss = 26, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 22, Miss = 22, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 27, Miss = 26, Miss_rate = 0.963, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 25, Miss = 24, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 24, Miss = 24, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 23, Miss = 23, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 27, Miss = 27, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 345
L2_total_cache_misses = 301
L2_total_cache_miss_rate = 0.8725
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 341
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 230
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=1571
icnt_total_pkts_simt_to_mem=376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.74928
	minimum = 6
	maximum = 34
Network latency average = 9.22899
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 7.80072
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00305105
	minimum = 0.00179083 (at node 7)
	maximum = 0.00823782 (at node 1)
Accepted packet rate average = 0.00305105
	minimum = 0.00179083 (at node 7)
	maximum = 0.00823782 (at node 1)
Injected flit rate average = 0.00860925
	minimum = 0.00179083 (at node 7)
	maximum = 0.030086 (at node 15)
Accepted flit rate average= 0.00860925
	minimum = 0.00274594 (at node 18)
	maximum = 0.0261461 (at node 1)
Injected packet length average = 2.82174
Accepted packet length average = 2.82174
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.74928 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 9.22899 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 7.80072 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00305105 (1 samples)
	minimum = 0.00179083 (1 samples)
	maximum = 0.00823782 (1 samples)
Accepted packet rate average = 0.00305105 (1 samples)
	minimum = 0.00179083 (1 samples)
	maximum = 0.00823782 (1 samples)
Injected flit rate average = 0.00860925 (1 samples)
	minimum = 0.00179083 (1 samples)
	maximum = 0.030086 (1 samples)
Accepted flit rate average = 0.00860925 (1 samples)
	minimum = 0.00274594 (1 samples)
	maximum = 0.0261461 (1 samples)
Injected packet size average = 2.82174 (1 samples)
Accepted packet size average = 2.82174 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 150145 (inst/sec)
gpgpu_simulation_rate = 2792 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,8376)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,8376)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,8376)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,8376)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(22,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(9,0,0) tid=(457,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(4,0,0) tid=(457,0,0)
GPGPU-Sim uArch: cycles simulated: 8876  inst.: 638628 (ipc=376.4) sim_rate=159657 (inst/sec) elapsed = 0:0:00:04 / Wed Apr 17 12:24:49 2019
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(32,0,0) tid=(463,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (954,8376), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(955,8376)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (960,8376), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(961,8376)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (967,8376), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(968,8376)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (972,8376), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(973,8376)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (976,8376), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(977,8376)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (977,8376), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(978,8376)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (979,8376), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(980,8376)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (984,8376), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(985,8376)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (985,8376), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(986,8376)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (991,8376), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(992,8376)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (993,8376), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(994,8376)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (996,8376), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(997,8376)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (997,8376), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(998,8376)
GPGPU-Sim uArch: cycles simulated: 9376  inst.: 771727 (ipc=321.3) sim_rate=154345 (inst/sec) elapsed = 0:0:00:05 / Wed Apr 17 12:24:50 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1002,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1002,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1002,8376), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1003,8376)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1003,8376)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1004,8376)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1008,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1008,8376), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1009,8376)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1009,8376)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1014,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1014,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1017,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1020,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1020,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1021,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1025,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1025,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1026,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1026,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1027,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1028,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1033,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1035,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1035,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1039,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1045,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1048,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1052,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(50,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1183,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1199,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1201,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1203,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1204,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1207,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1208,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1212,8376), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1404,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1406,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1408,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1413,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1416,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1422,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1429,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1433,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1453,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1456,8376), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1460,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1467,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1483,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1495,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1501,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1511,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1537,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1549,8376), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 8.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 1550
gpu_sim_insn = 450228
gpu_ipc =     290.4697
gpu_tot_sim_cycle = 9926
gpu_tot_sim_insn = 900664
gpu_tot_ipc =      90.7379
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 621
gpu_total_sim_rate=180132

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20293
	L1I_total_cache_misses = 1922
	L1I_total_cache_miss_rate = 0.0947
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 164, Miss = 43, Miss_rate = 0.262, Pending_hits = 120, Reservation_fails = 0
	L1D_cache_core[1]: Access = 256, Miss = 85, Miss_rate = 0.332, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[2]: Access = 160, Miss = 40, Miss_rate = 0.250, Pending_hits = 120, Reservation_fails = 0
	L1D_cache_core[3]: Access = 160, Miss = 40, Miss_rate = 0.250, Pending_hits = 120, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 184, Miss = 50, Miss_rate = 0.272, Pending_hits = 132, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 28, Miss_rate = 0.250, Pending_hits = 84, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 38, Miss_rate = 0.279, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[8]: Access = 144, Miss = 45, Miss_rate = 0.312, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[9]: Access = 140, Miss = 41, Miss_rate = 0.293, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[10]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[11]: Access = 148, Miss = 39, Miss_rate = 0.264, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[12]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[13]: Access = 132, Miss = 35, Miss_rate = 0.265, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[14]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 72, Reservation_fails = 0
	L1D_total_cache_accesses = 2168
	L1D_total_cache_misses = 592
	L1D_total_cache_miss_rate = 0.2731
	L1D_total_cache_pending_hits = 1500
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 4094
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1172
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 60
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 517
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3614
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18371
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1922
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 58, 45, 45, 45, 45, 45, 45, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 983328
gpgpu_n_tot_w_icount = 30729
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 517
gpgpu_n_mem_write_global = 91
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 64077
gpgpu_n_store_insn = 91
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 128590
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7383	W0_Idle:32712	W0_Scoreboard:30836	W1:601	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30128
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4136 {8:517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3640 {40:91,}
traffic_breakdown_coretomem[INST_ACC_R] = 496 {8:62,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 70312 {136:517,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 728 {8:91,}
traffic_breakdown_memtocore[INST_ACC_R] = 8432 {136:62,}
maxmrqlatency = 64 
maxdqlatency = 0 
maxmflatency = 344 
averagemflatency = 259 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 9925 
mrq_lat_table:356 	33 	81 	50 	24 	28 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	107 	516 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	661 	19 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	315 	192 	25 	0 	0 	0 	0 	1 	6 	22 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       621         0       949       951      1119      1637      2751      5441         0      7547      8344         0         0         0      1899         0 
dram[1]:      1197         0       915       938      1029      1747      3924         0         0         0      3050         0         0         0         0         0 
dram[2]:       385         0       938       954      1066      1576         0      3521      7154         0         0         0         0      1163         0         0 
dram[3]:         0         0       916       935      1668      1691         0      3118         0      6622         0      5835         0         0         0         0 
dram[4]:         0         0       943       963      1678      1701         0      2444      3856         0         0         0         0         0         0         0 
dram[5]:         0         0       925       919      1624      1750         0      7616         0         0      7950      3453         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 28.000000 31.000000  4.000000  2.000000      -nan  2.000000  2.000000      -nan      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000      -nan 14.000000 14.000000 29.000000 28.000000  4.000000      -nan      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan 14.000000 14.000000 29.000000 15.000000      -nan  3.000000  2.000000      -nan      -nan      -nan      -nan  5.000000      -nan      -nan 
dram[3]:      -nan      -nan 14.000000 16.000000 30.000000 26.000000      -nan  2.000000      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan 14.000000 16.000000 31.000000 27.000000      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan 14.000000 16.000000 30.000000 28.000000      -nan  1.000000      -nan      -nan  2.000000  4.000000      -nan      -nan      -nan      -nan 
average row locality = 573/48 = 11.937500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        28        29         3         1         0         1         1         0         0         0         1         0 
dram[1]:         2         0        14        14        28        27         3         0         0         0         2         0         0         0         0         0 
dram[2]:         2         0        14        14        28        28         0         2         1         0         0         0         0         1         0         0 
dram[3]:         0         0        14        16        28        26         0         2         0         1         0         1         0         0         0         0 
dram[4]:         0         0        14        16        29        27         0         1         1         0         0         0         0         0         0         0 
dram[5]:         0         0        14        16        28        27         0         1         0         0         1         2         0         0         0         0 
total reads: 540
min_bank_accesses = 0!
chip skew: 95/88 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         2         1         1         0         1         1         0         0         0         0         0 
dram[1]:         0         0         0         0         1         1         1         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         1         2         0         1         1         0         0         0         0         4         0         0 
dram[3]:         0         0         0         0         2         0         0         0         0         1         0         1         0         0         0         0 
dram[4]:         0         0         0         0         2         0         0         0         1         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         1         0         0         0         0         1         2         0         0         0         0 
total reads: 33
min_bank_accesses = 0!
chip skew: 9/3 = 3.00
average mf latency per bank:
dram[0]:       1314    none         274       278       281       276       228       126    none         126       126    none      none      none         268    none  
dram[1]:          0    none         275       269       273       289       263    none      none      none         124    none      none      none      none      none  
dram[2]:          0    none         263       282       275       287    none         218       126    none      none      none      none         611    none      none  
dram[3]:     none      none         263       290       277       293    none         494    none         126    none         126    none      none      none      none  
dram[4]:     none      none         261       287       282       293    none         408       126    none      none      none      none      none      none      none  
dram[5]:     none      none         262       276       273       299    none         419    none      none         126       124    none      none      none      none  
maximum mf latency per bank:
dram[0]:        283         0       271       290       310       312       268       252         0       252       252         0         0         0       268         0
dram[1]:          0         0       281       285       289       328       268         0         0         0       252         0         0         0         0         0
dram[2]:          0         0       277       282       292       326         0       268       252         0         0         0         0       263         0         0
dram[3]:          0         0       272       283       298       344         0       268         0       252         0       252         0         0         0         0
dram[4]:          0         0       271       287       289       334         0       268       252         0         0         0         0         0         0         0
dram[5]:          0         0       269       277       316       338         0       268         0         0       252       252         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12891 n_act=12 n_pre=2 n_req=101 n_rd=190 n_write=6 bw_util=0.02992
n_activity=1138 dram_eff=0.3445
bk0: 6a 13030i bk1: 0a 13100i bk2: 28a 13016i bk3: 28a 12958i bk4: 56a 12940i bk5: 58a 12821i bk6: 6a 13065i bk7: 2a 13077i bk8: 0a 13099i bk9: 2a 13076i bk10: 2a 13076i bk11: 0a 13099i bk12: 0a 13100i bk13: 0a 13100i bk14: 2a 13086i bk15: 0a 13102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0248073
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12909 n_act=7 n_pre=0 n_req=95 n_rd=180 n_write=5 bw_util=0.02824
n_activity=930 dram_eff=0.3978
bk0: 4a 13081i bk1: 0a 13102i bk2: 28a 13017i bk3: 28a 12973i bk4: 56a 12904i bk5: 54a 12857i bk6: 6a 13066i bk7: 0a 13101i bk8: 0a 13101i bk9: 0a 13101i bk10: 4a 13063i bk11: 0a 13099i bk12: 0a 13099i bk13: 0a 13100i bk14: 0a 13100i bk15: 0a 13102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0326693
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12902 n_act=9 n_pre=1 n_req=99 n_rd=180 n_write=9 bw_util=0.02885
n_activity=1002 dram_eff=0.3772
bk0: 4a 13082i bk1: 0a 13103i bk2: 28a 13022i bk3: 28a 12959i bk4: 56a 12922i bk5: 56a 12808i bk6: 0a 13100i bk7: 4a 13068i bk8: 2a 13075i bk9: 0a 13098i bk10: 0a 13098i bk11: 0a 13098i bk12: 0a 13099i bk13: 2a 13060i bk14: 0a 13100i bk15: 0a 13101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0580872
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12914 n_act=7 n_pre=0 n_req=92 n_rd=176 n_write=4 bw_util=0.02748
n_activity=840 dram_eff=0.4286
bk0: 0a 13103i bk1: 0a 13104i bk2: 28a 13013i bk3: 32a 12934i bk4: 56a 12929i bk5: 52a 12862i bk6: 0a 13101i bk7: 4a 13081i bk8: 0a 13100i bk9: 2a 13077i bk10: 0a 13099i bk11: 2a 13077i bk12: 0a 13098i bk13: 0a 13099i bk14: 0a 13099i bk15: 0a 13100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0570949
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12916 n_act=6 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.02733
n_activity=802 dram_eff=0.4464
bk0: 0a 13103i bk1: 0a 13104i bk2: 28a 13026i bk3: 32a 12968i bk4: 58a 12905i bk5: 54a 12838i bk6: 0a 13100i bk7: 2a 13085i bk8: 2a 13077i bk9: 0a 13098i bk10: 0a 13099i bk11: 0a 13100i bk12: 0a 13100i bk13: 0a 13100i bk14: 0a 13100i bk15: 0a 13100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0595374
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13101 n_nop=12910 n_act=7 n_pre=0 n_req=95 n_rd=178 n_write=6 bw_util=0.02809
n_activity=933 dram_eff=0.3944
bk0: 0a 13102i bk1: 0a 13105i bk2: 28a 13023i bk3: 32a 12956i bk4: 56a 12920i bk5: 54a 12854i bk6: 0a 13099i bk7: 2a 13083i bk8: 0a 13098i bk9: 0a 13099i bk10: 2a 13078i bk11: 4a 13063i bk12: 0a 13099i bk13: 0a 13100i bk14: 0a 13101i bk15: 0a 13101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.047401

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81, Miss = 50, Miss_rate = 0.617, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 51, Miss = 45, Miss_rate = 0.882, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 69, Miss = 49, Miss_rate = 0.710, Pending_hits = 3, Reservation_fails = 114
L2_cache_bank[3]: Access = 44, Miss = 41, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 76, Miss = 45, Miss_rate = 0.592, Pending_hits = 6, Reservation_fails = 179
L2_cache_bank[5]: Access = 66, Miss = 45, Miss_rate = 0.682, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[6]: Access = 48, Miss = 42, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 51, Miss = 46, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 51, Miss = 44, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 48, Miss = 44, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 47, Miss = 43, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 53, Miss = 46, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 685
L2_total_cache_misses = 540
L2_total_cache_miss_rate = 0.7883
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 503
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=3031
icnt_total_pkts_simt_to_mem=776
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.8176
	minimum = 6
	maximum = 39
Network latency average = 10.625
	minimum = 6
	maximum = 38
Slowest packet = 971
Flit latency average = 9.78065
	minimum = 6
	maximum = 34
Slowest flit = 2484
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0162485
	minimum = 0.00903226 (at node 4)
	maximum = 0.0348387 (at node 19)
Accepted packet rate average = 0.0162485
	minimum = 0.00903226 (at node 4)
	maximum = 0.0348387 (at node 19)
Injected flit rate average = 0.0444444
	minimum = 0.00903226 (at node 4)
	maximum = 0.169032 (at node 19)
Accepted flit rate average= 0.0444444
	minimum = 0.0154839 (at node 18)
	maximum = 0.0812903 (at node 8)
Injected packet length average = 2.73529
Accepted packet length average = 2.73529
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7835 (2 samples)
	minimum = 6 (2 samples)
	maximum = 36.5 (2 samples)
Network latency average = 9.92699 (2 samples)
	minimum = 6 (2 samples)
	maximum = 36 (2 samples)
Flit latency average = 8.79068 (2 samples)
	minimum = 6 (2 samples)
	maximum = 34 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00964978 (2 samples)
	minimum = 0.00541154 (2 samples)
	maximum = 0.0215383 (2 samples)
Accepted packet rate average = 0.00964978 (2 samples)
	minimum = 0.00541154 (2 samples)
	maximum = 0.0215383 (2 samples)
Injected flit rate average = 0.0265268 (2 samples)
	minimum = 0.00541154 (2 samples)
	maximum = 0.0995591 (2 samples)
Accepted flit rate average = 0.0265268 (2 samples)
	minimum = 0.00911491 (2 samples)
	maximum = 0.0537182 (2 samples)
Injected packet size average = 2.74896 (2 samples)
Accepted packet size average = 2.74896 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 180132 (inst/sec)
gpgpu_simulation_rate = 1985 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,9926)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,9926)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,9926)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,9926)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(44,0,0) tid=(422,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(24,0,0) tid=(486,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(40,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (389,9926), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(390,9926)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (395,9926), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(396,9926)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (396,9926), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(397,9926)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (398,9926), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(399,9926)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (400,9926), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(401,9926)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (404,9926), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(405,9926)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (408,9926), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(409,9926)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (414,9926), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(415,9926)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (423,9926), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(424,9926)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (425,9926), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(426,9926)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (429,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (429,9926), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(430,9926)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(430,9926)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (430,9926), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(431,9926)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (436,9926), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(437,9926)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (440,9926), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(441,9926)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(47,0,0) tid=(210,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (443,9926), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(444,9926)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (446,9926), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(447,9926)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (448,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (448,9926), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(449,9926)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (454,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (459,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (465,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (467,9926), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 10426  inst.: 1255524 (ipc=709.7) sim_rate=179360 (inst/sec) elapsed = 0:0:00:07 / Wed Apr 17 12:24:52 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (541,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (542,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (543,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (544,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (547,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (551,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (552,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (554,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (554,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (560,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (562,9926), 2 CTAs running
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(53,0,0) tid=(318,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (585,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (591,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (592,9926), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (731,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (734,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (736,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (739,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (744,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (745,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (748,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (752,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (752,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (753,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (783,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (811,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (848,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (849,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 12426  inst.: 1351206 (ipc=180.2) sim_rate=168900 (inst/sec) elapsed = 0:0:00:08 / Wed Apr 17 12:24:53 2019
GPGPU-Sim uArch: cycles simulated: 15426  inst.: 1354467 (ipc=82.5) sim_rate=150496 (inst/sec) elapsed = 0:0:00:09 / Wed Apr 17 12:24:54 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6608,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6962,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7104,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7181,9926), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7260,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7505,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7545,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7584,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7663,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7717,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7720,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7726,9926), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 5.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 7727
gpu_sim_insn = 456218
gpu_ipc =      59.0421
gpu_tot_sim_cycle = 17653
gpu_tot_sim_insn = 1356882
gpu_tot_ipc =      76.8641
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 868
gpu_total_sim_rate=150764

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 32796
	L1I_total_cache_misses = 1949
	L1I_total_cache_miss_rate = 0.0594
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 458, Miss = 154, Miss_rate = 0.336, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[1]: Access = 435, Miss = 149, Miss_rate = 0.343, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 56, Miss_rate = 0.250, Pending_hits = 168, Reservation_fails = 0
	L1D_cache_core[3]: Access = 564, Miss = 203, Miss_rate = 0.360, Pending_hits = 180, Reservation_fails = 0
	L1D_cache_core[4]: Access = 208, Miss = 52, Miss_rate = 0.250, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[5]: Access = 370, Miss = 118, Miss_rate = 0.319, Pending_hits = 180, Reservation_fails = 0
	L1D_cache_core[6]: Access = 176, Miss = 44, Miss_rate = 0.250, Pending_hits = 132, Reservation_fails = 0
	L1D_cache_core[7]: Access = 322, Miss = 106, Miss_rate = 0.329, Pending_hits = 144, Reservation_fails = 0
	L1D_cache_core[8]: Access = 323, Miss = 112, Miss_rate = 0.347, Pending_hits = 144, Reservation_fails = 0
	L1D_cache_core[9]: Access = 427, Miss = 153, Miss_rate = 0.358, Pending_hits = 144, Reservation_fails = 0
	L1D_cache_core[10]: Access = 283, Miss = 93, Miss_rate = 0.329, Pending_hits = 126, Reservation_fails = 0
	L1D_cache_core[11]: Access = 442, Miss = 153, Miss_rate = 0.346, Pending_hits = 156, Reservation_fails = 0
	L1D_cache_core[12]: Access = 176, Miss = 44, Miss_rate = 0.250, Pending_hits = 132, Reservation_fails = 0
	L1D_cache_core[13]: Access = 318, Miss = 105, Miss_rate = 0.330, Pending_hits = 144, Reservation_fails = 0
	L1D_cache_core[14]: Access = 160, Miss = 40, Miss_rate = 0.250, Pending_hits = 120, Reservation_fails = 0
	L1D_total_cache_accesses = 4886
	L1D_total_cache_misses = 1582
	L1D_total_cache_miss_rate = 0.3238
	L1D_total_cache_pending_hits = 2238
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 6625
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0725
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1026
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1038
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6145
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 544
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 30847
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1949
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
75, 75, 533, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 60, 60, 60, 60, 60, 60, 60, 60, 60, 479, 60, 60, 60, 60, 60, 60, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 75, 
gpgpu_n_tot_thrd_icount = 1671904
gpgpu_n_tot_w_icount = 52247
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1038
gpgpu_n_mem_write_global = 584
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 97302
gpgpu_n_store_insn = 584
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 193369
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7921	W0_Idle:87798	W0_Scoreboard:110194	W1:7055	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:45192
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8304 {8:1038,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23360 {40:584,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 141168 {136:1038,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4672 {8:584,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmrqlatency = 64 
maxdqlatency = 0 
maxmflatency = 344 
averagemflatency = 215 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 17652 
mrq_lat_table:906 	38 	101 	76 	26 	28 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	919 	718 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1683 	29 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	687 	340 	26 	0 	0 	0 	0 	1 	6 	22 	465 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	26 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         4         0         1         0         4         0         0         0         0         0 
dram[2]:         0         0        14         0         0        29         0         3         8         0         1         0         1         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         0         0         0         0         0         1         0         0 
dram[4]:         0         0        14         0         0         0         0         0         0         2         0         1         0         0         0         0 
dram[5]:         0         0        14         0         0        28         0         0         1         0         2         0         0         0         0         0 
maximum service time to same row:
dram[0]:       621         0       949       951      1119      1637      2751      5441      2034      7547      8344      2482      3082      6160      1899      1175 
dram[1]:      1197      1132       915       938      1029      1747      3924      2096      1497      2282      3050      3210      2366       884         0      1176 
dram[2]:       385      5021       938       954      1066      2872      2182      3521      7154      2438      1207      2094      6474      1163         0      1126 
dram[3]:         0         0       916       935      1668      1691      1607      3118      2431      6622      2760      5835         0      5495         0         0 
dram[4]:      1156      1124       943       963      1678      1701      1554      2444      3856      1841      2116      1176      6199       854         0         0 
dram[5]:         0         0       925       919      1624      1757      1265      7616       887      2425      7950      3453      3575      6493         0      1179 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 32.000000 32.000000 20.000000 15.000000 18.000000 18.000000 23.000000  6.000000  2.000000  2.000000  1.000000  1.000000 
dram[1]:  2.000000  1.000000 14.000000 14.000000 31.000000 31.000000  7.666667 16.000000  9.500000 16.000000  5.666667 10.000000  4.000000  1.000000      -nan  1.000000 
dram[2]:  2.000000  1.000000  7.500000 14.000000 31.000000  8.500000 10.000000  7.333333  3.833333 10.000000  4.500000 10.000000  1.500000  5.000000      -nan  1.000000 
dram[3]:      -nan      -nan 14.000000 16.000000 34.000000 29.000000 15.000000  6.000000 12.000000 12.000000 12.000000 18.000000      -nan  1.500000      -nan      -nan 
dram[4]:  1.000000  1.000000  7.500000 16.000000 33.000000 28.000000 17.000000 22.000000 12.000000  3.000000 12.000000  8.500000  4.000000  1.000000      -nan      -nan 
dram[5]:      -nan      -nan  7.500000 16.000000 33.000000 11.000000 17.000000 19.000000 10.500000 31.000000  5.000000  6.000000  2.000000  2.000000      -nan  1.000000 
average row locality = 1176/117 = 10.051282
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        32        30        17        11         9         9        11         3         1         1         1         1 
dram[1]:         2         1        14        14        30        30        19        13        10         8         9         5         2         1         0         1 
dram[2]:         2         1        15        14        30        32         9        16        13         5         5         5         2         1         0         1 
dram[3]:         0         0        14        16        32        29        12        16         6         6         6         9         0         2         0         0 
dram[4]:         1         1        15        16        31        28        14        16         6         7         6         9         2         1         0         0 
dram[5]:         0         0        15        16        31        32        13        15        11        15         8         3         1         1         0         1 
total reads: 930
min_bank_accesses = 0!
chip skew: 162/148 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         2         3         4         9         9        12         3         1         1         0         0 
dram[1]:         0         0         0         0         1         1         4         3         9         8         8         5         2         0         0         0 
dram[2]:         0         0         0         0         1         2         1         6        10         5         4         5         1         4         0         0 
dram[3]:         0         0         0         0         2         0         3         2         6         6         6         9         0         1         0         0 
dram[4]:         0         0         0         0         2         0         3         6         6         5         6         8         2         0         0         0 
dram[5]:         0         0         0         0         2         1         4         4        10        16         7         3         1         1         0         0 
total reads: 246
min_bank_accesses = 0!
chip skew: 49/35 = 1.40
average mf latency per bank:
dram[0]:       1314    none         449       447       425       412       311       232       123       131       147       150       126       125       268       268
dram[1]:          0       268       444       427       359       468       301       226       139       132       167       123       124       268    none         272
dram[2]:          0       272       414       449       383       430       263       226       151       138       157       137       176       611    none         267
dram[3]:     none      none         419       457       383       393       282       305       125       147       123       147    none         176    none      none  
dram[4]:        268       268       409       470       379       448       259       230       135       162       125       132       124       268    none      none  
dram[5]:     none      none         407       444       383       429       220       256       137       132       154       171       196       126    none         276
maximum mf latency per bank:
dram[0]:        283         0       271       290       310       312       268       264       252       252       258       269       252       251       268       268
dram[1]:          0       268       281       285       289       328       277       268       268       251       277       251       252       268         0       272
dram[2]:          0       272       277       282       292       326       268       277       278       256       268       252       268       263         0       267
dram[3]:          0         0       272       283       298       344       269       277       266       252       251       261         0       268         0         0
dram[4]:        268       268       277       287       289       334       268       268       252       277       259       267       252       268         0         0
dram[5]:          0         0       277       277       316       338       268       268       271       258       277       252       252       252         0       276

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23300 n_nop=22923 n_act=17 n_pre=2 n_req=201 n_rd=314 n_write=44 bw_util=0.03073
n_activity=2503 dram_eff=0.2861
bk0: 6a 23225i bk1: 0a 23296i bk2: 28a 23214i bk3: 28a 23157i bk4: 64a 23119i bk5: 60a 23016i bk6: 34a 23187i bk7: 22a 23206i bk8: 18a 23154i bk9: 18a 23151i bk10: 22a 23119i bk11: 6a 23243i bk12: 2a 23277i bk13: 2a 23275i bk14: 2a 23282i bk15: 2a 23281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0164807
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents
MSHR: tag=0x80262180, atomic=0 1 entries : 0x7ff50ac66aa0 :  mf: uid= 59331, sid08:w09, part=1, addr=0x802621e0, load , size=32, unknown  status = IN_PARTITION_DRAM (17646), 
MSHR: tag=0x8024b980, atomic=0 1 entries : 0x7ff50bd9f4a0 :  mf: uid= 59330, sid10:w01, part=1, addr=0x8024b980, load , size=32, unknown  status = IN_PARTITION_DRAM (17645), 

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23300 n_nop=22916 n_act=20 n_pre=5 n_req=200 n_rd=318 n_write=41 bw_util=0.03082
n_activity=2531 dram_eff=0.2837
bk0: 4a 23275i bk1: 2a 23281i bk2: 28a 23213i bk3: 28a 23173i bk4: 60a 23098i bk5: 60a 23049i bk6: 38a 23110i bk7: 26a 23198i bk8: 20a 23125i bk9: 16a 23180i bk10: 18a 23115i bk11: 10a 23207i bk12: 4a 23260i bk13: 2a 23279i bk14: 0a 23295i bk15: 2a 23281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0214163
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23300 n_nop=22918 n_act=28 n_pre=13 n_req=190 n_rd=302 n_write=39 bw_util=0.02927
n_activity=2616 dram_eff=0.2607
bk0: 4a 23282i bk1: 2a 23289i bk2: 30a 23196i bk3: 28a 23162i bk4: 60a 23118i bk5: 64a 22946i bk6: 18a 23221i bk7: 32a 23092i bk8: 26a 23013i bk9: 10a 23200i bk10: 10a 23182i bk11: 10a 23208i bk12: 4a 23243i bk13: 2a 23253i bk14: 0a 23300i bk15: 2a 23284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0391845
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23300 n_nop=22952 n_act=14 n_pre=3 n_req=183 n_rd=296 n_write=35 bw_util=0.02841
n_activity=2181 dram_eff=0.3035
bk0: 0a 23300i bk1: 0a 23303i bk2: 28a 23213i bk3: 32a 23135i bk4: 64a 23114i bk5: 58a 23052i bk6: 24a 23208i bk7: 32a 23142i bk8: 12a 23189i bk9: 12a 23200i bk10: 12a 23199i bk11: 18a 23148i bk12: 0a 23296i bk13: 4a 23245i bk14: 0a 23293i bk15: 0a 23297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0369099
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23300 n_nop=22932 n_act=19 n_pre=5 n_req=191 n_rd=306 n_write=38 bw_util=0.02953
n_activity=2365 dram_eff=0.2909
bk0: 2a 23283i bk1: 2a 23283i bk2: 30a 23193i bk3: 32a 23165i bk4: 62a 23096i bk5: 56a 23036i bk6: 28a 23192i bk7: 32a 23170i bk8: 12a 23211i bk9: 14a 23144i bk10: 12a 23182i bk11: 18a 23137i bk12: 4a 23244i bk13: 2a 23277i bk14: 0a 23294i bk15: 0a 23297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0371674
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23300 n_nop=22902 n_act=19 n_pre=6 n_req=211 n_rd=324 n_write=49 bw_util=0.03202
n_activity=2731 dram_eff=0.2732
bk0: 0a 23298i bk1: 0a 23302i bk2: 30a 23192i bk3: 32a 23156i bk4: 62a 23110i bk5: 64a 22988i bk6: 26a 23193i bk7: 30a 23166i bk8: 22a 23110i bk9: 30a 23046i bk10: 16a 23105i bk11: 6a 23244i bk12: 2a 23273i bk13: 2a 23274i bk14: 0a 23297i bk15: 2a 23281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0318026

========= L2 cache stats =========
L2_cache_bank[0]: Access = 192, Miss = 88, Miss_rate = 0.458, Pending_hits = 7, Reservation_fails = 227
L2_cache_bank[1]: Access = 127, Miss = 69, Miss_rate = 0.543, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 166, Miss = 86, Miss_rate = 0.518, Pending_hits = 3, Reservation_fails = 114
L2_cache_bank[3]: Access = 133, Miss = 73, Miss_rate = 0.549, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 149, Miss = 76, Miss_rate = 0.510, Pending_hits = 6, Reservation_fails = 179
L2_cache_bank[5]: Access = 153, Miss = 75, Miss_rate = 0.490, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[6]: Access = 124, Miss = 70, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 132, Miss = 78, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 125, Miss = 75, Miss_rate = 0.600, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 138, Miss = 78, Miss_rate = 0.565, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 130, Miss = 79, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 148, Miss = 83, Miss_rate = 0.561, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 1717
L2_total_cache_misses = 930
L2_total_cache_miss_rate = 0.5416
L2_total_cache_pending_hits = 23
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 353
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 682
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 338
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=6219
icnt_total_pkts_simt_to_mem=2301
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.17878
	minimum = 6
	maximum = 30
Network latency average = 7.87742
	minimum = 6
	maximum = 25
Slowest packet = 1591
Flit latency average = 6.90876
	minimum = 6
	maximum = 21
Slowest flit = 4307
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00989316
	minimum = 0.00207066 (at node 2)
	maximum = 0.0216125 (at node 3)
Accepted packet rate average = 0.00989316
	minimum = 0.00207066 (at node 2)
	maximum = 0.0216125 (at node 3)
Injected flit rate average = 0.0225903
	minimum = 0.00207066 (at node 2)
	maximum = 0.0480135 (at node 15)
Accepted flit rate average= 0.0225903
	minimum = 0.0103533 (at node 2)
	maximum = 0.0599198 (at node 3)
Injected packet length average = 2.28343
Accepted packet length average = 2.28343
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.91523 (3 samples)
	minimum = 6 (3 samples)
	maximum = 34.3333 (3 samples)
Network latency average = 9.2438 (3 samples)
	minimum = 6 (3 samples)
	maximum = 32.3333 (3 samples)
Flit latency average = 8.16338 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0097309 (3 samples)
	minimum = 0.00429792 (3 samples)
	maximum = 0.021563 (3 samples)
Accepted packet rate average = 0.0097309 (3 samples)
	minimum = 0.00429792 (3 samples)
	maximum = 0.021563 (3 samples)
Injected flit rate average = 0.0252147 (3 samples)
	minimum = 0.00429792 (3 samples)
	maximum = 0.0823772 (3 samples)
Accepted flit rate average = 0.0252147 (3 samples)
	minimum = 0.00952771 (3 samples)
	maximum = 0.0557854 (3 samples)
Injected packet size average = 2.5912 (3 samples)
Accepted packet size average = 2.5912 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 150764 (inst/sec)
gpgpu_simulation_rate = 1961 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,17653)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,17653)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,17653)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,17653)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(17,0,0) tid=(16,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(8,0,0) tid=(304,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(32,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (465,17653), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(466,17653)
GPGPU-Sim uArch: cycles simulated: 18153  inst.: 1673145 (ipc=632.5) sim_rate=167314 (inst/sec) elapsed = 0:0:00:10 / Wed Apr 17 12:24:55 2019
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(45,0,0) tid=(174,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (617,17653), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(618,17653)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (656,17653), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(657,17653)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (659,17653), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(660,17653)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (698,17653), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(699,17653)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (725,17653), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(726,17653)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (770,17653), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(771,17653)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (776,17653), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(777,17653)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (779,17653), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(780,17653)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (782,17653), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(783,17653)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (815,17653), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(816,17653)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (826,17653), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(827,17653)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (829,17653), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(830,17653)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (834,17653), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(835,17653)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (858,17653), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(859,17653)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (868,17653), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(869,17653)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (877,17653), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(878,17653)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (879,17653), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(880,17653)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (881,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (887,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (913,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (939,17653), 2 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(56,0,0) tid=(417,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (957,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (960,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (963,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (969,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (972,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (986,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (987,17653), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 18653  inst.: 1775672 (ipc=418.8) sim_rate=161424 (inst/sec) elapsed = 0:0:00:11 / Wed Apr 17 12:24:56 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1002,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1008,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1023,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1042,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1044,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1051,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1067,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1076,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1097,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1108,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1111,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1123,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1128,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1135,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1137,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1150,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1159,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1181,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1183,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1204,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1207,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1222,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1237,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1265,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1330,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1339,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1357,17653), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1357,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1366,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1378,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1399,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1402,17653), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1402,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1453,17653), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 0.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1454
gpu_sim_insn = 452904
gpu_ipc =     311.4883
gpu_tot_sim_cycle = 19107
gpu_tot_sim_insn = 1809786
gpu_tot_ipc =      94.7185
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 1142
gpu_total_sim_rate=164526

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 42916
	L1I_total_cache_misses = 1949
	L1I_total_cache_miss_rate = 0.0454
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 602, Miss = 219, Miss_rate = 0.364, Pending_hits = 222, Reservation_fails = 21
	L1D_cache_core[1]: Access = 563, Miss = 217, Miss_rate = 0.385, Pending_hits = 204, Reservation_fails = 207
	L1D_cache_core[2]: Access = 364, Miss = 122, Miss_rate = 0.335, Pending_hits = 228, Reservation_fails = 29
	L1D_cache_core[3]: Access = 724, Miss = 274, Miss_rate = 0.378, Pending_hits = 228, Reservation_fails = 211
	L1D_cache_core[4]: Access = 336, Miss = 120, Miss_rate = 0.357, Pending_hits = 204, Reservation_fails = 318
	L1D_cache_core[5]: Access = 502, Miss = 180, Miss_rate = 0.359, Pending_hits = 240, Reservation_fails = 25
	L1D_cache_core[6]: Access = 320, Miss = 116, Miss_rate = 0.362, Pending_hits = 192, Reservation_fails = 168
	L1D_cache_core[7]: Access = 438, Miss = 165, Miss_rate = 0.377, Pending_hits = 192, Reservation_fails = 124
	L1D_cache_core[8]: Access = 415, Miss = 156, Miss_rate = 0.376, Pending_hits = 180, Reservation_fails = 210
	L1D_cache_core[9]: Access = 539, Miss = 207, Miss_rate = 0.384, Pending_hits = 192, Reservation_fails = 82
	L1D_cache_core[10]: Access = 379, Miss = 146, Miss_rate = 0.385, Pending_hits = 162, Reservation_fails = 214
	L1D_cache_core[11]: Access = 562, Miss = 223, Miss_rate = 0.397, Pending_hits = 192, Reservation_fails = 493
	L1D_cache_core[12]: Access = 304, Miss = 114, Miss_rate = 0.375, Pending_hits = 180, Reservation_fails = 298
	L1D_cache_core[13]: Access = 434, Miss = 163, Miss_rate = 0.376, Pending_hits = 192, Reservation_fails = 238
	L1D_cache_core[14]: Access = 268, Miss = 91, Miss_rate = 0.340, Pending_hits = 168, Reservation_fails = 294
	L1D_total_cache_accesses = 6750
	L1D_total_cache_misses = 2513
	L1D_total_cache_miss_rate = 0.3723
	L1D_total_cache_pending_hits = 2976
	L1D_total_cache_reservation_fails = 2932
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 9281
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0517
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1042
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2976
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 42
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8801
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 219
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1229
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2890
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 40967
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1949
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
105, 131, 576, 105, 105, 118, 105, 118, 105, 105, 105, 118, 105, 105, 105, 105, 90, 90, 103, 90, 103, 90, 116, 90, 90, 509, 103, 90, 90, 90, 90, 90, 118, 105, 105, 105, 118, 118, 105, 105, 98, 98, 98, 98, 98, 98, 98, 98, 
gpgpu_n_tot_thrd_icount = 2243808
gpgpu_n_tot_w_icount = 70119
gpgpu_n_stall_shd_mem = 6343
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1284
gpgpu_n_mem_write_global = 1448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 129302
gpgpu_n_store_insn = 1536
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 258339
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2932
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10957	W0_Idle:96618	W0_Scoreboard:118918	W1:9590	W2:260	W3:13	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:60256
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10272 {8:1284,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57920 {40:1448,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 174624 {136:1284,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11584 {8:1448,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmrqlatency = 64 
maxdqlatency = 0 
maxmflatency = 518 
averagemflatency = 220 
max_icnt2mem_latency = 388 
max_icnt2sh_latency = 19106 
mrq_lat_table:906 	38 	101 	76 	26 	28 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1649 	1097 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2085 	115 	113 	139 	305 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	779 	482 	38 	0 	0 	0 	0 	1 	6 	22 	465 	954 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         4         0         1         0         4         0         0         0         0         0 
dram[2]:         0         0        14         0         0        29         0         3         8         0         1         0         1         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         0         0         0         0         0         1         0         0 
dram[4]:         0         0        14         0         0         0         0         0         0         2         0         1         0         0         0         0 
dram[5]:         0         0        14         0         0        28         0         0         1         0         2         0         0         0         0         0 
maximum service time to same row:
dram[0]:       621         0       949       951      1119      1637      2751      5441      2034      7547      8344      2482      3082      6160      1899      1175 
dram[1]:      1197      1132       915       938      1029      1747      3924      2096      1497      2282      3050      3210      2366       884         0      1176 
dram[2]:       385      5021       938       954      1066      2872      2182      3521      7154      2438      1207      2094      6474      1163         0      1126 
dram[3]:         0         0       916       935      1668      1691      1607      3118      2431      6622      2760      5835         0      5495         0         0 
dram[4]:      1156      1124       943       963      1678      1701      1554      2444      3856      1841      2116      1176      6199       854         0         0 
dram[5]:         0         0       925       919      1624      1757      1265      7616       887      2425      7950      3453      3575      6493         0      1179 
average row accesses per activate:
dram[0]:  1.000000      -nan 14.000000 14.000000 32.000000 32.000000 20.000000 15.000000 18.000000 18.000000 23.000000  6.000000  2.000000  2.000000  1.000000  1.000000 
dram[1]:  2.000000  1.000000 14.000000 14.000000 31.000000 31.000000  7.666667 16.000000  9.500000 16.000000  5.666667 10.000000  4.000000  1.000000      -nan  1.000000 
dram[2]:  2.000000  1.000000  7.500000 14.000000 31.000000  8.500000 10.000000  7.333333  3.833333 10.000000  4.500000 10.000000  1.500000  5.000000      -nan  1.000000 
dram[3]:      -nan      -nan 14.000000 16.000000 34.000000 29.000000 15.000000  6.000000 12.000000 12.000000 12.000000 18.000000      -nan  1.500000      -nan      -nan 
dram[4]:  1.000000  1.000000  7.500000 16.000000 33.000000 28.000000 17.000000 22.000000 12.000000  3.000000 12.000000  8.500000  4.000000  1.000000      -nan      -nan 
dram[5]:      -nan      -nan  7.500000 16.000000 33.000000 11.000000 17.000000 19.000000 10.500000 31.000000  5.000000  6.000000  2.000000  2.000000      -nan  1.000000 
average row locality = 1176/117 = 10.051282
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0        14        14        32        30        17        11         9         9        11         3         1         1         1         1 
dram[1]:         2         1        14        14        30        30        19        13        10         8         9         5         2         1         0         1 
dram[2]:         2         1        15        14        30        32         9        16        13         5         5         5         2         1         0         1 
dram[3]:         0         0        14        16        32        29        12        16         6         6         6         9         0         2         0         0 
dram[4]:         1         1        15        16        31        28        14        16         6         7         6         9         2         1         0         0 
dram[5]:         0         0        15        16        31        32        13        15        11        15         8         3         1         1         0         1 
total reads: 930
min_bank_accesses = 0!
chip skew: 162/148 = 1.09
number of total write accesses:
dram[0]:         0         0         0         0         0         2         3         4         9         9        12         3         1         1         0         0 
dram[1]:         0         0         0         0         1         1         4         3         9         8         8         5         2         0         0         0 
dram[2]:         0         0         0         0         1         2         1         6        10         5         4         5         1         4         0         0 
dram[3]:         0         0         0         0         2         0         3         2         6         6         6         9         0         1         0         0 
dram[4]:         0         0         0         0         2         0         3         6         6         5         6         8         2         0         0         0 
dram[5]:         0         0         0         0         2         1         4         4        10        16         7         3         1         1         0         0 
total reads: 246
min_bank_accesses = 0!
chip skew: 49/35 = 1.40
average mf latency per bank:
dram[0]:       1314    none         669       659       765       707       577       360       123       131       147       150       126       125       268       268
dram[1]:          0       268       666       611       588       886       528       390       139       132       167       123       124       268    none         272
dram[2]:          0       272       782       551       702       796       574       364       151       138       157       137       176     11967    none         267
dram[3]:     none      none         677       622       699       687       453       463       125       147       123       147    none         176    none      none  
dram[4]:        268       268       651       643       625       760       475       390       135       162       125       132       124       268    none      none  
dram[5]:     none      none         554       582       650       739       414       416       137       132       154       171       196       126    none         276
maximum mf latency per bank:
dram[0]:        283         0       389       316       410       357       321       408       252       252       258       269       252       251       268       268
dram[1]:          0       268       398       319       398       398       468       397       268       251       277       251       252       268         0       272
dram[2]:          0       272       386       419       511       493       389       511       278       256       268       252       268       518         0       267
dram[3]:          0         0       476       360       446       425       316       357       266       252       251       261         0       268         0         0
dram[4]:        268       268       449       460       365       366       366       339       252       277       259       267       252       268         0         0
dram[5]:          0         0       330       362       353       387       370       326       271       258       277       252       252       252         0       276

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=24841 n_act=17 n_pre=2 n_req=201 n_rd=314 n_write=44 bw_util=0.02839
n_activity=2503 dram_eff=0.2861
bk0: 6a 25143i bk1: 0a 25214i bk2: 28a 25132i bk3: 28a 25075i bk4: 64a 25037i bk5: 60a 24934i bk6: 34a 25105i bk7: 22a 25124i bk8: 18a 25072i bk9: 18a 25069i bk10: 22a 25037i bk11: 6a 25161i bk12: 2a 25195i bk13: 2a 25193i bk14: 2a 25200i bk15: 2a 25199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0152272
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=24834 n_act=20 n_pre=5 n_req=200 n_rd=318 n_write=41 bw_util=0.02847
n_activity=2534 dram_eff=0.2833
bk0: 4a 25193i bk1: 2a 25199i bk2: 28a 25131i bk3: 28a 25091i bk4: 60a 25016i bk5: 60a 24967i bk6: 38a 25028i bk7: 26a 25116i bk8: 20a 25043i bk9: 16a 25098i bk10: 18a 25033i bk11: 10a 25125i bk12: 4a 25178i bk13: 2a 25197i bk14: 0a 25213i bk15: 2a 25199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0197875
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=24836 n_act=28 n_pre=13 n_req=190 n_rd=302 n_write=39 bw_util=0.02704
n_activity=2616 dram_eff=0.2607
bk0: 4a 25200i bk1: 2a 25207i bk2: 30a 25114i bk3: 28a 25080i bk4: 60a 25036i bk5: 64a 24864i bk6: 18a 25139i bk7: 32a 25010i bk8: 26a 24931i bk9: 10a 25118i bk10: 10a 25100i bk11: 10a 25126i bk12: 4a 25161i bk13: 2a 25171i bk14: 0a 25218i bk15: 2a 25202i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0362043
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=24870 n_act=14 n_pre=3 n_req=183 n_rd=296 n_write=35 bw_util=0.02625
n_activity=2181 dram_eff=0.3035
bk0: 0a 25218i bk1: 0a 25221i bk2: 28a 25131i bk3: 32a 25053i bk4: 64a 25032i bk5: 58a 24970i bk6: 24a 25126i bk7: 32a 25060i bk8: 12a 25107i bk9: 12a 25118i bk10: 12a 25117i bk11: 18a 25066i bk12: 0a 25214i bk13: 4a 25163i bk14: 0a 25211i bk15: 0a 25215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0341026
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=24850 n_act=19 n_pre=5 n_req=191 n_rd=306 n_write=38 bw_util=0.02728
n_activity=2365 dram_eff=0.2909
bk0: 2a 25201i bk1: 2a 25201i bk2: 30a 25111i bk3: 32a 25083i bk4: 62a 25014i bk5: 56a 24954i bk6: 28a 25110i bk7: 32a 25088i bk8: 12a 25129i bk9: 14a 25062i bk10: 12a 25100i bk11: 18a 25055i bk12: 4a 25162i bk13: 2a 25195i bk14: 0a 25212i bk15: 0a 25215i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0343405
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25218 n_nop=24820 n_act=19 n_pre=6 n_req=211 n_rd=324 n_write=49 bw_util=0.02958
n_activity=2731 dram_eff=0.2732
bk0: 0a 25216i bk1: 0a 25220i bk2: 30a 25110i bk3: 32a 25074i bk4: 62a 25028i bk5: 64a 24906i bk6: 26a 25111i bk7: 30a 25084i bk8: 22a 25028i bk9: 30a 24964i bk10: 16a 25023i bk11: 6a 25162i bk12: 2a 25191i bk13: 2a 25192i bk14: 0a 25215i bk15: 2a 25199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0293838

========= L2 cache stats =========
L2_cache_bank[0]: Access = 274, Miss = 88, Miss_rate = 0.321, Pending_hits = 7, Reservation_fails = 227
L2_cache_bank[1]: Access = 199, Miss = 69, Miss_rate = 0.347, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 241, Miss = 86, Miss_rate = 0.357, Pending_hits = 3, Reservation_fails = 114
L2_cache_bank[3]: Access = 214, Miss = 73, Miss_rate = 0.341, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 229, Miss = 76, Miss_rate = 0.332, Pending_hits = 6, Reservation_fails = 179
L2_cache_bank[5]: Access = 438, Miss = 75, Miss_rate = 0.171, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[6]: Access = 203, Miss = 70, Miss_rate = 0.345, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 199, Miss = 78, Miss_rate = 0.392, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 195, Miss = 75, Miss_rate = 0.385, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 208, Miss = 78, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 201, Miss = 79, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 226, Miss = 83, Miss_rate = 0.367, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 2827
L2_total_cache_misses = 930
L2_total_cache_miss_rate = 0.3290
L2_total_cache_pending_hits = 23
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 599
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 682
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1202
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=8313
icnt_total_pkts_simt_to_mem=4275
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 33.0194
	minimum = 6
	maximum = 243
Network latency average = 20.8599
	minimum = 6
	maximum = 161
Slowest packet = 3855
Flit latency average = 21.2923
	minimum = 6
	maximum = 160
Slowest flit = 10686
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.056549
	minimum = 0.0385144 (at node 8)
	maximum = 0.196011 (at node 20)
Accepted packet rate average = 0.056549
	minimum = 0.0385144 (at node 8)
	maximum = 0.196011 (at node 20)
Injected flit rate average = 0.103622
	minimum = 0.0687758 (at node 8)
	maximum = 0.251032 (at node 20)
Accepted flit rate average= 0.103622
	minimum = 0.0715268 (at node 8)
	maximum = 0.378267 (at node 20)
Injected packet length average = 1.83243
Accepted packet length average = 1.83243
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.6913 (4 samples)
	minimum = 6 (4 samples)
	maximum = 86.5 (4 samples)
Network latency average = 12.1478 (4 samples)
	minimum = 6 (4 samples)
	maximum = 64.5 (4 samples)
Flit latency average = 11.4456 (4 samples)
	minimum = 6 (4 samples)
	maximum = 62.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0214354 (4 samples)
	minimum = 0.012852 (4 samples)
	maximum = 0.065175 (4 samples)
Accepted packet rate average = 0.0214354 (4 samples)
	minimum = 0.012852 (4 samples)
	maximum = 0.065175 (4 samples)
Injected flit rate average = 0.0448166 (4 samples)
	minimum = 0.0204174 (4 samples)
	maximum = 0.124541 (4 samples)
Accepted flit rate average = 0.0448166 (4 samples)
	minimum = 0.0250275 (4 samples)
	maximum = 0.136406 (4 samples)
Injected packet size average = 2.09077 (4 samples)
Accepted packet size average = 2.09077 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 164526 (inst/sec)
gpgpu_simulation_rate = 1737 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,19107)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,19107)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,19107)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,19107)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(25,0,0) tid=(346,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(23,0,0) tid=(474,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(16,0,0) tid=(481,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (399,19107), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(400,19107)
GPGPU-Sim uArch: cycles simulated: 19607  inst.: 2130237 (ipc=640.9) sim_rate=163864 (inst/sec) elapsed = 0:0:00:13 / Wed Apr 17 12:24:58 2019
GPGPU-Sim uArch: cycles simulated: 20607  inst.: 2139315 (ipc=219.7) sim_rate=152808 (inst/sec) elapsed = 0:0:00:14 / Wed Apr 17 12:24:59 2019
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(40,0,0) tid=(337,0,0)
GPGPU-Sim uArch: cycles simulated: 22607  inst.: 2169676 (ipc=102.8) sim_rate=144645 (inst/sec) elapsed = 0:0:00:15 / Wed Apr 17 12:25:00 2019
GPGPU-Sim uArch: cycles simulated: 24107  inst.: 2196330 (ipc=77.3) sim_rate=137270 (inst/sec) elapsed = 0:0:00:16 / Wed Apr 17 12:25:01 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5325,19107), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(5326,19107)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5583,19107), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5584,19107)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5616,19107), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5617,19107)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5693,19107), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(5694,19107)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5700,19107), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(5701,19107)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5815,19107), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(5816,19107)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5830,19107), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(5831,19107)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5832,19107), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5833,19107)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(49,0,0) tid=(475,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5913,19107), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5914,19107)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5938,19107), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5939,19107)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5986,19107), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(5987,19107)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5988,19107), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5989,19107)
GPGPU-Sim uArch: cycles simulated: 25107  inst.: 2267497 (ipc=76.3) sim_rate=133382 (inst/sec) elapsed = 0:0:00:17 / Wed Apr 17 12:25:02 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6020,19107), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(6021,19107)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6021,19107), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(6022,19107)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6036,19107), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6037,19107)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6052,19107), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(6053,19107)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6112,19107), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6113,19107)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6120,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6122,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6200,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6207,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6216,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6236,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6237,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6242,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6266,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6296,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6305,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (6371,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6378,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6390,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (6437,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6473,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (6526,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6529,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6537,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6579,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6583,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6591,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6599,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6614,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6645,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6672,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (6700,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6750,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(50,0,0) tid=(25,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (6892,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (6898,19107), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 28107  inst.: 2347298 (ipc=59.7) sim_rate=130405 (inst/sec) elapsed = 0:0:00:18 / Wed Apr 17 12:25:03 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9618,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10207,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10453,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (10521,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10533,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10588,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10685,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10688,19107), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10724,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (10760,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10871,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11109,19107), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11190,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (11315,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (11665,19107), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 10.

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 11666
gpu_sim_insn = 547599
gpu_ipc =      46.9397
gpu_tot_sim_cycle = 30773
gpu_tot_sim_insn = 2357385
gpu_tot_ipc =      76.6056
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 2643
gpu_total_sim_rate=124072

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 101570
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0203
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 2541, Miss = 922, Miss_rate = 0.363, Pending_hits = 262, Reservation_fails = 21
	L1D_cache_core[1]: Access = 3003, Miss = 1114, Miss_rate = 0.371, Pending_hits = 222, Reservation_fails = 207
	L1D_cache_core[2]: Access = 1928, Miss = 711, Miss_rate = 0.369, Pending_hits = 233, Reservation_fails = 29
	L1D_cache_core[3]: Access = 2746, Miss = 1025, Miss_rate = 0.373, Pending_hits = 234, Reservation_fails = 211
	L1D_cache_core[4]: Access = 2075, Miss = 788, Miss_rate = 0.380, Pending_hits = 217, Reservation_fails = 318
	L1D_cache_core[5]: Access = 2173, Miss = 837, Miss_rate = 0.385, Pending_hits = 266, Reservation_fails = 25
	L1D_cache_core[6]: Access = 1768, Miss = 678, Miss_rate = 0.383, Pending_hits = 198, Reservation_fails = 168
	L1D_cache_core[7]: Access = 2154, Miss = 836, Miss_rate = 0.388, Pending_hits = 216, Reservation_fails = 124
	L1D_cache_core[8]: Access = 2671, Miss = 1030, Miss_rate = 0.386, Pending_hits = 199, Reservation_fails = 210
	L1D_cache_core[9]: Access = 2595, Miss = 986, Miss_rate = 0.380, Pending_hits = 206, Reservation_fails = 82
	L1D_cache_core[10]: Access = 2483, Miss = 939, Miss_rate = 0.378, Pending_hits = 200, Reservation_fails = 214
	L1D_cache_core[11]: Access = 2327, Miss = 879, Miss_rate = 0.378, Pending_hits = 219, Reservation_fails = 493
	L1D_cache_core[12]: Access = 1562, Miss = 610, Miss_rate = 0.391, Pending_hits = 182, Reservation_fails = 298
	L1D_cache_core[13]: Access = 1846, Miss = 693, Miss_rate = 0.375, Pending_hits = 196, Reservation_fails = 238
	L1D_cache_core[14]: Access = 2321, Miss = 910, Miss_rate = 0.392, Pending_hits = 185, Reservation_fails = 294
	L1D_total_cache_accesses = 34193
	L1D_total_cache_misses = 12958
	L1D_total_cache_miss_rate = 0.3790
	L1D_total_cache_pending_hits = 3235
	L1D_total_cache_reservation_fails = 2932
	L1D_cache_data_port_util = 0.061
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 18795
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0255
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17361
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3233
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 42
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18315
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 639
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8547
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2890
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 99512
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
567, 161, 606, 135, 541, 148, 578, 148, 593, 135, 552, 148, 135, 552, 578, 593, 120, 120, 133, 120, 133, 526, 146, 552, 120, 539, 133, 120, 120, 120, 120, 120, 148, 135, 135, 567, 148, 148, 135, 541, 128, 571, 586, 128, 586, 560, 128, 128, 
gpgpu_n_tot_thrd_icount = 5699584
gpgpu_n_tot_w_icount = 178112
gpgpu_n_stall_shd_mem = 8077
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4411
gpgpu_n_mem_write_global = 9188
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 180662
gpgpu_n_store_insn = 9298
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 330833
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4666
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15705	W0_Idle:117829	W0_Scoreboard:275240	W1:93823	W2:8554	W3:415	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:75320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 35288 {8:4411,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 367520 {40:9188,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 599896 {136:4411,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 73504 {8:9188,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 96 
maxdqlatency = 0 
maxmflatency = 518 
averagemflatency = 174 
max_icnt2mem_latency = 388 
max_icnt2sh_latency = 30772 
mrq_lat_table:2543 	103 	196 	280 	203 	82 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11378 	2235 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11930 	1108 	152 	139 	305 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2733 	1524 	166 	3 	0 	0 	0 	1 	6 	22 	465 	8694 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	52 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1        14        14        32        32        20        20        18        20        23        48         6         5         0         3 
dram[1]:         2         1        14        14        31        31        17        16        18        28        33        24         4         8         2         2 
dram[2]:         2         3        14        14        31        29        32        21        42        55        52        27         3         5         1         3 
dram[3]:         1         3        14        16        34        29        23        18        44        12        12        46         7         3         2         1 
dram[4]:         1         1        14        16        33        28        17        25        41         8        12        16         4         4         2         1 
dram[5]:         1         2        14        16        33        28        17        30        20        31        41        44         2         2         2         3 
maximum service time to same row:
dram[0]:      5172      4612       949       951      2918      5398      2751      5441      2034      7547      8344      2751      3893      6160      1899      5396 
dram[1]:      1197      1132      5480      4133      3360      8288      3924      2096      1497      2404      3050      3210      2509      4081      3258      5512 
dram[2]:      4375      5021      4239      3534      4828      4221      2807      3521      7154      7869      5081      2094      6474      1249      5281      5292 
dram[3]:      5572      5854      3150      3972      5570      2332      2153      4290      5287      6622      2760      5835      1725      5495      4958      5442 
dram[4]:      1156      5408      2584      4250      5033      1701      2892      2999      3856      1841      2116      1176      6199      2840      6397      4447 
dram[5]:       962      5777      3406       919      5428      1757      1265      7616       887      2425      7950      3453      3575      6493      5303      5690 
average row accesses per activate:
dram[0]:  1.000000  1.000000  7.500000  5.333333  3.909091  5.714286 17.000000  8.428572 23.333334 14.200000  9.375000  7.700000  3.000000  2.000000  2.000000  1.600000 
dram[1]:  1.666667  1.333333  4.200000  3.666667  7.400000  5.000000  8.428572 17.333334 14.200000  7.272727  6.545455  5.214286  1.700000  3.250000  1.250000  1.750000 
dram[2]:  1.500000  1.500000  4.250000  3.333333  6.333333  4.090909  8.142858  5.900000  7.777778 17.750000  7.300000 11.000000  1.777778  2.333333  1.250000  2.250000 
dram[3]:  1.000000  1.750000  2.875000  2.875000 10.250000  4.750000  8.500000  6.222222 12.600000 11.833333 17.500000 11.833333  2.428571  1.666667  1.500000  3.000000 
dram[4]:  1.000000  1.500000  3.142857  3.125000  6.000000  8.500000  6.222222  8.428572  7.700000  9.375000 12.166667 13.600000  2.111111  2.200000  1.250000  2.000000 
dram[5]:  1.500000  1.500000  2.555556  6.666667  9.250000  6.000000 13.250000 11.000000 13.800000 18.000000  7.200000 12.333333  2.500000  1.500000  2.000000  3.000000 
average row locality = 3412/556 = 6.136691
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         2        15        16        43        38        36        43        35        38        39        43         8         7         2         8 
dram[1]:         5         4        21        22        36        39        39        36        39        45        41        42        13         9         5         7 
dram[2]:         3        12        17        20        37        43        39        43        38        38        40        42        12         8         5         9 
dram[3]:         2         7        23        23        39        38        35        39        33        37        36        38        12         8         6         6 
dram[4]:         2         3        22        25        40        34        40        39        40        41        38        35        15         9         5         6 
dram[5]:         6         6        23        20        35        41        36        38        36        38        39        39         6         4         6         6 
total reads: 2343
bank skew: 45/2 = 22.50
chip skew: 406/379 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         2        15        16        35        33        36        34         4         5         0         0 
dram[1]:         0         0         0         0         1         1        20        16        32        35        31        31         4         4         0         0 
dram[2]:         0         0         0         0         1         2        18        16        32        33        33        35         4         6         0         0 
dram[3]:         0         0         0         0         2         0        16        17        30        34        34        33         5         2         0         0 
dram[4]:         0         0         0         0         2         0        16        20        37        34        35        33         4         2         0         0 
dram[5]:         0         0         0         0         2         1        17        17        33        34        33        35         4         2         0         0 
total reads: 1069
min_bank_accesses = 0!
chip skew: 183/173 = 1.06
average mf latency per bank:
dram[0]:        802       279       747       748      1859      1973       944       738       370       374       362       343       357       345       266       275
dram[1]:        171       283       650       580      1800      2116       772       775       350       364       389       331       329       345       280       278
dram[2]:         93       285       938       510      2046      1946       758       743       373       365       312       331       277      4457       280       279
dram[3]:        272       272       621       599      1999      1934       778       749       355       366       363       373       283       352       273       268
dram[4]:        278       269       620       581      1855      2220       759       756       346       369       356       352       310       280       273       274
dram[5]:        273       272       542       612      1993      1934       843       777       342       367       335       307       243       299       272       264
maximum mf latency per bank:
dram[0]:        314       281       389       316       410       357       321       408       295       323       325       339       297       327       268       298
dram[1]:        307       316       398       319       398       398       468       397       295       337       323       321       319       296       289       324
dram[2]:        281       316       386       419       511       493       389       511       316       362       299       355       318       518       290       317
dram[3]:        277       288       476       360       446       425       316       357       316       318       294       344       292       291       283       286
dram[4]:        289       278       449       460       365       366       366       357       333       336       308       304       332       293       279       286
dram[5]:        290       280       330       362       353       387       370       361       313       351       291       382       288       287       293       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40616 n_nop=39528 n_act=83 n_pre=67 n_req=559 n_rd=758 n_write=180 bw_util=0.04619
n_activity=6811 dram_eff=0.2754
bk0: 12a 40449i bk1: 4a 40558i bk2: 30a 40504i bk3: 32a 40421i bk4: 86a 40077i bk5: 76a 40137i bk6: 72a 40138i bk7: 86a 39980i bk8: 70a 39912i bk9: 76a 39779i bk10: 78a 39602i bk11: 86a 39462i bk12: 16a 40427i bk13: 14a 40337i bk14: 4a 40589i bk15: 16a 40454i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0581298
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40616 n_nop=39445 n_act=103 n_pre=87 n_req=578 n_rd=806 n_write=175 bw_util=0.04831
n_activity=7228 dram_eff=0.2714
bk0: 10a 40505i bk1: 8a 40513i bk2: 42a 40395i bk3: 44a 40311i bk4: 72a 40273i bk5: 78a 40131i bk6: 78a 39967i bk7: 72a 40086i bk8: 78a 39807i bk9: 90a 39573i bk10: 82a 39567i bk11: 84a 39435i bk12: 26a 40180i bk13: 18a 40406i bk14: 10a 40460i bk15: 14a 40432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0724099
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40616 n_nop=39426 n_act=107 n_pre=91 n_req=586 n_rd=812 n_write=180 bw_util=0.04885
n_activity=7569 dram_eff=0.2621
bk0: 6a 40572i bk1: 24a 40371i bk2: 34a 40453i bk3: 40a 40304i bk4: 74a 40234i bk5: 86a 39999i bk6: 78a 39932i bk7: 86a 39899i bk8: 76a 39674i bk9: 76a 39758i bk10: 80a 39550i bk11: 84a 39681i bk12: 24a 40240i bk13: 16a 40310i bk14: 10a 40488i bk15: 18a 40455i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.07662
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40616 n_nop=39517 n_act=89 n_pre=73 n_req=555 n_rd=764 n_write=173 bw_util=0.04614
n_activity=7000 dram_eff=0.2677
bk0: 4a 40574i bk1: 14a 40510i bk2: 46a 40253i bk3: 46a 40248i bk4: 78a 40307i bk5: 76a 40113i bk6: 70a 40074i bk7: 78a 39967i bk8: 66a 39765i bk9: 74a 39779i bk10: 72a 39813i bk11: 76a 39636i bk12: 24a 40259i bk13: 16a 40363i bk14: 12a 40478i bk15: 12a 40539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0727053
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40616 n_nop=39469 n_act=96 n_pre=80 n_req=577 n_rd=788 n_write=183 bw_util=0.04781
n_activity=7303 dram_eff=0.2659
bk0: 4a 40571i bk1: 6a 40575i bk2: 44a 40352i bk3: 50a 40262i bk4: 80a 40200i bk5: 68a 40257i bk6: 80a 39867i bk7: 78a 40104i bk8: 80a 39644i bk9: 82a 39639i bk10: 76a 39712i bk11: 70a 39726i bk12: 30a 40260i bk13: 18a 40366i bk14: 10a 40490i bk15: 12a 40507i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0598533
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=40616 n_nop=39540 n_act=78 n_pre=62 n_req=557 n_rd=758 n_write=178 bw_util=0.04609
n_activity=7031 dram_eff=0.2662
bk0: 12a 40486i bk1: 12a 40494i bk2: 46a 40278i bk3: 40a 40402i bk4: 70a 40337i bk5: 82a 40112i bk6: 72a 40123i bk7: 76a 39980i bk8: 72a 39849i bk9: 76a 39842i bk10: 78a 39599i bk11: 78a 39576i bk12: 12a 40465i bk13: 8a 40493i bk14: 12a 40511i bk15: 12a 40548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.061232

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1187, Miss = 184, Miss_rate = 0.155, Pending_hits = 13, Reservation_fails = 227
L2_cache_bank[1]: Access = 1130, Miss = 195, Miss_rate = 0.173, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[2]: Access = 1118, Miss = 199, Miss_rate = 0.178, Pending_hits = 8, Reservation_fails = 114
L2_cache_bank[3]: Access = 1134, Miss = 204, Miss_rate = 0.180, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 1130, Miss = 191, Miss_rate = 0.169, Pending_hits = 15, Reservation_fails = 179
L2_cache_bank[5]: Access = 1365, Miss = 215, Miss_rate = 0.158, Pending_hits = 9, Reservation_fails = 100
L2_cache_bank[6]: Access = 1119, Miss = 186, Miss_rate = 0.166, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 1093, Miss = 196, Miss_rate = 0.179, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 1124, Miss = 202, Miss_rate = 0.180, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[9]: Access = 1112, Miss = 192, Miss_rate = 0.173, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[10]: Access = 1086, Miss = 187, Miss_rate = 0.172, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 1106, Miss = 192, Miss_rate = 0.174, Pending_hits = 9, Reservation_fails = 0
L2_total_cache_accesses = 13704
L2_total_cache_misses = 2343
L2_total_cache_miss_rate = 0.1710
L2_total_cache_pending_hits = 106
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1338
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8119
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 71
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 998
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.056
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=31738
icnt_total_pkts_simt_to_mem=22892
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.4954
	minimum = 6
	maximum = 62
Network latency average = 9.05971
	minimum = 6
	maximum = 57
Slowest packet = 6258
Flit latency average = 8.32972
	minimum = 6
	maximum = 53
Slowest flit = 13698
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0690643
	minimum = 0.0441454 (at node 12)
	maximum = 0.0798046 (at node 1)
Accepted packet rate average = 0.0690643
	minimum = 0.0441454 (at node 12)
	maximum = 0.0798046 (at node 1)
Injected flit rate average = 0.133474
	minimum = 0.0739757 (at node 12)
	maximum = 0.176496 (at node 20)
Accepted flit rate average= 0.133474
	minimum = 0.101406 (at node 12)
	maximum = 0.163809 (at node 1)
Injected packet length average = 1.93261
Accepted packet length average = 1.93261
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.4521 (5 samples)
	minimum = 6 (5 samples)
	maximum = 81.6 (5 samples)
Network latency average = 11.5302 (5 samples)
	minimum = 6 (5 samples)
	maximum = 63 (5 samples)
Flit latency average = 10.8224 (5 samples)
	minimum = 6 (5 samples)
	maximum = 60.4 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0309612 (5 samples)
	minimum = 0.0191107 (5 samples)
	maximum = 0.0681009 (5 samples)
Accepted packet rate average = 0.0309612 (5 samples)
	minimum = 0.0191107 (5 samples)
	maximum = 0.0681009 (5 samples)
Injected flit rate average = 0.0625481 (5 samples)
	minimum = 0.031129 (5 samples)
	maximum = 0.134932 (5 samples)
Accepted flit rate average = 0.0625481 (5 samples)
	minimum = 0.0403031 (5 samples)
	maximum = 0.141886 (5 samples)
Injected packet size average = 2.02021 (5 samples)
Accepted packet size average = 2.02021 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 124072 (inst/sec)
gpgpu_simulation_rate = 1619 (cycle/sec)
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,30773)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,30773)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,30773)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,30773)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(12,0,0) tid=(367,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(30,0,0) tid=(175,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(4,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 31273  inst.: 2663218 (ipc=611.7) sim_rate=126819 (inst/sec) elapsed = 0:0:00:21 / Wed Apr 17 12:25:06 2019
GPGPU-Sim uArch: cycles simulated: 32273  inst.: 2687629 (ipc=220.2) sim_rate=122164 (inst/sec) elapsed = 0:0:00:22 / Wed Apr 17 12:25:07 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1589,30773), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1590,30773)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1628,30773), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1629,30773)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1757,30773), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1758,30773)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1823,30773), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1824,30773)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(5,0,0) tid=(496,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1883,30773), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1884,30773)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2018,30773), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2019,30773)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2033,30773), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2034,30773)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2054,30773), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2055,30773)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2081,30773), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2082,30773)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2090,30773), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2091,30773)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2114,30773), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2115,30773)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2146,30773), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2147,30773)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2253,30773), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2254,30773)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2335,30773), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2336,30773)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2369,30773), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2370,30773)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2400,30773), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2401,30773)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2422,30773), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2423,30773)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2454,30773), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2455,30773)
GPGPU-Sim uArch: cycles simulated: 33273  inst.: 2770451 (ipc=165.2) sim_rate=120454 (inst/sec) elapsed = 0:0:00:23 / Wed Apr 17 12:25:08 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2514,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2654,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2664,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2669,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2686,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2693,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2711,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2736,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2761,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2800,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2854,30773), 2 CTAs running
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(56,0,0) tid=(283,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2953,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2971,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3001,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3029,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3059,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3089,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3137,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3203,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3287,30773), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3336,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3383,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3473,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 34273  inst.: 2835907 (ipc=136.7) sim_rate=118162 (inst/sec) elapsed = 0:0:00:24 / Wed Apr 17 12:25:09 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3599,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3659,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3671,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3818,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3884,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3920,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3926,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3968,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3989,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3995,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4004,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4010,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4031,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4070,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4079,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4100,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4103,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4139,30773), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4154,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4211,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4229,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4229,30773), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 5.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 4230
gpu_sim_insn = 492696
gpu_ipc =     116.4766
gpu_tot_sim_cycle = 35003
gpu_tot_sim_insn = 2850081
gpu_tot_ipc =      81.4239
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 412
gpu_stall_icnt2sh    = 2913
gpu_total_sim_rate=118753

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 115500
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0178
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 2937, Miss = 1221, Miss_rate = 0.416, Pending_hits = 317, Reservation_fails = 2645
	L1D_cache_core[1]: Access = 3315, Miss = 1349, Miss_rate = 0.407, Pending_hits = 265, Reservation_fails = 2777
	L1D_cache_core[2]: Access = 2244, Miss = 955, Miss_rate = 0.426, Pending_hits = 277, Reservation_fails = 2861
	L1D_cache_core[3]: Access = 3142, Miss = 1325, Miss_rate = 0.422, Pending_hits = 290, Reservation_fails = 2849
	L1D_cache_core[4]: Access = 2387, Miss = 1024, Miss_rate = 0.429, Pending_hits = 260, Reservation_fails = 2682
	L1D_cache_core[5]: Access = 2489, Miss = 1077, Miss_rate = 0.433, Pending_hits = 310, Reservation_fails = 2852
	L1D_cache_core[6]: Access = 2160, Miss = 977, Miss_rate = 0.452, Pending_hits = 252, Reservation_fails = 2871
	L1D_cache_core[7]: Access = 2430, Miss = 1044, Miss_rate = 0.430, Pending_hits = 258, Reservation_fails = 2502
	L1D_cache_core[8]: Access = 2983, Miss = 1267, Miss_rate = 0.425, Pending_hits = 245, Reservation_fails = 2768
	L1D_cache_core[9]: Access = 2995, Miss = 1290, Miss_rate = 0.431, Pending_hits = 259, Reservation_fails = 2577
	L1D_cache_core[10]: Access = 2803, Miss = 1186, Miss_rate = 0.423, Pending_hits = 243, Reservation_fails = 2477
	L1D_cache_core[11]: Access = 2547, Miss = 1044, Miss_rate = 0.410, Pending_hits = 255, Reservation_fails = 2832
	L1D_cache_core[12]: Access = 1958, Miss = 915, Miss_rate = 0.467, Pending_hits = 236, Reservation_fails = 2907
	L1D_cache_core[13]: Access = 2162, Miss = 934, Miss_rate = 0.432, Pending_hits = 239, Reservation_fails = 2799
	L1D_cache_core[14]: Access = 2553, Miss = 1087, Miss_rate = 0.426, Pending_hits = 221, Reservation_fails = 2692
	L1D_total_cache_accesses = 39105
	L1D_total_cache_misses = 16695
	L1D_total_cache_miss_rate = 0.4269
	L1D_total_cache_pending_hits = 3927
	L1D_total_cache_reservation_fails = 41091
	L1D_cache_data_port_util = 0.052
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 23737
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0202
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17386
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4699
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2886
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23257
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1097
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11996
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 38205
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 113442
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
623, 217, 662, 191, 597, 204, 621, 204, 649, 191, 608, 204, 191, 608, 634, 649, 176, 176, 189, 176, 189, 582, 202, 608, 176, 595, 189, 176, 176, 176, 176, 176, 176, 163, 163, 595, 176, 176, 163, 569, 156, 599, 614, 156, 614, 588, 156, 156, 
gpgpu_n_tot_thrd_icount = 6588480
gpgpu_n_tot_w_icount = 205890
gpgpu_n_stall_shd_mem = 46236
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4699
gpgpu_n_mem_write_global = 13100
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 212662
gpgpu_n_store_insn = 23514
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 405751
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 42825
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:79298	W0_Idle:135271	W0_Scoreboard:285827	W1:94941	W2:11024	W3:3366	W4:2444	W5:1976	W6:949	W7:572	W8:169	W9:65	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:90384
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 37592 {8:4699,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 524000 {40:13100,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 639064 {136:4699,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 104800 {8:13100,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 96 
maxdqlatency = 0 
maxmflatency = 585 
averagemflatency = 208 
max_icnt2mem_latency = 446 
max_icnt2sh_latency = 35002 
mrq_lat_table:2543 	103 	196 	280 	203 	82 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12259 	5496 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12255 	1225 	249 	505 	2629 	1041 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2864 	1678 	169 	3 	0 	0 	0 	1 	6 	22 	465 	10375 	2231 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	54 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         1        14        14        32        32        20        20        18        20        23        48         6         5         0         3 
dram[1]:         2         1        14        14        31        31        17        16        18        28        33        24         4         8         2         2 
dram[2]:         2         3        14        14        31        29        32        21        42        55        52        27         3         5         1         3 
dram[3]:         1         3        14        16        34        29        23        18        44        12        12        46         7         3         2         1 
dram[4]:         1         1        14        16        33        28        17        25        41         8        12        16         4         4         2         1 
dram[5]:         1         2        14        16        33        28        17        30        20        31        41        44         2         2         2         3 
maximum service time to same row:
dram[0]:      5172      4612       949       951      2918      5398      2751      5441      2034      7547      8344      2751      3893      6160      1899      5396 
dram[1]:      1197      1132      5480      4133      3360      8288      3924      2096      1497      2404      3050      3210      2509      4081      3258      5512 
dram[2]:      4375      5021      4239      3534      4828      4221      2807      3521      7154      7869      5081      2094      6474      1249      5281      5292 
dram[3]:      5572      5854      3150      3972      5570      2332      2153      4290      5287      6622      2760      5835      1725      5495      4958      5442 
dram[4]:      1156      5408      2584      4250      5033      1701      2892      2999      3856      1841      2116      1176      6199      2840      6397      4447 
dram[5]:       962      5777      3406       919      5428      1757      1265      7616       887      2425      7950      3453      3575      6493      5303      5690 
average row accesses per activate:
dram[0]:  1.000000  1.000000  7.500000  5.333333  3.909091  5.714286 17.000000  8.428572 23.333334 14.200000  9.375000  7.700000  3.000000  2.000000  2.000000  1.600000 
dram[1]:  1.666667  1.333333  4.200000  3.666667  7.400000  5.000000  8.428572 17.333334 14.200000  7.272727  6.545455  5.214286  1.700000  3.250000  1.250000  1.750000 
dram[2]:  1.500000  1.500000  4.250000  3.333333  6.333333  4.090909  8.142858  5.900000  7.777778 17.750000  7.300000 11.000000  1.777778  2.333333  1.250000  2.250000 
dram[3]:  1.000000  1.750000  2.875000  2.875000 10.250000  4.750000  8.500000  6.222222 12.600000 11.833333 17.500000 11.833333  2.428571  1.666667  1.500000  3.000000 
dram[4]:  1.000000  1.500000  3.142857  3.125000  6.000000  8.500000  6.222222  8.428572  7.700000  9.375000 12.166667 13.600000  2.111111  2.200000  1.250000  2.000000 
dram[5]:  1.500000  1.500000  2.555556  6.666667  9.250000  6.000000 13.250000 11.000000 13.800000 18.000000  7.200000 12.333333  2.500000  1.500000  2.000000  3.000000 
average row locality = 3412/556 = 6.136691
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         2        15        16        43        38        36        43        35        38        39        43         8         7         2         8 
dram[1]:         5         4        21        22        36        39        39        36        39        45        41        42        13         9         5         7 
dram[2]:         3        12        17        20        37        43        39        43        38        38        40        42        12         8         5         9 
dram[3]:         2         7        23        23        39        38        35        39        33        37        36        38        12         8         6         6 
dram[4]:         2         3        22        25        40        34        40        39        40        41        38        35        15         9         5         6 
dram[5]:         6         6        23        20        35        41        36        38        36        38        39        39         6         4         6         6 
total reads: 2343
bank skew: 45/2 = 22.50
chip skew: 406/379 = 1.07
number of total write accesses:
dram[0]:         0         0         0         0         0         2        15        16        35        33        36        34         4         5         0         0 
dram[1]:         0         0         0         0         1         1        20        16        32        35        31        31         4         4         0         0 
dram[2]:         0         0         0         0         1         2        18        16        32        33        33        35         4         6         0         0 
dram[3]:         0         0         0         0         2         0        16        17        30        34        34        33         5         2         0         0 
dram[4]:         0         0         0         0         2         0        16        20        37        34        35        33         4         2         0         0 
dram[5]:         0         0         0         0         2         1        17        17        33        34        33        35         4         2         0         0 
total reads: 1069
min_bank_accesses = 0!
chip skew: 183/173 = 1.06
average mf latency per bank:
dram[0]:        802       279      1861      1813      2905      3089      1299      1131       370       374       362       343       357       345       266       275
dram[1]:        171       283      1435      1300      3124      3177      1160      1142       350       364       389       331       329       345       280       278
dram[2]:         93       285      1934      1588      3230      3093      1146      1143       373       365       312       331       277     28117       280       279
dram[3]:        272       272      1497      1444      3279      3112      1122      1066       355       366       363       373       283       352       273       268
dram[4]:        278       269      1530      1426      2896      3453      1082      1071       346       369       356       352       310       280       273       274
dram[5]:        273       272      1195      1451      3193      2924      1209      1139       342       367       335       307       243       299       272       264
maximum mf latency per bank:
dram[0]:        314       281       455       384       488       484       409       484       295       323       325       339       297       327       268       298
dram[1]:        307       316       482       404       496       496       521       529       295       337       323       321       319       296       289       324
dram[2]:        281       316       419       484       511       556       504       535       316       362       299       355       318       576       290       317
dram[3]:        277       288       537       505       585       535       384       409       316       318       294       344       292       291       283       286
dram[4]:        289       278       544       493       485       442       380       396       333       336       308       304       332       293       279       286
dram[5]:        290       280       406       394       543       398       466       496       313       351       291       382       288       287       293       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46199 n_nop=45111 n_act=83 n_pre=67 n_req=559 n_rd=758 n_write=180 bw_util=0.04061
n_activity=6811 dram_eff=0.2754
bk0: 12a 46032i bk1: 4a 46141i bk2: 30a 46087i bk3: 32a 46004i bk4: 86a 45660i bk5: 76a 45720i bk6: 72a 45721i bk7: 86a 45563i bk8: 70a 45495i bk9: 76a 45362i bk10: 78a 45185i bk11: 86a 45045i bk12: 16a 46010i bk13: 14a 45920i bk14: 4a 46172i bk15: 16a 46037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.051105
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46199 n_nop=45028 n_act=103 n_pre=87 n_req=578 n_rd=806 n_write=175 bw_util=0.04247
n_activity=7228 dram_eff=0.2714
bk0: 10a 46088i bk1: 8a 46096i bk2: 42a 45978i bk3: 44a 45894i bk4: 72a 45856i bk5: 78a 45714i bk6: 78a 45550i bk7: 72a 45669i bk8: 78a 45390i bk9: 90a 45156i bk10: 82a 45150i bk11: 84a 45018i bk12: 26a 45763i bk13: 18a 45989i bk14: 10a 46043i bk15: 14a 46015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0636594
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46199 n_nop=45009 n_act=107 n_pre=91 n_req=586 n_rd=812 n_write=180 bw_util=0.04294
n_activity=7569 dram_eff=0.2621
bk0: 6a 46155i bk1: 24a 45954i bk2: 34a 46036i bk3: 40a 45887i bk4: 74a 45817i bk5: 86a 45582i bk6: 78a 45515i bk7: 86a 45482i bk8: 76a 45257i bk9: 76a 45341i bk10: 80a 45133i bk11: 84a 45264i bk12: 24a 45823i bk13: 16a 45893i bk14: 10a 46071i bk15: 18a 46038i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0673608
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46199 n_nop=45100 n_act=89 n_pre=73 n_req=555 n_rd=764 n_write=173 bw_util=0.04056
n_activity=7000 dram_eff=0.2677
bk0: 4a 46157i bk1: 14a 46093i bk2: 46a 45836i bk3: 46a 45831i bk4: 78a 45890i bk5: 76a 45696i bk6: 70a 45657i bk7: 78a 45550i bk8: 66a 45348i bk9: 74a 45362i bk10: 72a 45396i bk11: 76a 45219i bk12: 24a 45842i bk13: 16a 45946i bk14: 12a 46061i bk15: 12a 46122i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0639191
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46199 n_nop=45052 n_act=96 n_pre=80 n_req=577 n_rd=788 n_write=183 bw_util=0.04204
n_activity=7303 dram_eff=0.2659
bk0: 4a 46154i bk1: 6a 46158i bk2: 44a 45935i bk3: 50a 45845i bk4: 80a 45783i bk5: 68a 45840i bk6: 80a 45450i bk7: 78a 45687i bk8: 80a 45227i bk9: 82a 45222i bk10: 76a 45295i bk11: 70a 45309i bk12: 30a 45843i bk13: 18a 45949i bk14: 10a 46073i bk15: 12a 46090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0526202
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46199 n_nop=45123 n_act=78 n_pre=62 n_req=557 n_rd=758 n_write=178 bw_util=0.04052
n_activity=7031 dram_eff=0.2662
bk0: 12a 46069i bk1: 12a 46077i bk2: 46a 45861i bk3: 40a 45985i bk4: 70a 45920i bk5: 82a 45695i bk6: 72a 45706i bk7: 76a 45563i bk8: 72a 45432i bk9: 76a 45425i bk10: 78a 45182i bk11: 78a 45159i bk12: 12a 46048i bk13: 8a 46076i bk14: 12a 46094i bk15: 12a 46131i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0538323

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1451, Miss = 184, Miss_rate = 0.127, Pending_hits = 13, Reservation_fails = 227
L2_cache_bank[1]: Access = 1400, Miss = 195, Miss_rate = 0.139, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[2]: Access = 1386, Miss = 199, Miss_rate = 0.144, Pending_hits = 8, Reservation_fails = 114
L2_cache_bank[3]: Access = 1397, Miss = 204, Miss_rate = 0.146, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 1392, Miss = 191, Miss_rate = 0.137, Pending_hits = 15, Reservation_fails = 179
L2_cache_bank[5]: Access = 2610, Miss = 215, Miss_rate = 0.082, Pending_hits = 9, Reservation_fails = 100
L2_cache_bank[6]: Access = 1388, Miss = 186, Miss_rate = 0.134, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 1364, Miss = 196, Miss_rate = 0.144, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 1390, Miss = 202, Miss_rate = 0.145, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[9]: Access = 1389, Miss = 192, Miss_rate = 0.138, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[10]: Access = 1355, Miss = 187, Miss_rate = 0.138, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 1382, Miss = 192, Miss_rate = 0.139, Pending_hits = 9, Reservation_fails = 0
L2_total_cache_accesses = 17904
L2_total_cache_misses = 2343
L2_total_cache_miss_rate = 0.1309
L2_total_cache_pending_hits = 106
L2_total_cache_reservation_fails = 620
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3341
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1338
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12031
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 71
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 998
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.061
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=37090
icnt_total_pkts_simt_to_mem=31004
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 52.0373
	minimum = 6
	maximum = 310
Network latency average = 28.7707
	minimum = 6
	maximum = 182
Slowest packet = 27931
Flit latency average = 33.3457
	minimum = 6
	maximum = 181
Slowest flit = 55885
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0735487
	minimum = 0.0434988 (at node 11)
	maximum = 0.294326 (at node 20)
Accepted packet rate average = 0.0735487
	minimum = 0.0434988 (at node 11)
	maximum = 0.294326 (at node 20)
Injected flit rate average = 0.117888
	minimum = 0.0832151 (at node 15)
	maximum = 0.316076 (at node 20)
Accepted flit rate average= 0.117888
	minimum = 0.0548463 (at node 11)
	maximum = 0.583215 (at node 20)
Injected packet length average = 1.60286
Accepted packet length average = 1.60286
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.7163 (6 samples)
	minimum = 6 (6 samples)
	maximum = 119.667 (6 samples)
Network latency average = 14.4036 (6 samples)
	minimum = 6 (6 samples)
	maximum = 82.8333 (6 samples)
Flit latency average = 14.5763 (6 samples)
	minimum = 6 (6 samples)
	maximum = 80.5 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0380591 (6 samples)
	minimum = 0.0231754 (6 samples)
	maximum = 0.105805 (6 samples)
Accepted packet rate average = 0.0380591 (6 samples)
	minimum = 0.0231754 (6 samples)
	maximum = 0.105805 (6 samples)
Injected flit rate average = 0.0717714 (6 samples)
	minimum = 0.0398101 (6 samples)
	maximum = 0.165122 (6 samples)
Accepted flit rate average = 0.0717714 (6 samples)
	minimum = 0.042727 (6 samples)
	maximum = 0.215441 (6 samples)
Injected packet size average = 1.88579 (6 samples)
Accepted packet size average = 1.88579 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 118753 (inst/sec)
gpgpu_simulation_rate = 1458 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,35003)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,35003)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,35003)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,35003)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(13,0,0) tid=(469,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(8,0,0) tid=(501,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(42,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 35503  inst.: 3151933 (ipc=603.7) sim_rate=121228 (inst/sec) elapsed = 0:0:00:26 / Wed Apr 17 12:25:11 2019
GPGPU-Sim uArch: cycles simulated: 36503  inst.: 3169520 (ipc=213.0) sim_rate=117389 (inst/sec) elapsed = 0:0:00:27 / Wed Apr 17 12:25:12 2019
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(3,0,0) tid=(249,0,0)
GPGPU-Sim uArch: cycles simulated: 37503  inst.: 3183503 (ipc=133.4) sim_rate=113696 (inst/sec) elapsed = 0:0:00:28 / Wed Apr 17 12:25:13 2019
GPGPU-Sim uArch: cycles simulated: 38503  inst.: 3201727 (ipc=100.5) sim_rate=110404 (inst/sec) elapsed = 0:0:00:29 / Wed Apr 17 12:25:14 2019
GPGPU-Sim uArch: cycles simulated: 40503  inst.: 3262236 (ipc=74.9) sim_rate=108741 (inst/sec) elapsed = 0:0:00:30 / Wed Apr 17 12:25:15 2019
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,0,0) tid=(231,0,0)
GPGPU-Sim uArch: cycles simulated: 41503  inst.: 3295137 (ipc=68.5) sim_rate=106294 (inst/sec) elapsed = 0:0:00:31 / Wed Apr 17 12:25:16 2019
GPGPU-Sim uArch: cycles simulated: 43003  inst.: 3345615 (ipc=61.9) sim_rate=104550 (inst/sec) elapsed = 0:0:00:32 / Wed Apr 17 12:25:17 2019
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(0,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 44503  inst.: 3396503 (ipc=57.5) sim_rate=102924 (inst/sec) elapsed = 0:0:00:33 / Wed Apr 17 12:25:18 2019
GPGPU-Sim uArch: cycles simulated: 45003  inst.: 3413031 (ipc=56.3) sim_rate=100383 (inst/sec) elapsed = 0:0:00:34 / Wed Apr 17 12:25:19 2019
GPGPU-Sim uArch: cycles simulated: 46003  inst.: 3448578 (ipc=54.4) sim_rate=98530 (inst/sec) elapsed = 0:0:00:35 / Wed Apr 17 12:25:20 2019
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(9,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 47503  inst.: 3501270 (ipc=52.1) sim_rate=97257 (inst/sec) elapsed = 0:0:00:36 / Wed Apr 17 12:25:21 2019
GPGPU-Sim uArch: cycles simulated: 48503  inst.: 3536607 (ipc=50.9) sim_rate=95583 (inst/sec) elapsed = 0:0:00:37 / Wed Apr 17 12:25:22 2019
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(31,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 49503  inst.: 3570649 (ipc=49.7) sim_rate=93964 (inst/sec) elapsed = 0:0:00:38 / Wed Apr 17 12:25:23 2019
GPGPU-Sim uArch: cycles simulated: 50503  inst.: 3604961 (ipc=48.7) sim_rate=92434 (inst/sec) elapsed = 0:0:00:39 / Wed Apr 17 12:25:24 2019
GPGPU-Sim uArch: cycles simulated: 51503  inst.: 3640455 (ipc=47.9) sim_rate=91011 (inst/sec) elapsed = 0:0:00:40 / Wed Apr 17 12:25:25 2019
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(16,0,0) tid=(165,0,0)
GPGPU-Sim uArch: cycles simulated: 52503  inst.: 3675394 (ipc=47.2) sim_rate=89643 (inst/sec) elapsed = 0:0:00:41 / Wed Apr 17 12:25:26 2019
GPGPU-Sim uArch: cycles simulated: 53503  inst.: 3710609 (ipc=46.5) sim_rate=88347 (inst/sec) elapsed = 0:0:00:42 / Wed Apr 17 12:25:27 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18957,35003), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(18958,35003)
GPGPU-Sim uArch: cycles simulated: 54003  inst.: 3729362 (ipc=46.3) sim_rate=86729 (inst/sec) elapsed = 0:0:00:43 / Wed Apr 17 12:25:28 2019
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(15,0,0) tid=(398,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (19586,35003), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(19587,35003)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (19867,35003), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(19868,35003)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19898,35003), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(19899,35003)
GPGPU-Sim uArch: cycles simulated: 55003  inst.: 3773219 (ipc=46.2) sim_rate=85754 (inst/sec) elapsed = 0:0:00:44 / Wed Apr 17 12:25:29 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (20219,35003), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(20220,35003)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (20240,35003), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(20241,35003)
GPGPU-Sim uArch: cycles simulated: 55503  inst.: 3796022 (ipc=46.1) sim_rate=84356 (inst/sec) elapsed = 0:0:00:45 / Wed Apr 17 12:25:30 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (20508,35003), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(20509,35003)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (20812,35003), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(20813,35003)
GPGPU-Sim uArch: cycles simulated: 56503  inst.: 3840075 (ipc=46.0) sim_rate=83479 (inst/sec) elapsed = 0:0:00:46 / Wed Apr 17 12:25:31 2019
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(40,0,0) tid=(78,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21608,35003), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(21609,35003)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21648,35003), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(21649,35003)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21776,35003), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(21777,35003)
GPGPU-Sim uArch: cycles simulated: 57003  inst.: 3869233 (ipc=46.3) sim_rate=82324 (inst/sec) elapsed = 0:0:00:47 / Wed Apr 17 12:25:32 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (22152,35003), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(22153,35003)
GPGPU-Sim uArch: cycles simulated: 58003  inst.: 3910053 (ipc=46.1) sim_rate=81459 (inst/sec) elapsed = 0:0:00:48 / Wed Apr 17 12:25:33 2019
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(32,0,0) tid=(450,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23744,35003), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(23745,35003)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23767,35003), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(23768,35003)
GPGPU-Sim uArch: cycles simulated: 59003  inst.: 3956970 (ipc=46.1) sim_rate=80754 (inst/sec) elapsed = 0:0:00:49 / Wed Apr 17 12:25:34 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (24288,35003), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(24289,35003)
GPGPU-Sim uArch: cycles simulated: 59503  inst.: 3980777 (ipc=46.2) sim_rate=79615 (inst/sec) elapsed = 0:0:00:50 / Wed Apr 17 12:25:35 2019
GPGPU-Sim uArch: cycles simulated: 60503  inst.: 4017982 (ipc=45.8) sim_rate=78783 (inst/sec) elapsed = 0:0:00:51 / Wed Apr 17 12:25:36 2019
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(54,0,0) tid=(78,0,0)
GPGPU-Sim uArch: cycles simulated: 61003  inst.: 4036446 (ipc=45.6) sim_rate=77623 (inst/sec) elapsed = 0:0:00:52 / Wed Apr 17 12:25:37 2019
GPGPU-Sim uArch: cycles simulated: 62003  inst.: 4071984 (ipc=45.3) sim_rate=76829 (inst/sec) elapsed = 0:0:00:53 / Wed Apr 17 12:25:38 2019
GPGPU-Sim uArch: cycles simulated: 63003  inst.: 4106869 (ipc=44.9) sim_rate=76053 (inst/sec) elapsed = 0:0:00:54 / Wed Apr 17 12:25:39 2019
GPGPU-Sim uArch: cycles simulated: 63503  inst.: 4124406 (ipc=44.7) sim_rate=74989 (inst/sec) elapsed = 0:0:00:55 / Wed Apr 17 12:25:40 2019
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(45,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 64503  inst.: 4159627 (ipc=44.4) sim_rate=74279 (inst/sec) elapsed = 0:0:00:56 / Wed Apr 17 12:25:41 2019
GPGPU-Sim uArch: cycles simulated: 65503  inst.: 4196832 (ipc=44.2) sim_rate=73628 (inst/sec) elapsed = 0:0:00:57 / Wed Apr 17 12:25:42 2019
GPGPU-Sim uArch: cycles simulated: 66003  inst.: 4216202 (ipc=44.1) sim_rate=72693 (inst/sec) elapsed = 0:0:00:58 / Wed Apr 17 12:25:43 2019
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(58,0,0) tid=(336,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (31289,35003), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(31290,35003)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (31535,35003), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(31536,35003)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (31563,35003), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(31564,35003)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (31581,35003), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (31876,35003), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 67003  inst.: 4267064 (ipc=44.3) sim_rate=72323 (inst/sec) elapsed = 0:0:00:59 / Wed Apr 17 12:25:44 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (32242,35003), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (32759,35003), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (32792,35003), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (32953,35003), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 68003  inst.: 4311226 (ipc=44.3) sim_rate=71853 (inst/sec) elapsed = 0:0:01:00 / Wed Apr 17 12:25:45 2019
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(34,0,0) tid=(443,0,0)
GPGPU-Sim uArch: cycles simulated: 68503  inst.: 4328606 (ipc=44.1) sim_rate=70960 (inst/sec) elapsed = 0:0:01:01 / Wed Apr 17 12:25:46 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (33882,35003), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (34086,35003), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (34119,35003), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 69503  inst.: 4366569 (ipc=44.0) sim_rate=70428 (inst/sec) elapsed = 0:0:01:02 / Wed Apr 17 12:25:47 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (35195,35003), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 70503  inst.: 4407275 (ipc=43.9) sim_rate=69956 (inst/sec) elapsed = 0:0:01:03 / Wed Apr 17 12:25:48 2019
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(32,0,0) tid=(423,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (35919,35003), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (35942,35003), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 72003  inst.: 4463113 (ipc=43.6) sim_rate=69736 (inst/sec) elapsed = 0:0:01:04 / Wed Apr 17 12:25:49 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (37537,35003), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (37625,35003), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (37792,35003), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 73003  inst.: 4498363 (ipc=43.4) sim_rate=69205 (inst/sec) elapsed = 0:0:01:05 / Wed Apr 17 12:25:50 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (38050,35003), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (38056,35003), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (38390,35003), 1 CTAs running
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(57,0,0) tid=(251,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (38541,35003), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (38735,35003), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 74003  inst.: 4533817 (ipc=43.2) sim_rate=68694 (inst/sec) elapsed = 0:0:01:06 / Wed Apr 17 12:25:51 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (39175,35003), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (39325,35003), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (39433,35003), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 75003  inst.: 4568911 (ipc=43.0) sim_rate=68192 (inst/sec) elapsed = 0:0:01:07 / Wed Apr 17 12:25:52 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (40731,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (40835,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 76003  inst.: 4600914 (ipc=42.7) sim_rate=67660 (inst/sec) elapsed = 0:0:01:08 / Wed Apr 17 12:25:53 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (41054,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (41060,35003), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (41093,35003), 1 CTAs running
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(58,0,0) tid=(292,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (41658,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (41933,35003), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (42012,35003), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (42022,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (42480,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (42609,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (42819,35003), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (43185,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (43285,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (43357,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 78503  inst.: 4646177 (ipc=41.3) sim_rate=67335 (inst/sec) elapsed = 0:0:01:09 / Wed Apr 17 12:25:54 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (44567,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (44570,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (45161,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (45749,35003), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (46066,35003), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (49424,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (49604,35003), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 4.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 49605
gpu_sim_insn = 1823993
gpu_ipc =      36.7703
gpu_tot_sim_cycle = 84608
gpu_tot_sim_insn = 4674074
gpu_tot_ipc =      55.2439
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 9260
gpu_stall_icnt2sh    = 33721
gpu_total_sim_rate=67740

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 356543
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0058
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 20506, Miss = 7889, Miss_rate = 0.385, Pending_hits = 364, Reservation_fails = 19825
	L1D_cache_core[1]: Access = 22052, Miss = 8360, Miss_rate = 0.379, Pending_hits = 314, Reservation_fails = 19922
	L1D_cache_core[2]: Access = 20613, Miss = 8225, Miss_rate = 0.399, Pending_hits = 335, Reservation_fails = 22027
	L1D_cache_core[3]: Access = 25366, Miss = 9672, Miss_rate = 0.381, Pending_hits = 346, Reservation_fails = 22372
	L1D_cache_core[4]: Access = 24817, Miss = 9478, Miss_rate = 0.382, Pending_hits = 316, Reservation_fails = 21892
	L1D_cache_core[5]: Access = 20434, Miss = 7931, Miss_rate = 0.388, Pending_hits = 367, Reservation_fails = 20737
	L1D_cache_core[6]: Access = 20490, Miss = 8064, Miss_rate = 0.394, Pending_hits = 309, Reservation_fails = 21262
	L1D_cache_core[7]: Access = 20482, Miss = 7966, Miss_rate = 0.389, Pending_hits = 316, Reservation_fails = 20696
	L1D_cache_core[8]: Access = 22564, Miss = 8640, Miss_rate = 0.383, Pending_hits = 304, Reservation_fails = 21077
	L1D_cache_core[9]: Access = 21577, Miss = 8400, Miss_rate = 0.389, Pending_hits = 311, Reservation_fails = 20695
	L1D_cache_core[10]: Access = 20498, Miss = 7942, Miss_rate = 0.387, Pending_hits = 292, Reservation_fails = 19754
	L1D_cache_core[11]: Access = 21046, Miss = 8103, Miss_rate = 0.385, Pending_hits = 305, Reservation_fails = 20863
	L1D_cache_core[12]: Access = 22051, Miss = 8701, Miss_rate = 0.395, Pending_hits = 281, Reservation_fails = 22110
	L1D_cache_core[13]: Access = 19899, Miss = 7789, Miss_rate = 0.391, Pending_hits = 290, Reservation_fails = 20346
	L1D_cache_core[14]: Access = 21944, Miss = 8602, Miss_rate = 0.392, Pending_hits = 277, Reservation_fails = 22139
	L1D_total_cache_accesses = 324339
	L1D_total_cache_misses = 125762
	L1D_total_cache_miss_rate = 0.3877
	L1D_total_cache_pending_hits = 4727
	L1D_total_cache_reservation_fails = 315717
	L1D_cache_data_port_util = 0.192
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 60703
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0079
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 190832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4685
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14488
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 53941
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 60223
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3018
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 42
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 111274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 261776
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 354485
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1569, 1096, 1556, 1137, 1543, 1124, 1109, 1124, 1595, 1085, 1528, 1098, 1111, 1502, 1528, 1569, 649, 623, 662, 608, 610, 1029, 675, 1081, 649, 1068, 662, 608, 649, 649, 649, 608, 649, 636, 610, 1016, 649, 604, 610, 1016, 614, 1072, 1087, 629, 1061, 1035, 573, 603, 
gpgpu_n_tot_thrd_icount = 20992160
gpgpu_n_tot_w_icount = 656005
gpgpu_n_stall_shd_mem = 489516
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14488
gpgpu_n_mem_write_global = 114334
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 515996
gpgpu_n_store_insn = 127468
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 581069
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 486105
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:765501	W0_Idle:255242	W0_Scoreboard:338652	W1:154400	W2:108593	W3:104308	W4:79854	W5:57290	W6:26492	W7:14328	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:105448
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 115904 {8:14488,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4576784 {40:114291,72:11,136:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1970368 {136:14488,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 914672 {8:114334,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 403 
maxdqlatency = 0 
maxmflatency = 995 
averagemflatency = 228 
max_icnt2mem_latency = 450 
max_icnt2sh_latency = 84607 
mrq_lat_table:7564 	260 	341 	586 	777 	236 	146 	73 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	106639 	21253 	945 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	16967 	4715 	10080 	89399 	6239 	1527 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6355 	5887 	2214 	47 	0 	0 	0 	1 	6 	22 	465 	10375 	71712 	31753 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	144 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4        14        14        32        32        27        21        49        26        24        48         9         7        12         5 
dram[1]:         5         6        14        14        31        31        31        32        46        28        33        24         8         8         5         5 
dram[2]:         7         4        14        14        31        29        32        25        42        55        52        30         5         6        10        14 
dram[3]:         7         9        14        16        34        29        23        23        44        54        54        46         9         7         5         8 
dram[4]:         4         5        14        16        33        28        25        28        41        56        55        49        11         5        11         7 
dram[5]:         7         5        14        16        33        28        31        30        45        35        41        44         8         4         5         8 
maximum service time to same row:
dram[0]:      5921      5904      4930      6798      7369      7609      4119      5441      6541      7547      8344      8758      4670     10363      8198      5962 
dram[1]:      7611      7302      5480      6107      7219      8288      9638      5142      4860      5225      5819      6660      5583      9415     10562      5512 
dram[2]:     11712      8560      4239      5383      9073      8941      8376     10236      7154      7869      7223      7591      7564      8135      7694      6134 
dram[3]:      8775      7339      7694      6255      7537      5224      5750      5122      8729      6622      6464      6970      7150     13653     12623      5717 
dram[4]:      6375      5779      5538      5437     13133      4820      6411     11661      7740      9903      5014      6465      6955      9241      6397      8991 
dram[5]:      8218      8913      7610      4759      5428      7591      6770      7672      6919      8342      8238      3704      7130      7608      7882     16299 
average row accesses per activate:
dram[0]:  1.741935  1.717949  1.861111  1.886364  2.076923  2.658537  2.780000  3.219512  4.593750  5.391304  3.395833  3.571429  2.000000  2.071429  1.818182  1.760870 
dram[1]:  1.914286  1.685714  1.604167  1.723404  2.735294  2.277778  3.400000  3.583333  3.250000  2.905660  2.903846  2.727273  1.851064  1.812500  1.945946  1.829787 
dram[2]:  1.793103  1.666667  1.755556  1.714286  2.666667  2.500000  3.351351  3.457143  3.675676  4.176471  2.943396  3.717949  1.775510  1.977273  2.027778  2.117647 
dram[3]:  1.740741  2.250000  1.818182  1.933333  2.418605  2.377778  2.632653  3.023809  3.069767  2.981818  3.000000  3.261905  2.292683  1.760870  1.857143  2.187500 
dram[4]:  1.722222  1.941176  1.854167  1.863636  2.375000  2.382979  3.317073  3.405406  3.717949  3.627907  3.297872  3.302325  2.512195  1.934783  1.804348  1.900000 
dram[5]:  2.000000  1.848485  1.694915  1.958333  2.404762  2.300000  4.096774  2.888889  3.255814  3.434783  2.872727  2.944444  1.795455  1.702128  1.837209  1.783784 
average row locality = 9985/4021 = 2.483213
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        54        67        61        75       101       101       118       111       108        89       120       114        84        80        80        81 
dram[1]:        67        59        67        71        90        78       110       107       109       118       116       116        83        83        72        86 
dram[2]:        52        55        70        76        91        86       104       103       102       109       118       106        82        81        73        72 
dram[3]:        47        63        71        72        98       104       109       108       100       127       105       103        89        79        91        70 
dram[4]:        62        66        81        71        87       104       115       101       108       116       112       107        98        85        83        76 
dram[5]:        58        61        87        79        94        87       103       108       107       124       121       117        75        78        79        66 
total reads: 8608
bank skew: 127/47 = 2.70
chip skew: 1472/1380 = 1.07
number of total write accesses:
dram[0]:         0         0         6         8         7         8        21        21        39        35        43        36         4         7         0         0 
dram[1]:         0         0        10        10         3         4        26        22        34        36        35        34         4         4         0         0 
dram[2]:         0         0         9         8         5         4        20        18        34        33        38        39         5         6         0         0 
dram[3]:         0         0         9        15         6         3        20        19        32        37        36        34         5         2         0         0 
dram[4]:         0         0         8        11         8         8        21        25        37        40        43        35         5         4         0         0 
dram[5]:         0         0        13        15         7         5        24        22        33        34        37        42         4         2         0         0 
total reads: 1377
min_bank_accesses = 0!
chip skew: 245/218 = 1.12
average mf latency per bank:
dram[0]:        469       356       986       790      9534     10331      2246      2266      2905      3268      2657      2701       920       819       407       367
dram[1]:        334       353       766       715     11318     12714      2289      2288      3125      2944      2732      2818       849       830       340       347
dram[2]:        369       372       898       829     12226     11600      2347      2531      3135      3020      2784      2864       948      5068       382       375
dram[3]:        341       327       799       754     10931      9951      2321      2241      3123      2543      3001      3025       777       633       339       341
dram[4]:        426       419       843       908     12046      9185      2287      2483      2857      2723      2724      3022       790       715       411       378
dram[5]:        348       341       637       675     11485     11401      2265      2249      2960      2694      2728      2596       980       660       359       326
maximum mf latency per bank:
dram[0]:        744       483       749       666       711       676       723       684       692       605       738       682       664       585       707       504
dram[1]:        726       513       537       612       644       574       532       533       658       583       727       540       457       469       474       432
dram[2]:        565       537       695       688       662       620       544       705       647       661       694       690       691       592       663       675
dram[3]:        413       403       620       666       585       535       481       542       743       618       646       560       438       474       471       441
dram[4]:        746       706       701       747       749       875       687       774       721       730       733       760       821       893       995       801
dram[5]:        454       623       509       404       543       654       544       529       582       736       652       639       506       532       515       384

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111677 n_nop=107218 n_act=655 n_pre=639 n_req=1679 n_rd=2888 n_write=277 bw_util=0.05668
n_activity=28668 dram_eff=0.2208
bk0: 108a 110512i bk1: 134a 110205i bk2: 122a 110247i bk3: 150a 109846i bk4: 202a 109378i bk5: 202a 109818i bk6: 236a 109091i bk7: 222a 108959i bk8: 216a 109574i bk9: 178a 109980i bk10: 240a 108729i bk11: 228a 109138i bk12: 168a 109813i bk13: 160a 109922i bk14: 160a 109990i bk15: 162a 109902i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.158475
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111677 n_nop=107182 n_act=694 n_pre=678 n_req=1654 n_rd=2864 n_write=259 bw_util=0.05593
n_activity=29252 dram_eff=0.2135
bk0: 134a 110398i bk1: 118a 110411i bk2: 134a 110032i bk3: 142a 109927i bk4: 180a 110145i bk5: 156a 110117i bk6: 220a 109567i bk7: 214a 109620i bk8: 218a 109357i bk9: 236a 109238i bk10: 232a 109110i bk11: 232a 108956i bk12: 166a 109953i bk13: 166a 109930i bk14: 144a 110315i bk15: 172a 110027i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0796314
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111677 n_nop=107437 n_act=626 n_pre=610 n_req=1599 n_rd=2760 n_write=244 bw_util=0.0538
n_activity=27173 dram_eff=0.2211
bk0: 104a 110640i bk1: 110a 110515i bk2: 140a 110072i bk3: 152a 109694i bk4: 182a 109945i bk5: 172a 109981i bk6: 208a 109706i bk7: 206a 109520i bk8: 204a 109580i bk9: 218a 109585i bk10: 236a 108786i bk11: 212a 109035i bk12: 164a 109656i bk13: 162a 109751i bk14: 146a 110133i bk15: 144a 110163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.141757
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111677 n_nop=107211 n_act=678 n_pre=662 n_req=1654 n_rd=2872 n_write=254 bw_util=0.05598
n_activity=29680 dram_eff=0.2106
bk0: 94a 110765i bk1: 126a 110672i bk2: 142a 110001i bk3: 144a 109941i bk4: 196a 109970i bk5: 208a 109821i bk6: 218a 109402i bk7: 216a 109547i bk8: 200a 109475i bk9: 254a 109136i bk10: 210a 109411i bk11: 206a 109394i bk12: 178a 109998i bk13: 158a 109988i bk14: 182a 109918i bk15: 140a 110502i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.085998
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111677 n_nop=107120 n_act=672 n_pre=656 n_req=1717 n_rd=2944 n_write=285 bw_util=0.05783
n_activity=28115 dram_eff=0.2297
bk0: 124a 110309i bk1: 132a 110339i bk2: 162a 109693i bk3: 142a 109873i bk4: 174a 109890i bk5: 208a 109475i bk6: 230a 109334i bk7: 202a 109332i bk8: 216a 109521i bk9: 232a 109124i bk10: 224a 108843i bk11: 214a 108985i bk12: 196a 109634i bk13: 170a 109700i bk14: 166a 109455i bk15: 152a 110063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.166543
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111677 n_nop=107131 n_act=696 n_pre=680 n_req=1682 n_rd=2888 n_write=282 bw_util=0.05677
n_activity=30229 dram_eff=0.2097
bk0: 116a 110683i bk1: 122a 110513i bk2: 174a 109571i bk3: 158a 109783i bk4: 188a 109957i bk5: 174a 109994i bk6: 206a 109915i bk7: 216a 109361i bk8: 214a 109548i bk9: 248a 109321i bk10: 242a 108879i bk11: 234a 108942i bk12: 150a 110141i bk13: 156a 110097i bk14: 158a 110157i bk15: 132a 110405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0747871

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10491, Miss = 726, Miss_rate = 0.069, Pending_hits = 13, Reservation_fails = 362
L2_cache_bank[1]: Access = 10736, Miss = 718, Miss_rate = 0.067, Pending_hits = 9, Reservation_fails = 118
L2_cache_bank[2]: Access = 10672, Miss = 714, Miss_rate = 0.067, Pending_hits = 10, Reservation_fails = 114
L2_cache_bank[3]: Access = 10696, Miss = 718, Miss_rate = 0.067, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 10972, Miss = 692, Miss_rate = 0.063, Pending_hits = 16, Reservation_fails = 261
L2_cache_bank[5]: Access = 11537, Miss = 688, Miss_rate = 0.060, Pending_hits = 11, Reservation_fails = 282
L2_cache_bank[6]: Access = 10913, Miss = 710, Miss_rate = 0.065, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 10388, Miss = 726, Miss_rate = 0.070, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[8]: Access = 10779, Miss = 746, Miss_rate = 0.069, Pending_hits = 13, Reservation_fails = 163
L2_cache_bank[9]: Access = 10338, Miss = 726, Miss_rate = 0.070, Pending_hits = 13, Reservation_fails = 102
L2_cache_bank[10]: Access = 10981, Miss = 724, Miss_rate = 0.066, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[11]: Access = 10424, Miss = 720, Miss_rate = 0.069, Pending_hits = 12, Reservation_fails = 0
L2_total_cache_accesses = 128927
L2_total_cache_misses = 8608
L2_total_cache_miss_rate = 0.0668
L2_total_cache_pending_hits = 122
L2_total_cache_reservation_fails = 1402
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6933
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7533
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 782
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 113181
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1068
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.140
L2_cache_fill_port_util = 0.034

icnt_total_pkts_mem_to_simt=187269
icnt_total_pkts_simt_to_mem=243368
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 28.9008
	minimum = 6
	maximum = 406
Network latency average = 17.584
	minimum = 6
	maximum = 397
Slowest packet = 42082
Flit latency average = 18.1669
	minimum = 6
	maximum = 397
Slowest flit = 84283
Fragmentation average = 0.00323356
	minimum = 0
	maximum = 148
Injected packet rate average = 0.165788
	minimum = 0.136619 (at node 0)
	maximum = 0.194053 (at node 25)
Accepted packet rate average = 0.165788
	minimum = 0.136619 (at node 0)
	maximum = 0.194053 (at node 25)
Injected flit rate average = 0.270689
	minimum = 0.243665 (at node 20)
	maximum = 0.3316 (at node 4)
Accepted flit rate average= 0.270689
	minimum = 0.185485 (at node 0)
	maximum = 0.371838 (at node 25)
Injected packet length average = 1.63274
Accepted packet length average = 1.63274
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.8855 (7 samples)
	minimum = 6 (7 samples)
	maximum = 160.571 (7 samples)
Network latency average = 14.858 (7 samples)
	minimum = 6 (7 samples)
	maximum = 127.714 (7 samples)
Flit latency average = 15.0892 (7 samples)
	minimum = 6 (7 samples)
	maximum = 125.714 (7 samples)
Fragmentation average = 0.000461938 (7 samples)
	minimum = 0 (7 samples)
	maximum = 21.1429 (7 samples)
Injected packet rate average = 0.0563061 (7 samples)
	minimum = 0.0393817 (7 samples)
	maximum = 0.118412 (7 samples)
Accepted packet rate average = 0.0563061 (7 samples)
	minimum = 0.0393817 (7 samples)
	maximum = 0.118412 (7 samples)
Injected flit rate average = 0.100188 (7 samples)
	minimum = 0.0689322 (7 samples)
	maximum = 0.188905 (7 samples)
Accepted flit rate average = 0.100188 (7 samples)
	minimum = 0.0631211 (7 samples)
	maximum = 0.237784 (7 samples)
Injected packet size average = 1.77935 (7 samples)
Accepted packet size average = 1.77935 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 9 sec (69 sec)
gpgpu_simulation_rate = 67740 (inst/sec)
gpgpu_simulation_rate = 1226 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,84608)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,84608)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,84608)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,84608)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,84608)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,84608)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,84608)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,84608)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,84608)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,84608)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,84608)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,84608)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,84608)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,84608)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,84608)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,84608)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,84608)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,84608)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,84608)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,84608)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,84608)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,84608)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,84608)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,84608)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,84608)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,84608)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,84608)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,84608)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,84608)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,84608)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,84608)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,84608)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,84608)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,84608)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,84608)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,84608)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,84608)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,84608)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,84608)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,84608)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,84608)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,84608)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,84608)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,84608)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,84608)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(33,0,0) tid=(286,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(24,0,0) tid=(318,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(35,0,0) tid=(382,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(6,0,0) tid=(155,0,0)
GPGPU-Sim uArch: cycles simulated: 85108  inst.: 5012458 (ipc=676.8) sim_rate=70598 (inst/sec) elapsed = 0:0:01:11 / Wed Apr 17 12:25:56 2019
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(20,0,0) tid=(154,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1712,84608), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1713,84608)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1784,84608), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1785,84608)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1859,84608), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1860,84608)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1868,84608), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1869,84608)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1928,84608), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1929,84608)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1940,84608), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1941,84608)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1949,84608), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1950,84608)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1977,84608), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1978,84608)
GPGPU-Sim uArch: cycles simulated: 86608  inst.: 5158892 (ipc=242.4) sim_rate=71651 (inst/sec) elapsed = 0:0:01:12 / Wed Apr 17 12:25:57 2019
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(42,0,0) tid=(412,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2129,84608), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2130,84608)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2183,84608), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2184,84608)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2216,84608), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2217,84608)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2313,84608), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2314,84608)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2336,84608), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2337,84608)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2358,84608), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2359,84608)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2379,84608), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2380,84608)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2383,84608), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2384,84608)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2412,84608), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2413,84608)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2451,84608), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2452,84608)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2478,84608), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 87108  inst.: 5242141 (ipc=227.2) sim_rate=71810 (inst/sec) elapsed = 0:0:01:13 / Wed Apr 17 12:25:58 2019
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(47,0,0) tid=(325,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2665,84608), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2680,84608), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2729,84608), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2734,84608), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2743,84608), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2746,84608), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2765,84608), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2777,84608), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2782,84608), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2938,84608), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3107,84608), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3140,84608), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3148,84608), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3205,84608), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3238,84608), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3256,84608), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3351,84608), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3354,84608), 1 CTAs running
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(61,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3471,84608), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 88108  inst.: 5360995 (ipc=196.3) sim_rate=72445 (inst/sec) elapsed = 0:0:01:14 / Wed Apr 17 12:25:59 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3539,84608), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3626,84608), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3641,84608), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3694,84608), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3808,84608), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3844,84608), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3847,84608), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3934,84608), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4017,84608), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4042,84608), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4051,84608), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4060,84608), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4070,84608), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4084,84608), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4096,84608), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4102,84608), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4108,84608), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4136,84608), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4162,84608), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4171,84608), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4245,84608), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4269,84608), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4299,84608), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4367,84608), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4420,84608), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 3.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 4421
gpu_sim_insn = 731316
gpu_ipc =     165.4187
gpu_tot_sim_cycle = 89029
gpu_tot_sim_insn = 5405390
gpu_tot_ipc =      60.7149
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 9260
gpu_stall_icnt2sh    = 34006
gpu_total_sim_rate=73045

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 370583
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 20746, Miss = 8069, Miss_rate = 0.389, Pending_hits = 400, Reservation_fails = 22257
	L1D_cache_core[1]: Access = 22452, Miss = 8658, Miss_rate = 0.386, Pending_hits = 368, Reservation_fails = 22573
	L1D_cache_core[2]: Access = 20933, Miss = 8465, Miss_rate = 0.404, Pending_hits = 379, Reservation_fails = 24362
	L1D_cache_core[3]: Access = 25686, Miss = 9912, Miss_rate = 0.386, Pending_hits = 390, Reservation_fails = 25427
	L1D_cache_core[4]: Access = 25137, Miss = 9718, Miss_rate = 0.387, Pending_hits = 360, Reservation_fails = 24153
	L1D_cache_core[5]: Access = 20754, Miss = 8170, Miss_rate = 0.394, Pending_hits = 412, Reservation_fails = 23189
	L1D_cache_core[6]: Access = 20810, Miss = 8304, Miss_rate = 0.399, Pending_hits = 353, Reservation_fails = 24160
	L1D_cache_core[7]: Access = 20882, Miss = 8264, Miss_rate = 0.396, Pending_hits = 373, Reservation_fails = 23367
	L1D_cache_core[8]: Access = 22884, Miss = 8880, Miss_rate = 0.388, Pending_hits = 348, Reservation_fails = 23543
	L1D_cache_core[9]: Access = 21897, Miss = 8639, Miss_rate = 0.395, Pending_hits = 355, Reservation_fails = 23533
	L1D_cache_core[10]: Access = 20898, Miss = 8241, Miss_rate = 0.394, Pending_hits = 347, Reservation_fails = 22396
	L1D_cache_core[11]: Access = 21366, Miss = 8342, Miss_rate = 0.390, Pending_hits = 351, Reservation_fails = 23483
	L1D_cache_core[12]: Access = 22331, Miss = 8910, Miss_rate = 0.399, Pending_hits = 321, Reservation_fails = 24790
	L1D_cache_core[13]: Access = 20299, Miss = 8089, Miss_rate = 0.398, Pending_hits = 346, Reservation_fails = 22838
	L1D_cache_core[14]: Access = 22264, Miss = 8838, Miss_rate = 0.397, Pending_hits = 321, Reservation_fails = 24611
	L1D_total_cache_accesses = 329339
	L1D_total_cache_misses = 129499
	L1D_total_cache_miss_rate = 0.3932
	L1D_total_cache_pending_hits = 5424
	L1D_total_cache_reservation_fails = 354682
	L1D_cache_data_port_util = 0.182
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 65711
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 190844
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5374
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14787
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 57044
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 65231
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3572
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 114712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 297638
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 368525
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1597, 1124, 1584, 1165, 1571, 1152, 1137, 1152, 1623, 1113, 1556, 1126, 1139, 1530, 1556, 1597, 677, 651, 690, 636, 638, 1057, 703, 1109, 677, 1096, 690, 636, 677, 677, 677, 636, 677, 664, 638, 1044, 677, 632, 638, 1044, 642, 1100, 1115, 657, 1089, 1063, 601, 631, 
gpgpu_n_tot_thrd_icount = 21890208
gpgpu_n_tot_w_icount = 684069
gpgpu_n_stall_shd_mem = 528481
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14787
gpgpu_n_mem_write_global = 118334
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 547996
gpgpu_n_store_insn = 221224
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 715642
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 525070
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:831205	W0_Idle:273230	W0_Scoreboard:350780	W1:154400	W2:108593	W3:104308	W4:79854	W5:57290	W6:26492	W7:14328	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:26	W17:117	W18:195	W19:572	W20:728	W21:1248	W22:1820	W23:1716	W24:1885	W25:1820	W26:1482	W27:819	W28:377	W29:143	W30:52	W31:0	W32:120512
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 118296 {8:14787,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4736784 {40:118291,72:11,136:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2011032 {136:14787,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 946672 {8:118334,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 403 
maxdqlatency = 0 
maxmflatency = 995 
averagemflatency = 231 
max_icnt2mem_latency = 479 
max_icnt2sh_latency = 89028 
mrq_lat_table:7788 	267 	362 	646 	817 	311 	193 	73 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	107380 	24705 	1051 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	17357 	4827 	10195 	89695 	8633 	2519 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6491 	6047 	2217 	47 	0 	0 	0 	1 	6 	22 	465 	10375 	71712 	35753 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	146 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4        14        14        32        32        27        21        49        26        24        48         9         7        12         5 
dram[1]:         5         6        14        14        31        31        31        32        46        28        33        24         8         8         5         5 
dram[2]:         7         4        14        14        31        29        32        25        42        55        52        30         5         6        10        14 
dram[3]:         7         9        14        16        34        29        23        23        44        54        54        46         9         7         5         8 
dram[4]:         4         5        14        16        33        28        25        28        41        56        55        49        11         5        11         7 
dram[5]:         7         5        14        16        33        28        31        30        45        35        41        44         8         4         5         8 
maximum service time to same row:
dram[0]:      5921      5904      4930      6798      7369      7609      4119      5441      6541      7547      8344      8758      4670     10363      8198      5962 
dram[1]:      7611      7302      5480      6107      7219      8288      9638      5142      4860      5225      5819      6660      5583      9415     10562      5512 
dram[2]:     11712      8560      4239      5383      9073      8941      8376     10236      7154      7869      7223      7591      7564      8135      7694      6134 
dram[3]:      8775      7339      7694      6255      7537      5224      5750      5122      8729      6622      6464      6970      7150     13653     12623      5717 
dram[4]:      6375      5779      5538      5437     13133      4820      6411     11661      7740      9903      5014      6465      6955      9241      6397      8991 
dram[5]:      8218      8913      7610      4759      5428      7591      6770      7672      6919      8342      8238      3704      7130      7608      7882     16299 
average row accesses per activate:
dram[0]:  1.741935  1.717949  2.297297  2.200000  2.192308  2.666667  2.882353  3.365854  4.593750  5.391304  3.395833  3.571429  2.000000  2.071429  1.818182  1.760870 
dram[1]:  1.914286  1.685714  2.437500  2.361702  2.735294  2.405406  3.825000  4.055555  3.250000  2.905660  2.903846  2.727273  1.851064  1.812500  1.945946  1.829787 
dram[2]:  1.793103  1.666667  2.217391  1.897959  2.648649  2.513514  3.421053  3.416667  3.675676  4.176471  2.943396  3.717949  1.775510  1.977273  2.027778  2.117647 
dram[3]:  1.740741  2.250000  2.500000  2.933333  2.431818  2.369565  2.780000  3.023256  3.069767  2.981818  3.000000  3.261905  2.292683  1.760870  1.857143  2.187500 
dram[4]:  1.722222  1.941176  2.229167  2.227273  2.450000  2.437500  3.523809  3.500000  3.717949  3.627907  3.297872  3.302325  2.512195  1.934783  1.804348  1.900000 
dram[5]:  2.000000  1.848485  2.183333  2.666667  2.674419  2.550000  4.125000  3.177778  3.255814  3.434783  2.872727  2.944444  1.795455  1.702128  1.837209  1.783784 
average row locality = 10459/4041 = 2.588221
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        54        67        67        81       103       102       121       113       108        89       120       114        84        80        80        81 
dram[1]:        67        59        77        79        90        80       116       113       109       118       116       116        83        83        72        86 
dram[2]:        52        55        77        79        92        87       106       104       102       109       118       106        82        81        73        72 
dram[3]:        47        63        80        84        99       105       113       109       100       127       105       103        89        79        91        70 
dram[4]:        62        66        87        76        88       106       119       104       108       116       112       107        98        85        83        76 
dram[5]:        58        61        95        88        97        89       105       113       107       124       121       117        75        78        79        66 
total reads: 8753
bank skew: 127/47 = 2.70
chip skew: 1493/1395 = 1.07
number of total write accesses:
dram[0]:         0         0        18        18        11        10        26        25        39        35        43        36         4         7         0         0 
dram[1]:         0         0        40        32         3         9        37        33        34        36        35        34         4         4         0         0 
dram[2]:         0         0        25        14         6         6        24        19        34        33        38        39         5         6         0         0 
dram[3]:         0         0        30        48         8         4        26        21        32        37        36        34         5         2         0         0 
dram[4]:         0         0        20        22        10        11        29        29        37        40        43        35         5         4         0         0 
dram[5]:         0         0        36        40        18        13        27        30        33        34        37        42         4         2         0         0 
total reads: 1706
min_bank_accesses = 0!
chip skew: 316/249 = 1.27
average mf latency per bank:
dram[0]:        469       356       989       848      9439     10470      2257      2338      2905      3268      2657      2701       920       819       407       367
dram[1]:        334       353       680       690     11858     12216      2189      2170      3125      2944      2732      2818       849       830       340       347
dram[2]:        369       372       885       986     12469     11821      2424      2684      3135      3020      2784      2864       948      8964       382       375
dram[3]:        341       327       787       682     11104     10207      2287      2330      3123      2543      3001      3025       777       633       339       341
dram[4]:        426       419       931       996     12127      9177      2232      2498      2857      2723      2724      3022       790       715       411       378
dram[5]:        348       341       635       659     10477     10709      2329      2190      2960      2694      2728      2596       980       660       359       326
maximum mf latency per bank:
dram[0]:        744       483       749       666       711       676       723       684       692       605       738       682       664       585       707       504
dram[1]:        726       513       537       612       644       574       554       533       658       583       727       540       457       469       474       432
dram[2]:        565       537       695       688       662       620       544       705       647       661       694       690       691       592       663       675
dram[3]:        413       403       645       666       585       538       481       542       743       618       646       560       438       474       471       441
dram[4]:        746       706       701       747       749       875       687       774       721       730       733       760       821       893       995       801
dram[5]:        454       623       509       474       543       654       544       529       582       736       652       639       506       532       515       384

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117512 n_nop=112968 n_act=659 n_pre=643 n_req=1736 n_rd=2928 n_write=314 bw_util=0.05518
n_activity=29318 dram_eff=0.2212
bk0: 108a 116348i bk1: 134a 116043i bk2: 134a 115877i bk3: 162a 115460i bk4: 206a 115147i bk5: 204a 115618i bk6: 242a 114858i bk7: 226a 114725i bk8: 216a 115407i bk9: 178a 115813i bk10: 240a 114563i bk11: 228a 114972i bk12: 168a 115647i bk13: 160a 115757i bk14: 160a 115826i bk15: 162a 115738i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.156103
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117512 n_nop=112872 n_act=695 n_pre=679 n_req=1765 n_rd=2928 n_write=338 bw_util=0.05559
n_activity=30250 dram_eff=0.2159
bk0: 134a 116234i bk1: 118a 116247i bk2: 154a 115480i bk3: 158a 115461i bk4: 180a 115981i bk5: 160a 115871i bk6: 232a 115272i bk7: 226a 115326i bk8: 218a 115191i bk9: 236a 115072i bk10: 232a 114944i bk11: 232a 114790i bk12: 166a 115787i bk13: 166a 115764i bk14: 144a 116151i bk15: 172a 115863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.104057
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117512 n_nop=113202 n_act=631 n_pre=615 n_req=1644 n_rd=2790 n_write=274 bw_util=0.05215
n_activity=27717 dram_eff=0.2211
bk0: 104a 116476i bk1: 110a 116352i bk2: 154a 115656i bk3: 158a 115432i bk4: 184a 115746i bk5: 174a 115775i bk6: 212a 115489i bk7: 208a 115320i bk8: 204a 115413i bk9: 218a 115418i bk10: 236a 114620i bk11: 212a 114869i bk12: 164a 115491i bk13: 162a 115586i bk14: 146a 115968i bk15: 144a 115998i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.142836
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117512 n_nop=112917 n_act=682 n_pre=666 n_req=1747 n_rd=2928 n_write=319 bw_util=0.05526
n_activity=30583 dram_eff=0.2123
bk0: 94a 116600i bk1: 126a 116509i bk2: 160a 115528i bk3: 168a 115391i bk4: 198a 115761i bk5: 210a 115594i bk6: 226a 115132i bk7: 218a 115332i bk8: 200a 115307i bk9: 254a 114969i bk10: 210a 115244i bk11: 206a 115228i bk12: 178a 115833i bk13: 158a 115823i bk14: 182a 115753i bk15: 140a 116337i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.105538
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117512 n_nop=112867 n_act=675 n_pre=659 n_req=1778 n_rd=2986 n_write=325 bw_util=0.05635
n_activity=28853 dram_eff=0.2295
bk0: 124a 116144i bk1: 132a 116175i bk2: 174a 115388i bk3: 152a 115614i bk4: 176a 115700i bk5: 212a 115247i bk6: 238a 115052i bk7: 208a 115089i bk8: 216a 115354i bk9: 232a 114957i bk10: 224a 114676i bk11: 214a 114819i bk12: 196a 115469i bk13: 170a 115535i bk14: 166a 115290i bk15: 152a 115898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.161047
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=117512 n_nop=112824 n_act=699 n_pre=683 n_req=1789 n_rd=2946 n_write=360 bw_util=0.05627
n_activity=31080 dram_eff=0.2127
bk0: 116a 116518i bk1: 122a 116350i bk2: 190a 115006i bk3: 176a 115232i bk4: 194a 115516i bk5: 178a 115650i bk6: 210a 115677i bk7: 226a 115095i bk8: 214a 115382i bk9: 248a 115155i bk10: 242a 114713i bk11: 234a 114777i bk12: 150a 115976i bk13: 156a 115932i bk14: 158a 115992i bk15: 132a 116240i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.103794

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10764, Miss = 737, Miss_rate = 0.068, Pending_hits = 23, Reservation_fails = 362
L2_cache_bank[1]: Access = 11010, Miss = 727, Miss_rate = 0.066, Pending_hits = 16, Reservation_fails = 118
L2_cache_bank[2]: Access = 10946, Miss = 730, Miss_rate = 0.067, Pending_hits = 35, Reservation_fails = 114
L2_cache_bank[3]: Access = 10966, Miss = 734, Miss_rate = 0.067, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[4]: Access = 11245, Miss = 702, Miss_rate = 0.062, Pending_hits = 27, Reservation_fails = 261
L2_cache_bank[5]: Access = 12809, Miss = 693, Miss_rate = 0.054, Pending_hits = 15, Reservation_fails = 282
L2_cache_bank[6]: Access = 11188, Miss = 724, Miss_rate = 0.065, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[7]: Access = 10668, Miss = 740, Miss_rate = 0.069, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[8]: Access = 11053, Miss = 757, Miss_rate = 0.068, Pending_hits = 24, Reservation_fails = 163
L2_cache_bank[9]: Access = 10618, Miss = 736, Miss_rate = 0.069, Pending_hits = 21, Reservation_fails = 102
L2_cache_bank[10]: Access = 11255, Miss = 737, Miss_rate = 0.065, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[11]: Access = 10704, Miss = 736, Miss_rate = 0.069, Pending_hits = 37, Reservation_fails = 0
L2_total_cache_accesses = 133226
L2_total_cache_misses = 8753
L2_total_cache_miss_rate = 0.0657
L2_total_cache_pending_hits = 306
L2_total_cache_reservation_fails = 1402
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7232
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7533
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 782
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116852
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1213
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.138
L2_cache_fill_port_util = 0.033

icnt_total_pkts_mem_to_simt=192764
icnt_total_pkts_simt_to_mem=251667
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 52.2299
	minimum = 6
	maximum = 305
Network latency average = 28.9201
	minimum = 6
	maximum = 182
Slowest packet = 258357
Flit latency average = 33.4609
	minimum = 6
	maximum = 181
Slowest flit = 434439
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.07203
	minimum = 0.0461434 (at node 0)
	maximum = 0.287718 (at node 20)
Accepted packet rate average = 0.07203
	minimum = 0.0461434 (at node 0)
	maximum = 0.287718 (at node 20)
Injected flit rate average = 0.11556
	minimum = 0.0809772 (at node 18)
	maximum = 0.309432 (at node 20)
Accepted flit rate average= 0.11556
	minimum = 0.0570007 (at node 0)
	maximum = 0.570007 (at node 20)
Injected packet length average = 1.60433
Accepted packet length average = 1.60433
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.6786 (8 samples)
	minimum = 6 (8 samples)
	maximum = 178.625 (8 samples)
Network latency average = 16.6157 (8 samples)
	minimum = 6 (8 samples)
	maximum = 134.5 (8 samples)
Flit latency average = 17.3857 (8 samples)
	minimum = 6 (8 samples)
	maximum = 132.625 (8 samples)
Fragmentation average = 0.000404196 (8 samples)
	minimum = 0 (8 samples)
	maximum = 18.5 (8 samples)
Injected packet rate average = 0.0582716 (8 samples)
	minimum = 0.0402269 (8 samples)
	maximum = 0.139575 (8 samples)
Accepted packet rate average = 0.0582716 (8 samples)
	minimum = 0.0402269 (8 samples)
	maximum = 0.139575 (8 samples)
Injected flit rate average = 0.10211 (8 samples)
	minimum = 0.0704378 (8 samples)
	maximum = 0.203971 (8 samples)
Accepted flit rate average = 0.10211 (8 samples)
	minimum = 0.062356 (8 samples)
	maximum = 0.279311 (8 samples)
Injected packet size average = 1.7523 (8 samples)
Accepted packet size average = 1.7523 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 14 sec (74 sec)
gpgpu_simulation_rate = 73045 (inst/sec)
gpgpu_simulation_rate = 1203 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,89029)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,89029)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,89029)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,89029)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,89029)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,89029)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,89029)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,89029)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,89029)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,89029)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,89029)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,89029)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,89029)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,89029)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,89029)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,89029)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,89029)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,89029)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,89029)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,89029)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,89029)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,89029)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,89029)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,89029)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,89029)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,89029)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,89029)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,89029)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,89029)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,89029)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,89029)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,89029)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,89029)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,89029)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,89029)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,89029)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,89029)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,89029)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,89029)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,89029)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,89029)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,89029)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,89029)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,89029)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,89029)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(12,0,0) tid=(155,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(8,0,0) tid=(283,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(32,0,0) tid=(443,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(26,0,0) tid=(216,0,0)
GPGPU-Sim uArch: cycles simulated: 89529  inst.: 5726288 (ipc=641.8) sim_rate=75345 (inst/sec) elapsed = 0:0:01:16 / Wed Apr 17 12:26:01 2019
GPGPU-Sim uArch: cycles simulated: 90529  inst.: 5784807 (ipc=252.9) sim_rate=75127 (inst/sec) elapsed = 0:0:01:17 / Wed Apr 17 12:26:02 2019
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(9,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 91529  inst.: 5810092 (ipc=161.9) sim_rate=74488 (inst/sec) elapsed = 0:0:01:18 / Wed Apr 17 12:26:03 2019
GPGPU-Sim uArch: cycles simulated: 92529  inst.: 5835557 (ipc=122.9) sim_rate=73867 (inst/sec) elapsed = 0:0:01:19 / Wed Apr 17 12:26:04 2019
GPGPU-Sim uArch: cycles simulated: 93529  inst.: 5874848 (ipc=104.3) sim_rate=73435 (inst/sec) elapsed = 0:0:01:20 / Wed Apr 17 12:26:05 2019
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(5,0,0) tid=(224,0,0)
GPGPU-Sim uArch: cycles simulated: 94529  inst.: 5940773 (ipc=97.3) sim_rate=73342 (inst/sec) elapsed = 0:0:01:21 / Wed Apr 17 12:26:06 2019
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(2,0,0) tid=(44,0,0)
GPGPU-Sim uArch: cycles simulated: 96029  inst.: 6067727 (ipc=94.6) sim_rate=73996 (inst/sec) elapsed = 0:0:01:22 / Wed Apr 17 12:26:07 2019
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(9,0,0) tid=(145,0,0)
GPGPU-Sim uArch: cycles simulated: 97529  inst.: 6197370 (ipc=93.2) sim_rate=74667 (inst/sec) elapsed = 0:0:01:23 / Wed Apr 17 12:26:08 2019
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(1,0,0) tid=(100,0,0)
GPGPU-Sim uArch: cycles simulated: 98029  inst.: 6239804 (ipc=92.7) sim_rate=74283 (inst/sec) elapsed = 0:0:01:24 / Wed Apr 17 12:26:09 2019
GPGPU-Sim uArch: cycles simulated: 98529  inst.: 6283196 (ipc=92.4) sim_rate=73919 (inst/sec) elapsed = 0:0:01:25 / Wed Apr 17 12:26:10 2019
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(11,0,0) tid=(338,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(11,0,0) tid=(263,0,0)
GPGPU-Sim uArch: cycles simulated: 100029  inst.: 6413724 (ipc=91.7) sim_rate=74578 (inst/sec) elapsed = 0:0:01:26 / Wed Apr 17 12:26:11 2019
GPGPU-Sim uArch: cycles simulated: 100529  inst.: 6457251 (ipc=91.5) sim_rate=74221 (inst/sec) elapsed = 0:0:01:27 / Wed Apr 17 12:26:12 2019
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(5,0,0) tid=(267,0,0)
GPGPU-Sim uArch: cycles simulated: 101529  inst.: 6543511 (ipc=91.0) sim_rate=74358 (inst/sec) elapsed = 0:0:01:28 / Wed Apr 17 12:26:13 2019
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(20,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 103029  inst.: 6668240 (ipc=90.2) sim_rate=74924 (inst/sec) elapsed = 0:0:01:29 / Wed Apr 17 12:26:14 2019
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(14,0,0) tid=(477,0,0)
GPGPU-Sim uArch: cycles simulated: 104029  inst.: 6749854 (ipc=89.6) sim_rate=74998 (inst/sec) elapsed = 0:0:01:30 / Wed Apr 17 12:26:15 2019
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(15,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 105029  inst.: 6832505 (ipc=89.2) sim_rate=75082 (inst/sec) elapsed = 0:0:01:31 / Wed Apr 17 12:26:16 2019
GPGPU-Sim uArch: cycles simulated: 105529  inst.: 6875562 (ipc=89.1) sim_rate=74734 (inst/sec) elapsed = 0:0:01:32 / Wed Apr 17 12:26:17 2019
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(9,0,0) tid=(229,0,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(24,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 107029  inst.: 6999467 (ipc=88.6) sim_rate=75263 (inst/sec) elapsed = 0:0:01:33 / Wed Apr 17 12:26:18 2019
GPGPU-Sim uArch: cycles simulated: 108029  inst.: 7079850 (ipc=88.1) sim_rate=75317 (inst/sec) elapsed = 0:0:01:34 / Wed Apr 17 12:26:19 2019
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(20,0,0) tid=(74,0,0)
GPGPU-Sim uArch: cycles simulated: 109029  inst.: 7163360 (ipc=87.9) sim_rate=75403 (inst/sec) elapsed = 0:0:01:35 / Wed Apr 17 12:26:20 2019
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(1,0,0) tid=(299,0,0)
GPGPU-Sim uArch: cycles simulated: 110029  inst.: 7249796 (ipc=87.8) sim_rate=75518 (inst/sec) elapsed = 0:0:01:36 / Wed Apr 17 12:26:21 2019
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(27,0,0) tid=(262,0,0)
GPGPU-Sim uArch: cycles simulated: 110529  inst.: 7285990 (ipc=87.5) sim_rate=75113 (inst/sec) elapsed = 0:0:01:37 / Wed Apr 17 12:26:22 2019
GPGPU-Sim uArch: cycles simulated: 111529  inst.: 7365402 (ipc=87.1) sim_rate=75157 (inst/sec) elapsed = 0:0:01:38 / Wed Apr 17 12:26:23 2019
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(4,0,0) tid=(437,0,0)
GPGPU-Sim uArch: cycles simulated: 112529  inst.: 7451032 (ipc=87.0) sim_rate=75262 (inst/sec) elapsed = 0:0:01:39 / Wed Apr 17 12:26:24 2019
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(30,0,0) tid=(94,0,0)
GPGPU-Sim uArch: cycles simulated: 113529  inst.: 7530273 (ipc=86.7) sim_rate=75302 (inst/sec) elapsed = 0:0:01:40 / Wed Apr 17 12:26:25 2019
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(24,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 115029  inst.: 7652521 (ipc=86.4) sim_rate=75767 (inst/sec) elapsed = 0:0:01:41 / Wed Apr 17 12:26:26 2019
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(15,0,0) tid=(466,0,0)
GPGPU-Sim uArch: cycles simulated: 116029  inst.: 7733249 (ipc=86.2) sim_rate=75816 (inst/sec) elapsed = 0:0:01:42 / Wed Apr 17 12:26:27 2019
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(32,0,0) tid=(202,0,0)
GPGPU-Sim uArch: cycles simulated: 117029  inst.: 7810477 (ipc=85.9) sim_rate=75829 (inst/sec) elapsed = 0:0:01:43 / Wed Apr 17 12:26:28 2019
GPGPU-Sim uArch: cycles simulated: 117529  inst.: 7854751 (ipc=85.9) sim_rate=75526 (inst/sec) elapsed = 0:0:01:44 / Wed Apr 17 12:26:29 2019
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(44,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(0,0,0) tid=(494,0,0)
GPGPU-Sim uArch: cycles simulated: 119029  inst.: 7985861 (ipc=86.0) sim_rate=76055 (inst/sec) elapsed = 0:0:01:45 / Wed Apr 17 12:26:30 2019
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(38,0,0) tid=(322,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (30923,89029), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(30924,89029)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (30943,89029), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(30944,89029)
GPGPU-Sim uArch: cycles simulated: 120029  inst.: 8078618 (ipc=86.2) sim_rate=76213 (inst/sec) elapsed = 0:0:01:46 / Wed Apr 17 12:26:31 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (31047,89029), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(31048,89029)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (31068,89029), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(31069,89029)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (31092,89029), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(31093,89029)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (31343,89029), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(31344,89029)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (31344,89029), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(31345,89029)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (31357,89029), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(31358,89029)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (31472,89029), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(31473,89029)
GPGPU-Sim uArch: cycles simulated: 120529  inst.: 8136396 (ipc=86.7) sim_rate=76041 (inst/sec) elapsed = 0:0:01:47 / Wed Apr 17 12:26:32 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (31601,89029), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(31602,89029)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (31644,89029), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(31645,89029)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(17,0,0) tid=(253,0,0)
GPGPU-Sim uArch: cycles simulated: 121029  inst.: 8190039 (ipc=87.0) sim_rate=75833 (inst/sec) elapsed = 0:0:01:48 / Wed Apr 17 12:26:33 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (32305,89029), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(32306,89029)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (32337,89029), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(32338,89029)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(11,0,0) tid=(504,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (32775,89029), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(32776,89029)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (32824,89029), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(32825,89029)
GPGPU-Sim uArch: cycles simulated: 122029  inst.: 8298285 (ipc=87.7) sim_rate=76131 (inst/sec) elapsed = 0:0:01:49 / Wed Apr 17 12:26:34 2019
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(38,0,0) tid=(205,0,0)
GPGPU-Sim uArch: cycles simulated: 123029  inst.: 8385557 (ipc=87.7) sim_rate=76232 (inst/sec) elapsed = 0:0:01:50 / Wed Apr 17 12:26:35 2019
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(38,0,0) tid=(328,0,0)
GPGPU-Sim uArch: cycles simulated: 124529  inst.: 8498329 (ipc=87.1) sim_rate=76561 (inst/sec) elapsed = 0:0:01:51 / Wed Apr 17 12:26:36 2019
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(47,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 125529  inst.: 8573872 (ipc=86.8) sim_rate=76552 (inst/sec) elapsed = 0:0:01:52 / Wed Apr 17 12:26:37 2019
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(45,0,0) tid=(402,0,0)
GPGPU-Sim uArch: cycles simulated: 127029  inst.: 8694591 (ipc=86.6) sim_rate=76943 (inst/sec) elapsed = 0:0:01:53 / Wed Apr 17 12:26:38 2019
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(54,0,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 128029  inst.: 8782975 (ipc=86.6) sim_rate=77043 (inst/sec) elapsed = 0:0:01:54 / Wed Apr 17 12:26:39 2019
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(52,0,0) tid=(148,0,0)
GPGPU-Sim uArch: cycles simulated: 129029  inst.: 8868048 (ipc=86.6) sim_rate=77113 (inst/sec) elapsed = 0:0:01:55 / Wed Apr 17 12:26:40 2019
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(55,0,0) tid=(196,0,0)
GPGPU-Sim uArch: cycles simulated: 130529  inst.: 8989053 (ipc=86.4) sim_rate=77491 (inst/sec) elapsed = 0:0:01:56 / Wed Apr 17 12:26:41 2019
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(29,0,0) tid=(317,0,0)
GPGPU-Sim uArch: cycles simulated: 132029  inst.: 9122247 (ipc=86.4) sim_rate=77967 (inst/sec) elapsed = 0:0:01:57 / Wed Apr 17 12:26:42 2019
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(34,0,0) tid=(189,0,0)
GPGPU-Sim uArch: cycles simulated: 133029  inst.: 9211078 (ipc=86.5) sim_rate=78059 (inst/sec) elapsed = 0:0:01:58 / Wed Apr 17 12:26:43 2019
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(53,0,0) tid=(458,0,0)
GPGPU-Sim uArch: cycles simulated: 134029  inst.: 9301046 (ipc=86.6) sim_rate=78160 (inst/sec) elapsed = 0:0:01:59 / Wed Apr 17 12:26:44 2019
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(46,0,0) tid=(453,0,0)
GPGPU-Sim uArch: cycles simulated: 135529  inst.: 9429747 (ipc=86.5) sim_rate=78581 (inst/sec) elapsed = 0:0:02:00 / Wed Apr 17 12:26:45 2019
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(35,0,0) tid=(188,0,0)
GPGPU-Sim uArch: cycles simulated: 136529  inst.: 9508490 (ipc=86.4) sim_rate=78582 (inst/sec) elapsed = 0:0:02:01 / Wed Apr 17 12:26:46 2019
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(21,0,0) tid=(378,0,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(49,0,0) tid=(392,0,0)
GPGPU-Sim uArch: cycles simulated: 138029  inst.: 9640152 (ipc=86.4) sim_rate=79017 (inst/sec) elapsed = 0:0:02:02 / Wed Apr 17 12:26:47 2019
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(50,0,0) tid=(234,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (50131,89029), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(50132,89029)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (50134,89029), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(50135,89029)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (50391,89029), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(50392,89029)
GPGPU-Sim uArch: cycles simulated: 139529  inst.: 9781505 (ipc=86.7) sim_rate=79524 (inst/sec) elapsed = 0:0:02:03 / Wed Apr 17 12:26:48 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (50541,89029), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (50664,89029), 2 CTAs running
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(40,0,0) tid=(431,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (50979,89029), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (51007,89029), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (51011,89029), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (51045,89029), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (51189,89029), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (51387,89029), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (51466,89029), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 140529  inst.: 9871350 (ipc=86.7) sim_rate=79607 (inst/sec) elapsed = 0:0:02:04 / Wed Apr 17 12:26:49 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (51879,89029), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (51938,89029), 2 CTAs running
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(32,0,0) tid=(481,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (52601,89029), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 142029  inst.: 9989460 (ipc=86.5) sim_rate=79915 (inst/sec) elapsed = 0:0:02:05 / Wed Apr 17 12:26:50 2019
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(42,0,0) tid=(364,0,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(53,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 143529  inst.: 10124489 (ipc=86.6) sim_rate=80353 (inst/sec) elapsed = 0:0:02:06 / Wed Apr 17 12:26:51 2019
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(60,0,0) tid=(90,0,0)
GPGPU-Sim uArch: cycles simulated: 145029  inst.: 10254493 (ipc=86.6) sim_rate=80744 (inst/sec) elapsed = 0:0:02:07 / Wed Apr 17 12:26:52 2019
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(60,0,0) tid=(65,0,0)
GPGPU-Sim uArch: cycles simulated: 146529  inst.: 10375440 (ipc=86.4) sim_rate=81058 (inst/sec) elapsed = 0:0:02:08 / Wed Apr 17 12:26:53 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (57762,89029), 1 CTAs running
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(58,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (58188,89029), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (58251,89029), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (58345,89029), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (58353,89029), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (58371,89029), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 147529  inst.: 10463033 (ipc=86.5) sim_rate=81108 (inst/sec) elapsed = 0:0:02:09 / Wed Apr 17 12:26:54 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (58553,89029), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (58968,89029), 1 CTAs running
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(55,0,0) tid=(238,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (59106,89029), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (59197,89029), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (59292,89029), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 149029  inst.: 10592229 (ipc=86.4) sim_rate=81478 (inst/sec) elapsed = 0:0:02:10 / Wed Apr 17 12:26:55 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (60001,89029), 1 CTAs running
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(55,0,0) tid=(116,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (60453,89029), 2 CTAs running
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(61,0,0) tid=(409,0,0)
GPGPU-Sim uArch: cycles simulated: 150529  inst.: 10717226 (ipc=86.4) sim_rate=81810 (inst/sec) elapsed = 0:0:02:11 / Wed Apr 17 12:26:56 2019
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(54,0,0) tid=(308,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (62859,89029), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 152029  inst.: 10825754 (ipc=86.0) sim_rate=82013 (inst/sec) elapsed = 0:0:02:12 / Wed Apr 17 12:26:57 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (63709,89029), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (63976,89029), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (63986,89029), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (64047,89029), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (64079,89029), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (64139,89029), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (64144,89029), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (64221,89029), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (64689,89029), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (64802,89029), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (65022,89029), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(50,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (65719,89029), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (65904,89029), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 156029  inst.: 10930127 (ipc=82.5) sim_rate=82181 (inst/sec) elapsed = 0:0:02:13 / Wed Apr 17 12:26:58 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (67978,89029), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (70725,89029), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(54,0,0) tid=(442,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (72438,89029), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (73282,89029), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 163529  inst.: 11034829 (ipc=75.6) sim_rate=82349 (inst/sec) elapsed = 0:0:02:14 / Wed Apr 17 12:26:59 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (78078,89029), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (78087,89029), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 7.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 78088
gpu_sim_insn = 5660327
gpu_ipc =      72.4865
gpu_tot_sim_cycle = 167117
gpu_tot_sim_insn = 11065717
gpu_tot_ipc =      66.2154
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 49386
gpu_stall_icnt2sh    = 220337
gpu_total_sim_rate=82579

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 618373
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 71806, Miss = 16313, Miss_rate = 0.227, Pending_hits = 446, Reservation_fails = 30234
	L1D_cache_core[1]: Access = 74365, Miss = 17033, Miss_rate = 0.229, Pending_hits = 417, Reservation_fails = 29855
	L1D_cache_core[2]: Access = 71403, Miss = 16637, Miss_rate = 0.233, Pending_hits = 424, Reservation_fails = 32145
	L1D_cache_core[3]: Access = 77565, Miss = 18208, Miss_rate = 0.235, Pending_hits = 436, Reservation_fails = 33308
	L1D_cache_core[4]: Access = 76573, Miss = 18034, Miss_rate = 0.236, Pending_hits = 403, Reservation_fails = 32382
	L1D_cache_core[5]: Access = 85212, Miss = 18579, Miss_rate = 0.218, Pending_hits = 463, Reservation_fails = 31731
	L1D_cache_core[6]: Access = 72308, Miss = 16610, Miss_rate = 0.230, Pending_hits = 403, Reservation_fails = 32722
	L1D_cache_core[7]: Access = 85762, Miss = 18875, Miss_rate = 0.220, Pending_hits = 426, Reservation_fails = 31421
	L1D_cache_core[8]: Access = 74235, Miss = 17161, Miss_rate = 0.231, Pending_hits = 397, Reservation_fails = 32167
	L1D_cache_core[9]: Access = 73108, Miss = 16860, Miss_rate = 0.231, Pending_hits = 404, Reservation_fails = 31620
	L1D_cache_core[10]: Access = 72581, Miss = 16658, Miss_rate = 0.230, Pending_hits = 397, Reservation_fails = 30919
	L1D_cache_core[11]: Access = 79107, Miss = 17775, Miss_rate = 0.225, Pending_hits = 399, Reservation_fails = 31388
	L1D_cache_core[12]: Access = 73212, Miss = 17194, Miss_rate = 0.235, Pending_hits = 363, Reservation_fails = 32912
	L1D_cache_core[13]: Access = 72428, Miss = 16643, Miss_rate = 0.230, Pending_hits = 396, Reservation_fails = 31569
	L1D_cache_core[14]: Access = 73976, Miss = 17176, Miss_rate = 0.232, Pending_hits = 365, Reservation_fails = 32342
	L1D_total_cache_accesses = 1133641
	L1D_total_cache_misses = 259756
	L1D_total_cache_miss_rate = 0.2291
	L1D_total_cache_pending_hits = 6139
	L1D_total_cache_reservation_fails = 476715
	L1D_cache_data_port_util = 0.420
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 103219
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0047
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 862453
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6071
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34639
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 124575
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 102739
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5293
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 68
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 225117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 352140
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 616315
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2498, 1995, 2485, 2051, 2517, 2068, 2068, 2083, 2554, 2044, 2457, 2072, 2055, 2461, 2472, 2513, 1150, 1109, 1148, 1109, 1096, 1515, 1161, 1582, 1135, 1554, 1148, 1079, 1150, 1135, 1150, 1109, 1150, 1137, 1111, 1517, 1135, 1105, 1081, 1502, 1115, 1513, 1588, 1085, 1532, 1536, 1059, 1104, 
gpgpu_n_tot_thrd_icount = 36668256
gpgpu_n_tot_w_icount = 1145883
gpgpu_n_stall_shd_mem = 1335566
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34639
gpgpu_n_mem_write_global = 230478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1544103
gpgpu_n_store_insn = 356013
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 961565
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1332155
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2062198	W0_Idle:491490	W0_Scoreboard:432869	W1:185855	W2:157938	W3:159825	W4:126941	W5:90512	W6:44990	W7:23511	W8:9025	W9:3660	W10:1757	W11:1362	W12:1229	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:135576
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 277112 {8:34639,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9227504 {40:230368,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4710904 {136:34639,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1843824 {8:230478,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 443 
maxdqlatency = 0 
maxmflatency = 1071 
averagemflatency = 233 
max_icnt2mem_latency = 479 
max_icnt2sh_latency = 167116 
mrq_lat_table:19707 	1449 	804 	1695 	4321 	1269 	712 	263 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	198643 	63877 	2610 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	43443 	42042 	47730 	113804 	14958 	3245 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	9018 	12885 	10647 	2073 	31 	0 	0 	1 	6 	22 	465 	10375 	71712 	104059 	43838 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	263 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        18        16        32        32        29        29        49        26        24        48        14        15        14        11 
dram[1]:        16        16        41        35        31        31        31        32        46        28        33        24        17        23        13        13 
dram[2]:        13        14        23        14        31        29        32        26        42        55        52        30        17        10        14        14 
dram[3]:        14        15        31        46        34        29        26        25        44        54        54        46        20        22        12        13 
dram[4]:        17        15        19        19        33        28        30        28        41        56        55        49        19        14        11        10 
dram[5]:        16        18        31        36        33        28        31        30        45        35        41        44        22        23        13         9 
maximum service time to same row:
dram[0]:      7095      7075      5922      6891      7369      7816      7322      6187      7003      7819      8344      8758      8584     10363      8615      8398 
dram[1]:     13719     12624      6760      6107      7219     15220      9638      5142      6052      6044      5819      6660      5955      9415     10562      9006 
dram[2]:     13723      8560      9706      6528      9073      8941      8376     10236      7154      7869      7223      8047      9974      8135      8098      7932 
dram[3]:      8775      7871      7694      7888      7537      5373      6972      5122      8729      6622      6464      8006      7150     13653     12623      8734 
dram[4]:     12624     12156      5538      7891     13133      5698      6411     11661      7740      9903      6800      6627      6955      9241      6397      8991 
dram[5]:     12628     10666      7610      8354     12680      7591      6770      7672      6919      8342      8238      5895      7130      7608      8845     16299 
average row accesses per activate:
dram[0]:  3.050000  2.656250  2.657895  2.552845  2.316176  2.747748  2.828125  2.949580  4.000000  4.500000  3.137405  3.096774  2.557522  2.632076  2.617647  2.410714 
dram[1]:  2.976744  2.761364  2.592000  2.393939  2.550848  2.478632  3.181035  3.032787  3.017094  3.016949  2.560000  2.744525  2.378151  2.490909  2.574257  2.428571 
dram[2]:  3.116883  3.025000  2.516129  2.195652  2.814815  2.669643  3.052174  3.127273  3.778947  3.902174  3.055556  3.401709  2.317073  2.248000  2.687500  2.620000 
dram[3]:  2.936709  3.230769  2.358209  2.772358  2.364341  2.581967  2.679105  2.908333  3.148148  2.813433  2.612676  3.059322  2.521739  2.481818  2.254098  2.639175 
dram[4]:  2.929412  3.256410  2.376812  2.524194  2.654867  2.593496  3.203540  3.149123  3.926316  3.446429  3.032000  3.389380  2.715596  2.491071  2.500000  2.670000 
dram[5]:  3.250000  3.036585  2.333333  2.404412  2.812500  2.487603  3.192661  2.759690  3.216216  3.025000  2.598639  2.908397  2.347458  2.532110  2.375000  2.525253 
average row locality = 30237/10854 = 2.785793
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       244       255       253       264       281       274       311       302       303       285       326       315       277       270       267       270 
dram[1]:       256       243       259       261       273       259       311       312       306       309       319       318       271       270       260       272 
dram[2]:       240       242       256       259       267       268       300       295       295       301       318       316       272       270       258       262 
dram[3]:       232       252       263       262       276       285       305       304       296       323       310       302       279       269       275       256 
dram[4]:       249       254       273       260       265       285       309       301       307       315       313       313       287       271       270       267 
dram[5]:       247       249       275       261       274       270       300       302       304       318       319       317       267       270       266       250 
total reads: 26932
bank skew: 326/232 = 1.41
chip skew: 4539/4419 = 1.03
number of total write accesses:
dram[0]:         0         0        50        50        34        31        51        49        65        66        85        69        12         9         0         0 
dram[1]:         0         0        65        55        28        31        58        58        47        47        65        58        12         4         0         0 
dram[2]:         0         0        56        44        37        31        51        49        64        58        67        82        13        11         0         0 
dram[3]:         0         0        53        79        29        30        54        45        44        54        61        59        11         4         0         0 
dram[4]:         0         0        55        53        35        34        53        58        66        71        66        70         9         8         0         0 
dram[5]:         0         0        61        66        41        31        48        54        53        45        63        64        10         6         0         0 
total reads: 3305
min_bank_accesses = 0!
chip skew: 578/523 = 1.11
average mf latency per bank:
dram[0]:        412       370       578       541      6889      7467      1644      1695      2473      2415      2060      2322       718       683       406       377
dram[1]:        352       376       487       507      7036      6977      1625      1549      2470      2244      2186      2176       681       661       357       358
dram[2]:        384       405       557       601      7665      7184      1790      1759      2599      2517      2255      2116       715      3174       399       409
dram[3]:        356       344       531       493      7231      6748      1535      1765      2548      2372      2330      2352       661       545       361       352
dram[4]:        407       398       587       599      7742      6854      1776      1773      2428      2258      2334      2239       733       542       415       394
dram[5]:        346       352       482       490      7324      6988      1778      1613      2447      2447      2406      2335       688       512       366       342
maximum mf latency per bank:
dram[0]:        744       614       749       797       711       676       723       759       692       656       738       801       779       594       707       765
dram[1]:        726       691       564       685       644       606       558       661       658       631       727       732       591       706       533       603
dram[2]:        615       652       695       740       737       890       642       893       655      1071       694       826       691       684       663       726
dram[3]:        624       521       645       666       689       538       495       646       743       618       646       560       603       552       631       507
dram[4]:        746       706       723       747       809       875       687       774       721       730       801       799       821       893       995       801
dram[5]:        700       623       710       625       590       654       573       529       593       736       652       639       562       600       567       485

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220587 n_nop=207285 n_act=1765 n_pre=1749 n_req=5068 n_rd=8994 n_write=794 bw_util=0.08875
n_activity=71832 dram_eff=0.2725
bk0: 488a 216810i bk1: 510a 216092i bk2: 506a 214853i bk3: 528a 214023i bk4: 562a 213895i bk5: 548a 214679i bk6: 622a 213377i bk7: 604a 212902i bk8: 606a 214742i bk9: 570a 214869i bk10: 652a 212957i bk11: 630a 213209i bk12: 554a 215117i bk13: 540a 215722i bk14: 534a 215591i bk15: 540a 215555i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.317607
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220587 n_nop=207149 n_act=1868 n_pre=1852 n_req=5027 n_rd=8998 n_write=720 bw_util=0.08811
n_activity=74685 dram_eff=0.2602
bk0: 512a 216822i bk1: 486a 216707i bk2: 518a 215079i bk3: 522a 214697i bk4: 546a 214986i bk5: 518a 215198i bk6: 622a 214344i bk7: 624a 213881i bk8: 612a 214857i bk9: 618a 214872i bk10: 638a 213152i bk11: 636a 213543i bk12: 542a 215338i bk13: 540a 215888i bk14: 520a 216202i bk15: 544a 215861i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.223236
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220587 n_nop=207514 n_act=1738 n_pre=1722 n_req=4982 n_rd=8838 n_write=775 bw_util=0.08716
n_activity=69072 dram_eff=0.2783
bk0: 480a 216964i bk1: 484a 216638i bk2: 512a 214822i bk3: 518a 213618i bk4: 534a 214428i bk5: 536a 214618i bk6: 600a 213653i bk7: 590a 213101i bk8: 590a 214051i bk9: 602a 214122i bk10: 636a 212938i bk11: 632a 213013i bk12: 544a 214804i bk13: 540a 214677i bk14: 516a 215699i bk15: 524a 215400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.362605
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220587 n_nop=207174 n_act=1865 n_pre=1849 n_req=5012 n_rd=8978 n_write=721 bw_util=0.08794
n_activity=74611 dram_eff=0.26
bk0: 464a 217217i bk1: 504a 217116i bk2: 526a 214609i bk3: 524a 214720i bk4: 552a 214687i bk5: 570a 214970i bk6: 610a 213853i bk7: 608a 213912i bk8: 592a 215037i bk9: 646a 214233i bk10: 620a 213793i bk11: 604a 213841i bk12: 558a 215428i bk13: 538a 215825i bk14: 550a 215457i bk15: 512a 216421i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.224093
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220587 n_nop=207203 n_act=1762 n_pre=1746 n_req=5117 n_rd=9078 n_write=798 bw_util=0.08954
n_activity=70177 dram_eff=0.2815
bk0: 498a 216276i bk1: 508a 216727i bk2: 546a 214320i bk3: 520a 214165i bk4: 530a 214539i bk5: 570a 214057i bk6: 618a 213465i bk7: 602a 212654i bk8: 614a 215018i bk9: 630a 213874i bk10: 626a 212635i bk11: 626a 212624i bk12: 574a 214971i bk13: 542a 215009i bk14: 540a 215126i bk15: 534a 215404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.357972
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=220587 n_nop=207176 n_act=1856 n_pre=1840 n_req=5031 n_rd=8978 n_write=737 bw_util=0.08808
n_activity=75630 dram_eff=0.2569
bk0: 494a 217219i bk1: 498a 216969i bk2: 550a 214192i bk3: 522a 214299i bk4: 548a 214860i bk5: 540a 215060i bk6: 600a 214762i bk7: 604a 213820i bk8: 608a 215114i bk9: 636a 214889i bk10: 638a 213569i bk11: 634a 213768i bk12: 534a 215788i bk13: 540a 215942i bk14: 532a 215952i bk15: 500a 216486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.194186

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21856, Miss = 2262, Miss_rate = 0.103, Pending_hits = 31, Reservation_fails = 539
L2_cache_bank[1]: Access = 22362, Miss = 2235, Miss_rate = 0.100, Pending_hits = 24, Reservation_fails = 313
L2_cache_bank[2]: Access = 21707, Miss = 2255, Miss_rate = 0.104, Pending_hits = 40, Reservation_fails = 114
L2_cache_bank[3]: Access = 20821, Miss = 2244, Miss_rate = 0.108, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[4]: Access = 22638, Miss = 2206, Miss_rate = 0.097, Pending_hits = 39, Reservation_fails = 439
L2_cache_bank[5]: Access = 23452, Miss = 2213, Miss_rate = 0.094, Pending_hits = 27, Reservation_fails = 687
L2_cache_bank[6]: Access = 22109, Miss = 2236, Miss_rate = 0.101, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 21660, Miss = 2253, Miss_rate = 0.104, Pending_hits = 35, Reservation_fails = 0
L2_cache_bank[8]: Access = 22488, Miss = 2273, Miss_rate = 0.101, Pending_hits = 35, Reservation_fails = 358
L2_cache_bank[9]: Access = 21540, Miss = 2266, Miss_rate = 0.105, Pending_hits = 31, Reservation_fails = 431
L2_cache_bank[10]: Access = 22888, Miss = 2252, Miss_rate = 0.098, Pending_hits = 34, Reservation_fails = 0
L2_cache_bank[11]: Access = 21701, Miss = 2237, Miss_rate = 0.103, Pending_hits = 40, Reservation_fails = 0
L2_total_cache_accesses = 265222
L2_total_cache_misses = 26932
L2_total_cache_miss_rate = 0.1015
L2_total_cache_pending_hits = 391
L2_total_cache_reservation_fails = 2881
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9403
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25208
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2227
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 228413
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 348
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1717
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 134
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.135
L2_cache_fill_port_util = 0.054

icnt_total_pkts_mem_to_simt=404168
icnt_total_pkts_simt_to_mem=495962
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 30.7414
	minimum = 6
	maximum = 338
Network latency average = 20.0533
	minimum = 6
	maximum = 336
Slowest packet = 268429
Flit latency average = 19.2142
	minimum = 6
	maximum = 336
Slowest flit = 448379
Fragmentation average = 0.0172467
	minimum = 0
	maximum = 249
Injected packet rate average = 0.125211
	minimum = 0.106149 (at node 2)
	maximum = 0.148973 (at node 25)
Accepted packet rate average = 0.125211
	minimum = 0.106149 (at node 2)
	maximum = 0.148973 (at node 25)
Injected flit rate average = 0.216137
	minimum = 0.196022 (at node 2)
	maximum = 0.255302 (at node 7)
Accepted flit rate average= 0.216137
	minimum = 0.170782 (at node 0)
	maximum = 0.276777 (at node 25)
Injected packet length average = 1.72618
Accepted packet length average = 1.72618
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.2411 (9 samples)
	minimum = 6 (9 samples)
	maximum = 196.333 (9 samples)
Network latency average = 16.9977 (9 samples)
	minimum = 6 (9 samples)
	maximum = 156.889 (9 samples)
Flit latency average = 17.5889 (9 samples)
	minimum = 6 (9 samples)
	maximum = 155.222 (9 samples)
Fragmentation average = 0.00227559 (9 samples)
	minimum = 0 (9 samples)
	maximum = 44.1111 (9 samples)
Injected packet rate average = 0.0657093 (9 samples)
	minimum = 0.0475516 (9 samples)
	maximum = 0.140619 (9 samples)
Accepted packet rate average = 0.0657093 (9 samples)
	minimum = 0.0475516 (9 samples)
	maximum = 0.140619 (9 samples)
Injected flit rate average = 0.114779 (9 samples)
	minimum = 0.0843917 (9 samples)
	maximum = 0.209674 (9 samples)
Accepted flit rate average = 0.114779 (9 samples)
	minimum = 0.0744033 (9 samples)
	maximum = 0.27903 (9 samples)
Injected packet size average = 1.74677 (9 samples)
Accepted packet size average = 1.74677 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 14 sec (134 sec)
gpgpu_simulation_rate = 82579 (inst/sec)
gpgpu_simulation_rate = 1247 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,167117)
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,167117)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,167117)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,167117)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,167117)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,167117)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,167117)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,167117)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,167117)
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,167117)
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,167117)
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,167117)
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,167117)
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,167117)
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,167117)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,167117)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,167117)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,167117)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,167117)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,167117)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,167117)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,167117)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,167117)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,167117)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,167117)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,167117)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,167117)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,167117)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,167117)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,167117)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,167117)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,167117)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,167117)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,167117)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,167117)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,167117)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,167117)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,167117)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,167117)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,167117)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,167117)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,167117)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,167117)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,167117)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,167117)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(17,0,0) tid=(332,0,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(19,0,0) tid=(332,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(30,0,0) tid=(332,0,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(38,0,0) tid=(301,0,0)
GPGPU-Sim uArch: cycles simulated: 167617  inst.: 11372173 (ipc=612.9) sim_rate=83618 (inst/sec) elapsed = 0:0:02:16 / Wed Apr 17 12:27:01 2019
GPGPU-Sim uArch: cycles simulated: 168617  inst.: 11398068 (ipc=221.6) sim_rate=83197 (inst/sec) elapsed = 0:0:02:17 / Wed Apr 17 12:27:02 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1736,167117), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1737,167117)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1835,167117), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1836,167117)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1910,167117), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1911,167117)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1913,167117), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1914,167117)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1936,167117), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1937,167117)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1970,167117), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1971,167117)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2007,167117), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2008,167117)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2028,167117), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2029,167117)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2159,167117), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2160,167117)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2227,167117), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2228,167117)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2424,167117), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2425,167117)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(55,0,0) tid=(417,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2464,167117), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2465,167117)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2482,167117), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2483,167117)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2484,167117), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2485,167117)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2502,167117), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2503,167117)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2539,167117), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2540,167117)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2551,167117), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2552,167117)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2743,167117), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2744,167117)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2756,167117), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2785,167117), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2819,167117), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2831,167117), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2836,167117), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2866,167117), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2905,167117), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2980,167117), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 170117  inst.: 11513781 (ipc=149.4) sim_rate=83433 (inst/sec) elapsed = 0:0:02:18 / Wed Apr 17 12:27:03 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3001,167117), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3097,167117), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3169,167117), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3237,167117), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3255,167117), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3330,167117), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3368,167117), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3372,167117), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3395,167117), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3433,167117), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3477,167117), 1 CTAs running
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(45,0,0) tid=(445,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3612,167117), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3633,167117), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3782,167117), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3813,167117), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3821,167117), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3856,167117), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3907,167117), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3916,167117), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3996,167117), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4060,167117), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4093,167117), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4165,167117), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4198,167117), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4207,167117), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4210,167117), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4216,167117), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4219,167117), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4267,167117), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4282,167117), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4303,167117), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4309,167117), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4312,167117), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4315,167117), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4383,167117), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4386,167117), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 171617  inst.: 11572801 (ipc=112.7) sim_rate=83257 (inst/sec) elapsed = 0:0:02:19 / Wed Apr 17 12:27:04 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4515,167117), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 6.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 4516
gpu_sim_insn = 507084
gpu_ipc =     112.2861
gpu_tot_sim_cycle = 171633
gpu_tot_sim_insn = 11572801
gpu_tot_ipc =      67.4276
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 49537
gpu_stall_icnt2sh    = 220687
gpu_total_sim_rate=83257

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 632383
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 72086, Miss = 16521, Miss_rate = 0.229, Pending_hits = 486, Reservation_fails = 33166
	L1D_cache_core[1]: Access = 74765, Miss = 17330, Miss_rate = 0.232, Pending_hits = 472, Reservation_fails = 32789
	L1D_cache_core[2]: Access = 71723, Miss = 16877, Miss_rate = 0.235, Pending_hits = 468, Reservation_fails = 34572
	L1D_cache_core[3]: Access = 77805, Miss = 18388, Miss_rate = 0.236, Pending_hits = 472, Reservation_fails = 35911
	L1D_cache_core[4]: Access = 76973, Miss = 18334, Miss_rate = 0.238, Pending_hits = 459, Reservation_fails = 35139
	L1D_cache_core[5]: Access = 85528, Miss = 18815, Miss_rate = 0.220, Pending_hits = 507, Reservation_fails = 34454
	L1D_cache_core[6]: Access = 72628, Miss = 16850, Miss_rate = 0.232, Pending_hits = 447, Reservation_fails = 35847
	L1D_cache_core[7]: Access = 86162, Miss = 19175, Miss_rate = 0.223, Pending_hits = 482, Reservation_fails = 34187
	L1D_cache_core[8]: Access = 74555, Miss = 17401, Miss_rate = 0.233, Pending_hits = 441, Reservation_fails = 34871
	L1D_cache_core[9]: Access = 73420, Miss = 17090, Miss_rate = 0.233, Pending_hits = 448, Reservation_fails = 34662
	L1D_cache_core[10]: Access = 72981, Miss = 16958, Miss_rate = 0.232, Pending_hits = 453, Reservation_fails = 33725
	L1D_cache_core[11]: Access = 79423, Miss = 18011, Miss_rate = 0.227, Pending_hits = 443, Reservation_fails = 33722
	L1D_cache_core[12]: Access = 73452, Miss = 17374, Miss_rate = 0.237, Pending_hits = 399, Reservation_fails = 35540
	L1D_cache_core[13]: Access = 72824, Miss = 16939, Miss_rate = 0.233, Pending_hits = 452, Reservation_fails = 34147
	L1D_cache_core[14]: Access = 74292, Miss = 17412, Miss_rate = 0.234, Pending_hits = 411, Reservation_fails = 35012
	L1D_total_cache_accesses = 1138617
	L1D_total_cache_misses = 263475
	L1D_total_cache_miss_rate = 0.2314
	L1D_total_cache_pending_hits = 6840
	L1D_total_cache_reservation_fails = 517744
	L1D_cache_data_port_util = 0.408
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 108209
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0044
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 862464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6765
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34934
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 126841
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 107729
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5838
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 75
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 228541
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 390903
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 630325
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2554, 2051, 2541, 2107, 2573, 2124, 2124, 2139, 2590, 2080, 2493, 2108, 2091, 2497, 2508, 2549, 1178, 1137, 1176, 1137, 1124, 1543, 1189, 1610, 1163, 1582, 1176, 1107, 1178, 1163, 1178, 1137, 1178, 1165, 1139, 1545, 1163, 1133, 1109, 1530, 1143, 1541, 1616, 1113, 1560, 1564, 1087, 1132, 
gpgpu_n_tot_thrd_icount = 37563808
gpgpu_n_tot_w_icount = 1173869
gpgpu_n_stall_shd_mem = 1376595
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34934
gpgpu_n_mem_write_global = 234454
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1576103
gpgpu_n_store_insn = 375025
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1040080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1373184
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2130089	W0_Idle:510240	W0_Scoreboard:443954	W1:186232	W2:159082	W3:161827	W4:129658	W5:92813	W6:46862	W7:24850	W8:9714	W9:3933	W10:1913	W11:1375	W12:1268	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:150640
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 279472 {8:34934,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9386544 {40:234344,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4751024 {136:34934,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1875632 {8:234454,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 443 
maxdqlatency = 0 
maxmflatency = 1071 
averagemflatency = 234 
max_icnt2mem_latency = 606 
max_icnt2sh_latency = 171632 
mrq_lat_table:20333 	1485 	860 	1849 	4459 	1376 	789 	263 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	199207 	67334 	2860 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	43757 	42143 	47834 	114159 	17184 	4401 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	9142 	13041 	10662 	2073 	31 	0 	0 	1 	6 	22 	465 	10375 	71712 	104059 	47814 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	265 	81 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        18        16        32        32        29        29        49        26        24        48        14        15        14        11 
dram[1]:        16        16        41        35        31        31        31        32        46        28        33        24        17        23        13        13 
dram[2]:        13        14        23        14        31        29        32        26        42        55        52        30        17        10        14        14 
dram[3]:        14        15        31        46        34        29        26        25        44        54        54        46        20        22        12        13 
dram[4]:        17        15        19        19        33        28        30        28        41        56        55        49        19        14        11        10 
dram[5]:        16        18        31        36        33        28        31        30        45        35        41        44        22        23        13         9 
maximum service time to same row:
dram[0]:      7095      7075      5922      6891      7369      7816      7322      6187      7003      7819      8344      8758      8584     10363      8615      8398 
dram[1]:     13719     12624      6760      6107      7219     15220      9638      5142      6052      6044      5819      6660      5955      9415     10562      9006 
dram[2]:     13723      8560      9706      6528      9073      8941      8376     10236      7154      7869      7223      8047      9974      8135      8098      7932 
dram[3]:      8775      7871      7694      7888      7537      5373      6972      5122      8729      6622      6464      8006      7150     13653     12623      8734 
dram[4]:     12624     12156      5538      7891     13133      5698      6411     11661      7740      9903      6800      6627      6955      9241      6397      8991 
dram[5]:     12628     10666      7610      8354     12680      7591      6770      7672      6919      8342      8238      5895      7130      7608      8845     16299 
average row accesses per activate:
dram[0]:  3.050000  2.656250  2.982456  2.764228  2.372263  2.839286  3.170543  3.283333  4.000000  4.500000  3.137405  3.096774  2.557522  2.632076  2.617647  2.410714 
dram[1]:  2.976744  2.761364  2.984000  2.681818  2.663866  2.709402  3.538461  3.365854  3.017094  3.016949  2.560000  2.744525  2.378151  2.490909  2.574257  2.428571 
dram[2]:  3.116883  3.025000  2.862903  2.391304  2.899083  2.787611  3.396552  3.459460  3.778947  3.902174  3.055556  3.401709  2.317073  2.269841  2.687500  2.620000 
dram[3]:  2.936709  3.230769  2.649254  3.130081  2.453846  2.747967  3.022222  3.305785  3.148148  2.813433  2.619718  3.059322  2.521739  2.481818  2.254098  2.639175 
dram[4]:  2.929412  3.256410  2.601449  2.790323  2.710526  2.693548  3.543860  3.495652  3.926316  3.446429  3.032000  3.389380  2.715596  2.491071  2.500000  2.670000 
dram[5]:  3.250000  3.036585  2.611111  2.735294  2.973214  2.655738  3.581818  3.100000  3.216216  3.025000  2.598639  2.908397  2.347458  2.532110  2.375000  2.525253 
average row locality = 31431/10877 = 2.889675
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       244       255       266       274       285       278       327       318       303       285       326       315       277       270       267       270 
dram[1]:       256       243       272       272       277       267       327       328       306       309       319       318       271       270       260       272 
dram[2]:       240       242       270       269       271       274       316       311       295       301       318       316       272       271       258       262 
dram[3]:       232       252       275       274       280       291       321       320       296       323       310       302       279       269       275       256 
dram[4]:       249       254       285       272       269       291       325       317       307       315       313       313       287       271       270       267 
dram[5]:       247       249       287       275       279       276       316       318       304       318       319       317       267       270       266       250 
total reads: 27331
bank skew: 328/232 = 1.41
chip skew: 4605/4486 = 1.03
number of total write accesses:
dram[0]:         0         0        74        66        40        40        82        76        65        66        85        69        12         9         0         0 
dram[1]:         0         0       101        82        40        50        87        86        47        47        65        58        12         4         0         0 
dram[2]:         0         0        85        61        45        41        78        73        64        58        67        82        13        15         0         0 
dram[3]:         0         0        80       111        39        47        87        80        44        54        62        59        11         4         0         0 
dram[4]:         0         0        74        74        40        43        79        85        66        71        66        70         9         8         0         0 
dram[5]:         0         0        89        97        54        48        78        85        53        45        63        64        10         6         0         0 
total reads: 4100
min_bank_accesses = 0!
chip skew: 692/678 = 1.02
average mf latency per bank:
dram[0]:        412       370       575       556      6828      7312      1509      1579      2473      2415      2060      2322       718       683       406       377
dram[1]:        352       376       486       513      6842      6537      1511      1437      2470      2244      2186      2176       681       661       357       358
dram[2]:        384       405       547       624      7533      7009      1664      1642      2599      2517      2255      2116       715      4353       399       409
dram[3]:        356       344       540       501      7088      6447      1404      1594      2548      2372      2324      2352       661       545       361       352
dram[4]:        407       398       611       611      7667      6682      1643      1637      2428      2258      2334      2239       733       542       415       394
dram[5]:        346       352       484       493      7068      6632      1630      1482      2447      2447      2406      2335       688       512       366       342
maximum mf latency per bank:
dram[0]:        744       614       749       797       711       676       723       759       692       656       738       801       779       594       707       765
dram[1]:        726       691       633       685       682       606       586       661       658       631       727       732       591       706       533       603
dram[2]:        615       652       695       740       817       890       642       893       655      1071       694       826       691       700       663       726
dram[3]:        624       521       645       666       689       700       495       646       743       618       646       560       603       552       631       507
dram[4]:        746       706       782       747       809       875       687       774       721       730       801       799       821       893       995       801
dram[5]:        700       623       710       625       590       654       573       530       593       736       652       639       562       600       567       485

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=226547 n_nop=212998 n_act=1769 n_pre=1753 n_req=5244 n_rd=9120 n_write=907 bw_util=0.08852
n_activity=73671 dram_eff=0.2722
bk0: 488a 222771i bk1: 510a 222054i bk2: 532a 220339i bk3: 548a 219638i bk4: 570a 219737i bk5: 556a 220459i bk6: 654a 218932i bk7: 636a 218455i bk8: 606a 220697i bk9: 570a 220825i bk10: 652a 218914i bk11: 630a 219168i bk12: 554a 221076i bk13: 540a 221682i bk14: 534a 221551i bk15: 540a 221516i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.316557
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=226547 n_nop=212816 n_act=1871 n_pre=1855 n_req=5246 n_rd=9134 n_write=871 bw_util=0.08833
n_activity=76623 dram_eff=0.2611
bk0: 512a 222784i bk1: 486a 222669i bk2: 544a 220528i bk3: 544a 220305i bk4: 554a 220695i bk5: 534a 220742i bk6: 654a 219844i bk7: 656a 219423i bk8: 612a 220814i bk9: 618a 220829i bk10: 638a 219110i bk11: 636a 219501i bk12: 542a 221297i bk13: 540a 221847i bk14: 520a 222162i bk15: 544a 221821i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.239796
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=226547 n_nop=213211 n_act=1743 n_pre=1727 n_req=5168 n_rd=8972 n_write=894 bw_util=0.0871
n_activity=71070 dram_eff=0.2776
bk0: 480a 222923i bk1: 484a 222597i bk2: 540a 220316i bk3: 538a 219362i bk4: 542a 220266i bk5: 548a 220405i bk6: 632a 219207i bk7: 622a 218714i bk8: 590a 220009i bk9: 602a 220080i bk10: 636a 218898i bk11: 632a 218973i bk12: 544a 220765i bk13: 542a 220574i bk14: 516a 221657i bk15: 524a 221359i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.357833
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=226547 n_nop=212838 n_act=1869 n_pre=1853 n_req=5233 n_rd=9110 n_write=877 bw_util=0.08817
n_activity=76446 dram_eff=0.2613
bk0: 464a 223178i bk1: 504a 223077i bk2: 550a 220081i bk3: 548a 220105i bk4: 560a 220333i bk5: 582a 220538i bk6: 642a 219339i bk7: 640a 219378i bk8: 592a 220994i bk9: 646a 220191i bk10: 620a 219735i bk11: 604a 219800i bk12: 558a 221387i bk13: 538a 221784i bk14: 550a 221416i bk15: 512a 222380i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.246792
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=226547 n_nop=212916 n_act=1766 n_pre=1750 n_req=5290 n_rd=9210 n_write=905 bw_util=0.0893
n_activity=71922 dram_eff=0.2813
bk0: 498a 222237i bk1: 508a 222688i bk2: 570a 219941i bk3: 544a 219782i bk4: 538a 220368i bk5: 582a 219819i bk6: 650a 219022i bk7: 634a 218160i bk8: 614a 220974i bk9: 630a 219831i bk10: 626a 218593i bk11: 626a 218583i bk12: 574a 220931i bk13: 542a 220969i bk14: 540a 221086i bk15: 534a 221365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.353971
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=226547 n_nop=212842 n_act=1859 n_pre=1843 n_req=5250 n_rd=9116 n_write=887 bw_util=0.08831
n_activity=77498 dram_eff=0.2581
bk0: 494a 223180i bk1: 498a 222930i bk2: 574a 219608i bk3: 550a 219725i bk4: 558a 220576i bk5: 552a 220673i bk6: 632a 220261i bk7: 636a 219215i bk8: 608a 221070i bk9: 636a 220845i bk10: 638a 219528i bk11: 634a 219727i bk12: 534a 221747i bk13: 540a 221901i bk14: 532a 221912i bk15: 500a 222446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.215752

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22126, Miss = 2295, Miss_rate = 0.104, Pending_hits = 59, Reservation_fails = 539
L2_cache_bank[1]: Access = 22634, Miss = 2265, Miss_rate = 0.100, Pending_hits = 46, Reservation_fails = 313
L2_cache_bank[2]: Access = 21977, Miss = 2288, Miss_rate = 0.104, Pending_hits = 84, Reservation_fails = 114
L2_cache_bank[3]: Access = 21090, Miss = 2279, Miss_rate = 0.108, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[4]: Access = 22913, Miss = 2240, Miss_rate = 0.098, Pending_hits = 69, Reservation_fails = 439
L2_cache_bank[5]: Access = 24714, Miss = 2246, Miss_rate = 0.091, Pending_hits = 49, Reservation_fails = 818
L2_cache_bank[6]: Access = 22382, Miss = 2268, Miss_rate = 0.101, Pending_hits = 62, Reservation_fails = 0
L2_cache_bank[7]: Access = 21940, Miss = 2287, Miss_rate = 0.104, Pending_hits = 85, Reservation_fails = 0
L2_cache_bank[8]: Access = 22759, Miss = 2305, Miss_rate = 0.101, Pending_hits = 53, Reservation_fails = 358
L2_cache_bank[9]: Access = 21818, Miss = 2300, Miss_rate = 0.105, Pending_hits = 54, Reservation_fails = 431
L2_cache_bank[10]: Access = 23160, Miss = 2285, Miss_rate = 0.099, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[11]: Access = 21980, Miss = 2273, Miss_rate = 0.103, Pending_hits = 83, Reservation_fails = 0
L2_total_cache_accesses = 269493
L2_total_cache_misses = 27331
L2_total_cache_miss_rate = 0.1014
L2_total_cache_pending_hits = 786
L2_total_cache_reservation_fails = 3012
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9698
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25208
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2227
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 231595
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 743
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2116
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 265
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.134
L2_cache_fill_port_util = 0.053

icnt_total_pkts_mem_to_simt=409619
icnt_total_pkts_simt_to_mem=504209
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 54.4672
	minimum = 6
	maximum = 385
Network latency average = 30.1167
	minimum = 6
	maximum = 296
Slowest packet = 530966
Flit latency average = 34.8967
	minimum = 6
	maximum = 295
Slowest flit = 901904
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0700554
	minimum = 0.0451727 (at node 3)
	maximum = 0.279451 (at node 20)
Accepted packet rate average = 0.0700554
	minimum = 0.0451727 (at node 3)
	maximum = 0.279451 (at node 20)
Injected flit rate average = 0.112341
	minimum = 0.0790523 (at node 18)
	maximum = 0.300709 (at node 20)
Accepted flit rate average= 0.112341
	minimum = 0.0558016 (at node 3)
	maximum = 0.553587 (at node 20)
Injected packet length average = 1.60361
Accepted packet length average = 1.60361
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.0637 (10 samples)
	minimum = 6 (10 samples)
	maximum = 215.2 (10 samples)
Network latency average = 18.3096 (10 samples)
	minimum = 6 (10 samples)
	maximum = 170.8 (10 samples)
Flit latency average = 19.3196 (10 samples)
	minimum = 6 (10 samples)
	maximum = 169.2 (10 samples)
Fragmentation average = 0.00204803 (10 samples)
	minimum = 0 (10 samples)
	maximum = 39.7 (10 samples)
Injected packet rate average = 0.0661439 (10 samples)
	minimum = 0.0473137 (10 samples)
	maximum = 0.154503 (10 samples)
Accepted packet rate average = 0.0661439 (10 samples)
	minimum = 0.0473137 (10 samples)
	maximum = 0.154503 (10 samples)
Injected flit rate average = 0.114536 (10 samples)
	minimum = 0.0838577 (10 samples)
	maximum = 0.218778 (10 samples)
Accepted flit rate average = 0.114536 (10 samples)
	minimum = 0.0725431 (10 samples)
	maximum = 0.306486 (10 samples)
Injected packet size average = 1.73161 (10 samples)
Accepted packet size average = 1.73161 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 19 sec (139 sec)
gpgpu_simulation_rate = 83257 (inst/sec)
gpgpu_simulation_rate = 1234 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x40169c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,171633)
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,171633)
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,171633)
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,171633)
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,171633)
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,171633)
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,171633)
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,171633)
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,171633)
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,171633)
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,171633)
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,171633)
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,171633)
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,171633)
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,171633)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,171633)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,171633)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,171633)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,171633)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,171633)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,171633)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,171633)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,171633)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,171633)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,171633)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,171633)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,171633)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,171633)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,171633)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,171633)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,171633)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,171633)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,171633)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,171633)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,171633)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,171633)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,171633)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,171633)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,171633)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,171633)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,171633)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,171633)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,171633)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,171633)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,171633)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(10,0,0) tid=(271,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(25,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(11,0,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 172633  inst.: 11885864 (ipc=313.1) sim_rate=84899 (inst/sec) elapsed = 0:0:02:20 / Wed Apr 17 12:27:05 2019
GPGPU-Sim uArch: cycles simulated: 173633  inst.: 11902947 (ipc=165.1) sim_rate=84418 (inst/sec) elapsed = 0:0:02:21 / Wed Apr 17 12:27:06 2019
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(0,0,0) tid=(286,0,0)
GPGPU-Sim uArch: cycles simulated: 175133  inst.: 12009434 (ipc=124.8) sim_rate=84573 (inst/sec) elapsed = 0:0:02:22 / Wed Apr 17 12:27:07 2019
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(5,0,0) tid=(72,0,0)
GPGPU-Sim uArch: cycles simulated: 176133  inst.: 12097100 (ipc=116.5) sim_rate=84595 (inst/sec) elapsed = 0:0:02:23 / Wed Apr 17 12:27:08 2019
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(10,0,0) tid=(385,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5793,171633), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(5794,171633)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(45,0,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 177633  inst.: 12232765 (ipc=110.0) sim_rate=84949 (inst/sec) elapsed = 0:0:02:24 / Wed Apr 17 12:27:09 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6141,171633), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6142,171633)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6202,171633), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(6203,171633)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6216,171633), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6217,171633)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6277,171633), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6278,171633)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6326,171633), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6327,171633)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6379,171633), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6380,171633)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6416,171633), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6417,171633)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6432,171633), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6433,171633)
GPGPU-Sim uArch: cycles simulated: 178133  inst.: 12302893 (ipc=112.3) sim_rate=84847 (inst/sec) elapsed = 0:0:02:25 / Wed Apr 17 12:27:10 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6503,171633), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6504,171633)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6522,171633), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6523,171633)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(34,0,0) tid=(342,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6668,171633), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(6669,171633)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6753,171633), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6754,171633)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7116,171633), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(7117,171633)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7276,171633), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(7277,171633)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(59,0,0) tid=(210,0,0)
GPGPU-Sim uArch: cycles simulated: 179633  inst.: 12475028 (ipc=112.8) sim_rate=85445 (inst/sec) elapsed = 0:0:02:26 / Wed Apr 17 12:27:11 2019
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(23,0,0) tid=(430,0,0)
GPGPU-Sim uArch: cycles simulated: 180133  inst.: 12523432 (ipc=111.8) sim_rate=85193 (inst/sec) elapsed = 0:0:02:27 / Wed Apr 17 12:27:12 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8598,171633), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(8599,171633)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8879,171633), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(8880,171633)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8901,171633), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(8902,171633)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9202,171633), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9228,171633), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9258,171633), 2 CTAs running
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(47,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9397,171633), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9484,171633), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (9491,171633), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 181133  inst.: 12632223 (ipc=111.5) sim_rate=85352 (inst/sec) elapsed = 0:0:02:28 / Wed Apr 17 12:27:13 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9745,171633), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9746,171633), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (9777,171633), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9845,171633), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9909,171633), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9968,171633), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 181633  inst.: 12682947 (ipc=111.0) sim_rate=85120 (inst/sec) elapsed = 0:0:02:29 / Wed Apr 17 12:27:14 2019
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(58,0,0) tid=(485,0,0)
GPGPU-Sim uArch: cycles simulated: 182133  inst.: 12730707 (ipc=110.3) sim_rate=84871 (inst/sec) elapsed = 0:0:02:30 / Wed Apr 17 12:27:15 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (10663,171633), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (11008,171633), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (11192,171633), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (11298,171633), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 183133  inst.: 12808066 (ipc=107.4) sim_rate=84821 (inst/sec) elapsed = 0:0:02:31 / Wed Apr 17 12:27:16 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (11505,171633), 2 CTAs running
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(57,0,0) tid=(165,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (11650,171633), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (11704,171633), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (11760,171633), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (11793,171633), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (11884,171633), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (11912,171633), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (12221,171633), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (12357,171633), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (12452,171633), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12605,171633), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (12625,171633), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (12692,171633), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (12938,171633), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (12944,171633), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (12978,171633), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13258,171633), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 185133  inst.: 12906684 (ipc=98.8) sim_rate=84912 (inst/sec) elapsed = 0:0:02:32 / Wed Apr 17 12:27:17 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13500,171633), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13644,171633), 1 CTAs running
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(60,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13859,171633), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (14008,171633), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (14016,171633), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (14044,171633), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (14083,171633), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (14115,171633), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (14125,171633), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (14146,171633), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (15398,171633), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (15516,171633), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 15517
gpu_sim_insn = 1348629
gpu_ipc =      86.9130
gpu_tot_sim_cycle = 187150
gpu_tot_sim_insn = 12921430
gpu_tot_ipc =      69.0432
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 54520
gpu_stall_icnt2sh    = 243003
gpu_total_sim_rate=85009

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 764350
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 82074, Miss = 17111, Miss_rate = 0.208, Pending_hits = 533, Reservation_fails = 35173
	L1D_cache_core[1]: Access = 86736, Miss = 18040, Miss_rate = 0.208, Pending_hits = 527, Reservation_fails = 34528
	L1D_cache_core[2]: Access = 81222, Miss = 17440, Miss_rate = 0.215, Pending_hits = 519, Reservation_fails = 36168
	L1D_cache_core[3]: Access = 86969, Miss = 18952, Miss_rate = 0.218, Pending_hits = 519, Reservation_fails = 37415
	L1D_cache_core[4]: Access = 86380, Miss = 18911, Miss_rate = 0.219, Pending_hits = 507, Reservation_fails = 36720
	L1D_cache_core[5]: Access = 95760, Miss = 19420, Miss_rate = 0.203, Pending_hits = 555, Reservation_fails = 36246
	L1D_cache_core[6]: Access = 83700, Miss = 17519, Miss_rate = 0.209, Pending_hits = 498, Reservation_fails = 37509
	L1D_cache_core[7]: Access = 95792, Miss = 19744, Miss_rate = 0.206, Pending_hits = 536, Reservation_fails = 35893
	L1D_cache_core[8]: Access = 84372, Miss = 17984, Miss_rate = 0.213, Pending_hits = 489, Reservation_fails = 36417
	L1D_cache_core[9]: Access = 85099, Miss = 17805, Miss_rate = 0.209, Pending_hits = 503, Reservation_fails = 36427
	L1D_cache_core[10]: Access = 83153, Miss = 17557, Miss_rate = 0.211, Pending_hits = 505, Reservation_fails = 35615
	L1D_cache_core[11]: Access = 89695, Miss = 18630, Miss_rate = 0.208, Pending_hits = 490, Reservation_fails = 35699
	L1D_cache_core[12]: Access = 83431, Miss = 17947, Miss_rate = 0.215, Pending_hits = 447, Reservation_fails = 37351
	L1D_cache_core[13]: Access = 81954, Miss = 17420, Miss_rate = 0.213, Pending_hits = 503, Reservation_fails = 35848
	L1D_cache_core[14]: Access = 84589, Miss = 18018, Miss_rate = 0.213, Pending_hits = 458, Reservation_fails = 36700
	L1D_total_cache_accesses = 1290926
	L1D_total_cache_misses = 272498
	L1D_total_cache_miss_rate = 0.2111
	L1D_total_cache_pending_hits = 7589
	L1D_total_cache_reservation_fails = 543709
	L1D_cache_data_port_util = 0.433
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 113199
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1004681
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7513
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 43284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 152678
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 112719
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 76
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 229214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 391031
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 762292
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2968, 2487, 2977, 2543, 2976, 2549, 2549, 2575, 3026, 2516, 2918, 2544, 2313, 2933, 2944, 2974, 1396, 1355, 1394, 1355, 1342, 1761, 1407, 1828, 1381, 1800, 1394, 1325, 1396, 1381, 1396, 1355, 1396, 1383, 1357, 1763, 1381, 1351, 1327, 1748, 1361, 1759, 1834, 1331, 1778, 1782, 1305, 1339, 
gpgpu_n_tot_thrd_icount = 44436352
gpgpu_n_tot_w_icount = 1388636
gpgpu_n_stall_shd_mem = 1517469
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 43284
gpgpu_n_mem_write_global = 235448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1769753
gpgpu_n_store_insn = 379778
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1118595
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1514058
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2263506	W0_Idle:539474	W0_Scoreboard:478770	W1:196673	W2:180532	W3:193639	W4:170171	W5:126313	W6:73586	W7:43702	W8:19373	W9:7789	W10:4085	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:165704
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 346272 {8:43284,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9426304 {40:235338,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5886624 {136:43284,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1883584 {8:235448,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 443 
maxdqlatency = 0 
maxmflatency = 1071 
averagemflatency = 237 
max_icnt2mem_latency = 606 
max_icnt2sh_latency = 184597 
mrq_lat_table:25976 	1755 	1089 	2289 	5599 	2148 	1260 	439 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	200628 	74640 	3477 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	51284 	42699 	48188 	114837 	17392 	4422 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	11729 	17149 	12276 	2114 	31 	0 	0 	1 	6 	22 	465 	10375 	71712 	104059 	48808 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	267 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        40        30        32        32        47        43        49        27        24        48        14        15        14        11 
dram[1]:        16        16        53        44        31        31        45        44        46        28        33        24        17        23        13        14 
dram[2]:        16        15        49        32        31        29        43        40        42        55        52        30        17        10        14        14 
dram[3]:        17        16        41        48        34        29        49        51        44        54        54        46        20        22        12        13 
dram[4]:        17        16        36        37        33        28        42        43        41        56        55        49        19        14        11        11 
dram[5]:        16        18        44        49        33        28        46        47        45        35        41        44        22        23        13        10 
maximum service time to same row:
dram[0]:      7095      7075      5922      6891      7369      7816      7322      6187      7003      7819      8344      8758      8584     10363      8615      8398 
dram[1]:     13719     12624      6760      6107      7219     15220      9638      5142      6052      6044      5819      6660      5955      9415     10562      9006 
dram[2]:     13723      8560      9706      6528      9073      8941      8376     10236      7154      7869      7223      8047      9974      8135      8098      7932 
dram[3]:      8775      7871      7694      7888      7537      5373      6972      5122      8729      6622      6464      8006      7150     13653     12623      8734 
dram[4]:     12624     12156      5538      7891     13133      5698      6411     11661      7740      9903      6800      6627      6955      9241      6397      8991 
dram[5]:     12628     10666      7610      8354     12680      7591      6770      7672      6919      8342      8238      5895      7130      7608      8845     16299 
average row accesses per activate:
dram[0]:  2.718182  2.439394  2.620253  2.475610  2.247312  2.421053  2.937500  2.943182  3.213333  3.545455  2.781250  2.557789  2.448052  2.519737  2.486111  2.390728 
dram[1]:  2.784483  2.496063  2.654321  2.497006  2.484663  2.372881  3.063218  3.052941  2.629032  2.662857  2.308756  2.401961  2.259036  2.216867  2.534351  2.393333 
dram[2]:  2.741379  2.721739  2.700637  2.237569  2.571429  2.511765  2.965318  2.987805  3.178808  3.321678  2.519802  2.925287  2.316456  2.253012  2.485714  2.586466 
dram[3]:  2.750000  2.894737  2.370166  2.748538  2.365714  2.387097  2.702020  2.942857  2.651685  2.637838  2.287037  2.515464  2.259036  2.424837  2.222930  2.438849 
dram[4]:  2.563492  2.873874  2.523530  2.534591  2.374269  2.398844  3.230769  3.148148  3.292517  3.171974  2.538461  2.745946  2.623288  2.348101  2.426574  2.450704 
dram[5]:  2.915888  2.603306  2.472528  2.407217  2.670968  2.569620  2.988571  2.734043  2.806061  2.474227  2.359447  2.561224  2.406667  2.429530  2.300654  2.397163 
average row locality = 40575/15551 = 2.609157
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       299       322       332       335       357       353       413       419       388       371       417       409       361       370       358       361 
dram[1]:       323       317       322       330       345       348       424       412       410       391       408       404       359       360       332       359 
dram[2]:       318       313       333       337       359       363       409       395       384       387       410       397       349       356       348       344 
dram[3]:       297       330       340       347       353       374       424       410       398       404       404       398       360       365       349       339 
dram[4]:       323       319       351       321       343       353       405       406       389       398       399       406       370       362       347       348 
dram[5]:       312       315       352       358       343       339       418       406       380       406       417       407       347       354       352       338 
total reads: 35087
bank skew: 424/297 = 1.43
chip skew: 5892/5802 = 1.02
number of total write accesses:
dram[0]:         0         0        82        71        61        61       104        99        94        97       117       100        16        13         0         0 
dram[1]:         0         0       108        87        60        72       109       107        79        75        93        86        16         8         0         0 
dram[2]:         0         0        91        68        73        64       104        95        96        88        99       112        17        18         0         0 
dram[3]:         0         0        89       123        61        70       111       105        74        84        90        90        15         6         0         0 
dram[4]:         0         0        78        82        63        62        99       104        95       100        96       102        13         9         0         0 
dram[5]:         0         0        98       109        71        67       105       108        83        74        95        95        14         8         0         0 
total reads: 5488
min_bank_accesses = 0!
chip skew: 927/900 = 1.03
average mf latency per bank:
dram[0]:        399       365       562       554      5391      5698      1267      1291      1958      1886      1651      1820       629       586       388       364
dram[1]:        344       357       488       506      5429      5010      1241      1209      1850      1770      1732      1724       588       566       345       344
dram[2]:        368       396       540       605      5598      5268      1354      1373      2017      1983      1771      1718       628      3415       384       399
dram[3]:        345       333       529       487      5535      4982      1147      1305      1907      1886      1812      1803       578       478       350       339
dram[4]:        381       391       595       607      5907      5446      1380      1378      1936      1826      1846      1760       639       494       390       382
dram[5]:        335       341       476       478      5747      5358      1300      1227      1940      1907      1856      1828       596       459       350       330
maximum mf latency per bank:
dram[0]:        744       614       749       797       711       676       723       759       692       699       784       801       779       671       736       765
dram[1]:        726       691       633       685       682       606       586       661       658       631       727       732       591       706       533       603
dram[2]:        615       654       695       740       817       890       642       893       655      1071       772       826       748       749       729       834
dram[3]:        624       521       645       666       689       700       533       646       743       618       646       560       603       552       631       507
dram[4]:        746       706       782       747       809       875       687       801       721       799       801       805       821       893       995       801
dram[5]:        700       623       710       625       590       654       573       533       593       736       652       639       562       600       567       485

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247029 n_nop=228854 n_act=2547 n_pre=2531 n_req=6780 n_rd=11730 n_write=1367 bw_util=0.106
n_activity=88129 dram_eff=0.2972
bk0: 598a 241914i bk1: 644a 241004i bk2: 664a 238673i bk3: 670a 238270i bk4: 714a 237419i bk5: 706a 237621i bk6: 826a 236188i bk7: 838a 235235i bk8: 776a 238011i bk9: 742a 238130i bk10: 834a 235113i bk11: 818a 235577i bk12: 722a 239073i bk13: 740a 239086i bk14: 716a 239792i bk15: 722a 239456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.441474
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247029 n_nop=228742 n_act=2651 n_pre=2635 n_req=6744 n_rd=11688 n_write=1313 bw_util=0.1053
n_activity=91289 dram_eff=0.2848
bk0: 646a 241918i bk1: 634a 241533i bk2: 644a 239371i bk3: 660a 239169i bk4: 690a 238547i bk5: 696a 237845i bk6: 848a 237179i bk7: 824a 237272i bk8: 820a 237906i bk9: 782a 238149i bk10: 816a 236118i bk11: 808a 236323i bk12: 718a 239336i bk13: 720a 239693i bk14: 664a 240995i bk15: 718a 240333i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.317866
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247029 n_nop=229042 n_act=2511 n_pre=2495 n_req=6727 n_rd=11604 n_write=1377 bw_util=0.1051
n_activity=85412 dram_eff=0.304
bk0: 636a 241764i bk1: 626a 241487i bk2: 666a 239054i bk3: 674a 237852i bk4: 718a 237568i bk5: 726a 237530i bk6: 818a 236048i bk7: 790a 235466i bk8: 768a 237005i bk9: 774a 237628i bk10: 820a 235116i bk11: 794a 235990i bk12: 698a 238832i bk13: 712a 238652i bk14: 696a 239531i bk15: 688a 239285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.471511
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247029 n_nop=228512 n_act=2696 n_pre=2680 n_req=6810 n_rd=11784 n_write=1357 bw_util=0.1064
n_activity=91248 dram_eff=0.288
bk0: 594a 242292i bk1: 660a 242044i bk2: 680a 238582i bk3: 694a 238321i bk4: 706a 238315i bk5: 748a 237646i bk6: 848a 236172i bk7: 820a 236394i bk8: 796a 237741i bk9: 808a 237560i bk10: 808a 236493i bk11: 796a 236228i bk12: 720a 239459i bk13: 730a 239843i bk14: 698a 240114i bk15: 678a 240713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.341632
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247029 n_nop=229022 n_act=2501 n_pre=2485 n_req=6743 n_rd=11680 n_write=1341 bw_util=0.1054
n_activity=86297 dram_eff=0.3018
bk0: 646a 241080i bk1: 638a 241621i bk2: 702a 238993i bk3: 642a 238592i bk4: 686a 238022i bk5: 706a 237717i bk6: 810a 237063i bk7: 812a 235480i bk8: 778a 238414i bk9: 796a 237124i bk10: 798a 235364i bk11: 812a 234372i bk12: 740a 238857i bk13: 724a 238928i bk14: 694a 239294i bk15: 696a 239192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.441219
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=247029 n_nop=228710 n_act=2645 n_pre=2629 n_req=6771 n_rd=11688 n_write=1357 bw_util=0.1056
n_activity=92083 dram_eff=0.2833
bk0: 624a 242322i bk1: 630a 241802i bk2: 704a 238110i bk3: 716a 237410i bk4: 686a 238865i bk5: 678a 238826i bk6: 836a 236941i bk7: 812a 236245i bk8: 760a 238455i bk9: 812a 237685i bk10: 834a 235949i bk11: 814a 236481i bk12: 694a 240204i bk13: 708a 240261i bk14: 704a 240216i bk15: 676a 240638i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.297876

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22892, Miss = 2925, Miss_rate = 0.128, Pending_hits = 60, Reservation_fails = 813
L2_cache_bank[1]: Access = 23430, Miss = 2940, Miss_rate = 0.125, Pending_hits = 46, Reservation_fails = 781
L2_cache_bank[2]: Access = 22749, Miss = 2923, Miss_rate = 0.128, Pending_hits = 84, Reservation_fails = 114
L2_cache_bank[3]: Access = 21866, Miss = 2921, Miss_rate = 0.134, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[4]: Access = 23704, Miss = 2910, Miss_rate = 0.123, Pending_hits = 70, Reservation_fails = 565
L2_cache_bank[5]: Access = 25483, Miss = 2892, Miss_rate = 0.113, Pending_hits = 49, Reservation_fails = 1268
L2_cache_bank[6]: Access = 23170, Miss = 2925, Miss_rate = 0.126, Pending_hits = 62, Reservation_fails = 0
L2_cache_bank[7]: Access = 22759, Miss = 2967, Miss_rate = 0.130, Pending_hits = 85, Reservation_fails = 0
L2_cache_bank[8]: Access = 23508, Miss = 2927, Miss_rate = 0.125, Pending_hits = 53, Reservation_fails = 426
L2_cache_bank[9]: Access = 22576, Miss = 2913, Miss_rate = 0.129, Pending_hits = 54, Reservation_fails = 676
L2_cache_bank[10]: Access = 23924, Miss = 2921, Miss_rate = 0.122, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[11]: Access = 22776, Miss = 2923, Miss_rate = 0.128, Pending_hits = 83, Reservation_fails = 0
L2_total_cache_accesses = 278837
L2_total_cache_misses = 35087
L2_total_cache_miss_rate = 0.1258
L2_total_cache_pending_hits = 788
L2_total_cache_reservation_fails = 4643
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10295
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32961
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3858
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 232584
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 745
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2119
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 265
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.127
L2_cache_fill_port_util = 0.062

icnt_total_pkts_mem_to_simt=452363
icnt_total_pkts_simt_to_mem=514547
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.9663
	minimum = 6
	maximum = 227
Network latency average = 14.0298
	minimum = 6
	maximum = 193
Slowest packet = 541307
Flit latency average = 12.4179
	minimum = 6
	maximum = 193
Slowest flit = 918696
Fragmentation average = 0.0010167
	minimum = 0
	maximum = 19
Injected packet rate average = 0.0446058
	minimum = 0.0322227 (at node 13)
	maximum = 0.0527808 (at node 22)
Accepted packet rate average = 0.0446058
	minimum = 0.0322227 (at node 13)
	maximum = 0.0527808 (at node 22)
Injected flit rate average = 0.1267
	minimum = 0.0362183 (at node 13)
	maximum = 0.241219 (at node 22)
Accepted flit rate average= 0.1267
	minimum = 0.0534253 (at node 23)
	maximum = 0.218792 (at node 9)
Injected packet length average = 2.84043
Accepted packet length average = 2.84043
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.9639 (11 samples)
	minimum = 6 (11 samples)
	maximum = 216.273 (11 samples)
Network latency average = 17.9205 (11 samples)
	minimum = 6 (11 samples)
	maximum = 172.818 (11 samples)
Flit latency average = 18.6922 (11 samples)
	minimum = 6 (11 samples)
	maximum = 171.364 (11 samples)
Fragmentation average = 0.00195427 (11 samples)
	minimum = 0 (11 samples)
	maximum = 37.8182 (11 samples)
Injected packet rate average = 0.0641859 (11 samples)
	minimum = 0.0459418 (11 samples)
	maximum = 0.145255 (11 samples)
Accepted packet rate average = 0.0641859 (11 samples)
	minimum = 0.0459418 (11 samples)
	maximum = 0.145255 (11 samples)
Injected flit rate average = 0.115641 (11 samples)
	minimum = 0.0795269 (11 samples)
	maximum = 0.220818 (11 samples)
Accepted flit rate average = 0.115641 (11 samples)
	minimum = 0.0708051 (11 samples)
	maximum = 0.298514 (11 samples)
Injected packet size average = 1.80166 (11 samples)
Accepted packet size average = 1.80166 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 32 sec (152 sec)
gpgpu_simulation_rate = 85009 (inst/sec)
gpgpu_simulation_rate = 1231 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4017d8 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (63,1,1) blockDim = (512,1,1) 
kernel '_Z7Kernel2PbS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,187150)
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,187150)
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,187150)
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,187150)
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,187150)
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,187150)
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,187150)
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,187150)
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,187150)
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,187150)
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,187150)
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,187150)
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,187150)
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,187150)
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,187150)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,187150)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,187150)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,187150)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,187150)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,187150)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,187150)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,187150)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,187150)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,187150)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,187150)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,187150)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,187150)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,187150)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,187150)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,187150)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,187150)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,187150)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,187150)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,187150)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,187150)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,187150)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,187150)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,187150)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,187150)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,187150)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,187150)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,187150)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,187150)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,187150)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,187150)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(12,0,0) tid=(455,0,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(24,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(4,0,0) tid=(423,0,0)
GPGPU-Sim uArch: cycles simulated: 187650  inst.: 13179030 (ipc=515.2) sim_rate=86137 (inst/sec) elapsed = 0:0:02:33 / Wed Apr 17 12:27:18 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (510,187150), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(511,187150)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (514,187150), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(515,187150)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (516,187150), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(517,187150)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (527,187150), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(528,187150)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (532,187150), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(533,187150)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (536,187150), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(537,187150)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (542,187150), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(543,187150)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (543,187150), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(544,187150)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (546,187150), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(547,187150)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (548,187150), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(549,187150)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (550,187150), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (550,187150), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(551,187150)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(551,187150)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (551,187150), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(552,187150)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (552,187150), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(553,187150)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (557,187150), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(558,187150)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (563,187150), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(564,187150)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (567,187150), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(568,187150)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (569,187150), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(570,187150)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (571,187150), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (571,187150), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (572,187150), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (575,187150), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (579,187150), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (597,187150), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (598,187150), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (601,187150), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (609,187150), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (610,187150), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (620,187150), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (622,187150), 2 CTAs running
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(60,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (639,187150), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (648,187150), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (650,187150), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (659,187150), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (666,187150), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (666,187150), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (668,187150), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (669,187150), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (674,187150), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (675,187150), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (698,187150), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (705,187150), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (709,187150), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (722,187150), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (727,187150), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (953,187150), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (971,187150), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (971,187150), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (971,187150), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (976,187150), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (981,187150), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (983,187150), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (987,187150), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (987,187150), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (992,187150), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 188150  inst.: 13361686 (ipc=440.3) sim_rate=86764 (inst/sec) elapsed = 0:0:02:34 / Wed Apr 17 12:27:19 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1004,187150), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1013,187150), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1046,187150), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1059,187150), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1065,187150), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1068,187150), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1071,187150), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1082,187150), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z7Kernel2PbS_S_S_i' finished on shader 6.
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 1083
gpu_sim_insn = 450048
gpu_ipc =     415.5568
gpu_tot_sim_cycle = 188233
gpu_tot_sim_insn = 13371478
gpu_tot_ipc =      71.0368
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 54520
gpu_stall_icnt2sh    = 243091
gpu_total_sim_rate=86827

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 773390
	L1I_total_cache_misses = 2058
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 11368
L1D_cache:
	L1D_cache_core[0]: Access = 82154, Miss = 17131, Miss_rate = 0.209, Pending_hits = 593, Reservation_fails = 35173
	L1D_cache_core[1]: Access = 86800, Miss = 18056, Miss_rate = 0.208, Pending_hits = 575, Reservation_fails = 34528
	L1D_cache_core[2]: Access = 81286, Miss = 17456, Miss_rate = 0.215, Pending_hits = 567, Reservation_fails = 36168
	L1D_cache_core[3]: Access = 87033, Miss = 18968, Miss_rate = 0.218, Pending_hits = 567, Reservation_fails = 37415
	L1D_cache_core[4]: Access = 86444, Miss = 18927, Miss_rate = 0.219, Pending_hits = 555, Reservation_fails = 36720
	L1D_cache_core[5]: Access = 95840, Miss = 19440, Miss_rate = 0.203, Pending_hits = 615, Reservation_fails = 36246
	L1D_cache_core[6]: Access = 83780, Miss = 17539, Miss_rate = 0.209, Pending_hits = 558, Reservation_fails = 37509
	L1D_cache_core[7]: Access = 95840, Miss = 19756, Miss_rate = 0.206, Pending_hits = 572, Reservation_fails = 35893
	L1D_cache_core[8]: Access = 84436, Miss = 18000, Miss_rate = 0.213, Pending_hits = 537, Reservation_fails = 36417
	L1D_cache_core[9]: Access = 85171, Miss = 17823, Miss_rate = 0.209, Pending_hits = 557, Reservation_fails = 36427
	L1D_cache_core[10]: Access = 83217, Miss = 17573, Miss_rate = 0.211, Pending_hits = 553, Reservation_fails = 35615
	L1D_cache_core[11]: Access = 89775, Miss = 18650, Miss_rate = 0.208, Pending_hits = 550, Reservation_fails = 35699
	L1D_cache_core[12]: Access = 83479, Miss = 17959, Miss_rate = 0.215, Pending_hits = 483, Reservation_fails = 37351
	L1D_cache_core[13]: Access = 82018, Miss = 17436, Miss_rate = 0.213, Pending_hits = 551, Reservation_fails = 35848
	L1D_cache_core[14]: Access = 84653, Miss = 18034, Miss_rate = 0.213, Pending_hits = 506, Reservation_fails = 36700
	L1D_total_cache_accesses = 1291926
	L1D_total_cache_misses = 272748
	L1D_total_cache_miss_rate = 0.2111
	L1D_total_cache_pending_hits = 8339
	L1D_total_cache_reservation_fails = 543709
	L1D_cache_data_port_util = 0.430
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 115207
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1004681
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8263
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 43534
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 152678
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 114727
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 76
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 229214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 391031
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 771332
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2058
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2998, 2517, 3007, 2573, 3006, 2579, 2579, 2605, 3056, 2546, 2948, 2574, 2343, 2963, 2974, 3004, 1426, 1385, 1424, 1385, 1372, 1791, 1437, 1858, 1411, 1830, 1424, 1355, 1426, 1411, 1426, 1385, 1411, 1398, 1372, 1778, 1396, 1366, 1342, 1763, 1376, 1774, 1849, 1346, 1793, 1797, 1320, 1354, 
gpgpu_n_tot_thrd_icount = 44918400
gpgpu_n_tot_w_icount = 1403700
gpgpu_n_stall_shd_mem = 1517469
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 43534
gpgpu_n_mem_write_global = 235448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1801753
gpgpu_n_store_insn = 379778
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1182851
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1514058
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2264007	W0_Idle:539946	W0_Scoreboard:491547	W1:196673	W2:180532	W3:193639	W4:170171	W5:126313	W6:73586	W7:43702	W8:19373	W9:7789	W10:4085	W11:1556	W12:1811	W13:1078	W14:1584	W15:1298	W16:1950	W17:2923	W18:3944	W19:9460	W20:11447	W21:18877	W22:27303	W23:25641	W24:28152	W25:27171	W26:22116	W27:12222	W28:5626	W29:2134	W30:776	W31:0	W32:180768
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 348272 {8:43534,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9426304 {40:235338,72:34,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5920624 {136:43534,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1883584 {8:235448,}
traffic_breakdown_memtocore[INST_ACC_R] = 12240 {136:90,}
maxmrqlatency = 443 
maxdqlatency = 0 
maxmflatency = 1071 
averagemflatency = 237 
max_icnt2mem_latency = 606 
max_icnt2sh_latency = 184597 
mrq_lat_table:26072 	1769 	1107 	2324 	5620 	2175 	1260 	439 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	200667 	74851 	3477 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	51524 	42709 	48188 	114837 	17392 	4422 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	11889 	17234 	12281 	2114 	31 	0 	0 	1 	6 	22 	465 	10375 	71712 	104059 	48808 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	268 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        40        30        32        32        47        43        49        27        24        48        14        15        14        11 
dram[1]:        16        16        53        44        31        31        45        44        46        28        33        24        17        23        13        14 
dram[2]:        16        15        49        32        31        29        43        40        42        55        52        30        17        10        14        14 
dram[3]:        17        16        41        48        34        29        49        51        44        54        54        46        20        22        12        13 
dram[4]:        17        16        36        37        33        28        42        43        41        56        55        49        19        14        11        11 
dram[5]:        16        18        44        49        33        28        46        47        45        35        41        44        22        23        13        10 
maximum service time to same row:
dram[0]:      7095      7075      5922      6891      7369      7816      7322      6187      7003      7819      8344      8758      8584     10363      8615      8398 
dram[1]:     13719     12624      6760      6107      7219     15220      9638      5142      6052      6044      5819      6660      5955      9415     10562      9006 
dram[2]:     13723      8560      9706      6528      9073      8941      8376     10236      7154      7869      7223      8047      9974      8135      8098      7932 
dram[3]:      8775      7871      7694      7888      7537      5373      6972      5122      8729      6622      6464      8006      7150     13653     12623      8734 
dram[4]:     12624     12156      5538      7891     13133      5698      6411     11661      7740      9903      6800      6627      6955      9241      6397      8991 
dram[5]:     12628     10666      7610      8354     12680      7591      6770      7672      6919      8342      8238      5895      7130      7608      8845     16299 
average row accesses per activate:
dram[0]:  2.718182  2.439394  2.620253  2.475610  2.310160  2.532164  2.937500  2.943182  3.213333  3.545455  2.781250  2.557789  2.448052  2.519737  2.486111  2.390728 
dram[1]:  2.784483  2.496063  2.654321  2.497006  2.573171  2.480226  3.063218  3.052941  2.629032  2.662857  2.308756  2.401961  2.259036  2.216867  2.534351  2.393333 
dram[2]:  2.741379  2.721739  2.700637  2.237569  2.696429  2.617647  2.965318  2.987805  3.178808  3.321678  2.519802  2.925287  2.316456  2.253012  2.485714  2.586466 
dram[3]:  2.750000  2.894737  2.370166  2.748538  2.474286  2.475936  2.702020  2.942857  2.651685  2.637838  2.287037  2.515464  2.259036  2.424837  2.222930  2.438849 
dram[4]:  2.563492  2.873874  2.523530  2.534591  2.479532  2.485549  3.230769  3.148148  3.292517  3.171974  2.538461  2.745946  2.623288  2.348101  2.426574  2.450704 
dram[5]:  2.915888  2.603306  2.472528  2.407217  2.756410  2.670886  2.988571  2.734043  2.806061  2.474227  2.359447  2.561224  2.406667  2.429530  2.300654  2.397163 
average row locality = 40786/15555 = 2.622051
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       299       322       332       335       371       372       413       419       388       371       417       409       361       370       358       361 
dram[1]:       323       317       322       330       362       367       424       412       410       391       408       404       359       360       332       359 
dram[2]:       318       313       333       337       380       381       409       395       384       387       410       397       349       356       348       344 
dram[3]:       297       330       340       347       372       393       424       410       398       404       404       398       360       365       349       339 
dram[4]:       323       319       351       321       361       368       405       406       389       398       399       406       370       362       347       348 
dram[5]:       312       315       352       358       359       355       418       406       380       406       417       407       347       354       352       338 
total reads: 35298
bank skew: 424/297 = 1.43
chip skew: 5930/5841 = 1.02
number of total write accesses:
dram[0]:         0         0        82        71        61        61       104        99        94        97       117       100        16        13         0         0 
dram[1]:         0         0       108        87        60        72       109       107        79        75        93        86        16         8         0         0 
dram[2]:         0         0        91        68        73        64       104        95        96        88        99       112        17        18         0         0 
dram[3]:         0         0        89       123        61        70       111       105        74        84        90        90        15         6         0         0 
dram[4]:         0         0        78        82        63        62        99       104        95       100        96       102        13         9         0         0 
dram[5]:         0         0        98       109        71        67       105       108        83        74        95        95        14         8         0         0 
total reads: 5488
min_bank_accesses = 0!
chip skew: 927/900 = 1.03
average mf latency per bank:
dram[0]:        399       365       562       554      5227      5461      1267      1291      1958      1886      1651      1820       629       586       388       364
dram[1]:        344       357       488       506      5223      4806      1241      1209      1850      1770      1732      1724       588       566       345       344
dram[2]:        368       396       540       605      5351      5067      1354      1373      2017      1983      1771      1718       628      3415       384       399
dram[3]:        345       333       529       487      5305      4790      1147      1305      1907      1886      1812      1803       578       478       350       339
dram[4]:        381       391       595       607      5669      5268      1380      1378      1936      1826      1846      1760       639       494       390       382
dram[5]:        335       341       476       478      5546      5166      1300      1227      1940      1907      1856      1828       596       459       350       330
maximum mf latency per bank:
dram[0]:        744       614       749       797       711       676       723       759       692       699       784       801       779       671       736       765
dram[1]:        726       691       633       685       682       606       586       661       658       631       727       732       591       706       533       603
dram[2]:        615       654       695       740       817       890       642       893       655      1071       772       826       748       749       729       834
dram[3]:        624       521       645       666       689       700       533       646       743       618       646       560       603       552       631       507
dram[4]:        746       706       782       747       809       875       687       801       721       799       801       805       821       893       995       801
dram[5]:        700       623       710       625       590       654       573       533       593       736       652       639       562       600       567       485

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248458 n_nop=230215 n_act=2548 n_pre=2532 n_req=6813 n_rd=11796 n_write=1367 bw_util=0.106
n_activity=88399 dram_eff=0.2978
bk0: 598a 243343i bk1: 644a 242433i bk2: 664a 240102i bk3: 670a 239701i bk4: 742a 238747i bk5: 744a 238881i bk6: 826a 237615i bk7: 838a 236664i bk8: 776a 239440i bk9: 742a 239559i bk10: 834a 236542i bk11: 818a 237006i bk12: 722a 240502i bk13: 740a 240515i bk14: 716a 241221i bk15: 722a 240885i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.440738
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248458 n_nop=230097 n_act=2652 n_pre=2636 n_req=6780 n_rd=11760 n_write=1313 bw_util=0.1052
n_activity=91583 dram_eff=0.2855
bk0: 646a 243347i bk1: 634a 242962i bk2: 644a 240801i bk3: 660a 240599i bk4: 724a 239868i bk5: 734a 239104i bk6: 848a 238607i bk7: 824a 238700i bk8: 820a 239335i bk9: 782a 239578i bk10: 816a 237547i bk11: 808a 237752i bk12: 718a 240765i bk13: 720a 241122i bk14: 664a 242424i bk15: 718a 241762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.31807
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248458 n_nop=230393 n_act=2511 n_pre=2495 n_req=6766 n_rd=11682 n_write=1377 bw_util=0.1051
n_activity=85702 dram_eff=0.3048
bk0: 636a 243193i bk1: 626a 242916i bk2: 666a 240483i bk3: 674a 239281i bk4: 760a 238881i bk5: 762a 238779i bk6: 818a 237477i bk7: 790a 236895i bk8: 768a 238434i bk9: 774a 239057i bk10: 820a 236545i bk11: 794a 237419i bk12: 698a 240261i bk13: 712a 240081i bk14: 696a 240960i bk15: 688a 240714i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.470868
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248458 n_nop=229863 n_act=2697 n_pre=2681 n_req=6848 n_rd=11860 n_write=1357 bw_util=0.1064
n_activity=91552 dram_eff=0.2887
bk0: 594a 243721i bk1: 660a 243473i bk2: 680a 240011i bk3: 694a 239750i bk4: 744a 239644i bk5: 786a 238874i bk6: 848a 237599i bk7: 820a 237823i bk8: 796a 239170i bk9: 808a 238989i bk10: 808a 237922i bk11: 796a 237657i bk12: 720a 240888i bk13: 730a 241272i bk14: 698a 241543i bk15: 678a 242142i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.342275
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248458 n_nop=230385 n_act=2501 n_pre=2485 n_req=6776 n_rd=11746 n_write=1341 bw_util=0.1053
n_activity=86558 dram_eff=0.3024
bk0: 646a 242509i bk1: 638a 243050i bk2: 702a 240422i bk3: 642a 240021i bk4: 722a 239356i bk5: 736a 238989i bk6: 810a 238492i bk7: 812a 236909i bk8: 778a 239843i bk9: 796a 238553i bk10: 798a 236793i bk11: 812a 235801i bk12: 740a 240286i bk13: 724a 240357i bk14: 694a 240723i bk15: 696a 240621i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.439644
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=248458 n_nop=230073 n_act=2646 n_pre=2630 n_req=6803 n_rd=11752 n_write=1357 bw_util=0.1055
n_activity=92343 dram_eff=0.2839
bk0: 624a 243751i bk1: 630a 243231i bk2: 704a 239539i bk3: 716a 238840i bk4: 718a 240176i bk5: 710a 240100i bk6: 836a 238369i bk7: 812a 237674i bk8: 760a 239884i bk9: 812a 239114i bk10: 834a 237378i bk11: 814a 237910i bk12: 694a 241633i bk13: 708a 241690i bk14: 704a 241645i bk15: 676a 242067i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.29768

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22912, Miss = 2939, Miss_rate = 0.128, Pending_hits = 60, Reservation_fails = 813
L2_cache_bank[1]: Access = 23452, Miss = 2959, Miss_rate = 0.126, Pending_hits = 46, Reservation_fails = 781
L2_cache_bank[2]: Access = 22769, Miss = 2940, Miss_rate = 0.129, Pending_hits = 84, Reservation_fails = 114
L2_cache_bank[3]: Access = 21886, Miss = 2940, Miss_rate = 0.134, Pending_hits = 70, Reservation_fails = 0
L2_cache_bank[4]: Access = 23726, Miss = 2931, Miss_rate = 0.124, Pending_hits = 70, Reservation_fails = 565
L2_cache_bank[5]: Access = 25503, Miss = 2910, Miss_rate = 0.114, Pending_hits = 49, Reservation_fails = 1268
L2_cache_bank[6]: Access = 23192, Miss = 2944, Miss_rate = 0.127, Pending_hits = 62, Reservation_fails = 0
L2_cache_bank[7]: Access = 22779, Miss = 2986, Miss_rate = 0.131, Pending_hits = 85, Reservation_fails = 0
L2_cache_bank[8]: Access = 23530, Miss = 2945, Miss_rate = 0.125, Pending_hits = 53, Reservation_fails = 426
L2_cache_bank[9]: Access = 22596, Miss = 2928, Miss_rate = 0.130, Pending_hits = 54, Reservation_fails = 676
L2_cache_bank[10]: Access = 23946, Miss = 2937, Miss_rate = 0.123, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[11]: Access = 22796, Miss = 2939, Miss_rate = 0.129, Pending_hits = 83, Reservation_fails = 0
L2_total_cache_accesses = 279087
L2_total_cache_misses = 35298
L2_total_cache_miss_rate = 0.1265
L2_total_cache_pending_hits = 788
L2_total_cache_reservation_fails = 4643
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10334
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33172
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3858
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 232584
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 745
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2119
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 265
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 72
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 409
L2_cache_data_port_util = 0.126
L2_cache_fill_port_util = 0.063

icnt_total_pkts_mem_to_simt=453613
icnt_total_pkts_simt_to_mem=514797
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.596
	minimum = 6
	maximum = 48
Network latency average = 10.05
	minimum = 6
	maximum = 39
Slowest packet = 557939
Flit latency average = 8.41133
	minimum = 6
	maximum = 35
Slowest flit = 967625
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0170993
	minimum = 0.0110803 (at node 7)
	maximum = 0.0203139 (at node 16)
Accepted packet rate average = 0.0170993
	minimum = 0.0110803 (at node 7)
	maximum = 0.0203139 (at node 16)
Injected flit rate average = 0.0512978
	minimum = 0.0110803 (at node 7)
	maximum = 0.10157 (at node 16)
Accepted flit rate average= 0.0512978
	minimum = 0.0184672 (at node 15)
	maximum = 0.0923361 (at node 0)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.5166 (12 samples)
	minimum = 6 (12 samples)
	maximum = 202.25 (12 samples)
Network latency average = 17.2646 (12 samples)
	minimum = 6 (12 samples)
	maximum = 161.667 (12 samples)
Flit latency average = 17.8355 (12 samples)
	minimum = 6 (12 samples)
	maximum = 160 (12 samples)
Fragmentation average = 0.00179142 (12 samples)
	minimum = 0 (12 samples)
	maximum = 34.6667 (12 samples)
Injected packet rate average = 0.060262 (12 samples)
	minimum = 0.0430367 (12 samples)
	maximum = 0.134843 (12 samples)
Accepted packet rate average = 0.060262 (12 samples)
	minimum = 0.0430367 (12 samples)
	maximum = 0.134843 (12 samples)
Injected flit rate average = 0.110279 (12 samples)
	minimum = 0.073823 (12 samples)
	maximum = 0.21088 (12 samples)
Accepted flit rate average = 0.110279 (12 samples)
	minimum = 0.0664437 (12 samples)
	maximum = 0.281332 (12 samples)
Injected packet size average = 1.83 (12 samples)
Accepted packet size average = 1.83 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 34 sec (154 sec)
gpgpu_simulation_rate = 86827 (inst/sec)
gpgpu_simulation_rate = 1222 (cycle/sec)
Kernel Executed 6 times
Result stored in result.txt
