$date
	Sun Oct 15 23:57:18 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module stimulus $end
$var wire 1 ! cout $end
$var wire 1 " sum $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module uut $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( cin $end
$var wire 1 ! cout $end
$var wire 1 ) p $end
$var wire 1 * q $end
$var wire 1 + r $end
$var wire 1 " sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10000
1"
1%
1(
#20000
1)
0%
0(
1$
1'
#30000
1!
0"
1+
1%
1(
#40000
0!
0+
1"
0%
0(
0$
0'
1#
1&
#50000
1!
0"
1+
1%
1(
#60000
0+
0)
1*
0%
0(
1$
1'
#70000
1"
1%
1(
#80000
