C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  D:\libero_tests\DUMMY_2\synthesis  -sap  D:\libero_tests\DUMMY_2\synthesis\DUMMY1.sap  -otap  D:\libero_tests\DUMMY_2\synthesis\DUMMY1.tap  -omap  D:\libero_tests\DUMMY_2\synthesis\DUMMY1.map   -part M2S005  -package VF400  -grade STD    -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile D:\libero_tests\DUMMY_2\synthesis\synlog\report\DUMMY1_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  DUMMY1  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  D:\libero_tests\DUMMY_2\synthesis\scratchproject.prs  -multisrs  -ovm  D:\libero_tests\DUMMY_2\synthesis\DUMMY1.vm   -freq 100.000   -tcl  D:\libero_tests\DUMMY_2\designer\DUMMY1\synthesis.fdc  D:\libero_tests\DUMMY_2\synthesis\synwork\DUMMY1_prem.srd  -devicelib  C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v  -ologparam  D:\libero_tests\DUMMY_2\synthesis\syntmp\DUMMY1.plg  -osyn  D:\libero_tests\DUMMY_2\synthesis\DUMMY1.srm  -prjdir  D:\libero_tests\DUMMY_2\synthesis\  -prjname  DUMMY1_syn  -log  D:\libero_tests\DUMMY_2\synthesis\synlog\DUMMY1_fpga_mapper.srr  -sn  2023.09  -jobname  "fpga_mapper" 
relcom:C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -sap ..\DUMMY1.sap -otap ..\DUMMY1.tap -omap ..\DUMMY1.map -part M2S005 -package VF400 -grade STD -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ..\synlog\report\DUMMY1_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module DUMMY1 -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -multisrs -ovm ..\DUMMY1.vm -freq 100.000 -tcl ..\..\designer\DUMMY1\synthesis.fdc ..\synwork\DUMMY1_prem.srd -devicelib C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v -ologparam DUMMY1.plg -osyn ..\DUMMY1.srm -prjdir ..\ -prjname DUMMY1_syn -log ..\synlog\DUMMY1_fpga_mapper.srr -sn 2023.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:1
file:..\dummy1.sap|io:o|time:1724398765|size:1608|exec:0|csum:
file:..\dummy1.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\dummy1.map|io:o|time:1724398766|size:28|exec:0|csum:
file:..\scratchproject.prs|io:o|time:1724396347|size:3738|exec:0|csum:
file:..\dummy1.vm|io:o|time:1724398766|size:66900|exec:0|csum:
file:..\..\designer\dummy1\synthesis.fdc|io:i|time:1724398759|size:407|exec:0|csum:D450E6290EE5509F7ED6D3146675C84C
file:..\synwork\dummy1_prem.srd|io:i|time:1724398764|size:91506|exec:0|csum:1591C409CEFBEC20B70E96B1487E132F
file:c:\microchip\libero_soc_v2024.1\synplifypro\lib\generic\smartfusion2.v|io:i|time:1704384662|size:16415|exec:0|csum:9BAA6208AF4C76CF2C10809775E94DAF
file:dummy1.plg|io:o|time:1724398766|size:560|exec:0|csum:
file:..\dummy1.srm|io:o|time:1724398766|size:7766|exec:0|csum:
file:..\synlog\dummy1_fpga_mapper.srr|io:o|time:1724398766|size:22110|exec:0|csum:
file:c:\microchip\libero_soc_v2024.1\synplifypro\bin64\m_generic.exe|io:i|time:1704388032|size:52654080|exec:1|csum:7120A4CF8F847BC69C75A1CBBA41E49F
