INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:38:40 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.995ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/stq_addr_8_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.700ns  (clk rise@2.700ns - clk rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.452ns (30.908%)  route 3.246ns (69.092%))
  Logic Levels:           13  (CARRY4=6 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.183 - 2.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1533, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X14Y95         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/stq_addr_8_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y95         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/stq_addr_8_q_reg[1]/Q
                         net (fo=9, routed)           0.686     1.448    lsq1/handshake_lsq_lsq1_core/stq_addr_8_q[1]
    SLICE_X14Y89         LUT6 (Prop_lut6_I1_O)        0.043     1.491 r  lsq1/handshake_lsq_lsq1_core/mat_storeEn_INST_0_i_137/O
                         net (fo=1, routed)           0.000     1.491    lsq1/handshake_lsq_lsq1_core/mat_storeEn_INST_0_i_137_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.261     1.752 r  lsq1/handshake_lsq_lsq1_core/mat_storeEn_INST_0_i_128/CO[2]
                         net (fo=8, routed)           0.642     2.394    lsq1/handshake_lsq_lsq1_core/p_9_in295_in
    SLICE_X16Y98         LUT5 (Prop_lut5_I2_O)        0.122     2.516 r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[23]_i_21/O
                         net (fo=1, routed)           0.000     2.516    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[23]_i_21_n_0
    SLICE_X16Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     2.693 r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.693    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[23]_i_8_n_0
    SLICE_X16Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.743 r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.001     2.743    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[31]_i_15_n_0
    SLICE_X16Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.793 r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.793    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[31]_i_13_n_0
    SLICE_X16Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.843 r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.843    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[23]_i_9_n_0
    SLICE_X16Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     2.995 f  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[31]_i_14/O[1]
                         net (fo=1, routed)           0.251     3.246    lsq1/handshake_lsq_lsq1_core/TEMP_47_double_out1[17]
    SLICE_X17Y102        LUT6 (Prop_lut6_I1_O)        0.121     3.367 f  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[25]_i_3/O
                         net (fo=33, routed)          0.624     3.992    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[25]_i_3_n_0
    SLICE_X32Y99         LUT4 (Prop_lut4_I0_O)        0.043     4.035 r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[18]_i_6/O
                         net (fo=1, routed)           0.314     4.349    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[18]_i_6_n_0
    SLICE_X32Y99         LUT5 (Prop_lut5_I4_O)        0.043     4.392 r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[18]_i_5/O
                         net (fo=1, routed)           0.535     4.927    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[18]_i_5_n_0
    SLICE_X23Y102        LUT6 (Prop_lut6_I5_O)        0.043     4.970 r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[18]_i_3/O
                         net (fo=1, routed)           0.193     5.163    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[18]_i_3_n_0
    SLICE_X22Y102        LUT6 (Prop_lut6_I5_O)        0.043     5.206 r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[18]_i_1/O
                         net (fo=1, routed)           0.000     5.206    lsq1/handshake_lsq_lsq1_core/ldq_data_1_d[18]
    SLICE_X22Y102        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.700     2.700 r  
                                                      0.000     2.700 r  clk (IN)
                         net (fo=1533, unset)         0.483     3.183    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X22Y102        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[18]/C
                         clock pessimism              0.000     3.183    
                         clock uncertainty           -0.035     3.147    
    SLICE_X22Y102        FDRE (Setup_fdre_C_D)        0.064     3.211    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[18]
  -------------------------------------------------------------------
                         required time                          3.211    
                         arrival time                          -5.206    
  -------------------------------------------------------------------
                         slack                                 -1.995    




