Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,2
design__inferred_latch__count,0
design__instance__count,147
design__instance__area,1654.73
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00004239215195411816
power__switching__total,0.00001528491520730313
power__leakage__total,0.0000016981174439933966
power__total,0.00005937518653809093
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2500617561574914
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25168623453306627
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1336102100109035
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.21559799000777
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.133610
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25005975775599054
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2538471449337358
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6737763315765534
timing__setup__ws__corner:nom_slow_1p08V_125C,12.074495522970015
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.673776
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2500607014455881
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2525237868065311
timing__hold__ws__corner:nom_typ_1p20V_25C,0.33084722009583667
timing__setup__ws__corner:nom_typ_1p20V_25C,13.427622060975892
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.330847
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25005975775599054
clock__skew__worst_setup,0.25168623453306627
timing__hold__ws,0.1336102100109035
timing__setup__ws,12.074495522970015
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.133610
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,147
design__instance__area__stdcell,1654.73
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.0571751
design__instance__utilization__stdcell,0.0571751
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,1
design__instance__area__class:buffer,7.2576
design__instance__count__class:inverter,6
design__instance__area__class:inverter,32.6592
design__instance__count__class:sequential_cell,8
design__instance__area__class:sequential_cell,377.395
design__instance__count__class:multi_input_combinational_cell,106
design__instance__area__class:multi_input_combinational_cell,987.034
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,2348.38
design__violations,0
design__instance__count__class:timing_repair_buffer,23
design__instance__area__class:timing_repair_buffer,223.171
design__instance__count__class:clock_buffer,3
design__instance__area__class:clock_buffer,27.216
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,6
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,174
route__net__special,2
route__drc_errors__iter:0,57
route__wirelength__iter:0,2386
route__drc_errors__iter:1,15
route__wirelength__iter:1,2409
route__drc_errors__iter:2,31
route__wirelength__iter:2,2417
route__drc_errors__iter:3,5
route__wirelength__iter:3,2386
route__drc_errors__iter:4,0
route__wirelength__iter:4,2380
route__drc_errors,0
route__wirelength,2380
route__vias,833
route__vias__singlecut,833
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,116.5
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,8
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,8
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,8
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,8
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000574929
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000501313
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,6.79177E-7
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000501313
design_powergrid__voltage__worst,0.00000501313
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.00000574929
design_powergrid__drop__worst__net:VPWR,0.00000574929
design_powergrid__voltage__worst__net:VGND,0.00000501313
design_powergrid__drop__worst__net:VGND,0.00000501313
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,7.369999999999999952367203855108090948533572372980415821075439453125E-7
ir__drop__worst,0.0000057500000000000000044994390158148434011309291236102581024169921875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
