INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.srcs/sources_1/new/D_latch_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.srcs/sources_1/new/D_ff_behavior_neg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_ff_behavior_neg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.srcs/sources_1/new/D_ff_behavior.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_ff_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.srcs/sources_1/new/lab5_2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_2_2
WARNING: [VRFC 10-1315] redeclaration of ansi port Qa is not allowed [C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.srcs/sources_1/new/lab5_2_2.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.srcs/sim_1/new/lab5_2_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_2_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab3/lab5_2_2/lab5_2_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
