/*
 * swo.c
 *
 *  Created on: 10.10.2016
 *      Author: Erich Styger Local
 */

#include "swo.h"
#include <stdint.h>
#include "TraceRegisters.h"

/*!
 * \brief Sends a character over the SWO channel. See as well ITM_SendChar() in core_cm4.h
 * \param c Character to be sent
 * \param portNo SWO channel number, value in the range of 0 to 31
 */
void SWO_PrintChar(char c, uint8_t portNo)
{
    volatile int timeout;

    /* Check if Trace Control Register (ITM->TCR at 0xE0000E80) is set */
    if ((ITM->TCR&ITM_TCR_ITMENA_Msk) == 0)
    { /* check Trace Control Register if ITM trace is enabled*/
        return; /* not enabled? */
    }

    /* Check if the requested channel stimulus port (ITM->TER at 0xE0000E00) is enabled */
    if ((ITM->TER & (1ul<<portNo))==0)
    { /* check Trace Enable Register if requested port is enabled */
        return; /* requested port not enabled? */
    }

    timeout = 5000; /* arbitrary timeout value */
    while (ITM->PORT[portNo].u32 == 0)
    {
        /* Wait until STIMx is ready, then send data */
        timeout--;
        if (timeout==0)
        {
            return; /* not able to send */
        }
    }

#if 0 /* different version for Cortex-M3 needed? */
    ITM->PORT[portNo].u16 = 0x08 | (c<<8);
#else
    ITM->PORT[portNo].u8 = c; /* send data */
#endif
}

/*!
 * \brief Sends a string over SWO to the host
 * \param s String to send
 * \param portNumber Port number, 0-31, use 0 for normal debug strings
 */
void SWO_PrintString(const char *s, uint8_t portNumber)
{
    while (*s!='\0')
    {
        SWO_PrintChar(*s++, portNumber);
    }
}

/*!
 * \brief Initialize the SWO trace port for debug message printing
 * \param portBits Port bit mask to be configured
 * \param SWOSpeedHz SWO bus speed in Hz
 * \param cpuCoreFreqHz CPU core clock frequency in Hz
 */
void SWO_Init(uint32_t portBits, uint32_t SWOSpeedHz, uint32_t cpuCoreFreqHz)
{
    uint32_t SWOPrescaler = (cpuCoreFreqHz / SWOSpeedHz) - 1; /* SWOSpeedHz in Hz, note that cpuCoreFreqHz is expected to be match the CPU core clock */

    CoreDebug->DEMCR = CoreDebug_DEMCR_TRCENA_Msk; /* enable trace in core debug */
    *((volatile unsigned *)(ITM_BASE + 0x400F0)) = 0x00000002; /* "Selected PIN Protocol Register": Select which protocol to use for trace output (2: SWO NRZ, 1: SWO Manchester encoding) */
    *((volatile unsigned *)(ITM_BASE + 0x40010)) = SWOPrescaler; /* "Async Clock Prescaler Register". Scale the baud rate of the asynchronous output */
    *((volatile unsigned *)(ITM_BASE + 0x00FB0)) = 0xC5ACCE55; /* ITM Lock Access Register, C5ACCE55 enables more write access to Control Register 0xE00 :: 0xFFC */
    ITM->TCR = ITM_TCR_TraceBusID_Msk | ITM_TCR_SWOENA_Msk | ITM_TCR_SYNCENA_Msk | ITM_TCR_ITMENA_Msk; /* ITM Trace Control Register */
    ITM->TPR = ITM_TPR_PRIVMASK_Msk; /* ITM Trace Privilege Register */
    ITM->TER = portBits; /* ITM Trace Enable Register. Enabled tracing on stimulus ports. One bit per stimulus port. */
    *((volatile unsigned *)(ITM_BASE + 0x01000)) = 0x400003FE; /* DWT_CTRL */
    *((volatile unsigned *)(ITM_BASE + 0x40304)) = 0x00000100; /* Formatter and Flush Control Register */
}

/* EOF */
