module ram(ledsSaida, address, dataIn, writeEnable, clock);
   output[7:0] ledsSaida;
   input [7:0] dataIn;
   input [3:0] address;
   input writeEnable, clock;
   reg [7:0] mem [15:0];
	
	always @(posedge clock) begin
		if (writeEnable)
			mem[address] <= dataIn;
		else
			mem[address] <= mem[address];
		ledsSaida <= mem[address];
	end
endmodule