INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kawada/count/count.srcs/sources_1/imports/framing/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kawada/count/count.srcs/sim_1/imports/count/t_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_counter
