# Reading pref.tcl
# do Lab6P1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Error: ÊçÅÊï£Áç≥Ê§†‚Å≥Êï§Ê•ÆÊë•‡¥Æ
# 
#        Unable to replace existing ini file (modelsim.ini).  File can not be renamed.
# 
# vcom -93 -work work {H:/ECE2173/Lab6/Part1/BasicControl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:42:58 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work H:/ECE2173/Lab6/Part1/BasicControl.vhd 
# ** Error: (vcom-66) Execution of vlib.exe failed. Please check the error log for more details.
# End time: 09:42:58 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./Lab6P1_run_msim_rtl_vhdl.do line 8
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {H:/ECE2173/Lab6/Part1/BasicControl.vhd}"
# Load canceled
# Load canceled
