
Project3-Bank.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000977c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f8  0800990c  0800990c  0001990c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009b04  08009b04  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08009b04  08009b04  00019b04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009b0c  08009b0c  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009b0c  08009b0c  00019b0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009b10  08009b10  00019b10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08009b14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000071e8  20000078  08009b8c  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20007260  08009b8c  00027260  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001b198  00000000  00000000  000200eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003bd3  00000000  00000000  0003b283  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000017d8  00000000  00000000  0003ee58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001278  00000000  00000000  00040630  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00004a3d  00000000  00000000  000418a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001b827  00000000  00000000  000462e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000fda1a  00000000  00000000  00061b0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000068f4  00000000  00000000  0015f528  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  00165e1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080098f4 	.word	0x080098f4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	080098f4 	.word	0x080098f4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <init_breaker>:
uint32_t* random2;
uint32_t* random3;



void init_breaker(void){
 800057c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800057e:	b09d      	sub	sp, #116	; 0x74
 8000580:	af04      	add	r7, sp, #16

	//What time the variable for going on break will be assigned
	breaker.start_break[0] = 0;
 8000582:	4bbc      	ldr	r3, [pc, #752]	; (8000874 <init_breaker+0x2f8>)
 8000584:	2200      	movs	r2, #0
 8000586:	601a      	str	r2, [r3, #0]
	breaker.start_break[1] = 0;
 8000588:	4bba      	ldr	r3, [pc, #744]	; (8000874 <init_breaker+0x2f8>)
 800058a:	2200      	movs	r2, #0
 800058c:	605a      	str	r2, [r3, #4]
	//Duration of the assigned break;
	HAL_RNG_GenerateRandomNumber(&hrng,random1);
 800058e:	4bba      	ldr	r3, [pc, #744]	; (8000878 <init_breaker+0x2fc>)
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	4619      	mov	r1, r3
 8000594:	48b9      	ldr	r0, [pc, #740]	; (800087c <init_breaker+0x300>)
 8000596:	f004 f9aa 	bl	80048ee <HAL_RNG_GenerateRandomNumber>
	WallClock temp_clock1 = { .hour = 9, .minute = (30 + (*random1 - 30) % 31), .second = (*random1 % 60)};
 800059a:	2309      	movs	r3, #9
 800059c:	657b      	str	r3, [r7, #84]	; 0x54
 800059e:	4bb6      	ldr	r3, [pc, #728]	; (8000878 <init_breaker+0x2fc>)
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	f1a3 011e 	sub.w	r1, r3, #30
 80005a8:	4bb5      	ldr	r3, [pc, #724]	; (8000880 <init_breaker+0x304>)
 80005aa:	fba3 2301 	umull	r2, r3, r3, r1
 80005ae:	1aca      	subs	r2, r1, r3
 80005b0:	0852      	lsrs	r2, r2, #1
 80005b2:	4413      	add	r3, r2
 80005b4:	091a      	lsrs	r2, r3, #4
 80005b6:	4613      	mov	r3, r2
 80005b8:	015b      	lsls	r3, r3, #5
 80005ba:	1a9b      	subs	r3, r3, r2
 80005bc:	1aca      	subs	r2, r1, r3
 80005be:	f102 031e 	add.w	r3, r2, #30
 80005c2:	65bb      	str	r3, [r7, #88]	; 0x58
 80005c4:	4bac      	ldr	r3, [pc, #688]	; (8000878 <init_breaker+0x2fc>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	6819      	ldr	r1, [r3, #0]
 80005ca:	4bae      	ldr	r3, [pc, #696]	; (8000884 <init_breaker+0x308>)
 80005cc:	fba3 2301 	umull	r2, r3, r3, r1
 80005d0:	095a      	lsrs	r2, r3, #5
 80005d2:	4613      	mov	r3, r2
 80005d4:	011b      	lsls	r3, r3, #4
 80005d6:	1a9b      	subs	r3, r3, r2
 80005d8:	009b      	lsls	r3, r3, #2
 80005da:	1aca      	subs	r2, r1, r3
 80005dc:	4613      	mov	r3, r2
 80005de:	65fb      	str	r3, [r7, #92]	; 0x5c
	WallClock temp_clock11 = { .hour = 0, .minute = (*random1 % 5), .second = (*random1 % 60)};
 80005e0:	2300      	movs	r3, #0
 80005e2:	64bb      	str	r3, [r7, #72]	; 0x48
 80005e4:	4ba4      	ldr	r3, [pc, #656]	; (8000878 <init_breaker+0x2fc>)
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	6819      	ldr	r1, [r3, #0]
 80005ea:	4ba7      	ldr	r3, [pc, #668]	; (8000888 <init_breaker+0x30c>)
 80005ec:	fba3 2301 	umull	r2, r3, r3, r1
 80005f0:	089a      	lsrs	r2, r3, #2
 80005f2:	4613      	mov	r3, r2
 80005f4:	009b      	lsls	r3, r3, #2
 80005f6:	4413      	add	r3, r2
 80005f8:	1aca      	subs	r2, r1, r3
 80005fa:	4613      	mov	r3, r2
 80005fc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80005fe:	4b9e      	ldr	r3, [pc, #632]	; (8000878 <init_breaker+0x2fc>)
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	6819      	ldr	r1, [r3, #0]
 8000604:	4b9f      	ldr	r3, [pc, #636]	; (8000884 <init_breaker+0x308>)
 8000606:	fba3 2301 	umull	r2, r3, r3, r1
 800060a:	095a      	lsrs	r2, r3, #5
 800060c:	4613      	mov	r3, r2
 800060e:	011b      	lsls	r3, r3, #4
 8000610:	1a9b      	subs	r3, r3, r2
 8000612:	009b      	lsls	r3, r3, #2
 8000614:	1aca      	subs	r2, r1, r3
 8000616:	4613      	mov	r3, r2
 8000618:	653b      	str	r3, [r7, #80]	; 0x50
	breaker.break_time1 = add_clocks(breaker.break_time1,temp_clock1);
 800061a:	4e96      	ldr	r6, [pc, #600]	; (8000874 <init_breaker+0x2f8>)
 800061c:	f107 0508 	add.w	r5, r7, #8
 8000620:	4b94      	ldr	r3, [pc, #592]	; (8000874 <init_breaker+0x2f8>)
 8000622:	607b      	str	r3, [r7, #4]
 8000624:	466c      	mov	r4, sp
 8000626:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800062a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800062e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	330c      	adds	r3, #12
 8000636:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000638:	4628      	mov	r0, r5
 800063a:	f000 fbe1 	bl	8000e00 <add_clocks>
 800063e:	f106 030c 	add.w	r3, r6, #12
 8000642:	f107 0208 	add.w	r2, r7, #8
 8000646:	ca07      	ldmia	r2, {r0, r1, r2}
 8000648:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	breaker.break_duration1 = add_clocks(breaker.break_duration1,temp_clock11);
 800064c:	4e89      	ldr	r6, [pc, #548]	; (8000874 <init_breaker+0x2f8>)
 800064e:	f107 0508 	add.w	r5, r7, #8
 8000652:	4b88      	ldr	r3, [pc, #544]	; (8000874 <init_breaker+0x2f8>)
 8000654:	607b      	str	r3, [r7, #4]
 8000656:	466c      	mov	r4, sp
 8000658:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800065c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000660:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	3318      	adds	r3, #24
 8000668:	cb0e      	ldmia	r3, {r1, r2, r3}
 800066a:	4628      	mov	r0, r5
 800066c:	f000 fbc8 	bl	8000e00 <add_clocks>
 8000670:	f106 0318 	add.w	r3, r6, #24
 8000674:	f107 0208 	add.w	r2, r7, #8
 8000678:	ca07      	ldmia	r2, {r0, r1, r2}
 800067a:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	//What time the variable for going on break will be assigned
	breaker.start_break[2] = 0;
 800067e:	4b7d      	ldr	r3, [pc, #500]	; (8000874 <init_breaker+0x2f8>)
 8000680:	2200      	movs	r2, #0
 8000682:	609a      	str	r2, [r3, #8]
	//Duration of the assigned break;
	HAL_RNG_GenerateRandomNumber(&hrng,random2);
 8000684:	4b81      	ldr	r3, [pc, #516]	; (800088c <init_breaker+0x310>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	4619      	mov	r1, r3
 800068a:	487c      	ldr	r0, [pc, #496]	; (800087c <init_breaker+0x300>)
 800068c:	f004 f92f 	bl	80048ee <HAL_RNG_GenerateRandomNumber>
	WallClock temp_clock2 = { .hour = 9, .minute = (30 + (*random2 - 30) % 31), .second = (*random2 % 60)};
 8000690:	2309      	movs	r3, #9
 8000692:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000694:	4b7d      	ldr	r3, [pc, #500]	; (800088c <init_breaker+0x310>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	f1a3 011e 	sub.w	r1, r3, #30
 800069e:	4b78      	ldr	r3, [pc, #480]	; (8000880 <init_breaker+0x304>)
 80006a0:	fba3 2301 	umull	r2, r3, r3, r1
 80006a4:	1aca      	subs	r2, r1, r3
 80006a6:	0852      	lsrs	r2, r2, #1
 80006a8:	4413      	add	r3, r2
 80006aa:	091a      	lsrs	r2, r3, #4
 80006ac:	4613      	mov	r3, r2
 80006ae:	015b      	lsls	r3, r3, #5
 80006b0:	1a9b      	subs	r3, r3, r2
 80006b2:	1aca      	subs	r2, r1, r3
 80006b4:	f102 031e 	add.w	r3, r2, #30
 80006b8:	643b      	str	r3, [r7, #64]	; 0x40
 80006ba:	4b74      	ldr	r3, [pc, #464]	; (800088c <init_breaker+0x310>)
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	6819      	ldr	r1, [r3, #0]
 80006c0:	4b70      	ldr	r3, [pc, #448]	; (8000884 <init_breaker+0x308>)
 80006c2:	fba3 2301 	umull	r2, r3, r3, r1
 80006c6:	095a      	lsrs	r2, r3, #5
 80006c8:	4613      	mov	r3, r2
 80006ca:	011b      	lsls	r3, r3, #4
 80006cc:	1a9b      	subs	r3, r3, r2
 80006ce:	009b      	lsls	r3, r3, #2
 80006d0:	1aca      	subs	r2, r1, r3
 80006d2:	4613      	mov	r3, r2
 80006d4:	647b      	str	r3, [r7, #68]	; 0x44
	WallClock temp_clock22 = { .hour = 0, .minute = (*random2 % 5), .second = (*random2 % 60)};
 80006d6:	2300      	movs	r3, #0
 80006d8:	633b      	str	r3, [r7, #48]	; 0x30
 80006da:	4b6c      	ldr	r3, [pc, #432]	; (800088c <init_breaker+0x310>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	6819      	ldr	r1, [r3, #0]
 80006e0:	4b69      	ldr	r3, [pc, #420]	; (8000888 <init_breaker+0x30c>)
 80006e2:	fba3 2301 	umull	r2, r3, r3, r1
 80006e6:	089a      	lsrs	r2, r3, #2
 80006e8:	4613      	mov	r3, r2
 80006ea:	009b      	lsls	r3, r3, #2
 80006ec:	4413      	add	r3, r2
 80006ee:	1aca      	subs	r2, r1, r3
 80006f0:	4613      	mov	r3, r2
 80006f2:	637b      	str	r3, [r7, #52]	; 0x34
 80006f4:	4b65      	ldr	r3, [pc, #404]	; (800088c <init_breaker+0x310>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	6819      	ldr	r1, [r3, #0]
 80006fa:	4b62      	ldr	r3, [pc, #392]	; (8000884 <init_breaker+0x308>)
 80006fc:	fba3 2301 	umull	r2, r3, r3, r1
 8000700:	095a      	lsrs	r2, r3, #5
 8000702:	4613      	mov	r3, r2
 8000704:	011b      	lsls	r3, r3, #4
 8000706:	1a9b      	subs	r3, r3, r2
 8000708:	009b      	lsls	r3, r3, #2
 800070a:	1aca      	subs	r2, r1, r3
 800070c:	4613      	mov	r3, r2
 800070e:	63bb      	str	r3, [r7, #56]	; 0x38
	breaker.break_time2 = add_clocks(breaker.break_time2,temp_clock2);
 8000710:	4e58      	ldr	r6, [pc, #352]	; (8000874 <init_breaker+0x2f8>)
 8000712:	f107 0508 	add.w	r5, r7, #8
 8000716:	4b57      	ldr	r3, [pc, #348]	; (8000874 <init_breaker+0x2f8>)
 8000718:	607b      	str	r3, [r7, #4]
 800071a:	466c      	mov	r4, sp
 800071c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000720:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000724:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	3324      	adds	r3, #36	; 0x24
 800072c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800072e:	4628      	mov	r0, r5
 8000730:	f000 fb66 	bl	8000e00 <add_clocks>
 8000734:	f106 0324 	add.w	r3, r6, #36	; 0x24
 8000738:	f107 0208 	add.w	r2, r7, #8
 800073c:	ca07      	ldmia	r2, {r0, r1, r2}
 800073e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	breaker.break_duration2 = add_clocks(breaker.break_duration2,temp_clock22);
 8000742:	4e4c      	ldr	r6, [pc, #304]	; (8000874 <init_breaker+0x2f8>)
 8000744:	f107 0508 	add.w	r5, r7, #8
 8000748:	4b4a      	ldr	r3, [pc, #296]	; (8000874 <init_breaker+0x2f8>)
 800074a:	607b      	str	r3, [r7, #4]
 800074c:	466c      	mov	r4, sp
 800074e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000752:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000756:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	3330      	adds	r3, #48	; 0x30
 800075e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000760:	4628      	mov	r0, r5
 8000762:	f000 fb4d 	bl	8000e00 <add_clocks>
 8000766:	f106 0330 	add.w	r3, r6, #48	; 0x30
 800076a:	f107 0208 	add.w	r2, r7, #8
 800076e:	ca07      	ldmia	r2, {r0, r1, r2}
 8000770:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	//What time the variable for going on break will be assigned
	breaker.start_break[3] = 0;
 8000774:	4b3f      	ldr	r3, [pc, #252]	; (8000874 <init_breaker+0x2f8>)
 8000776:	2200      	movs	r2, #0
 8000778:	60da      	str	r2, [r3, #12]
	//Duration of the assigned break;
	HAL_RNG_GenerateRandomNumber(&hrng,random3);
 800077a:	4b45      	ldr	r3, [pc, #276]	; (8000890 <init_breaker+0x314>)
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	4619      	mov	r1, r3
 8000780:	483e      	ldr	r0, [pc, #248]	; (800087c <init_breaker+0x300>)
 8000782:	f004 f8b4 	bl	80048ee <HAL_RNG_GenerateRandomNumber>
	WallClock temp_clock3 = { .hour = 9, .minute = (30 + (*random3 - 30) % 31), .second = (*random3 % 60)};
 8000786:	2309      	movs	r3, #9
 8000788:	627b      	str	r3, [r7, #36]	; 0x24
 800078a:	4b41      	ldr	r3, [pc, #260]	; (8000890 <init_breaker+0x314>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	f1a3 011e 	sub.w	r1, r3, #30
 8000794:	4b3a      	ldr	r3, [pc, #232]	; (8000880 <init_breaker+0x304>)
 8000796:	fba3 2301 	umull	r2, r3, r3, r1
 800079a:	1aca      	subs	r2, r1, r3
 800079c:	0852      	lsrs	r2, r2, #1
 800079e:	4413      	add	r3, r2
 80007a0:	091a      	lsrs	r2, r3, #4
 80007a2:	4613      	mov	r3, r2
 80007a4:	015b      	lsls	r3, r3, #5
 80007a6:	1a9b      	subs	r3, r3, r2
 80007a8:	1aca      	subs	r2, r1, r3
 80007aa:	f102 031e 	add.w	r3, r2, #30
 80007ae:	62bb      	str	r3, [r7, #40]	; 0x28
 80007b0:	4b37      	ldr	r3, [pc, #220]	; (8000890 <init_breaker+0x314>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	6819      	ldr	r1, [r3, #0]
 80007b6:	4b33      	ldr	r3, [pc, #204]	; (8000884 <init_breaker+0x308>)
 80007b8:	fba3 2301 	umull	r2, r3, r3, r1
 80007bc:	095a      	lsrs	r2, r3, #5
 80007be:	4613      	mov	r3, r2
 80007c0:	011b      	lsls	r3, r3, #4
 80007c2:	1a9b      	subs	r3, r3, r2
 80007c4:	009b      	lsls	r3, r3, #2
 80007c6:	1aca      	subs	r2, r1, r3
 80007c8:	4613      	mov	r3, r2
 80007ca:	62fb      	str	r3, [r7, #44]	; 0x2c
	WallClock temp_clock33 = { .hour = 0, .minute = (*random3 % 5), .second = (*random3 % 60)};
 80007cc:	2300      	movs	r3, #0
 80007ce:	61bb      	str	r3, [r7, #24]
 80007d0:	4b2f      	ldr	r3, [pc, #188]	; (8000890 <init_breaker+0x314>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	6819      	ldr	r1, [r3, #0]
 80007d6:	4b2c      	ldr	r3, [pc, #176]	; (8000888 <init_breaker+0x30c>)
 80007d8:	fba3 2301 	umull	r2, r3, r3, r1
 80007dc:	089a      	lsrs	r2, r3, #2
 80007de:	4613      	mov	r3, r2
 80007e0:	009b      	lsls	r3, r3, #2
 80007e2:	4413      	add	r3, r2
 80007e4:	1aca      	subs	r2, r1, r3
 80007e6:	4613      	mov	r3, r2
 80007e8:	61fb      	str	r3, [r7, #28]
 80007ea:	4b29      	ldr	r3, [pc, #164]	; (8000890 <init_breaker+0x314>)
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	6819      	ldr	r1, [r3, #0]
 80007f0:	4b24      	ldr	r3, [pc, #144]	; (8000884 <init_breaker+0x308>)
 80007f2:	fba3 2301 	umull	r2, r3, r3, r1
 80007f6:	095a      	lsrs	r2, r3, #5
 80007f8:	4613      	mov	r3, r2
 80007fa:	011b      	lsls	r3, r3, #4
 80007fc:	1a9b      	subs	r3, r3, r2
 80007fe:	009b      	lsls	r3, r3, #2
 8000800:	1aca      	subs	r2, r1, r3
 8000802:	4613      	mov	r3, r2
 8000804:	623b      	str	r3, [r7, #32]
	breaker.break_time3 = add_clocks(breaker.break_time3,temp_clock3);
 8000806:	4e1b      	ldr	r6, [pc, #108]	; (8000874 <init_breaker+0x2f8>)
 8000808:	f107 0508 	add.w	r5, r7, #8
 800080c:	4b19      	ldr	r3, [pc, #100]	; (8000874 <init_breaker+0x2f8>)
 800080e:	607b      	str	r3, [r7, #4]
 8000810:	466c      	mov	r4, sp
 8000812:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000816:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800081a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	333c      	adds	r3, #60	; 0x3c
 8000822:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000824:	4628      	mov	r0, r5
 8000826:	f000 faeb 	bl	8000e00 <add_clocks>
 800082a:	f106 033c 	add.w	r3, r6, #60	; 0x3c
 800082e:	f107 0208 	add.w	r2, r7, #8
 8000832:	ca07      	ldmia	r2, {r0, r1, r2}
 8000834:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	breaker.break_duration3 =  add_clocks(breaker.break_duration3,temp_clock33);
 8000838:	4e0e      	ldr	r6, [pc, #56]	; (8000874 <init_breaker+0x2f8>)
 800083a:	f107 0508 	add.w	r5, r7, #8
 800083e:	4b0d      	ldr	r3, [pc, #52]	; (8000874 <init_breaker+0x2f8>)
 8000840:	607b      	str	r3, [r7, #4]
 8000842:	466c      	mov	r4, sp
 8000844:	f107 0318 	add.w	r3, r7, #24
 8000848:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800084c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	3348      	adds	r3, #72	; 0x48
 8000854:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000856:	4628      	mov	r0, r5
 8000858:	f000 fad2 	bl	8000e00 <add_clocks>
 800085c:	f106 0348 	add.w	r3, r6, #72	; 0x48
 8000860:	f107 0208 	add.w	r2, r7, #8
 8000864:	ca07      	ldmia	r2, {r0, r1, r2}
 8000866:	e883 0007 	stmia.w	r3, {r0, r1, r2}
}
 800086a:	bf00      	nop
 800086c:	3764      	adds	r7, #100	; 0x64
 800086e:	46bd      	mov	sp, r7
 8000870:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000872:	bf00      	nop
 8000874:	20000094 	.word	0x20000094
 8000878:	200000e8 	.word	0x200000e8
 800087c:	200002b8 	.word	0x200002b8
 8000880:	08421085 	.word	0x08421085
 8000884:	88888889 	.word	0x88888889
 8000888:	cccccccd 	.word	0xcccccccd
 800088c:	200000ec 	.word	0x200000ec
 8000890:	200000f0 	.word	0x200000f0

08000894 <run_breaker>:

void run_breaker(){
 8000894:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000896:	b09d      	sub	sp, #116	; 0x74
 8000898:	af04      	add	r7, sp, #16
	if(breaker.break_time1.hour == 0){
 800089a:	4bbd      	ldr	r3, [pc, #756]	; (8000b90 <run_breaker+0x2fc>)
 800089c:	68db      	ldr	r3, [r3, #12]
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d102      	bne.n	80008a8 <run_breaker+0x14>
		breaker.break_time1.hour = 9;
 80008a2:	4bbb      	ldr	r3, [pc, #748]	; (8000b90 <run_breaker+0x2fc>)
 80008a4:	2209      	movs	r2, #9
 80008a6:	60da      	str	r2, [r3, #12]
	}
	if((!HAL_GPIO_ReadPin(Switch1_GPIO_Port, Switch1_Pin)) == 1 ){
 80008a8:	2102      	movs	r1, #2
 80008aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008ae:	f002 fc77 	bl	80031a0 <HAL_GPIO_ReadPin>
 80008b2:	4603      	mov	r3, r0
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d103      	bne.n	80008c0 <run_breaker+0x2c>
			  tellers[1].take_break = 1;
 80008b8:	4bb6      	ldr	r3, [pc, #728]	; (8000b94 <run_breaker+0x300>)
 80008ba:	2201      	movs	r2, #1
 80008bc:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
	}
	if((!HAL_GPIO_ReadPin(Switch2_GPIO_Port, Switch2_Pin)) == 1 ){
 80008c0:	2110      	movs	r1, #16
 80008c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008c6:	f002 fc6b 	bl	80031a0 <HAL_GPIO_ReadPin>
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d103      	bne.n	80008d8 <run_breaker+0x44>
			  tellers[2].take_break = 2;
 80008d0:	4bb0      	ldr	r3, [pc, #704]	; (8000b94 <run_breaker+0x300>)
 80008d2:	2202      	movs	r2, #2
 80008d4:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
	}
	if((!HAL_GPIO_ReadPin(Switch3_GPIO_Port, Switch2_Pin)) == 1 ){
 80008d8:	2110      	movs	r1, #16
 80008da:	48af      	ldr	r0, [pc, #700]	; (8000b98 <run_breaker+0x304>)
 80008dc:	f002 fc60 	bl	80031a0 <HAL_GPIO_ReadPin>
 80008e0:	4603      	mov	r3, r0
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d103      	bne.n	80008ee <run_breaker+0x5a>
			  tellers[3].take_break = 3;
 80008e6:	4bab      	ldr	r3, [pc, #684]	; (8000b94 <run_breaker+0x300>)
 80008e8:	2203      	movs	r2, #3
 80008ea:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
	}
	if(clock_compare(Clock, breaker.break_time1) == 1){
 80008ee:	4ba8      	ldr	r3, [pc, #672]	; (8000b90 <run_breaker+0x2fc>)
 80008f0:	4aaa      	ldr	r2, [pc, #680]	; (8000b9c <run_breaker+0x308>)
 80008f2:	466c      	mov	r4, sp
 80008f4:	f103 0110 	add.w	r1, r3, #16
 80008f8:	c903      	ldmia	r1, {r0, r1}
 80008fa:	e884 0003 	stmia.w	r4, {r0, r1}
 80008fe:	68db      	ldr	r3, [r3, #12]
 8000900:	ca07      	ldmia	r2, {r0, r1, r2}
 8000902:	f000 fab7 	bl	8000e74 <clock_compare>
 8000906:	4603      	mov	r3, r0
 8000908:	2b01      	cmp	r3, #1
 800090a:	d103      	bne.n	8000914 <run_breaker+0x80>
		tellers[1].take_break = 1;
 800090c:	4ba1      	ldr	r3, [pc, #644]	; (8000b94 <run_breaker+0x300>)
 800090e:	2201      	movs	r2, #1
 8000910:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
	}
	if(clock_compare(Clock, breaker.break_time2) == 1){
 8000914:	4b9e      	ldr	r3, [pc, #632]	; (8000b90 <run_breaker+0x2fc>)
 8000916:	4aa1      	ldr	r2, [pc, #644]	; (8000b9c <run_breaker+0x308>)
 8000918:	466c      	mov	r4, sp
 800091a:	f103 0128 	add.w	r1, r3, #40	; 0x28
 800091e:	c903      	ldmia	r1, {r0, r1}
 8000920:	e884 0003 	stmia.w	r4, {r0, r1}
 8000924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000926:	ca07      	ldmia	r2, {r0, r1, r2}
 8000928:	f000 faa4 	bl	8000e74 <clock_compare>
 800092c:	4603      	mov	r3, r0
 800092e:	2b01      	cmp	r3, #1
 8000930:	d103      	bne.n	800093a <run_breaker+0xa6>
		tellers[2].take_break = 1;
 8000932:	4b98      	ldr	r3, [pc, #608]	; (8000b94 <run_breaker+0x300>)
 8000934:	2201      	movs	r2, #1
 8000936:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
	}
	if(clock_compare(Clock, breaker.break_time3) == 1){
 800093a:	4b95      	ldr	r3, [pc, #596]	; (8000b90 <run_breaker+0x2fc>)
 800093c:	4a97      	ldr	r2, [pc, #604]	; (8000b9c <run_breaker+0x308>)
 800093e:	466c      	mov	r4, sp
 8000940:	f103 0140 	add.w	r1, r3, #64	; 0x40
 8000944:	c903      	ldmia	r1, {r0, r1}
 8000946:	e884 0003 	stmia.w	r4, {r0, r1}
 800094a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800094c:	ca07      	ldmia	r2, {r0, r1, r2}
 800094e:	f000 fa91 	bl	8000e74 <clock_compare>
 8000952:	4603      	mov	r3, r0
 8000954:	2b01      	cmp	r3, #1
 8000956:	d103      	bne.n	8000960 <run_breaker+0xcc>
		tellers[3].take_break = 1;
 8000958:	4b8e      	ldr	r3, [pc, #568]	; (8000b94 <run_breaker+0x300>)
 800095a:	2201      	movs	r2, #1
 800095c:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
	}
	if(breaker.start_break[1] == 1){
 8000960:	4b8b      	ldr	r3, [pc, #556]	; (8000b90 <run_breaker+0x2fc>)
 8000962:	685b      	ldr	r3, [r3, #4]
 8000964:	2b01      	cmp	r3, #1
 8000966:	f040 8094 	bne.w	8000a92 <run_breaker+0x1fe>
		breaker.start_break[1] = 0;
 800096a:	4b89      	ldr	r3, [pc, #548]	; (8000b90 <run_breaker+0x2fc>)
 800096c:	2200      	movs	r2, #0
 800096e:	605a      	str	r2, [r3, #4]
		HAL_RNG_Init(&hrng);
 8000970:	488b      	ldr	r0, [pc, #556]	; (8000ba0 <run_breaker+0x30c>)
 8000972:	f003 ff65 	bl	8004840 <HAL_RNG_Init>
		HAL_RNG_GenerateRandomNumber(&hrng,random1);
 8000976:	4b8b      	ldr	r3, [pc, #556]	; (8000ba4 <run_breaker+0x310>)
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	4619      	mov	r1, r3
 800097c:	4888      	ldr	r0, [pc, #544]	; (8000ba0 <run_breaker+0x30c>)
 800097e:	f003 ffb6 	bl	80048ee <HAL_RNG_GenerateRandomNumber>
		WallClock temp_clock1 = { .hour = 0, .minute = (30 + (*random1 - 30) % 31), .second = (*random1 % 60)};
 8000982:	2300      	movs	r3, #0
 8000984:	657b      	str	r3, [r7, #84]	; 0x54
 8000986:	4b87      	ldr	r3, [pc, #540]	; (8000ba4 <run_breaker+0x310>)
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	f1a3 011e 	sub.w	r1, r3, #30
 8000990:	4b85      	ldr	r3, [pc, #532]	; (8000ba8 <run_breaker+0x314>)
 8000992:	fba3 2301 	umull	r2, r3, r3, r1
 8000996:	1aca      	subs	r2, r1, r3
 8000998:	0852      	lsrs	r2, r2, #1
 800099a:	4413      	add	r3, r2
 800099c:	091a      	lsrs	r2, r3, #4
 800099e:	4613      	mov	r3, r2
 80009a0:	015b      	lsls	r3, r3, #5
 80009a2:	1a9b      	subs	r3, r3, r2
 80009a4:	1aca      	subs	r2, r1, r3
 80009a6:	f102 031e 	add.w	r3, r2, #30
 80009aa:	65bb      	str	r3, [r7, #88]	; 0x58
 80009ac:	4b7d      	ldr	r3, [pc, #500]	; (8000ba4 <run_breaker+0x310>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	6819      	ldr	r1, [r3, #0]
 80009b2:	4b7e      	ldr	r3, [pc, #504]	; (8000bac <run_breaker+0x318>)
 80009b4:	fba3 2301 	umull	r2, r3, r3, r1
 80009b8:	095a      	lsrs	r2, r3, #5
 80009ba:	4613      	mov	r3, r2
 80009bc:	011b      	lsls	r3, r3, #4
 80009be:	1a9b      	subs	r3, r3, r2
 80009c0:	009b      	lsls	r3, r3, #2
 80009c2:	1aca      	subs	r2, r1, r3
 80009c4:	4613      	mov	r3, r2
 80009c6:	65fb      	str	r3, [r7, #92]	; 0x5c
		WallClock temp_clock11 = { .hour = 0, .minute = (*random1 % 5), .second = (*random1 % 60)};
 80009c8:	2300      	movs	r3, #0
 80009ca:	64bb      	str	r3, [r7, #72]	; 0x48
 80009cc:	4b75      	ldr	r3, [pc, #468]	; (8000ba4 <run_breaker+0x310>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	6819      	ldr	r1, [r3, #0]
 80009d2:	4b77      	ldr	r3, [pc, #476]	; (8000bb0 <run_breaker+0x31c>)
 80009d4:	fba3 2301 	umull	r2, r3, r3, r1
 80009d8:	089a      	lsrs	r2, r3, #2
 80009da:	4613      	mov	r3, r2
 80009dc:	009b      	lsls	r3, r3, #2
 80009de:	4413      	add	r3, r2
 80009e0:	1aca      	subs	r2, r1, r3
 80009e2:	4613      	mov	r3, r2
 80009e4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80009e6:	4b6f      	ldr	r3, [pc, #444]	; (8000ba4 <run_breaker+0x310>)
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	6819      	ldr	r1, [r3, #0]
 80009ec:	4b6f      	ldr	r3, [pc, #444]	; (8000bac <run_breaker+0x318>)
 80009ee:	fba3 2301 	umull	r2, r3, r3, r1
 80009f2:	095a      	lsrs	r2, r3, #5
 80009f4:	4613      	mov	r3, r2
 80009f6:	011b      	lsls	r3, r3, #4
 80009f8:	1a9b      	subs	r3, r3, r2
 80009fa:	009b      	lsls	r3, r3, #2
 80009fc:	1aca      	subs	r2, r1, r3
 80009fe:	4613      	mov	r3, r2
 8000a00:	653b      	str	r3, [r7, #80]	; 0x50
		breaker.break_time1 = add_clocks(breaker.break_time1,Clock);
 8000a02:	4d63      	ldr	r5, [pc, #396]	; (8000b90 <run_breaker+0x2fc>)
 8000a04:	f107 0408 	add.w	r4, r7, #8
 8000a08:	4e61      	ldr	r6, [pc, #388]	; (8000b90 <run_breaker+0x2fc>)
 8000a0a:	4a64      	ldr	r2, [pc, #400]	; (8000b9c <run_breaker+0x308>)
 8000a0c:	466b      	mov	r3, sp
 8000a0e:	ca07      	ldmia	r2, {r0, r1, r2}
 8000a10:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000a14:	f106 030c 	add.w	r3, r6, #12
 8000a18:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000a1a:	4620      	mov	r0, r4
 8000a1c:	f000 f9f0 	bl	8000e00 <add_clocks>
 8000a20:	f105 030c 	add.w	r3, r5, #12
 8000a24:	f107 0208 	add.w	r2, r7, #8
 8000a28:	ca07      	ldmia	r2, {r0, r1, r2}
 8000a2a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		breaker.break_time1 = add_clocks(breaker.break_time1,temp_clock1);
 8000a2e:	4e58      	ldr	r6, [pc, #352]	; (8000b90 <run_breaker+0x2fc>)
 8000a30:	f107 0508 	add.w	r5, r7, #8
 8000a34:	4b56      	ldr	r3, [pc, #344]	; (8000b90 <run_breaker+0x2fc>)
 8000a36:	607b      	str	r3, [r7, #4]
 8000a38:	466c      	mov	r4, sp
 8000a3a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000a3e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000a42:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	330c      	adds	r3, #12
 8000a4a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000a4c:	4628      	mov	r0, r5
 8000a4e:	f000 f9d7 	bl	8000e00 <add_clocks>
 8000a52:	f106 030c 	add.w	r3, r6, #12
 8000a56:	f107 0208 	add.w	r2, r7, #8
 8000a5a:	ca07      	ldmia	r2, {r0, r1, r2}
 8000a5c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		breaker.break_duration1 = add_clocks(breaker.break_duration1,temp_clock11);
 8000a60:	4e4b      	ldr	r6, [pc, #300]	; (8000b90 <run_breaker+0x2fc>)
 8000a62:	f107 0508 	add.w	r5, r7, #8
 8000a66:	4b4a      	ldr	r3, [pc, #296]	; (8000b90 <run_breaker+0x2fc>)
 8000a68:	607b      	str	r3, [r7, #4]
 8000a6a:	466c      	mov	r4, sp
 8000a6c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000a70:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000a74:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	3318      	adds	r3, #24
 8000a7c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000a7e:	4628      	mov	r0, r5
 8000a80:	f000 f9be 	bl	8000e00 <add_clocks>
 8000a84:	f106 0318 	add.w	r3, r6, #24
 8000a88:	f107 0208 	add.w	r2, r7, #8
 8000a8c:	ca07      	ldmia	r2, {r0, r1, r2}
 8000a8e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	}
	if(breaker.start_break[2] == 1){
 8000a92:	4b3f      	ldr	r3, [pc, #252]	; (8000b90 <run_breaker+0x2fc>)
 8000a94:	689b      	ldr	r3, [r3, #8]
 8000a96:	2b01      	cmp	r3, #1
 8000a98:	f040 80aa 	bne.w	8000bf0 <run_breaker+0x35c>
		breaker.start_break[2] = 0;
 8000a9c:	4b3c      	ldr	r3, [pc, #240]	; (8000b90 <run_breaker+0x2fc>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	609a      	str	r2, [r3, #8]
		HAL_RNG_Init(&hrng);
 8000aa2:	483f      	ldr	r0, [pc, #252]	; (8000ba0 <run_breaker+0x30c>)
 8000aa4:	f003 fecc 	bl	8004840 <HAL_RNG_Init>
		HAL_RNG_GenerateRandomNumber(&hrng,random2);
 8000aa8:	4b42      	ldr	r3, [pc, #264]	; (8000bb4 <run_breaker+0x320>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	4619      	mov	r1, r3
 8000aae:	483c      	ldr	r0, [pc, #240]	; (8000ba0 <run_breaker+0x30c>)
 8000ab0:	f003 ff1d 	bl	80048ee <HAL_RNG_GenerateRandomNumber>
		WallClock temp_clock2 = { .hour = 0, .minute = (30 + (*random2 - 30) % 31), .second = (*random2 % 60)};
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000ab8:	4b3e      	ldr	r3, [pc, #248]	; (8000bb4 <run_breaker+0x320>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	f1a3 011e 	sub.w	r1, r3, #30
 8000ac2:	4b39      	ldr	r3, [pc, #228]	; (8000ba8 <run_breaker+0x314>)
 8000ac4:	fba3 2301 	umull	r2, r3, r3, r1
 8000ac8:	1aca      	subs	r2, r1, r3
 8000aca:	0852      	lsrs	r2, r2, #1
 8000acc:	4413      	add	r3, r2
 8000ace:	091a      	lsrs	r2, r3, #4
 8000ad0:	4613      	mov	r3, r2
 8000ad2:	015b      	lsls	r3, r3, #5
 8000ad4:	1a9b      	subs	r3, r3, r2
 8000ad6:	1aca      	subs	r2, r1, r3
 8000ad8:	f102 031e 	add.w	r3, r2, #30
 8000adc:	643b      	str	r3, [r7, #64]	; 0x40
 8000ade:	4b35      	ldr	r3, [pc, #212]	; (8000bb4 <run_breaker+0x320>)
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	6819      	ldr	r1, [r3, #0]
 8000ae4:	4b31      	ldr	r3, [pc, #196]	; (8000bac <run_breaker+0x318>)
 8000ae6:	fba3 2301 	umull	r2, r3, r3, r1
 8000aea:	095a      	lsrs	r2, r3, #5
 8000aec:	4613      	mov	r3, r2
 8000aee:	011b      	lsls	r3, r3, #4
 8000af0:	1a9b      	subs	r3, r3, r2
 8000af2:	009b      	lsls	r3, r3, #2
 8000af4:	1aca      	subs	r2, r1, r3
 8000af6:	4613      	mov	r3, r2
 8000af8:	647b      	str	r3, [r7, #68]	; 0x44
		WallClock temp_clock22 = { .hour = 0, .minute = (*random2 % 5), .second = (*random2 % 60)};
 8000afa:	2300      	movs	r3, #0
 8000afc:	633b      	str	r3, [r7, #48]	; 0x30
 8000afe:	4b2d      	ldr	r3, [pc, #180]	; (8000bb4 <run_breaker+0x320>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	6819      	ldr	r1, [r3, #0]
 8000b04:	4b2a      	ldr	r3, [pc, #168]	; (8000bb0 <run_breaker+0x31c>)
 8000b06:	fba3 2301 	umull	r2, r3, r3, r1
 8000b0a:	089a      	lsrs	r2, r3, #2
 8000b0c:	4613      	mov	r3, r2
 8000b0e:	009b      	lsls	r3, r3, #2
 8000b10:	4413      	add	r3, r2
 8000b12:	1aca      	subs	r2, r1, r3
 8000b14:	4613      	mov	r3, r2
 8000b16:	637b      	str	r3, [r7, #52]	; 0x34
 8000b18:	4b26      	ldr	r3, [pc, #152]	; (8000bb4 <run_breaker+0x320>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	6819      	ldr	r1, [r3, #0]
 8000b1e:	4b23      	ldr	r3, [pc, #140]	; (8000bac <run_breaker+0x318>)
 8000b20:	fba3 2301 	umull	r2, r3, r3, r1
 8000b24:	095a      	lsrs	r2, r3, #5
 8000b26:	4613      	mov	r3, r2
 8000b28:	011b      	lsls	r3, r3, #4
 8000b2a:	1a9b      	subs	r3, r3, r2
 8000b2c:	009b      	lsls	r3, r3, #2
 8000b2e:	1aca      	subs	r2, r1, r3
 8000b30:	4613      	mov	r3, r2
 8000b32:	63bb      	str	r3, [r7, #56]	; 0x38
		breaker.break_time2 = add_clocks(breaker.break_time2,Clock);
 8000b34:	4d16      	ldr	r5, [pc, #88]	; (8000b90 <run_breaker+0x2fc>)
 8000b36:	f107 0408 	add.w	r4, r7, #8
 8000b3a:	4e15      	ldr	r6, [pc, #84]	; (8000b90 <run_breaker+0x2fc>)
 8000b3c:	4a17      	ldr	r2, [pc, #92]	; (8000b9c <run_breaker+0x308>)
 8000b3e:	466b      	mov	r3, sp
 8000b40:	ca07      	ldmia	r2, {r0, r1, r2}
 8000b42:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000b46:	f106 0324 	add.w	r3, r6, #36	; 0x24
 8000b4a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000b4c:	4620      	mov	r0, r4
 8000b4e:	f000 f957 	bl	8000e00 <add_clocks>
 8000b52:	f105 0324 	add.w	r3, r5, #36	; 0x24
 8000b56:	f107 0208 	add.w	r2, r7, #8
 8000b5a:	ca07      	ldmia	r2, {r0, r1, r2}
 8000b5c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		breaker.break_time2 = add_clocks(breaker.break_time2,temp_clock2);
 8000b60:	4e0b      	ldr	r6, [pc, #44]	; (8000b90 <run_breaker+0x2fc>)
 8000b62:	f107 0508 	add.w	r5, r7, #8
 8000b66:	4b0a      	ldr	r3, [pc, #40]	; (8000b90 <run_breaker+0x2fc>)
 8000b68:	607b      	str	r3, [r7, #4]
 8000b6a:	466c      	mov	r4, sp
 8000b6c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000b70:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000b74:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	3324      	adds	r3, #36	; 0x24
 8000b7c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000b7e:	4628      	mov	r0, r5
 8000b80:	f000 f93e 	bl	8000e00 <add_clocks>
 8000b84:	f106 0324 	add.w	r3, r6, #36	; 0x24
 8000b88:	f107 0208 	add.w	r2, r7, #8
 8000b8c:	e014      	b.n	8000bb8 <run_breaker+0x324>
 8000b8e:	bf00      	nop
 8000b90:	20000094 	.word	0x20000094
 8000b94:	200003bc 	.word	0x200003bc
 8000b98:	48000400 	.word	0x48000400
 8000b9c:	20000000 	.word	0x20000000
 8000ba0:	200002b8 	.word	0x200002b8
 8000ba4:	200000e8 	.word	0x200000e8
 8000ba8:	08421085 	.word	0x08421085
 8000bac:	88888889 	.word	0x88888889
 8000bb0:	cccccccd 	.word	0xcccccccd
 8000bb4:	200000ec 	.word	0x200000ec
 8000bb8:	ca07      	ldmia	r2, {r0, r1, r2}
 8000bba:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		breaker.break_duration2 = add_clocks(breaker.break_duration2,temp_clock22);
 8000bbe:	4e5b      	ldr	r6, [pc, #364]	; (8000d2c <run_breaker+0x498>)
 8000bc0:	f107 0508 	add.w	r5, r7, #8
 8000bc4:	4b59      	ldr	r3, [pc, #356]	; (8000d2c <run_breaker+0x498>)
 8000bc6:	607b      	str	r3, [r7, #4]
 8000bc8:	466c      	mov	r4, sp
 8000bca:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000bce:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000bd2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	3330      	adds	r3, #48	; 0x30
 8000bda:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000bdc:	4628      	mov	r0, r5
 8000bde:	f000 f90f 	bl	8000e00 <add_clocks>
 8000be2:	f106 0330 	add.w	r3, r6, #48	; 0x30
 8000be6:	f107 0208 	add.w	r2, r7, #8
 8000bea:	ca07      	ldmia	r2, {r0, r1, r2}
 8000bec:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	}
	if(breaker.start_break[3] == 1){
 8000bf0:	4b4e      	ldr	r3, [pc, #312]	; (8000d2c <run_breaker+0x498>)
 8000bf2:	68db      	ldr	r3, [r3, #12]
 8000bf4:	2b01      	cmp	r3, #1
 8000bf6:	f040 8094 	bne.w	8000d22 <run_breaker+0x48e>
		breaker.start_break[3] = 0;
 8000bfa:	4b4c      	ldr	r3, [pc, #304]	; (8000d2c <run_breaker+0x498>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	60da      	str	r2, [r3, #12]
		HAL_RNG_Init(&hrng);
 8000c00:	484b      	ldr	r0, [pc, #300]	; (8000d30 <run_breaker+0x49c>)
 8000c02:	f003 fe1d 	bl	8004840 <HAL_RNG_Init>
		HAL_RNG_GenerateRandomNumber(&hrng,random3);
 8000c06:	4b4b      	ldr	r3, [pc, #300]	; (8000d34 <run_breaker+0x4a0>)
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	4848      	ldr	r0, [pc, #288]	; (8000d30 <run_breaker+0x49c>)
 8000c0e:	f003 fe6e 	bl	80048ee <HAL_RNG_GenerateRandomNumber>
		WallClock temp_clock3 = { .hour = 0, .minute = (30 + (*random3 - 30) % 31), .second = (*random3 % 60)};
 8000c12:	2300      	movs	r3, #0
 8000c14:	627b      	str	r3, [r7, #36]	; 0x24
 8000c16:	4b47      	ldr	r3, [pc, #284]	; (8000d34 <run_breaker+0x4a0>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	f1a3 011e 	sub.w	r1, r3, #30
 8000c20:	4b45      	ldr	r3, [pc, #276]	; (8000d38 <run_breaker+0x4a4>)
 8000c22:	fba3 2301 	umull	r2, r3, r3, r1
 8000c26:	1aca      	subs	r2, r1, r3
 8000c28:	0852      	lsrs	r2, r2, #1
 8000c2a:	4413      	add	r3, r2
 8000c2c:	091a      	lsrs	r2, r3, #4
 8000c2e:	4613      	mov	r3, r2
 8000c30:	015b      	lsls	r3, r3, #5
 8000c32:	1a9b      	subs	r3, r3, r2
 8000c34:	1aca      	subs	r2, r1, r3
 8000c36:	f102 031e 	add.w	r3, r2, #30
 8000c3a:	62bb      	str	r3, [r7, #40]	; 0x28
 8000c3c:	4b3d      	ldr	r3, [pc, #244]	; (8000d34 <run_breaker+0x4a0>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	6819      	ldr	r1, [r3, #0]
 8000c42:	4b3e      	ldr	r3, [pc, #248]	; (8000d3c <run_breaker+0x4a8>)
 8000c44:	fba3 2301 	umull	r2, r3, r3, r1
 8000c48:	095a      	lsrs	r2, r3, #5
 8000c4a:	4613      	mov	r3, r2
 8000c4c:	011b      	lsls	r3, r3, #4
 8000c4e:	1a9b      	subs	r3, r3, r2
 8000c50:	009b      	lsls	r3, r3, #2
 8000c52:	1aca      	subs	r2, r1, r3
 8000c54:	4613      	mov	r3, r2
 8000c56:	62fb      	str	r3, [r7, #44]	; 0x2c
		WallClock temp_clock33 = { .hour = 0, .minute = (*random3 % 5), .second = (*random3 % 60)};
 8000c58:	2300      	movs	r3, #0
 8000c5a:	61bb      	str	r3, [r7, #24]
 8000c5c:	4b35      	ldr	r3, [pc, #212]	; (8000d34 <run_breaker+0x4a0>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	6819      	ldr	r1, [r3, #0]
 8000c62:	4b37      	ldr	r3, [pc, #220]	; (8000d40 <run_breaker+0x4ac>)
 8000c64:	fba3 2301 	umull	r2, r3, r3, r1
 8000c68:	089a      	lsrs	r2, r3, #2
 8000c6a:	4613      	mov	r3, r2
 8000c6c:	009b      	lsls	r3, r3, #2
 8000c6e:	4413      	add	r3, r2
 8000c70:	1aca      	subs	r2, r1, r3
 8000c72:	4613      	mov	r3, r2
 8000c74:	61fb      	str	r3, [r7, #28]
 8000c76:	4b2f      	ldr	r3, [pc, #188]	; (8000d34 <run_breaker+0x4a0>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	6819      	ldr	r1, [r3, #0]
 8000c7c:	4b2f      	ldr	r3, [pc, #188]	; (8000d3c <run_breaker+0x4a8>)
 8000c7e:	fba3 2301 	umull	r2, r3, r3, r1
 8000c82:	095a      	lsrs	r2, r3, #5
 8000c84:	4613      	mov	r3, r2
 8000c86:	011b      	lsls	r3, r3, #4
 8000c88:	1a9b      	subs	r3, r3, r2
 8000c8a:	009b      	lsls	r3, r3, #2
 8000c8c:	1aca      	subs	r2, r1, r3
 8000c8e:	4613      	mov	r3, r2
 8000c90:	623b      	str	r3, [r7, #32]
		breaker.break_time3 = add_clocks(breaker.break_time3,Clock);
 8000c92:	4d26      	ldr	r5, [pc, #152]	; (8000d2c <run_breaker+0x498>)
 8000c94:	f107 0408 	add.w	r4, r7, #8
 8000c98:	4e24      	ldr	r6, [pc, #144]	; (8000d2c <run_breaker+0x498>)
 8000c9a:	4a2a      	ldr	r2, [pc, #168]	; (8000d44 <run_breaker+0x4b0>)
 8000c9c:	466b      	mov	r3, sp
 8000c9e:	ca07      	ldmia	r2, {r0, r1, r2}
 8000ca0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8000ca4:	f106 033c 	add.w	r3, r6, #60	; 0x3c
 8000ca8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000caa:	4620      	mov	r0, r4
 8000cac:	f000 f8a8 	bl	8000e00 <add_clocks>
 8000cb0:	f105 033c 	add.w	r3, r5, #60	; 0x3c
 8000cb4:	f107 0208 	add.w	r2, r7, #8
 8000cb8:	ca07      	ldmia	r2, {r0, r1, r2}
 8000cba:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		breaker.break_time3 = add_clocks(breaker.break_time3,temp_clock3);
 8000cbe:	4e1b      	ldr	r6, [pc, #108]	; (8000d2c <run_breaker+0x498>)
 8000cc0:	f107 0508 	add.w	r5, r7, #8
 8000cc4:	4b19      	ldr	r3, [pc, #100]	; (8000d2c <run_breaker+0x498>)
 8000cc6:	607b      	str	r3, [r7, #4]
 8000cc8:	466c      	mov	r4, sp
 8000cca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cce:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000cd2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	333c      	adds	r3, #60	; 0x3c
 8000cda:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000cdc:	4628      	mov	r0, r5
 8000cde:	f000 f88f 	bl	8000e00 <add_clocks>
 8000ce2:	f106 033c 	add.w	r3, r6, #60	; 0x3c
 8000ce6:	f107 0208 	add.w	r2, r7, #8
 8000cea:	ca07      	ldmia	r2, {r0, r1, r2}
 8000cec:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		breaker.break_duration3 =  add_clocks(breaker.break_duration3,temp_clock33);
 8000cf0:	4e0e      	ldr	r6, [pc, #56]	; (8000d2c <run_breaker+0x498>)
 8000cf2:	f107 0508 	add.w	r5, r7, #8
 8000cf6:	4b0d      	ldr	r3, [pc, #52]	; (8000d2c <run_breaker+0x498>)
 8000cf8:	607b      	str	r3, [r7, #4]
 8000cfa:	466c      	mov	r4, sp
 8000cfc:	f107 0318 	add.w	r3, r7, #24
 8000d00:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000d04:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	3348      	adds	r3, #72	; 0x48
 8000d0c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000d0e:	4628      	mov	r0, r5
 8000d10:	f000 f876 	bl	8000e00 <add_clocks>
 8000d14:	f106 0348 	add.w	r3, r6, #72	; 0x48
 8000d18:	f107 0208 	add.w	r2, r7, #8
 8000d1c:	ca07      	ldmia	r2, {r0, r1, r2}
 8000d1e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	}

}
 8000d22:	bf00      	nop
 8000d24:	3764      	adds	r7, #100	; 0x64
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	20000094 	.word	0x20000094
 8000d30:	200002b8 	.word	0x200002b8
 8000d34:	200000f0 	.word	0x200000f0
 8000d38:	08421085 	.word	0x08421085
 8000d3c:	88888889 	.word	0x88888889
 8000d40:	cccccccd 	.word	0xcccccccd
 8000d44:	20000000 	.word	0x20000000

08000d48 <clock_init>:
//The main clock to be checked by the program
//Declare extern within the header file
WallClock Clock = {.hour = 9, .minute = 0, .second = 0};


WallClock clock_init(WallClock the_clock) {
 8000d48:	b490      	push	{r4, r7}
 8000d4a:	b084      	sub	sp, #16
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	60f8      	str	r0, [r7, #12]
 8000d50:	4638      	mov	r0, r7
 8000d52:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	//Initialize the main clock
	the_clock.hour = 0;
 8000d56:	2300      	movs	r3, #0
 8000d58:	603b      	str	r3, [r7, #0]
	the_clock.minute = 0;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	607b      	str	r3, [r7, #4]
	the_clock.second = 0;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	60bb      	str	r3, [r7, #8]

	return the_clock;
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	461c      	mov	r4, r3
 8000d66:	463b      	mov	r3, r7
 8000d68:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000d6c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8000d70:	68f8      	ldr	r0, [r7, #12]
 8000d72:	3710      	adds	r7, #16
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bc90      	pop	{r4, r7}
 8000d78:	4770      	bx	lr

08000d7a <day_init>:

WallClock day_init(WallClock the_clock) {
 8000d7a:	b490      	push	{r4, r7}
 8000d7c:	b084      	sub	sp, #16
 8000d7e:	af00      	add	r7, sp, #0
 8000d80:	60f8      	str	r0, [r7, #12]
 8000d82:	4638      	mov	r0, r7
 8000d84:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	//Initialize the main clock
	the_clock.hour = 9;
 8000d88:	2309      	movs	r3, #9
 8000d8a:	603b      	str	r3, [r7, #0]
	the_clock.minute = 0;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	607b      	str	r3, [r7, #4]
	the_clock.second = 0;
 8000d90:	2300      	movs	r3, #0
 8000d92:	60bb      	str	r3, [r7, #8]

	return the_clock;
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	461c      	mov	r4, r3
 8000d98:	463b      	mov	r3, r7
 8000d9a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000d9e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8000da2:	68f8      	ldr	r0, [r7, #12]
 8000da4:	3710      	adds	r7, #16
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bc90      	pop	{r4, r7}
 8000daa:	4770      	bx	lr

08000dac <clock_increment>:

WallClock clock_increment(WallClock the_clock){
 8000dac:	b490      	push	{r4, r7}
 8000dae:	b084      	sub	sp, #16
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	60f8      	str	r0, [r7, #12]
 8000db4:	4638      	mov	r0, r7
 8000db6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	//Check if second is full, if so then increment
	//minute count and reset second count to 0
	//if minute count full increment hour count and reset minutes to 0
	if(the_clock.second >= 59){
 8000dba:	68bb      	ldr	r3, [r7, #8]
 8000dbc:	2b3a      	cmp	r3, #58	; 0x3a
 8000dbe:	dd10      	ble.n	8000de2 <clock_increment+0x36>
		the_clock.second -= 59;
 8000dc0:	68bb      	ldr	r3, [r7, #8]
 8000dc2:	3b3b      	subs	r3, #59	; 0x3b
 8000dc4:	60bb      	str	r3, [r7, #8]
		if(the_clock.minute >= 59){
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	2b3a      	cmp	r3, #58	; 0x3a
 8000dca:	dd06      	ble.n	8000dda <clock_increment+0x2e>
			the_clock.minute -= 59;
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	3b3b      	subs	r3, #59	; 0x3b
 8000dd0:	607b      	str	r3, [r7, #4]
			the_clock.hour += 1;
 8000dd2:	683b      	ldr	r3, [r7, #0]
 8000dd4:	3301      	adds	r3, #1
 8000dd6:	603b      	str	r3, [r7, #0]
 8000dd8:	e006      	b.n	8000de8 <clock_increment+0x3c>
		}
		else{
			the_clock.minute += 1;
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	3301      	adds	r3, #1
 8000dde:	607b      	str	r3, [r7, #4]
 8000de0:	e002      	b.n	8000de8 <clock_increment+0x3c>
		}
	}
	else{
		the_clock.second += 1;
 8000de2:	68bb      	ldr	r3, [r7, #8]
 8000de4:	3301      	adds	r3, #1
 8000de6:	60bb      	str	r3, [r7, #8]
	}
	return the_clock;
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	461c      	mov	r4, r3
 8000dec:	463b      	mov	r3, r7
 8000dee:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000df2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8000df6:	68f8      	ldr	r0, [r7, #12]
 8000df8:	3710      	adds	r7, #16
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bc90      	pop	{r4, r7}
 8000dfe:	4770      	bx	lr

08000e00 <add_clocks>:

WallClock add_clocks(WallClock Clock1, WallClock Clock2){
 8000e00:	b490      	push	{r4, r7}
 8000e02:	b084      	sub	sp, #16
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	60f8      	str	r0, [r7, #12]
 8000e08:	4638      	mov	r0, r7
 8000e0a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	//Adds seconds then minutes then hours, accounting for overflows as needed
	//Add seconds and account overflow
	Clock1.second += Clock2.second;
 8000e0e:	68ba      	ldr	r2, [r7, #8]
 8000e10:	6a3b      	ldr	r3, [r7, #32]
 8000e12:	4413      	add	r3, r2
 8000e14:	60bb      	str	r3, [r7, #8]
	if(Clock1.second >= 60){
 8000e16:	68bb      	ldr	r3, [r7, #8]
 8000e18:	2b3b      	cmp	r3, #59	; 0x3b
 8000e1a:	dd0e      	ble.n	8000e3a <add_clocks+0x3a>
		Clock1.minute += 1;
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	3301      	adds	r3, #1
 8000e20:	607b      	str	r3, [r7, #4]
		Clock1.second -= 60;
 8000e22:	68bb      	ldr	r3, [r7, #8]
 8000e24:	3b3c      	subs	r3, #60	; 0x3c
 8000e26:	60bb      	str	r3, [r7, #8]
		if(Clock1.minute >= 60){
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	2b3b      	cmp	r3, #59	; 0x3b
 8000e2c:	dd05      	ble.n	8000e3a <add_clocks+0x3a>
			Clock1.hour += 1;
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	3301      	adds	r3, #1
 8000e32:	603b      	str	r3, [r7, #0]
			Clock1.minute -= 60;
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	3b3c      	subs	r3, #60	; 0x3c
 8000e38:	607b      	str	r3, [r7, #4]
		}
	}
	//Add minutes and account overflow
	Clock1.minute += Clock2.minute;
 8000e3a:	687a      	ldr	r2, [r7, #4]
 8000e3c:	69fb      	ldr	r3, [r7, #28]
 8000e3e:	4413      	add	r3, r2
 8000e40:	607b      	str	r3, [r7, #4]
	if(Clock1.minute >= 60){
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	2b3b      	cmp	r3, #59	; 0x3b
 8000e46:	dd05      	ble.n	8000e54 <add_clocks+0x54>
		Clock1.hour += 1;
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	3301      	adds	r3, #1
 8000e4c:	603b      	str	r3, [r7, #0]
		Clock1.minute -= 60;
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	3b3c      	subs	r3, #60	; 0x3c
 8000e52:	607b      	str	r3, [r7, #4]
	}
	//Add hours, don't account overflow as impossible
	Clock1.hour += Clock2.hour;
 8000e54:	683a      	ldr	r2, [r7, #0]
 8000e56:	69bb      	ldr	r3, [r7, #24]
 8000e58:	4413      	add	r3, r2
 8000e5a:	603b      	str	r3, [r7, #0]

	return Clock1;
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	461c      	mov	r4, r3
 8000e60:	463b      	mov	r3, r7
 8000e62:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000e66:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8000e6a:	68f8      	ldr	r0, [r7, #12]
 8000e6c:	3710      	adds	r7, #16
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bc90      	pop	{r4, r7}
 8000e72:	4770      	bx	lr

08000e74 <clock_compare>:

//if clock 1 is greater than clock 2(later) then return 0
//if clock 1 is less than clock 2(earlier) then return 2
int clock_compare(WallClock Clock1, WallClock Clock2){
 8000e74:	b082      	sub	sp, #8
 8000e76:	b490      	push	{r4, r7}
 8000e78:	b084      	sub	sp, #16
 8000e7a:	af00      	add	r7, sp, #0
 8000e7c:	1d3c      	adds	r4, r7, #4
 8000e7e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000e82:	61fb      	str	r3, [r7, #28]
	if(Clock1.hour == Clock2.hour){
 8000e84:	687a      	ldr	r2, [r7, #4]
 8000e86:	69fb      	ldr	r3, [r7, #28]
 8000e88:	429a      	cmp	r2, r3
 8000e8a:	d121      	bne.n	8000ed0 <clock_compare+0x5c>
		if(Clock1.minute == Clock2.minute){
 8000e8c:	68ba      	ldr	r2, [r7, #8]
 8000e8e:	6a3b      	ldr	r3, [r7, #32]
 8000e90:	429a      	cmp	r2, r3
 8000e92:	d111      	bne.n	8000eb8 <clock_compare+0x44>
			if(Clock1.second == Clock2.second){
 8000e94:	68fa      	ldr	r2, [r7, #12]
 8000e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e98:	429a      	cmp	r2, r3
 8000e9a:	d101      	bne.n	8000ea0 <clock_compare+0x2c>
				return 1;
 8000e9c:	2301      	movs	r3, #1
 8000e9e:	e024      	b.n	8000eea <clock_compare+0x76>
			}
			else if(Clock1.second > Clock2.second){
 8000ea0:	68fa      	ldr	r2, [r7, #12]
 8000ea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ea4:	429a      	cmp	r2, r3
 8000ea6:	dd01      	ble.n	8000eac <clock_compare+0x38>
				return 0;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	e01e      	b.n	8000eea <clock_compare+0x76>
			}
			else if(Clock1.second < Clock2.second){
 8000eac:	68fa      	ldr	r2, [r7, #12]
 8000eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eb0:	429a      	cmp	r2, r3
 8000eb2:	da19      	bge.n	8000ee8 <clock_compare+0x74>
				return 2;
 8000eb4:	2302      	movs	r3, #2
 8000eb6:	e018      	b.n	8000eea <clock_compare+0x76>
			}
		}
		else if(Clock1.minute > Clock2.minute){
 8000eb8:	68ba      	ldr	r2, [r7, #8]
 8000eba:	6a3b      	ldr	r3, [r7, #32]
 8000ebc:	429a      	cmp	r2, r3
 8000ebe:	dd01      	ble.n	8000ec4 <clock_compare+0x50>
			return 0;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	e012      	b.n	8000eea <clock_compare+0x76>
		}
		else if(Clock1.minute < Clock2.minute){
 8000ec4:	68ba      	ldr	r2, [r7, #8]
 8000ec6:	6a3b      	ldr	r3, [r7, #32]
 8000ec8:	429a      	cmp	r2, r3
 8000eca:	da0d      	bge.n	8000ee8 <clock_compare+0x74>
			return 2;
 8000ecc:	2302      	movs	r3, #2
 8000ece:	e00c      	b.n	8000eea <clock_compare+0x76>
		}
	}
	else if(Clock1.hour > Clock2.hour){
 8000ed0:	687a      	ldr	r2, [r7, #4]
 8000ed2:	69fb      	ldr	r3, [r7, #28]
 8000ed4:	429a      	cmp	r2, r3
 8000ed6:	dd01      	ble.n	8000edc <clock_compare+0x68>
		return 0;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	e006      	b.n	8000eea <clock_compare+0x76>
	}
	else if(Clock1.hour < Clock2.hour){
 8000edc:	687a      	ldr	r2, [r7, #4]
 8000ede:	69fb      	ldr	r3, [r7, #28]
 8000ee0:	429a      	cmp	r2, r3
 8000ee2:	da01      	bge.n	8000ee8 <clock_compare+0x74>
		return 2;
 8000ee4:	2302      	movs	r3, #2
 8000ee6:	e000      	b.n	8000eea <clock_compare+0x76>
	}
	return 0;
 8000ee8:	2300      	movs	r3, #0
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	3710      	adds	r7, #16
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bc90      	pop	{r4, r7}
 8000ef2:	b002      	add	sp, #8
 8000ef4:	4770      	bx	lr
	...

08000ef8 <subtract_Clocks>:

WallClock subtract_Clocks(WallClock clock1, WallClock clock2) {
 8000ef8:	b490      	push	{r4, r7}
 8000efa:	b08a      	sub	sp, #40	; 0x28
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	60f8      	str	r0, [r7, #12]
 8000f00:	4638      	mov	r0, r7
 8000f02:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    WallClock result;

    // Convert both clocks to total seconds
    int totalSeconds1 = clock1.hour * 3600 + clock1.minute * 60 + clock1.second;
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8000f0c:	fb02 f103 	mul.w	r1, r2, r3
 8000f10:	687a      	ldr	r2, [r7, #4]
 8000f12:	4613      	mov	r3, r2
 8000f14:	011b      	lsls	r3, r3, #4
 8000f16:	1a9b      	subs	r3, r3, r2
 8000f18:	009b      	lsls	r3, r3, #2
 8000f1a:	18ca      	adds	r2, r1, r3
 8000f1c:	68bb      	ldr	r3, [r7, #8]
 8000f1e:	4413      	add	r3, r2
 8000f20:	623b      	str	r3, [r7, #32]
    int totalSeconds2 = clock2.hour * 3600 + clock2.minute * 60 + clock2.second;
 8000f22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000f24:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8000f28:	fb02 f103 	mul.w	r1, r2, r3
 8000f2c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000f2e:	4613      	mov	r3, r2
 8000f30:	011b      	lsls	r3, r3, #4
 8000f32:	1a9b      	subs	r3, r3, r2
 8000f34:	009b      	lsls	r3, r3, #2
 8000f36:	18ca      	adds	r2, r1, r3
 8000f38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000f3a:	4413      	add	r3, r2
 8000f3c:	61fb      	str	r3, [r7, #28]

    // Calculate the difference in total seconds
    int diffSeconds = totalSeconds1 - totalSeconds2;
 8000f3e:	6a3a      	ldr	r2, [r7, #32]
 8000f40:	69fb      	ldr	r3, [r7, #28]
 8000f42:	1ad3      	subs	r3, r2, r3
 8000f44:	627b      	str	r3, [r7, #36]	; 0x24

    // Handle negative differences
    if (diffSeconds < 0) {
 8000f46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	da05      	bge.n	8000f58 <subtract_Clocks+0x60>
        diffSeconds += 24 * 3600; // Assuming clocks are within a 24-hour period
 8000f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f4e:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8000f52:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8000f56:	627b      	str	r3, [r7, #36]	; 0x24
    }

    // Convert difference back to clock format
    result.hour = diffSeconds / 3600;
 8000f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f5a:	4a1d      	ldr	r2, [pc, #116]	; (8000fd0 <subtract_Clocks+0xd8>)
 8000f5c:	fb82 1203 	smull	r1, r2, r2, r3
 8000f60:	441a      	add	r2, r3
 8000f62:	12d2      	asrs	r2, r2, #11
 8000f64:	17db      	asrs	r3, r3, #31
 8000f66:	1ad3      	subs	r3, r2, r3
 8000f68:	613b      	str	r3, [r7, #16]
    diffSeconds %= 3600;
 8000f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f6c:	4a18      	ldr	r2, [pc, #96]	; (8000fd0 <subtract_Clocks+0xd8>)
 8000f6e:	fb82 1203 	smull	r1, r2, r2, r3
 8000f72:	441a      	add	r2, r3
 8000f74:	12d1      	asrs	r1, r2, #11
 8000f76:	17da      	asrs	r2, r3, #31
 8000f78:	1a8a      	subs	r2, r1, r2
 8000f7a:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8000f7e:	fb01 f202 	mul.w	r2, r1, r2
 8000f82:	1a9b      	subs	r3, r3, r2
 8000f84:	627b      	str	r3, [r7, #36]	; 0x24
    result.minute = diffSeconds / 60;
 8000f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f88:	4a12      	ldr	r2, [pc, #72]	; (8000fd4 <subtract_Clocks+0xdc>)
 8000f8a:	fb82 1203 	smull	r1, r2, r2, r3
 8000f8e:	441a      	add	r2, r3
 8000f90:	1152      	asrs	r2, r2, #5
 8000f92:	17db      	asrs	r3, r3, #31
 8000f94:	1ad3      	subs	r3, r2, r3
 8000f96:	617b      	str	r3, [r7, #20]
    result.second = diffSeconds % 60;
 8000f98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f9a:	4b0e      	ldr	r3, [pc, #56]	; (8000fd4 <subtract_Clocks+0xdc>)
 8000f9c:	fb83 1302 	smull	r1, r3, r3, r2
 8000fa0:	4413      	add	r3, r2
 8000fa2:	1159      	asrs	r1, r3, #5
 8000fa4:	17d3      	asrs	r3, r2, #31
 8000fa6:	1ac9      	subs	r1, r1, r3
 8000fa8:	460b      	mov	r3, r1
 8000faa:	011b      	lsls	r3, r3, #4
 8000fac:	1a5b      	subs	r3, r3, r1
 8000fae:	009b      	lsls	r3, r3, #2
 8000fb0:	1ad1      	subs	r1, r2, r3
 8000fb2:	61b9      	str	r1, [r7, #24]

    return result;
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	461c      	mov	r4, r3
 8000fb8:	f107 0310 	add.w	r3, r7, #16
 8000fbc:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000fc0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8000fc4:	68f8      	ldr	r0, [r7, #12]
 8000fc6:	3728      	adds	r7, #40	; 0x28
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bc90      	pop	{r4, r7}
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop
 8000fd0:	91a2b3c5 	.word	0x91a2b3c5
 8000fd4:	88888889 	.word	0x88888889

08000fd8 <init_customer>:
WallClock total_customer_wait;
WallClock max_customer_wait;
int total_customers;
WallClock fiveOclockSomewhere = {.hour = 17, .minute = 0, .second = 0};

void init_customer(){
 8000fd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000fda:	b091      	sub	sp, #68	; 0x44
 8000fdc:	af04      	add	r7, sp, #16
	total_customers = 0;
 8000fde:	4b56      	ldr	r3, [pc, #344]	; (8001138 <init_customer+0x160>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	601a      	str	r2, [r3, #0]
	total_customer_wait = clock_init(total_customer_wait);
 8000fe4:	4c55      	ldr	r4, [pc, #340]	; (800113c <init_customer+0x164>)
 8000fe6:	4638      	mov	r0, r7
 8000fe8:	4b54      	ldr	r3, [pc, #336]	; (800113c <init_customer+0x164>)
 8000fea:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000fec:	f7ff feac 	bl	8000d48 <clock_init>
 8000ff0:	463b      	mov	r3, r7
 8000ff2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000ff6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	max_customer_waiting = 0;
 8000ffa:	4b51      	ldr	r3, [pc, #324]	; (8001140 <init_customer+0x168>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	601a      	str	r2, [r3, #0]
	max_customer_wait = clock_init(max_customer_wait);
 8001000:	4c50      	ldr	r4, [pc, #320]	; (8001144 <init_customer+0x16c>)
 8001002:	4638      	mov	r0, r7
 8001004:	4b4f      	ldr	r3, [pc, #316]	; (8001144 <init_customer+0x16c>)
 8001006:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001008:	f7ff fe9e 	bl	8000d48 <clock_init>
 800100c:	463b      	mov	r3, r7
 800100e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001012:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	waiting_customers = 0;
 8001016:	4b4c      	ldr	r3, [pc, #304]	; (8001148 <init_customer+0x170>)
 8001018:	2200      	movs	r2, #0
 800101a:	601a      	str	r2, [r3, #0]
	HAL_RNG_GenerateRandomNumber(&hrng, random_new_customer);
 800101c:	4b4b      	ldr	r3, [pc, #300]	; (800114c <init_customer+0x174>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4619      	mov	r1, r3
 8001022:	484b      	ldr	r0, [pc, #300]	; (8001150 <init_customer+0x178>)
 8001024:	f003 fc63 	bl	80048ee <HAL_RNG_GenerateRandomNumber>
	new_customer_time->hour = 0;
 8001028:	4b4a      	ldr	r3, [pc, #296]	; (8001154 <init_customer+0x17c>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	2200      	movs	r2, #0
 800102e:	601a      	str	r2, [r3, #0]
	new_customer_time->minute = (*random_new_customer % 5);
 8001030:	4b46      	ldr	r3, [pc, #280]	; (800114c <init_customer+0x174>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	6819      	ldr	r1, [r3, #0]
 8001036:	4b48      	ldr	r3, [pc, #288]	; (8001158 <init_customer+0x180>)
 8001038:	fba3 2301 	umull	r2, r3, r3, r1
 800103c:	089a      	lsrs	r2, r3, #2
 800103e:	4613      	mov	r3, r2
 8001040:	009b      	lsls	r3, r3, #2
 8001042:	4413      	add	r3, r2
 8001044:	1aca      	subs	r2, r1, r3
 8001046:	4b43      	ldr	r3, [pc, #268]	; (8001154 <init_customer+0x17c>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	605a      	str	r2, [r3, #4]
	new_customer_time->second = (*random_new_customer % 60);
 800104c:	4b3f      	ldr	r3, [pc, #252]	; (800114c <init_customer+0x174>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	6819      	ldr	r1, [r3, #0]
 8001052:	4b42      	ldr	r3, [pc, #264]	; (800115c <init_customer+0x184>)
 8001054:	fba3 2301 	umull	r2, r3, r3, r1
 8001058:	095a      	lsrs	r2, r3, #5
 800105a:	4613      	mov	r3, r2
 800105c:	011b      	lsls	r3, r3, #4
 800105e:	1a9b      	subs	r3, r3, r2
 8001060:	009b      	lsls	r3, r3, #2
 8001062:	1aca      	subs	r2, r1, r3
 8001064:	4b3b      	ldr	r3, [pc, #236]	; (8001154 <init_customer+0x17c>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	609a      	str	r2, [r3, #8]
	*new_customer_time = add_clocks(*new_customer_time, Clock);
 800106a:	4b3a      	ldr	r3, [pc, #232]	; (8001154 <init_customer+0x17c>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	4a39      	ldr	r2, [pc, #228]	; (8001154 <init_customer+0x17c>)
 8001070:	6816      	ldr	r6, [r2, #0]
 8001072:	463d      	mov	r5, r7
 8001074:	4a3a      	ldr	r2, [pc, #232]	; (8001160 <init_customer+0x188>)
 8001076:	466c      	mov	r4, sp
 8001078:	ca07      	ldmia	r2, {r0, r1, r2}
 800107a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800107e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001080:	4628      	mov	r0, r5
 8001082:	f7ff febd 	bl	8000e00 <add_clocks>
 8001086:	4634      	mov	r4, r6
 8001088:	463b      	mov	r3, r7
 800108a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800108e:	e884 0007 	stmia.w	r4, {r0, r1, r2}

	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001092:	4b34      	ldr	r3, [pc, #208]	; (8001164 <init_customer+0x18c>)
 8001094:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001096:	4a33      	ldr	r2, [pc, #204]	; (8001164 <init_customer+0x18c>)
 8001098:	f043 0301 	orr.w	r3, r3, #1
 800109c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800109e:	4b31      	ldr	r3, [pc, #196]	; (8001164 <init_customer+0x18c>)
 80010a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010a2:	f003 0301 	and.w	r3, r3, #1
 80010a6:	61bb      	str	r3, [r7, #24]
 80010a8:	69bb      	ldr	r3, [r7, #24]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010aa:	4b2e      	ldr	r3, [pc, #184]	; (8001164 <init_customer+0x18c>)
 80010ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010ae:	4a2d      	ldr	r2, [pc, #180]	; (8001164 <init_customer+0x18c>)
 80010b0:	f043 0302 	orr.w	r3, r3, #2
 80010b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010b6:	4b2b      	ldr	r3, [pc, #172]	; (8001164 <init_customer+0x18c>)
 80010b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010ba:	f003 0302 	and.w	r3, r3, #2
 80010be:	617b      	str	r3, [r7, #20]
 80010c0:	697b      	ldr	r3, [r7, #20]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010c2:	f107 031c 	add.w	r3, r7, #28
 80010c6:	2200      	movs	r2, #0
 80010c8:	601a      	str	r2, [r3, #0]
 80010ca:	605a      	str	r2, [r3, #4]
 80010cc:	609a      	str	r2, [r3, #8]
 80010ce:	60da      	str	r2, [r3, #12]
 80010d0:	611a      	str	r2, [r3, #16]
	/*Configure GPIO pins : SHLD_D13_Pin SHLD_D12_Pin SHLD_D11_Pin SHLD_D7_SEG7_Clock_Pin */
	  GPIO_InitStruct.Pin = SHLD_D13_Pin|SHLD_D12_Pin|SHLD_D11_Pin|SHLD_D7_SEG7_Clock_Pin;
 80010d2:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 80010d6:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010d8:	2301      	movs	r3, #1
 80010da:	623b      	str	r3, [r7, #32]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010dc:	2300      	movs	r3, #0
 80010de:	627b      	str	r3, [r7, #36]	; 0x24
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010e0:	2300      	movs	r3, #0
 80010e2:	62bb      	str	r3, [r7, #40]	; 0x28
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010e4:	f107 031c 	add.w	r3, r7, #28
 80010e8:	4619      	mov	r1, r3
 80010ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010ee:	f001 fead 	bl	8002e4c <HAL_GPIO_Init>

	  /*Configure GPIO pin : SHLD_D8_SEG7_Data_Pin */
	    GPIO_InitStruct.Pin = SHLD_D8_SEG7_Data_Pin;
 80010f2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80010f6:	61fb      	str	r3, [r7, #28]
	    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010f8:	2301      	movs	r3, #1
 80010fa:	623b      	str	r3, [r7, #32]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fc:	2300      	movs	r3, #0
 80010fe:	627b      	str	r3, [r7, #36]	; 0x24
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001100:	2301      	movs	r3, #1
 8001102:	62bb      	str	r3, [r7, #40]	; 0x28
	    HAL_GPIO_Init(SHLD_D8_SEG7_Data_GPIO_Port, &GPIO_InitStruct);
 8001104:	f107 031c 	add.w	r3, r7, #28
 8001108:	4619      	mov	r1, r3
 800110a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800110e:	f001 fe9d 	bl	8002e4c <HAL_GPIO_Init>

	    /*Configure GPIO pin : SHLD_D4_SEG7_Latch_Pin */
	    GPIO_InitStruct.Pin = SHLD_D4_SEG7_Latch_Pin;
 8001112:	2310      	movs	r3, #16
 8001114:	61fb      	str	r3, [r7, #28]
	    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001116:	2301      	movs	r3, #1
 8001118:	623b      	str	r3, [r7, #32]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111a:	2300      	movs	r3, #0
 800111c:	627b      	str	r3, [r7, #36]	; 0x24
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800111e:	2302      	movs	r3, #2
 8001120:	62bb      	str	r3, [r7, #40]	; 0x28
	    HAL_GPIO_Init(SHLD_D4_SEG7_Latch_GPIO_Port, &GPIO_InitStruct);
 8001122:	f107 031c 	add.w	r3, r7, #28
 8001126:	4619      	mov	r1, r3
 8001128:	480f      	ldr	r0, [pc, #60]	; (8001168 <init_customer+0x190>)
 800112a:	f001 fe8f 	bl	8002e4c <HAL_GPIO_Init>
}
 800112e:	bf00      	nop
 8001130:	3734      	adds	r7, #52	; 0x34
 8001132:	46bd      	mov	sp, r7
 8001134:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001136:	bf00      	nop
 8001138:	200002b4 	.word	0x200002b4
 800113c:	2000029c 	.word	0x2000029c
 8001140:	200000f4 	.word	0x200000f4
 8001144:	200002a8 	.word	0x200002a8
 8001148:	200000f8 	.word	0x200000f8
 800114c:	20000294 	.word	0x20000294
 8001150:	200002b8 	.word	0x200002b8
 8001154:	2000028c 	.word	0x2000028c
 8001158:	cccccccd 	.word	0xcccccccd
 800115c:	88888889 	.word	0x88888889
 8001160:	20000000 	.word	0x20000000
 8001164:	40021000 	.word	0x40021000
 8001168:	48000400 	.word	0x48000400

0800116c <run_customer>:


void run_customer(){
 800116c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800116e:	b091      	sub	sp, #68	; 0x44
 8001170:	af04      	add	r7, sp, #16
	// shift customers if first customers want to
	if((waiting[0] == NULL) && waiting[1] != NULL){
 8001172:	4b89      	ldr	r3, [pc, #548]	; (8001398 <run_customer+0x22c>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d11c      	bne.n	80011b4 <run_customer+0x48>
 800117a:	4b87      	ldr	r3, [pc, #540]	; (8001398 <run_customer+0x22c>)
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d018      	beq.n	80011b4 <run_customer+0x48>
		for (int i = 0; i < waiting_customers; i++){
 8001182:	2300      	movs	r3, #0
 8001184:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001186:	e00b      	b.n	80011a0 <run_customer+0x34>
			waiting[i] = waiting[i+1];
 8001188:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800118a:	3301      	adds	r3, #1
 800118c:	4a82      	ldr	r2, [pc, #520]	; (8001398 <run_customer+0x22c>)
 800118e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001192:	4981      	ldr	r1, [pc, #516]	; (8001398 <run_customer+0x22c>)
 8001194:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001196:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for (int i = 0; i < waiting_customers; i++){
 800119a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800119c:	3301      	adds	r3, #1
 800119e:	62fb      	str	r3, [r7, #44]	; 0x2c
 80011a0:	4b7e      	ldr	r3, [pc, #504]	; (800139c <run_customer+0x230>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80011a6:	429a      	cmp	r2, r3
 80011a8:	dbee      	blt.n	8001188 <run_customer+0x1c>
		}
		waiting_customers--;
 80011aa:	4b7c      	ldr	r3, [pc, #496]	; (800139c <run_customer+0x230>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	3b01      	subs	r3, #1
 80011b0:	4a7a      	ldr	r2, [pc, #488]	; (800139c <run_customer+0x230>)
 80011b2:	6013      	str	r3, [r2, #0]
	}

	for (int i = 0; i < waiting_customers; i++){
 80011b4:	2300      	movs	r3, #0
 80011b6:	62bb      	str	r3, [r7, #40]	; 0x28
 80011b8:	e015      	b.n	80011e6 <run_customer+0x7a>
		waiting[i]->total_queue_time = clock_increment(waiting[i]->total_queue_time);
 80011ba:	4a77      	ldr	r2, [pc, #476]	; (8001398 <run_customer+0x22c>)
 80011bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011c2:	4975      	ldr	r1, [pc, #468]	; (8001398 <run_customer+0x22c>)
 80011c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80011c6:	f851 4022 	ldr.w	r4, [r1, r2, lsl #2]
 80011ca:	4638      	mov	r0, r7
 80011cc:	3328      	adds	r3, #40	; 0x28
 80011ce:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011d0:	f7ff fdec 	bl	8000dac <clock_increment>
 80011d4:	f104 0328 	add.w	r3, r4, #40	; 0x28
 80011d8:	463a      	mov	r2, r7
 80011da:	ca07      	ldmia	r2, {r0, r1, r2}
 80011dc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	for (int i = 0; i < waiting_customers; i++){
 80011e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011e2:	3301      	adds	r3, #1
 80011e4:	62bb      	str	r3, [r7, #40]	; 0x28
 80011e6:	4b6d      	ldr	r3, [pc, #436]	; (800139c <run_customer+0x230>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80011ec:	429a      	cmp	r2, r3
 80011ee:	dbe4      	blt.n	80011ba <run_customer+0x4e>
	}

	// add new customer if enough time has passed
	if (clock_compare(Clock, *new_customer_time) == 1 && clock_compare(Clock, fiveOclockSomewhere) == 2){
 80011f0:	4b6b      	ldr	r3, [pc, #428]	; (80013a0 <run_customer+0x234>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a6b      	ldr	r2, [pc, #428]	; (80013a4 <run_customer+0x238>)
 80011f6:	466c      	mov	r4, sp
 80011f8:	1d19      	adds	r1, r3, #4
 80011fa:	c903      	ldmia	r1, {r0, r1}
 80011fc:	e884 0003 	stmia.w	r4, {r0, r1}
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	ca07      	ldmia	r2, {r0, r1, r2}
 8001204:	f7ff fe36 	bl	8000e74 <clock_compare>
 8001208:	4603      	mov	r3, r0
 800120a:	2b01      	cmp	r3, #1
 800120c:	f040 8093 	bne.w	8001336 <run_customer+0x1ca>
 8001210:	4b65      	ldr	r3, [pc, #404]	; (80013a8 <run_customer+0x23c>)
 8001212:	4a64      	ldr	r2, [pc, #400]	; (80013a4 <run_customer+0x238>)
 8001214:	466c      	mov	r4, sp
 8001216:	1d19      	adds	r1, r3, #4
 8001218:	c903      	ldmia	r1, {r0, r1}
 800121a:	e884 0003 	stmia.w	r4, {r0, r1}
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	ca07      	ldmia	r2, {r0, r1, r2}
 8001222:	f7ff fe27 	bl	8000e74 <clock_compare>
 8001226:	4603      	mov	r3, r0
 8001228:	2b02      	cmp	r3, #2
 800122a:	f040 8084 	bne.w	8001336 <run_customer+0x1ca>
		HAL_RNG_GenerateRandomNumber(&hrng, random_service_time);
 800122e:	4b5f      	ldr	r3, [pc, #380]	; (80013ac <run_customer+0x240>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	4619      	mov	r1, r3
 8001234:	485e      	ldr	r0, [pc, #376]	; (80013b0 <run_customer+0x244>)
 8001236:	f003 fb5a 	bl	80048ee <HAL_RNG_GenerateRandomNumber>
		WallClock service_time = { .hour = 0, .minute = (*random_service_time % 7), .second = (*random_service_time % 60)};
 800123a:	2300      	movs	r3, #0
 800123c:	61fb      	str	r3, [r7, #28]
 800123e:	4b5b      	ldr	r3, [pc, #364]	; (80013ac <run_customer+0x240>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	681a      	ldr	r2, [r3, #0]
 8001244:	4b5b      	ldr	r3, [pc, #364]	; (80013b4 <run_customer+0x248>)
 8001246:	fba3 1302 	umull	r1, r3, r3, r2
 800124a:	1ad1      	subs	r1, r2, r3
 800124c:	0849      	lsrs	r1, r1, #1
 800124e:	440b      	add	r3, r1
 8001250:	0899      	lsrs	r1, r3, #2
 8001252:	460b      	mov	r3, r1
 8001254:	00db      	lsls	r3, r3, #3
 8001256:	1a5b      	subs	r3, r3, r1
 8001258:	1ad1      	subs	r1, r2, r3
 800125a:	460b      	mov	r3, r1
 800125c:	623b      	str	r3, [r7, #32]
 800125e:	4b53      	ldr	r3, [pc, #332]	; (80013ac <run_customer+0x240>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	6819      	ldr	r1, [r3, #0]
 8001264:	4b54      	ldr	r3, [pc, #336]	; (80013b8 <run_customer+0x24c>)
 8001266:	fba3 2301 	umull	r2, r3, r3, r1
 800126a:	095a      	lsrs	r2, r3, #5
 800126c:	4613      	mov	r3, r2
 800126e:	011b      	lsls	r3, r3, #4
 8001270:	1a9b      	subs	r3, r3, r2
 8001272:	009b      	lsls	r3, r3, #2
 8001274:	1aca      	subs	r2, r1, r3
 8001276:	4613      	mov	r3, r2
 8001278:	627b      	str	r3, [r7, #36]	; 0x24
		c->service_time = service_time;
 800127a:	4b50      	ldr	r3, [pc, #320]	; (80013bc <run_customer+0x250>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	3304      	adds	r3, #4
 8001280:	f107 021c 	add.w	r2, r7, #28
 8001284:	ca07      	ldmia	r2, {r0, r1, r2}
 8001286:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		c->entered_queue_time = Clock;
 800128a:	4b4c      	ldr	r3, [pc, #304]	; (80013bc <run_customer+0x250>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4a45      	ldr	r2, [pc, #276]	; (80013a4 <run_customer+0x238>)
 8001290:	3310      	adds	r3, #16
 8001292:	ca07      	ldmia	r2, {r0, r1, r2}
 8001294:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		c->total_queue_time = (WallClock) {.hour = 0, .minute = 0, .second = 0};
 8001298:	4b48      	ldr	r3, [pc, #288]	; (80013bc <run_customer+0x250>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	2200      	movs	r2, #0
 800129e:	629a      	str	r2, [r3, #40]	; 0x28
 80012a0:	2200      	movs	r2, #0
 80012a2:	62da      	str	r2, [r3, #44]	; 0x2c
 80012a4:	2200      	movs	r2, #0
 80012a6:	631a      	str	r2, [r3, #48]	; 0x30
		waiting[waiting_customers] = c;
 80012a8:	4b3c      	ldr	r3, [pc, #240]	; (800139c <run_customer+0x230>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a43      	ldr	r2, [pc, #268]	; (80013bc <run_customer+0x250>)
 80012ae:	6812      	ldr	r2, [r2, #0]
 80012b0:	4939      	ldr	r1, [pc, #228]	; (8001398 <run_customer+0x22c>)
 80012b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		HAL_RNG_GenerateRandomNumber(&hrng, random_new_customer);
 80012b6:	4b42      	ldr	r3, [pc, #264]	; (80013c0 <run_customer+0x254>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4619      	mov	r1, r3
 80012bc:	483c      	ldr	r0, [pc, #240]	; (80013b0 <run_customer+0x244>)
 80012be:	f003 fb16 	bl	80048ee <HAL_RNG_GenerateRandomNumber>
		new_customer_time->hour = 0;
 80012c2:	4b37      	ldr	r3, [pc, #220]	; (80013a0 <run_customer+0x234>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	2200      	movs	r2, #0
 80012c8:	601a      	str	r2, [r3, #0]
		new_customer_time->minute = (*random_new_customer % 5);
 80012ca:	4b3d      	ldr	r3, [pc, #244]	; (80013c0 <run_customer+0x254>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	6819      	ldr	r1, [r3, #0]
 80012d0:	4b3c      	ldr	r3, [pc, #240]	; (80013c4 <run_customer+0x258>)
 80012d2:	fba3 2301 	umull	r2, r3, r3, r1
 80012d6:	089a      	lsrs	r2, r3, #2
 80012d8:	4613      	mov	r3, r2
 80012da:	009b      	lsls	r3, r3, #2
 80012dc:	4413      	add	r3, r2
 80012de:	1aca      	subs	r2, r1, r3
 80012e0:	4b2f      	ldr	r3, [pc, #188]	; (80013a0 <run_customer+0x234>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	605a      	str	r2, [r3, #4]
		new_customer_time->second = (*random_new_customer % 60);
 80012e6:	4b36      	ldr	r3, [pc, #216]	; (80013c0 <run_customer+0x254>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	6819      	ldr	r1, [r3, #0]
 80012ec:	4b32      	ldr	r3, [pc, #200]	; (80013b8 <run_customer+0x24c>)
 80012ee:	fba3 2301 	umull	r2, r3, r3, r1
 80012f2:	095a      	lsrs	r2, r3, #5
 80012f4:	4613      	mov	r3, r2
 80012f6:	011b      	lsls	r3, r3, #4
 80012f8:	1a9b      	subs	r3, r3, r2
 80012fa:	009b      	lsls	r3, r3, #2
 80012fc:	1aca      	subs	r2, r1, r3
 80012fe:	4b28      	ldr	r3, [pc, #160]	; (80013a0 <run_customer+0x234>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	609a      	str	r2, [r3, #8]
		*new_customer_time = add_clocks(*new_customer_time, Clock);
 8001304:	4b26      	ldr	r3, [pc, #152]	; (80013a0 <run_customer+0x234>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4a25      	ldr	r2, [pc, #148]	; (80013a0 <run_customer+0x234>)
 800130a:	6816      	ldr	r6, [r2, #0]
 800130c:	463d      	mov	r5, r7
 800130e:	4a25      	ldr	r2, [pc, #148]	; (80013a4 <run_customer+0x238>)
 8001310:	466c      	mov	r4, sp
 8001312:	ca07      	ldmia	r2, {r0, r1, r2}
 8001314:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001318:	cb0e      	ldmia	r3, {r1, r2, r3}
 800131a:	4628      	mov	r0, r5
 800131c:	f7ff fd70 	bl	8000e00 <add_clocks>
 8001320:	4634      	mov	r4, r6
 8001322:	463b      	mov	r3, r7
 8001324:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001328:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		total_customers += 1;
 800132c:	4b26      	ldr	r3, [pc, #152]	; (80013c8 <run_customer+0x25c>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	3301      	adds	r3, #1
 8001332:	4a25      	ldr	r2, [pc, #148]	; (80013c8 <run_customer+0x25c>)
 8001334:	6013      	str	r3, [r2, #0]
	}

	// update max customers waiting
	if (max_customer_waiting < waiting_customers){
 8001336:	4b25      	ldr	r3, [pc, #148]	; (80013cc <run_customer+0x260>)
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	4b18      	ldr	r3, [pc, #96]	; (800139c <run_customer+0x230>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	429a      	cmp	r2, r3
 8001340:	da03      	bge.n	800134a <run_customer+0x1de>
		max_customer_waiting = waiting_customers;
 8001342:	4b16      	ldr	r3, [pc, #88]	; (800139c <run_customer+0x230>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	4a21      	ldr	r2, [pc, #132]	; (80013cc <run_customer+0x260>)
 8001348:	6013      	str	r3, [r2, #0]

//	uint32_t display_num = 0;



	HAL_GPIO_WritePin(SHLD_D4_SEG7_Latch_GPIO_Port, SHLD_D4_SEG7_Latch_Pin, GPIO_PIN_RESET);
 800134a:	2200      	movs	r2, #0
 800134c:	2110      	movs	r1, #16
 800134e:	4820      	ldr	r0, [pc, #128]	; (80013d0 <run_customer+0x264>)
 8001350:	f001 ff3e 	bl	80031d0 <HAL_GPIO_WritePin>
	shiftOut(SHLD_D8_SEG7_Data_GPIO_Port, SHLD_D8_SEG7_Data_Pin, SHLD_D7_SEG7_Clock_GPIO_Port, SHLD_D7_SEG7_Clock_Pin, 0xC0);
 8001354:	23c0      	movs	r3, #192	; 0xc0
 8001356:	9300      	str	r3, [sp, #0]
 8001358:	f44f 7380 	mov.w	r3, #256	; 0x100
 800135c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001360:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001364:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001368:	f000 f834 	bl	80013d4 <shiftOut>
	shiftOut(SHLD_D8_SEG7_Data_GPIO_Port, SHLD_D8_SEG7_Data_Pin, SHLD_D7_SEG7_Clock_GPIO_Port, SHLD_D7_SEG7_Clock_Pin, 0);
 800136c:	2300      	movs	r3, #0
 800136e:	9300      	str	r3, [sp, #0]
 8001370:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001374:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001378:	f44f 7100 	mov.w	r1, #512	; 0x200
 800137c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001380:	f000 f828 	bl	80013d4 <shiftOut>
	HAL_GPIO_WritePin(SHLD_D4_SEG7_Latch_GPIO_Port, SHLD_D4_SEG7_Latch_Pin, GPIO_PIN_SET);
 8001384:	2201      	movs	r2, #1
 8001386:	2110      	movs	r1, #16
 8001388:	4811      	ldr	r0, [pc, #68]	; (80013d0 <run_customer+0x264>)
 800138a:	f001 ff21 	bl	80031d0 <HAL_GPIO_WritePin>
}
 800138e:	bf00      	nop
 8001390:	3734      	adds	r7, #52	; 0x34
 8001392:	46bd      	mov	sp, r7
 8001394:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001396:	bf00      	nop
 8001398:	200000fc 	.word	0x200000fc
 800139c:	200000f8 	.word	0x200000f8
 80013a0:	2000028c 	.word	0x2000028c
 80013a4:	20000000 	.word	0x20000000
 80013a8:	2000000c 	.word	0x2000000c
 80013ac:	20000290 	.word	0x20000290
 80013b0:	200002b8 	.word	0x200002b8
 80013b4:	24924925 	.word	0x24924925
 80013b8:	88888889 	.word	0x88888889
 80013bc:	20000298 	.word	0x20000298
 80013c0:	20000294 	.word	0x20000294
 80013c4:	cccccccd 	.word	0xcccccccd
 80013c8:	200002b4 	.word	0x200002b4
 80013cc:	200000f4 	.word	0x200000f4
 80013d0:	48000400 	.word	0x48000400

080013d4 <shiftOut>:

void shiftOut(GPIO_TypeDef* data_port, uint16_t data_pin, GPIO_TypeDef* clock_port, uint16_t clock_pin, uint8_t value) {
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b086      	sub	sp, #24
 80013d8:	af00      	add	r7, sp, #0
 80013da:	60f8      	str	r0, [r7, #12]
 80013dc:	607a      	str	r2, [r7, #4]
 80013de:	461a      	mov	r2, r3
 80013e0:	460b      	mov	r3, r1
 80013e2:	817b      	strh	r3, [r7, #10]
 80013e4:	4613      	mov	r3, r2
 80013e6:	813b      	strh	r3, [r7, #8]
	for(int ii=0x80; ii; ii>>=1) {
 80013e8:	2380      	movs	r3, #128	; 0x80
 80013ea:	617b      	str	r3, [r7, #20]
 80013ec:	e01d      	b.n	800142a <shiftOut+0x56>
		HAL_GPIO_WritePin(clock_port, clock_pin, GPIO_PIN_RESET);
 80013ee:	893b      	ldrh	r3, [r7, #8]
 80013f0:	2200      	movs	r2, #0
 80013f2:	4619      	mov	r1, r3
 80013f4:	6878      	ldr	r0, [r7, #4]
 80013f6:	f001 feeb 	bl	80031d0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(data_port, data_pin, (value&ii)!=0);
 80013fa:	f897 2020 	ldrb.w	r2, [r7, #32]
 80013fe:	697b      	ldr	r3, [r7, #20]
 8001400:	4013      	ands	r3, r2
 8001402:	2b00      	cmp	r3, #0
 8001404:	bf14      	ite	ne
 8001406:	2301      	movne	r3, #1
 8001408:	2300      	moveq	r3, #0
 800140a:	b2db      	uxtb	r3, r3
 800140c:	461a      	mov	r2, r3
 800140e:	897b      	ldrh	r3, [r7, #10]
 8001410:	4619      	mov	r1, r3
 8001412:	68f8      	ldr	r0, [r7, #12]
 8001414:	f001 fedc 	bl	80031d0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(clock_port, clock_pin, GPIO_PIN_SET);
 8001418:	893b      	ldrh	r3, [r7, #8]
 800141a:	2201      	movs	r2, #1
 800141c:	4619      	mov	r1, r3
 800141e:	6878      	ldr	r0, [r7, #4]
 8001420:	f001 fed6 	bl	80031d0 <HAL_GPIO_WritePin>
	for(int ii=0x80; ii; ii>>=1) {
 8001424:	697b      	ldr	r3, [r7, #20]
 8001426:	105b      	asrs	r3, r3, #1
 8001428:	617b      	str	r3, [r7, #20]
 800142a:	697b      	ldr	r3, [r7, #20]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d1de      	bne.n	80013ee <shiftOut+0x1a>
	}
}
 8001430:	bf00      	nop
 8001432:	bf00      	nop
 8001434:	3718      	adds	r7, #24
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
	...

0800143c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001440:	f001 fb76 	bl	8002b30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001444:	f000 f862 	bl	800150c <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001448:	f000 f92c 	bl	80016a4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800144c:	f000 f8fa 	bl	8001644 <MX_USART2_UART_Init>
  MX_RNG_Init();
 8001450:	f000 f8ae 	bl	80015b0 <MX_RNG_Init>
  MX_TIM6_Init();
 8001454:	f000 f8c0 	bl	80015d8 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim6);
 8001458:	481a      	ldr	r0, [pc, #104]	; (80014c4 <main+0x88>)
 800145a:	f003 fb75 	bl	8004b48 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800145e:	f004 fc27 	bl	8005cb0 <osKernelInitialize>

  /* Create the recursive mutex(es) */
  /* creation of MUTEX */
  MUTEXHandle = osMutexNew(&MUTEX_attributes);
 8001462:	4819      	ldr	r0, [pc, #100]	; (80014c8 <main+0x8c>)
 8001464:	f004 fd1b 	bl	8005e9e <osMutexNew>
 8001468:	4603      	mov	r3, r0
 800146a:	4a18      	ldr	r2, [pc, #96]	; (80014cc <main+0x90>)
 800146c:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Tellers */
  TellersHandle = osThreadNew(StartTellers, NULL, &Tellers_attributes);
 800146e:	4a18      	ldr	r2, [pc, #96]	; (80014d0 <main+0x94>)
 8001470:	2100      	movs	r1, #0
 8001472:	4818      	ldr	r0, [pc, #96]	; (80014d4 <main+0x98>)
 8001474:	f004 fc66 	bl	8005d44 <osThreadNew>
 8001478:	4603      	mov	r3, r0
 800147a:	4a17      	ldr	r2, [pc, #92]	; (80014d8 <main+0x9c>)
 800147c:	6013      	str	r3, [r2, #0]

  /* creation of Customers */
  CustomersHandle = osThreadNew(StartCustomers, NULL, &Customers_attributes);
 800147e:	4a17      	ldr	r2, [pc, #92]	; (80014dc <main+0xa0>)
 8001480:	2100      	movs	r1, #0
 8001482:	4817      	ldr	r0, [pc, #92]	; (80014e0 <main+0xa4>)
 8001484:	f004 fc5e 	bl	8005d44 <osThreadNew>
 8001488:	4603      	mov	r3, r0
 800148a:	4a16      	ldr	r2, [pc, #88]	; (80014e4 <main+0xa8>)
 800148c:	6013      	str	r3, [r2, #0]

  /* creation of Clock */
  ClockHandle = osThreadNew(StartClock, NULL, &Clock_attributes);
 800148e:	4a16      	ldr	r2, [pc, #88]	; (80014e8 <main+0xac>)
 8001490:	2100      	movs	r1, #0
 8001492:	4816      	ldr	r0, [pc, #88]	; (80014ec <main+0xb0>)
 8001494:	f004 fc56 	bl	8005d44 <osThreadNew>
 8001498:	4603      	mov	r3, r0
 800149a:	4a15      	ldr	r2, [pc, #84]	; (80014f0 <main+0xb4>)
 800149c:	6013      	str	r3, [r2, #0]

  /* creation of Manager */
  ManagerHandle = osThreadNew(StartManager, NULL, &Manager_attributes);
 800149e:	4a15      	ldr	r2, [pc, #84]	; (80014f4 <main+0xb8>)
 80014a0:	2100      	movs	r1, #0
 80014a2:	4815      	ldr	r0, [pc, #84]	; (80014f8 <main+0xbc>)
 80014a4:	f004 fc4e 	bl	8005d44 <osThreadNew>
 80014a8:	4603      	mov	r3, r0
 80014aa:	4a14      	ldr	r2, [pc, #80]	; (80014fc <main+0xc0>)
 80014ac:	6013      	str	r3, [r2, #0]

  /* creation of Breaker */
  BreakerHandle = osThreadNew(StartBreaker, NULL, &Breaker_attributes);
 80014ae:	4a14      	ldr	r2, [pc, #80]	; (8001500 <main+0xc4>)
 80014b0:	2100      	movs	r1, #0
 80014b2:	4814      	ldr	r0, [pc, #80]	; (8001504 <main+0xc8>)
 80014b4:	f004 fc46 	bl	8005d44 <osThreadNew>
 80014b8:	4603      	mov	r3, r0
 80014ba:	4a13      	ldr	r2, [pc, #76]	; (8001508 <main+0xcc>)
 80014bc:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80014be:	f004 fc1b 	bl	8005cf8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80014c2:	e7fe      	b.n	80014c2 <main+0x86>
 80014c4:	200002c8 	.word	0x200002c8
 80014c8:	08009a78 	.word	0x08009a78
 80014cc:	200003b0 	.word	0x200003b0
 80014d0:	080099c4 	.word	0x080099c4
 80014d4:	080017fd 	.word	0x080017fd
 80014d8:	2000039c 	.word	0x2000039c
 80014dc:	080099e8 	.word	0x080099e8
 80014e0:	0800182d 	.word	0x0800182d
 80014e4:	200003a0 	.word	0x200003a0
 80014e8:	08009a0c 	.word	0x08009a0c
 80014ec:	0800185d 	.word	0x0800185d
 80014f0:	200003a4 	.word	0x200003a4
 80014f4:	08009a30 	.word	0x08009a30
 80014f8:	080019b9 	.word	0x080019b9
 80014fc:	200003a8 	.word	0x200003a8
 8001500:	08009a54 	.word	0x08009a54
 8001504:	080019c9 	.word	0x080019c9
 8001508:	200003ac 	.word	0x200003ac

0800150c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b096      	sub	sp, #88	; 0x58
 8001510:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001512:	f107 0314 	add.w	r3, r7, #20
 8001516:	2244      	movs	r2, #68	; 0x44
 8001518:	2100      	movs	r1, #0
 800151a:	4618      	mov	r0, r3
 800151c:	f007 fd66 	bl	8008fec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001520:	463b      	mov	r3, r7
 8001522:	2200      	movs	r2, #0
 8001524:	601a      	str	r2, [r3, #0]
 8001526:	605a      	str	r2, [r3, #4]
 8001528:	609a      	str	r2, [r3, #8]
 800152a:	60da      	str	r2, [r3, #12]
 800152c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800152e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001532:	f001 fe73 	bl	800321c <HAL_PWREx_ControlVoltageScaling>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d001      	beq.n	8001540 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800153c:	f000 fa5c 	bl	80019f8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001540:	2302      	movs	r3, #2
 8001542:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001544:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001548:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800154a:	2310      	movs	r3, #16
 800154c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800154e:	2302      	movs	r3, #2
 8001550:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001552:	2302      	movs	r3, #2
 8001554:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001556:	2301      	movs	r3, #1
 8001558:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800155a:	230a      	movs	r3, #10
 800155c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800155e:	2307      	movs	r3, #7
 8001560:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001562:	2302      	movs	r3, #2
 8001564:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001566:	2302      	movs	r3, #2
 8001568:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800156a:	f107 0314 	add.w	r3, r7, #20
 800156e:	4618      	mov	r0, r3
 8001570:	f001 feaa 	bl	80032c8 <HAL_RCC_OscConfig>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800157a:	f000 fa3d 	bl	80019f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800157e:	230f      	movs	r3, #15
 8001580:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001582:	2303      	movs	r3, #3
 8001584:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001586:	2300      	movs	r3, #0
 8001588:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800158a:	2300      	movs	r3, #0
 800158c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800158e:	2300      	movs	r3, #0
 8001590:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001592:	463b      	mov	r3, r7
 8001594:	2104      	movs	r1, #4
 8001596:	4618      	mov	r0, r3
 8001598:	f002 fa72 	bl	8003a80 <HAL_RCC_ClockConfig>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80015a2:	f000 fa29 	bl	80019f8 <Error_Handler>
  }
}
 80015a6:	bf00      	nop
 80015a8:	3758      	adds	r7, #88	; 0x58
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
	...

080015b0 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 80015b4:	4b06      	ldr	r3, [pc, #24]	; (80015d0 <MX_RNG_Init+0x20>)
 80015b6:	4a07      	ldr	r2, [pc, #28]	; (80015d4 <MX_RNG_Init+0x24>)
 80015b8:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 80015ba:	4805      	ldr	r0, [pc, #20]	; (80015d0 <MX_RNG_Init+0x20>)
 80015bc:	f003 f940 	bl	8004840 <HAL_RNG_Init>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d001      	beq.n	80015ca <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 80015c6:	f000 fa17 	bl	80019f8 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 80015ca:	bf00      	nop
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	200002b8 	.word	0x200002b8
 80015d4:	50060800 	.word	0x50060800

080015d8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b084      	sub	sp, #16
 80015dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015de:	1d3b      	adds	r3, r7, #4
 80015e0:	2200      	movs	r2, #0
 80015e2:	601a      	str	r2, [r3, #0]
 80015e4:	605a      	str	r2, [r3, #4]
 80015e6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80015e8:	4b14      	ldr	r3, [pc, #80]	; (800163c <MX_TIM6_Init+0x64>)
 80015ea:	4a15      	ldr	r2, [pc, #84]	; (8001640 <MX_TIM6_Init+0x68>)
 80015ec:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 125;
 80015ee:	4b13      	ldr	r3, [pc, #76]	; (800163c <MX_TIM6_Init+0x64>)
 80015f0:	227d      	movs	r2, #125	; 0x7d
 80015f2:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015f4:	4b11      	ldr	r3, [pc, #68]	; (800163c <MX_TIM6_Init+0x64>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 100;
 80015fa:	4b10      	ldr	r3, [pc, #64]	; (800163c <MX_TIM6_Init+0x64>)
 80015fc:	2264      	movs	r2, #100	; 0x64
 80015fe:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001600:	4b0e      	ldr	r3, [pc, #56]	; (800163c <MX_TIM6_Init+0x64>)
 8001602:	2280      	movs	r2, #128	; 0x80
 8001604:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001606:	480d      	ldr	r0, [pc, #52]	; (800163c <MX_TIM6_Init+0x64>)
 8001608:	f003 fa46 	bl	8004a98 <HAL_TIM_Base_Init>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001612:	f000 f9f1 	bl	80019f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001616:	2300      	movs	r3, #0
 8001618:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800161a:	2300      	movs	r3, #0
 800161c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800161e:	1d3b      	adds	r3, r7, #4
 8001620:	4619      	mov	r1, r3
 8001622:	4806      	ldr	r0, [pc, #24]	; (800163c <MX_TIM6_Init+0x64>)
 8001624:	f003 fcc4 	bl	8004fb0 <HAL_TIMEx_MasterConfigSynchronization>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800162e:	f000 f9e3 	bl	80019f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001632:	bf00      	nop
 8001634:	3710      	adds	r7, #16
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	200002c8 	.word	0x200002c8
 8001640:	40001000 	.word	0x40001000

08001644 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001648:	4b14      	ldr	r3, [pc, #80]	; (800169c <MX_USART2_UART_Init+0x58>)
 800164a:	4a15      	ldr	r2, [pc, #84]	; (80016a0 <MX_USART2_UART_Init+0x5c>)
 800164c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800164e:	4b13      	ldr	r3, [pc, #76]	; (800169c <MX_USART2_UART_Init+0x58>)
 8001650:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001654:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001656:	4b11      	ldr	r3, [pc, #68]	; (800169c <MX_USART2_UART_Init+0x58>)
 8001658:	2200      	movs	r2, #0
 800165a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800165c:	4b0f      	ldr	r3, [pc, #60]	; (800169c <MX_USART2_UART_Init+0x58>)
 800165e:	2200      	movs	r2, #0
 8001660:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001662:	4b0e      	ldr	r3, [pc, #56]	; (800169c <MX_USART2_UART_Init+0x58>)
 8001664:	2200      	movs	r2, #0
 8001666:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001668:	4b0c      	ldr	r3, [pc, #48]	; (800169c <MX_USART2_UART_Init+0x58>)
 800166a:	220c      	movs	r2, #12
 800166c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800166e:	4b0b      	ldr	r3, [pc, #44]	; (800169c <MX_USART2_UART_Init+0x58>)
 8001670:	2200      	movs	r2, #0
 8001672:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001674:	4b09      	ldr	r3, [pc, #36]	; (800169c <MX_USART2_UART_Init+0x58>)
 8001676:	2200      	movs	r2, #0
 8001678:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800167a:	4b08      	ldr	r3, [pc, #32]	; (800169c <MX_USART2_UART_Init+0x58>)
 800167c:	2200      	movs	r2, #0
 800167e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001680:	4b06      	ldr	r3, [pc, #24]	; (800169c <MX_USART2_UART_Init+0x58>)
 8001682:	2200      	movs	r2, #0
 8001684:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001686:	4805      	ldr	r0, [pc, #20]	; (800169c <MX_USART2_UART_Init+0x58>)
 8001688:	f003 fd38 	bl	80050fc <HAL_UART_Init>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d001      	beq.n	8001696 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001692:	f000 f9b1 	bl	80019f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001696:	bf00      	nop
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	20000314 	.word	0x20000314
 80016a0:	40004400 	.word	0x40004400

080016a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b08a      	sub	sp, #40	; 0x28
 80016a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016aa:	f107 0314 	add.w	r3, r7, #20
 80016ae:	2200      	movs	r2, #0
 80016b0:	601a      	str	r2, [r3, #0]
 80016b2:	605a      	str	r2, [r3, #4]
 80016b4:	609a      	str	r2, [r3, #8]
 80016b6:	60da      	str	r2, [r3, #12]
 80016b8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016ba:	4b45      	ldr	r3, [pc, #276]	; (80017d0 <MX_GPIO_Init+0x12c>)
 80016bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016be:	4a44      	ldr	r2, [pc, #272]	; (80017d0 <MX_GPIO_Init+0x12c>)
 80016c0:	f043 0304 	orr.w	r3, r3, #4
 80016c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016c6:	4b42      	ldr	r3, [pc, #264]	; (80017d0 <MX_GPIO_Init+0x12c>)
 80016c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016ca:	f003 0304 	and.w	r3, r3, #4
 80016ce:	613b      	str	r3, [r7, #16]
 80016d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016d2:	4b3f      	ldr	r3, [pc, #252]	; (80017d0 <MX_GPIO_Init+0x12c>)
 80016d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016d6:	4a3e      	ldr	r2, [pc, #248]	; (80017d0 <MX_GPIO_Init+0x12c>)
 80016d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80016dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016de:	4b3c      	ldr	r3, [pc, #240]	; (80017d0 <MX_GPIO_Init+0x12c>)
 80016e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016e6:	60fb      	str	r3, [r7, #12]
 80016e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ea:	4b39      	ldr	r3, [pc, #228]	; (80017d0 <MX_GPIO_Init+0x12c>)
 80016ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016ee:	4a38      	ldr	r2, [pc, #224]	; (80017d0 <MX_GPIO_Init+0x12c>)
 80016f0:	f043 0301 	orr.w	r3, r3, #1
 80016f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016f6:	4b36      	ldr	r3, [pc, #216]	; (80017d0 <MX_GPIO_Init+0x12c>)
 80016f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016fa:	f003 0301 	and.w	r3, r3, #1
 80016fe:	60bb      	str	r3, [r7, #8]
 8001700:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001702:	4b33      	ldr	r3, [pc, #204]	; (80017d0 <MX_GPIO_Init+0x12c>)
 8001704:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001706:	4a32      	ldr	r2, [pc, #200]	; (80017d0 <MX_GPIO_Init+0x12c>)
 8001708:	f043 0302 	orr.w	r3, r3, #2
 800170c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800170e:	4b30      	ldr	r3, [pc, #192]	; (80017d0 <MX_GPIO_Init+0x12c>)
 8001710:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001712:	f003 0302 	and.w	r3, r3, #2
 8001716:	607b      	str	r3, [r7, #4]
 8001718:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800171a:	2200      	movs	r2, #0
 800171c:	2120      	movs	r1, #32
 800171e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001722:	f001 fd55 	bl	80031d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001726:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800172a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800172c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001730:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001732:	2300      	movs	r3, #0
 8001734:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001736:	f107 0314 	add.w	r3, r7, #20
 800173a:	4619      	mov	r1, r3
 800173c:	4825      	ldr	r0, [pc, #148]	; (80017d4 <MX_GPIO_Init+0x130>)
 800173e:	f001 fb85 	bl	8002e4c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001742:	2303      	movs	r3, #3
 8001744:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001746:	2303      	movs	r3, #3
 8001748:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174a:	2300      	movs	r3, #0
 800174c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800174e:	f107 0314 	add.w	r3, r7, #20
 8001752:	4619      	mov	r1, r3
 8001754:	481f      	ldr	r0, [pc, #124]	; (80017d4 <MX_GPIO_Init+0x130>)
 8001756:	f001 fb79 	bl	8002e4c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 Switch1_Pin Switch2_Pin PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|Switch1_Pin|Switch2_Pin|GPIO_PIN_10;
 800175a:	f240 4313 	movw	r3, #1043	; 0x413
 800175e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001760:	2300      	movs	r3, #0
 8001762:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001764:	2300      	movs	r3, #0
 8001766:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001768:	f107 0314 	add.w	r3, r7, #20
 800176c:	4619      	mov	r1, r3
 800176e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001772:	f001 fb6b 	bl	8002e4c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001776:	2320      	movs	r3, #32
 8001778:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800177a:	2301      	movs	r3, #1
 800177c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177e:	2300      	movs	r3, #0
 8001780:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001782:	2300      	movs	r3, #0
 8001784:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001786:	f107 0314 	add.w	r3, r7, #20
 800178a:	4619      	mov	r1, r3
 800178c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001790:	f001 fb5c 	bl	8002e4c <HAL_GPIO_Init>

  /*Configure GPIO pins : Switch3_Pin PB10 PB4 */
  GPIO_InitStruct.Pin = Switch3_Pin|GPIO_PIN_10|GPIO_PIN_4;
 8001794:	f240 4311 	movw	r3, #1041	; 0x411
 8001798:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800179a:	2300      	movs	r3, #0
 800179c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179e:	2300      	movs	r3, #0
 80017a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017a2:	f107 0314 	add.w	r3, r7, #20
 80017a6:	4619      	mov	r1, r3
 80017a8:	480b      	ldr	r0, [pc, #44]	; (80017d8 <MX_GPIO_Init+0x134>)
 80017aa:	f001 fb4f 	bl	8002e4c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80017ae:	2380      	movs	r3, #128	; 0x80
 80017b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017b2:	2300      	movs	r3, #0
 80017b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b6:	2300      	movs	r3, #0
 80017b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017ba:	f107 0314 	add.w	r3, r7, #20
 80017be:	4619      	mov	r1, r3
 80017c0:	4804      	ldr	r0, [pc, #16]	; (80017d4 <MX_GPIO_Init+0x130>)
 80017c2:	f001 fb43 	bl	8002e4c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80017c6:	bf00      	nop
 80017c8:	3728      	adds	r7, #40	; 0x28
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	40021000 	.word	0x40021000
 80017d4:	48000800 	.word	0x48000800
 80017d8:	48000400 	.word	0x48000400

080017dc <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80017dc:	b480      	push	{r7}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
	update_flag = 1;
 80017e4:	4b04      	ldr	r3, [pc, #16]	; (80017f8 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 80017e6:	2201      	movs	r2, #1
 80017e8:	601a      	str	r2, [r3, #0]
}
 80017ea:	bf00      	nop
 80017ec:	370c      	adds	r7, #12
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr
 80017f6:	bf00      	nop
 80017f8:	200003b4 	.word	0x200003b4

080017fc <StartTellers>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTellers */
void StartTellers(void *argument)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b082      	sub	sp, #8
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	//Initialize 3 tellers
  /* Infinite loop */
	initialize_tellers();
 8001804:	f000 fa74 	bl	8001cf0 <initialize_tellers>
  for(;;)
  {
    osMutexAcquire(MUTEXHandle, osWaitForever);
 8001808:	4b07      	ldr	r3, [pc, #28]	; (8001828 <StartTellers+0x2c>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001810:	4618      	mov	r0, r3
 8001812:	f004 fbca 	bl	8005faa <osMutexAcquire>
    manage_tellers();
 8001816:	f000 fbf1 	bl	8001ffc <manage_tellers>
    osMutexRelease(MUTEXHandle);
 800181a:	4b03      	ldr	r3, [pc, #12]	; (8001828 <StartTellers+0x2c>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	4618      	mov	r0, r3
 8001820:	f004 fc0e 	bl	8006040 <osMutexRelease>
    osMutexAcquire(MUTEXHandle, osWaitForever);
 8001824:	e7f0      	b.n	8001808 <StartTellers+0xc>
 8001826:	bf00      	nop
 8001828:	200003b0 	.word	0x200003b0

0800182c <StartCustomers>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartCustomers */
void StartCustomers(void *argument)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b082      	sub	sp, #8
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartCustomers */
  /* Infinite loop */
  init_customer();
 8001834:	f7ff fbd0 	bl	8000fd8 <init_customer>
  for(;;)
  {

	osMutexAcquire(MUTEXHandle, osWaitForever);
 8001838:	4b07      	ldr	r3, [pc, #28]	; (8001858 <StartCustomers+0x2c>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001840:	4618      	mov	r0, r3
 8001842:	f004 fbb2 	bl	8005faa <osMutexAcquire>
	run_customer();
 8001846:	f7ff fc91 	bl	800116c <run_customer>
	osMutexRelease(MUTEXHandle);
 800184a:	4b03      	ldr	r3, [pc, #12]	; (8001858 <StartCustomers+0x2c>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4618      	mov	r0, r3
 8001850:	f004 fbf6 	bl	8006040 <osMutexRelease>
	osMutexAcquire(MUTEXHandle, osWaitForever);
 8001854:	e7f0      	b.n	8001838 <StartCustomers+0xc>
 8001856:	bf00      	nop
 8001858:	200003b0 	.word	0x200003b0

0800185c <StartClock>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartClock */
void StartClock(void *argument)
{
 800185c:	b590      	push	{r4, r7, lr}
 800185e:	b0c9      	sub	sp, #292	; 0x124
 8001860:	af02      	add	r7, sp, #8
 8001862:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001866:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800186a:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN StartClock */
  /* Infinite loop */
	Clock = day_init(Clock);
 800186c:	4c48      	ldr	r4, [pc, #288]	; (8001990 <StartClock+0x134>)
 800186e:	4638      	mov	r0, r7
 8001870:	4b47      	ldr	r3, [pc, #284]	; (8001990 <StartClock+0x134>)
 8001872:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001874:	f7ff fa81 	bl	8000d7a <day_init>
 8001878:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800187c:	f5a3 728c 	sub.w	r2, r3, #280	; 0x118
 8001880:	4623      	mov	r3, r4
 8001882:	ca07      	ldmia	r2, {r0, r1, r2}
 8001884:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  for(;;)
  {
	if(update_flag == 1){
 8001888:	4b42      	ldr	r3, [pc, #264]	; (8001994 <StartClock+0x138>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	2b01      	cmp	r3, #1
 800188e:	d17b      	bne.n	8001988 <StartClock+0x12c>
	char buffer[256];
	osMutexAcquire(MUTEXHandle, osWaitForever);
 8001890:	4b41      	ldr	r3, [pc, #260]	; (8001998 <StartClock+0x13c>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001898:	4618      	mov	r0, r3
 800189a:	f004 fb86 	bl	8005faa <osMutexAcquire>
    Clock = clock_increment(Clock);
 800189e:	4c3c      	ldr	r4, [pc, #240]	; (8001990 <StartClock+0x134>)
 80018a0:	4638      	mov	r0, r7
 80018a2:	4b3b      	ldr	r3, [pc, #236]	; (8001990 <StartClock+0x134>)
 80018a4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018a6:	f7ff fa81 	bl	8000dac <clock_increment>
 80018aa:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80018ae:	f5a3 728c 	sub.w	r2, r3, #280	; 0x118
 80018b2:	4623      	mov	r3, r4
 80018b4:	ca07      	ldmia	r2, {r0, r1, r2}
 80018b6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    osMutexRelease(MUTEXHandle);
 80018ba:	4b37      	ldr	r3, [pc, #220]	; (8001998 <StartClock+0x13c>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4618      	mov	r0, r3
 80018c0:	f004 fbbe 	bl	8006040 <osMutexRelease>
	if((Clock.minute  % 2) == 0 && (Clock.second % 60) == 30){
 80018c4:	4b32      	ldr	r3, [pc, #200]	; (8001990 <StartClock+0x134>)
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	f003 0301 	and.w	r3, r3, #1
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d15b      	bne.n	8001988 <StartClock+0x12c>
 80018d0:	4b2f      	ldr	r3, [pc, #188]	; (8001990 <StartClock+0x134>)
 80018d2:	689a      	ldr	r2, [r3, #8]
 80018d4:	4b31      	ldr	r3, [pc, #196]	; (800199c <StartClock+0x140>)
 80018d6:	fb83 1302 	smull	r1, r3, r3, r2
 80018da:	4413      	add	r3, r2
 80018dc:	1159      	asrs	r1, r3, #5
 80018de:	17d3      	asrs	r3, r2, #31
 80018e0:	1ac9      	subs	r1, r1, r3
 80018e2:	460b      	mov	r3, r1
 80018e4:	011b      	lsls	r3, r3, #4
 80018e6:	1a5b      	subs	r3, r3, r1
 80018e8:	009b      	lsls	r3, r3, #2
 80018ea:	1ad1      	subs	r1, r2, r3
 80018ec:	291e      	cmp	r1, #30
 80018ee:	d14b      	bne.n	8001988 <StartClock+0x12c>
		sprintf(buffer, "Current time: %d:%d:%d \r\n", Clock.hour, Clock.minute, Clock.second);
 80018f0:	4b27      	ldr	r3, [pc, #156]	; (8001990 <StartClock+0x134>)
 80018f2:	681a      	ldr	r2, [r3, #0]
 80018f4:	4b26      	ldr	r3, [pc, #152]	; (8001990 <StartClock+0x134>)
 80018f6:	6859      	ldr	r1, [r3, #4]
 80018f8:	4b25      	ldr	r3, [pc, #148]	; (8001990 <StartClock+0x134>)
 80018fa:	689b      	ldr	r3, [r3, #8]
 80018fc:	f107 0018 	add.w	r0, r7, #24
 8001900:	9300      	str	r3, [sp, #0]
 8001902:	460b      	mov	r3, r1
 8001904:	4926      	ldr	r1, [pc, #152]	; (80019a0 <StartClock+0x144>)
 8001906:	f007 fb51 	bl	8008fac <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 100);
 800190a:	f107 0318 	add.w	r3, r7, #24
 800190e:	4618      	mov	r0, r3
 8001910:	f7fe fc5e 	bl	80001d0 <strlen>
 8001914:	4603      	mov	r3, r0
 8001916:	b29a      	uxth	r2, r3
 8001918:	f107 0118 	add.w	r1, r7, #24
 800191c:	2364      	movs	r3, #100	; 0x64
 800191e:	4821      	ldr	r0, [pc, #132]	; (80019a4 <StartClock+0x148>)
 8001920:	f003 fc3a 	bl	8005198 <HAL_UART_Transmit>
		sprintf(buffer,"Customers waiting in Queue: %d \r\n", waiting_customers );
 8001924:	4b20      	ldr	r3, [pc, #128]	; (80019a8 <StartClock+0x14c>)
 8001926:	681a      	ldr	r2, [r3, #0]
 8001928:	f107 0318 	add.w	r3, r7, #24
 800192c:	491f      	ldr	r1, [pc, #124]	; (80019ac <StartClock+0x150>)
 800192e:	4618      	mov	r0, r3
 8001930:	f007 fb3c 	bl	8008fac <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 100);
 8001934:	f107 0318 	add.w	r3, r7, #24
 8001938:	4618      	mov	r0, r3
 800193a:	f7fe fc49 	bl	80001d0 <strlen>
 800193e:	4603      	mov	r3, r0
 8001940:	b29a      	uxth	r2, r3
 8001942:	f107 0118 	add.w	r1, r7, #24
 8001946:	2364      	movs	r3, #100	; 0x64
 8001948:	4816      	ldr	r0, [pc, #88]	; (80019a4 <StartClock+0x148>)
 800194a:	f003 fc25 	bl	8005198 <HAL_UART_Transmit>
		sprintf(buffer,"Teller 1: %d Teller 2: %d Teller 3: %d \r\n", tellers[1].status,tellers[2].status,tellers[3].status);
 800194e:	4b18      	ldr	r3, [pc, #96]	; (80019b0 <StartClock+0x154>)
 8001950:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 8001954:	4b16      	ldr	r3, [pc, #88]	; (80019b0 <StartClock+0x154>)
 8001956:	f8d3 1164 	ldr.w	r1, [r3, #356]	; 0x164
 800195a:	4b15      	ldr	r3, [pc, #84]	; (80019b0 <StartClock+0x154>)
 800195c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8001960:	f107 0018 	add.w	r0, r7, #24
 8001964:	9300      	str	r3, [sp, #0]
 8001966:	460b      	mov	r3, r1
 8001968:	4912      	ldr	r1, [pc, #72]	; (80019b4 <StartClock+0x158>)
 800196a:	f007 fb1f 	bl	8008fac <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 100);
 800196e:	f107 0318 	add.w	r3, r7, #24
 8001972:	4618      	mov	r0, r3
 8001974:	f7fe fc2c 	bl	80001d0 <strlen>
 8001978:	4603      	mov	r3, r0
 800197a:	b29a      	uxth	r2, r3
 800197c:	f107 0118 	add.w	r1, r7, #24
 8001980:	2364      	movs	r3, #100	; 0x64
 8001982:	4808      	ldr	r0, [pc, #32]	; (80019a4 <StartClock+0x148>)
 8001984:	f003 fc08 	bl	8005198 <HAL_UART_Transmit>
	}
	}
    update_flag = 0;
 8001988:	4b02      	ldr	r3, [pc, #8]	; (8001994 <StartClock+0x138>)
 800198a:	2200      	movs	r2, #0
 800198c:	601a      	str	r2, [r3, #0]
	if(update_flag == 1){
 800198e:	e77b      	b.n	8001888 <StartClock+0x2c>
 8001990:	20000000 	.word	0x20000000
 8001994:	200003b4 	.word	0x200003b4
 8001998:	200003b0 	.word	0x200003b0
 800199c:	88888889 	.word	0x88888889
 80019a0:	08009940 	.word	0x08009940
 80019a4:	20000314 	.word	0x20000314
 80019a8:	200000f8 	.word	0x200000f8
 80019ac:	0800995c 	.word	0x0800995c
 80019b0:	200003bc 	.word	0x200003bc
 80019b4:	08009980 	.word	0x08009980

080019b8 <StartManager>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartManager */
void StartManager(void *argument)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b082      	sub	sp, #8
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartManager */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80019c0:	2001      	movs	r0, #1
 80019c2:	f004 fa51 	bl	8005e68 <osDelay>
 80019c6:	e7fb      	b.n	80019c0 <StartManager+0x8>

080019c8 <StartBreaker>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartBreaker */
void StartBreaker(void *argument)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b082      	sub	sp, #8
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartBreaker */
  /* Infinite loop */
	init_breaker();
 80019d0:	f7fe fdd4 	bl	800057c <init_breaker>
  for(;;)
  {
	osMutexAcquire(MUTEXHandle, osWaitForever);
 80019d4:	4b07      	ldr	r3, [pc, #28]	; (80019f4 <StartBreaker+0x2c>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80019dc:	4618      	mov	r0, r3
 80019de:	f004 fae4 	bl	8005faa <osMutexAcquire>
	run_breaker();
 80019e2:	f7fe ff57 	bl	8000894 <run_breaker>
	osMutexRelease(MUTEXHandle);
 80019e6:	4b03      	ldr	r3, [pc, #12]	; (80019f4 <StartBreaker+0x2c>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	4618      	mov	r0, r3
 80019ec:	f004 fb28 	bl	8006040 <osMutexRelease>
	osMutexAcquire(MUTEXHandle, osWaitForever);
 80019f0:	e7f0      	b.n	80019d4 <StartBreaker+0xc>
 80019f2:	bf00      	nop
 80019f4:	200003b0 	.word	0x200003b0

080019f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019f8:	b480      	push	{r7}
 80019fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019fc:	b672      	cpsid	i
}
 80019fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a00:	e7fe      	b.n	8001a00 <Error_Handler+0x8>
	...

08001a04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b082      	sub	sp, #8
 8001a08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a0a:	4b11      	ldr	r3, [pc, #68]	; (8001a50 <HAL_MspInit+0x4c>)
 8001a0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a0e:	4a10      	ldr	r2, [pc, #64]	; (8001a50 <HAL_MspInit+0x4c>)
 8001a10:	f043 0301 	orr.w	r3, r3, #1
 8001a14:	6613      	str	r3, [r2, #96]	; 0x60
 8001a16:	4b0e      	ldr	r3, [pc, #56]	; (8001a50 <HAL_MspInit+0x4c>)
 8001a18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a1a:	f003 0301 	and.w	r3, r3, #1
 8001a1e:	607b      	str	r3, [r7, #4]
 8001a20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a22:	4b0b      	ldr	r3, [pc, #44]	; (8001a50 <HAL_MspInit+0x4c>)
 8001a24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a26:	4a0a      	ldr	r2, [pc, #40]	; (8001a50 <HAL_MspInit+0x4c>)
 8001a28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a2c:	6593      	str	r3, [r2, #88]	; 0x58
 8001a2e:	4b08      	ldr	r3, [pc, #32]	; (8001a50 <HAL_MspInit+0x4c>)
 8001a30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a36:	603b      	str	r3, [r7, #0]
 8001a38:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	210f      	movs	r1, #15
 8001a3e:	f06f 0001 	mvn.w	r0, #1
 8001a42:	f001 f9cc 	bl	8002dde <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a46:	bf00      	nop
 8001a48:	3708      	adds	r7, #8
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	40021000 	.word	0x40021000

08001a54 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b0a6      	sub	sp, #152	; 0x98
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a5c:	f107 0310 	add.w	r3, r7, #16
 8001a60:	2288      	movs	r2, #136	; 0x88
 8001a62:	2100      	movs	r1, #0
 8001a64:	4618      	mov	r0, r3
 8001a66:	f007 fac1 	bl	8008fec <memset>
  if(hrng->Instance==RNG)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	4a1d      	ldr	r2, [pc, #116]	; (8001ae4 <HAL_RNG_MspInit+0x90>)
 8001a70:	4293      	cmp	r3, r2
 8001a72:	d133      	bne.n	8001adc <HAL_RNG_MspInit+0x88>

  /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 8001a74:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001a78:	613b      	str	r3, [r7, #16]
    PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_PLLSAI1;
 8001a7a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001a7e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8001a82:	2302      	movs	r3, #2
 8001a84:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001a86:	2301      	movs	r3, #1
 8001a88:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8001a8a:	2308      	movs	r3, #8
 8001a8c:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001a8e:	2307      	movs	r3, #7
 8001a90:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 8001a92:	2304      	movs	r3, #4
 8001a94:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001a96:	2302      	movs	r3, #2
 8001a98:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8001a9a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001a9e:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001aa0:	f107 0310 	add.w	r3, r7, #16
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f002 fa0f 	bl	8003ec8 <HAL_RCCEx_PeriphCLKConfig>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d001      	beq.n	8001ab4 <HAL_RNG_MspInit+0x60>
    {
      Error_Handler();
 8001ab0:	f7ff ffa2 	bl	80019f8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8001ab4:	4b0c      	ldr	r3, [pc, #48]	; (8001ae8 <HAL_RNG_MspInit+0x94>)
 8001ab6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ab8:	4a0b      	ldr	r2, [pc, #44]	; (8001ae8 <HAL_RNG_MspInit+0x94>)
 8001aba:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001abe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ac0:	4b09      	ldr	r3, [pc, #36]	; (8001ae8 <HAL_RNG_MspInit+0x94>)
 8001ac2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ac4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001ac8:	60fb      	str	r3, [r7, #12]
 8001aca:	68fb      	ldr	r3, [r7, #12]
    /* RNG interrupt Init */
    HAL_NVIC_SetPriority(RNG_IRQn, 5, 0);
 8001acc:	2200      	movs	r2, #0
 8001ace:	2105      	movs	r1, #5
 8001ad0:	2050      	movs	r0, #80	; 0x50
 8001ad2:	f001 f984 	bl	8002dde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RNG_IRQn);
 8001ad6:	2050      	movs	r0, #80	; 0x50
 8001ad8:	f001 f99d 	bl	8002e16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 8001adc:	bf00      	nop
 8001ade:	3798      	adds	r7, #152	; 0x98
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	50060800 	.word	0x50060800
 8001ae8:	40021000 	.word	0x40021000

08001aec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b084      	sub	sp, #16
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a0d      	ldr	r2, [pc, #52]	; (8001b30 <HAL_TIM_Base_MspInit+0x44>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d113      	bne.n	8001b26 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001afe:	4b0d      	ldr	r3, [pc, #52]	; (8001b34 <HAL_TIM_Base_MspInit+0x48>)
 8001b00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b02:	4a0c      	ldr	r2, [pc, #48]	; (8001b34 <HAL_TIM_Base_MspInit+0x48>)
 8001b04:	f043 0310 	orr.w	r3, r3, #16
 8001b08:	6593      	str	r3, [r2, #88]	; 0x58
 8001b0a:	4b0a      	ldr	r3, [pc, #40]	; (8001b34 <HAL_TIM_Base_MspInit+0x48>)
 8001b0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b0e:	f003 0310 	and.w	r3, r3, #16
 8001b12:	60fb      	str	r3, [r7, #12]
 8001b14:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8001b16:	2200      	movs	r2, #0
 8001b18:	2105      	movs	r1, #5
 8001b1a:	2036      	movs	r0, #54	; 0x36
 8001b1c:	f001 f95f 	bl	8002dde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001b20:	2036      	movs	r0, #54	; 0x36
 8001b22:	f001 f978 	bl	8002e16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8001b26:	bf00      	nop
 8001b28:	3710      	adds	r7, #16
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	40001000 	.word	0x40001000
 8001b34:	40021000 	.word	0x40021000

08001b38 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b0ac      	sub	sp, #176	; 0xb0
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b40:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001b44:	2200      	movs	r2, #0
 8001b46:	601a      	str	r2, [r3, #0]
 8001b48:	605a      	str	r2, [r3, #4]
 8001b4a:	609a      	str	r2, [r3, #8]
 8001b4c:	60da      	str	r2, [r3, #12]
 8001b4e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b50:	f107 0314 	add.w	r3, r7, #20
 8001b54:	2288      	movs	r2, #136	; 0x88
 8001b56:	2100      	movs	r1, #0
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f007 fa47 	bl	8008fec <memset>
  if(huart->Instance==USART2)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4a21      	ldr	r2, [pc, #132]	; (8001be8 <HAL_UART_MspInit+0xb0>)
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d13b      	bne.n	8001be0 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001b68:	2302      	movs	r3, #2
 8001b6a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b70:	f107 0314 	add.w	r3, r7, #20
 8001b74:	4618      	mov	r0, r3
 8001b76:	f002 f9a7 	bl	8003ec8 <HAL_RCCEx_PeriphCLKConfig>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d001      	beq.n	8001b84 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001b80:	f7ff ff3a 	bl	80019f8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b84:	4b19      	ldr	r3, [pc, #100]	; (8001bec <HAL_UART_MspInit+0xb4>)
 8001b86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b88:	4a18      	ldr	r2, [pc, #96]	; (8001bec <HAL_UART_MspInit+0xb4>)
 8001b8a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b8e:	6593      	str	r3, [r2, #88]	; 0x58
 8001b90:	4b16      	ldr	r3, [pc, #88]	; (8001bec <HAL_UART_MspInit+0xb4>)
 8001b92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b98:	613b      	str	r3, [r7, #16]
 8001b9a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b9c:	4b13      	ldr	r3, [pc, #76]	; (8001bec <HAL_UART_MspInit+0xb4>)
 8001b9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ba0:	4a12      	ldr	r2, [pc, #72]	; (8001bec <HAL_UART_MspInit+0xb4>)
 8001ba2:	f043 0301 	orr.w	r3, r3, #1
 8001ba6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ba8:	4b10      	ldr	r3, [pc, #64]	; (8001bec <HAL_UART_MspInit+0xb4>)
 8001baa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bac:	f003 0301 	and.w	r3, r3, #1
 8001bb0:	60fb      	str	r3, [r7, #12]
 8001bb2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001bb4:	230c      	movs	r3, #12
 8001bb6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bba:	2302      	movs	r3, #2
 8001bbc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bc6:	2303      	movs	r3, #3
 8001bc8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001bcc:	2307      	movs	r3, #7
 8001bce:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bd2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001bd6:	4619      	mov	r1, r3
 8001bd8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bdc:	f001 f936 	bl	8002e4c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001be0:	bf00      	nop
 8001be2:	37b0      	adds	r7, #176	; 0xb0
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	40004400 	.word	0x40004400
 8001bec:	40021000 	.word	0x40021000

08001bf0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001bf4:	e7fe      	b.n	8001bf4 <NMI_Handler+0x4>

08001bf6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bf6:	b480      	push	{r7}
 8001bf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bfa:	e7fe      	b.n	8001bfa <HardFault_Handler+0x4>

08001bfc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c00:	e7fe      	b.n	8001c00 <MemManage_Handler+0x4>

08001c02 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c02:	b480      	push	{r7}
 8001c04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c06:	e7fe      	b.n	8001c06 <BusFault_Handler+0x4>

08001c08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c0c:	e7fe      	b.n	8001c0c <UsageFault_Handler+0x4>

08001c0e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c0e:	b480      	push	{r7}
 8001c10:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c12:	bf00      	nop
 8001c14:	46bd      	mov	sp, r7
 8001c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1a:	4770      	bx	lr

08001c1c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c20:	f000 ffe2 	bl	8002be8 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001c24:	f006 f860 	bl	8007ce8 <xTaskGetSchedulerState>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	2b01      	cmp	r3, #1
 8001c2c:	d001      	beq.n	8001c32 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001c2e:	f006 ff43 	bl	8008ab8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c32:	bf00      	nop
 8001c34:	bd80      	pop	{r7, pc}
	...

08001c38 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001c3c:	4802      	ldr	r0, [pc, #8]	; (8001c48 <TIM6_DAC_IRQHandler+0x10>)
 8001c3e:	f002 fff3 	bl	8004c28 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001c42:	bf00      	nop
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	200002c8 	.word	0x200002c8

08001c4c <RNG_IRQHandler>:

/**
  * @brief This function handles RNG global interrupt.
  */
void RNG_IRQHandler(void)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RNG_IRQn 0 */

  /* USER CODE END RNG_IRQn 0 */
  HAL_RNG_IRQHandler(&hrng);
 8001c50:	4802      	ldr	r0, [pc, #8]	; (8001c5c <RNG_IRQHandler+0x10>)
 8001c52:	f002 fea2 	bl	800499a <HAL_RNG_IRQHandler>
  /* USER CODE BEGIN RNG_IRQn 1 */

  /* USER CODE END RNG_IRQn 1 */
}
 8001c56:	bf00      	nop
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	200002b8 	.word	0x200002b8

08001c60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b086      	sub	sp, #24
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c68:	4a14      	ldr	r2, [pc, #80]	; (8001cbc <_sbrk+0x5c>)
 8001c6a:	4b15      	ldr	r3, [pc, #84]	; (8001cc0 <_sbrk+0x60>)
 8001c6c:	1ad3      	subs	r3, r2, r3
 8001c6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c74:	4b13      	ldr	r3, [pc, #76]	; (8001cc4 <_sbrk+0x64>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d102      	bne.n	8001c82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c7c:	4b11      	ldr	r3, [pc, #68]	; (8001cc4 <_sbrk+0x64>)
 8001c7e:	4a12      	ldr	r2, [pc, #72]	; (8001cc8 <_sbrk+0x68>)
 8001c80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c82:	4b10      	ldr	r3, [pc, #64]	; (8001cc4 <_sbrk+0x64>)
 8001c84:	681a      	ldr	r2, [r3, #0]
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	4413      	add	r3, r2
 8001c8a:	693a      	ldr	r2, [r7, #16]
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d207      	bcs.n	8001ca0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c90:	f007 f9b4 	bl	8008ffc <__errno>
 8001c94:	4603      	mov	r3, r0
 8001c96:	220c      	movs	r2, #12
 8001c98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c9a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001c9e:	e009      	b.n	8001cb4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ca0:	4b08      	ldr	r3, [pc, #32]	; (8001cc4 <_sbrk+0x64>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ca6:	4b07      	ldr	r3, [pc, #28]	; (8001cc4 <_sbrk+0x64>)
 8001ca8:	681a      	ldr	r2, [r3, #0]
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	4413      	add	r3, r2
 8001cae:	4a05      	ldr	r2, [pc, #20]	; (8001cc4 <_sbrk+0x64>)
 8001cb0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cb2:	68fb      	ldr	r3, [r7, #12]
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	3718      	adds	r7, #24
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	20018000 	.word	0x20018000
 8001cc0:	00000400 	.word	0x00000400
 8001cc4:	200003b8 	.word	0x200003b8
 8001cc8:	20007260 	.word	0x20007260

08001ccc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001cd0:	4b06      	ldr	r3, [pc, #24]	; (8001cec <SystemInit+0x20>)
 8001cd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001cd6:	4a05      	ldr	r2, [pc, #20]	; (8001cec <SystemInit+0x20>)
 8001cd8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001cdc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001ce0:	bf00      	nop
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce8:	4770      	bx	lr
 8001cea:	bf00      	nop
 8001cec:	e000ed00 	.word	0xe000ed00

08001cf0 <initialize_tellers>:

Teller VOID_TELLER;
//fix this
Teller teller_wait[4];

void initialize_tellers(void) {
 8001cf0:	b590      	push	{r4, r7, lr}
 8001cf2:	b087      	sub	sp, #28
 8001cf4:	af00      	add	r7, sp, #0
    for (int i = 1; i < 4; i++) {
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	617b      	str	r3, [r7, #20]
 8001cfa:	e168      	b.n	8001fce <initialize_tellers+0x2de>
    	//Initialize ID
        tellers[i].id = i;
 8001cfc:	4abc      	ldr	r2, [pc, #752]	; (8001ff0 <initialize_tellers+0x300>)
 8001cfe:	697b      	ldr	r3, [r7, #20]
 8001d00:	21b0      	movs	r1, #176	; 0xb0
 8001d02:	fb01 f303 	mul.w	r3, r1, r3
 8001d06:	4413      	add	r3, r2
 8001d08:	697a      	ldr	r2, [r7, #20]
 8001d0a:	601a      	str	r2, [r3, #0]
        // Initialize statuses
        tellers[i].status = 0;
 8001d0c:	4ab8      	ldr	r2, [pc, #736]	; (8001ff0 <initialize_tellers+0x300>)
 8001d0e:	697b      	ldr	r3, [r7, #20]
 8001d10:	21b0      	movs	r1, #176	; 0xb0
 8001d12:	fb01 f303 	mul.w	r3, r1, r3
 8001d16:	4413      	add	r3, r2
 8001d18:	3304      	adds	r3, #4
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	601a      	str	r2, [r3, #0]
        tellers[i].take_break = 0;
 8001d1e:	4ab4      	ldr	r2, [pc, #720]	; (8001ff0 <initialize_tellers+0x300>)
 8001d20:	697b      	ldr	r3, [r7, #20]
 8001d22:	21b0      	movs	r1, #176	; 0xb0
 8001d24:	fb01 f303 	mul.w	r3, r1, r3
 8001d28:	4413      	add	r3, r2
 8001d2a:	3308      	adds	r3, #8
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	601a      	str	r2, [r3, #0]
        //service function
        tellers[i].service_end_time = clock_init(tellers[i].service_end_time);
 8001d30:	4aaf      	ldr	r2, [pc, #700]	; (8001ff0 <initialize_tellers+0x300>)
 8001d32:	697b      	ldr	r3, [r7, #20]
 8001d34:	21b0      	movs	r1, #176	; 0xb0
 8001d36:	fb01 f303 	mul.w	r3, r1, r3
 8001d3a:	4413      	add	r3, r2
 8001d3c:	f103 0408 	add.w	r4, r3, #8
 8001d40:	4638      	mov	r0, r7
 8001d42:	4aab      	ldr	r2, [pc, #684]	; (8001ff0 <initialize_tellers+0x300>)
 8001d44:	697b      	ldr	r3, [r7, #20]
 8001d46:	21b0      	movs	r1, #176	; 0xb0
 8001d48:	fb01 f303 	mul.w	r3, r1, r3
 8001d4c:	4413      	add	r3, r2
 8001d4e:	3308      	adds	r3, #8
 8001d50:	3304      	adds	r3, #4
 8001d52:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d54:	f7fe fff8 	bl	8000d48 <clock_init>
 8001d58:	1d23      	adds	r3, r4, #4
 8001d5a:	463a      	mov	r2, r7
 8001d5c:	ca07      	ldmia	r2, {r0, r1, r2}
 8001d5e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        //Initialize metrics
        tellers[i].customers_served = 0;
 8001d62:	4aa3      	ldr	r2, [pc, #652]	; (8001ff0 <initialize_tellers+0x300>)
 8001d64:	697b      	ldr	r3, [r7, #20]
 8001d66:	21b0      	movs	r1, #176	; 0xb0
 8001d68:	fb01 f303 	mul.w	r3, r1, r3
 8001d6c:	4413      	add	r3, r2
 8001d6e:	3318      	adds	r3, #24
 8001d70:	2200      	movs	r2, #0
 8001d72:	601a      	str	r2, [r3, #0]
        tellers[i].total_time_working = clock_init(tellers[i].total_time_working);
 8001d74:	4a9e      	ldr	r2, [pc, #632]	; (8001ff0 <initialize_tellers+0x300>)
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	21b0      	movs	r1, #176	; 0xb0
 8001d7a:	fb01 f303 	mul.w	r3, r1, r3
 8001d7e:	4413      	add	r3, r2
 8001d80:	f103 0418 	add.w	r4, r3, #24
 8001d84:	4638      	mov	r0, r7
 8001d86:	4a9a      	ldr	r2, [pc, #616]	; (8001ff0 <initialize_tellers+0x300>)
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	21b0      	movs	r1, #176	; 0xb0
 8001d8c:	fb01 f303 	mul.w	r3, r1, r3
 8001d90:	4413      	add	r3, r2
 8001d92:	3318      	adds	r3, #24
 8001d94:	3304      	adds	r3, #4
 8001d96:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d98:	f7fe ffd6 	bl	8000d48 <clock_init>
 8001d9c:	1d23      	adds	r3, r4, #4
 8001d9e:	463a      	mov	r2, r7
 8001da0:	ca07      	ldmia	r2, {r0, r1, r2}
 8001da2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        tellers[i].total_time_waiting = clock_init(tellers[i].total_time_waiting);
 8001da6:	4a92      	ldr	r2, [pc, #584]	; (8001ff0 <initialize_tellers+0x300>)
 8001da8:	697b      	ldr	r3, [r7, #20]
 8001daa:	21b0      	movs	r1, #176	; 0xb0
 8001dac:	fb01 f303 	mul.w	r3, r1, r3
 8001db0:	4413      	add	r3, r2
 8001db2:	f103 0428 	add.w	r4, r3, #40	; 0x28
 8001db6:	4638      	mov	r0, r7
 8001db8:	4a8d      	ldr	r2, [pc, #564]	; (8001ff0 <initialize_tellers+0x300>)
 8001dba:	697b      	ldr	r3, [r7, #20]
 8001dbc:	21b0      	movs	r1, #176	; 0xb0
 8001dbe:	fb01 f303 	mul.w	r3, r1, r3
 8001dc2:	4413      	add	r3, r2
 8001dc4:	3328      	adds	r3, #40	; 0x28
 8001dc6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001dc8:	f7fe ffbe 	bl	8000d48 <clock_init>
 8001dcc:	463b      	mov	r3, r7
 8001dce:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001dd2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        tellers[i].current_time_working = clock_init(tellers[i].current_time_working);
 8001dd6:	4a86      	ldr	r2, [pc, #536]	; (8001ff0 <initialize_tellers+0x300>)
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	21b0      	movs	r1, #176	; 0xb0
 8001ddc:	fb01 f303 	mul.w	r3, r1, r3
 8001de0:	4413      	add	r3, r2
 8001de2:	f103 0430 	add.w	r4, r3, #48	; 0x30
 8001de6:	4638      	mov	r0, r7
 8001de8:	4a81      	ldr	r2, [pc, #516]	; (8001ff0 <initialize_tellers+0x300>)
 8001dea:	697b      	ldr	r3, [r7, #20]
 8001dec:	21b0      	movs	r1, #176	; 0xb0
 8001dee:	fb01 f303 	mul.w	r3, r1, r3
 8001df2:	4413      	add	r3, r2
 8001df4:	3330      	adds	r3, #48	; 0x30
 8001df6:	3304      	adds	r3, #4
 8001df8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001dfa:	f7fe ffa5 	bl	8000d48 <clock_init>
 8001dfe:	1d23      	adds	r3, r4, #4
 8001e00:	463a      	mov	r2, r7
 8001e02:	ca07      	ldmia	r2, {r0, r1, r2}
 8001e04:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        tellers[i].current_time_waiting = clock_init(tellers[i].current_time_waiting);
 8001e08:	4a79      	ldr	r2, [pc, #484]	; (8001ff0 <initialize_tellers+0x300>)
 8001e0a:	697b      	ldr	r3, [r7, #20]
 8001e0c:	21b0      	movs	r1, #176	; 0xb0
 8001e0e:	fb01 f303 	mul.w	r3, r1, r3
 8001e12:	4413      	add	r3, r2
 8001e14:	f103 0440 	add.w	r4, r3, #64	; 0x40
 8001e18:	4638      	mov	r0, r7
 8001e1a:	4a75      	ldr	r2, [pc, #468]	; (8001ff0 <initialize_tellers+0x300>)
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	21b0      	movs	r1, #176	; 0xb0
 8001e20:	fb01 f303 	mul.w	r3, r1, r3
 8001e24:	4413      	add	r3, r2
 8001e26:	3340      	adds	r3, #64	; 0x40
 8001e28:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e2a:	f7fe ff8d 	bl	8000d48 <clock_init>
 8001e2e:	463b      	mov	r3, r7
 8001e30:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001e34:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        tellers[i].max_time_working = clock_init(tellers[i].max_time_working);
 8001e38:	4a6d      	ldr	r2, [pc, #436]	; (8001ff0 <initialize_tellers+0x300>)
 8001e3a:	697b      	ldr	r3, [r7, #20]
 8001e3c:	21b0      	movs	r1, #176	; 0xb0
 8001e3e:	fb01 f303 	mul.w	r3, r1, r3
 8001e42:	4413      	add	r3, r2
 8001e44:	f103 0448 	add.w	r4, r3, #72	; 0x48
 8001e48:	4638      	mov	r0, r7
 8001e4a:	4a69      	ldr	r2, [pc, #420]	; (8001ff0 <initialize_tellers+0x300>)
 8001e4c:	697b      	ldr	r3, [r7, #20]
 8001e4e:	21b0      	movs	r1, #176	; 0xb0
 8001e50:	fb01 f303 	mul.w	r3, r1, r3
 8001e54:	4413      	add	r3, r2
 8001e56:	3348      	adds	r3, #72	; 0x48
 8001e58:	3304      	adds	r3, #4
 8001e5a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e5c:	f7fe ff74 	bl	8000d48 <clock_init>
 8001e60:	1d23      	adds	r3, r4, #4
 8001e62:	463a      	mov	r2, r7
 8001e64:	ca07      	ldmia	r2, {r0, r1, r2}
 8001e66:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        tellers[i].max_time_working = clock_init(tellers[i].max_time_working);
 8001e6a:	4a61      	ldr	r2, [pc, #388]	; (8001ff0 <initialize_tellers+0x300>)
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	21b0      	movs	r1, #176	; 0xb0
 8001e70:	fb01 f303 	mul.w	r3, r1, r3
 8001e74:	4413      	add	r3, r2
 8001e76:	f103 0448 	add.w	r4, r3, #72	; 0x48
 8001e7a:	4638      	mov	r0, r7
 8001e7c:	4a5c      	ldr	r2, [pc, #368]	; (8001ff0 <initialize_tellers+0x300>)
 8001e7e:	697b      	ldr	r3, [r7, #20]
 8001e80:	21b0      	movs	r1, #176	; 0xb0
 8001e82:	fb01 f303 	mul.w	r3, r1, r3
 8001e86:	4413      	add	r3, r2
 8001e88:	3348      	adds	r3, #72	; 0x48
 8001e8a:	3304      	adds	r3, #4
 8001e8c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e8e:	f7fe ff5b 	bl	8000d48 <clock_init>
 8001e92:	1d23      	adds	r3, r4, #4
 8001e94:	463a      	mov	r2, r7
 8001e96:	ca07      	ldmia	r2, {r0, r1, r2}
 8001e98:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        //Initialize break taking
        tellers[i].break_end = clock_init(tellers[i].break_end);
 8001e9c:	4a54      	ldr	r2, [pc, #336]	; (8001ff0 <initialize_tellers+0x300>)
 8001e9e:	697b      	ldr	r3, [r7, #20]
 8001ea0:	21b0      	movs	r1, #176	; 0xb0
 8001ea2:	fb01 f303 	mul.w	r3, r1, r3
 8001ea6:	4413      	add	r3, r2
 8001ea8:	f103 0470 	add.w	r4, r3, #112	; 0x70
 8001eac:	4638      	mov	r0, r7
 8001eae:	4a50      	ldr	r2, [pc, #320]	; (8001ff0 <initialize_tellers+0x300>)
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	21b0      	movs	r1, #176	; 0xb0
 8001eb4:	fb01 f303 	mul.w	r3, r1, r3
 8001eb8:	4413      	add	r3, r2
 8001eba:	3370      	adds	r3, #112	; 0x70
 8001ebc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ebe:	f7fe ff43 	bl	8000d48 <clock_init>
 8001ec2:	463b      	mov	r3, r7
 8001ec4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001ec8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        tellers[i].current_break = clock_init(tellers[i].current_break);
 8001ecc:	4a48      	ldr	r2, [pc, #288]	; (8001ff0 <initialize_tellers+0x300>)
 8001ece:	697b      	ldr	r3, [r7, #20]
 8001ed0:	21b0      	movs	r1, #176	; 0xb0
 8001ed2:	fb01 f303 	mul.w	r3, r1, r3
 8001ed6:	4413      	add	r3, r2
 8001ed8:	f103 0478 	add.w	r4, r3, #120	; 0x78
 8001edc:	4638      	mov	r0, r7
 8001ede:	4a44      	ldr	r2, [pc, #272]	; (8001ff0 <initialize_tellers+0x300>)
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	21b0      	movs	r1, #176	; 0xb0
 8001ee4:	fb01 f303 	mul.w	r3, r1, r3
 8001ee8:	4413      	add	r3, r2
 8001eea:	3378      	adds	r3, #120	; 0x78
 8001eec:	3304      	adds	r3, #4
 8001eee:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ef0:	f7fe ff2a 	bl	8000d48 <clock_init>
 8001ef4:	1d23      	adds	r3, r4, #4
 8001ef6:	463a      	mov	r2, r7
 8001ef8:	ca07      	ldmia	r2, {r0, r1, r2}
 8001efa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        //Initialize break metrics
        tellers[i].num_breaks = 0;
 8001efe:	4a3c      	ldr	r2, [pc, #240]	; (8001ff0 <initialize_tellers+0x300>)
 8001f00:	697b      	ldr	r3, [r7, #20]
 8001f02:	21b0      	movs	r1, #176	; 0xb0
 8001f04:	fb01 f303 	mul.w	r3, r1, r3
 8001f08:	4413      	add	r3, r2
 8001f0a:	3388      	adds	r3, #136	; 0x88
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	601a      	str	r2, [r3, #0]
        tellers[i].max_break = clock_init(tellers[i].max_break);
 8001f10:	4a37      	ldr	r2, [pc, #220]	; (8001ff0 <initialize_tellers+0x300>)
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	21b0      	movs	r1, #176	; 0xb0
 8001f16:	fb01 f303 	mul.w	r3, r1, r3
 8001f1a:	4413      	add	r3, r2
 8001f1c:	f103 0488 	add.w	r4, r3, #136	; 0x88
 8001f20:	4638      	mov	r0, r7
 8001f22:	4a33      	ldr	r2, [pc, #204]	; (8001ff0 <initialize_tellers+0x300>)
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	21b0      	movs	r1, #176	; 0xb0
 8001f28:	fb01 f303 	mul.w	r3, r1, r3
 8001f2c:	4413      	add	r3, r2
 8001f2e:	3388      	adds	r3, #136	; 0x88
 8001f30:	3304      	adds	r3, #4
 8001f32:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f34:	f7fe ff08 	bl	8000d48 <clock_init>
 8001f38:	1d23      	adds	r3, r4, #4
 8001f3a:	463a      	mov	r2, r7
 8001f3c:	ca07      	ldmia	r2, {r0, r1, r2}
 8001f3e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        tellers[i].min_break = clock_init(tellers[i].min_break);
 8001f42:	4a2b      	ldr	r2, [pc, #172]	; (8001ff0 <initialize_tellers+0x300>)
 8001f44:	697b      	ldr	r3, [r7, #20]
 8001f46:	21b0      	movs	r1, #176	; 0xb0
 8001f48:	fb01 f303 	mul.w	r3, r1, r3
 8001f4c:	4413      	add	r3, r2
 8001f4e:	f103 0498 	add.w	r4, r3, #152	; 0x98
 8001f52:	4638      	mov	r0, r7
 8001f54:	4a26      	ldr	r2, [pc, #152]	; (8001ff0 <initialize_tellers+0x300>)
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	21b0      	movs	r1, #176	; 0xb0
 8001f5a:	fb01 f303 	mul.w	r3, r1, r3
 8001f5e:	4413      	add	r3, r2
 8001f60:	3398      	adds	r3, #152	; 0x98
 8001f62:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f64:	f7fe fef0 	bl	8000d48 <clock_init>
 8001f68:	463b      	mov	r3, r7
 8001f6a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001f6e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        tellers[i].total_break = clock_init(tellers[i].total_break);
 8001f72:	4a1f      	ldr	r2, [pc, #124]	; (8001ff0 <initialize_tellers+0x300>)
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	21b0      	movs	r1, #176	; 0xb0
 8001f78:	fb01 f303 	mul.w	r3, r1, r3
 8001f7c:	4413      	add	r3, r2
 8001f7e:	f103 04a0 	add.w	r4, r3, #160	; 0xa0
 8001f82:	4638      	mov	r0, r7
 8001f84:	4a1a      	ldr	r2, [pc, #104]	; (8001ff0 <initialize_tellers+0x300>)
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	21b0      	movs	r1, #176	; 0xb0
 8001f8a:	fb01 f303 	mul.w	r3, r1, r3
 8001f8e:	4413      	add	r3, r2
 8001f90:	33a0      	adds	r3, #160	; 0xa0
 8001f92:	3304      	adds	r3, #4
 8001f94:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f96:	f7fe fed7 	bl	8000d48 <clock_init>
 8001f9a:	1d23      	adds	r3, r4, #4
 8001f9c:	463a      	mov	r2, r7
 8001f9e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001fa0:	e883 0007 	stmia.w	r3, {r0, r1, r2}

        //initialize tellers in Queue
        teller_wait[i-1] = tellers[i];
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	3b01      	subs	r3, #1
 8001fa8:	4a12      	ldr	r2, [pc, #72]	; (8001ff4 <initialize_tellers+0x304>)
 8001faa:	21b0      	movs	r1, #176	; 0xb0
 8001fac:	fb01 f303 	mul.w	r3, r1, r3
 8001fb0:	18d0      	adds	r0, r2, r3
 8001fb2:	4a0f      	ldr	r2, [pc, #60]	; (8001ff0 <initialize_tellers+0x300>)
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	21b0      	movs	r1, #176	; 0xb0
 8001fb8:	fb01 f303 	mul.w	r3, r1, r3
 8001fbc:	4413      	add	r3, r2
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	23b0      	movs	r3, #176	; 0xb0
 8001fc2:	461a      	mov	r2, r3
 8001fc4:	f007 f846 	bl	8009054 <memcpy>
    for (int i = 1; i < 4; i++) {
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	3301      	adds	r3, #1
 8001fcc:	617b      	str	r3, [r7, #20]
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	2b03      	cmp	r3, #3
 8001fd2:	f77f ae93 	ble.w	8001cfc <initialize_tellers+0xc>

    }
    	teller_wait[0] = VOID_TELLER;
 8001fd6:	4a07      	ldr	r2, [pc, #28]	; (8001ff4 <initialize_tellers+0x304>)
 8001fd8:	4b07      	ldr	r3, [pc, #28]	; (8001ff8 <initialize_tellers+0x308>)
 8001fda:	4610      	mov	r0, r2
 8001fdc:	4619      	mov	r1, r3
 8001fde:	23b0      	movs	r3, #176	; 0xb0
 8001fe0:	461a      	mov	r2, r3
 8001fe2:	f007 f837 	bl	8009054 <memcpy>
}
 8001fe6:	bf00      	nop
 8001fe8:	371c      	adds	r7, #28
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd90      	pop	{r4, r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	200003bc 	.word	0x200003bc
 8001ff4:	2000072c 	.word	0x2000072c
 8001ff8:	2000067c 	.word	0x2000067c

08001ffc <manage_tellers>:

//Maybe Put entire thing inside a case statement if at all possible,
//Would Simplify logic and speed it up
void manage_tellers(void){
 8001ffc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002000:	b098      	sub	sp, #96	; 0x60
 8002002:	af04      	add	r7, sp, #16
	int i;
	for (i = 1; i < 4; i++) {
 8002004:	2301      	movs	r3, #1
 8002006:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002008:	bf00      	nop
 800200a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800200c:	2b03      	cmp	r3, #3
 800200e:	f300 8557 	bgt.w	8002ac0 <manage_tellers+0xac4>
		switch (tellers[i].status){
 8002012:	4aa3      	ldr	r2, [pc, #652]	; (80022a0 <manage_tellers+0x2a4>)
 8002014:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002016:	21b0      	movs	r1, #176	; 0xb0
 8002018:	fb01 f303 	mul.w	r3, r1, r3
 800201c:	4413      	add	r3, r2
 800201e:	3304      	adds	r3, #4
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	2b02      	cmp	r3, #2
 8002024:	d00a      	beq.n	800203c <manage_tellers+0x40>
 8002026:	2b02      	cmp	r3, #2
 8002028:	f300 854c 	bgt.w	8002ac4 <manage_tellers+0xac8>
 800202c:	2b00      	cmp	r3, #0
 800202e:	f000 813d 	beq.w	80022ac <manage_tellers+0x2b0>
 8002032:	2b01      	cmp	r3, #1
 8002034:	f000 840a 	beq.w	800284c <manage_tellers+0x850>
				}
				break;
			}
		}
			//Case Break
			break;
 8002038:	f000 bd44 	b.w	8002ac4 <manage_tellers+0xac8>
			if(clock_compare(Clock,tellers[i].break_end) != 1){
 800203c:	4a98      	ldr	r2, [pc, #608]	; (80022a0 <manage_tellers+0x2a4>)
 800203e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002040:	21b0      	movs	r1, #176	; 0xb0
 8002042:	fb01 f303 	mul.w	r3, r1, r3
 8002046:	4413      	add	r3, r2
 8002048:	3370      	adds	r3, #112	; 0x70
 800204a:	4a96      	ldr	r2, [pc, #600]	; (80022a4 <manage_tellers+0x2a8>)
 800204c:	466c      	mov	r4, sp
 800204e:	1d19      	adds	r1, r3, #4
 8002050:	c903      	ldmia	r1, {r0, r1}
 8002052:	e884 0003 	stmia.w	r4, {r0, r1}
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	ca07      	ldmia	r2, {r0, r1, r2}
 800205a:	f7fe ff0b 	bl	8000e74 <clock_compare>
 800205e:	4603      	mov	r3, r0
 8002060:	2b01      	cmp	r3, #1
 8002062:	f040 851f 	bne.w	8002aa4 <manage_tellers+0xaa8>
			if(clock_compare(Clock,tellers[i].break_end) == 1){
 8002066:	4a8e      	ldr	r2, [pc, #568]	; (80022a0 <manage_tellers+0x2a4>)
 8002068:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800206a:	21b0      	movs	r1, #176	; 0xb0
 800206c:	fb01 f303 	mul.w	r3, r1, r3
 8002070:	4413      	add	r3, r2
 8002072:	3370      	adds	r3, #112	; 0x70
 8002074:	4a8b      	ldr	r2, [pc, #556]	; (80022a4 <manage_tellers+0x2a8>)
 8002076:	466c      	mov	r4, sp
 8002078:	1d19      	adds	r1, r3, #4
 800207a:	c903      	ldmia	r1, {r0, r1}
 800207c:	e884 0003 	stmia.w	r4, {r0, r1}
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	ca07      	ldmia	r2, {r0, r1, r2}
 8002084:	f7fe fef6 	bl	8000e74 <clock_compare>
 8002088:	4603      	mov	r3, r0
 800208a:	2b01      	cmp	r3, #1
 800208c:	f040 850c 	bne.w	8002aa8 <manage_tellers+0xaac>
				if(clock_compare(tellers[i].current_break,tellers[i].max_break) == 0){
 8002090:	4a83      	ldr	r2, [pc, #524]	; (80022a0 <manage_tellers+0x2a4>)
 8002092:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002094:	21b0      	movs	r1, #176	; 0xb0
 8002096:	fb01 f303 	mul.w	r3, r1, r3
 800209a:	4413      	add	r3, r2
 800209c:	3388      	adds	r3, #136	; 0x88
 800209e:	4980      	ldr	r1, [pc, #512]	; (80022a0 <manage_tellers+0x2a4>)
 80020a0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80020a2:	20b0      	movs	r0, #176	; 0xb0
 80020a4:	fb00 f202 	mul.w	r2, r0, r2
 80020a8:	440a      	add	r2, r1
 80020aa:	3278      	adds	r2, #120	; 0x78
 80020ac:	466c      	mov	r4, sp
 80020ae:	f103 0108 	add.w	r1, r3, #8
 80020b2:	c903      	ldmia	r1, {r0, r1}
 80020b4:	e884 0003 	stmia.w	r4, {r0, r1}
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	3204      	adds	r2, #4
 80020bc:	ca07      	ldmia	r2, {r0, r1, r2}
 80020be:	f7fe fed9 	bl	8000e74 <clock_compare>
 80020c2:	4603      	mov	r3, r0
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d112      	bne.n	80020ee <manage_tellers+0xf2>
					tellers[i].max_break = tellers[i].current_break;
 80020c8:	4a75      	ldr	r2, [pc, #468]	; (80022a0 <manage_tellers+0x2a4>)
 80020ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80020cc:	21b0      	movs	r1, #176	; 0xb0
 80020ce:	fb01 f303 	mul.w	r3, r1, r3
 80020d2:	4413      	add	r3, r2
 80020d4:	3388      	adds	r3, #136	; 0x88
 80020d6:	4972      	ldr	r1, [pc, #456]	; (80022a0 <manage_tellers+0x2a4>)
 80020d8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80020da:	20b0      	movs	r0, #176	; 0xb0
 80020dc:	fb00 f202 	mul.w	r2, r0, r2
 80020e0:	440a      	add	r2, r1
 80020e2:	3278      	adds	r2, #120	; 0x78
 80020e4:	3304      	adds	r3, #4
 80020e6:	3204      	adds	r2, #4
 80020e8:	ca07      	ldmia	r2, {r0, r1, r2}
 80020ea:	e883 0007 	stmia.w	r3, {r0, r1, r2}
				if(clock_compare(tellers[i].current_break,tellers[i].min_break) == 2){
 80020ee:	4a6c      	ldr	r2, [pc, #432]	; (80022a0 <manage_tellers+0x2a4>)
 80020f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80020f2:	21b0      	movs	r1, #176	; 0xb0
 80020f4:	fb01 f303 	mul.w	r3, r1, r3
 80020f8:	4413      	add	r3, r2
 80020fa:	3398      	adds	r3, #152	; 0x98
 80020fc:	4968      	ldr	r1, [pc, #416]	; (80022a0 <manage_tellers+0x2a4>)
 80020fe:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002100:	20b0      	movs	r0, #176	; 0xb0
 8002102:	fb00 f202 	mul.w	r2, r0, r2
 8002106:	440a      	add	r2, r1
 8002108:	3278      	adds	r2, #120	; 0x78
 800210a:	466c      	mov	r4, sp
 800210c:	1d19      	adds	r1, r3, #4
 800210e:	c903      	ldmia	r1, {r0, r1}
 8002110:	e884 0003 	stmia.w	r4, {r0, r1}
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	3204      	adds	r2, #4
 8002118:	ca07      	ldmia	r2, {r0, r1, r2}
 800211a:	f7fe feab 	bl	8000e74 <clock_compare>
 800211e:	4603      	mov	r3, r0
 8002120:	2b02      	cmp	r3, #2
 8002122:	d114      	bne.n	800214e <manage_tellers+0x152>
					tellers[i].min_break = tellers[i].current_break;
 8002124:	4a5e      	ldr	r2, [pc, #376]	; (80022a0 <manage_tellers+0x2a4>)
 8002126:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002128:	21b0      	movs	r1, #176	; 0xb0
 800212a:	fb01 f303 	mul.w	r3, r1, r3
 800212e:	4413      	add	r3, r2
 8002130:	f103 0098 	add.w	r0, r3, #152	; 0x98
 8002134:	4a5a      	ldr	r2, [pc, #360]	; (80022a0 <manage_tellers+0x2a4>)
 8002136:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002138:	21b0      	movs	r1, #176	; 0xb0
 800213a:	fb01 f303 	mul.w	r3, r1, r3
 800213e:	4413      	add	r3, r2
 8002140:	3378      	adds	r3, #120	; 0x78
 8002142:	4604      	mov	r4, r0
 8002144:	3304      	adds	r3, #4
 8002146:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800214a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
				tellers[i].total_break = add_clocks(tellers[i].total_break, tellers[i].current_break);
 800214e:	4a54      	ldr	r2, [pc, #336]	; (80022a0 <manage_tellers+0x2a4>)
 8002150:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002152:	21b0      	movs	r1, #176	; 0xb0
 8002154:	fb01 f303 	mul.w	r3, r1, r3
 8002158:	4413      	add	r3, r2
 800215a:	f103 05a0 	add.w	r5, r3, #160	; 0xa0
 800215e:	f107 0c08 	add.w	ip, r7, #8
 8002162:	4a4f      	ldr	r2, [pc, #316]	; (80022a0 <manage_tellers+0x2a4>)
 8002164:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002166:	21b0      	movs	r1, #176	; 0xb0
 8002168:	fb01 f303 	mul.w	r3, r1, r3
 800216c:	4413      	add	r3, r2
 800216e:	f103 06a0 	add.w	r6, r3, #160	; 0xa0
 8002172:	4a4b      	ldr	r2, [pc, #300]	; (80022a0 <manage_tellers+0x2a4>)
 8002174:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002176:	21b0      	movs	r1, #176	; 0xb0
 8002178:	fb01 f303 	mul.w	r3, r1, r3
 800217c:	4413      	add	r3, r2
 800217e:	3378      	adds	r3, #120	; 0x78
 8002180:	466c      	mov	r4, sp
 8002182:	3304      	adds	r3, #4
 8002184:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002188:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800218c:	1d33      	adds	r3, r6, #4
 800218e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002190:	4660      	mov	r0, ip
 8002192:	f7fe fe35 	bl	8000e00 <add_clocks>
 8002196:	1d2b      	adds	r3, r5, #4
 8002198:	f107 0208 	add.w	r2, r7, #8
 800219c:	ca07      	ldmia	r2, {r0, r1, r2}
 800219e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
				tellers[i].current_break = clock_init(tellers[i].current_break);
 80021a2:	4a3f      	ldr	r2, [pc, #252]	; (80022a0 <manage_tellers+0x2a4>)
 80021a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80021a6:	21b0      	movs	r1, #176	; 0xb0
 80021a8:	fb01 f303 	mul.w	r3, r1, r3
 80021ac:	4413      	add	r3, r2
 80021ae:	f103 0478 	add.w	r4, r3, #120	; 0x78
 80021b2:	f107 0008 	add.w	r0, r7, #8
 80021b6:	4a3a      	ldr	r2, [pc, #232]	; (80022a0 <manage_tellers+0x2a4>)
 80021b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80021ba:	21b0      	movs	r1, #176	; 0xb0
 80021bc:	fb01 f303 	mul.w	r3, r1, r3
 80021c0:	4413      	add	r3, r2
 80021c2:	3378      	adds	r3, #120	; 0x78
 80021c4:	3304      	adds	r3, #4
 80021c6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80021c8:	f7fe fdbe 	bl	8000d48 <clock_init>
 80021cc:	1d23      	adds	r3, r4, #4
 80021ce:	f107 0208 	add.w	r2, r7, #8
 80021d2:	ca07      	ldmia	r2, {r0, r1, r2}
 80021d4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
				tellers[i].status = 0;
 80021d8:	4a31      	ldr	r2, [pc, #196]	; (80022a0 <manage_tellers+0x2a4>)
 80021da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80021dc:	21b0      	movs	r1, #176	; 0xb0
 80021de:	fb01 f303 	mul.w	r3, r1, r3
 80021e2:	4413      	add	r3, r2
 80021e4:	3304      	adds	r3, #4
 80021e6:	2200      	movs	r2, #0
 80021e8:	601a      	str	r2, [r3, #0]
				if(!((teller_wait[0].id == i) && (teller_wait[1].id == i) && (teller_wait[2].id == i))){
 80021ea:	4b2f      	ldr	r3, [pc, #188]	; (80022a8 <manage_tellers+0x2ac>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d10b      	bne.n	800220c <manage_tellers+0x210>
 80021f4:	4b2c      	ldr	r3, [pc, #176]	; (80022a8 <manage_tellers+0x2ac>)
 80021f6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80021fa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80021fc:	429a      	cmp	r2, r3
 80021fe:	d105      	bne.n	800220c <manage_tellers+0x210>
 8002200:	4b29      	ldr	r3, [pc, #164]	; (80022a8 <manage_tellers+0x2ac>)
 8002202:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8002206:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002208:	429a      	cmp	r2, r3
 800220a:	d03a      	beq.n	8002282 <manage_tellers+0x286>
					if(teller_wait[0].id == 0){
 800220c:	4b26      	ldr	r3, [pc, #152]	; (80022a8 <manage_tellers+0x2ac>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d10d      	bne.n	8002230 <manage_tellers+0x234>
						teller_wait[0] = tellers[i];
 8002214:	4824      	ldr	r0, [pc, #144]	; (80022a8 <manage_tellers+0x2ac>)
 8002216:	4a22      	ldr	r2, [pc, #136]	; (80022a0 <manage_tellers+0x2a4>)
 8002218:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800221a:	21b0      	movs	r1, #176	; 0xb0
 800221c:	fb01 f303 	mul.w	r3, r1, r3
 8002220:	4413      	add	r3, r2
 8002222:	4619      	mov	r1, r3
 8002224:	23b0      	movs	r3, #176	; 0xb0
 8002226:	461a      	mov	r2, r3
 8002228:	f006 ff14 	bl	8009054 <memcpy>
					break;
 800222c:	f000 bc3e 	b.w	8002aac <manage_tellers+0xab0>
					else if(teller_wait[1].id == 0){
 8002230:	4b1d      	ldr	r3, [pc, #116]	; (80022a8 <manage_tellers+0x2ac>)
 8002232:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002236:	2b00      	cmp	r3, #0
 8002238:	d10e      	bne.n	8002258 <manage_tellers+0x25c>
						teller_wait[1] = tellers[i];
 800223a:	4a1b      	ldr	r2, [pc, #108]	; (80022a8 <manage_tellers+0x2ac>)
 800223c:	4918      	ldr	r1, [pc, #96]	; (80022a0 <manage_tellers+0x2a4>)
 800223e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002240:	20b0      	movs	r0, #176	; 0xb0
 8002242:	fb00 f303 	mul.w	r3, r0, r3
 8002246:	4419      	add	r1, r3
 8002248:	f102 03b0 	add.w	r3, r2, #176	; 0xb0
 800224c:	22b0      	movs	r2, #176	; 0xb0
 800224e:	4618      	mov	r0, r3
 8002250:	f006 ff00 	bl	8009054 <memcpy>
					break;
 8002254:	f000 bc2a 	b.w	8002aac <manage_tellers+0xab0>
					else if(teller_wait[2].id == 0){
 8002258:	4b13      	ldr	r3, [pc, #76]	; (80022a8 <manage_tellers+0x2ac>)
 800225a:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800225e:	2b00      	cmp	r3, #0
 8002260:	f040 8424 	bne.w	8002aac <manage_tellers+0xab0>
						teller_wait[2] = tellers[i];
 8002264:	4a10      	ldr	r2, [pc, #64]	; (80022a8 <manage_tellers+0x2ac>)
 8002266:	490e      	ldr	r1, [pc, #56]	; (80022a0 <manage_tellers+0x2a4>)
 8002268:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800226a:	20b0      	movs	r0, #176	; 0xb0
 800226c:	fb00 f303 	mul.w	r3, r0, r3
 8002270:	4419      	add	r1, r3
 8002272:	f502 73b0 	add.w	r3, r2, #352	; 0x160
 8002276:	22b0      	movs	r2, #176	; 0xb0
 8002278:	4618      	mov	r0, r3
 800227a:	f006 feeb 	bl	8009054 <memcpy>
					break;
 800227e:	f000 bc15 	b.w	8002aac <manage_tellers+0xab0>
				tellers[i].teller_start_wait = Clock;
 8002282:	4a07      	ldr	r2, [pc, #28]	; (80022a0 <manage_tellers+0x2a4>)
 8002284:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002286:	21b0      	movs	r1, #176	; 0xb0
 8002288:	fb01 f303 	mul.w	r3, r1, r3
 800228c:	4413      	add	r3, r2
 800228e:	3360      	adds	r3, #96	; 0x60
 8002290:	4a04      	ldr	r2, [pc, #16]	; (80022a4 <manage_tellers+0x2a8>)
 8002292:	3304      	adds	r3, #4
 8002294:	ca07      	ldmia	r2, {r0, r1, r2}
 8002296:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			break;
 800229a:	f000 bc05 	b.w	8002aa8 <manage_tellers+0xaac>
 800229e:	bf00      	nop
 80022a0:	200003bc 	.word	0x200003bc
 80022a4:	20000000 	.word	0x20000000
 80022a8:	2000072c 	.word	0x2000072c
			if(tellers[i].take_break == 0){
 80022ac:	4abf      	ldr	r2, [pc, #764]	; (80025ac <manage_tellers+0x5b0>)
 80022ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80022b0:	21b0      	movs	r1, #176	; 0xb0
 80022b2:	fb01 f303 	mul.w	r3, r1, r3
 80022b6:	4413      	add	r3, r2
 80022b8:	3308      	adds	r3, #8
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	f040 80ee 	bne.w	800249e <manage_tellers+0x4a2>
				  if((waiting[0] != NULL) && (tellers[i].id == teller_wait[0].id)){
 80022c2:	4bbb      	ldr	r3, [pc, #748]	; (80025b0 <manage_tellers+0x5b4>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	f000 83f2 	beq.w	8002ab0 <manage_tellers+0xab4>
 80022cc:	4ab7      	ldr	r2, [pc, #732]	; (80025ac <manage_tellers+0x5b0>)
 80022ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80022d0:	21b0      	movs	r1, #176	; 0xb0
 80022d2:	fb01 f303 	mul.w	r3, r1, r3
 80022d6:	4413      	add	r3, r2
 80022d8:	681a      	ldr	r2, [r3, #0]
 80022da:	4bb6      	ldr	r3, [pc, #728]	; (80025b4 <manage_tellers+0x5b8>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	429a      	cmp	r2, r3
 80022e0:	f040 83e6 	bne.w	8002ab0 <manage_tellers+0xab4>
					tellers[i].current_time_waiting = subtract_Clocks(Clock,tellers[i].teller_start_wait);
 80022e4:	4ab1      	ldr	r2, [pc, #708]	; (80025ac <manage_tellers+0x5b0>)
 80022e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80022e8:	21b0      	movs	r1, #176	; 0xb0
 80022ea:	fb01 f303 	mul.w	r3, r1, r3
 80022ee:	4413      	add	r3, r2
 80022f0:	f103 0840 	add.w	r8, r3, #64	; 0x40
 80022f4:	f107 0608 	add.w	r6, r7, #8
 80022f8:	4daf      	ldr	r5, [pc, #700]	; (80025b8 <manage_tellers+0x5bc>)
 80022fa:	4aac      	ldr	r2, [pc, #688]	; (80025ac <manage_tellers+0x5b0>)
 80022fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80022fe:	21b0      	movs	r1, #176	; 0xb0
 8002300:	fb01 f303 	mul.w	r3, r1, r3
 8002304:	4413      	add	r3, r2
 8002306:	3360      	adds	r3, #96	; 0x60
 8002308:	466c      	mov	r4, sp
 800230a:	3304      	adds	r3, #4
 800230c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002310:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002314:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8002318:	4630      	mov	r0, r6
 800231a:	f7fe fded 	bl	8000ef8 <subtract_Clocks>
 800231e:	4644      	mov	r4, r8
 8002320:	f107 0308 	add.w	r3, r7, #8
 8002324:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002328:	e884 0007 	stmia.w	r4, {r0, r1, r2}
					Customer customer = *waiting[0];
 800232c:	4ba0      	ldr	r3, [pc, #640]	; (80025b0 <manage_tellers+0x5b4>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f107 0418 	add.w	r4, r7, #24
 8002334:	461d      	mov	r5, r3
 8002336:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002338:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800233a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800233c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800233e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002340:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002342:	682b      	ldr	r3, [r5, #0]
 8002344:	6023      	str	r3, [r4, #0]
					waiting[0] = NULL;
 8002346:	4b9a      	ldr	r3, [pc, #616]	; (80025b0 <manage_tellers+0x5b4>)
 8002348:	2200      	movs	r2, #0
 800234a:	601a      	str	r2, [r3, #0]
				  	tellers[i].service_end_time = customer.service_time;
 800234c:	4a97      	ldr	r2, [pc, #604]	; (80025ac <manage_tellers+0x5b0>)
 800234e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002350:	21b0      	movs	r1, #176	; 0xb0
 8002352:	fb01 f303 	mul.w	r3, r1, r3
 8002356:	4413      	add	r3, r2
 8002358:	3308      	adds	r3, #8
 800235a:	3304      	adds	r3, #4
 800235c:	f107 021c 	add.w	r2, r7, #28
 8002360:	ca07      	ldmia	r2, {r0, r1, r2}
 8002362:	e883 0007 	stmia.w	r3, {r0, r1, r2}
				  	total_customer_wait = add_clocks(total_customer_wait, customer.total_queue_time);
 8002366:	4b95      	ldr	r3, [pc, #596]	; (80025bc <manage_tellers+0x5c0>)
 8002368:	607b      	str	r3, [r7, #4]
 800236a:	f107 0608 	add.w	r6, r7, #8
 800236e:	4d93      	ldr	r5, [pc, #588]	; (80025bc <manage_tellers+0x5c0>)
 8002370:	466c      	mov	r4, sp
 8002372:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002376:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800237a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800237e:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 8002382:	4630      	mov	r0, r6
 8002384:	f7fe fd3c 	bl	8000e00 <add_clocks>
 8002388:	687c      	ldr	r4, [r7, #4]
 800238a:	f107 0308 	add.w	r3, r7, #8
 800238e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002392:	e884 0007 	stmia.w	r4, {r0, r1, r2}
				  	if(clock_compare(customer.total_queue_time,max_customer_wait) == 0){
 8002396:	4b8a      	ldr	r3, [pc, #552]	; (80025c0 <manage_tellers+0x5c4>)
 8002398:	466c      	mov	r4, sp
 800239a:	1d1a      	adds	r2, r3, #4
 800239c:	e892 0003 	ldmia.w	r2, {r0, r1}
 80023a0:	e884 0003 	stmia.w	r4, {r0, r1}
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80023aa:	ca07      	ldmia	r2, {r0, r1, r2}
 80023ac:	f7fe fd62 	bl	8000e74 <clock_compare>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d107      	bne.n	80023c6 <manage_tellers+0x3ca>
				  		max_customer_wait = customer.total_queue_time;
 80023b6:	4b82      	ldr	r3, [pc, #520]	; (80025c0 <manage_tellers+0x5c4>)
 80023b8:	461c      	mov	r4, r3
 80023ba:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80023be:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80023c2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
				  	tellers[i].status = 1;
 80023c6:	4a79      	ldr	r2, [pc, #484]	; (80025ac <manage_tellers+0x5b0>)
 80023c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80023ca:	21b0      	movs	r1, #176	; 0xb0
 80023cc:	fb01 f303 	mul.w	r3, r1, r3
 80023d0:	4413      	add	r3, r2
 80023d2:	3304      	adds	r3, #4
 80023d4:	2201      	movs	r2, #1
 80023d6:	601a      	str	r2, [r3, #0]
				  	if(clock_compare(tellers[i].current_time_waiting,tellers[i].max_time_waiting) == 0){
 80023d8:	4a74      	ldr	r2, [pc, #464]	; (80025ac <manage_tellers+0x5b0>)
 80023da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80023dc:	21b0      	movs	r1, #176	; 0xb0
 80023de:	fb01 f303 	mul.w	r3, r1, r3
 80023e2:	4413      	add	r3, r2
 80023e4:	3358      	adds	r3, #88	; 0x58
 80023e6:	4971      	ldr	r1, [pc, #452]	; (80025ac <manage_tellers+0x5b0>)
 80023e8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80023ea:	20b0      	movs	r0, #176	; 0xb0
 80023ec:	fb00 f202 	mul.w	r2, r0, r2
 80023f0:	440a      	add	r2, r1
 80023f2:	3240      	adds	r2, #64	; 0x40
 80023f4:	466c      	mov	r4, sp
 80023f6:	1d19      	adds	r1, r3, #4
 80023f8:	c903      	ldmia	r1, {r0, r1}
 80023fa:	e884 0003 	stmia.w	r4, {r0, r1}
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	ca07      	ldmia	r2, {r0, r1, r2}
 8002402:	f7fe fd37 	bl	8000e74 <clock_compare>
 8002406:	4603      	mov	r3, r0
 8002408:	2b00      	cmp	r3, #0
 800240a:	d12d      	bne.n	8002468 <manage_tellers+0x46c>
				 	tellers[i].max_time_waiting = tellers[i].current_time_waiting;
 800240c:	4a67      	ldr	r2, [pc, #412]	; (80025ac <manage_tellers+0x5b0>)
 800240e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002410:	21b0      	movs	r1, #176	; 0xb0
 8002412:	fb01 f303 	mul.w	r3, r1, r3
 8002416:	4413      	add	r3, r2
 8002418:	f103 0058 	add.w	r0, r3, #88	; 0x58
 800241c:	4a63      	ldr	r2, [pc, #396]	; (80025ac <manage_tellers+0x5b0>)
 800241e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002420:	21b0      	movs	r1, #176	; 0xb0
 8002422:	fb01 f303 	mul.w	r3, r1, r3
 8002426:	4413      	add	r3, r2
 8002428:	f103 0240 	add.w	r2, r3, #64	; 0x40
 800242c:	4603      	mov	r3, r0
 800242e:	ca07      	ldmia	r2, {r0, r1, r2}
 8002430:	e883 0007 	stmia.w	r3, {r0, r1, r2}
				 	teller_wait[0] = teller_wait[1];
 8002434:	4a5f      	ldr	r2, [pc, #380]	; (80025b4 <manage_tellers+0x5b8>)
 8002436:	4b5f      	ldr	r3, [pc, #380]	; (80025b4 <manage_tellers+0x5b8>)
 8002438:	4610      	mov	r0, r2
 800243a:	33b0      	adds	r3, #176	; 0xb0
 800243c:	22b0      	movs	r2, #176	; 0xb0
 800243e:	4619      	mov	r1, r3
 8002440:	f006 fe08 	bl	8009054 <memcpy>
				 	teller_wait[1] = teller_wait[2];
 8002444:	4b5b      	ldr	r3, [pc, #364]	; (80025b4 <manage_tellers+0x5b8>)
 8002446:	4a5b      	ldr	r2, [pc, #364]	; (80025b4 <manage_tellers+0x5b8>)
 8002448:	33b0      	adds	r3, #176	; 0xb0
 800244a:	f502 71b0 	add.w	r1, r2, #352	; 0x160
 800244e:	22b0      	movs	r2, #176	; 0xb0
 8002450:	4618      	mov	r0, r3
 8002452:	f006 fdff 	bl	8009054 <memcpy>
				 	teller_wait[4] = VOID_TELLER;
 8002456:	4b57      	ldr	r3, [pc, #348]	; (80025b4 <manage_tellers+0x5b8>)
 8002458:	4a5a      	ldr	r2, [pc, #360]	; (80025c4 <manage_tellers+0x5c8>)
 800245a:	f503 7330 	add.w	r3, r3, #704	; 0x2c0
 800245e:	4611      	mov	r1, r2
 8002460:	22b0      	movs	r2, #176	; 0xb0
 8002462:	4618      	mov	r0, r3
 8002464:	f006 fdf6 	bl	8009054 <memcpy>
				  	tellers[i].current_time_waiting = clock_init(tellers[i].current_time_waiting);
 8002468:	4a50      	ldr	r2, [pc, #320]	; (80025ac <manage_tellers+0x5b0>)
 800246a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800246c:	21b0      	movs	r1, #176	; 0xb0
 800246e:	fb01 f303 	mul.w	r3, r1, r3
 8002472:	4413      	add	r3, r2
 8002474:	f103 0440 	add.w	r4, r3, #64	; 0x40
 8002478:	f107 0008 	add.w	r0, r7, #8
 800247c:	4a4b      	ldr	r2, [pc, #300]	; (80025ac <manage_tellers+0x5b0>)
 800247e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002480:	21b0      	movs	r1, #176	; 0xb0
 8002482:	fb01 f303 	mul.w	r3, r1, r3
 8002486:	4413      	add	r3, r2
 8002488:	3340      	adds	r3, #64	; 0x40
 800248a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800248c:	f7fe fc5c 	bl	8000d48 <clock_init>
 8002490:	f107 0308 	add.w	r3, r7, #8
 8002494:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002498:	e884 0007 	stmia.w	r4, {r0, r1, r2}
				break;
 800249c:	e308      	b.n	8002ab0 <manage_tellers+0xab4>
			if(tellers[i].take_break == 1){
 800249e:	4a43      	ldr	r2, [pc, #268]	; (80025ac <manage_tellers+0x5b0>)
 80024a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80024a2:	21b0      	movs	r1, #176	; 0xb0
 80024a4:	fb01 f303 	mul.w	r3, r1, r3
 80024a8:	4413      	add	r3, r2
 80024aa:	3308      	adds	r3, #8
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	2b01      	cmp	r3, #1
 80024b0:	f040 8300 	bne.w	8002ab4 <manage_tellers+0xab8>
				tellers[i].status = 2;
 80024b4:	4a3d      	ldr	r2, [pc, #244]	; (80025ac <manage_tellers+0x5b0>)
 80024b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80024b8:	21b0      	movs	r1, #176	; 0xb0
 80024ba:	fb01 f303 	mul.w	r3, r1, r3
 80024be:	4413      	add	r3, r2
 80024c0:	3304      	adds	r3, #4
 80024c2:	2202      	movs	r2, #2
 80024c4:	601a      	str	r2, [r3, #0]
 80024c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80024c8:	2b03      	cmp	r3, #3
 80024ca:	f000 80e2 	beq.w	8002692 <manage_tellers+0x696>
 80024ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80024d0:	2b03      	cmp	r3, #3
 80024d2:	f300 8141 	bgt.w	8002758 <manage_tellers+0x75c>
 80024d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80024d8:	2b01      	cmp	r3, #1
 80024da:	d003      	beq.n	80024e4 <manage_tellers+0x4e8>
 80024dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80024de:	2b02      	cmp	r3, #2
 80024e0:	d074      	beq.n	80025cc <manage_tellers+0x5d0>
					break;
 80024e2:	e139      	b.n	8002758 <manage_tellers+0x75c>
					breaker.start_break[i] = 1;
 80024e4:	4a38      	ldr	r2, [pc, #224]	; (80025c8 <manage_tellers+0x5cc>)
 80024e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80024e8:	2101      	movs	r1, #1
 80024ea:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					tellers[i].break_end = breaker.break_duration1;
 80024ee:	4a2f      	ldr	r2, [pc, #188]	; (80025ac <manage_tellers+0x5b0>)
 80024f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80024f2:	21b0      	movs	r1, #176	; 0xb0
 80024f4:	fb01 f303 	mul.w	r3, r1, r3
 80024f8:	4413      	add	r3, r2
 80024fa:	f103 0270 	add.w	r2, r3, #112	; 0x70
 80024fe:	4b32      	ldr	r3, [pc, #200]	; (80025c8 <manage_tellers+0x5cc>)
 8002500:	4614      	mov	r4, r2
 8002502:	3318      	adds	r3, #24
 8002504:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002508:	e884 0007 	stmia.w	r4, {r0, r1, r2}
					tellers[i].current_break = breaker.break_duration1;
 800250c:	4a27      	ldr	r2, [pc, #156]	; (80025ac <manage_tellers+0x5b0>)
 800250e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002510:	21b0      	movs	r1, #176	; 0xb0
 8002512:	fb01 f303 	mul.w	r3, r1, r3
 8002516:	4413      	add	r3, r2
 8002518:	3378      	adds	r3, #120	; 0x78
 800251a:	4a2b      	ldr	r2, [pc, #172]	; (80025c8 <manage_tellers+0x5cc>)
 800251c:	3304      	adds	r3, #4
 800251e:	3218      	adds	r2, #24
 8002520:	ca07      	ldmia	r2, {r0, r1, r2}
 8002522:	e883 0007 	stmia.w	r3, {r0, r1, r2}
					breaker.break_duration1 = clock_init(breaker.break_duration1);
 8002526:	4c28      	ldr	r4, [pc, #160]	; (80025c8 <manage_tellers+0x5cc>)
 8002528:	f107 0008 	add.w	r0, r7, #8
 800252c:	4b26      	ldr	r3, [pc, #152]	; (80025c8 <manage_tellers+0x5cc>)
 800252e:	3318      	adds	r3, #24
 8002530:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002532:	f7fe fc09 	bl	8000d48 <clock_init>
 8002536:	f104 0318 	add.w	r3, r4, #24
 800253a:	f107 0208 	add.w	r2, r7, #8
 800253e:	ca07      	ldmia	r2, {r0, r1, r2}
 8002540:	e883 0007 	stmia.w	r3, {r0, r1, r2}
					breaker.break_time1 = clock_init(breaker.break_time1);
 8002544:	4c20      	ldr	r4, [pc, #128]	; (80025c8 <manage_tellers+0x5cc>)
 8002546:	f107 0008 	add.w	r0, r7, #8
 800254a:	4b1f      	ldr	r3, [pc, #124]	; (80025c8 <manage_tellers+0x5cc>)
 800254c:	330c      	adds	r3, #12
 800254e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002550:	f7fe fbfa 	bl	8000d48 <clock_init>
 8002554:	f104 030c 	add.w	r3, r4, #12
 8002558:	f107 0208 	add.w	r2, r7, #8
 800255c:	ca07      	ldmia	r2, {r0, r1, r2}
 800255e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
					tellers[i].break_end = add_clocks(Clock, tellers[i].break_end);
 8002562:	4a12      	ldr	r2, [pc, #72]	; (80025ac <manage_tellers+0x5b0>)
 8002564:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002566:	21b0      	movs	r1, #176	; 0xb0
 8002568:	fb01 f303 	mul.w	r3, r1, r3
 800256c:	4413      	add	r3, r2
 800256e:	f103 0670 	add.w	r6, r3, #112	; 0x70
 8002572:	f107 0508 	add.w	r5, r7, #8
 8002576:	4c10      	ldr	r4, [pc, #64]	; (80025b8 <manage_tellers+0x5bc>)
 8002578:	4a0c      	ldr	r2, [pc, #48]	; (80025ac <manage_tellers+0x5b0>)
 800257a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800257c:	21b0      	movs	r1, #176	; 0xb0
 800257e:	fb01 f303 	mul.w	r3, r1, r3
 8002582:	4413      	add	r3, r2
 8002584:	f103 0270 	add.w	r2, r3, #112	; 0x70
 8002588:	466b      	mov	r3, sp
 800258a:	ca07      	ldmia	r2, {r0, r1, r2}
 800258c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8002590:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8002594:	4628      	mov	r0, r5
 8002596:	f7fe fc33 	bl	8000e00 <add_clocks>
 800259a:	4634      	mov	r4, r6
 800259c:	f107 0308 	add.w	r3, r7, #8
 80025a0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80025a4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
					break;
 80025a8:	e0d7      	b.n	800275a <manage_tellers+0x75e>
 80025aa:	bf00      	nop
 80025ac:	200003bc 	.word	0x200003bc
 80025b0:	200000fc 	.word	0x200000fc
 80025b4:	2000072c 	.word	0x2000072c
 80025b8:	20000000 	.word	0x20000000
 80025bc:	2000029c 	.word	0x2000029c
 80025c0:	200002a8 	.word	0x200002a8
 80025c4:	2000067c 	.word	0x2000067c
 80025c8:	20000094 	.word	0x20000094
					breaker.start_break[i] = 1;
 80025cc:	4abb      	ldr	r2, [pc, #748]	; (80028bc <manage_tellers+0x8c0>)
 80025ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80025d0:	2101      	movs	r1, #1
 80025d2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					tellers[i].break_end = breaker.break_duration2;
 80025d6:	4aba      	ldr	r2, [pc, #744]	; (80028c0 <manage_tellers+0x8c4>)
 80025d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80025da:	21b0      	movs	r1, #176	; 0xb0
 80025dc:	fb01 f303 	mul.w	r3, r1, r3
 80025e0:	4413      	add	r3, r2
 80025e2:	f103 0270 	add.w	r2, r3, #112	; 0x70
 80025e6:	4bb5      	ldr	r3, [pc, #724]	; (80028bc <manage_tellers+0x8c0>)
 80025e8:	4614      	mov	r4, r2
 80025ea:	3330      	adds	r3, #48	; 0x30
 80025ec:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80025f0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
					tellers[i].current_break = breaker.break_duration2;
 80025f4:	4ab2      	ldr	r2, [pc, #712]	; (80028c0 <manage_tellers+0x8c4>)
 80025f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80025f8:	21b0      	movs	r1, #176	; 0xb0
 80025fa:	fb01 f303 	mul.w	r3, r1, r3
 80025fe:	4413      	add	r3, r2
 8002600:	3378      	adds	r3, #120	; 0x78
 8002602:	4aae      	ldr	r2, [pc, #696]	; (80028bc <manage_tellers+0x8c0>)
 8002604:	3304      	adds	r3, #4
 8002606:	3230      	adds	r2, #48	; 0x30
 8002608:	ca07      	ldmia	r2, {r0, r1, r2}
 800260a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
					breaker.break_duration2 = clock_init(breaker.break_duration2);
 800260e:	4cab      	ldr	r4, [pc, #684]	; (80028bc <manage_tellers+0x8c0>)
 8002610:	f107 0008 	add.w	r0, r7, #8
 8002614:	4ba9      	ldr	r3, [pc, #676]	; (80028bc <manage_tellers+0x8c0>)
 8002616:	3330      	adds	r3, #48	; 0x30
 8002618:	cb0e      	ldmia	r3, {r1, r2, r3}
 800261a:	f7fe fb95 	bl	8000d48 <clock_init>
 800261e:	f104 0330 	add.w	r3, r4, #48	; 0x30
 8002622:	f107 0208 	add.w	r2, r7, #8
 8002626:	ca07      	ldmia	r2, {r0, r1, r2}
 8002628:	e883 0007 	stmia.w	r3, {r0, r1, r2}
					breaker.break_time2 = clock_init(breaker.break_time2);
 800262c:	4ca3      	ldr	r4, [pc, #652]	; (80028bc <manage_tellers+0x8c0>)
 800262e:	f107 0008 	add.w	r0, r7, #8
 8002632:	4ba2      	ldr	r3, [pc, #648]	; (80028bc <manage_tellers+0x8c0>)
 8002634:	3324      	adds	r3, #36	; 0x24
 8002636:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002638:	f7fe fb86 	bl	8000d48 <clock_init>
 800263c:	f104 0324 	add.w	r3, r4, #36	; 0x24
 8002640:	f107 0208 	add.w	r2, r7, #8
 8002644:	ca07      	ldmia	r2, {r0, r1, r2}
 8002646:	e883 0007 	stmia.w	r3, {r0, r1, r2}
					tellers[i].break_end = add_clocks(Clock, tellers[i].break_end);
 800264a:	4a9d      	ldr	r2, [pc, #628]	; (80028c0 <manage_tellers+0x8c4>)
 800264c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800264e:	21b0      	movs	r1, #176	; 0xb0
 8002650:	fb01 f303 	mul.w	r3, r1, r3
 8002654:	4413      	add	r3, r2
 8002656:	f103 0670 	add.w	r6, r3, #112	; 0x70
 800265a:	f107 0508 	add.w	r5, r7, #8
 800265e:	4c99      	ldr	r4, [pc, #612]	; (80028c4 <manage_tellers+0x8c8>)
 8002660:	4a97      	ldr	r2, [pc, #604]	; (80028c0 <manage_tellers+0x8c4>)
 8002662:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002664:	21b0      	movs	r1, #176	; 0xb0
 8002666:	fb01 f303 	mul.w	r3, r1, r3
 800266a:	4413      	add	r3, r2
 800266c:	f103 0270 	add.w	r2, r3, #112	; 0x70
 8002670:	466b      	mov	r3, sp
 8002672:	ca07      	ldmia	r2, {r0, r1, r2}
 8002674:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8002678:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 800267c:	4628      	mov	r0, r5
 800267e:	f7fe fbbf 	bl	8000e00 <add_clocks>
 8002682:	4634      	mov	r4, r6
 8002684:	f107 0308 	add.w	r3, r7, #8
 8002688:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800268c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
					break;
 8002690:	e063      	b.n	800275a <manage_tellers+0x75e>
					breaker.start_break[i] = 1;
 8002692:	4a8a      	ldr	r2, [pc, #552]	; (80028bc <manage_tellers+0x8c0>)
 8002694:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002696:	2101      	movs	r1, #1
 8002698:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					tellers[i].break_end = breaker.break_duration3;
 800269c:	4a88      	ldr	r2, [pc, #544]	; (80028c0 <manage_tellers+0x8c4>)
 800269e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80026a0:	21b0      	movs	r1, #176	; 0xb0
 80026a2:	fb01 f303 	mul.w	r3, r1, r3
 80026a6:	4413      	add	r3, r2
 80026a8:	f103 0270 	add.w	r2, r3, #112	; 0x70
 80026ac:	4b83      	ldr	r3, [pc, #524]	; (80028bc <manage_tellers+0x8c0>)
 80026ae:	4614      	mov	r4, r2
 80026b0:	3348      	adds	r3, #72	; 0x48
 80026b2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80026b6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
					tellers[i].current_break = breaker.break_duration3;
 80026ba:	4a81      	ldr	r2, [pc, #516]	; (80028c0 <manage_tellers+0x8c4>)
 80026bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80026be:	21b0      	movs	r1, #176	; 0xb0
 80026c0:	fb01 f303 	mul.w	r3, r1, r3
 80026c4:	4413      	add	r3, r2
 80026c6:	3378      	adds	r3, #120	; 0x78
 80026c8:	4a7c      	ldr	r2, [pc, #496]	; (80028bc <manage_tellers+0x8c0>)
 80026ca:	3304      	adds	r3, #4
 80026cc:	3248      	adds	r2, #72	; 0x48
 80026ce:	ca07      	ldmia	r2, {r0, r1, r2}
 80026d0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
					breaker.break_duration3 = clock_init(breaker.break_duration3);
 80026d4:	4c79      	ldr	r4, [pc, #484]	; (80028bc <manage_tellers+0x8c0>)
 80026d6:	f107 0008 	add.w	r0, r7, #8
 80026da:	4b78      	ldr	r3, [pc, #480]	; (80028bc <manage_tellers+0x8c0>)
 80026dc:	3348      	adds	r3, #72	; 0x48
 80026de:	cb0e      	ldmia	r3, {r1, r2, r3}
 80026e0:	f7fe fb32 	bl	8000d48 <clock_init>
 80026e4:	f104 0348 	add.w	r3, r4, #72	; 0x48
 80026e8:	f107 0208 	add.w	r2, r7, #8
 80026ec:	ca07      	ldmia	r2, {r0, r1, r2}
 80026ee:	e883 0007 	stmia.w	r3, {r0, r1, r2}
					breaker.break_time3 = clock_init(breaker.break_time3);
 80026f2:	4c72      	ldr	r4, [pc, #456]	; (80028bc <manage_tellers+0x8c0>)
 80026f4:	f107 0008 	add.w	r0, r7, #8
 80026f8:	4b70      	ldr	r3, [pc, #448]	; (80028bc <manage_tellers+0x8c0>)
 80026fa:	333c      	adds	r3, #60	; 0x3c
 80026fc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80026fe:	f7fe fb23 	bl	8000d48 <clock_init>
 8002702:	f104 033c 	add.w	r3, r4, #60	; 0x3c
 8002706:	f107 0208 	add.w	r2, r7, #8
 800270a:	ca07      	ldmia	r2, {r0, r1, r2}
 800270c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
					tellers[i].break_end = add_clocks(Clock, tellers[i].break_end);
 8002710:	4a6b      	ldr	r2, [pc, #428]	; (80028c0 <manage_tellers+0x8c4>)
 8002712:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002714:	21b0      	movs	r1, #176	; 0xb0
 8002716:	fb01 f303 	mul.w	r3, r1, r3
 800271a:	4413      	add	r3, r2
 800271c:	f103 0670 	add.w	r6, r3, #112	; 0x70
 8002720:	f107 0508 	add.w	r5, r7, #8
 8002724:	4c67      	ldr	r4, [pc, #412]	; (80028c4 <manage_tellers+0x8c8>)
 8002726:	4a66      	ldr	r2, [pc, #408]	; (80028c0 <manage_tellers+0x8c4>)
 8002728:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800272a:	21b0      	movs	r1, #176	; 0xb0
 800272c:	fb01 f303 	mul.w	r3, r1, r3
 8002730:	4413      	add	r3, r2
 8002732:	f103 0270 	add.w	r2, r3, #112	; 0x70
 8002736:	466b      	mov	r3, sp
 8002738:	ca07      	ldmia	r2, {r0, r1, r2}
 800273a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800273e:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8002742:	4628      	mov	r0, r5
 8002744:	f7fe fb5c 	bl	8000e00 <add_clocks>
 8002748:	4634      	mov	r4, r6
 800274a:	f107 0308 	add.w	r3, r7, #8
 800274e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002752:	e884 0007 	stmia.w	r4, {r0, r1, r2}
					break;
 8002756:	e000      	b.n	800275a <manage_tellers+0x75e>
					break;
 8002758:	bf00      	nop
				tellers[i].take_break = 0;
 800275a:	4a59      	ldr	r2, [pc, #356]	; (80028c0 <manage_tellers+0x8c4>)
 800275c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800275e:	21b0      	movs	r1, #176	; 0xb0
 8002760:	fb01 f303 	mul.w	r3, r1, r3
 8002764:	4413      	add	r3, r2
 8002766:	3308      	adds	r3, #8
 8002768:	2200      	movs	r2, #0
 800276a:	601a      	str	r2, [r3, #0]
				if(clock_compare(tellers[i].current_time_waiting,tellers[i].max_time_waiting) == 0){
 800276c:	4a54      	ldr	r2, [pc, #336]	; (80028c0 <manage_tellers+0x8c4>)
 800276e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002770:	21b0      	movs	r1, #176	; 0xb0
 8002772:	fb01 f303 	mul.w	r3, r1, r3
 8002776:	4413      	add	r3, r2
 8002778:	3358      	adds	r3, #88	; 0x58
 800277a:	4951      	ldr	r1, [pc, #324]	; (80028c0 <manage_tellers+0x8c4>)
 800277c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800277e:	20b0      	movs	r0, #176	; 0xb0
 8002780:	fb00 f202 	mul.w	r2, r0, r2
 8002784:	440a      	add	r2, r1
 8002786:	3240      	adds	r2, #64	; 0x40
 8002788:	466c      	mov	r4, sp
 800278a:	1d19      	adds	r1, r3, #4
 800278c:	c903      	ldmia	r1, {r0, r1}
 800278e:	e884 0003 	stmia.w	r4, {r0, r1}
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	ca07      	ldmia	r2, {r0, r1, r2}
 8002796:	f7fe fb6d 	bl	8000e74 <clock_compare>
 800279a:	4603      	mov	r3, r0
 800279c:	2b00      	cmp	r3, #0
 800279e:	d113      	bne.n	80027c8 <manage_tellers+0x7cc>
					tellers[i].max_time_waiting = tellers[i].current_time_waiting;
 80027a0:	4a47      	ldr	r2, [pc, #284]	; (80028c0 <manage_tellers+0x8c4>)
 80027a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80027a4:	21b0      	movs	r1, #176	; 0xb0
 80027a6:	fb01 f303 	mul.w	r3, r1, r3
 80027aa:	4413      	add	r3, r2
 80027ac:	f103 0058 	add.w	r0, r3, #88	; 0x58
 80027b0:	4a43      	ldr	r2, [pc, #268]	; (80028c0 <manage_tellers+0x8c4>)
 80027b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80027b4:	21b0      	movs	r1, #176	; 0xb0
 80027b6:	fb01 f303 	mul.w	r3, r1, r3
 80027ba:	4413      	add	r3, r2
 80027bc:	f103 0240 	add.w	r2, r3, #64	; 0x40
 80027c0:	4603      	mov	r3, r0
 80027c2:	ca07      	ldmia	r2, {r0, r1, r2}
 80027c4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
				tellers[i].total_time_waiting = add_clocks(tellers[i].total_time_waiting,tellers[i].current_time_waiting);
 80027c8:	4a3d      	ldr	r2, [pc, #244]	; (80028c0 <manage_tellers+0x8c4>)
 80027ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80027cc:	21b0      	movs	r1, #176	; 0xb0
 80027ce:	fb01 f303 	mul.w	r3, r1, r3
 80027d2:	4413      	add	r3, r2
 80027d4:	f103 0628 	add.w	r6, r3, #40	; 0x28
 80027d8:	f107 0508 	add.w	r5, r7, #8
 80027dc:	4a38      	ldr	r2, [pc, #224]	; (80028c0 <manage_tellers+0x8c4>)
 80027de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80027e0:	21b0      	movs	r1, #176	; 0xb0
 80027e2:	fb01 f303 	mul.w	r3, r1, r3
 80027e6:	4413      	add	r3, r2
 80027e8:	3328      	adds	r3, #40	; 0x28
 80027ea:	4935      	ldr	r1, [pc, #212]	; (80028c0 <manage_tellers+0x8c4>)
 80027ec:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80027ee:	20b0      	movs	r0, #176	; 0xb0
 80027f0:	fb00 f202 	mul.w	r2, r0, r2
 80027f4:	440a      	add	r2, r1
 80027f6:	3240      	adds	r2, #64	; 0x40
 80027f8:	466c      	mov	r4, sp
 80027fa:	ca07      	ldmia	r2, {r0, r1, r2}
 80027fc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002800:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002802:	4628      	mov	r0, r5
 8002804:	f7fe fafc 	bl	8000e00 <add_clocks>
 8002808:	4634      	mov	r4, r6
 800280a:	f107 0308 	add.w	r3, r7, #8
 800280e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002812:	e884 0007 	stmia.w	r4, {r0, r1, r2}
				tellers[i].current_time_waiting = clock_init(tellers[i].current_time_waiting);
 8002816:	4a2a      	ldr	r2, [pc, #168]	; (80028c0 <manage_tellers+0x8c4>)
 8002818:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800281a:	21b0      	movs	r1, #176	; 0xb0
 800281c:	fb01 f303 	mul.w	r3, r1, r3
 8002820:	4413      	add	r3, r2
 8002822:	f103 0440 	add.w	r4, r3, #64	; 0x40
 8002826:	f107 0008 	add.w	r0, r7, #8
 800282a:	4a25      	ldr	r2, [pc, #148]	; (80028c0 <manage_tellers+0x8c4>)
 800282c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800282e:	21b0      	movs	r1, #176	; 0xb0
 8002830:	fb01 f303 	mul.w	r3, r1, r3
 8002834:	4413      	add	r3, r2
 8002836:	3340      	adds	r3, #64	; 0x40
 8002838:	cb0e      	ldmia	r3, {r1, r2, r3}
 800283a:	f7fe fa85 	bl	8000d48 <clock_init>
 800283e:	f107 0308 	add.w	r3, r7, #8
 8002842:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002846:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			break;
 800284a:	e133      	b.n	8002ab4 <manage_tellers+0xab8>
			if(clock_compare(tellers[i].current_time_working,tellers[i].service_end_time) == 1){
 800284c:	4a1c      	ldr	r2, [pc, #112]	; (80028c0 <manage_tellers+0x8c4>)
 800284e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002850:	21b0      	movs	r1, #176	; 0xb0
 8002852:	fb01 f303 	mul.w	r3, r1, r3
 8002856:	4413      	add	r3, r2
 8002858:	3308      	adds	r3, #8
 800285a:	4919      	ldr	r1, [pc, #100]	; (80028c0 <manage_tellers+0x8c4>)
 800285c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800285e:	20b0      	movs	r0, #176	; 0xb0
 8002860:	fb00 f202 	mul.w	r2, r0, r2
 8002864:	440a      	add	r2, r1
 8002866:	3230      	adds	r2, #48	; 0x30
 8002868:	466c      	mov	r4, sp
 800286a:	f103 0108 	add.w	r1, r3, #8
 800286e:	c903      	ldmia	r1, {r0, r1}
 8002870:	e884 0003 	stmia.w	r4, {r0, r1}
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	3204      	adds	r2, #4
 8002878:	ca07      	ldmia	r2, {r0, r1, r2}
 800287a:	f7fe fafb 	bl	8000e74 <clock_compare>
 800287e:	4603      	mov	r3, r0
 8002880:	2b01      	cmp	r3, #1
 8002882:	d121      	bne.n	80028c8 <manage_tellers+0x8cc>
				tellers[i].current_time_working = clock_increment(tellers[i].current_time_working);
 8002884:	4a0e      	ldr	r2, [pc, #56]	; (80028c0 <manage_tellers+0x8c4>)
 8002886:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002888:	21b0      	movs	r1, #176	; 0xb0
 800288a:	fb01 f303 	mul.w	r3, r1, r3
 800288e:	4413      	add	r3, r2
 8002890:	f103 0430 	add.w	r4, r3, #48	; 0x30
 8002894:	f107 0008 	add.w	r0, r7, #8
 8002898:	4a09      	ldr	r2, [pc, #36]	; (80028c0 <manage_tellers+0x8c4>)
 800289a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800289c:	21b0      	movs	r1, #176	; 0xb0
 800289e:	fb01 f303 	mul.w	r3, r1, r3
 80028a2:	4413      	add	r3, r2
 80028a4:	3330      	adds	r3, #48	; 0x30
 80028a6:	3304      	adds	r3, #4
 80028a8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80028aa:	f7fe fa7f 	bl	8000dac <clock_increment>
 80028ae:	1d23      	adds	r3, r4, #4
 80028b0:	f107 0208 	add.w	r2, r7, #8
 80028b4:	ca07      	ldmia	r2, {r0, r1, r2}
 80028b6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
				break;
 80028ba:	e100      	b.n	8002abe <manage_tellers+0xac2>
 80028bc:	20000094 	.word	0x20000094
 80028c0:	200003bc 	.word	0x200003bc
 80028c4:	20000000 	.word	0x20000000
			if(clock_compare(tellers[i].current_time_working,tellers[i].service_end_time) == 1){
 80028c8:	4a81      	ldr	r2, [pc, #516]	; (8002ad0 <manage_tellers+0xad4>)
 80028ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80028cc:	21b0      	movs	r1, #176	; 0xb0
 80028ce:	fb01 f303 	mul.w	r3, r1, r3
 80028d2:	4413      	add	r3, r2
 80028d4:	3308      	adds	r3, #8
 80028d6:	497e      	ldr	r1, [pc, #504]	; (8002ad0 <manage_tellers+0xad4>)
 80028d8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80028da:	20b0      	movs	r0, #176	; 0xb0
 80028dc:	fb00 f202 	mul.w	r2, r0, r2
 80028e0:	440a      	add	r2, r1
 80028e2:	3230      	adds	r2, #48	; 0x30
 80028e4:	466c      	mov	r4, sp
 80028e6:	f103 0108 	add.w	r1, r3, #8
 80028ea:	c903      	ldmia	r1, {r0, r1}
 80028ec:	e884 0003 	stmia.w	r4, {r0, r1}
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	3204      	adds	r2, #4
 80028f4:	ca07      	ldmia	r2, {r0, r1, r2}
 80028f6:	f7fe fabd 	bl	8000e74 <clock_compare>
 80028fa:	4603      	mov	r3, r0
 80028fc:	2b01      	cmp	r3, #1
 80028fe:	f040 80e1 	bne.w	8002ac4 <manage_tellers+0xac8>
				if(clock_compare(tellers[i].current_time_working,tellers[i].max_time_working) == 0){
 8002902:	4a73      	ldr	r2, [pc, #460]	; (8002ad0 <manage_tellers+0xad4>)
 8002904:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002906:	21b0      	movs	r1, #176	; 0xb0
 8002908:	fb01 f303 	mul.w	r3, r1, r3
 800290c:	4413      	add	r3, r2
 800290e:	3348      	adds	r3, #72	; 0x48
 8002910:	496f      	ldr	r1, [pc, #444]	; (8002ad0 <manage_tellers+0xad4>)
 8002912:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002914:	20b0      	movs	r0, #176	; 0xb0
 8002916:	fb00 f202 	mul.w	r2, r0, r2
 800291a:	440a      	add	r2, r1
 800291c:	3230      	adds	r2, #48	; 0x30
 800291e:	466c      	mov	r4, sp
 8002920:	f103 0108 	add.w	r1, r3, #8
 8002924:	c903      	ldmia	r1, {r0, r1}
 8002926:	e884 0003 	stmia.w	r4, {r0, r1}
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	3204      	adds	r2, #4
 800292e:	ca07      	ldmia	r2, {r0, r1, r2}
 8002930:	f7fe faa0 	bl	8000e74 <clock_compare>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d112      	bne.n	8002960 <manage_tellers+0x964>
					tellers[i].max_time_working = tellers[i].current_time_working;
 800293a:	4a65      	ldr	r2, [pc, #404]	; (8002ad0 <manage_tellers+0xad4>)
 800293c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800293e:	21b0      	movs	r1, #176	; 0xb0
 8002940:	fb01 f303 	mul.w	r3, r1, r3
 8002944:	4413      	add	r3, r2
 8002946:	3348      	adds	r3, #72	; 0x48
 8002948:	4961      	ldr	r1, [pc, #388]	; (8002ad0 <manage_tellers+0xad4>)
 800294a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800294c:	20b0      	movs	r0, #176	; 0xb0
 800294e:	fb00 f202 	mul.w	r2, r0, r2
 8002952:	440a      	add	r2, r1
 8002954:	3230      	adds	r2, #48	; 0x30
 8002956:	3304      	adds	r3, #4
 8002958:	3204      	adds	r2, #4
 800295a:	ca07      	ldmia	r2, {r0, r1, r2}
 800295c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
				tellers[i].total_time_working = add_clocks(tellers[i].total_time_working,tellers[i].current_time_working);
 8002960:	4a5b      	ldr	r2, [pc, #364]	; (8002ad0 <manage_tellers+0xad4>)
 8002962:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002964:	21b0      	movs	r1, #176	; 0xb0
 8002966:	fb01 f303 	mul.w	r3, r1, r3
 800296a:	4413      	add	r3, r2
 800296c:	f103 0518 	add.w	r5, r3, #24
 8002970:	f107 0c08 	add.w	ip, r7, #8
 8002974:	4a56      	ldr	r2, [pc, #344]	; (8002ad0 <manage_tellers+0xad4>)
 8002976:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002978:	21b0      	movs	r1, #176	; 0xb0
 800297a:	fb01 f303 	mul.w	r3, r1, r3
 800297e:	4413      	add	r3, r2
 8002980:	f103 0618 	add.w	r6, r3, #24
 8002984:	4a52      	ldr	r2, [pc, #328]	; (8002ad0 <manage_tellers+0xad4>)
 8002986:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002988:	21b0      	movs	r1, #176	; 0xb0
 800298a:	fb01 f303 	mul.w	r3, r1, r3
 800298e:	4413      	add	r3, r2
 8002990:	3330      	adds	r3, #48	; 0x30
 8002992:	466c      	mov	r4, sp
 8002994:	3304      	adds	r3, #4
 8002996:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800299a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800299e:	1d33      	adds	r3, r6, #4
 80029a0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80029a2:	4660      	mov	r0, ip
 80029a4:	f7fe fa2c 	bl	8000e00 <add_clocks>
 80029a8:	1d2b      	adds	r3, r5, #4
 80029aa:	f107 0208 	add.w	r2, r7, #8
 80029ae:	ca07      	ldmia	r2, {r0, r1, r2}
 80029b0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
				tellers[i].current_time_working = clock_init(tellers[i].current_time_working);
 80029b4:	4a46      	ldr	r2, [pc, #280]	; (8002ad0 <manage_tellers+0xad4>)
 80029b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80029b8:	21b0      	movs	r1, #176	; 0xb0
 80029ba:	fb01 f303 	mul.w	r3, r1, r3
 80029be:	4413      	add	r3, r2
 80029c0:	f103 0430 	add.w	r4, r3, #48	; 0x30
 80029c4:	f107 0008 	add.w	r0, r7, #8
 80029c8:	4a41      	ldr	r2, [pc, #260]	; (8002ad0 <manage_tellers+0xad4>)
 80029ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80029cc:	21b0      	movs	r1, #176	; 0xb0
 80029ce:	fb01 f303 	mul.w	r3, r1, r3
 80029d2:	4413      	add	r3, r2
 80029d4:	3330      	adds	r3, #48	; 0x30
 80029d6:	3304      	adds	r3, #4
 80029d8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80029da:	f7fe f9b5 	bl	8000d48 <clock_init>
 80029de:	1d23      	adds	r3, r4, #4
 80029e0:	f107 0208 	add.w	r2, r7, #8
 80029e4:	ca07      	ldmia	r2, {r0, r1, r2}
 80029e6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
				tellers[i].status = 0;
 80029ea:	4a39      	ldr	r2, [pc, #228]	; (8002ad0 <manage_tellers+0xad4>)
 80029ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80029ee:	21b0      	movs	r1, #176	; 0xb0
 80029f0:	fb01 f303 	mul.w	r3, r1, r3
 80029f4:	4413      	add	r3, r2
 80029f6:	3304      	adds	r3, #4
 80029f8:	2200      	movs	r2, #0
 80029fa:	601a      	str	r2, [r3, #0]
				tellers[i].teller_start_wait = Clock;
 80029fc:	4a34      	ldr	r2, [pc, #208]	; (8002ad0 <manage_tellers+0xad4>)
 80029fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002a00:	21b0      	movs	r1, #176	; 0xb0
 8002a02:	fb01 f303 	mul.w	r3, r1, r3
 8002a06:	4413      	add	r3, r2
 8002a08:	3360      	adds	r3, #96	; 0x60
 8002a0a:	4a32      	ldr	r2, [pc, #200]	; (8002ad4 <manage_tellers+0xad8>)
 8002a0c:	3304      	adds	r3, #4
 8002a0e:	ca07      	ldmia	r2, {r0, r1, r2}
 8002a10:	e883 0007 	stmia.w	r3, {r0, r1, r2}
				if(!((teller_wait[0].id == i) && (teller_wait[1].id == i) && (teller_wait[2].id == i))){
 8002a14:	4b30      	ldr	r3, [pc, #192]	; (8002ad8 <manage_tellers+0xadc>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002a1a:	429a      	cmp	r2, r3
 8002a1c:	d10b      	bne.n	8002a36 <manage_tellers+0xa3a>
 8002a1e:	4b2e      	ldr	r3, [pc, #184]	; (8002ad8 <manage_tellers+0xadc>)
 8002a20:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002a24:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002a26:	429a      	cmp	r2, r3
 8002a28:	d105      	bne.n	8002a36 <manage_tellers+0xa3a>
 8002a2a:	4b2b      	ldr	r3, [pc, #172]	; (8002ad8 <manage_tellers+0xadc>)
 8002a2c:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8002a30:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002a32:	429a      	cmp	r2, r3
 8002a34:	d040      	beq.n	8002ab8 <manage_tellers+0xabc>
					if(teller_wait[0].id == 0){
 8002a36:	4b28      	ldr	r3, [pc, #160]	; (8002ad8 <manage_tellers+0xadc>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d10c      	bne.n	8002a58 <manage_tellers+0xa5c>
						teller_wait[0] = tellers[i];
 8002a3e:	4826      	ldr	r0, [pc, #152]	; (8002ad8 <manage_tellers+0xadc>)
 8002a40:	4a23      	ldr	r2, [pc, #140]	; (8002ad0 <manage_tellers+0xad4>)
 8002a42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002a44:	21b0      	movs	r1, #176	; 0xb0
 8002a46:	fb01 f303 	mul.w	r3, r1, r3
 8002a4a:	4413      	add	r3, r2
 8002a4c:	4619      	mov	r1, r3
 8002a4e:	23b0      	movs	r3, #176	; 0xb0
 8002a50:	461a      	mov	r2, r3
 8002a52:	f006 faff 	bl	8009054 <memcpy>
					break;
 8002a56:	e031      	b.n	8002abc <manage_tellers+0xac0>
					else if(teller_wait[1].id == 0){
 8002a58:	4b1f      	ldr	r3, [pc, #124]	; (8002ad8 <manage_tellers+0xadc>)
 8002a5a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d10d      	bne.n	8002a7e <manage_tellers+0xa82>
						teller_wait[1] = tellers[i];
 8002a62:	4a1d      	ldr	r2, [pc, #116]	; (8002ad8 <manage_tellers+0xadc>)
 8002a64:	491a      	ldr	r1, [pc, #104]	; (8002ad0 <manage_tellers+0xad4>)
 8002a66:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002a68:	20b0      	movs	r0, #176	; 0xb0
 8002a6a:	fb00 f303 	mul.w	r3, r0, r3
 8002a6e:	4419      	add	r1, r3
 8002a70:	f102 03b0 	add.w	r3, r2, #176	; 0xb0
 8002a74:	22b0      	movs	r2, #176	; 0xb0
 8002a76:	4618      	mov	r0, r3
 8002a78:	f006 faec 	bl	8009054 <memcpy>
					break;
 8002a7c:	e01e      	b.n	8002abc <manage_tellers+0xac0>
					else if(teller_wait[2].id == 0){
 8002a7e:	4b16      	ldr	r3, [pc, #88]	; (8002ad8 <manage_tellers+0xadc>)
 8002a80:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d119      	bne.n	8002abc <manage_tellers+0xac0>
						teller_wait[2] = tellers[i];
 8002a88:	4a13      	ldr	r2, [pc, #76]	; (8002ad8 <manage_tellers+0xadc>)
 8002a8a:	4911      	ldr	r1, [pc, #68]	; (8002ad0 <manage_tellers+0xad4>)
 8002a8c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002a8e:	20b0      	movs	r0, #176	; 0xb0
 8002a90:	fb00 f303 	mul.w	r3, r0, r3
 8002a94:	4419      	add	r1, r3
 8002a96:	f502 73b0 	add.w	r3, r2, #352	; 0x160
 8002a9a:	22b0      	movs	r2, #176	; 0xb0
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	f006 fad9 	bl	8009054 <memcpy>
					break;
 8002aa2:	e00b      	b.n	8002abc <manage_tellers+0xac0>
				break;
 8002aa4:	bf00      	nop
 8002aa6:	e00d      	b.n	8002ac4 <manage_tellers+0xac8>
			break;
 8002aa8:	bf00      	nop
 8002aaa:	e00b      	b.n	8002ac4 <manage_tellers+0xac8>
					break;
 8002aac:	bf00      	nop
 8002aae:	e009      	b.n	8002ac4 <manage_tellers+0xac8>
				break;
 8002ab0:	bf00      	nop
 8002ab2:	e007      	b.n	8002ac4 <manage_tellers+0xac8>
			break;
 8002ab4:	bf00      	nop
 8002ab6:	e005      	b.n	8002ac4 <manage_tellers+0xac8>
				break;
 8002ab8:	bf00      	nop
 8002aba:	e003      	b.n	8002ac4 <manage_tellers+0xac8>
					break;
 8002abc:	bf00      	nop
			break;
 8002abe:	e001      	b.n	8002ac4 <manage_tellers+0xac8>
	}

}
 8002ac0:	bf00      	nop
 8002ac2:	e000      	b.n	8002ac6 <manage_tellers+0xaca>
			break;
 8002ac4:	bf00      	nop
}
 8002ac6:	bf00      	nop
 8002ac8:	3750      	adds	r7, #80	; 0x50
 8002aca:	46bd      	mov	sp, r7
 8002acc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002ad0:	200003bc 	.word	0x200003bc
 8002ad4:	20000000 	.word	0x20000000
 8002ad8:	2000072c 	.word	0x2000072c

08002adc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002adc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002b14 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002ae0:	f7ff f8f4 	bl	8001ccc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002ae4:	480c      	ldr	r0, [pc, #48]	; (8002b18 <LoopForever+0x6>)
  ldr r1, =_edata
 8002ae6:	490d      	ldr	r1, [pc, #52]	; (8002b1c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002ae8:	4a0d      	ldr	r2, [pc, #52]	; (8002b20 <LoopForever+0xe>)
  movs r3, #0
 8002aea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002aec:	e002      	b.n	8002af4 <LoopCopyDataInit>

08002aee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002aee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002af0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002af2:	3304      	adds	r3, #4

08002af4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002af4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002af6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002af8:	d3f9      	bcc.n	8002aee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002afa:	4a0a      	ldr	r2, [pc, #40]	; (8002b24 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002afc:	4c0a      	ldr	r4, [pc, #40]	; (8002b28 <LoopForever+0x16>)
  movs r3, #0
 8002afe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b00:	e001      	b.n	8002b06 <LoopFillZerobss>

08002b02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b04:	3204      	adds	r2, #4

08002b06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b08:	d3fb      	bcc.n	8002b02 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002b0a:	f006 fa7d 	bl	8009008 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002b0e:	f7fe fc95 	bl	800143c <main>

08002b12 <LoopForever>:

LoopForever:
    b LoopForever
 8002b12:	e7fe      	b.n	8002b12 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002b14:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002b18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b1c:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8002b20:	08009b14 	.word	0x08009b14
  ldr r2, =_sbss
 8002b24:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8002b28:	20007260 	.word	0x20007260

08002b2c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002b2c:	e7fe      	b.n	8002b2c <ADC1_2_IRQHandler>
	...

08002b30 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b082      	sub	sp, #8
 8002b34:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002b36:	2300      	movs	r3, #0
 8002b38:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b3a:	4b0c      	ldr	r3, [pc, #48]	; (8002b6c <HAL_Init+0x3c>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a0b      	ldr	r2, [pc, #44]	; (8002b6c <HAL_Init+0x3c>)
 8002b40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b44:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b46:	2003      	movs	r0, #3
 8002b48:	f000 f93e 	bl	8002dc8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002b4c:	200f      	movs	r0, #15
 8002b4e:	f000 f80f 	bl	8002b70 <HAL_InitTick>
 8002b52:	4603      	mov	r3, r0
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d002      	beq.n	8002b5e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	71fb      	strb	r3, [r7, #7]
 8002b5c:	e001      	b.n	8002b62 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002b5e:	f7fe ff51 	bl	8001a04 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002b62:	79fb      	ldrb	r3, [r7, #7]
}
 8002b64:	4618      	mov	r0, r3
 8002b66:	3708      	adds	r7, #8
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}
 8002b6c:	40022000 	.word	0x40022000

08002b70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b084      	sub	sp, #16
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002b7c:	4b17      	ldr	r3, [pc, #92]	; (8002bdc <HAL_InitTick+0x6c>)
 8002b7e:	781b      	ldrb	r3, [r3, #0]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d023      	beq.n	8002bcc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002b84:	4b16      	ldr	r3, [pc, #88]	; (8002be0 <HAL_InitTick+0x70>)
 8002b86:	681a      	ldr	r2, [r3, #0]
 8002b88:	4b14      	ldr	r3, [pc, #80]	; (8002bdc <HAL_InitTick+0x6c>)
 8002b8a:	781b      	ldrb	r3, [r3, #0]
 8002b8c:	4619      	mov	r1, r3
 8002b8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b92:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b96:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f000 f949 	bl	8002e32 <HAL_SYSTICK_Config>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d10f      	bne.n	8002bc6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2b0f      	cmp	r3, #15
 8002baa:	d809      	bhi.n	8002bc0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002bac:	2200      	movs	r2, #0
 8002bae:	6879      	ldr	r1, [r7, #4]
 8002bb0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002bb4:	f000 f913 	bl	8002dde <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002bb8:	4a0a      	ldr	r2, [pc, #40]	; (8002be4 <HAL_InitTick+0x74>)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6013      	str	r3, [r2, #0]
 8002bbe:	e007      	b.n	8002bd0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	73fb      	strb	r3, [r7, #15]
 8002bc4:	e004      	b.n	8002bd0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	73fb      	strb	r3, [r7, #15]
 8002bca:	e001      	b.n	8002bd0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002bd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	3710      	adds	r7, #16
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}
 8002bda:	bf00      	nop
 8002bdc:	20000020 	.word	0x20000020
 8002be0:	20000018 	.word	0x20000018
 8002be4:	2000001c 	.word	0x2000001c

08002be8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002be8:	b480      	push	{r7}
 8002bea:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002bec:	4b06      	ldr	r3, [pc, #24]	; (8002c08 <HAL_IncTick+0x20>)
 8002bee:	781b      	ldrb	r3, [r3, #0]
 8002bf0:	461a      	mov	r2, r3
 8002bf2:	4b06      	ldr	r3, [pc, #24]	; (8002c0c <HAL_IncTick+0x24>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4413      	add	r3, r2
 8002bf8:	4a04      	ldr	r2, [pc, #16]	; (8002c0c <HAL_IncTick+0x24>)
 8002bfa:	6013      	str	r3, [r2, #0]
}
 8002bfc:	bf00      	nop
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c04:	4770      	bx	lr
 8002c06:	bf00      	nop
 8002c08:	20000020 	.word	0x20000020
 8002c0c:	200009ec 	.word	0x200009ec

08002c10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c10:	b480      	push	{r7}
 8002c12:	af00      	add	r7, sp, #0
  return uwTick;
 8002c14:	4b03      	ldr	r3, [pc, #12]	; (8002c24 <HAL_GetTick+0x14>)
 8002c16:	681b      	ldr	r3, [r3, #0]
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c20:	4770      	bx	lr
 8002c22:	bf00      	nop
 8002c24:	200009ec 	.word	0x200009ec

08002c28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	b085      	sub	sp, #20
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	f003 0307 	and.w	r3, r3, #7
 8002c36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c38:	4b0c      	ldr	r3, [pc, #48]	; (8002c6c <__NVIC_SetPriorityGrouping+0x44>)
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c3e:	68ba      	ldr	r2, [r7, #8]
 8002c40:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002c44:	4013      	ands	r3, r2
 8002c46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c50:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002c54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c5a:	4a04      	ldr	r2, [pc, #16]	; (8002c6c <__NVIC_SetPriorityGrouping+0x44>)
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	60d3      	str	r3, [r2, #12]
}
 8002c60:	bf00      	nop
 8002c62:	3714      	adds	r7, #20
 8002c64:	46bd      	mov	sp, r7
 8002c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6a:	4770      	bx	lr
 8002c6c:	e000ed00 	.word	0xe000ed00

08002c70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c70:	b480      	push	{r7}
 8002c72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c74:	4b04      	ldr	r3, [pc, #16]	; (8002c88 <__NVIC_GetPriorityGrouping+0x18>)
 8002c76:	68db      	ldr	r3, [r3, #12]
 8002c78:	0a1b      	lsrs	r3, r3, #8
 8002c7a:	f003 0307 	and.w	r3, r3, #7
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	46bd      	mov	sp, r7
 8002c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c86:	4770      	bx	lr
 8002c88:	e000ed00 	.word	0xe000ed00

08002c8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b083      	sub	sp, #12
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	4603      	mov	r3, r0
 8002c94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	db0b      	blt.n	8002cb6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c9e:	79fb      	ldrb	r3, [r7, #7]
 8002ca0:	f003 021f 	and.w	r2, r3, #31
 8002ca4:	4907      	ldr	r1, [pc, #28]	; (8002cc4 <__NVIC_EnableIRQ+0x38>)
 8002ca6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002caa:	095b      	lsrs	r3, r3, #5
 8002cac:	2001      	movs	r0, #1
 8002cae:	fa00 f202 	lsl.w	r2, r0, r2
 8002cb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002cb6:	bf00      	nop
 8002cb8:	370c      	adds	r7, #12
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc0:	4770      	bx	lr
 8002cc2:	bf00      	nop
 8002cc4:	e000e100 	.word	0xe000e100

08002cc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	4603      	mov	r3, r0
 8002cd0:	6039      	str	r1, [r7, #0]
 8002cd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	db0a      	blt.n	8002cf2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	b2da      	uxtb	r2, r3
 8002ce0:	490c      	ldr	r1, [pc, #48]	; (8002d14 <__NVIC_SetPriority+0x4c>)
 8002ce2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ce6:	0112      	lsls	r2, r2, #4
 8002ce8:	b2d2      	uxtb	r2, r2
 8002cea:	440b      	add	r3, r1
 8002cec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002cf0:	e00a      	b.n	8002d08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	b2da      	uxtb	r2, r3
 8002cf6:	4908      	ldr	r1, [pc, #32]	; (8002d18 <__NVIC_SetPriority+0x50>)
 8002cf8:	79fb      	ldrb	r3, [r7, #7]
 8002cfa:	f003 030f 	and.w	r3, r3, #15
 8002cfe:	3b04      	subs	r3, #4
 8002d00:	0112      	lsls	r2, r2, #4
 8002d02:	b2d2      	uxtb	r2, r2
 8002d04:	440b      	add	r3, r1
 8002d06:	761a      	strb	r2, [r3, #24]
}
 8002d08:	bf00      	nop
 8002d0a:	370c      	adds	r7, #12
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d12:	4770      	bx	lr
 8002d14:	e000e100 	.word	0xe000e100
 8002d18:	e000ed00 	.word	0xe000ed00

08002d1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b089      	sub	sp, #36	; 0x24
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	60f8      	str	r0, [r7, #12]
 8002d24:	60b9      	str	r1, [r7, #8]
 8002d26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	f003 0307 	and.w	r3, r3, #7
 8002d2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d30:	69fb      	ldr	r3, [r7, #28]
 8002d32:	f1c3 0307 	rsb	r3, r3, #7
 8002d36:	2b04      	cmp	r3, #4
 8002d38:	bf28      	it	cs
 8002d3a:	2304      	movcs	r3, #4
 8002d3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d3e:	69fb      	ldr	r3, [r7, #28]
 8002d40:	3304      	adds	r3, #4
 8002d42:	2b06      	cmp	r3, #6
 8002d44:	d902      	bls.n	8002d4c <NVIC_EncodePriority+0x30>
 8002d46:	69fb      	ldr	r3, [r7, #28]
 8002d48:	3b03      	subs	r3, #3
 8002d4a:	e000      	b.n	8002d4e <NVIC_EncodePriority+0x32>
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d50:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002d54:	69bb      	ldr	r3, [r7, #24]
 8002d56:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5a:	43da      	mvns	r2, r3
 8002d5c:	68bb      	ldr	r3, [r7, #8]
 8002d5e:	401a      	ands	r2, r3
 8002d60:	697b      	ldr	r3, [r7, #20]
 8002d62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d64:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002d68:	697b      	ldr	r3, [r7, #20]
 8002d6a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d6e:	43d9      	mvns	r1, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d74:	4313      	orrs	r3, r2
         );
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	3724      	adds	r7, #36	; 0x24
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d80:	4770      	bx	lr
	...

08002d84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b082      	sub	sp, #8
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	3b01      	subs	r3, #1
 8002d90:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002d94:	d301      	bcc.n	8002d9a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d96:	2301      	movs	r3, #1
 8002d98:	e00f      	b.n	8002dba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d9a:	4a0a      	ldr	r2, [pc, #40]	; (8002dc4 <SysTick_Config+0x40>)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	3b01      	subs	r3, #1
 8002da0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002da2:	210f      	movs	r1, #15
 8002da4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002da8:	f7ff ff8e 	bl	8002cc8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002dac:	4b05      	ldr	r3, [pc, #20]	; (8002dc4 <SysTick_Config+0x40>)
 8002dae:	2200      	movs	r2, #0
 8002db0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002db2:	4b04      	ldr	r3, [pc, #16]	; (8002dc4 <SysTick_Config+0x40>)
 8002db4:	2207      	movs	r2, #7
 8002db6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002db8:	2300      	movs	r3, #0
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	3708      	adds	r7, #8
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	bf00      	nop
 8002dc4:	e000e010 	.word	0xe000e010

08002dc8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b082      	sub	sp, #8
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002dd0:	6878      	ldr	r0, [r7, #4]
 8002dd2:	f7ff ff29 	bl	8002c28 <__NVIC_SetPriorityGrouping>
}
 8002dd6:	bf00      	nop
 8002dd8:	3708      	adds	r7, #8
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}

08002dde <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002dde:	b580      	push	{r7, lr}
 8002de0:	b086      	sub	sp, #24
 8002de2:	af00      	add	r7, sp, #0
 8002de4:	4603      	mov	r3, r0
 8002de6:	60b9      	str	r1, [r7, #8]
 8002de8:	607a      	str	r2, [r7, #4]
 8002dea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002dec:	2300      	movs	r3, #0
 8002dee:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002df0:	f7ff ff3e 	bl	8002c70 <__NVIC_GetPriorityGrouping>
 8002df4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002df6:	687a      	ldr	r2, [r7, #4]
 8002df8:	68b9      	ldr	r1, [r7, #8]
 8002dfa:	6978      	ldr	r0, [r7, #20]
 8002dfc:	f7ff ff8e 	bl	8002d1c <NVIC_EncodePriority>
 8002e00:	4602      	mov	r2, r0
 8002e02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e06:	4611      	mov	r1, r2
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f7ff ff5d 	bl	8002cc8 <__NVIC_SetPriority>
}
 8002e0e:	bf00      	nop
 8002e10:	3718      	adds	r7, #24
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}

08002e16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e16:	b580      	push	{r7, lr}
 8002e18:	b082      	sub	sp, #8
 8002e1a:	af00      	add	r7, sp, #0
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e24:	4618      	mov	r0, r3
 8002e26:	f7ff ff31 	bl	8002c8c <__NVIC_EnableIRQ>
}
 8002e2a:	bf00      	nop
 8002e2c:	3708      	adds	r7, #8
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}

08002e32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e32:	b580      	push	{r7, lr}
 8002e34:	b082      	sub	sp, #8
 8002e36:	af00      	add	r7, sp, #0
 8002e38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e3a:	6878      	ldr	r0, [r7, #4]
 8002e3c:	f7ff ffa2 	bl	8002d84 <SysTick_Config>
 8002e40:	4603      	mov	r3, r0
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3708      	adds	r7, #8
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
	...

08002e4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b087      	sub	sp, #28
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
 8002e54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e56:	2300      	movs	r3, #0
 8002e58:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e5a:	e17f      	b.n	800315c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	681a      	ldr	r2, [r3, #0]
 8002e60:	2101      	movs	r1, #1
 8002e62:	697b      	ldr	r3, [r7, #20]
 8002e64:	fa01 f303 	lsl.w	r3, r1, r3
 8002e68:	4013      	ands	r3, r2
 8002e6a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	f000 8171 	beq.w	8003156 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	f003 0303 	and.w	r3, r3, #3
 8002e7c:	2b01      	cmp	r3, #1
 8002e7e:	d005      	beq.n	8002e8c <HAL_GPIO_Init+0x40>
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	f003 0303 	and.w	r3, r3, #3
 8002e88:	2b02      	cmp	r3, #2
 8002e8a:	d130      	bne.n	8002eee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	689b      	ldr	r3, [r3, #8]
 8002e90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	005b      	lsls	r3, r3, #1
 8002e96:	2203      	movs	r2, #3
 8002e98:	fa02 f303 	lsl.w	r3, r2, r3
 8002e9c:	43db      	mvns	r3, r3
 8002e9e:	693a      	ldr	r2, [r7, #16]
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	68da      	ldr	r2, [r3, #12]
 8002ea8:	697b      	ldr	r3, [r7, #20]
 8002eaa:	005b      	lsls	r3, r3, #1
 8002eac:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb0:	693a      	ldr	r2, [r7, #16]
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	693a      	ldr	r2, [r7, #16]
 8002eba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002ec2:	2201      	movs	r2, #1
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eca:	43db      	mvns	r3, r3
 8002ecc:	693a      	ldr	r2, [r7, #16]
 8002ece:	4013      	ands	r3, r2
 8002ed0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	091b      	lsrs	r3, r3, #4
 8002ed8:	f003 0201 	and.w	r2, r3, #1
 8002edc:	697b      	ldr	r3, [r7, #20]
 8002ede:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee2:	693a      	ldr	r2, [r7, #16]
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	693a      	ldr	r2, [r7, #16]
 8002eec:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	f003 0303 	and.w	r3, r3, #3
 8002ef6:	2b03      	cmp	r3, #3
 8002ef8:	d118      	bne.n	8002f2c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002efe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002f00:	2201      	movs	r2, #1
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	fa02 f303 	lsl.w	r3, r2, r3
 8002f08:	43db      	mvns	r3, r3
 8002f0a:	693a      	ldr	r2, [r7, #16]
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	08db      	lsrs	r3, r3, #3
 8002f16:	f003 0201 	and.w	r2, r3, #1
 8002f1a:	697b      	ldr	r3, [r7, #20]
 8002f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f20:	693a      	ldr	r2, [r7, #16]
 8002f22:	4313      	orrs	r3, r2
 8002f24:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	693a      	ldr	r2, [r7, #16]
 8002f2a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	f003 0303 	and.w	r3, r3, #3
 8002f34:	2b03      	cmp	r3, #3
 8002f36:	d017      	beq.n	8002f68 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	68db      	ldr	r3, [r3, #12]
 8002f3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002f3e:	697b      	ldr	r3, [r7, #20]
 8002f40:	005b      	lsls	r3, r3, #1
 8002f42:	2203      	movs	r2, #3
 8002f44:	fa02 f303 	lsl.w	r3, r2, r3
 8002f48:	43db      	mvns	r3, r3
 8002f4a:	693a      	ldr	r2, [r7, #16]
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	689a      	ldr	r2, [r3, #8]
 8002f54:	697b      	ldr	r3, [r7, #20]
 8002f56:	005b      	lsls	r3, r3, #1
 8002f58:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5c:	693a      	ldr	r2, [r7, #16]
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	693a      	ldr	r2, [r7, #16]
 8002f66:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	f003 0303 	and.w	r3, r3, #3
 8002f70:	2b02      	cmp	r3, #2
 8002f72:	d123      	bne.n	8002fbc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002f74:	697b      	ldr	r3, [r7, #20]
 8002f76:	08da      	lsrs	r2, r3, #3
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	3208      	adds	r2, #8
 8002f7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f80:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	f003 0307 	and.w	r3, r3, #7
 8002f88:	009b      	lsls	r3, r3, #2
 8002f8a:	220f      	movs	r2, #15
 8002f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f90:	43db      	mvns	r3, r3
 8002f92:	693a      	ldr	r2, [r7, #16]
 8002f94:	4013      	ands	r3, r2
 8002f96:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	691a      	ldr	r2, [r3, #16]
 8002f9c:	697b      	ldr	r3, [r7, #20]
 8002f9e:	f003 0307 	and.w	r3, r3, #7
 8002fa2:	009b      	lsls	r3, r3, #2
 8002fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa8:	693a      	ldr	r2, [r7, #16]
 8002faa:	4313      	orrs	r3, r2
 8002fac:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002fae:	697b      	ldr	r3, [r7, #20]
 8002fb0:	08da      	lsrs	r2, r3, #3
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	3208      	adds	r2, #8
 8002fb6:	6939      	ldr	r1, [r7, #16]
 8002fb8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002fc2:	697b      	ldr	r3, [r7, #20]
 8002fc4:	005b      	lsls	r3, r3, #1
 8002fc6:	2203      	movs	r2, #3
 8002fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fcc:	43db      	mvns	r3, r3
 8002fce:	693a      	ldr	r2, [r7, #16]
 8002fd0:	4013      	ands	r3, r2
 8002fd2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	f003 0203 	and.w	r2, r3, #3
 8002fdc:	697b      	ldr	r3, [r7, #20]
 8002fde:	005b      	lsls	r3, r3, #1
 8002fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe4:	693a      	ldr	r2, [r7, #16]
 8002fe6:	4313      	orrs	r3, r2
 8002fe8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	693a      	ldr	r2, [r7, #16]
 8002fee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	f000 80ac 	beq.w	8003156 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ffe:	4b5f      	ldr	r3, [pc, #380]	; (800317c <HAL_GPIO_Init+0x330>)
 8003000:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003002:	4a5e      	ldr	r2, [pc, #376]	; (800317c <HAL_GPIO_Init+0x330>)
 8003004:	f043 0301 	orr.w	r3, r3, #1
 8003008:	6613      	str	r3, [r2, #96]	; 0x60
 800300a:	4b5c      	ldr	r3, [pc, #368]	; (800317c <HAL_GPIO_Init+0x330>)
 800300c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800300e:	f003 0301 	and.w	r3, r3, #1
 8003012:	60bb      	str	r3, [r7, #8]
 8003014:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003016:	4a5a      	ldr	r2, [pc, #360]	; (8003180 <HAL_GPIO_Init+0x334>)
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	089b      	lsrs	r3, r3, #2
 800301c:	3302      	adds	r3, #2
 800301e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003022:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003024:	697b      	ldr	r3, [r7, #20]
 8003026:	f003 0303 	and.w	r3, r3, #3
 800302a:	009b      	lsls	r3, r3, #2
 800302c:	220f      	movs	r2, #15
 800302e:	fa02 f303 	lsl.w	r3, r2, r3
 8003032:	43db      	mvns	r3, r3
 8003034:	693a      	ldr	r2, [r7, #16]
 8003036:	4013      	ands	r3, r2
 8003038:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003040:	d025      	beq.n	800308e <HAL_GPIO_Init+0x242>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	4a4f      	ldr	r2, [pc, #316]	; (8003184 <HAL_GPIO_Init+0x338>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d01f      	beq.n	800308a <HAL_GPIO_Init+0x23e>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	4a4e      	ldr	r2, [pc, #312]	; (8003188 <HAL_GPIO_Init+0x33c>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d019      	beq.n	8003086 <HAL_GPIO_Init+0x23a>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	4a4d      	ldr	r2, [pc, #308]	; (800318c <HAL_GPIO_Init+0x340>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d013      	beq.n	8003082 <HAL_GPIO_Init+0x236>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	4a4c      	ldr	r2, [pc, #304]	; (8003190 <HAL_GPIO_Init+0x344>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d00d      	beq.n	800307e <HAL_GPIO_Init+0x232>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	4a4b      	ldr	r2, [pc, #300]	; (8003194 <HAL_GPIO_Init+0x348>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d007      	beq.n	800307a <HAL_GPIO_Init+0x22e>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	4a4a      	ldr	r2, [pc, #296]	; (8003198 <HAL_GPIO_Init+0x34c>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d101      	bne.n	8003076 <HAL_GPIO_Init+0x22a>
 8003072:	2306      	movs	r3, #6
 8003074:	e00c      	b.n	8003090 <HAL_GPIO_Init+0x244>
 8003076:	2307      	movs	r3, #7
 8003078:	e00a      	b.n	8003090 <HAL_GPIO_Init+0x244>
 800307a:	2305      	movs	r3, #5
 800307c:	e008      	b.n	8003090 <HAL_GPIO_Init+0x244>
 800307e:	2304      	movs	r3, #4
 8003080:	e006      	b.n	8003090 <HAL_GPIO_Init+0x244>
 8003082:	2303      	movs	r3, #3
 8003084:	e004      	b.n	8003090 <HAL_GPIO_Init+0x244>
 8003086:	2302      	movs	r3, #2
 8003088:	e002      	b.n	8003090 <HAL_GPIO_Init+0x244>
 800308a:	2301      	movs	r3, #1
 800308c:	e000      	b.n	8003090 <HAL_GPIO_Init+0x244>
 800308e:	2300      	movs	r3, #0
 8003090:	697a      	ldr	r2, [r7, #20]
 8003092:	f002 0203 	and.w	r2, r2, #3
 8003096:	0092      	lsls	r2, r2, #2
 8003098:	4093      	lsls	r3, r2
 800309a:	693a      	ldr	r2, [r7, #16]
 800309c:	4313      	orrs	r3, r2
 800309e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80030a0:	4937      	ldr	r1, [pc, #220]	; (8003180 <HAL_GPIO_Init+0x334>)
 80030a2:	697b      	ldr	r3, [r7, #20]
 80030a4:	089b      	lsrs	r3, r3, #2
 80030a6:	3302      	adds	r3, #2
 80030a8:	693a      	ldr	r2, [r7, #16]
 80030aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80030ae:	4b3b      	ldr	r3, [pc, #236]	; (800319c <HAL_GPIO_Init+0x350>)
 80030b0:	689b      	ldr	r3, [r3, #8]
 80030b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	43db      	mvns	r3, r3
 80030b8:	693a      	ldr	r2, [r7, #16]
 80030ba:	4013      	ands	r3, r2
 80030bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d003      	beq.n	80030d2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80030ca:	693a      	ldr	r2, [r7, #16]
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	4313      	orrs	r3, r2
 80030d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80030d2:	4a32      	ldr	r2, [pc, #200]	; (800319c <HAL_GPIO_Init+0x350>)
 80030d4:	693b      	ldr	r3, [r7, #16]
 80030d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80030d8:	4b30      	ldr	r3, [pc, #192]	; (800319c <HAL_GPIO_Init+0x350>)
 80030da:	68db      	ldr	r3, [r3, #12]
 80030dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	43db      	mvns	r3, r3
 80030e2:	693a      	ldr	r2, [r7, #16]
 80030e4:	4013      	ands	r3, r2
 80030e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d003      	beq.n	80030fc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80030f4:	693a      	ldr	r2, [r7, #16]
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	4313      	orrs	r3, r2
 80030fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80030fc:	4a27      	ldr	r2, [pc, #156]	; (800319c <HAL_GPIO_Init+0x350>)
 80030fe:	693b      	ldr	r3, [r7, #16]
 8003100:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003102:	4b26      	ldr	r3, [pc, #152]	; (800319c <HAL_GPIO_Init+0x350>)
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	43db      	mvns	r3, r3
 800310c:	693a      	ldr	r2, [r7, #16]
 800310e:	4013      	ands	r3, r2
 8003110:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800311a:	2b00      	cmp	r3, #0
 800311c:	d003      	beq.n	8003126 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800311e:	693a      	ldr	r2, [r7, #16]
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	4313      	orrs	r3, r2
 8003124:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003126:	4a1d      	ldr	r2, [pc, #116]	; (800319c <HAL_GPIO_Init+0x350>)
 8003128:	693b      	ldr	r3, [r7, #16]
 800312a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800312c:	4b1b      	ldr	r3, [pc, #108]	; (800319c <HAL_GPIO_Init+0x350>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	43db      	mvns	r3, r3
 8003136:	693a      	ldr	r2, [r7, #16]
 8003138:	4013      	ands	r3, r2
 800313a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003144:	2b00      	cmp	r3, #0
 8003146:	d003      	beq.n	8003150 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003148:	693a      	ldr	r2, [r7, #16]
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	4313      	orrs	r3, r2
 800314e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003150:	4a12      	ldr	r2, [pc, #72]	; (800319c <HAL_GPIO_Init+0x350>)
 8003152:	693b      	ldr	r3, [r7, #16]
 8003154:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003156:	697b      	ldr	r3, [r7, #20]
 8003158:	3301      	adds	r3, #1
 800315a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	697b      	ldr	r3, [r7, #20]
 8003162:	fa22 f303 	lsr.w	r3, r2, r3
 8003166:	2b00      	cmp	r3, #0
 8003168:	f47f ae78 	bne.w	8002e5c <HAL_GPIO_Init+0x10>
  }
}
 800316c:	bf00      	nop
 800316e:	bf00      	nop
 8003170:	371c      	adds	r7, #28
 8003172:	46bd      	mov	sp, r7
 8003174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003178:	4770      	bx	lr
 800317a:	bf00      	nop
 800317c:	40021000 	.word	0x40021000
 8003180:	40010000 	.word	0x40010000
 8003184:	48000400 	.word	0x48000400
 8003188:	48000800 	.word	0x48000800
 800318c:	48000c00 	.word	0x48000c00
 8003190:	48001000 	.word	0x48001000
 8003194:	48001400 	.word	0x48001400
 8003198:	48001800 	.word	0x48001800
 800319c:	40010400 	.word	0x40010400

080031a0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b085      	sub	sp, #20
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
 80031a8:	460b      	mov	r3, r1
 80031aa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	691a      	ldr	r2, [r3, #16]
 80031b0:	887b      	ldrh	r3, [r7, #2]
 80031b2:	4013      	ands	r3, r2
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d002      	beq.n	80031be <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80031b8:	2301      	movs	r3, #1
 80031ba:	73fb      	strb	r3, [r7, #15]
 80031bc:	e001      	b.n	80031c2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80031be:	2300      	movs	r3, #0
 80031c0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80031c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80031c4:	4618      	mov	r0, r3
 80031c6:	3714      	adds	r7, #20
 80031c8:	46bd      	mov	sp, r7
 80031ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ce:	4770      	bx	lr

080031d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b083      	sub	sp, #12
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
 80031d8:	460b      	mov	r3, r1
 80031da:	807b      	strh	r3, [r7, #2]
 80031dc:	4613      	mov	r3, r2
 80031de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80031e0:	787b      	ldrb	r3, [r7, #1]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d003      	beq.n	80031ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80031e6:	887a      	ldrh	r2, [r7, #2]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80031ec:	e002      	b.n	80031f4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80031ee:	887a      	ldrh	r2, [r7, #2]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80031f4:	bf00      	nop
 80031f6:	370c      	adds	r7, #12
 80031f8:	46bd      	mov	sp, r7
 80031fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fe:	4770      	bx	lr

08003200 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003200:	b480      	push	{r7}
 8003202:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003204:	4b04      	ldr	r3, [pc, #16]	; (8003218 <HAL_PWREx_GetVoltageRange+0x18>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800320c:	4618      	mov	r0, r3
 800320e:	46bd      	mov	sp, r7
 8003210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003214:	4770      	bx	lr
 8003216:	bf00      	nop
 8003218:	40007000 	.word	0x40007000

0800321c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800321c:	b480      	push	{r7}
 800321e:	b085      	sub	sp, #20
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800322a:	d130      	bne.n	800328e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800322c:	4b23      	ldr	r3, [pc, #140]	; (80032bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003234:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003238:	d038      	beq.n	80032ac <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800323a:	4b20      	ldr	r3, [pc, #128]	; (80032bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003242:	4a1e      	ldr	r2, [pc, #120]	; (80032bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003244:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003248:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800324a:	4b1d      	ldr	r3, [pc, #116]	; (80032c0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	2232      	movs	r2, #50	; 0x32
 8003250:	fb02 f303 	mul.w	r3, r2, r3
 8003254:	4a1b      	ldr	r2, [pc, #108]	; (80032c4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003256:	fba2 2303 	umull	r2, r3, r2, r3
 800325a:	0c9b      	lsrs	r3, r3, #18
 800325c:	3301      	adds	r3, #1
 800325e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003260:	e002      	b.n	8003268 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	3b01      	subs	r3, #1
 8003266:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003268:	4b14      	ldr	r3, [pc, #80]	; (80032bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800326a:	695b      	ldr	r3, [r3, #20]
 800326c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003270:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003274:	d102      	bne.n	800327c <HAL_PWREx_ControlVoltageScaling+0x60>
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d1f2      	bne.n	8003262 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800327c:	4b0f      	ldr	r3, [pc, #60]	; (80032bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800327e:	695b      	ldr	r3, [r3, #20]
 8003280:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003284:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003288:	d110      	bne.n	80032ac <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800328a:	2303      	movs	r3, #3
 800328c:	e00f      	b.n	80032ae <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800328e:	4b0b      	ldr	r3, [pc, #44]	; (80032bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003296:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800329a:	d007      	beq.n	80032ac <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800329c:	4b07      	ldr	r3, [pc, #28]	; (80032bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80032a4:	4a05      	ldr	r2, [pc, #20]	; (80032bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80032a6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80032aa:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80032ac:	2300      	movs	r3, #0
}
 80032ae:	4618      	mov	r0, r3
 80032b0:	3714      	adds	r7, #20
 80032b2:	46bd      	mov	sp, r7
 80032b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b8:	4770      	bx	lr
 80032ba:	bf00      	nop
 80032bc:	40007000 	.word	0x40007000
 80032c0:	20000018 	.word	0x20000018
 80032c4:	431bde83 	.word	0x431bde83

080032c8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b088      	sub	sp, #32
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d101      	bne.n	80032da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80032d6:	2301      	movs	r3, #1
 80032d8:	e3ca      	b.n	8003a70 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80032da:	4b97      	ldr	r3, [pc, #604]	; (8003538 <HAL_RCC_OscConfig+0x270>)
 80032dc:	689b      	ldr	r3, [r3, #8]
 80032de:	f003 030c 	and.w	r3, r3, #12
 80032e2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80032e4:	4b94      	ldr	r3, [pc, #592]	; (8003538 <HAL_RCC_OscConfig+0x270>)
 80032e6:	68db      	ldr	r3, [r3, #12]
 80032e8:	f003 0303 	and.w	r3, r3, #3
 80032ec:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f003 0310 	and.w	r3, r3, #16
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	f000 80e4 	beq.w	80034c4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80032fc:	69bb      	ldr	r3, [r7, #24]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d007      	beq.n	8003312 <HAL_RCC_OscConfig+0x4a>
 8003302:	69bb      	ldr	r3, [r7, #24]
 8003304:	2b0c      	cmp	r3, #12
 8003306:	f040 808b 	bne.w	8003420 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800330a:	697b      	ldr	r3, [r7, #20]
 800330c:	2b01      	cmp	r3, #1
 800330e:	f040 8087 	bne.w	8003420 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003312:	4b89      	ldr	r3, [pc, #548]	; (8003538 <HAL_RCC_OscConfig+0x270>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f003 0302 	and.w	r3, r3, #2
 800331a:	2b00      	cmp	r3, #0
 800331c:	d005      	beq.n	800332a <HAL_RCC_OscConfig+0x62>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	699b      	ldr	r3, [r3, #24]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d101      	bne.n	800332a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003326:	2301      	movs	r3, #1
 8003328:	e3a2      	b.n	8003a70 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6a1a      	ldr	r2, [r3, #32]
 800332e:	4b82      	ldr	r3, [pc, #520]	; (8003538 <HAL_RCC_OscConfig+0x270>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f003 0308 	and.w	r3, r3, #8
 8003336:	2b00      	cmp	r3, #0
 8003338:	d004      	beq.n	8003344 <HAL_RCC_OscConfig+0x7c>
 800333a:	4b7f      	ldr	r3, [pc, #508]	; (8003538 <HAL_RCC_OscConfig+0x270>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003342:	e005      	b.n	8003350 <HAL_RCC_OscConfig+0x88>
 8003344:	4b7c      	ldr	r3, [pc, #496]	; (8003538 <HAL_RCC_OscConfig+0x270>)
 8003346:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800334a:	091b      	lsrs	r3, r3, #4
 800334c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003350:	4293      	cmp	r3, r2
 8003352:	d223      	bcs.n	800339c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6a1b      	ldr	r3, [r3, #32]
 8003358:	4618      	mov	r0, r3
 800335a:	f000 fd55 	bl	8003e08 <RCC_SetFlashLatencyFromMSIRange>
 800335e:	4603      	mov	r3, r0
 8003360:	2b00      	cmp	r3, #0
 8003362:	d001      	beq.n	8003368 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	e383      	b.n	8003a70 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003368:	4b73      	ldr	r3, [pc, #460]	; (8003538 <HAL_RCC_OscConfig+0x270>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a72      	ldr	r2, [pc, #456]	; (8003538 <HAL_RCC_OscConfig+0x270>)
 800336e:	f043 0308 	orr.w	r3, r3, #8
 8003372:	6013      	str	r3, [r2, #0]
 8003374:	4b70      	ldr	r3, [pc, #448]	; (8003538 <HAL_RCC_OscConfig+0x270>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6a1b      	ldr	r3, [r3, #32]
 8003380:	496d      	ldr	r1, [pc, #436]	; (8003538 <HAL_RCC_OscConfig+0x270>)
 8003382:	4313      	orrs	r3, r2
 8003384:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003386:	4b6c      	ldr	r3, [pc, #432]	; (8003538 <HAL_RCC_OscConfig+0x270>)
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	69db      	ldr	r3, [r3, #28]
 8003392:	021b      	lsls	r3, r3, #8
 8003394:	4968      	ldr	r1, [pc, #416]	; (8003538 <HAL_RCC_OscConfig+0x270>)
 8003396:	4313      	orrs	r3, r2
 8003398:	604b      	str	r3, [r1, #4]
 800339a:	e025      	b.n	80033e8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800339c:	4b66      	ldr	r3, [pc, #408]	; (8003538 <HAL_RCC_OscConfig+0x270>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a65      	ldr	r2, [pc, #404]	; (8003538 <HAL_RCC_OscConfig+0x270>)
 80033a2:	f043 0308 	orr.w	r3, r3, #8
 80033a6:	6013      	str	r3, [r2, #0]
 80033a8:	4b63      	ldr	r3, [pc, #396]	; (8003538 <HAL_RCC_OscConfig+0x270>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6a1b      	ldr	r3, [r3, #32]
 80033b4:	4960      	ldr	r1, [pc, #384]	; (8003538 <HAL_RCC_OscConfig+0x270>)
 80033b6:	4313      	orrs	r3, r2
 80033b8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80033ba:	4b5f      	ldr	r3, [pc, #380]	; (8003538 <HAL_RCC_OscConfig+0x270>)
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	69db      	ldr	r3, [r3, #28]
 80033c6:	021b      	lsls	r3, r3, #8
 80033c8:	495b      	ldr	r1, [pc, #364]	; (8003538 <HAL_RCC_OscConfig+0x270>)
 80033ca:	4313      	orrs	r3, r2
 80033cc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80033ce:	69bb      	ldr	r3, [r7, #24]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d109      	bne.n	80033e8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6a1b      	ldr	r3, [r3, #32]
 80033d8:	4618      	mov	r0, r3
 80033da:	f000 fd15 	bl	8003e08 <RCC_SetFlashLatencyFromMSIRange>
 80033de:	4603      	mov	r3, r0
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d001      	beq.n	80033e8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80033e4:	2301      	movs	r3, #1
 80033e6:	e343      	b.n	8003a70 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80033e8:	f000 fc4a 	bl	8003c80 <HAL_RCC_GetSysClockFreq>
 80033ec:	4602      	mov	r2, r0
 80033ee:	4b52      	ldr	r3, [pc, #328]	; (8003538 <HAL_RCC_OscConfig+0x270>)
 80033f0:	689b      	ldr	r3, [r3, #8]
 80033f2:	091b      	lsrs	r3, r3, #4
 80033f4:	f003 030f 	and.w	r3, r3, #15
 80033f8:	4950      	ldr	r1, [pc, #320]	; (800353c <HAL_RCC_OscConfig+0x274>)
 80033fa:	5ccb      	ldrb	r3, [r1, r3]
 80033fc:	f003 031f 	and.w	r3, r3, #31
 8003400:	fa22 f303 	lsr.w	r3, r2, r3
 8003404:	4a4e      	ldr	r2, [pc, #312]	; (8003540 <HAL_RCC_OscConfig+0x278>)
 8003406:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003408:	4b4e      	ldr	r3, [pc, #312]	; (8003544 <HAL_RCC_OscConfig+0x27c>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4618      	mov	r0, r3
 800340e:	f7ff fbaf 	bl	8002b70 <HAL_InitTick>
 8003412:	4603      	mov	r3, r0
 8003414:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003416:	7bfb      	ldrb	r3, [r7, #15]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d052      	beq.n	80034c2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800341c:	7bfb      	ldrb	r3, [r7, #15]
 800341e:	e327      	b.n	8003a70 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	699b      	ldr	r3, [r3, #24]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d032      	beq.n	800348e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003428:	4b43      	ldr	r3, [pc, #268]	; (8003538 <HAL_RCC_OscConfig+0x270>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a42      	ldr	r2, [pc, #264]	; (8003538 <HAL_RCC_OscConfig+0x270>)
 800342e:	f043 0301 	orr.w	r3, r3, #1
 8003432:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003434:	f7ff fbec 	bl	8002c10 <HAL_GetTick>
 8003438:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800343a:	e008      	b.n	800344e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800343c:	f7ff fbe8 	bl	8002c10 <HAL_GetTick>
 8003440:	4602      	mov	r2, r0
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	1ad3      	subs	r3, r2, r3
 8003446:	2b02      	cmp	r3, #2
 8003448:	d901      	bls.n	800344e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800344a:	2303      	movs	r3, #3
 800344c:	e310      	b.n	8003a70 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800344e:	4b3a      	ldr	r3, [pc, #232]	; (8003538 <HAL_RCC_OscConfig+0x270>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f003 0302 	and.w	r3, r3, #2
 8003456:	2b00      	cmp	r3, #0
 8003458:	d0f0      	beq.n	800343c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800345a:	4b37      	ldr	r3, [pc, #220]	; (8003538 <HAL_RCC_OscConfig+0x270>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a36      	ldr	r2, [pc, #216]	; (8003538 <HAL_RCC_OscConfig+0x270>)
 8003460:	f043 0308 	orr.w	r3, r3, #8
 8003464:	6013      	str	r3, [r2, #0]
 8003466:	4b34      	ldr	r3, [pc, #208]	; (8003538 <HAL_RCC_OscConfig+0x270>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6a1b      	ldr	r3, [r3, #32]
 8003472:	4931      	ldr	r1, [pc, #196]	; (8003538 <HAL_RCC_OscConfig+0x270>)
 8003474:	4313      	orrs	r3, r2
 8003476:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003478:	4b2f      	ldr	r3, [pc, #188]	; (8003538 <HAL_RCC_OscConfig+0x270>)
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	69db      	ldr	r3, [r3, #28]
 8003484:	021b      	lsls	r3, r3, #8
 8003486:	492c      	ldr	r1, [pc, #176]	; (8003538 <HAL_RCC_OscConfig+0x270>)
 8003488:	4313      	orrs	r3, r2
 800348a:	604b      	str	r3, [r1, #4]
 800348c:	e01a      	b.n	80034c4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800348e:	4b2a      	ldr	r3, [pc, #168]	; (8003538 <HAL_RCC_OscConfig+0x270>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a29      	ldr	r2, [pc, #164]	; (8003538 <HAL_RCC_OscConfig+0x270>)
 8003494:	f023 0301 	bic.w	r3, r3, #1
 8003498:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800349a:	f7ff fbb9 	bl	8002c10 <HAL_GetTick>
 800349e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80034a0:	e008      	b.n	80034b4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80034a2:	f7ff fbb5 	bl	8002c10 <HAL_GetTick>
 80034a6:	4602      	mov	r2, r0
 80034a8:	693b      	ldr	r3, [r7, #16]
 80034aa:	1ad3      	subs	r3, r2, r3
 80034ac:	2b02      	cmp	r3, #2
 80034ae:	d901      	bls.n	80034b4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80034b0:	2303      	movs	r3, #3
 80034b2:	e2dd      	b.n	8003a70 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80034b4:	4b20      	ldr	r3, [pc, #128]	; (8003538 <HAL_RCC_OscConfig+0x270>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 0302 	and.w	r3, r3, #2
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d1f0      	bne.n	80034a2 <HAL_RCC_OscConfig+0x1da>
 80034c0:	e000      	b.n	80034c4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80034c2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f003 0301 	and.w	r3, r3, #1
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d074      	beq.n	80035ba <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80034d0:	69bb      	ldr	r3, [r7, #24]
 80034d2:	2b08      	cmp	r3, #8
 80034d4:	d005      	beq.n	80034e2 <HAL_RCC_OscConfig+0x21a>
 80034d6:	69bb      	ldr	r3, [r7, #24]
 80034d8:	2b0c      	cmp	r3, #12
 80034da:	d10e      	bne.n	80034fa <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80034dc:	697b      	ldr	r3, [r7, #20]
 80034de:	2b03      	cmp	r3, #3
 80034e0:	d10b      	bne.n	80034fa <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034e2:	4b15      	ldr	r3, [pc, #84]	; (8003538 <HAL_RCC_OscConfig+0x270>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d064      	beq.n	80035b8 <HAL_RCC_OscConfig+0x2f0>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d160      	bne.n	80035b8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
 80034f8:	e2ba      	b.n	8003a70 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003502:	d106      	bne.n	8003512 <HAL_RCC_OscConfig+0x24a>
 8003504:	4b0c      	ldr	r3, [pc, #48]	; (8003538 <HAL_RCC_OscConfig+0x270>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a0b      	ldr	r2, [pc, #44]	; (8003538 <HAL_RCC_OscConfig+0x270>)
 800350a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800350e:	6013      	str	r3, [r2, #0]
 8003510:	e026      	b.n	8003560 <HAL_RCC_OscConfig+0x298>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800351a:	d115      	bne.n	8003548 <HAL_RCC_OscConfig+0x280>
 800351c:	4b06      	ldr	r3, [pc, #24]	; (8003538 <HAL_RCC_OscConfig+0x270>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a05      	ldr	r2, [pc, #20]	; (8003538 <HAL_RCC_OscConfig+0x270>)
 8003522:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003526:	6013      	str	r3, [r2, #0]
 8003528:	4b03      	ldr	r3, [pc, #12]	; (8003538 <HAL_RCC_OscConfig+0x270>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a02      	ldr	r2, [pc, #8]	; (8003538 <HAL_RCC_OscConfig+0x270>)
 800352e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003532:	6013      	str	r3, [r2, #0]
 8003534:	e014      	b.n	8003560 <HAL_RCC_OscConfig+0x298>
 8003536:	bf00      	nop
 8003538:	40021000 	.word	0x40021000
 800353c:	08009a88 	.word	0x08009a88
 8003540:	20000018 	.word	0x20000018
 8003544:	2000001c 	.word	0x2000001c
 8003548:	4ba0      	ldr	r3, [pc, #640]	; (80037cc <HAL_RCC_OscConfig+0x504>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a9f      	ldr	r2, [pc, #636]	; (80037cc <HAL_RCC_OscConfig+0x504>)
 800354e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003552:	6013      	str	r3, [r2, #0]
 8003554:	4b9d      	ldr	r3, [pc, #628]	; (80037cc <HAL_RCC_OscConfig+0x504>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4a9c      	ldr	r2, [pc, #624]	; (80037cc <HAL_RCC_OscConfig+0x504>)
 800355a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800355e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d013      	beq.n	8003590 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003568:	f7ff fb52 	bl	8002c10 <HAL_GetTick>
 800356c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800356e:	e008      	b.n	8003582 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003570:	f7ff fb4e 	bl	8002c10 <HAL_GetTick>
 8003574:	4602      	mov	r2, r0
 8003576:	693b      	ldr	r3, [r7, #16]
 8003578:	1ad3      	subs	r3, r2, r3
 800357a:	2b64      	cmp	r3, #100	; 0x64
 800357c:	d901      	bls.n	8003582 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800357e:	2303      	movs	r3, #3
 8003580:	e276      	b.n	8003a70 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003582:	4b92      	ldr	r3, [pc, #584]	; (80037cc <HAL_RCC_OscConfig+0x504>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800358a:	2b00      	cmp	r3, #0
 800358c:	d0f0      	beq.n	8003570 <HAL_RCC_OscConfig+0x2a8>
 800358e:	e014      	b.n	80035ba <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003590:	f7ff fb3e 	bl	8002c10 <HAL_GetTick>
 8003594:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003596:	e008      	b.n	80035aa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003598:	f7ff fb3a 	bl	8002c10 <HAL_GetTick>
 800359c:	4602      	mov	r2, r0
 800359e:	693b      	ldr	r3, [r7, #16]
 80035a0:	1ad3      	subs	r3, r2, r3
 80035a2:	2b64      	cmp	r3, #100	; 0x64
 80035a4:	d901      	bls.n	80035aa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80035a6:	2303      	movs	r3, #3
 80035a8:	e262      	b.n	8003a70 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80035aa:	4b88      	ldr	r3, [pc, #544]	; (80037cc <HAL_RCC_OscConfig+0x504>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d1f0      	bne.n	8003598 <HAL_RCC_OscConfig+0x2d0>
 80035b6:	e000      	b.n	80035ba <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f003 0302 	and.w	r3, r3, #2
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d060      	beq.n	8003688 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80035c6:	69bb      	ldr	r3, [r7, #24]
 80035c8:	2b04      	cmp	r3, #4
 80035ca:	d005      	beq.n	80035d8 <HAL_RCC_OscConfig+0x310>
 80035cc:	69bb      	ldr	r3, [r7, #24]
 80035ce:	2b0c      	cmp	r3, #12
 80035d0:	d119      	bne.n	8003606 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80035d2:	697b      	ldr	r3, [r7, #20]
 80035d4:	2b02      	cmp	r3, #2
 80035d6:	d116      	bne.n	8003606 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80035d8:	4b7c      	ldr	r3, [pc, #496]	; (80037cc <HAL_RCC_OscConfig+0x504>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d005      	beq.n	80035f0 <HAL_RCC_OscConfig+0x328>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	68db      	ldr	r3, [r3, #12]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d101      	bne.n	80035f0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80035ec:	2301      	movs	r3, #1
 80035ee:	e23f      	b.n	8003a70 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035f0:	4b76      	ldr	r3, [pc, #472]	; (80037cc <HAL_RCC_OscConfig+0x504>)
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	691b      	ldr	r3, [r3, #16]
 80035fc:	061b      	lsls	r3, r3, #24
 80035fe:	4973      	ldr	r1, [pc, #460]	; (80037cc <HAL_RCC_OscConfig+0x504>)
 8003600:	4313      	orrs	r3, r2
 8003602:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003604:	e040      	b.n	8003688 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	68db      	ldr	r3, [r3, #12]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d023      	beq.n	8003656 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800360e:	4b6f      	ldr	r3, [pc, #444]	; (80037cc <HAL_RCC_OscConfig+0x504>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4a6e      	ldr	r2, [pc, #440]	; (80037cc <HAL_RCC_OscConfig+0x504>)
 8003614:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003618:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800361a:	f7ff faf9 	bl	8002c10 <HAL_GetTick>
 800361e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003620:	e008      	b.n	8003634 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003622:	f7ff faf5 	bl	8002c10 <HAL_GetTick>
 8003626:	4602      	mov	r2, r0
 8003628:	693b      	ldr	r3, [r7, #16]
 800362a:	1ad3      	subs	r3, r2, r3
 800362c:	2b02      	cmp	r3, #2
 800362e:	d901      	bls.n	8003634 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003630:	2303      	movs	r3, #3
 8003632:	e21d      	b.n	8003a70 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003634:	4b65      	ldr	r3, [pc, #404]	; (80037cc <HAL_RCC_OscConfig+0x504>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800363c:	2b00      	cmp	r3, #0
 800363e:	d0f0      	beq.n	8003622 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003640:	4b62      	ldr	r3, [pc, #392]	; (80037cc <HAL_RCC_OscConfig+0x504>)
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	691b      	ldr	r3, [r3, #16]
 800364c:	061b      	lsls	r3, r3, #24
 800364e:	495f      	ldr	r1, [pc, #380]	; (80037cc <HAL_RCC_OscConfig+0x504>)
 8003650:	4313      	orrs	r3, r2
 8003652:	604b      	str	r3, [r1, #4]
 8003654:	e018      	b.n	8003688 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003656:	4b5d      	ldr	r3, [pc, #372]	; (80037cc <HAL_RCC_OscConfig+0x504>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a5c      	ldr	r2, [pc, #368]	; (80037cc <HAL_RCC_OscConfig+0x504>)
 800365c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003660:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003662:	f7ff fad5 	bl	8002c10 <HAL_GetTick>
 8003666:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003668:	e008      	b.n	800367c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800366a:	f7ff fad1 	bl	8002c10 <HAL_GetTick>
 800366e:	4602      	mov	r2, r0
 8003670:	693b      	ldr	r3, [r7, #16]
 8003672:	1ad3      	subs	r3, r2, r3
 8003674:	2b02      	cmp	r3, #2
 8003676:	d901      	bls.n	800367c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003678:	2303      	movs	r3, #3
 800367a:	e1f9      	b.n	8003a70 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800367c:	4b53      	ldr	r3, [pc, #332]	; (80037cc <HAL_RCC_OscConfig+0x504>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003684:	2b00      	cmp	r3, #0
 8003686:	d1f0      	bne.n	800366a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f003 0308 	and.w	r3, r3, #8
 8003690:	2b00      	cmp	r3, #0
 8003692:	d03c      	beq.n	800370e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	695b      	ldr	r3, [r3, #20]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d01c      	beq.n	80036d6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800369c:	4b4b      	ldr	r3, [pc, #300]	; (80037cc <HAL_RCC_OscConfig+0x504>)
 800369e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80036a2:	4a4a      	ldr	r2, [pc, #296]	; (80037cc <HAL_RCC_OscConfig+0x504>)
 80036a4:	f043 0301 	orr.w	r3, r3, #1
 80036a8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036ac:	f7ff fab0 	bl	8002c10 <HAL_GetTick>
 80036b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80036b2:	e008      	b.n	80036c6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036b4:	f7ff faac 	bl	8002c10 <HAL_GetTick>
 80036b8:	4602      	mov	r2, r0
 80036ba:	693b      	ldr	r3, [r7, #16]
 80036bc:	1ad3      	subs	r3, r2, r3
 80036be:	2b02      	cmp	r3, #2
 80036c0:	d901      	bls.n	80036c6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80036c2:	2303      	movs	r3, #3
 80036c4:	e1d4      	b.n	8003a70 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80036c6:	4b41      	ldr	r3, [pc, #260]	; (80037cc <HAL_RCC_OscConfig+0x504>)
 80036c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80036cc:	f003 0302 	and.w	r3, r3, #2
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d0ef      	beq.n	80036b4 <HAL_RCC_OscConfig+0x3ec>
 80036d4:	e01b      	b.n	800370e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036d6:	4b3d      	ldr	r3, [pc, #244]	; (80037cc <HAL_RCC_OscConfig+0x504>)
 80036d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80036dc:	4a3b      	ldr	r2, [pc, #236]	; (80037cc <HAL_RCC_OscConfig+0x504>)
 80036de:	f023 0301 	bic.w	r3, r3, #1
 80036e2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036e6:	f7ff fa93 	bl	8002c10 <HAL_GetTick>
 80036ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80036ec:	e008      	b.n	8003700 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036ee:	f7ff fa8f 	bl	8002c10 <HAL_GetTick>
 80036f2:	4602      	mov	r2, r0
 80036f4:	693b      	ldr	r3, [r7, #16]
 80036f6:	1ad3      	subs	r3, r2, r3
 80036f8:	2b02      	cmp	r3, #2
 80036fa:	d901      	bls.n	8003700 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80036fc:	2303      	movs	r3, #3
 80036fe:	e1b7      	b.n	8003a70 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003700:	4b32      	ldr	r3, [pc, #200]	; (80037cc <HAL_RCC_OscConfig+0x504>)
 8003702:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003706:	f003 0302 	and.w	r3, r3, #2
 800370a:	2b00      	cmp	r3, #0
 800370c:	d1ef      	bne.n	80036ee <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 0304 	and.w	r3, r3, #4
 8003716:	2b00      	cmp	r3, #0
 8003718:	f000 80a6 	beq.w	8003868 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800371c:	2300      	movs	r3, #0
 800371e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003720:	4b2a      	ldr	r3, [pc, #168]	; (80037cc <HAL_RCC_OscConfig+0x504>)
 8003722:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003724:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003728:	2b00      	cmp	r3, #0
 800372a:	d10d      	bne.n	8003748 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800372c:	4b27      	ldr	r3, [pc, #156]	; (80037cc <HAL_RCC_OscConfig+0x504>)
 800372e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003730:	4a26      	ldr	r2, [pc, #152]	; (80037cc <HAL_RCC_OscConfig+0x504>)
 8003732:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003736:	6593      	str	r3, [r2, #88]	; 0x58
 8003738:	4b24      	ldr	r3, [pc, #144]	; (80037cc <HAL_RCC_OscConfig+0x504>)
 800373a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800373c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003740:	60bb      	str	r3, [r7, #8]
 8003742:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003744:	2301      	movs	r3, #1
 8003746:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003748:	4b21      	ldr	r3, [pc, #132]	; (80037d0 <HAL_RCC_OscConfig+0x508>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003750:	2b00      	cmp	r3, #0
 8003752:	d118      	bne.n	8003786 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003754:	4b1e      	ldr	r3, [pc, #120]	; (80037d0 <HAL_RCC_OscConfig+0x508>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a1d      	ldr	r2, [pc, #116]	; (80037d0 <HAL_RCC_OscConfig+0x508>)
 800375a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800375e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003760:	f7ff fa56 	bl	8002c10 <HAL_GetTick>
 8003764:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003766:	e008      	b.n	800377a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003768:	f7ff fa52 	bl	8002c10 <HAL_GetTick>
 800376c:	4602      	mov	r2, r0
 800376e:	693b      	ldr	r3, [r7, #16]
 8003770:	1ad3      	subs	r3, r2, r3
 8003772:	2b02      	cmp	r3, #2
 8003774:	d901      	bls.n	800377a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003776:	2303      	movs	r3, #3
 8003778:	e17a      	b.n	8003a70 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800377a:	4b15      	ldr	r3, [pc, #84]	; (80037d0 <HAL_RCC_OscConfig+0x508>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003782:	2b00      	cmp	r3, #0
 8003784:	d0f0      	beq.n	8003768 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	689b      	ldr	r3, [r3, #8]
 800378a:	2b01      	cmp	r3, #1
 800378c:	d108      	bne.n	80037a0 <HAL_RCC_OscConfig+0x4d8>
 800378e:	4b0f      	ldr	r3, [pc, #60]	; (80037cc <HAL_RCC_OscConfig+0x504>)
 8003790:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003794:	4a0d      	ldr	r2, [pc, #52]	; (80037cc <HAL_RCC_OscConfig+0x504>)
 8003796:	f043 0301 	orr.w	r3, r3, #1
 800379a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800379e:	e029      	b.n	80037f4 <HAL_RCC_OscConfig+0x52c>
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	689b      	ldr	r3, [r3, #8]
 80037a4:	2b05      	cmp	r3, #5
 80037a6:	d115      	bne.n	80037d4 <HAL_RCC_OscConfig+0x50c>
 80037a8:	4b08      	ldr	r3, [pc, #32]	; (80037cc <HAL_RCC_OscConfig+0x504>)
 80037aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037ae:	4a07      	ldr	r2, [pc, #28]	; (80037cc <HAL_RCC_OscConfig+0x504>)
 80037b0:	f043 0304 	orr.w	r3, r3, #4
 80037b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80037b8:	4b04      	ldr	r3, [pc, #16]	; (80037cc <HAL_RCC_OscConfig+0x504>)
 80037ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037be:	4a03      	ldr	r2, [pc, #12]	; (80037cc <HAL_RCC_OscConfig+0x504>)
 80037c0:	f043 0301 	orr.w	r3, r3, #1
 80037c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80037c8:	e014      	b.n	80037f4 <HAL_RCC_OscConfig+0x52c>
 80037ca:	bf00      	nop
 80037cc:	40021000 	.word	0x40021000
 80037d0:	40007000 	.word	0x40007000
 80037d4:	4b9c      	ldr	r3, [pc, #624]	; (8003a48 <HAL_RCC_OscConfig+0x780>)
 80037d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037da:	4a9b      	ldr	r2, [pc, #620]	; (8003a48 <HAL_RCC_OscConfig+0x780>)
 80037dc:	f023 0301 	bic.w	r3, r3, #1
 80037e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80037e4:	4b98      	ldr	r3, [pc, #608]	; (8003a48 <HAL_RCC_OscConfig+0x780>)
 80037e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037ea:	4a97      	ldr	r2, [pc, #604]	; (8003a48 <HAL_RCC_OscConfig+0x780>)
 80037ec:	f023 0304 	bic.w	r3, r3, #4
 80037f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	689b      	ldr	r3, [r3, #8]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d016      	beq.n	800382a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037fc:	f7ff fa08 	bl	8002c10 <HAL_GetTick>
 8003800:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003802:	e00a      	b.n	800381a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003804:	f7ff fa04 	bl	8002c10 <HAL_GetTick>
 8003808:	4602      	mov	r2, r0
 800380a:	693b      	ldr	r3, [r7, #16]
 800380c:	1ad3      	subs	r3, r2, r3
 800380e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003812:	4293      	cmp	r3, r2
 8003814:	d901      	bls.n	800381a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003816:	2303      	movs	r3, #3
 8003818:	e12a      	b.n	8003a70 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800381a:	4b8b      	ldr	r3, [pc, #556]	; (8003a48 <HAL_RCC_OscConfig+0x780>)
 800381c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003820:	f003 0302 	and.w	r3, r3, #2
 8003824:	2b00      	cmp	r3, #0
 8003826:	d0ed      	beq.n	8003804 <HAL_RCC_OscConfig+0x53c>
 8003828:	e015      	b.n	8003856 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800382a:	f7ff f9f1 	bl	8002c10 <HAL_GetTick>
 800382e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003830:	e00a      	b.n	8003848 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003832:	f7ff f9ed 	bl	8002c10 <HAL_GetTick>
 8003836:	4602      	mov	r2, r0
 8003838:	693b      	ldr	r3, [r7, #16]
 800383a:	1ad3      	subs	r3, r2, r3
 800383c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003840:	4293      	cmp	r3, r2
 8003842:	d901      	bls.n	8003848 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003844:	2303      	movs	r3, #3
 8003846:	e113      	b.n	8003a70 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003848:	4b7f      	ldr	r3, [pc, #508]	; (8003a48 <HAL_RCC_OscConfig+0x780>)
 800384a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800384e:	f003 0302 	and.w	r3, r3, #2
 8003852:	2b00      	cmp	r3, #0
 8003854:	d1ed      	bne.n	8003832 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003856:	7ffb      	ldrb	r3, [r7, #31]
 8003858:	2b01      	cmp	r3, #1
 800385a:	d105      	bne.n	8003868 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800385c:	4b7a      	ldr	r3, [pc, #488]	; (8003a48 <HAL_RCC_OscConfig+0x780>)
 800385e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003860:	4a79      	ldr	r2, [pc, #484]	; (8003a48 <HAL_RCC_OscConfig+0x780>)
 8003862:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003866:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800386c:	2b00      	cmp	r3, #0
 800386e:	f000 80fe 	beq.w	8003a6e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003876:	2b02      	cmp	r3, #2
 8003878:	f040 80d0 	bne.w	8003a1c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800387c:	4b72      	ldr	r3, [pc, #456]	; (8003a48 <HAL_RCC_OscConfig+0x780>)
 800387e:	68db      	ldr	r3, [r3, #12]
 8003880:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	f003 0203 	and.w	r2, r3, #3
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800388c:	429a      	cmp	r2, r3
 800388e:	d130      	bne.n	80038f2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800389a:	3b01      	subs	r3, #1
 800389c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800389e:	429a      	cmp	r2, r3
 80038a0:	d127      	bne.n	80038f2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038ac:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80038ae:	429a      	cmp	r2, r3
 80038b0:	d11f      	bne.n	80038f2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038b8:	687a      	ldr	r2, [r7, #4]
 80038ba:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80038bc:	2a07      	cmp	r2, #7
 80038be:	bf14      	ite	ne
 80038c0:	2201      	movne	r2, #1
 80038c2:	2200      	moveq	r2, #0
 80038c4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d113      	bne.n	80038f2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80038ca:	697b      	ldr	r3, [r7, #20]
 80038cc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038d4:	085b      	lsrs	r3, r3, #1
 80038d6:	3b01      	subs	r3, #1
 80038d8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80038da:	429a      	cmp	r2, r3
 80038dc:	d109      	bne.n	80038f2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038e8:	085b      	lsrs	r3, r3, #1
 80038ea:	3b01      	subs	r3, #1
 80038ec:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80038ee:	429a      	cmp	r2, r3
 80038f0:	d06e      	beq.n	80039d0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80038f2:	69bb      	ldr	r3, [r7, #24]
 80038f4:	2b0c      	cmp	r3, #12
 80038f6:	d069      	beq.n	80039cc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80038f8:	4b53      	ldr	r3, [pc, #332]	; (8003a48 <HAL_RCC_OscConfig+0x780>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003900:	2b00      	cmp	r3, #0
 8003902:	d105      	bne.n	8003910 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003904:	4b50      	ldr	r3, [pc, #320]	; (8003a48 <HAL_RCC_OscConfig+0x780>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800390c:	2b00      	cmp	r3, #0
 800390e:	d001      	beq.n	8003914 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003910:	2301      	movs	r3, #1
 8003912:	e0ad      	b.n	8003a70 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003914:	4b4c      	ldr	r3, [pc, #304]	; (8003a48 <HAL_RCC_OscConfig+0x780>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a4b      	ldr	r2, [pc, #300]	; (8003a48 <HAL_RCC_OscConfig+0x780>)
 800391a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800391e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003920:	f7ff f976 	bl	8002c10 <HAL_GetTick>
 8003924:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003926:	e008      	b.n	800393a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003928:	f7ff f972 	bl	8002c10 <HAL_GetTick>
 800392c:	4602      	mov	r2, r0
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	1ad3      	subs	r3, r2, r3
 8003932:	2b02      	cmp	r3, #2
 8003934:	d901      	bls.n	800393a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003936:	2303      	movs	r3, #3
 8003938:	e09a      	b.n	8003a70 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800393a:	4b43      	ldr	r3, [pc, #268]	; (8003a48 <HAL_RCC_OscConfig+0x780>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003942:	2b00      	cmp	r3, #0
 8003944:	d1f0      	bne.n	8003928 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003946:	4b40      	ldr	r3, [pc, #256]	; (8003a48 <HAL_RCC_OscConfig+0x780>)
 8003948:	68da      	ldr	r2, [r3, #12]
 800394a:	4b40      	ldr	r3, [pc, #256]	; (8003a4c <HAL_RCC_OscConfig+0x784>)
 800394c:	4013      	ands	r3, r2
 800394e:	687a      	ldr	r2, [r7, #4]
 8003950:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003952:	687a      	ldr	r2, [r7, #4]
 8003954:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003956:	3a01      	subs	r2, #1
 8003958:	0112      	lsls	r2, r2, #4
 800395a:	4311      	orrs	r1, r2
 800395c:	687a      	ldr	r2, [r7, #4]
 800395e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003960:	0212      	lsls	r2, r2, #8
 8003962:	4311      	orrs	r1, r2
 8003964:	687a      	ldr	r2, [r7, #4]
 8003966:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003968:	0852      	lsrs	r2, r2, #1
 800396a:	3a01      	subs	r2, #1
 800396c:	0552      	lsls	r2, r2, #21
 800396e:	4311      	orrs	r1, r2
 8003970:	687a      	ldr	r2, [r7, #4]
 8003972:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003974:	0852      	lsrs	r2, r2, #1
 8003976:	3a01      	subs	r2, #1
 8003978:	0652      	lsls	r2, r2, #25
 800397a:	4311      	orrs	r1, r2
 800397c:	687a      	ldr	r2, [r7, #4]
 800397e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003980:	0912      	lsrs	r2, r2, #4
 8003982:	0452      	lsls	r2, r2, #17
 8003984:	430a      	orrs	r2, r1
 8003986:	4930      	ldr	r1, [pc, #192]	; (8003a48 <HAL_RCC_OscConfig+0x780>)
 8003988:	4313      	orrs	r3, r2
 800398a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800398c:	4b2e      	ldr	r3, [pc, #184]	; (8003a48 <HAL_RCC_OscConfig+0x780>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4a2d      	ldr	r2, [pc, #180]	; (8003a48 <HAL_RCC_OscConfig+0x780>)
 8003992:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003996:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003998:	4b2b      	ldr	r3, [pc, #172]	; (8003a48 <HAL_RCC_OscConfig+0x780>)
 800399a:	68db      	ldr	r3, [r3, #12]
 800399c:	4a2a      	ldr	r2, [pc, #168]	; (8003a48 <HAL_RCC_OscConfig+0x780>)
 800399e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80039a2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80039a4:	f7ff f934 	bl	8002c10 <HAL_GetTick>
 80039a8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039aa:	e008      	b.n	80039be <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039ac:	f7ff f930 	bl	8002c10 <HAL_GetTick>
 80039b0:	4602      	mov	r2, r0
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	1ad3      	subs	r3, r2, r3
 80039b6:	2b02      	cmp	r3, #2
 80039b8:	d901      	bls.n	80039be <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80039ba:	2303      	movs	r3, #3
 80039bc:	e058      	b.n	8003a70 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039be:	4b22      	ldr	r3, [pc, #136]	; (8003a48 <HAL_RCC_OscConfig+0x780>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d0f0      	beq.n	80039ac <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80039ca:	e050      	b.n	8003a6e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80039cc:	2301      	movs	r3, #1
 80039ce:	e04f      	b.n	8003a70 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039d0:	4b1d      	ldr	r3, [pc, #116]	; (8003a48 <HAL_RCC_OscConfig+0x780>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d148      	bne.n	8003a6e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80039dc:	4b1a      	ldr	r3, [pc, #104]	; (8003a48 <HAL_RCC_OscConfig+0x780>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a19      	ldr	r2, [pc, #100]	; (8003a48 <HAL_RCC_OscConfig+0x780>)
 80039e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80039e6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80039e8:	4b17      	ldr	r3, [pc, #92]	; (8003a48 <HAL_RCC_OscConfig+0x780>)
 80039ea:	68db      	ldr	r3, [r3, #12]
 80039ec:	4a16      	ldr	r2, [pc, #88]	; (8003a48 <HAL_RCC_OscConfig+0x780>)
 80039ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80039f2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80039f4:	f7ff f90c 	bl	8002c10 <HAL_GetTick>
 80039f8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039fa:	e008      	b.n	8003a0e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039fc:	f7ff f908 	bl	8002c10 <HAL_GetTick>
 8003a00:	4602      	mov	r2, r0
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	1ad3      	subs	r3, r2, r3
 8003a06:	2b02      	cmp	r3, #2
 8003a08:	d901      	bls.n	8003a0e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003a0a:	2303      	movs	r3, #3
 8003a0c:	e030      	b.n	8003a70 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a0e:	4b0e      	ldr	r3, [pc, #56]	; (8003a48 <HAL_RCC_OscConfig+0x780>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d0f0      	beq.n	80039fc <HAL_RCC_OscConfig+0x734>
 8003a1a:	e028      	b.n	8003a6e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003a1c:	69bb      	ldr	r3, [r7, #24]
 8003a1e:	2b0c      	cmp	r3, #12
 8003a20:	d023      	beq.n	8003a6a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a22:	4b09      	ldr	r3, [pc, #36]	; (8003a48 <HAL_RCC_OscConfig+0x780>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4a08      	ldr	r2, [pc, #32]	; (8003a48 <HAL_RCC_OscConfig+0x780>)
 8003a28:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003a2c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a2e:	f7ff f8ef 	bl	8002c10 <HAL_GetTick>
 8003a32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a34:	e00c      	b.n	8003a50 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a36:	f7ff f8eb 	bl	8002c10 <HAL_GetTick>
 8003a3a:	4602      	mov	r2, r0
 8003a3c:	693b      	ldr	r3, [r7, #16]
 8003a3e:	1ad3      	subs	r3, r2, r3
 8003a40:	2b02      	cmp	r3, #2
 8003a42:	d905      	bls.n	8003a50 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003a44:	2303      	movs	r3, #3
 8003a46:	e013      	b.n	8003a70 <HAL_RCC_OscConfig+0x7a8>
 8003a48:	40021000 	.word	0x40021000
 8003a4c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a50:	4b09      	ldr	r3, [pc, #36]	; (8003a78 <HAL_RCC_OscConfig+0x7b0>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d1ec      	bne.n	8003a36 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003a5c:	4b06      	ldr	r3, [pc, #24]	; (8003a78 <HAL_RCC_OscConfig+0x7b0>)
 8003a5e:	68da      	ldr	r2, [r3, #12]
 8003a60:	4905      	ldr	r1, [pc, #20]	; (8003a78 <HAL_RCC_OscConfig+0x7b0>)
 8003a62:	4b06      	ldr	r3, [pc, #24]	; (8003a7c <HAL_RCC_OscConfig+0x7b4>)
 8003a64:	4013      	ands	r3, r2
 8003a66:	60cb      	str	r3, [r1, #12]
 8003a68:	e001      	b.n	8003a6e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	e000      	b.n	8003a70 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003a6e:	2300      	movs	r3, #0
}
 8003a70:	4618      	mov	r0, r3
 8003a72:	3720      	adds	r7, #32
 8003a74:	46bd      	mov	sp, r7
 8003a76:	bd80      	pop	{r7, pc}
 8003a78:	40021000 	.word	0x40021000
 8003a7c:	feeefffc 	.word	0xfeeefffc

08003a80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b084      	sub	sp, #16
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
 8003a88:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d101      	bne.n	8003a94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	e0e7      	b.n	8003c64 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a94:	4b75      	ldr	r3, [pc, #468]	; (8003c6c <HAL_RCC_ClockConfig+0x1ec>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f003 0307 	and.w	r3, r3, #7
 8003a9c:	683a      	ldr	r2, [r7, #0]
 8003a9e:	429a      	cmp	r2, r3
 8003aa0:	d910      	bls.n	8003ac4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003aa2:	4b72      	ldr	r3, [pc, #456]	; (8003c6c <HAL_RCC_ClockConfig+0x1ec>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f023 0207 	bic.w	r2, r3, #7
 8003aaa:	4970      	ldr	r1, [pc, #448]	; (8003c6c <HAL_RCC_ClockConfig+0x1ec>)
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ab2:	4b6e      	ldr	r3, [pc, #440]	; (8003c6c <HAL_RCC_ClockConfig+0x1ec>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f003 0307 	and.w	r3, r3, #7
 8003aba:	683a      	ldr	r2, [r7, #0]
 8003abc:	429a      	cmp	r2, r3
 8003abe:	d001      	beq.n	8003ac4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	e0cf      	b.n	8003c64 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f003 0302 	and.w	r3, r3, #2
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d010      	beq.n	8003af2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	689a      	ldr	r2, [r3, #8]
 8003ad4:	4b66      	ldr	r3, [pc, #408]	; (8003c70 <HAL_RCC_ClockConfig+0x1f0>)
 8003ad6:	689b      	ldr	r3, [r3, #8]
 8003ad8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003adc:	429a      	cmp	r2, r3
 8003ade:	d908      	bls.n	8003af2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ae0:	4b63      	ldr	r3, [pc, #396]	; (8003c70 <HAL_RCC_ClockConfig+0x1f0>)
 8003ae2:	689b      	ldr	r3, [r3, #8]
 8003ae4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	4960      	ldr	r1, [pc, #384]	; (8003c70 <HAL_RCC_ClockConfig+0x1f0>)
 8003aee:	4313      	orrs	r3, r2
 8003af0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f003 0301 	and.w	r3, r3, #1
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d04c      	beq.n	8003b98 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	2b03      	cmp	r3, #3
 8003b04:	d107      	bne.n	8003b16 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b06:	4b5a      	ldr	r3, [pc, #360]	; (8003c70 <HAL_RCC_ClockConfig+0x1f0>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d121      	bne.n	8003b56 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	e0a6      	b.n	8003c64 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	2b02      	cmp	r3, #2
 8003b1c:	d107      	bne.n	8003b2e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b1e:	4b54      	ldr	r3, [pc, #336]	; (8003c70 <HAL_RCC_ClockConfig+0x1f0>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d115      	bne.n	8003b56 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	e09a      	b.n	8003c64 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d107      	bne.n	8003b46 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003b36:	4b4e      	ldr	r3, [pc, #312]	; (8003c70 <HAL_RCC_ClockConfig+0x1f0>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f003 0302 	and.w	r3, r3, #2
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d109      	bne.n	8003b56 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003b42:	2301      	movs	r3, #1
 8003b44:	e08e      	b.n	8003c64 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b46:	4b4a      	ldr	r3, [pc, #296]	; (8003c70 <HAL_RCC_ClockConfig+0x1f0>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d101      	bne.n	8003b56 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
 8003b54:	e086      	b.n	8003c64 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003b56:	4b46      	ldr	r3, [pc, #280]	; (8003c70 <HAL_RCC_ClockConfig+0x1f0>)
 8003b58:	689b      	ldr	r3, [r3, #8]
 8003b5a:	f023 0203 	bic.w	r2, r3, #3
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	4943      	ldr	r1, [pc, #268]	; (8003c70 <HAL_RCC_ClockConfig+0x1f0>)
 8003b64:	4313      	orrs	r3, r2
 8003b66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b68:	f7ff f852 	bl	8002c10 <HAL_GetTick>
 8003b6c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b6e:	e00a      	b.n	8003b86 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b70:	f7ff f84e 	bl	8002c10 <HAL_GetTick>
 8003b74:	4602      	mov	r2, r0
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	1ad3      	subs	r3, r2, r3
 8003b7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d901      	bls.n	8003b86 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003b82:	2303      	movs	r3, #3
 8003b84:	e06e      	b.n	8003c64 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b86:	4b3a      	ldr	r3, [pc, #232]	; (8003c70 <HAL_RCC_ClockConfig+0x1f0>)
 8003b88:	689b      	ldr	r3, [r3, #8]
 8003b8a:	f003 020c 	and.w	r2, r3, #12
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	009b      	lsls	r3, r3, #2
 8003b94:	429a      	cmp	r2, r3
 8003b96:	d1eb      	bne.n	8003b70 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f003 0302 	and.w	r3, r3, #2
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d010      	beq.n	8003bc6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	689a      	ldr	r2, [r3, #8]
 8003ba8:	4b31      	ldr	r3, [pc, #196]	; (8003c70 <HAL_RCC_ClockConfig+0x1f0>)
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003bb0:	429a      	cmp	r2, r3
 8003bb2:	d208      	bcs.n	8003bc6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003bb4:	4b2e      	ldr	r3, [pc, #184]	; (8003c70 <HAL_RCC_ClockConfig+0x1f0>)
 8003bb6:	689b      	ldr	r3, [r3, #8]
 8003bb8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	689b      	ldr	r3, [r3, #8]
 8003bc0:	492b      	ldr	r1, [pc, #172]	; (8003c70 <HAL_RCC_ClockConfig+0x1f0>)
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003bc6:	4b29      	ldr	r3, [pc, #164]	; (8003c6c <HAL_RCC_ClockConfig+0x1ec>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f003 0307 	and.w	r3, r3, #7
 8003bce:	683a      	ldr	r2, [r7, #0]
 8003bd0:	429a      	cmp	r2, r3
 8003bd2:	d210      	bcs.n	8003bf6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bd4:	4b25      	ldr	r3, [pc, #148]	; (8003c6c <HAL_RCC_ClockConfig+0x1ec>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f023 0207 	bic.w	r2, r3, #7
 8003bdc:	4923      	ldr	r1, [pc, #140]	; (8003c6c <HAL_RCC_ClockConfig+0x1ec>)
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	4313      	orrs	r3, r2
 8003be2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003be4:	4b21      	ldr	r3, [pc, #132]	; (8003c6c <HAL_RCC_ClockConfig+0x1ec>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f003 0307 	and.w	r3, r3, #7
 8003bec:	683a      	ldr	r2, [r7, #0]
 8003bee:	429a      	cmp	r2, r3
 8003bf0:	d001      	beq.n	8003bf6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e036      	b.n	8003c64 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f003 0304 	and.w	r3, r3, #4
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d008      	beq.n	8003c14 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c02:	4b1b      	ldr	r3, [pc, #108]	; (8003c70 <HAL_RCC_ClockConfig+0x1f0>)
 8003c04:	689b      	ldr	r3, [r3, #8]
 8003c06:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	68db      	ldr	r3, [r3, #12]
 8003c0e:	4918      	ldr	r1, [pc, #96]	; (8003c70 <HAL_RCC_ClockConfig+0x1f0>)
 8003c10:	4313      	orrs	r3, r2
 8003c12:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f003 0308 	and.w	r3, r3, #8
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d009      	beq.n	8003c34 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c20:	4b13      	ldr	r3, [pc, #76]	; (8003c70 <HAL_RCC_ClockConfig+0x1f0>)
 8003c22:	689b      	ldr	r3, [r3, #8]
 8003c24:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	691b      	ldr	r3, [r3, #16]
 8003c2c:	00db      	lsls	r3, r3, #3
 8003c2e:	4910      	ldr	r1, [pc, #64]	; (8003c70 <HAL_RCC_ClockConfig+0x1f0>)
 8003c30:	4313      	orrs	r3, r2
 8003c32:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003c34:	f000 f824 	bl	8003c80 <HAL_RCC_GetSysClockFreq>
 8003c38:	4602      	mov	r2, r0
 8003c3a:	4b0d      	ldr	r3, [pc, #52]	; (8003c70 <HAL_RCC_ClockConfig+0x1f0>)
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	091b      	lsrs	r3, r3, #4
 8003c40:	f003 030f 	and.w	r3, r3, #15
 8003c44:	490b      	ldr	r1, [pc, #44]	; (8003c74 <HAL_RCC_ClockConfig+0x1f4>)
 8003c46:	5ccb      	ldrb	r3, [r1, r3]
 8003c48:	f003 031f 	and.w	r3, r3, #31
 8003c4c:	fa22 f303 	lsr.w	r3, r2, r3
 8003c50:	4a09      	ldr	r2, [pc, #36]	; (8003c78 <HAL_RCC_ClockConfig+0x1f8>)
 8003c52:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003c54:	4b09      	ldr	r3, [pc, #36]	; (8003c7c <HAL_RCC_ClockConfig+0x1fc>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	4618      	mov	r0, r3
 8003c5a:	f7fe ff89 	bl	8002b70 <HAL_InitTick>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	72fb      	strb	r3, [r7, #11]

  return status;
 8003c62:	7afb      	ldrb	r3, [r7, #11]
}
 8003c64:	4618      	mov	r0, r3
 8003c66:	3710      	adds	r7, #16
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bd80      	pop	{r7, pc}
 8003c6c:	40022000 	.word	0x40022000
 8003c70:	40021000 	.word	0x40021000
 8003c74:	08009a88 	.word	0x08009a88
 8003c78:	20000018 	.word	0x20000018
 8003c7c:	2000001c 	.word	0x2000001c

08003c80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c80:	b480      	push	{r7}
 8003c82:	b089      	sub	sp, #36	; 0x24
 8003c84:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003c86:	2300      	movs	r3, #0
 8003c88:	61fb      	str	r3, [r7, #28]
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c8e:	4b3e      	ldr	r3, [pc, #248]	; (8003d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c90:	689b      	ldr	r3, [r3, #8]
 8003c92:	f003 030c 	and.w	r3, r3, #12
 8003c96:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003c98:	4b3b      	ldr	r3, [pc, #236]	; (8003d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c9a:	68db      	ldr	r3, [r3, #12]
 8003c9c:	f003 0303 	and.w	r3, r3, #3
 8003ca0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003ca2:	693b      	ldr	r3, [r7, #16]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d005      	beq.n	8003cb4 <HAL_RCC_GetSysClockFreq+0x34>
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	2b0c      	cmp	r3, #12
 8003cac:	d121      	bne.n	8003cf2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	2b01      	cmp	r3, #1
 8003cb2:	d11e      	bne.n	8003cf2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003cb4:	4b34      	ldr	r3, [pc, #208]	; (8003d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f003 0308 	and.w	r3, r3, #8
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d107      	bne.n	8003cd0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003cc0:	4b31      	ldr	r3, [pc, #196]	; (8003d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003cc6:	0a1b      	lsrs	r3, r3, #8
 8003cc8:	f003 030f 	and.w	r3, r3, #15
 8003ccc:	61fb      	str	r3, [r7, #28]
 8003cce:	e005      	b.n	8003cdc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003cd0:	4b2d      	ldr	r3, [pc, #180]	; (8003d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	091b      	lsrs	r3, r3, #4
 8003cd6:	f003 030f 	and.w	r3, r3, #15
 8003cda:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003cdc:	4a2b      	ldr	r2, [pc, #172]	; (8003d8c <HAL_RCC_GetSysClockFreq+0x10c>)
 8003cde:	69fb      	ldr	r3, [r7, #28]
 8003ce0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ce4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003ce6:	693b      	ldr	r3, [r7, #16]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d10d      	bne.n	8003d08 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003cec:	69fb      	ldr	r3, [r7, #28]
 8003cee:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003cf0:	e00a      	b.n	8003d08 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	2b04      	cmp	r3, #4
 8003cf6:	d102      	bne.n	8003cfe <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003cf8:	4b25      	ldr	r3, [pc, #148]	; (8003d90 <HAL_RCC_GetSysClockFreq+0x110>)
 8003cfa:	61bb      	str	r3, [r7, #24]
 8003cfc:	e004      	b.n	8003d08 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003cfe:	693b      	ldr	r3, [r7, #16]
 8003d00:	2b08      	cmp	r3, #8
 8003d02:	d101      	bne.n	8003d08 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003d04:	4b23      	ldr	r3, [pc, #140]	; (8003d94 <HAL_RCC_GetSysClockFreq+0x114>)
 8003d06:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003d08:	693b      	ldr	r3, [r7, #16]
 8003d0a:	2b0c      	cmp	r3, #12
 8003d0c:	d134      	bne.n	8003d78 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003d0e:	4b1e      	ldr	r3, [pc, #120]	; (8003d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d10:	68db      	ldr	r3, [r3, #12]
 8003d12:	f003 0303 	and.w	r3, r3, #3
 8003d16:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	2b02      	cmp	r3, #2
 8003d1c:	d003      	beq.n	8003d26 <HAL_RCC_GetSysClockFreq+0xa6>
 8003d1e:	68bb      	ldr	r3, [r7, #8]
 8003d20:	2b03      	cmp	r3, #3
 8003d22:	d003      	beq.n	8003d2c <HAL_RCC_GetSysClockFreq+0xac>
 8003d24:	e005      	b.n	8003d32 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003d26:	4b1a      	ldr	r3, [pc, #104]	; (8003d90 <HAL_RCC_GetSysClockFreq+0x110>)
 8003d28:	617b      	str	r3, [r7, #20]
      break;
 8003d2a:	e005      	b.n	8003d38 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003d2c:	4b19      	ldr	r3, [pc, #100]	; (8003d94 <HAL_RCC_GetSysClockFreq+0x114>)
 8003d2e:	617b      	str	r3, [r7, #20]
      break;
 8003d30:	e002      	b.n	8003d38 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003d32:	69fb      	ldr	r3, [r7, #28]
 8003d34:	617b      	str	r3, [r7, #20]
      break;
 8003d36:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003d38:	4b13      	ldr	r3, [pc, #76]	; (8003d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d3a:	68db      	ldr	r3, [r3, #12]
 8003d3c:	091b      	lsrs	r3, r3, #4
 8003d3e:	f003 0307 	and.w	r3, r3, #7
 8003d42:	3301      	adds	r3, #1
 8003d44:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003d46:	4b10      	ldr	r3, [pc, #64]	; (8003d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d48:	68db      	ldr	r3, [r3, #12]
 8003d4a:	0a1b      	lsrs	r3, r3, #8
 8003d4c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d50:	697a      	ldr	r2, [r7, #20]
 8003d52:	fb03 f202 	mul.w	r2, r3, r2
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d5c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003d5e:	4b0a      	ldr	r3, [pc, #40]	; (8003d88 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d60:	68db      	ldr	r3, [r3, #12]
 8003d62:	0e5b      	lsrs	r3, r3, #25
 8003d64:	f003 0303 	and.w	r3, r3, #3
 8003d68:	3301      	adds	r3, #1
 8003d6a:	005b      	lsls	r3, r3, #1
 8003d6c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003d6e:	697a      	ldr	r2, [r7, #20]
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d76:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003d78:	69bb      	ldr	r3, [r7, #24]
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	3724      	adds	r7, #36	; 0x24
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d84:	4770      	bx	lr
 8003d86:	bf00      	nop
 8003d88:	40021000 	.word	0x40021000
 8003d8c:	08009aa0 	.word	0x08009aa0
 8003d90:	00f42400 	.word	0x00f42400
 8003d94:	007a1200 	.word	0x007a1200

08003d98 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003d9c:	4b03      	ldr	r3, [pc, #12]	; (8003dac <HAL_RCC_GetHCLKFreq+0x14>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
}
 8003da0:	4618      	mov	r0, r3
 8003da2:	46bd      	mov	sp, r7
 8003da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da8:	4770      	bx	lr
 8003daa:	bf00      	nop
 8003dac:	20000018 	.word	0x20000018

08003db0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003db4:	f7ff fff0 	bl	8003d98 <HAL_RCC_GetHCLKFreq>
 8003db8:	4602      	mov	r2, r0
 8003dba:	4b06      	ldr	r3, [pc, #24]	; (8003dd4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003dbc:	689b      	ldr	r3, [r3, #8]
 8003dbe:	0a1b      	lsrs	r3, r3, #8
 8003dc0:	f003 0307 	and.w	r3, r3, #7
 8003dc4:	4904      	ldr	r1, [pc, #16]	; (8003dd8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003dc6:	5ccb      	ldrb	r3, [r1, r3]
 8003dc8:	f003 031f 	and.w	r3, r3, #31
 8003dcc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	bd80      	pop	{r7, pc}
 8003dd4:	40021000 	.word	0x40021000
 8003dd8:	08009a98 	.word	0x08009a98

08003ddc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003de0:	f7ff ffda 	bl	8003d98 <HAL_RCC_GetHCLKFreq>
 8003de4:	4602      	mov	r2, r0
 8003de6:	4b06      	ldr	r3, [pc, #24]	; (8003e00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003de8:	689b      	ldr	r3, [r3, #8]
 8003dea:	0adb      	lsrs	r3, r3, #11
 8003dec:	f003 0307 	and.w	r3, r3, #7
 8003df0:	4904      	ldr	r1, [pc, #16]	; (8003e04 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003df2:	5ccb      	ldrb	r3, [r1, r3]
 8003df4:	f003 031f 	and.w	r3, r3, #31
 8003df8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	bd80      	pop	{r7, pc}
 8003e00:	40021000 	.word	0x40021000
 8003e04:	08009a98 	.word	0x08009a98

08003e08 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b086      	sub	sp, #24
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003e10:	2300      	movs	r3, #0
 8003e12:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003e14:	4b2a      	ldr	r3, [pc, #168]	; (8003ec0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d003      	beq.n	8003e28 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003e20:	f7ff f9ee 	bl	8003200 <HAL_PWREx_GetVoltageRange>
 8003e24:	6178      	str	r0, [r7, #20]
 8003e26:	e014      	b.n	8003e52 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003e28:	4b25      	ldr	r3, [pc, #148]	; (8003ec0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e2c:	4a24      	ldr	r2, [pc, #144]	; (8003ec0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e32:	6593      	str	r3, [r2, #88]	; 0x58
 8003e34:	4b22      	ldr	r3, [pc, #136]	; (8003ec0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e3c:	60fb      	str	r3, [r7, #12]
 8003e3e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003e40:	f7ff f9de 	bl	8003200 <HAL_PWREx_GetVoltageRange>
 8003e44:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003e46:	4b1e      	ldr	r3, [pc, #120]	; (8003ec0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e4a:	4a1d      	ldr	r2, [pc, #116]	; (8003ec0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e4c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e50:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e58:	d10b      	bne.n	8003e72 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2b80      	cmp	r3, #128	; 0x80
 8003e5e:	d919      	bls.n	8003e94 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2ba0      	cmp	r3, #160	; 0xa0
 8003e64:	d902      	bls.n	8003e6c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003e66:	2302      	movs	r3, #2
 8003e68:	613b      	str	r3, [r7, #16]
 8003e6a:	e013      	b.n	8003e94 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	613b      	str	r3, [r7, #16]
 8003e70:	e010      	b.n	8003e94 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2b80      	cmp	r3, #128	; 0x80
 8003e76:	d902      	bls.n	8003e7e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003e78:	2303      	movs	r3, #3
 8003e7a:	613b      	str	r3, [r7, #16]
 8003e7c:	e00a      	b.n	8003e94 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2b80      	cmp	r3, #128	; 0x80
 8003e82:	d102      	bne.n	8003e8a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003e84:	2302      	movs	r3, #2
 8003e86:	613b      	str	r3, [r7, #16]
 8003e88:	e004      	b.n	8003e94 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2b70      	cmp	r3, #112	; 0x70
 8003e8e:	d101      	bne.n	8003e94 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003e90:	2301      	movs	r3, #1
 8003e92:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003e94:	4b0b      	ldr	r3, [pc, #44]	; (8003ec4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f023 0207 	bic.w	r2, r3, #7
 8003e9c:	4909      	ldr	r1, [pc, #36]	; (8003ec4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003e9e:	693b      	ldr	r3, [r7, #16]
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003ea4:	4b07      	ldr	r3, [pc, #28]	; (8003ec4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f003 0307 	and.w	r3, r3, #7
 8003eac:	693a      	ldr	r2, [r7, #16]
 8003eae:	429a      	cmp	r2, r3
 8003eb0:	d001      	beq.n	8003eb6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	e000      	b.n	8003eb8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003eb6:	2300      	movs	r3, #0
}
 8003eb8:	4618      	mov	r0, r3
 8003eba:	3718      	adds	r7, #24
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	bd80      	pop	{r7, pc}
 8003ec0:	40021000 	.word	0x40021000
 8003ec4:	40022000 	.word	0x40022000

08003ec8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b086      	sub	sp, #24
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d041      	beq.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003ee8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003eec:	d02a      	beq.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003eee:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003ef2:	d824      	bhi.n	8003f3e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003ef4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003ef8:	d008      	beq.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003efa:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003efe:	d81e      	bhi.n	8003f3e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d00a      	beq.n	8003f1a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003f04:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003f08:	d010      	beq.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003f0a:	e018      	b.n	8003f3e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003f0c:	4b86      	ldr	r3, [pc, #536]	; (8004128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f0e:	68db      	ldr	r3, [r3, #12]
 8003f10:	4a85      	ldr	r2, [pc, #532]	; (8004128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f16:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003f18:	e015      	b.n	8003f46 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	3304      	adds	r3, #4
 8003f1e:	2100      	movs	r1, #0
 8003f20:	4618      	mov	r0, r3
 8003f22:	f000 fabb 	bl	800449c <RCCEx_PLLSAI1_Config>
 8003f26:	4603      	mov	r3, r0
 8003f28:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003f2a:	e00c      	b.n	8003f46 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	3320      	adds	r3, #32
 8003f30:	2100      	movs	r1, #0
 8003f32:	4618      	mov	r0, r3
 8003f34:	f000 fba6 	bl	8004684 <RCCEx_PLLSAI2_Config>
 8003f38:	4603      	mov	r3, r0
 8003f3a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003f3c:	e003      	b.n	8003f46 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	74fb      	strb	r3, [r7, #19]
      break;
 8003f42:	e000      	b.n	8003f46 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003f44:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003f46:	7cfb      	ldrb	r3, [r7, #19]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d10b      	bne.n	8003f64 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003f4c:	4b76      	ldr	r3, [pc, #472]	; (8004128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f52:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003f5a:	4973      	ldr	r1, [pc, #460]	; (8004128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003f62:	e001      	b.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f64:	7cfb      	ldrb	r3, [r7, #19]
 8003f66:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d041      	beq.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003f78:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003f7c:	d02a      	beq.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003f7e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003f82:	d824      	bhi.n	8003fce <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003f84:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003f88:	d008      	beq.n	8003f9c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003f8a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003f8e:	d81e      	bhi.n	8003fce <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d00a      	beq.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003f94:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003f98:	d010      	beq.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003f9a:	e018      	b.n	8003fce <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003f9c:	4b62      	ldr	r3, [pc, #392]	; (8004128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f9e:	68db      	ldr	r3, [r3, #12]
 8003fa0:	4a61      	ldr	r2, [pc, #388]	; (8004128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fa2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fa6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003fa8:	e015      	b.n	8003fd6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	3304      	adds	r3, #4
 8003fae:	2100      	movs	r1, #0
 8003fb0:	4618      	mov	r0, r3
 8003fb2:	f000 fa73 	bl	800449c <RCCEx_PLLSAI1_Config>
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003fba:	e00c      	b.n	8003fd6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	3320      	adds	r3, #32
 8003fc0:	2100      	movs	r1, #0
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	f000 fb5e 	bl	8004684 <RCCEx_PLLSAI2_Config>
 8003fc8:	4603      	mov	r3, r0
 8003fca:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003fcc:	e003      	b.n	8003fd6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	74fb      	strb	r3, [r7, #19]
      break;
 8003fd2:	e000      	b.n	8003fd6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003fd4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003fd6:	7cfb      	ldrb	r3, [r7, #19]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d10b      	bne.n	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003fdc:	4b52      	ldr	r3, [pc, #328]	; (8004128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fe2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003fea:	494f      	ldr	r1, [pc, #316]	; (8004128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fec:	4313      	orrs	r3, r2
 8003fee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003ff2:	e001      	b.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ff4:	7cfb      	ldrb	r3, [r7, #19]
 8003ff6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004000:	2b00      	cmp	r3, #0
 8004002:	f000 80a0 	beq.w	8004146 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004006:	2300      	movs	r3, #0
 8004008:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800400a:	4b47      	ldr	r3, [pc, #284]	; (8004128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800400c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800400e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004012:	2b00      	cmp	r3, #0
 8004014:	d101      	bne.n	800401a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004016:	2301      	movs	r3, #1
 8004018:	e000      	b.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800401a:	2300      	movs	r3, #0
 800401c:	2b00      	cmp	r3, #0
 800401e:	d00d      	beq.n	800403c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004020:	4b41      	ldr	r3, [pc, #260]	; (8004128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004022:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004024:	4a40      	ldr	r2, [pc, #256]	; (8004128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004026:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800402a:	6593      	str	r3, [r2, #88]	; 0x58
 800402c:	4b3e      	ldr	r3, [pc, #248]	; (8004128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800402e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004030:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004034:	60bb      	str	r3, [r7, #8]
 8004036:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004038:	2301      	movs	r3, #1
 800403a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800403c:	4b3b      	ldr	r3, [pc, #236]	; (800412c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4a3a      	ldr	r2, [pc, #232]	; (800412c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004042:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004046:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004048:	f7fe fde2 	bl	8002c10 <HAL_GetTick>
 800404c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800404e:	e009      	b.n	8004064 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004050:	f7fe fdde 	bl	8002c10 <HAL_GetTick>
 8004054:	4602      	mov	r2, r0
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	1ad3      	subs	r3, r2, r3
 800405a:	2b02      	cmp	r3, #2
 800405c:	d902      	bls.n	8004064 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800405e:	2303      	movs	r3, #3
 8004060:	74fb      	strb	r3, [r7, #19]
        break;
 8004062:	e005      	b.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004064:	4b31      	ldr	r3, [pc, #196]	; (800412c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800406c:	2b00      	cmp	r3, #0
 800406e:	d0ef      	beq.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004070:	7cfb      	ldrb	r3, [r7, #19]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d15c      	bne.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004076:	4b2c      	ldr	r3, [pc, #176]	; (8004128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004078:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800407c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004080:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004082:	697b      	ldr	r3, [r7, #20]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d01f      	beq.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800408e:	697a      	ldr	r2, [r7, #20]
 8004090:	429a      	cmp	r2, r3
 8004092:	d019      	beq.n	80040c8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004094:	4b24      	ldr	r3, [pc, #144]	; (8004128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004096:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800409a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800409e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80040a0:	4b21      	ldr	r3, [pc, #132]	; (8004128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040a6:	4a20      	ldr	r2, [pc, #128]	; (8004128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80040b0:	4b1d      	ldr	r3, [pc, #116]	; (8004128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040b6:	4a1c      	ldr	r2, [pc, #112]	; (8004128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80040bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80040c0:	4a19      	ldr	r2, [pc, #100]	; (8004128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80040c8:	697b      	ldr	r3, [r7, #20]
 80040ca:	f003 0301 	and.w	r3, r3, #1
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d016      	beq.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040d2:	f7fe fd9d 	bl	8002c10 <HAL_GetTick>
 80040d6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040d8:	e00b      	b.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040da:	f7fe fd99 	bl	8002c10 <HAL_GetTick>
 80040de:	4602      	mov	r2, r0
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	1ad3      	subs	r3, r2, r3
 80040e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d902      	bls.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80040ec:	2303      	movs	r3, #3
 80040ee:	74fb      	strb	r3, [r7, #19]
            break;
 80040f0:	e006      	b.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040f2:	4b0d      	ldr	r3, [pc, #52]	; (8004128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040f8:	f003 0302 	and.w	r3, r3, #2
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d0ec      	beq.n	80040da <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004100:	7cfb      	ldrb	r3, [r7, #19]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d10c      	bne.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004106:	4b08      	ldr	r3, [pc, #32]	; (8004128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004108:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800410c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004116:	4904      	ldr	r1, [pc, #16]	; (8004128 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004118:	4313      	orrs	r3, r2
 800411a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800411e:	e009      	b.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004120:	7cfb      	ldrb	r3, [r7, #19]
 8004122:	74bb      	strb	r3, [r7, #18]
 8004124:	e006      	b.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004126:	bf00      	nop
 8004128:	40021000 	.word	0x40021000
 800412c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004130:	7cfb      	ldrb	r3, [r7, #19]
 8004132:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004134:	7c7b      	ldrb	r3, [r7, #17]
 8004136:	2b01      	cmp	r3, #1
 8004138:	d105      	bne.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800413a:	4b9e      	ldr	r3, [pc, #632]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800413c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800413e:	4a9d      	ldr	r2, [pc, #628]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004140:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004144:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f003 0301 	and.w	r3, r3, #1
 800414e:	2b00      	cmp	r3, #0
 8004150:	d00a      	beq.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004152:	4b98      	ldr	r3, [pc, #608]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004154:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004158:	f023 0203 	bic.w	r2, r3, #3
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004160:	4994      	ldr	r1, [pc, #592]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004162:	4313      	orrs	r3, r2
 8004164:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f003 0302 	and.w	r3, r3, #2
 8004170:	2b00      	cmp	r3, #0
 8004172:	d00a      	beq.n	800418a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004174:	4b8f      	ldr	r3, [pc, #572]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004176:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800417a:	f023 020c 	bic.w	r2, r3, #12
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004182:	498c      	ldr	r1, [pc, #560]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004184:	4313      	orrs	r3, r2
 8004186:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f003 0304 	and.w	r3, r3, #4
 8004192:	2b00      	cmp	r3, #0
 8004194:	d00a      	beq.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004196:	4b87      	ldr	r3, [pc, #540]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004198:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800419c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041a4:	4983      	ldr	r1, [pc, #524]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041a6:	4313      	orrs	r3, r2
 80041a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 0308 	and.w	r3, r3, #8
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d00a      	beq.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80041b8:	4b7e      	ldr	r3, [pc, #504]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041be:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041c6:	497b      	ldr	r1, [pc, #492]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041c8:	4313      	orrs	r3, r2
 80041ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f003 0310 	and.w	r3, r3, #16
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d00a      	beq.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80041da:	4b76      	ldr	r3, [pc, #472]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041e8:	4972      	ldr	r1, [pc, #456]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041ea:	4313      	orrs	r3, r2
 80041ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f003 0320 	and.w	r3, r3, #32
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d00a      	beq.n	8004212 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80041fc:	4b6d      	ldr	r3, [pc, #436]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004202:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800420a:	496a      	ldr	r1, [pc, #424]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800420c:	4313      	orrs	r3, r2
 800420e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800421a:	2b00      	cmp	r3, #0
 800421c:	d00a      	beq.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800421e:	4b65      	ldr	r3, [pc, #404]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004220:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004224:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800422c:	4961      	ldr	r1, [pc, #388]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800422e:	4313      	orrs	r3, r2
 8004230:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800423c:	2b00      	cmp	r3, #0
 800423e:	d00a      	beq.n	8004256 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004240:	4b5c      	ldr	r3, [pc, #368]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004242:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004246:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800424e:	4959      	ldr	r1, [pc, #356]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004250:	4313      	orrs	r3, r2
 8004252:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800425e:	2b00      	cmp	r3, #0
 8004260:	d00a      	beq.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004262:	4b54      	ldr	r3, [pc, #336]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004264:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004268:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004270:	4950      	ldr	r1, [pc, #320]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004272:	4313      	orrs	r3, r2
 8004274:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004280:	2b00      	cmp	r3, #0
 8004282:	d00a      	beq.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004284:	4b4b      	ldr	r3, [pc, #300]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004286:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800428a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004292:	4948      	ldr	r1, [pc, #288]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004294:	4313      	orrs	r3, r2
 8004296:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d00a      	beq.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80042a6:	4b43      	ldr	r3, [pc, #268]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042ac:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042b4:	493f      	ldr	r1, [pc, #252]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042b6:	4313      	orrs	r3, r2
 80042b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d028      	beq.n	800431a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80042c8:	4b3a      	ldr	r3, [pc, #232]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042ce:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80042d6:	4937      	ldr	r1, [pc, #220]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042d8:	4313      	orrs	r3, r2
 80042da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80042e2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80042e6:	d106      	bne.n	80042f6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80042e8:	4b32      	ldr	r3, [pc, #200]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042ea:	68db      	ldr	r3, [r3, #12]
 80042ec:	4a31      	ldr	r2, [pc, #196]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80042f2:	60d3      	str	r3, [r2, #12]
 80042f4:	e011      	b.n	800431a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80042fa:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80042fe:	d10c      	bne.n	800431a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	3304      	adds	r3, #4
 8004304:	2101      	movs	r1, #1
 8004306:	4618      	mov	r0, r3
 8004308:	f000 f8c8 	bl	800449c <RCCEx_PLLSAI1_Config>
 800430c:	4603      	mov	r3, r0
 800430e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004310:	7cfb      	ldrb	r3, [r7, #19]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d001      	beq.n	800431a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004316:	7cfb      	ldrb	r3, [r7, #19]
 8004318:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004322:	2b00      	cmp	r3, #0
 8004324:	d028      	beq.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004326:	4b23      	ldr	r3, [pc, #140]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004328:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800432c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004334:	491f      	ldr	r1, [pc, #124]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004336:	4313      	orrs	r3, r2
 8004338:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004340:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004344:	d106      	bne.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004346:	4b1b      	ldr	r3, [pc, #108]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004348:	68db      	ldr	r3, [r3, #12]
 800434a:	4a1a      	ldr	r2, [pc, #104]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800434c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004350:	60d3      	str	r3, [r2, #12]
 8004352:	e011      	b.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004358:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800435c:	d10c      	bne.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	3304      	adds	r3, #4
 8004362:	2101      	movs	r1, #1
 8004364:	4618      	mov	r0, r3
 8004366:	f000 f899 	bl	800449c <RCCEx_PLLSAI1_Config>
 800436a:	4603      	mov	r3, r0
 800436c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800436e:	7cfb      	ldrb	r3, [r7, #19]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d001      	beq.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004374:	7cfb      	ldrb	r3, [r7, #19]
 8004376:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004380:	2b00      	cmp	r3, #0
 8004382:	d02b      	beq.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004384:	4b0b      	ldr	r3, [pc, #44]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004386:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800438a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004392:	4908      	ldr	r1, [pc, #32]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004394:	4313      	orrs	r3, r2
 8004396:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800439e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80043a2:	d109      	bne.n	80043b8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80043a4:	4b03      	ldr	r3, [pc, #12]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043a6:	68db      	ldr	r3, [r3, #12]
 80043a8:	4a02      	ldr	r2, [pc, #8]	; (80043b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80043ae:	60d3      	str	r3, [r2, #12]
 80043b0:	e014      	b.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x514>
 80043b2:	bf00      	nop
 80043b4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80043bc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80043c0:	d10c      	bne.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	3304      	adds	r3, #4
 80043c6:	2101      	movs	r1, #1
 80043c8:	4618      	mov	r0, r3
 80043ca:	f000 f867 	bl	800449c <RCCEx_PLLSAI1_Config>
 80043ce:	4603      	mov	r3, r0
 80043d0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80043d2:	7cfb      	ldrb	r3, [r7, #19]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d001      	beq.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80043d8:	7cfb      	ldrb	r3, [r7, #19]
 80043da:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d02f      	beq.n	8004448 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80043e8:	4b2b      	ldr	r3, [pc, #172]	; (8004498 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80043ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043ee:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80043f6:	4928      	ldr	r1, [pc, #160]	; (8004498 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80043f8:	4313      	orrs	r3, r2
 80043fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004402:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004406:	d10d      	bne.n	8004424 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	3304      	adds	r3, #4
 800440c:	2102      	movs	r1, #2
 800440e:	4618      	mov	r0, r3
 8004410:	f000 f844 	bl	800449c <RCCEx_PLLSAI1_Config>
 8004414:	4603      	mov	r3, r0
 8004416:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004418:	7cfb      	ldrb	r3, [r7, #19]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d014      	beq.n	8004448 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800441e:	7cfb      	ldrb	r3, [r7, #19]
 8004420:	74bb      	strb	r3, [r7, #18]
 8004422:	e011      	b.n	8004448 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004428:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800442c:	d10c      	bne.n	8004448 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	3320      	adds	r3, #32
 8004432:	2102      	movs	r1, #2
 8004434:	4618      	mov	r0, r3
 8004436:	f000 f925 	bl	8004684 <RCCEx_PLLSAI2_Config>
 800443a:	4603      	mov	r3, r0
 800443c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800443e:	7cfb      	ldrb	r3, [r7, #19]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d001      	beq.n	8004448 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004444:	7cfb      	ldrb	r3, [r7, #19]
 8004446:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004450:	2b00      	cmp	r3, #0
 8004452:	d00a      	beq.n	800446a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004454:	4b10      	ldr	r3, [pc, #64]	; (8004498 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004456:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800445a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004462:	490d      	ldr	r1, [pc, #52]	; (8004498 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004464:	4313      	orrs	r3, r2
 8004466:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004472:	2b00      	cmp	r3, #0
 8004474:	d00b      	beq.n	800448e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004476:	4b08      	ldr	r3, [pc, #32]	; (8004498 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004478:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800447c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004486:	4904      	ldr	r1, [pc, #16]	; (8004498 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004488:	4313      	orrs	r3, r2
 800448a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800448e:	7cbb      	ldrb	r3, [r7, #18]
}
 8004490:	4618      	mov	r0, r3
 8004492:	3718      	adds	r7, #24
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}
 8004498:	40021000 	.word	0x40021000

0800449c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b084      	sub	sp, #16
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
 80044a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80044a6:	2300      	movs	r3, #0
 80044a8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80044aa:	4b75      	ldr	r3, [pc, #468]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044ac:	68db      	ldr	r3, [r3, #12]
 80044ae:	f003 0303 	and.w	r3, r3, #3
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d018      	beq.n	80044e8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80044b6:	4b72      	ldr	r3, [pc, #456]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044b8:	68db      	ldr	r3, [r3, #12]
 80044ba:	f003 0203 	and.w	r2, r3, #3
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	429a      	cmp	r2, r3
 80044c4:	d10d      	bne.n	80044e2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
       ||
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d009      	beq.n	80044e2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80044ce:	4b6c      	ldr	r3, [pc, #432]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044d0:	68db      	ldr	r3, [r3, #12]
 80044d2:	091b      	lsrs	r3, r3, #4
 80044d4:	f003 0307 	and.w	r3, r3, #7
 80044d8:	1c5a      	adds	r2, r3, #1
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	685b      	ldr	r3, [r3, #4]
       ||
 80044de:	429a      	cmp	r2, r3
 80044e0:	d047      	beq.n	8004572 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80044e2:	2301      	movs	r3, #1
 80044e4:	73fb      	strb	r3, [r7, #15]
 80044e6:	e044      	b.n	8004572 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	2b03      	cmp	r3, #3
 80044ee:	d018      	beq.n	8004522 <RCCEx_PLLSAI1_Config+0x86>
 80044f0:	2b03      	cmp	r3, #3
 80044f2:	d825      	bhi.n	8004540 <RCCEx_PLLSAI1_Config+0xa4>
 80044f4:	2b01      	cmp	r3, #1
 80044f6:	d002      	beq.n	80044fe <RCCEx_PLLSAI1_Config+0x62>
 80044f8:	2b02      	cmp	r3, #2
 80044fa:	d009      	beq.n	8004510 <RCCEx_PLLSAI1_Config+0x74>
 80044fc:	e020      	b.n	8004540 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80044fe:	4b60      	ldr	r3, [pc, #384]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f003 0302 	and.w	r3, r3, #2
 8004506:	2b00      	cmp	r3, #0
 8004508:	d11d      	bne.n	8004546 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800450a:	2301      	movs	r3, #1
 800450c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800450e:	e01a      	b.n	8004546 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004510:	4b5b      	ldr	r3, [pc, #364]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004518:	2b00      	cmp	r3, #0
 800451a:	d116      	bne.n	800454a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800451c:	2301      	movs	r3, #1
 800451e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004520:	e013      	b.n	800454a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004522:	4b57      	ldr	r3, [pc, #348]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800452a:	2b00      	cmp	r3, #0
 800452c:	d10f      	bne.n	800454e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800452e:	4b54      	ldr	r3, [pc, #336]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004536:	2b00      	cmp	r3, #0
 8004538:	d109      	bne.n	800454e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800453a:	2301      	movs	r3, #1
 800453c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800453e:	e006      	b.n	800454e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004540:	2301      	movs	r3, #1
 8004542:	73fb      	strb	r3, [r7, #15]
      break;
 8004544:	e004      	b.n	8004550 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004546:	bf00      	nop
 8004548:	e002      	b.n	8004550 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800454a:	bf00      	nop
 800454c:	e000      	b.n	8004550 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800454e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004550:	7bfb      	ldrb	r3, [r7, #15]
 8004552:	2b00      	cmp	r3, #0
 8004554:	d10d      	bne.n	8004572 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004556:	4b4a      	ldr	r3, [pc, #296]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004558:	68db      	ldr	r3, [r3, #12]
 800455a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6819      	ldr	r1, [r3, #0]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	3b01      	subs	r3, #1
 8004568:	011b      	lsls	r3, r3, #4
 800456a:	430b      	orrs	r3, r1
 800456c:	4944      	ldr	r1, [pc, #272]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e4>)
 800456e:	4313      	orrs	r3, r2
 8004570:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004572:	7bfb      	ldrb	r3, [r7, #15]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d17d      	bne.n	8004674 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004578:	4b41      	ldr	r3, [pc, #260]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e4>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4a40      	ldr	r2, [pc, #256]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e4>)
 800457e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004582:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004584:	f7fe fb44 	bl	8002c10 <HAL_GetTick>
 8004588:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800458a:	e009      	b.n	80045a0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800458c:	f7fe fb40 	bl	8002c10 <HAL_GetTick>
 8004590:	4602      	mov	r2, r0
 8004592:	68bb      	ldr	r3, [r7, #8]
 8004594:	1ad3      	subs	r3, r2, r3
 8004596:	2b02      	cmp	r3, #2
 8004598:	d902      	bls.n	80045a0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800459a:	2303      	movs	r3, #3
 800459c:	73fb      	strb	r3, [r7, #15]
        break;
 800459e:	e005      	b.n	80045ac <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80045a0:	4b37      	ldr	r3, [pc, #220]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d1ef      	bne.n	800458c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80045ac:	7bfb      	ldrb	r3, [r7, #15]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d160      	bne.n	8004674 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d111      	bne.n	80045dc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80045b8:	4b31      	ldr	r3, [pc, #196]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045ba:	691b      	ldr	r3, [r3, #16]
 80045bc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80045c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045c4:	687a      	ldr	r2, [r7, #4]
 80045c6:	6892      	ldr	r2, [r2, #8]
 80045c8:	0211      	lsls	r1, r2, #8
 80045ca:	687a      	ldr	r2, [r7, #4]
 80045cc:	68d2      	ldr	r2, [r2, #12]
 80045ce:	0912      	lsrs	r2, r2, #4
 80045d0:	0452      	lsls	r2, r2, #17
 80045d2:	430a      	orrs	r2, r1
 80045d4:	492a      	ldr	r1, [pc, #168]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045d6:	4313      	orrs	r3, r2
 80045d8:	610b      	str	r3, [r1, #16]
 80045da:	e027      	b.n	800462c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	2b01      	cmp	r3, #1
 80045e0:	d112      	bne.n	8004608 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80045e2:	4b27      	ldr	r3, [pc, #156]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045e4:	691b      	ldr	r3, [r3, #16]
 80045e6:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80045ea:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80045ee:	687a      	ldr	r2, [r7, #4]
 80045f0:	6892      	ldr	r2, [r2, #8]
 80045f2:	0211      	lsls	r1, r2, #8
 80045f4:	687a      	ldr	r2, [r7, #4]
 80045f6:	6912      	ldr	r2, [r2, #16]
 80045f8:	0852      	lsrs	r2, r2, #1
 80045fa:	3a01      	subs	r2, #1
 80045fc:	0552      	lsls	r2, r2, #21
 80045fe:	430a      	orrs	r2, r1
 8004600:	491f      	ldr	r1, [pc, #124]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004602:	4313      	orrs	r3, r2
 8004604:	610b      	str	r3, [r1, #16]
 8004606:	e011      	b.n	800462c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004608:	4b1d      	ldr	r3, [pc, #116]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e4>)
 800460a:	691b      	ldr	r3, [r3, #16]
 800460c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004610:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004614:	687a      	ldr	r2, [r7, #4]
 8004616:	6892      	ldr	r2, [r2, #8]
 8004618:	0211      	lsls	r1, r2, #8
 800461a:	687a      	ldr	r2, [r7, #4]
 800461c:	6952      	ldr	r2, [r2, #20]
 800461e:	0852      	lsrs	r2, r2, #1
 8004620:	3a01      	subs	r2, #1
 8004622:	0652      	lsls	r2, r2, #25
 8004624:	430a      	orrs	r2, r1
 8004626:	4916      	ldr	r1, [pc, #88]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004628:	4313      	orrs	r3, r2
 800462a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800462c:	4b14      	ldr	r3, [pc, #80]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e4>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4a13      	ldr	r2, [pc, #76]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004632:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004636:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004638:	f7fe faea 	bl	8002c10 <HAL_GetTick>
 800463c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800463e:	e009      	b.n	8004654 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004640:	f7fe fae6 	bl	8002c10 <HAL_GetTick>
 8004644:	4602      	mov	r2, r0
 8004646:	68bb      	ldr	r3, [r7, #8]
 8004648:	1ad3      	subs	r3, r2, r3
 800464a:	2b02      	cmp	r3, #2
 800464c:	d902      	bls.n	8004654 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800464e:	2303      	movs	r3, #3
 8004650:	73fb      	strb	r3, [r7, #15]
          break;
 8004652:	e005      	b.n	8004660 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004654:	4b0a      	ldr	r3, [pc, #40]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800465c:	2b00      	cmp	r3, #0
 800465e:	d0ef      	beq.n	8004640 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004660:	7bfb      	ldrb	r3, [r7, #15]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d106      	bne.n	8004674 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004666:	4b06      	ldr	r3, [pc, #24]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004668:	691a      	ldr	r2, [r3, #16]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	699b      	ldr	r3, [r3, #24]
 800466e:	4904      	ldr	r1, [pc, #16]	; (8004680 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004670:	4313      	orrs	r3, r2
 8004672:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004674:	7bfb      	ldrb	r3, [r7, #15]
}
 8004676:	4618      	mov	r0, r3
 8004678:	3710      	adds	r7, #16
 800467a:	46bd      	mov	sp, r7
 800467c:	bd80      	pop	{r7, pc}
 800467e:	bf00      	nop
 8004680:	40021000 	.word	0x40021000

08004684 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b084      	sub	sp, #16
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
 800468c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800468e:	2300      	movs	r3, #0
 8004690:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004692:	4b6a      	ldr	r3, [pc, #424]	; (800483c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004694:	68db      	ldr	r3, [r3, #12]
 8004696:	f003 0303 	and.w	r3, r3, #3
 800469a:	2b00      	cmp	r3, #0
 800469c:	d018      	beq.n	80046d0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800469e:	4b67      	ldr	r3, [pc, #412]	; (800483c <RCCEx_PLLSAI2_Config+0x1b8>)
 80046a0:	68db      	ldr	r3, [r3, #12]
 80046a2:	f003 0203 	and.w	r2, r3, #3
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	429a      	cmp	r2, r3
 80046ac:	d10d      	bne.n	80046ca <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
       ||
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d009      	beq.n	80046ca <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80046b6:	4b61      	ldr	r3, [pc, #388]	; (800483c <RCCEx_PLLSAI2_Config+0x1b8>)
 80046b8:	68db      	ldr	r3, [r3, #12]
 80046ba:	091b      	lsrs	r3, r3, #4
 80046bc:	f003 0307 	and.w	r3, r3, #7
 80046c0:	1c5a      	adds	r2, r3, #1
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	685b      	ldr	r3, [r3, #4]
       ||
 80046c6:	429a      	cmp	r2, r3
 80046c8:	d047      	beq.n	800475a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80046ca:	2301      	movs	r3, #1
 80046cc:	73fb      	strb	r3, [r7, #15]
 80046ce:	e044      	b.n	800475a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	2b03      	cmp	r3, #3
 80046d6:	d018      	beq.n	800470a <RCCEx_PLLSAI2_Config+0x86>
 80046d8:	2b03      	cmp	r3, #3
 80046da:	d825      	bhi.n	8004728 <RCCEx_PLLSAI2_Config+0xa4>
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d002      	beq.n	80046e6 <RCCEx_PLLSAI2_Config+0x62>
 80046e0:	2b02      	cmp	r3, #2
 80046e2:	d009      	beq.n	80046f8 <RCCEx_PLLSAI2_Config+0x74>
 80046e4:	e020      	b.n	8004728 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80046e6:	4b55      	ldr	r3, [pc, #340]	; (800483c <RCCEx_PLLSAI2_Config+0x1b8>)
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f003 0302 	and.w	r3, r3, #2
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d11d      	bne.n	800472e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80046f2:	2301      	movs	r3, #1
 80046f4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046f6:	e01a      	b.n	800472e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80046f8:	4b50      	ldr	r3, [pc, #320]	; (800483c <RCCEx_PLLSAI2_Config+0x1b8>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004700:	2b00      	cmp	r3, #0
 8004702:	d116      	bne.n	8004732 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004704:	2301      	movs	r3, #1
 8004706:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004708:	e013      	b.n	8004732 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800470a:	4b4c      	ldr	r3, [pc, #304]	; (800483c <RCCEx_PLLSAI2_Config+0x1b8>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004712:	2b00      	cmp	r3, #0
 8004714:	d10f      	bne.n	8004736 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004716:	4b49      	ldr	r3, [pc, #292]	; (800483c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800471e:	2b00      	cmp	r3, #0
 8004720:	d109      	bne.n	8004736 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004722:	2301      	movs	r3, #1
 8004724:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004726:	e006      	b.n	8004736 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004728:	2301      	movs	r3, #1
 800472a:	73fb      	strb	r3, [r7, #15]
      break;
 800472c:	e004      	b.n	8004738 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800472e:	bf00      	nop
 8004730:	e002      	b.n	8004738 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004732:	bf00      	nop
 8004734:	e000      	b.n	8004738 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004736:	bf00      	nop
    }

    if(status == HAL_OK)
 8004738:	7bfb      	ldrb	r3, [r7, #15]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d10d      	bne.n	800475a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800473e:	4b3f      	ldr	r3, [pc, #252]	; (800483c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004740:	68db      	ldr	r3, [r3, #12]
 8004742:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6819      	ldr	r1, [r3, #0]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	3b01      	subs	r3, #1
 8004750:	011b      	lsls	r3, r3, #4
 8004752:	430b      	orrs	r3, r1
 8004754:	4939      	ldr	r1, [pc, #228]	; (800483c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004756:	4313      	orrs	r3, r2
 8004758:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800475a:	7bfb      	ldrb	r3, [r7, #15]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d167      	bne.n	8004830 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004760:	4b36      	ldr	r3, [pc, #216]	; (800483c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a35      	ldr	r2, [pc, #212]	; (800483c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004766:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800476a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800476c:	f7fe fa50 	bl	8002c10 <HAL_GetTick>
 8004770:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004772:	e009      	b.n	8004788 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004774:	f7fe fa4c 	bl	8002c10 <HAL_GetTick>
 8004778:	4602      	mov	r2, r0
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	1ad3      	subs	r3, r2, r3
 800477e:	2b02      	cmp	r3, #2
 8004780:	d902      	bls.n	8004788 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004782:	2303      	movs	r3, #3
 8004784:	73fb      	strb	r3, [r7, #15]
        break;
 8004786:	e005      	b.n	8004794 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004788:	4b2c      	ldr	r3, [pc, #176]	; (800483c <RCCEx_PLLSAI2_Config+0x1b8>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004790:	2b00      	cmp	r3, #0
 8004792:	d1ef      	bne.n	8004774 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004794:	7bfb      	ldrb	r3, [r7, #15]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d14a      	bne.n	8004830 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d111      	bne.n	80047c4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80047a0:	4b26      	ldr	r3, [pc, #152]	; (800483c <RCCEx_PLLSAI2_Config+0x1b8>)
 80047a2:	695b      	ldr	r3, [r3, #20]
 80047a4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80047a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047ac:	687a      	ldr	r2, [r7, #4]
 80047ae:	6892      	ldr	r2, [r2, #8]
 80047b0:	0211      	lsls	r1, r2, #8
 80047b2:	687a      	ldr	r2, [r7, #4]
 80047b4:	68d2      	ldr	r2, [r2, #12]
 80047b6:	0912      	lsrs	r2, r2, #4
 80047b8:	0452      	lsls	r2, r2, #17
 80047ba:	430a      	orrs	r2, r1
 80047bc:	491f      	ldr	r1, [pc, #124]	; (800483c <RCCEx_PLLSAI2_Config+0x1b8>)
 80047be:	4313      	orrs	r3, r2
 80047c0:	614b      	str	r3, [r1, #20]
 80047c2:	e011      	b.n	80047e8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80047c4:	4b1d      	ldr	r3, [pc, #116]	; (800483c <RCCEx_PLLSAI2_Config+0x1b8>)
 80047c6:	695b      	ldr	r3, [r3, #20]
 80047c8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80047cc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80047d0:	687a      	ldr	r2, [r7, #4]
 80047d2:	6892      	ldr	r2, [r2, #8]
 80047d4:	0211      	lsls	r1, r2, #8
 80047d6:	687a      	ldr	r2, [r7, #4]
 80047d8:	6912      	ldr	r2, [r2, #16]
 80047da:	0852      	lsrs	r2, r2, #1
 80047dc:	3a01      	subs	r2, #1
 80047de:	0652      	lsls	r2, r2, #25
 80047e0:	430a      	orrs	r2, r1
 80047e2:	4916      	ldr	r1, [pc, #88]	; (800483c <RCCEx_PLLSAI2_Config+0x1b8>)
 80047e4:	4313      	orrs	r3, r2
 80047e6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80047e8:	4b14      	ldr	r3, [pc, #80]	; (800483c <RCCEx_PLLSAI2_Config+0x1b8>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a13      	ldr	r2, [pc, #76]	; (800483c <RCCEx_PLLSAI2_Config+0x1b8>)
 80047ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047f2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047f4:	f7fe fa0c 	bl	8002c10 <HAL_GetTick>
 80047f8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80047fa:	e009      	b.n	8004810 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80047fc:	f7fe fa08 	bl	8002c10 <HAL_GetTick>
 8004800:	4602      	mov	r2, r0
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	1ad3      	subs	r3, r2, r3
 8004806:	2b02      	cmp	r3, #2
 8004808:	d902      	bls.n	8004810 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800480a:	2303      	movs	r3, #3
 800480c:	73fb      	strb	r3, [r7, #15]
          break;
 800480e:	e005      	b.n	800481c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004810:	4b0a      	ldr	r3, [pc, #40]	; (800483c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004818:	2b00      	cmp	r3, #0
 800481a:	d0ef      	beq.n	80047fc <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800481c:	7bfb      	ldrb	r3, [r7, #15]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d106      	bne.n	8004830 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004822:	4b06      	ldr	r3, [pc, #24]	; (800483c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004824:	695a      	ldr	r2, [r3, #20]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	695b      	ldr	r3, [r3, #20]
 800482a:	4904      	ldr	r1, [pc, #16]	; (800483c <RCCEx_PLLSAI2_Config+0x1b8>)
 800482c:	4313      	orrs	r3, r2
 800482e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004830:	7bfb      	ldrb	r3, [r7, #15]
}
 8004832:	4618      	mov	r0, r3
 8004834:	3710      	adds	r7, #16
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}
 800483a:	bf00      	nop
 800483c:	40021000 	.word	0x40021000

08004840 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b084      	sub	sp, #16
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
#if defined(RNG_CR_CONDRST)
  uint32_t cr_value;
#endif  /* RNG_CR_CONDRST */
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d101      	bne.n	8004852 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	e049      	b.n	80048e6 <HAL_RNG_Init+0xa6>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	795b      	ldrb	r3, [r3, #5]
 8004856:	b2db      	uxtb	r3, r3
 8004858:	2b00      	cmp	r3, #0
 800485a:	d105      	bne.n	8004868 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2200      	movs	r2, #0
 8004860:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8004862:	6878      	ldr	r0, [r7, #4]
 8004864:	f7fd f8f6 	bl	8001a54 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2202      	movs	r2, #2
 800486c:	715a      	strb	r2, [r3, #5]
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
#endif /* RNG_CR_CED */
#endif /* RNG_CR_CONDRST */

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f042 0204 	orr.w	r2, r2, #4
 800487c:	601a      	str	r2, [r3, #0]

  /* verify that no seed error */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	685b      	ldr	r3, [r3, #4]
 8004884:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004888:	2b40      	cmp	r3, #64	; 0x40
 800488a:	d104      	bne.n	8004896 <HAL_RNG_Init+0x56>
  {
    hrng->State = HAL_RNG_STATE_ERROR;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2204      	movs	r2, #4
 8004890:	715a      	strb	r2, [r3, #5]
    return HAL_ERROR;
 8004892:	2301      	movs	r3, #1
 8004894:	e027      	b.n	80048e6 <HAL_RNG_Init+0xa6>
  }
  /* Get tick */
  tickstart = HAL_GetTick();
 8004896:	f7fe f9bb 	bl	8002c10 <HAL_GetTick>
 800489a:	60f8      	str	r0, [r7, #12]
  /* Check if data register contains valid random data */
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 800489c:	e015      	b.n	80048ca <HAL_RNG_Init+0x8a>
  {
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 800489e:	f7fe f9b7 	bl	8002c10 <HAL_GetTick>
 80048a2:	4602      	mov	r2, r0
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	1ad3      	subs	r3, r2, r3
 80048a8:	2b02      	cmp	r3, #2
 80048aa:	d90e      	bls.n	80048ca <HAL_RNG_Init+0x8a>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	685b      	ldr	r3, [r3, #4]
 80048b2:	f003 0304 	and.w	r3, r3, #4
 80048b6:	2b04      	cmp	r3, #4
 80048b8:	d107      	bne.n	80048ca <HAL_RNG_Init+0x8a>
      {
        hrng->State = HAL_RNG_STATE_ERROR;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2204      	movs	r2, #4
 80048be:	715a      	strb	r2, [r3, #5]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2202      	movs	r2, #2
 80048c4:	609a      	str	r2, [r3, #8]
        return HAL_ERROR;
 80048c6:	2301      	movs	r3, #1
 80048c8:	e00d      	b.n	80048e6 <HAL_RNG_Init+0xa6>
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	f003 0304 	and.w	r3, r3, #4
 80048d4:	2b04      	cmp	r3, #4
 80048d6:	d0e2      	beq.n	800489e <HAL_RNG_Init+0x5e>
      }
    }
  }

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2201      	movs	r2, #1
 80048dc:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2200      	movs	r2, #0
 80048e2:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 80048e4:	2300      	movs	r3, #0
}
 80048e6:	4618      	mov	r0, r3
 80048e8:	3710      	adds	r7, #16
 80048ea:	46bd      	mov	sp, r7
 80048ec:	bd80      	pop	{r7, pc}

080048ee <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 80048ee:	b580      	push	{r7, lr}
 80048f0:	b084      	sub	sp, #16
 80048f2:	af00      	add	r7, sp, #0
 80048f4:	6078      	str	r0, [r7, #4]
 80048f6:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80048f8:	2300      	movs	r3, #0
 80048fa:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	791b      	ldrb	r3, [r3, #4]
 8004900:	2b01      	cmp	r3, #1
 8004902:	d101      	bne.n	8004908 <HAL_RNG_GenerateRandomNumber+0x1a>
 8004904:	2302      	movs	r3, #2
 8004906:	e044      	b.n	8004992 <HAL_RNG_GenerateRandomNumber+0xa4>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2201      	movs	r2, #1
 800490c:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	795b      	ldrb	r3, [r3, #5]
 8004912:	b2db      	uxtb	r3, r3
 8004914:	2b01      	cmp	r3, #1
 8004916:	d133      	bne.n	8004980 <HAL_RNG_GenerateRandomNumber+0x92>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2202      	movs	r2, #2
 800491c:	715a      	strb	r2, [r3, #5]
      }
    }
#endif /* RNG_CR_CONDRST */

    /* Get tick */
    tickstart = HAL_GetTick();
 800491e:	f7fe f977 	bl	8002c10 <HAL_GetTick>
 8004922:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8004924:	e018      	b.n	8004958 <HAL_RNG_GenerateRandomNumber+0x6a>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8004926:	f7fe f973 	bl	8002c10 <HAL_GetTick>
 800492a:	4602      	mov	r2, r0
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	1ad3      	subs	r3, r2, r3
 8004930:	2b02      	cmp	r3, #2
 8004932:	d911      	bls.n	8004958 <HAL_RNG_GenerateRandomNumber+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	f003 0301 	and.w	r3, r3, #1
 800493e:	2b01      	cmp	r3, #1
 8004940:	d00a      	beq.n	8004958 <HAL_RNG_GenerateRandomNumber+0x6a>
        {
          hrng->State = HAL_RNG_STATE_READY;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2201      	movs	r2, #1
 8004946:	715a      	strb	r2, [r3, #5]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2202      	movs	r2, #2
 800494c:	609a      	str	r2, [r3, #8]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2200      	movs	r2, #0
 8004952:	711a      	strb	r2, [r3, #4]
          return HAL_ERROR;
 8004954:	2301      	movs	r3, #1
 8004956:	e01c      	b.n	8004992 <HAL_RNG_GenerateRandomNumber+0xa4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	f003 0301 	and.w	r3, r3, #1
 8004962:	2b01      	cmp	r3, #1
 8004964:	d1df      	bne.n	8004926 <HAL_RNG_GenerateRandomNumber+0x38>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	689a      	ldr	r2, [r3, #8]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	60da      	str	r2, [r3, #12]
    else /* No seed error */
    {
      *random32bit = hrng->RandomNumber;
    }
#else
    *random32bit = hrng->RandomNumber;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	68da      	ldr	r2, [r3, #12]
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	601a      	str	r2, [r3, #0]

#endif /* RNG_CR_CONDRST */
    hrng->State = HAL_RNG_STATE_READY;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2201      	movs	r2, #1
 800497c:	715a      	strb	r2, [r3, #5]
 800497e:	e004      	b.n	800498a <HAL_RNG_GenerateRandomNumber+0x9c>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2204      	movs	r2, #4
 8004984:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 8004986:	2301      	movs	r3, #1
 8004988:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2200      	movs	r2, #0
 800498e:	711a      	strb	r2, [r3, #4]

  return status;
 8004990:	7bfb      	ldrb	r3, [r7, #15]
}
 8004992:	4618      	mov	r0, r3
 8004994:	3710      	adds	r7, #16
 8004996:	46bd      	mov	sp, r7
 8004998:	bd80      	pop	{r7, pc}

0800499a <HAL_RNG_IRQHandler>:
  *                the configuration information for RNG.
  * @retval None

  */
void HAL_RNG_IRQHandler(RNG_HandleTypeDef *hrng)
{
 800499a:	b580      	push	{r7, lr}
 800499c:	b084      	sub	sp, #16
 800499e:	af00      	add	r7, sp, #0
 80049a0:	6078      	str	r0, [r7, #4]
  uint32_t rngclockerror = 0U;
 80049a2:	2300      	movs	r3, #0
 80049a4:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hrng->Instance->SR;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	685b      	ldr	r3, [r3, #4]
 80049ac:	60bb      	str	r3, [r7, #8]

  /* RNG clock error interrupt occurred */
  if ((itflag & RNG_IT_CEI) == RNG_IT_CEI)
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	f003 0320 	and.w	r3, r3, #32
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d005      	beq.n	80049c4 <HAL_RNG_IRQHandler+0x2a>
  {
    /* Update the error code */
    hrng->ErrorCode = HAL_RNG_ERROR_CLOCK;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2210      	movs	r2, #16
 80049bc:	609a      	str	r2, [r3, #8]
    rngclockerror = 1U;
 80049be:	2301      	movs	r3, #1
 80049c0:	60fb      	str	r3, [r7, #12]
 80049c2:	e01f      	b.n	8004a04 <HAL_RNG_IRQHandler+0x6a>
  }
  else if ((itflag & RNG_IT_SEI) == RNG_IT_SEI)
 80049c4:	68bb      	ldr	r3, [r7, #8]
 80049c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d01a      	beq.n	8004a04 <HAL_RNG_IRQHandler+0x6a>
  {
    /* Check if Seed Error Current Status (SECS) is set */
    if ((itflag & RNG_FLAG_SECS) != RNG_FLAG_SECS)
 80049ce:	68bb      	ldr	r3, [r7, #8]
 80049d0:	f003 0304 	and.w	r3, r3, #4
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d108      	bne.n	80049ea <HAL_RNG_IRQHandler+0x50>
    {
      /* RNG IP performed the reset automatically (auto-reset) */
      /* Clear bit SEIS */
      CLEAR_BIT(hrng->Instance->SR, RNG_IT_SEI);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	685a      	ldr	r2, [r3, #4]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80049e6:	605a      	str	r2, [r3, #4]
 80049e8:	e00c      	b.n	8004a04 <HAL_RNG_IRQHandler+0x6a>
    }
    else
    {
      /* Seed Error has not been recovered : Update the error code */
      hrng->ErrorCode = HAL_RNG_ERROR_SEED;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2208      	movs	r2, #8
 80049ee:	609a      	str	r2, [r3, #8]
      rngclockerror = 1U;
 80049f0:	2301      	movs	r3, #1
 80049f2:	60fb      	str	r3, [r7, #12]
      /* Disable the IT */
      __HAL_RNG_DISABLE_IT(hrng);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	681a      	ldr	r2, [r3, #0]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f022 0208 	bic.w	r2, r2, #8
 8004a02:	601a      	str	r2, [r3, #0]
  else
  {
    /* Nothing to do */
  }

  if (rngclockerror == 1U)
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2b01      	cmp	r3, #1
 8004a08:	d10b      	bne.n	8004a22 <HAL_RNG_IRQHandler+0x88>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_ERROR;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2204      	movs	r2, #4
 8004a0e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback */
    hrng->ErrorCallback(hrng);
#else
    /* Call legacy weak Error callback */
    HAL_RNG_ErrorCallback(hrng);
 8004a10:	6878      	ldr	r0, [r7, #4]
 8004a12:	f000 f837 	bl	8004a84 <HAL_RNG_ErrorCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

    /* Clear the clock error flag */
    __HAL_RNG_CLEAR_IT(hrng, RNG_IT_CEI | RNG_IT_SEI);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f06f 0260 	mvn.w	r2, #96	; 0x60
 8004a1e:	605a      	str	r2, [r3, #4]

    return;
 8004a20:	e022      	b.n	8004a68 <HAL_RNG_IRQHandler+0xce>
  }

  /* Check RNG data ready interrupt occurred */
  if ((itflag & RNG_IT_DRDY) == RNG_IT_DRDY)
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	f003 0301 	and.w	r3, r3, #1
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d01d      	beq.n	8004a68 <HAL_RNG_IRQHandler+0xce>
  {
    /* Generate random number once, so disable the IT */
    __HAL_RNG_DISABLE_IT(hrng);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	681a      	ldr	r2, [r3, #0]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f022 0208 	bic.w	r2, r2, #8
 8004a3a:	601a      	str	r2, [r3, #0]

    /* Get the 32bit Random number (DRDY flag automatically cleared) */
    hrng->RandomNumber = hrng->Instance->DR;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	689a      	ldr	r2, [r3, #8]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	60da      	str	r2, [r3, #12]

    if (hrng->State != HAL_RNG_STATE_ERROR)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	795b      	ldrb	r3, [r3, #5]
 8004a4a:	b2db      	uxtb	r3, r3
 8004a4c:	2b04      	cmp	r3, #4
 8004a4e:	d00b      	beq.n	8004a68 <HAL_RNG_IRQHandler+0xce>
    {
      /* Change RNG peripheral state */
      hrng->State = HAL_RNG_STATE_READY;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2201      	movs	r2, #1
 8004a54:	715a      	strb	r2, [r3, #5]
      /* Process Unlocked */
      __HAL_UNLOCK(hrng);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	711a      	strb	r2, [r3, #4]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
      /* Call registered Data Ready callback */
      hrng->ReadyDataCallback(hrng, hrng->RandomNumber);
#else
      /* Call legacy weak Data Ready callback */
      HAL_RNG_ReadyDataCallback(hrng, hrng->RandomNumber);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	68db      	ldr	r3, [r3, #12]
 8004a60:	4619      	mov	r1, r3
 8004a62:	6878      	ldr	r0, [r7, #4]
 8004a64:	f000 f803 	bl	8004a6e <HAL_RNG_ReadyDataCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
    }
  }
}
 8004a68:	3710      	adds	r7, #16
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bd80      	pop	{r7, pc}

08004a6e <HAL_RNG_ReadyDataCallback>:
  *                the configuration information for RNG.
  * @param  random32bit generated random number.
  * @retval None
  */
__weak void HAL_RNG_ReadyDataCallback(RNG_HandleTypeDef *hrng, uint32_t random32bit)
{
 8004a6e:	b480      	push	{r7}
 8004a70:	b083      	sub	sp, #12
 8004a72:	af00      	add	r7, sp, #0
 8004a74:	6078      	str	r0, [r7, #4]
 8004a76:	6039      	str	r1, [r7, #0]
  UNUSED(hrng);
  UNUSED(random32bit);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ReadyDataCallback must be implemented in the user file.
   */
}
 8004a78:	bf00      	nop
 8004a7a:	370c      	adds	r7, #12
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a82:	4770      	bx	lr

08004a84 <HAL_RNG_ErrorCallback>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval None
  */
__weak void HAL_RNG_ErrorCallback(RNG_HandleTypeDef *hrng)
{
 8004a84:	b480      	push	{r7}
 8004a86:	b083      	sub	sp, #12
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrng);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ErrorCallback must be implemented in the user file.
   */
}
 8004a8c:	bf00      	nop
 8004a8e:	370c      	adds	r7, #12
 8004a90:	46bd      	mov	sp, r7
 8004a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a96:	4770      	bx	lr

08004a98 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b082      	sub	sp, #8
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d101      	bne.n	8004aaa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	e049      	b.n	8004b3e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ab0:	b2db      	uxtb	r3, r3
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d106      	bne.n	8004ac4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004abe:	6878      	ldr	r0, [r7, #4]
 8004ac0:	f7fd f814 	bl	8001aec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2202      	movs	r2, #2
 8004ac8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681a      	ldr	r2, [r3, #0]
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	3304      	adds	r3, #4
 8004ad4:	4619      	mov	r1, r3
 8004ad6:	4610      	mov	r0, r2
 8004ad8:	f000 f9d0 	bl	8004e7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2201      	movs	r2, #1
 8004ae0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2201      	movs	r2, #1
 8004ae8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2201      	movs	r2, #1
 8004af0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2201      	movs	r2, #1
 8004af8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2201      	movs	r2, #1
 8004b00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2201      	movs	r2, #1
 8004b08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2201      	movs	r2, #1
 8004b10:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2201      	movs	r2, #1
 8004b18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2201      	movs	r2, #1
 8004b20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2201      	movs	r2, #1
 8004b28:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2201      	movs	r2, #1
 8004b30:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2201      	movs	r2, #1
 8004b38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004b3c:	2300      	movs	r3, #0
}
 8004b3e:	4618      	mov	r0, r3
 8004b40:	3708      	adds	r7, #8
 8004b42:	46bd      	mov	sp, r7
 8004b44:	bd80      	pop	{r7, pc}
	...

08004b48 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004b48:	b480      	push	{r7}
 8004b4a:	b085      	sub	sp, #20
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b56:	b2db      	uxtb	r3, r3
 8004b58:	2b01      	cmp	r3, #1
 8004b5a:	d001      	beq.n	8004b60 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	e04f      	b.n	8004c00 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2202      	movs	r2, #2
 8004b64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	68da      	ldr	r2, [r3, #12]
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f042 0201 	orr.w	r2, r2, #1
 8004b76:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4a23      	ldr	r2, [pc, #140]	; (8004c0c <HAL_TIM_Base_Start_IT+0xc4>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d01d      	beq.n	8004bbe <HAL_TIM_Base_Start_IT+0x76>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b8a:	d018      	beq.n	8004bbe <HAL_TIM_Base_Start_IT+0x76>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4a1f      	ldr	r2, [pc, #124]	; (8004c10 <HAL_TIM_Base_Start_IT+0xc8>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d013      	beq.n	8004bbe <HAL_TIM_Base_Start_IT+0x76>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4a1e      	ldr	r2, [pc, #120]	; (8004c14 <HAL_TIM_Base_Start_IT+0xcc>)
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d00e      	beq.n	8004bbe <HAL_TIM_Base_Start_IT+0x76>
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4a1c      	ldr	r2, [pc, #112]	; (8004c18 <HAL_TIM_Base_Start_IT+0xd0>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d009      	beq.n	8004bbe <HAL_TIM_Base_Start_IT+0x76>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4a1b      	ldr	r2, [pc, #108]	; (8004c1c <HAL_TIM_Base_Start_IT+0xd4>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d004      	beq.n	8004bbe <HAL_TIM_Base_Start_IT+0x76>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4a19      	ldr	r2, [pc, #100]	; (8004c20 <HAL_TIM_Base_Start_IT+0xd8>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d115      	bne.n	8004bea <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	689a      	ldr	r2, [r3, #8]
 8004bc4:	4b17      	ldr	r3, [pc, #92]	; (8004c24 <HAL_TIM_Base_Start_IT+0xdc>)
 8004bc6:	4013      	ands	r3, r2
 8004bc8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	2b06      	cmp	r3, #6
 8004bce:	d015      	beq.n	8004bfc <HAL_TIM_Base_Start_IT+0xb4>
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bd6:	d011      	beq.n	8004bfc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	681a      	ldr	r2, [r3, #0]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f042 0201 	orr.w	r2, r2, #1
 8004be6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004be8:	e008      	b.n	8004bfc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	681a      	ldr	r2, [r3, #0]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f042 0201 	orr.w	r2, r2, #1
 8004bf8:	601a      	str	r2, [r3, #0]
 8004bfa:	e000      	b.n	8004bfe <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bfc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004bfe:	2300      	movs	r3, #0
}
 8004c00:	4618      	mov	r0, r3
 8004c02:	3714      	adds	r7, #20
 8004c04:	46bd      	mov	sp, r7
 8004c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0a:	4770      	bx	lr
 8004c0c:	40012c00 	.word	0x40012c00
 8004c10:	40000400 	.word	0x40000400
 8004c14:	40000800 	.word	0x40000800
 8004c18:	40000c00 	.word	0x40000c00
 8004c1c:	40013400 	.word	0x40013400
 8004c20:	40014000 	.word	0x40014000
 8004c24:	00010007 	.word	0x00010007

08004c28 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b084      	sub	sp, #16
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	68db      	ldr	r3, [r3, #12]
 8004c36:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	691b      	ldr	r3, [r3, #16]
 8004c3e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004c40:	68bb      	ldr	r3, [r7, #8]
 8004c42:	f003 0302 	and.w	r3, r3, #2
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d020      	beq.n	8004c8c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	f003 0302 	and.w	r3, r3, #2
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d01b      	beq.n	8004c8c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f06f 0202 	mvn.w	r2, #2
 8004c5c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2201      	movs	r2, #1
 8004c62:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	699b      	ldr	r3, [r3, #24]
 8004c6a:	f003 0303 	and.w	r3, r3, #3
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d003      	beq.n	8004c7a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004c72:	6878      	ldr	r0, [r7, #4]
 8004c74:	f000 f8e4 	bl	8004e40 <HAL_TIM_IC_CaptureCallback>
 8004c78:	e005      	b.n	8004c86 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c7a:	6878      	ldr	r0, [r7, #4]
 8004c7c:	f000 f8d6 	bl	8004e2c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c80:	6878      	ldr	r0, [r7, #4]
 8004c82:	f000 f8e7 	bl	8004e54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2200      	movs	r2, #0
 8004c8a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004c8c:	68bb      	ldr	r3, [r7, #8]
 8004c8e:	f003 0304 	and.w	r3, r3, #4
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d020      	beq.n	8004cd8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	f003 0304 	and.w	r3, r3, #4
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d01b      	beq.n	8004cd8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f06f 0204 	mvn.w	r2, #4
 8004ca8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2202      	movs	r2, #2
 8004cae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	699b      	ldr	r3, [r3, #24]
 8004cb6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d003      	beq.n	8004cc6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cbe:	6878      	ldr	r0, [r7, #4]
 8004cc0:	f000 f8be 	bl	8004e40 <HAL_TIM_IC_CaptureCallback>
 8004cc4:	e005      	b.n	8004cd2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cc6:	6878      	ldr	r0, [r7, #4]
 8004cc8:	f000 f8b0 	bl	8004e2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ccc:	6878      	ldr	r0, [r7, #4]
 8004cce:	f000 f8c1 	bl	8004e54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	f003 0308 	and.w	r3, r3, #8
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d020      	beq.n	8004d24 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	f003 0308 	and.w	r3, r3, #8
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d01b      	beq.n	8004d24 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f06f 0208 	mvn.w	r2, #8
 8004cf4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2204      	movs	r2, #4
 8004cfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	69db      	ldr	r3, [r3, #28]
 8004d02:	f003 0303 	and.w	r3, r3, #3
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d003      	beq.n	8004d12 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d0a:	6878      	ldr	r0, [r7, #4]
 8004d0c:	f000 f898 	bl	8004e40 <HAL_TIM_IC_CaptureCallback>
 8004d10:	e005      	b.n	8004d1e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d12:	6878      	ldr	r0, [r7, #4]
 8004d14:	f000 f88a 	bl	8004e2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d18:	6878      	ldr	r0, [r7, #4]
 8004d1a:	f000 f89b 	bl	8004e54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2200      	movs	r2, #0
 8004d22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	f003 0310 	and.w	r3, r3, #16
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d020      	beq.n	8004d70 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	f003 0310 	and.w	r3, r3, #16
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d01b      	beq.n	8004d70 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f06f 0210 	mvn.w	r2, #16
 8004d40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2208      	movs	r2, #8
 8004d46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	69db      	ldr	r3, [r3, #28]
 8004d4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d003      	beq.n	8004d5e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	f000 f872 	bl	8004e40 <HAL_TIM_IC_CaptureCallback>
 8004d5c:	e005      	b.n	8004d6a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d5e:	6878      	ldr	r0, [r7, #4]
 8004d60:	f000 f864 	bl	8004e2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d64:	6878      	ldr	r0, [r7, #4]
 8004d66:	f000 f875 	bl	8004e54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004d70:	68bb      	ldr	r3, [r7, #8]
 8004d72:	f003 0301 	and.w	r3, r3, #1
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d00c      	beq.n	8004d94 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	f003 0301 	and.w	r3, r3, #1
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d007      	beq.n	8004d94 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f06f 0201 	mvn.w	r2, #1
 8004d8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004d8e:	6878      	ldr	r0, [r7, #4]
 8004d90:	f7fc fd24 	bl	80017dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d00c      	beq.n	8004db8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d007      	beq.n	8004db8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004db0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004db2:	6878      	ldr	r0, [r7, #4]
 8004db4:	f000 f98e 	bl	80050d4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d00c      	beq.n	8004ddc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d007      	beq.n	8004ddc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004dd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004dd6:	6878      	ldr	r0, [r7, #4]
 8004dd8:	f000 f986 	bl	80050e8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004ddc:	68bb      	ldr	r3, [r7, #8]
 8004dde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d00c      	beq.n	8004e00 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d007      	beq.n	8004e00 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004df8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004dfa:	6878      	ldr	r0, [r7, #4]
 8004dfc:	f000 f834 	bl	8004e68 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004e00:	68bb      	ldr	r3, [r7, #8]
 8004e02:	f003 0320 	and.w	r3, r3, #32
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d00c      	beq.n	8004e24 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	f003 0320 	and.w	r3, r3, #32
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d007      	beq.n	8004e24 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f06f 0220 	mvn.w	r2, #32
 8004e1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004e1e:	6878      	ldr	r0, [r7, #4]
 8004e20:	f000 f94e 	bl	80050c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004e24:	bf00      	nop
 8004e26:	3710      	adds	r7, #16
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	bd80      	pop	{r7, pc}

08004e2c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	b083      	sub	sp, #12
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004e34:	bf00      	nop
 8004e36:	370c      	adds	r7, #12
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3e:	4770      	bx	lr

08004e40 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b083      	sub	sp, #12
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004e48:	bf00      	nop
 8004e4a:	370c      	adds	r7, #12
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e52:	4770      	bx	lr

08004e54 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004e54:	b480      	push	{r7}
 8004e56:	b083      	sub	sp, #12
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004e5c:	bf00      	nop
 8004e5e:	370c      	adds	r7, #12
 8004e60:	46bd      	mov	sp, r7
 8004e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e66:	4770      	bx	lr

08004e68 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b083      	sub	sp, #12
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004e70:	bf00      	nop
 8004e72:	370c      	adds	r7, #12
 8004e74:	46bd      	mov	sp, r7
 8004e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7a:	4770      	bx	lr

08004e7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	b085      	sub	sp, #20
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
 8004e84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	4a40      	ldr	r2, [pc, #256]	; (8004f90 <TIM_Base_SetConfig+0x114>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d013      	beq.n	8004ebc <TIM_Base_SetConfig+0x40>
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e9a:	d00f      	beq.n	8004ebc <TIM_Base_SetConfig+0x40>
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	4a3d      	ldr	r2, [pc, #244]	; (8004f94 <TIM_Base_SetConfig+0x118>)
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d00b      	beq.n	8004ebc <TIM_Base_SetConfig+0x40>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	4a3c      	ldr	r2, [pc, #240]	; (8004f98 <TIM_Base_SetConfig+0x11c>)
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	d007      	beq.n	8004ebc <TIM_Base_SetConfig+0x40>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	4a3b      	ldr	r2, [pc, #236]	; (8004f9c <TIM_Base_SetConfig+0x120>)
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d003      	beq.n	8004ebc <TIM_Base_SetConfig+0x40>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	4a3a      	ldr	r2, [pc, #232]	; (8004fa0 <TIM_Base_SetConfig+0x124>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d108      	bne.n	8004ece <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ec2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	685b      	ldr	r3, [r3, #4]
 8004ec8:	68fa      	ldr	r2, [r7, #12]
 8004eca:	4313      	orrs	r3, r2
 8004ecc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	4a2f      	ldr	r2, [pc, #188]	; (8004f90 <TIM_Base_SetConfig+0x114>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d01f      	beq.n	8004f16 <TIM_Base_SetConfig+0x9a>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004edc:	d01b      	beq.n	8004f16 <TIM_Base_SetConfig+0x9a>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	4a2c      	ldr	r2, [pc, #176]	; (8004f94 <TIM_Base_SetConfig+0x118>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d017      	beq.n	8004f16 <TIM_Base_SetConfig+0x9a>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	4a2b      	ldr	r2, [pc, #172]	; (8004f98 <TIM_Base_SetConfig+0x11c>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d013      	beq.n	8004f16 <TIM_Base_SetConfig+0x9a>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	4a2a      	ldr	r2, [pc, #168]	; (8004f9c <TIM_Base_SetConfig+0x120>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d00f      	beq.n	8004f16 <TIM_Base_SetConfig+0x9a>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	4a29      	ldr	r2, [pc, #164]	; (8004fa0 <TIM_Base_SetConfig+0x124>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d00b      	beq.n	8004f16 <TIM_Base_SetConfig+0x9a>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	4a28      	ldr	r2, [pc, #160]	; (8004fa4 <TIM_Base_SetConfig+0x128>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d007      	beq.n	8004f16 <TIM_Base_SetConfig+0x9a>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	4a27      	ldr	r2, [pc, #156]	; (8004fa8 <TIM_Base_SetConfig+0x12c>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d003      	beq.n	8004f16 <TIM_Base_SetConfig+0x9a>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	4a26      	ldr	r2, [pc, #152]	; (8004fac <TIM_Base_SetConfig+0x130>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d108      	bne.n	8004f28 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	68db      	ldr	r3, [r3, #12]
 8004f22:	68fa      	ldr	r2, [r7, #12]
 8004f24:	4313      	orrs	r3, r2
 8004f26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	695b      	ldr	r3, [r3, #20]
 8004f32:	4313      	orrs	r3, r2
 8004f34:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	68fa      	ldr	r2, [r7, #12]
 8004f3a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	689a      	ldr	r2, [r3, #8]
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	681a      	ldr	r2, [r3, #0]
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	4a10      	ldr	r2, [pc, #64]	; (8004f90 <TIM_Base_SetConfig+0x114>)
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d00f      	beq.n	8004f74 <TIM_Base_SetConfig+0xf8>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	4a12      	ldr	r2, [pc, #72]	; (8004fa0 <TIM_Base_SetConfig+0x124>)
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	d00b      	beq.n	8004f74 <TIM_Base_SetConfig+0xf8>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	4a11      	ldr	r2, [pc, #68]	; (8004fa4 <TIM_Base_SetConfig+0x128>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d007      	beq.n	8004f74 <TIM_Base_SetConfig+0xf8>
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	4a10      	ldr	r2, [pc, #64]	; (8004fa8 <TIM_Base_SetConfig+0x12c>)
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	d003      	beq.n	8004f74 <TIM_Base_SetConfig+0xf8>
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	4a0f      	ldr	r2, [pc, #60]	; (8004fac <TIM_Base_SetConfig+0x130>)
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d103      	bne.n	8004f7c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	691a      	ldr	r2, [r3, #16]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2201      	movs	r2, #1
 8004f80:	615a      	str	r2, [r3, #20]
}
 8004f82:	bf00      	nop
 8004f84:	3714      	adds	r7, #20
 8004f86:	46bd      	mov	sp, r7
 8004f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8c:	4770      	bx	lr
 8004f8e:	bf00      	nop
 8004f90:	40012c00 	.word	0x40012c00
 8004f94:	40000400 	.word	0x40000400
 8004f98:	40000800 	.word	0x40000800
 8004f9c:	40000c00 	.word	0x40000c00
 8004fa0:	40013400 	.word	0x40013400
 8004fa4:	40014000 	.word	0x40014000
 8004fa8:	40014400 	.word	0x40014400
 8004fac:	40014800 	.word	0x40014800

08004fb0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b085      	sub	sp, #20
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
 8004fb8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fc0:	2b01      	cmp	r3, #1
 8004fc2:	d101      	bne.n	8004fc8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004fc4:	2302      	movs	r3, #2
 8004fc6:	e068      	b.n	800509a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2201      	movs	r2, #1
 8004fcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2202      	movs	r2, #2
 8004fd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	685b      	ldr	r3, [r3, #4]
 8004fde:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	689b      	ldr	r3, [r3, #8]
 8004fe6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4a2e      	ldr	r2, [pc, #184]	; (80050a8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d004      	beq.n	8004ffc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4a2d      	ldr	r2, [pc, #180]	; (80050ac <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d108      	bne.n	800500e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005002:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	68fa      	ldr	r2, [r7, #12]
 800500a:	4313      	orrs	r3, r2
 800500c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005014:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	68fa      	ldr	r2, [r7, #12]
 800501c:	4313      	orrs	r3, r2
 800501e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	68fa      	ldr	r2, [r7, #12]
 8005026:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	4a1e      	ldr	r2, [pc, #120]	; (80050a8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d01d      	beq.n	800506e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800503a:	d018      	beq.n	800506e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	4a1b      	ldr	r2, [pc, #108]	; (80050b0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005042:	4293      	cmp	r3, r2
 8005044:	d013      	beq.n	800506e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	4a1a      	ldr	r2, [pc, #104]	; (80050b4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800504c:	4293      	cmp	r3, r2
 800504e:	d00e      	beq.n	800506e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	4a18      	ldr	r2, [pc, #96]	; (80050b8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d009      	beq.n	800506e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	4a13      	ldr	r2, [pc, #76]	; (80050ac <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005060:	4293      	cmp	r3, r2
 8005062:	d004      	beq.n	800506e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	4a14      	ldr	r2, [pc, #80]	; (80050bc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d10c      	bne.n	8005088 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800506e:	68bb      	ldr	r3, [r7, #8]
 8005070:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005074:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	689b      	ldr	r3, [r3, #8]
 800507a:	68ba      	ldr	r2, [r7, #8]
 800507c:	4313      	orrs	r3, r2
 800507e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	68ba      	ldr	r2, [r7, #8]
 8005086:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2201      	movs	r2, #1
 800508c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2200      	movs	r2, #0
 8005094:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005098:	2300      	movs	r3, #0
}
 800509a:	4618      	mov	r0, r3
 800509c:	3714      	adds	r7, #20
 800509e:	46bd      	mov	sp, r7
 80050a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a4:	4770      	bx	lr
 80050a6:	bf00      	nop
 80050a8:	40012c00 	.word	0x40012c00
 80050ac:	40013400 	.word	0x40013400
 80050b0:	40000400 	.word	0x40000400
 80050b4:	40000800 	.word	0x40000800
 80050b8:	40000c00 	.word	0x40000c00
 80050bc:	40014000 	.word	0x40014000

080050c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80050c0:	b480      	push	{r7}
 80050c2:	b083      	sub	sp, #12
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80050c8:	bf00      	nop
 80050ca:	370c      	adds	r7, #12
 80050cc:	46bd      	mov	sp, r7
 80050ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d2:	4770      	bx	lr

080050d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80050d4:	b480      	push	{r7}
 80050d6:	b083      	sub	sp, #12
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80050dc:	bf00      	nop
 80050de:	370c      	adds	r7, #12
 80050e0:	46bd      	mov	sp, r7
 80050e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e6:	4770      	bx	lr

080050e8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80050e8:	b480      	push	{r7}
 80050ea:	b083      	sub	sp, #12
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80050f0:	bf00      	nop
 80050f2:	370c      	adds	r7, #12
 80050f4:	46bd      	mov	sp, r7
 80050f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fa:	4770      	bx	lr

080050fc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b082      	sub	sp, #8
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d101      	bne.n	800510e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800510a:	2301      	movs	r3, #1
 800510c:	e040      	b.n	8005190 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005112:	2b00      	cmp	r3, #0
 8005114:	d106      	bne.n	8005124 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2200      	movs	r2, #0
 800511a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800511e:	6878      	ldr	r0, [r7, #4]
 8005120:	f7fc fd0a 	bl	8001b38 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2224      	movs	r2, #36	; 0x24
 8005128:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	681a      	ldr	r2, [r3, #0]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f022 0201 	bic.w	r2, r2, #1
 8005138:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800513e:	2b00      	cmp	r3, #0
 8005140:	d002      	beq.n	8005148 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005142:	6878      	ldr	r0, [r7, #4]
 8005144:	f000 fb6a 	bl	800581c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005148:	6878      	ldr	r0, [r7, #4]
 800514a:	f000 f8af 	bl	80052ac <UART_SetConfig>
 800514e:	4603      	mov	r3, r0
 8005150:	2b01      	cmp	r3, #1
 8005152:	d101      	bne.n	8005158 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005154:	2301      	movs	r3, #1
 8005156:	e01b      	b.n	8005190 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	685a      	ldr	r2, [r3, #4]
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005166:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	689a      	ldr	r2, [r3, #8]
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005176:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	681a      	ldr	r2, [r3, #0]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f042 0201 	orr.w	r2, r2, #1
 8005186:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005188:	6878      	ldr	r0, [r7, #4]
 800518a:	f000 fbe9 	bl	8005960 <UART_CheckIdleState>
 800518e:	4603      	mov	r3, r0
}
 8005190:	4618      	mov	r0, r3
 8005192:	3708      	adds	r7, #8
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}

08005198 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b08a      	sub	sp, #40	; 0x28
 800519c:	af02      	add	r7, sp, #8
 800519e:	60f8      	str	r0, [r7, #12]
 80051a0:	60b9      	str	r1, [r7, #8]
 80051a2:	603b      	str	r3, [r7, #0]
 80051a4:	4613      	mov	r3, r2
 80051a6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80051ac:	2b20      	cmp	r3, #32
 80051ae:	d178      	bne.n	80052a2 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d002      	beq.n	80051bc <HAL_UART_Transmit+0x24>
 80051b6:	88fb      	ldrh	r3, [r7, #6]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d101      	bne.n	80051c0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80051bc:	2301      	movs	r3, #1
 80051be:	e071      	b.n	80052a4 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	2200      	movs	r2, #0
 80051c4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	2221      	movs	r2, #33	; 0x21
 80051cc:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80051ce:	f7fd fd1f 	bl	8002c10 <HAL_GetTick>
 80051d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	88fa      	ldrh	r2, [r7, #6]
 80051d8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	88fa      	ldrh	r2, [r7, #6]
 80051e0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	689b      	ldr	r3, [r3, #8]
 80051e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051ec:	d108      	bne.n	8005200 <HAL_UART_Transmit+0x68>
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	691b      	ldr	r3, [r3, #16]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d104      	bne.n	8005200 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80051f6:	2300      	movs	r3, #0
 80051f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80051fa:	68bb      	ldr	r3, [r7, #8]
 80051fc:	61bb      	str	r3, [r7, #24]
 80051fe:	e003      	b.n	8005208 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005200:	68bb      	ldr	r3, [r7, #8]
 8005202:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005204:	2300      	movs	r3, #0
 8005206:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005208:	e030      	b.n	800526c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	9300      	str	r3, [sp, #0]
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	2200      	movs	r2, #0
 8005212:	2180      	movs	r1, #128	; 0x80
 8005214:	68f8      	ldr	r0, [r7, #12]
 8005216:	f000 fc4b 	bl	8005ab0 <UART_WaitOnFlagUntilTimeout>
 800521a:	4603      	mov	r3, r0
 800521c:	2b00      	cmp	r3, #0
 800521e:	d004      	beq.n	800522a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	2220      	movs	r2, #32
 8005224:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8005226:	2303      	movs	r3, #3
 8005228:	e03c      	b.n	80052a4 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 800522a:	69fb      	ldr	r3, [r7, #28]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d10b      	bne.n	8005248 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005230:	69bb      	ldr	r3, [r7, #24]
 8005232:	881a      	ldrh	r2, [r3, #0]
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800523c:	b292      	uxth	r2, r2
 800523e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005240:	69bb      	ldr	r3, [r7, #24]
 8005242:	3302      	adds	r3, #2
 8005244:	61bb      	str	r3, [r7, #24]
 8005246:	e008      	b.n	800525a <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005248:	69fb      	ldr	r3, [r7, #28]
 800524a:	781a      	ldrb	r2, [r3, #0]
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	b292      	uxth	r2, r2
 8005252:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005254:	69fb      	ldr	r3, [r7, #28]
 8005256:	3301      	adds	r3, #1
 8005258:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005260:	b29b      	uxth	r3, r3
 8005262:	3b01      	subs	r3, #1
 8005264:	b29a      	uxth	r2, r3
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005272:	b29b      	uxth	r3, r3
 8005274:	2b00      	cmp	r3, #0
 8005276:	d1c8      	bne.n	800520a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	9300      	str	r3, [sp, #0]
 800527c:	697b      	ldr	r3, [r7, #20]
 800527e:	2200      	movs	r2, #0
 8005280:	2140      	movs	r1, #64	; 0x40
 8005282:	68f8      	ldr	r0, [r7, #12]
 8005284:	f000 fc14 	bl	8005ab0 <UART_WaitOnFlagUntilTimeout>
 8005288:	4603      	mov	r3, r0
 800528a:	2b00      	cmp	r3, #0
 800528c:	d004      	beq.n	8005298 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	2220      	movs	r2, #32
 8005292:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8005294:	2303      	movs	r3, #3
 8005296:	e005      	b.n	80052a4 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	2220      	movs	r2, #32
 800529c:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800529e:	2300      	movs	r3, #0
 80052a0:	e000      	b.n	80052a4 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80052a2:	2302      	movs	r3, #2
  }
}
 80052a4:	4618      	mov	r0, r3
 80052a6:	3720      	adds	r7, #32
 80052a8:	46bd      	mov	sp, r7
 80052aa:	bd80      	pop	{r7, pc}

080052ac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80052ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80052b0:	b08a      	sub	sp, #40	; 0x28
 80052b2:	af00      	add	r7, sp, #0
 80052b4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80052b6:	2300      	movs	r3, #0
 80052b8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	689a      	ldr	r2, [r3, #8]
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	691b      	ldr	r3, [r3, #16]
 80052c4:	431a      	orrs	r2, r3
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	695b      	ldr	r3, [r3, #20]
 80052ca:	431a      	orrs	r2, r3
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	69db      	ldr	r3, [r3, #28]
 80052d0:	4313      	orrs	r3, r2
 80052d2:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	681a      	ldr	r2, [r3, #0]
 80052da:	4ba4      	ldr	r3, [pc, #656]	; (800556c <UART_SetConfig+0x2c0>)
 80052dc:	4013      	ands	r3, r2
 80052de:	68fa      	ldr	r2, [r7, #12]
 80052e0:	6812      	ldr	r2, [r2, #0]
 80052e2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80052e4:	430b      	orrs	r3, r1
 80052e6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	685b      	ldr	r3, [r3, #4]
 80052ee:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	68da      	ldr	r2, [r3, #12]
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	430a      	orrs	r2, r1
 80052fc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	699b      	ldr	r3, [r3, #24]
 8005302:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	4a99      	ldr	r2, [pc, #612]	; (8005570 <UART_SetConfig+0x2c4>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d004      	beq.n	8005318 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	6a1b      	ldr	r3, [r3, #32]
 8005312:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005314:	4313      	orrs	r3, r2
 8005316:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	689b      	ldr	r3, [r3, #8]
 800531e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005328:	430a      	orrs	r2, r1
 800532a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a90      	ldr	r2, [pc, #576]	; (8005574 <UART_SetConfig+0x2c8>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d126      	bne.n	8005384 <UART_SetConfig+0xd8>
 8005336:	4b90      	ldr	r3, [pc, #576]	; (8005578 <UART_SetConfig+0x2cc>)
 8005338:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800533c:	f003 0303 	and.w	r3, r3, #3
 8005340:	2b03      	cmp	r3, #3
 8005342:	d81b      	bhi.n	800537c <UART_SetConfig+0xd0>
 8005344:	a201      	add	r2, pc, #4	; (adr r2, 800534c <UART_SetConfig+0xa0>)
 8005346:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800534a:	bf00      	nop
 800534c:	0800535d 	.word	0x0800535d
 8005350:	0800536d 	.word	0x0800536d
 8005354:	08005365 	.word	0x08005365
 8005358:	08005375 	.word	0x08005375
 800535c:	2301      	movs	r3, #1
 800535e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005362:	e116      	b.n	8005592 <UART_SetConfig+0x2e6>
 8005364:	2302      	movs	r3, #2
 8005366:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800536a:	e112      	b.n	8005592 <UART_SetConfig+0x2e6>
 800536c:	2304      	movs	r3, #4
 800536e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005372:	e10e      	b.n	8005592 <UART_SetConfig+0x2e6>
 8005374:	2308      	movs	r3, #8
 8005376:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800537a:	e10a      	b.n	8005592 <UART_SetConfig+0x2e6>
 800537c:	2310      	movs	r3, #16
 800537e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005382:	e106      	b.n	8005592 <UART_SetConfig+0x2e6>
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	4a7c      	ldr	r2, [pc, #496]	; (800557c <UART_SetConfig+0x2d0>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d138      	bne.n	8005400 <UART_SetConfig+0x154>
 800538e:	4b7a      	ldr	r3, [pc, #488]	; (8005578 <UART_SetConfig+0x2cc>)
 8005390:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005394:	f003 030c 	and.w	r3, r3, #12
 8005398:	2b0c      	cmp	r3, #12
 800539a:	d82d      	bhi.n	80053f8 <UART_SetConfig+0x14c>
 800539c:	a201      	add	r2, pc, #4	; (adr r2, 80053a4 <UART_SetConfig+0xf8>)
 800539e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053a2:	bf00      	nop
 80053a4:	080053d9 	.word	0x080053d9
 80053a8:	080053f9 	.word	0x080053f9
 80053ac:	080053f9 	.word	0x080053f9
 80053b0:	080053f9 	.word	0x080053f9
 80053b4:	080053e9 	.word	0x080053e9
 80053b8:	080053f9 	.word	0x080053f9
 80053bc:	080053f9 	.word	0x080053f9
 80053c0:	080053f9 	.word	0x080053f9
 80053c4:	080053e1 	.word	0x080053e1
 80053c8:	080053f9 	.word	0x080053f9
 80053cc:	080053f9 	.word	0x080053f9
 80053d0:	080053f9 	.word	0x080053f9
 80053d4:	080053f1 	.word	0x080053f1
 80053d8:	2300      	movs	r3, #0
 80053da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80053de:	e0d8      	b.n	8005592 <UART_SetConfig+0x2e6>
 80053e0:	2302      	movs	r3, #2
 80053e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80053e6:	e0d4      	b.n	8005592 <UART_SetConfig+0x2e6>
 80053e8:	2304      	movs	r3, #4
 80053ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80053ee:	e0d0      	b.n	8005592 <UART_SetConfig+0x2e6>
 80053f0:	2308      	movs	r3, #8
 80053f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80053f6:	e0cc      	b.n	8005592 <UART_SetConfig+0x2e6>
 80053f8:	2310      	movs	r3, #16
 80053fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80053fe:	e0c8      	b.n	8005592 <UART_SetConfig+0x2e6>
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a5e      	ldr	r2, [pc, #376]	; (8005580 <UART_SetConfig+0x2d4>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d125      	bne.n	8005456 <UART_SetConfig+0x1aa>
 800540a:	4b5b      	ldr	r3, [pc, #364]	; (8005578 <UART_SetConfig+0x2cc>)
 800540c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005410:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005414:	2b30      	cmp	r3, #48	; 0x30
 8005416:	d016      	beq.n	8005446 <UART_SetConfig+0x19a>
 8005418:	2b30      	cmp	r3, #48	; 0x30
 800541a:	d818      	bhi.n	800544e <UART_SetConfig+0x1a2>
 800541c:	2b20      	cmp	r3, #32
 800541e:	d00a      	beq.n	8005436 <UART_SetConfig+0x18a>
 8005420:	2b20      	cmp	r3, #32
 8005422:	d814      	bhi.n	800544e <UART_SetConfig+0x1a2>
 8005424:	2b00      	cmp	r3, #0
 8005426:	d002      	beq.n	800542e <UART_SetConfig+0x182>
 8005428:	2b10      	cmp	r3, #16
 800542a:	d008      	beq.n	800543e <UART_SetConfig+0x192>
 800542c:	e00f      	b.n	800544e <UART_SetConfig+0x1a2>
 800542e:	2300      	movs	r3, #0
 8005430:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005434:	e0ad      	b.n	8005592 <UART_SetConfig+0x2e6>
 8005436:	2302      	movs	r3, #2
 8005438:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800543c:	e0a9      	b.n	8005592 <UART_SetConfig+0x2e6>
 800543e:	2304      	movs	r3, #4
 8005440:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005444:	e0a5      	b.n	8005592 <UART_SetConfig+0x2e6>
 8005446:	2308      	movs	r3, #8
 8005448:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800544c:	e0a1      	b.n	8005592 <UART_SetConfig+0x2e6>
 800544e:	2310      	movs	r3, #16
 8005450:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005454:	e09d      	b.n	8005592 <UART_SetConfig+0x2e6>
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	4a4a      	ldr	r2, [pc, #296]	; (8005584 <UART_SetConfig+0x2d8>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d125      	bne.n	80054ac <UART_SetConfig+0x200>
 8005460:	4b45      	ldr	r3, [pc, #276]	; (8005578 <UART_SetConfig+0x2cc>)
 8005462:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005466:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800546a:	2bc0      	cmp	r3, #192	; 0xc0
 800546c:	d016      	beq.n	800549c <UART_SetConfig+0x1f0>
 800546e:	2bc0      	cmp	r3, #192	; 0xc0
 8005470:	d818      	bhi.n	80054a4 <UART_SetConfig+0x1f8>
 8005472:	2b80      	cmp	r3, #128	; 0x80
 8005474:	d00a      	beq.n	800548c <UART_SetConfig+0x1e0>
 8005476:	2b80      	cmp	r3, #128	; 0x80
 8005478:	d814      	bhi.n	80054a4 <UART_SetConfig+0x1f8>
 800547a:	2b00      	cmp	r3, #0
 800547c:	d002      	beq.n	8005484 <UART_SetConfig+0x1d8>
 800547e:	2b40      	cmp	r3, #64	; 0x40
 8005480:	d008      	beq.n	8005494 <UART_SetConfig+0x1e8>
 8005482:	e00f      	b.n	80054a4 <UART_SetConfig+0x1f8>
 8005484:	2300      	movs	r3, #0
 8005486:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800548a:	e082      	b.n	8005592 <UART_SetConfig+0x2e6>
 800548c:	2302      	movs	r3, #2
 800548e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005492:	e07e      	b.n	8005592 <UART_SetConfig+0x2e6>
 8005494:	2304      	movs	r3, #4
 8005496:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800549a:	e07a      	b.n	8005592 <UART_SetConfig+0x2e6>
 800549c:	2308      	movs	r3, #8
 800549e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80054a2:	e076      	b.n	8005592 <UART_SetConfig+0x2e6>
 80054a4:	2310      	movs	r3, #16
 80054a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80054aa:	e072      	b.n	8005592 <UART_SetConfig+0x2e6>
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	4a35      	ldr	r2, [pc, #212]	; (8005588 <UART_SetConfig+0x2dc>)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d12a      	bne.n	800550c <UART_SetConfig+0x260>
 80054b6:	4b30      	ldr	r3, [pc, #192]	; (8005578 <UART_SetConfig+0x2cc>)
 80054b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054c0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80054c4:	d01a      	beq.n	80054fc <UART_SetConfig+0x250>
 80054c6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80054ca:	d81b      	bhi.n	8005504 <UART_SetConfig+0x258>
 80054cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80054d0:	d00c      	beq.n	80054ec <UART_SetConfig+0x240>
 80054d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80054d6:	d815      	bhi.n	8005504 <UART_SetConfig+0x258>
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d003      	beq.n	80054e4 <UART_SetConfig+0x238>
 80054dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80054e0:	d008      	beq.n	80054f4 <UART_SetConfig+0x248>
 80054e2:	e00f      	b.n	8005504 <UART_SetConfig+0x258>
 80054e4:	2300      	movs	r3, #0
 80054e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80054ea:	e052      	b.n	8005592 <UART_SetConfig+0x2e6>
 80054ec:	2302      	movs	r3, #2
 80054ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80054f2:	e04e      	b.n	8005592 <UART_SetConfig+0x2e6>
 80054f4:	2304      	movs	r3, #4
 80054f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80054fa:	e04a      	b.n	8005592 <UART_SetConfig+0x2e6>
 80054fc:	2308      	movs	r3, #8
 80054fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005502:	e046      	b.n	8005592 <UART_SetConfig+0x2e6>
 8005504:	2310      	movs	r3, #16
 8005506:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800550a:	e042      	b.n	8005592 <UART_SetConfig+0x2e6>
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4a17      	ldr	r2, [pc, #92]	; (8005570 <UART_SetConfig+0x2c4>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d13a      	bne.n	800558c <UART_SetConfig+0x2e0>
 8005516:	4b18      	ldr	r3, [pc, #96]	; (8005578 <UART_SetConfig+0x2cc>)
 8005518:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800551c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005520:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005524:	d01a      	beq.n	800555c <UART_SetConfig+0x2b0>
 8005526:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800552a:	d81b      	bhi.n	8005564 <UART_SetConfig+0x2b8>
 800552c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005530:	d00c      	beq.n	800554c <UART_SetConfig+0x2a0>
 8005532:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005536:	d815      	bhi.n	8005564 <UART_SetConfig+0x2b8>
 8005538:	2b00      	cmp	r3, #0
 800553a:	d003      	beq.n	8005544 <UART_SetConfig+0x298>
 800553c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005540:	d008      	beq.n	8005554 <UART_SetConfig+0x2a8>
 8005542:	e00f      	b.n	8005564 <UART_SetConfig+0x2b8>
 8005544:	2300      	movs	r3, #0
 8005546:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800554a:	e022      	b.n	8005592 <UART_SetConfig+0x2e6>
 800554c:	2302      	movs	r3, #2
 800554e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005552:	e01e      	b.n	8005592 <UART_SetConfig+0x2e6>
 8005554:	2304      	movs	r3, #4
 8005556:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800555a:	e01a      	b.n	8005592 <UART_SetConfig+0x2e6>
 800555c:	2308      	movs	r3, #8
 800555e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005562:	e016      	b.n	8005592 <UART_SetConfig+0x2e6>
 8005564:	2310      	movs	r3, #16
 8005566:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800556a:	e012      	b.n	8005592 <UART_SetConfig+0x2e6>
 800556c:	efff69f3 	.word	0xefff69f3
 8005570:	40008000 	.word	0x40008000
 8005574:	40013800 	.word	0x40013800
 8005578:	40021000 	.word	0x40021000
 800557c:	40004400 	.word	0x40004400
 8005580:	40004800 	.word	0x40004800
 8005584:	40004c00 	.word	0x40004c00
 8005588:	40005000 	.word	0x40005000
 800558c:	2310      	movs	r3, #16
 800558e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	4a9f      	ldr	r2, [pc, #636]	; (8005814 <UART_SetConfig+0x568>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d17a      	bne.n	8005692 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800559c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80055a0:	2b08      	cmp	r3, #8
 80055a2:	d824      	bhi.n	80055ee <UART_SetConfig+0x342>
 80055a4:	a201      	add	r2, pc, #4	; (adr r2, 80055ac <UART_SetConfig+0x300>)
 80055a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055aa:	bf00      	nop
 80055ac:	080055d1 	.word	0x080055d1
 80055b0:	080055ef 	.word	0x080055ef
 80055b4:	080055d9 	.word	0x080055d9
 80055b8:	080055ef 	.word	0x080055ef
 80055bc:	080055df 	.word	0x080055df
 80055c0:	080055ef 	.word	0x080055ef
 80055c4:	080055ef 	.word	0x080055ef
 80055c8:	080055ef 	.word	0x080055ef
 80055cc:	080055e7 	.word	0x080055e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80055d0:	f7fe fbee 	bl	8003db0 <HAL_RCC_GetPCLK1Freq>
 80055d4:	61f8      	str	r0, [r7, #28]
        break;
 80055d6:	e010      	b.n	80055fa <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80055d8:	4b8f      	ldr	r3, [pc, #572]	; (8005818 <UART_SetConfig+0x56c>)
 80055da:	61fb      	str	r3, [r7, #28]
        break;
 80055dc:	e00d      	b.n	80055fa <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80055de:	f7fe fb4f 	bl	8003c80 <HAL_RCC_GetSysClockFreq>
 80055e2:	61f8      	str	r0, [r7, #28]
        break;
 80055e4:	e009      	b.n	80055fa <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80055e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80055ea:	61fb      	str	r3, [r7, #28]
        break;
 80055ec:	e005      	b.n	80055fa <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80055ee:	2300      	movs	r3, #0
 80055f0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80055f2:	2301      	movs	r3, #1
 80055f4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80055f8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80055fa:	69fb      	ldr	r3, [r7, #28]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	f000 80fb 	beq.w	80057f8 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	685a      	ldr	r2, [r3, #4]
 8005606:	4613      	mov	r3, r2
 8005608:	005b      	lsls	r3, r3, #1
 800560a:	4413      	add	r3, r2
 800560c:	69fa      	ldr	r2, [r7, #28]
 800560e:	429a      	cmp	r2, r3
 8005610:	d305      	bcc.n	800561e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005618:	69fa      	ldr	r2, [r7, #28]
 800561a:	429a      	cmp	r2, r3
 800561c:	d903      	bls.n	8005626 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800561e:	2301      	movs	r3, #1
 8005620:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005624:	e0e8      	b.n	80057f8 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005626:	69fb      	ldr	r3, [r7, #28]
 8005628:	2200      	movs	r2, #0
 800562a:	461c      	mov	r4, r3
 800562c:	4615      	mov	r5, r2
 800562e:	f04f 0200 	mov.w	r2, #0
 8005632:	f04f 0300 	mov.w	r3, #0
 8005636:	022b      	lsls	r3, r5, #8
 8005638:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800563c:	0222      	lsls	r2, r4, #8
 800563e:	68f9      	ldr	r1, [r7, #12]
 8005640:	6849      	ldr	r1, [r1, #4]
 8005642:	0849      	lsrs	r1, r1, #1
 8005644:	2000      	movs	r0, #0
 8005646:	4688      	mov	r8, r1
 8005648:	4681      	mov	r9, r0
 800564a:	eb12 0a08 	adds.w	sl, r2, r8
 800564e:	eb43 0b09 	adc.w	fp, r3, r9
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	685b      	ldr	r3, [r3, #4]
 8005656:	2200      	movs	r2, #0
 8005658:	603b      	str	r3, [r7, #0]
 800565a:	607a      	str	r2, [r7, #4]
 800565c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005660:	4650      	mov	r0, sl
 8005662:	4659      	mov	r1, fp
 8005664:	f7fa fe0c 	bl	8000280 <__aeabi_uldivmod>
 8005668:	4602      	mov	r2, r0
 800566a:	460b      	mov	r3, r1
 800566c:	4613      	mov	r3, r2
 800566e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005670:	69bb      	ldr	r3, [r7, #24]
 8005672:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005676:	d308      	bcc.n	800568a <UART_SetConfig+0x3de>
 8005678:	69bb      	ldr	r3, [r7, #24]
 800567a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800567e:	d204      	bcs.n	800568a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	69ba      	ldr	r2, [r7, #24]
 8005686:	60da      	str	r2, [r3, #12]
 8005688:	e0b6      	b.n	80057f8 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800568a:	2301      	movs	r3, #1
 800568c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005690:	e0b2      	b.n	80057f8 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	69db      	ldr	r3, [r3, #28]
 8005696:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800569a:	d15e      	bne.n	800575a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800569c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80056a0:	2b08      	cmp	r3, #8
 80056a2:	d828      	bhi.n	80056f6 <UART_SetConfig+0x44a>
 80056a4:	a201      	add	r2, pc, #4	; (adr r2, 80056ac <UART_SetConfig+0x400>)
 80056a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056aa:	bf00      	nop
 80056ac:	080056d1 	.word	0x080056d1
 80056b0:	080056d9 	.word	0x080056d9
 80056b4:	080056e1 	.word	0x080056e1
 80056b8:	080056f7 	.word	0x080056f7
 80056bc:	080056e7 	.word	0x080056e7
 80056c0:	080056f7 	.word	0x080056f7
 80056c4:	080056f7 	.word	0x080056f7
 80056c8:	080056f7 	.word	0x080056f7
 80056cc:	080056ef 	.word	0x080056ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80056d0:	f7fe fb6e 	bl	8003db0 <HAL_RCC_GetPCLK1Freq>
 80056d4:	61f8      	str	r0, [r7, #28]
        break;
 80056d6:	e014      	b.n	8005702 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80056d8:	f7fe fb80 	bl	8003ddc <HAL_RCC_GetPCLK2Freq>
 80056dc:	61f8      	str	r0, [r7, #28]
        break;
 80056de:	e010      	b.n	8005702 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80056e0:	4b4d      	ldr	r3, [pc, #308]	; (8005818 <UART_SetConfig+0x56c>)
 80056e2:	61fb      	str	r3, [r7, #28]
        break;
 80056e4:	e00d      	b.n	8005702 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80056e6:	f7fe facb 	bl	8003c80 <HAL_RCC_GetSysClockFreq>
 80056ea:	61f8      	str	r0, [r7, #28]
        break;
 80056ec:	e009      	b.n	8005702 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80056ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80056f2:	61fb      	str	r3, [r7, #28]
        break;
 80056f4:	e005      	b.n	8005702 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80056f6:	2300      	movs	r3, #0
 80056f8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80056fa:	2301      	movs	r3, #1
 80056fc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005700:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005702:	69fb      	ldr	r3, [r7, #28]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d077      	beq.n	80057f8 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005708:	69fb      	ldr	r3, [r7, #28]
 800570a:	005a      	lsls	r2, r3, #1
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	685b      	ldr	r3, [r3, #4]
 8005710:	085b      	lsrs	r3, r3, #1
 8005712:	441a      	add	r2, r3
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	685b      	ldr	r3, [r3, #4]
 8005718:	fbb2 f3f3 	udiv	r3, r2, r3
 800571c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800571e:	69bb      	ldr	r3, [r7, #24]
 8005720:	2b0f      	cmp	r3, #15
 8005722:	d916      	bls.n	8005752 <UART_SetConfig+0x4a6>
 8005724:	69bb      	ldr	r3, [r7, #24]
 8005726:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800572a:	d212      	bcs.n	8005752 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800572c:	69bb      	ldr	r3, [r7, #24]
 800572e:	b29b      	uxth	r3, r3
 8005730:	f023 030f 	bic.w	r3, r3, #15
 8005734:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005736:	69bb      	ldr	r3, [r7, #24]
 8005738:	085b      	lsrs	r3, r3, #1
 800573a:	b29b      	uxth	r3, r3
 800573c:	f003 0307 	and.w	r3, r3, #7
 8005740:	b29a      	uxth	r2, r3
 8005742:	8afb      	ldrh	r3, [r7, #22]
 8005744:	4313      	orrs	r3, r2
 8005746:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	8afa      	ldrh	r2, [r7, #22]
 800574e:	60da      	str	r2, [r3, #12]
 8005750:	e052      	b.n	80057f8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005752:	2301      	movs	r3, #1
 8005754:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005758:	e04e      	b.n	80057f8 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800575a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800575e:	2b08      	cmp	r3, #8
 8005760:	d827      	bhi.n	80057b2 <UART_SetConfig+0x506>
 8005762:	a201      	add	r2, pc, #4	; (adr r2, 8005768 <UART_SetConfig+0x4bc>)
 8005764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005768:	0800578d 	.word	0x0800578d
 800576c:	08005795 	.word	0x08005795
 8005770:	0800579d 	.word	0x0800579d
 8005774:	080057b3 	.word	0x080057b3
 8005778:	080057a3 	.word	0x080057a3
 800577c:	080057b3 	.word	0x080057b3
 8005780:	080057b3 	.word	0x080057b3
 8005784:	080057b3 	.word	0x080057b3
 8005788:	080057ab 	.word	0x080057ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800578c:	f7fe fb10 	bl	8003db0 <HAL_RCC_GetPCLK1Freq>
 8005790:	61f8      	str	r0, [r7, #28]
        break;
 8005792:	e014      	b.n	80057be <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005794:	f7fe fb22 	bl	8003ddc <HAL_RCC_GetPCLK2Freq>
 8005798:	61f8      	str	r0, [r7, #28]
        break;
 800579a:	e010      	b.n	80057be <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800579c:	4b1e      	ldr	r3, [pc, #120]	; (8005818 <UART_SetConfig+0x56c>)
 800579e:	61fb      	str	r3, [r7, #28]
        break;
 80057a0:	e00d      	b.n	80057be <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80057a2:	f7fe fa6d 	bl	8003c80 <HAL_RCC_GetSysClockFreq>
 80057a6:	61f8      	str	r0, [r7, #28]
        break;
 80057a8:	e009      	b.n	80057be <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80057aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80057ae:	61fb      	str	r3, [r7, #28]
        break;
 80057b0:	e005      	b.n	80057be <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80057b2:	2300      	movs	r3, #0
 80057b4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80057b6:	2301      	movs	r3, #1
 80057b8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80057bc:	bf00      	nop
    }

    if (pclk != 0U)
 80057be:	69fb      	ldr	r3, [r7, #28]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d019      	beq.n	80057f8 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	085a      	lsrs	r2, r3, #1
 80057ca:	69fb      	ldr	r3, [r7, #28]
 80057cc:	441a      	add	r2, r3
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	685b      	ldr	r3, [r3, #4]
 80057d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80057d6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80057d8:	69bb      	ldr	r3, [r7, #24]
 80057da:	2b0f      	cmp	r3, #15
 80057dc:	d909      	bls.n	80057f2 <UART_SetConfig+0x546>
 80057de:	69bb      	ldr	r3, [r7, #24]
 80057e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80057e4:	d205      	bcs.n	80057f2 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80057e6:	69bb      	ldr	r3, [r7, #24]
 80057e8:	b29a      	uxth	r2, r3
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	60da      	str	r2, [r3, #12]
 80057f0:	e002      	b.n	80057f8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80057f2:	2301      	movs	r3, #1
 80057f4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	2200      	movs	r2, #0
 80057fc:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	2200      	movs	r2, #0
 8005802:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8005804:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8005808:	4618      	mov	r0, r3
 800580a:	3728      	adds	r7, #40	; 0x28
 800580c:	46bd      	mov	sp, r7
 800580e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005812:	bf00      	nop
 8005814:	40008000 	.word	0x40008000
 8005818:	00f42400 	.word	0x00f42400

0800581c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800581c:	b480      	push	{r7}
 800581e:	b083      	sub	sp, #12
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005828:	f003 0308 	and.w	r3, r3, #8
 800582c:	2b00      	cmp	r3, #0
 800582e:	d00a      	beq.n	8005846 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	685b      	ldr	r3, [r3, #4]
 8005836:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	430a      	orrs	r2, r1
 8005844:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800584a:	f003 0301 	and.w	r3, r3, #1
 800584e:	2b00      	cmp	r3, #0
 8005850:	d00a      	beq.n	8005868 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	685b      	ldr	r3, [r3, #4]
 8005858:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	430a      	orrs	r2, r1
 8005866:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800586c:	f003 0302 	and.w	r3, r3, #2
 8005870:	2b00      	cmp	r3, #0
 8005872:	d00a      	beq.n	800588a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	685b      	ldr	r3, [r3, #4]
 800587a:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	430a      	orrs	r2, r1
 8005888:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800588e:	f003 0304 	and.w	r3, r3, #4
 8005892:	2b00      	cmp	r3, #0
 8005894:	d00a      	beq.n	80058ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	685b      	ldr	r3, [r3, #4]
 800589c:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	430a      	orrs	r2, r1
 80058aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058b0:	f003 0310 	and.w	r3, r3, #16
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d00a      	beq.n	80058ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	689b      	ldr	r3, [r3, #8]
 80058be:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	430a      	orrs	r2, r1
 80058cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058d2:	f003 0320 	and.w	r3, r3, #32
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d00a      	beq.n	80058f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	689b      	ldr	r3, [r3, #8]
 80058e0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	430a      	orrs	r2, r1
 80058ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d01a      	beq.n	8005932 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	685b      	ldr	r3, [r3, #4]
 8005902:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	430a      	orrs	r2, r1
 8005910:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005916:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800591a:	d10a      	bne.n	8005932 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	685b      	ldr	r3, [r3, #4]
 8005922:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	430a      	orrs	r2, r1
 8005930:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005936:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800593a:	2b00      	cmp	r3, #0
 800593c:	d00a      	beq.n	8005954 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	685b      	ldr	r3, [r3, #4]
 8005944:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	430a      	orrs	r2, r1
 8005952:	605a      	str	r2, [r3, #4]
  }
}
 8005954:	bf00      	nop
 8005956:	370c      	adds	r7, #12
 8005958:	46bd      	mov	sp, r7
 800595a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595e:	4770      	bx	lr

08005960 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b098      	sub	sp, #96	; 0x60
 8005964:	af02      	add	r7, sp, #8
 8005966:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2200      	movs	r2, #0
 800596c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005970:	f7fd f94e 	bl	8002c10 <HAL_GetTick>
 8005974:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f003 0308 	and.w	r3, r3, #8
 8005980:	2b08      	cmp	r3, #8
 8005982:	d12e      	bne.n	80059e2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005984:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005988:	9300      	str	r3, [sp, #0]
 800598a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800598c:	2200      	movs	r2, #0
 800598e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005992:	6878      	ldr	r0, [r7, #4]
 8005994:	f000 f88c 	bl	8005ab0 <UART_WaitOnFlagUntilTimeout>
 8005998:	4603      	mov	r3, r0
 800599a:	2b00      	cmp	r3, #0
 800599c:	d021      	beq.n	80059e2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059a6:	e853 3f00 	ldrex	r3, [r3]
 80059aa:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80059ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80059b2:	653b      	str	r3, [r7, #80]	; 0x50
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	461a      	mov	r2, r3
 80059ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80059bc:	647b      	str	r3, [r7, #68]	; 0x44
 80059be:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059c0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80059c2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80059c4:	e841 2300 	strex	r3, r2, [r1]
 80059c8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80059ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d1e6      	bne.n	800599e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2220      	movs	r2, #32
 80059d4:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2200      	movs	r2, #0
 80059da:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80059de:	2303      	movs	r3, #3
 80059e0:	e062      	b.n	8005aa8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f003 0304 	and.w	r3, r3, #4
 80059ec:	2b04      	cmp	r3, #4
 80059ee:	d149      	bne.n	8005a84 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80059f0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80059f4:	9300      	str	r3, [sp, #0]
 80059f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80059f8:	2200      	movs	r2, #0
 80059fa:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80059fe:	6878      	ldr	r0, [r7, #4]
 8005a00:	f000 f856 	bl	8005ab0 <UART_WaitOnFlagUntilTimeout>
 8005a04:	4603      	mov	r3, r0
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d03c      	beq.n	8005a84 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a12:	e853 3f00 	ldrex	r3, [r3]
 8005a16:	623b      	str	r3, [r7, #32]
   return(result);
 8005a18:	6a3b      	ldr	r3, [r7, #32]
 8005a1a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005a1e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	461a      	mov	r2, r3
 8005a26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a28:	633b      	str	r3, [r7, #48]	; 0x30
 8005a2a:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a2c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005a2e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005a30:	e841 2300 	strex	r3, r2, [r1]
 8005a34:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005a36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d1e6      	bne.n	8005a0a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	3308      	adds	r3, #8
 8005a42:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a44:	693b      	ldr	r3, [r7, #16]
 8005a46:	e853 3f00 	ldrex	r3, [r3]
 8005a4a:	60fb      	str	r3, [r7, #12]
   return(result);
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	f023 0301 	bic.w	r3, r3, #1
 8005a52:	64bb      	str	r3, [r7, #72]	; 0x48
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	3308      	adds	r3, #8
 8005a5a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005a5c:	61fa      	str	r2, [r7, #28]
 8005a5e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a60:	69b9      	ldr	r1, [r7, #24]
 8005a62:	69fa      	ldr	r2, [r7, #28]
 8005a64:	e841 2300 	strex	r3, r2, [r1]
 8005a68:	617b      	str	r3, [r7, #20]
   return(result);
 8005a6a:	697b      	ldr	r3, [r7, #20]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d1e5      	bne.n	8005a3c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2220      	movs	r2, #32
 8005a74:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005a80:	2303      	movs	r3, #3
 8005a82:	e011      	b.n	8005aa8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2220      	movs	r2, #32
 8005a88:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2220      	movs	r2, #32
 8005a8e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2200      	movs	r2, #0
 8005a96:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8005aa6:	2300      	movs	r3, #0
}
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	3758      	adds	r7, #88	; 0x58
 8005aac:	46bd      	mov	sp, r7
 8005aae:	bd80      	pop	{r7, pc}

08005ab0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b084      	sub	sp, #16
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	60f8      	str	r0, [r7, #12]
 8005ab8:	60b9      	str	r1, [r7, #8]
 8005aba:	603b      	str	r3, [r7, #0]
 8005abc:	4613      	mov	r3, r2
 8005abe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ac0:	e049      	b.n	8005b56 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ac2:	69bb      	ldr	r3, [r7, #24]
 8005ac4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005ac8:	d045      	beq.n	8005b56 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005aca:	f7fd f8a1 	bl	8002c10 <HAL_GetTick>
 8005ace:	4602      	mov	r2, r0
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	1ad3      	subs	r3, r2, r3
 8005ad4:	69ba      	ldr	r2, [r7, #24]
 8005ad6:	429a      	cmp	r2, r3
 8005ad8:	d302      	bcc.n	8005ae0 <UART_WaitOnFlagUntilTimeout+0x30>
 8005ada:	69bb      	ldr	r3, [r7, #24]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d101      	bne.n	8005ae4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005ae0:	2303      	movs	r3, #3
 8005ae2:	e048      	b.n	8005b76 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f003 0304 	and.w	r3, r3, #4
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d031      	beq.n	8005b56 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	69db      	ldr	r3, [r3, #28]
 8005af8:	f003 0308 	and.w	r3, r3, #8
 8005afc:	2b08      	cmp	r3, #8
 8005afe:	d110      	bne.n	8005b22 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	2208      	movs	r2, #8
 8005b06:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005b08:	68f8      	ldr	r0, [r7, #12]
 8005b0a:	f000 f838 	bl	8005b7e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	2208      	movs	r2, #8
 8005b12:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	2200      	movs	r2, #0
 8005b1a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8005b1e:	2301      	movs	r3, #1
 8005b20:	e029      	b.n	8005b76 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	69db      	ldr	r3, [r3, #28]
 8005b28:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005b2c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005b30:	d111      	bne.n	8005b56 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005b3a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005b3c:	68f8      	ldr	r0, [r7, #12]
 8005b3e:	f000 f81e 	bl	8005b7e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	2220      	movs	r2, #32
 8005b46:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8005b52:	2303      	movs	r3, #3
 8005b54:	e00f      	b.n	8005b76 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	69da      	ldr	r2, [r3, #28]
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	4013      	ands	r3, r2
 8005b60:	68ba      	ldr	r2, [r7, #8]
 8005b62:	429a      	cmp	r2, r3
 8005b64:	bf0c      	ite	eq
 8005b66:	2301      	moveq	r3, #1
 8005b68:	2300      	movne	r3, #0
 8005b6a:	b2db      	uxtb	r3, r3
 8005b6c:	461a      	mov	r2, r3
 8005b6e:	79fb      	ldrb	r3, [r7, #7]
 8005b70:	429a      	cmp	r2, r3
 8005b72:	d0a6      	beq.n	8005ac2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005b74:	2300      	movs	r3, #0
}
 8005b76:	4618      	mov	r0, r3
 8005b78:	3710      	adds	r7, #16
 8005b7a:	46bd      	mov	sp, r7
 8005b7c:	bd80      	pop	{r7, pc}

08005b7e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b7e:	b480      	push	{r7}
 8005b80:	b095      	sub	sp, #84	; 0x54
 8005b82:	af00      	add	r7, sp, #0
 8005b84:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b8e:	e853 3f00 	ldrex	r3, [r3]
 8005b92:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005b94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b96:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005b9a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	461a      	mov	r2, r3
 8005ba2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ba4:	643b      	str	r3, [r7, #64]	; 0x40
 8005ba6:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ba8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005baa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005bac:	e841 2300 	strex	r3, r2, [r1]
 8005bb0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005bb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d1e6      	bne.n	8005b86 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	3308      	adds	r3, #8
 8005bbe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bc0:	6a3b      	ldr	r3, [r7, #32]
 8005bc2:	e853 3f00 	ldrex	r3, [r3]
 8005bc6:	61fb      	str	r3, [r7, #28]
   return(result);
 8005bc8:	69fb      	ldr	r3, [r7, #28]
 8005bca:	f023 0301 	bic.w	r3, r3, #1
 8005bce:	64bb      	str	r3, [r7, #72]	; 0x48
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	3308      	adds	r3, #8
 8005bd6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005bd8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005bda:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bdc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005bde:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005be0:	e841 2300 	strex	r3, r2, [r1]
 8005be4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d1e5      	bne.n	8005bb8 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005bf0:	2b01      	cmp	r3, #1
 8005bf2:	d118      	bne.n	8005c26 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	e853 3f00 	ldrex	r3, [r3]
 8005c00:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c02:	68bb      	ldr	r3, [r7, #8]
 8005c04:	f023 0310 	bic.w	r3, r3, #16
 8005c08:	647b      	str	r3, [r7, #68]	; 0x44
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	461a      	mov	r2, r3
 8005c10:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005c12:	61bb      	str	r3, [r7, #24]
 8005c14:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c16:	6979      	ldr	r1, [r7, #20]
 8005c18:	69ba      	ldr	r2, [r7, #24]
 8005c1a:	e841 2300 	strex	r3, r2, [r1]
 8005c1e:	613b      	str	r3, [r7, #16]
   return(result);
 8005c20:	693b      	ldr	r3, [r7, #16]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d1e6      	bne.n	8005bf4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	2220      	movs	r2, #32
 8005c2a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2200      	movs	r2, #0
 8005c32:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2200      	movs	r2, #0
 8005c38:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005c3a:	bf00      	nop
 8005c3c:	3754      	adds	r7, #84	; 0x54
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c44:	4770      	bx	lr
	...

08005c48 <__NVIC_SetPriority>:
{
 8005c48:	b480      	push	{r7}
 8005c4a:	b083      	sub	sp, #12
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	4603      	mov	r3, r0
 8005c50:	6039      	str	r1, [r7, #0]
 8005c52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005c54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	db0a      	blt.n	8005c72 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	b2da      	uxtb	r2, r3
 8005c60:	490c      	ldr	r1, [pc, #48]	; (8005c94 <__NVIC_SetPriority+0x4c>)
 8005c62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c66:	0112      	lsls	r2, r2, #4
 8005c68:	b2d2      	uxtb	r2, r2
 8005c6a:	440b      	add	r3, r1
 8005c6c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005c70:	e00a      	b.n	8005c88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	b2da      	uxtb	r2, r3
 8005c76:	4908      	ldr	r1, [pc, #32]	; (8005c98 <__NVIC_SetPriority+0x50>)
 8005c78:	79fb      	ldrb	r3, [r7, #7]
 8005c7a:	f003 030f 	and.w	r3, r3, #15
 8005c7e:	3b04      	subs	r3, #4
 8005c80:	0112      	lsls	r2, r2, #4
 8005c82:	b2d2      	uxtb	r2, r2
 8005c84:	440b      	add	r3, r1
 8005c86:	761a      	strb	r2, [r3, #24]
}
 8005c88:	bf00      	nop
 8005c8a:	370c      	adds	r7, #12
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c92:	4770      	bx	lr
 8005c94:	e000e100 	.word	0xe000e100
 8005c98:	e000ed00 	.word	0xe000ed00

08005c9c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005ca0:	2100      	movs	r1, #0
 8005ca2:	f06f 0004 	mvn.w	r0, #4
 8005ca6:	f7ff ffcf 	bl	8005c48 <__NVIC_SetPriority>
#endif
}
 8005caa:	bf00      	nop
 8005cac:	bd80      	pop	{r7, pc}
	...

08005cb0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005cb0:	b480      	push	{r7}
 8005cb2:	b083      	sub	sp, #12
 8005cb4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005cb6:	f3ef 8305 	mrs	r3, IPSR
 8005cba:	603b      	str	r3, [r7, #0]
  return(result);
 8005cbc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d003      	beq.n	8005cca <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005cc2:	f06f 0305 	mvn.w	r3, #5
 8005cc6:	607b      	str	r3, [r7, #4]
 8005cc8:	e00c      	b.n	8005ce4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005cca:	4b0a      	ldr	r3, [pc, #40]	; (8005cf4 <osKernelInitialize+0x44>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d105      	bne.n	8005cde <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005cd2:	4b08      	ldr	r3, [pc, #32]	; (8005cf4 <osKernelInitialize+0x44>)
 8005cd4:	2201      	movs	r2, #1
 8005cd6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005cd8:	2300      	movs	r3, #0
 8005cda:	607b      	str	r3, [r7, #4]
 8005cdc:	e002      	b.n	8005ce4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005cde:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005ce2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005ce4:	687b      	ldr	r3, [r7, #4]
}
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	370c      	adds	r7, #12
 8005cea:	46bd      	mov	sp, r7
 8005cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf0:	4770      	bx	lr
 8005cf2:	bf00      	nop
 8005cf4:	200009f0 	.word	0x200009f0

08005cf8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b082      	sub	sp, #8
 8005cfc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005cfe:	f3ef 8305 	mrs	r3, IPSR
 8005d02:	603b      	str	r3, [r7, #0]
  return(result);
 8005d04:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d003      	beq.n	8005d12 <osKernelStart+0x1a>
    stat = osErrorISR;
 8005d0a:	f06f 0305 	mvn.w	r3, #5
 8005d0e:	607b      	str	r3, [r7, #4]
 8005d10:	e010      	b.n	8005d34 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005d12:	4b0b      	ldr	r3, [pc, #44]	; (8005d40 <osKernelStart+0x48>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	2b01      	cmp	r3, #1
 8005d18:	d109      	bne.n	8005d2e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005d1a:	f7ff ffbf 	bl	8005c9c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005d1e:	4b08      	ldr	r3, [pc, #32]	; (8005d40 <osKernelStart+0x48>)
 8005d20:	2202      	movs	r2, #2
 8005d22:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005d24:	f001 fb88 	bl	8007438 <vTaskStartScheduler>
      stat = osOK;
 8005d28:	2300      	movs	r3, #0
 8005d2a:	607b      	str	r3, [r7, #4]
 8005d2c:	e002      	b.n	8005d34 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005d2e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005d32:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005d34:	687b      	ldr	r3, [r7, #4]
}
 8005d36:	4618      	mov	r0, r3
 8005d38:	3708      	adds	r7, #8
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	bd80      	pop	{r7, pc}
 8005d3e:	bf00      	nop
 8005d40:	200009f0 	.word	0x200009f0

08005d44 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b08e      	sub	sp, #56	; 0x38
 8005d48:	af04      	add	r7, sp, #16
 8005d4a:	60f8      	str	r0, [r7, #12]
 8005d4c:	60b9      	str	r1, [r7, #8]
 8005d4e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005d50:	2300      	movs	r3, #0
 8005d52:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005d54:	f3ef 8305 	mrs	r3, IPSR
 8005d58:	617b      	str	r3, [r7, #20]
  return(result);
 8005d5a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d17e      	bne.n	8005e5e <osThreadNew+0x11a>
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d07b      	beq.n	8005e5e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005d66:	2380      	movs	r3, #128	; 0x80
 8005d68:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005d6a:	2318      	movs	r3, #24
 8005d6c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005d6e:	2300      	movs	r3, #0
 8005d70:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8005d72:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005d76:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d045      	beq.n	8005e0a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d002      	beq.n	8005d8c <osThreadNew+0x48>
        name = attr->name;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	699b      	ldr	r3, [r3, #24]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d002      	beq.n	8005d9a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	699b      	ldr	r3, [r3, #24]
 8005d98:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005d9a:	69fb      	ldr	r3, [r7, #28]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d008      	beq.n	8005db2 <osThreadNew+0x6e>
 8005da0:	69fb      	ldr	r3, [r7, #28]
 8005da2:	2b38      	cmp	r3, #56	; 0x38
 8005da4:	d805      	bhi.n	8005db2 <osThreadNew+0x6e>
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	f003 0301 	and.w	r3, r3, #1
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d001      	beq.n	8005db6 <osThreadNew+0x72>
        return (NULL);
 8005db2:	2300      	movs	r3, #0
 8005db4:	e054      	b.n	8005e60 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	695b      	ldr	r3, [r3, #20]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d003      	beq.n	8005dc6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	695b      	ldr	r3, [r3, #20]
 8005dc2:	089b      	lsrs	r3, r3, #2
 8005dc4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	689b      	ldr	r3, [r3, #8]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d00e      	beq.n	8005dec <osThreadNew+0xa8>
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	68db      	ldr	r3, [r3, #12]
 8005dd2:	2b5b      	cmp	r3, #91	; 0x5b
 8005dd4:	d90a      	bls.n	8005dec <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d006      	beq.n	8005dec <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	695b      	ldr	r3, [r3, #20]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d002      	beq.n	8005dec <osThreadNew+0xa8>
        mem = 1;
 8005de6:	2301      	movs	r3, #1
 8005de8:	61bb      	str	r3, [r7, #24]
 8005dea:	e010      	b.n	8005e0e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	689b      	ldr	r3, [r3, #8]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d10c      	bne.n	8005e0e <osThreadNew+0xca>
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	68db      	ldr	r3, [r3, #12]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d108      	bne.n	8005e0e <osThreadNew+0xca>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	691b      	ldr	r3, [r3, #16]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d104      	bne.n	8005e0e <osThreadNew+0xca>
          mem = 0;
 8005e04:	2300      	movs	r3, #0
 8005e06:	61bb      	str	r3, [r7, #24]
 8005e08:	e001      	b.n	8005e0e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005e0e:	69bb      	ldr	r3, [r7, #24]
 8005e10:	2b01      	cmp	r3, #1
 8005e12:	d110      	bne.n	8005e36 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005e18:	687a      	ldr	r2, [r7, #4]
 8005e1a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005e1c:	9202      	str	r2, [sp, #8]
 8005e1e:	9301      	str	r3, [sp, #4]
 8005e20:	69fb      	ldr	r3, [r7, #28]
 8005e22:	9300      	str	r3, [sp, #0]
 8005e24:	68bb      	ldr	r3, [r7, #8]
 8005e26:	6a3a      	ldr	r2, [r7, #32]
 8005e28:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005e2a:	68f8      	ldr	r0, [r7, #12]
 8005e2c:	f001 f92e 	bl	800708c <xTaskCreateStatic>
 8005e30:	4603      	mov	r3, r0
 8005e32:	613b      	str	r3, [r7, #16]
 8005e34:	e013      	b.n	8005e5e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005e36:	69bb      	ldr	r3, [r7, #24]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d110      	bne.n	8005e5e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005e3c:	6a3b      	ldr	r3, [r7, #32]
 8005e3e:	b29a      	uxth	r2, r3
 8005e40:	f107 0310 	add.w	r3, r7, #16
 8005e44:	9301      	str	r3, [sp, #4]
 8005e46:	69fb      	ldr	r3, [r7, #28]
 8005e48:	9300      	str	r3, [sp, #0]
 8005e4a:	68bb      	ldr	r3, [r7, #8]
 8005e4c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005e4e:	68f8      	ldr	r0, [r7, #12]
 8005e50:	f001 f979 	bl	8007146 <xTaskCreate>
 8005e54:	4603      	mov	r3, r0
 8005e56:	2b01      	cmp	r3, #1
 8005e58:	d001      	beq.n	8005e5e <osThreadNew+0x11a>
            hTask = NULL;
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005e5e:	693b      	ldr	r3, [r7, #16]
}
 8005e60:	4618      	mov	r0, r3
 8005e62:	3728      	adds	r7, #40	; 0x28
 8005e64:	46bd      	mov	sp, r7
 8005e66:	bd80      	pop	{r7, pc}

08005e68 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b084      	sub	sp, #16
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005e70:	f3ef 8305 	mrs	r3, IPSR
 8005e74:	60bb      	str	r3, [r7, #8]
  return(result);
 8005e76:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d003      	beq.n	8005e84 <osDelay+0x1c>
    stat = osErrorISR;
 8005e7c:	f06f 0305 	mvn.w	r3, #5
 8005e80:	60fb      	str	r3, [r7, #12]
 8005e82:	e007      	b.n	8005e94 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005e84:	2300      	movs	r3, #0
 8005e86:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d002      	beq.n	8005e94 <osDelay+0x2c>
      vTaskDelay(ticks);
 8005e8e:	6878      	ldr	r0, [r7, #4]
 8005e90:	f001 fa9e 	bl	80073d0 <vTaskDelay>
    }
  }

  return (stat);
 8005e94:	68fb      	ldr	r3, [r7, #12]
}
 8005e96:	4618      	mov	r0, r3
 8005e98:	3710      	adds	r7, #16
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	bd80      	pop	{r7, pc}

08005e9e <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8005e9e:	b580      	push	{r7, lr}
 8005ea0:	b088      	sub	sp, #32
 8005ea2:	af00      	add	r7, sp, #0
 8005ea4:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005eaa:	f3ef 8305 	mrs	r3, IPSR
 8005eae:	60bb      	str	r3, [r7, #8]
  return(result);
 8005eb0:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d174      	bne.n	8005fa0 <osMutexNew+0x102>
    if (attr != NULL) {
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d003      	beq.n	8005ec4 <osMutexNew+0x26>
      type = attr->attr_bits;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	685b      	ldr	r3, [r3, #4]
 8005ec0:	61bb      	str	r3, [r7, #24]
 8005ec2:	e001      	b.n	8005ec8 <osMutexNew+0x2a>
    } else {
      type = 0U;
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8005ec8:	69bb      	ldr	r3, [r7, #24]
 8005eca:	f003 0301 	and.w	r3, r3, #1
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d002      	beq.n	8005ed8 <osMutexNew+0x3a>
      rmtx = 1U;
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	617b      	str	r3, [r7, #20]
 8005ed6:	e001      	b.n	8005edc <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 8005ed8:	2300      	movs	r3, #0
 8005eda:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8005edc:	69bb      	ldr	r3, [r7, #24]
 8005ede:	f003 0308 	and.w	r3, r3, #8
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d15c      	bne.n	8005fa0 <osMutexNew+0x102>
      mem = -1;
 8005ee6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005eea:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d015      	beq.n	8005f1e <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	689b      	ldr	r3, [r3, #8]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d006      	beq.n	8005f08 <osMutexNew+0x6a>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	68db      	ldr	r3, [r3, #12]
 8005efe:	2b4f      	cmp	r3, #79	; 0x4f
 8005f00:	d902      	bls.n	8005f08 <osMutexNew+0x6a>
          mem = 1;
 8005f02:	2301      	movs	r3, #1
 8005f04:	613b      	str	r3, [r7, #16]
 8005f06:	e00c      	b.n	8005f22 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	689b      	ldr	r3, [r3, #8]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d108      	bne.n	8005f22 <osMutexNew+0x84>
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	68db      	ldr	r3, [r3, #12]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d104      	bne.n	8005f22 <osMutexNew+0x84>
            mem = 0;
 8005f18:	2300      	movs	r3, #0
 8005f1a:	613b      	str	r3, [r7, #16]
 8005f1c:	e001      	b.n	8005f22 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8005f1e:	2300      	movs	r3, #0
 8005f20:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8005f22:	693b      	ldr	r3, [r7, #16]
 8005f24:	2b01      	cmp	r3, #1
 8005f26:	d112      	bne.n	8005f4e <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8005f28:	697b      	ldr	r3, [r7, #20]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d007      	beq.n	8005f3e <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	689b      	ldr	r3, [r3, #8]
 8005f32:	4619      	mov	r1, r3
 8005f34:	2004      	movs	r0, #4
 8005f36:	f000 fb18 	bl	800656a <xQueueCreateMutexStatic>
 8005f3a:	61f8      	str	r0, [r7, #28]
 8005f3c:	e016      	b.n	8005f6c <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	689b      	ldr	r3, [r3, #8]
 8005f42:	4619      	mov	r1, r3
 8005f44:	2001      	movs	r0, #1
 8005f46:	f000 fb10 	bl	800656a <xQueueCreateMutexStatic>
 8005f4a:	61f8      	str	r0, [r7, #28]
 8005f4c:	e00e      	b.n	8005f6c <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8005f4e:	693b      	ldr	r3, [r7, #16]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d10b      	bne.n	8005f6c <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8005f54:	697b      	ldr	r3, [r7, #20]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d004      	beq.n	8005f64 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8005f5a:	2004      	movs	r0, #4
 8005f5c:	f000 faed 	bl	800653a <xQueueCreateMutex>
 8005f60:	61f8      	str	r0, [r7, #28]
 8005f62:	e003      	b.n	8005f6c <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8005f64:	2001      	movs	r0, #1
 8005f66:	f000 fae8 	bl	800653a <xQueueCreateMutex>
 8005f6a:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8005f6c:	69fb      	ldr	r3, [r7, #28]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d00c      	beq.n	8005f8c <osMutexNew+0xee>
        if (attr != NULL) {
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d003      	beq.n	8005f80 <osMutexNew+0xe2>
          name = attr->name;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	60fb      	str	r3, [r7, #12]
 8005f7e:	e001      	b.n	8005f84 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8005f80:	2300      	movs	r3, #0
 8005f82:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8005f84:	68f9      	ldr	r1, [r7, #12]
 8005f86:	69f8      	ldr	r0, [r7, #28]
 8005f88:	f001 f822 	bl	8006fd0 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8005f8c:	69fb      	ldr	r3, [r7, #28]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d006      	beq.n	8005fa0 <osMutexNew+0x102>
 8005f92:	697b      	ldr	r3, [r7, #20]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d003      	beq.n	8005fa0 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8005f98:	69fb      	ldr	r3, [r7, #28]
 8005f9a:	f043 0301 	orr.w	r3, r3, #1
 8005f9e:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8005fa0:	69fb      	ldr	r3, [r7, #28]
}
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	3720      	adds	r7, #32
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	bd80      	pop	{r7, pc}

08005faa <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8005faa:	b580      	push	{r7, lr}
 8005fac:	b086      	sub	sp, #24
 8005fae:	af00      	add	r7, sp, #0
 8005fb0:	6078      	str	r0, [r7, #4]
 8005fb2:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	f023 0301 	bic.w	r3, r3, #1
 8005fba:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	f003 0301 	and.w	r3, r3, #1
 8005fc2:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005fc8:	f3ef 8305 	mrs	r3, IPSR
 8005fcc:	60bb      	str	r3, [r7, #8]
  return(result);
 8005fce:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d003      	beq.n	8005fdc <osMutexAcquire+0x32>
    stat = osErrorISR;
 8005fd4:	f06f 0305 	mvn.w	r3, #5
 8005fd8:	617b      	str	r3, [r7, #20]
 8005fda:	e02c      	b.n	8006036 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8005fdc:	693b      	ldr	r3, [r7, #16]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d103      	bne.n	8005fea <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8005fe2:	f06f 0303 	mvn.w	r3, #3
 8005fe6:	617b      	str	r3, [r7, #20]
 8005fe8:	e025      	b.n	8006036 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d011      	beq.n	8006014 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8005ff0:	6839      	ldr	r1, [r7, #0]
 8005ff2:	6938      	ldr	r0, [r7, #16]
 8005ff4:	f000 fb08 	bl	8006608 <xQueueTakeMutexRecursive>
 8005ff8:	4603      	mov	r3, r0
 8005ffa:	2b01      	cmp	r3, #1
 8005ffc:	d01b      	beq.n	8006036 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8005ffe:	683b      	ldr	r3, [r7, #0]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d003      	beq.n	800600c <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8006004:	f06f 0301 	mvn.w	r3, #1
 8006008:	617b      	str	r3, [r7, #20]
 800600a:	e014      	b.n	8006036 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800600c:	f06f 0302 	mvn.w	r3, #2
 8006010:	617b      	str	r3, [r7, #20]
 8006012:	e010      	b.n	8006036 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8006014:	6839      	ldr	r1, [r7, #0]
 8006016:	6938      	ldr	r0, [r7, #16]
 8006018:	f000 fda6 	bl	8006b68 <xQueueSemaphoreTake>
 800601c:	4603      	mov	r3, r0
 800601e:	2b01      	cmp	r3, #1
 8006020:	d009      	beq.n	8006036 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d003      	beq.n	8006030 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8006028:	f06f 0301 	mvn.w	r3, #1
 800602c:	617b      	str	r3, [r7, #20]
 800602e:	e002      	b.n	8006036 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8006030:	f06f 0302 	mvn.w	r3, #2
 8006034:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8006036:	697b      	ldr	r3, [r7, #20]
}
 8006038:	4618      	mov	r0, r3
 800603a:	3718      	adds	r7, #24
 800603c:	46bd      	mov	sp, r7
 800603e:	bd80      	pop	{r7, pc}

08006040 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8006040:	b580      	push	{r7, lr}
 8006042:	b086      	sub	sp, #24
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	f023 0301 	bic.w	r3, r3, #1
 800604e:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	f003 0301 	and.w	r3, r3, #1
 8006056:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8006058:	2300      	movs	r3, #0
 800605a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800605c:	f3ef 8305 	mrs	r3, IPSR
 8006060:	60bb      	str	r3, [r7, #8]
  return(result);
 8006062:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8006064:	2b00      	cmp	r3, #0
 8006066:	d003      	beq.n	8006070 <osMutexRelease+0x30>
    stat = osErrorISR;
 8006068:	f06f 0305 	mvn.w	r3, #5
 800606c:	617b      	str	r3, [r7, #20]
 800606e:	e01f      	b.n	80060b0 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8006070:	693b      	ldr	r3, [r7, #16]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d103      	bne.n	800607e <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8006076:	f06f 0303 	mvn.w	r3, #3
 800607a:	617b      	str	r3, [r7, #20]
 800607c:	e018      	b.n	80060b0 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	2b00      	cmp	r3, #0
 8006082:	d009      	beq.n	8006098 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8006084:	6938      	ldr	r0, [r7, #16]
 8006086:	f000 fa8b 	bl	80065a0 <xQueueGiveMutexRecursive>
 800608a:	4603      	mov	r3, r0
 800608c:	2b01      	cmp	r3, #1
 800608e:	d00f      	beq.n	80060b0 <osMutexRelease+0x70>
        stat = osErrorResource;
 8006090:	f06f 0302 	mvn.w	r3, #2
 8006094:	617b      	str	r3, [r7, #20]
 8006096:	e00b      	b.n	80060b0 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8006098:	2300      	movs	r3, #0
 800609a:	2200      	movs	r2, #0
 800609c:	2100      	movs	r1, #0
 800609e:	6938      	ldr	r0, [r7, #16]
 80060a0:	f000 fae8 	bl	8006674 <xQueueGenericSend>
 80060a4:	4603      	mov	r3, r0
 80060a6:	2b01      	cmp	r3, #1
 80060a8:	d002      	beq.n	80060b0 <osMutexRelease+0x70>
        stat = osErrorResource;
 80060aa:	f06f 0302 	mvn.w	r3, #2
 80060ae:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80060b0:	697b      	ldr	r3, [r7, #20]
}
 80060b2:	4618      	mov	r0, r3
 80060b4:	3718      	adds	r7, #24
 80060b6:	46bd      	mov	sp, r7
 80060b8:	bd80      	pop	{r7, pc}
	...

080060bc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80060bc:	b480      	push	{r7}
 80060be:	b085      	sub	sp, #20
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	60f8      	str	r0, [r7, #12]
 80060c4:	60b9      	str	r1, [r7, #8]
 80060c6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	4a07      	ldr	r2, [pc, #28]	; (80060e8 <vApplicationGetIdleTaskMemory+0x2c>)
 80060cc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80060ce:	68bb      	ldr	r3, [r7, #8]
 80060d0:	4a06      	ldr	r2, [pc, #24]	; (80060ec <vApplicationGetIdleTaskMemory+0x30>)
 80060d2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2280      	movs	r2, #128	; 0x80
 80060d8:	601a      	str	r2, [r3, #0]
}
 80060da:	bf00      	nop
 80060dc:	3714      	adds	r7, #20
 80060de:	46bd      	mov	sp, r7
 80060e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e4:	4770      	bx	lr
 80060e6:	bf00      	nop
 80060e8:	200009f4 	.word	0x200009f4
 80060ec:	20000a50 	.word	0x20000a50

080060f0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80060f0:	b480      	push	{r7}
 80060f2:	b085      	sub	sp, #20
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	60f8      	str	r0, [r7, #12]
 80060f8:	60b9      	str	r1, [r7, #8]
 80060fa:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	4a07      	ldr	r2, [pc, #28]	; (800611c <vApplicationGetTimerTaskMemory+0x2c>)
 8006100:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006102:	68bb      	ldr	r3, [r7, #8]
 8006104:	4a06      	ldr	r2, [pc, #24]	; (8006120 <vApplicationGetTimerTaskMemory+0x30>)
 8006106:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800610e:	601a      	str	r2, [r3, #0]
}
 8006110:	bf00      	nop
 8006112:	3714      	adds	r7, #20
 8006114:	46bd      	mov	sp, r7
 8006116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611a:	4770      	bx	lr
 800611c:	20000c50 	.word	0x20000c50
 8006120:	20000cac 	.word	0x20000cac

08006124 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006124:	b480      	push	{r7}
 8006126:	b083      	sub	sp, #12
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	f103 0208 	add.w	r2, r3, #8
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800613c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	f103 0208 	add.w	r2, r3, #8
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	f103 0208 	add.w	r2, r3, #8
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2200      	movs	r2, #0
 8006156:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006158:	bf00      	nop
 800615a:	370c      	adds	r7, #12
 800615c:	46bd      	mov	sp, r7
 800615e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006162:	4770      	bx	lr

08006164 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006164:	b480      	push	{r7}
 8006166:	b083      	sub	sp, #12
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2200      	movs	r2, #0
 8006170:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006172:	bf00      	nop
 8006174:	370c      	adds	r7, #12
 8006176:	46bd      	mov	sp, r7
 8006178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617c:	4770      	bx	lr

0800617e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800617e:	b480      	push	{r7}
 8006180:	b085      	sub	sp, #20
 8006182:	af00      	add	r7, sp, #0
 8006184:	6078      	str	r0, [r7, #4]
 8006186:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	685b      	ldr	r3, [r3, #4]
 800618c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	68fa      	ldr	r2, [r7, #12]
 8006192:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	689a      	ldr	r2, [r3, #8]
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	689b      	ldr	r3, [r3, #8]
 80061a0:	683a      	ldr	r2, [r7, #0]
 80061a2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	683a      	ldr	r2, [r7, #0]
 80061a8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	687a      	ldr	r2, [r7, #4]
 80061ae:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	1c5a      	adds	r2, r3, #1
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	601a      	str	r2, [r3, #0]
}
 80061ba:	bf00      	nop
 80061bc:	3714      	adds	r7, #20
 80061be:	46bd      	mov	sp, r7
 80061c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c4:	4770      	bx	lr

080061c6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80061c6:	b480      	push	{r7}
 80061c8:	b085      	sub	sp, #20
 80061ca:	af00      	add	r7, sp, #0
 80061cc:	6078      	str	r0, [r7, #4]
 80061ce:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80061dc:	d103      	bne.n	80061e6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	691b      	ldr	r3, [r3, #16]
 80061e2:	60fb      	str	r3, [r7, #12]
 80061e4:	e00c      	b.n	8006200 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	3308      	adds	r3, #8
 80061ea:	60fb      	str	r3, [r7, #12]
 80061ec:	e002      	b.n	80061f4 <vListInsert+0x2e>
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	685b      	ldr	r3, [r3, #4]
 80061f2:	60fb      	str	r3, [r7, #12]
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	685b      	ldr	r3, [r3, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	68ba      	ldr	r2, [r7, #8]
 80061fc:	429a      	cmp	r2, r3
 80061fe:	d2f6      	bcs.n	80061ee <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	685a      	ldr	r2, [r3, #4]
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	685b      	ldr	r3, [r3, #4]
 800620c:	683a      	ldr	r2, [r7, #0]
 800620e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	68fa      	ldr	r2, [r7, #12]
 8006214:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	683a      	ldr	r2, [r7, #0]
 800621a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	687a      	ldr	r2, [r7, #4]
 8006220:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	1c5a      	adds	r2, r3, #1
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	601a      	str	r2, [r3, #0]
}
 800622c:	bf00      	nop
 800622e:	3714      	adds	r7, #20
 8006230:	46bd      	mov	sp, r7
 8006232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006236:	4770      	bx	lr

08006238 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006238:	b480      	push	{r7}
 800623a:	b085      	sub	sp, #20
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	691b      	ldr	r3, [r3, #16]
 8006244:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	685b      	ldr	r3, [r3, #4]
 800624a:	687a      	ldr	r2, [r7, #4]
 800624c:	6892      	ldr	r2, [r2, #8]
 800624e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	689b      	ldr	r3, [r3, #8]
 8006254:	687a      	ldr	r2, [r7, #4]
 8006256:	6852      	ldr	r2, [r2, #4]
 8006258:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	685b      	ldr	r3, [r3, #4]
 800625e:	687a      	ldr	r2, [r7, #4]
 8006260:	429a      	cmp	r2, r3
 8006262:	d103      	bne.n	800626c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	689a      	ldr	r2, [r3, #8]
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2200      	movs	r2, #0
 8006270:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	1e5a      	subs	r2, r3, #1
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
}
 8006280:	4618      	mov	r0, r3
 8006282:	3714      	adds	r7, #20
 8006284:	46bd      	mov	sp, r7
 8006286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628a:	4770      	bx	lr

0800628c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b084      	sub	sp, #16
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
 8006294:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d10a      	bne.n	80062b6 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80062a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062a4:	f383 8811 	msr	BASEPRI, r3
 80062a8:	f3bf 8f6f 	isb	sy
 80062ac:	f3bf 8f4f 	dsb	sy
 80062b0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80062b2:	bf00      	nop
 80062b4:	e7fe      	b.n	80062b4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80062b6:	f002 fb6d 	bl	8008994 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681a      	ldr	r2, [r3, #0]
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062c2:	68f9      	ldr	r1, [r7, #12]
 80062c4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80062c6:	fb01 f303 	mul.w	r3, r1, r3
 80062ca:	441a      	add	r2, r3
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	2200      	movs	r2, #0
 80062d4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	681a      	ldr	r2, [r3, #0]
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681a      	ldr	r2, [r3, #0]
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062e6:	3b01      	subs	r3, #1
 80062e8:	68f9      	ldr	r1, [r7, #12]
 80062ea:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80062ec:	fb01 f303 	mul.w	r3, r1, r3
 80062f0:	441a      	add	r2, r3
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	22ff      	movs	r2, #255	; 0xff
 80062fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	22ff      	movs	r2, #255	; 0xff
 8006302:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d114      	bne.n	8006336 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	691b      	ldr	r3, [r3, #16]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d01a      	beq.n	800634a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	3310      	adds	r3, #16
 8006318:	4618      	mov	r0, r3
 800631a:	f001 fb17 	bl	800794c <xTaskRemoveFromEventList>
 800631e:	4603      	mov	r3, r0
 8006320:	2b00      	cmp	r3, #0
 8006322:	d012      	beq.n	800634a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006324:	4b0c      	ldr	r3, [pc, #48]	; (8006358 <xQueueGenericReset+0xcc>)
 8006326:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800632a:	601a      	str	r2, [r3, #0]
 800632c:	f3bf 8f4f 	dsb	sy
 8006330:	f3bf 8f6f 	isb	sy
 8006334:	e009      	b.n	800634a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	3310      	adds	r3, #16
 800633a:	4618      	mov	r0, r3
 800633c:	f7ff fef2 	bl	8006124 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	3324      	adds	r3, #36	; 0x24
 8006344:	4618      	mov	r0, r3
 8006346:	f7ff feed 	bl	8006124 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800634a:	f002 fb53 	bl	80089f4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800634e:	2301      	movs	r3, #1
}
 8006350:	4618      	mov	r0, r3
 8006352:	3710      	adds	r7, #16
 8006354:	46bd      	mov	sp, r7
 8006356:	bd80      	pop	{r7, pc}
 8006358:	e000ed04 	.word	0xe000ed04

0800635c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800635c:	b580      	push	{r7, lr}
 800635e:	b08e      	sub	sp, #56	; 0x38
 8006360:	af02      	add	r7, sp, #8
 8006362:	60f8      	str	r0, [r7, #12]
 8006364:	60b9      	str	r1, [r7, #8]
 8006366:	607a      	str	r2, [r7, #4]
 8006368:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	2b00      	cmp	r3, #0
 800636e:	d10a      	bne.n	8006386 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8006370:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006374:	f383 8811 	msr	BASEPRI, r3
 8006378:	f3bf 8f6f 	isb	sy
 800637c:	f3bf 8f4f 	dsb	sy
 8006380:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006382:	bf00      	nop
 8006384:	e7fe      	b.n	8006384 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d10a      	bne.n	80063a2 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800638c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006390:	f383 8811 	msr	BASEPRI, r3
 8006394:	f3bf 8f6f 	isb	sy
 8006398:	f3bf 8f4f 	dsb	sy
 800639c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800639e:	bf00      	nop
 80063a0:	e7fe      	b.n	80063a0 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d002      	beq.n	80063ae <xQueueGenericCreateStatic+0x52>
 80063a8:	68bb      	ldr	r3, [r7, #8]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d001      	beq.n	80063b2 <xQueueGenericCreateStatic+0x56>
 80063ae:	2301      	movs	r3, #1
 80063b0:	e000      	b.n	80063b4 <xQueueGenericCreateStatic+0x58>
 80063b2:	2300      	movs	r3, #0
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d10a      	bne.n	80063ce <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80063b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063bc:	f383 8811 	msr	BASEPRI, r3
 80063c0:	f3bf 8f6f 	isb	sy
 80063c4:	f3bf 8f4f 	dsb	sy
 80063c8:	623b      	str	r3, [r7, #32]
}
 80063ca:	bf00      	nop
 80063cc:	e7fe      	b.n	80063cc <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d102      	bne.n	80063da <xQueueGenericCreateStatic+0x7e>
 80063d4:	68bb      	ldr	r3, [r7, #8]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d101      	bne.n	80063de <xQueueGenericCreateStatic+0x82>
 80063da:	2301      	movs	r3, #1
 80063dc:	e000      	b.n	80063e0 <xQueueGenericCreateStatic+0x84>
 80063de:	2300      	movs	r3, #0
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d10a      	bne.n	80063fa <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80063e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063e8:	f383 8811 	msr	BASEPRI, r3
 80063ec:	f3bf 8f6f 	isb	sy
 80063f0:	f3bf 8f4f 	dsb	sy
 80063f4:	61fb      	str	r3, [r7, #28]
}
 80063f6:	bf00      	nop
 80063f8:	e7fe      	b.n	80063f8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80063fa:	2350      	movs	r3, #80	; 0x50
 80063fc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80063fe:	697b      	ldr	r3, [r7, #20]
 8006400:	2b50      	cmp	r3, #80	; 0x50
 8006402:	d00a      	beq.n	800641a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8006404:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006408:	f383 8811 	msr	BASEPRI, r3
 800640c:	f3bf 8f6f 	isb	sy
 8006410:	f3bf 8f4f 	dsb	sy
 8006414:	61bb      	str	r3, [r7, #24]
}
 8006416:	bf00      	nop
 8006418:	e7fe      	b.n	8006418 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800641a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006420:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006422:	2b00      	cmp	r3, #0
 8006424:	d00d      	beq.n	8006442 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006426:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006428:	2201      	movs	r2, #1
 800642a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800642e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006432:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006434:	9300      	str	r3, [sp, #0]
 8006436:	4613      	mov	r3, r2
 8006438:	687a      	ldr	r2, [r7, #4]
 800643a:	68b9      	ldr	r1, [r7, #8]
 800643c:	68f8      	ldr	r0, [r7, #12]
 800643e:	f000 f83f 	bl	80064c0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006442:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006444:	4618      	mov	r0, r3
 8006446:	3730      	adds	r7, #48	; 0x30
 8006448:	46bd      	mov	sp, r7
 800644a:	bd80      	pop	{r7, pc}

0800644c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800644c:	b580      	push	{r7, lr}
 800644e:	b08a      	sub	sp, #40	; 0x28
 8006450:	af02      	add	r7, sp, #8
 8006452:	60f8      	str	r0, [r7, #12]
 8006454:	60b9      	str	r1, [r7, #8]
 8006456:	4613      	mov	r3, r2
 8006458:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d10a      	bne.n	8006476 <xQueueGenericCreate+0x2a>
	__asm volatile
 8006460:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006464:	f383 8811 	msr	BASEPRI, r3
 8006468:	f3bf 8f6f 	isb	sy
 800646c:	f3bf 8f4f 	dsb	sy
 8006470:	613b      	str	r3, [r7, #16]
}
 8006472:	bf00      	nop
 8006474:	e7fe      	b.n	8006474 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	68ba      	ldr	r2, [r7, #8]
 800647a:	fb02 f303 	mul.w	r3, r2, r3
 800647e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006480:	69fb      	ldr	r3, [r7, #28]
 8006482:	3350      	adds	r3, #80	; 0x50
 8006484:	4618      	mov	r0, r3
 8006486:	f002 fba7 	bl	8008bd8 <pvPortMalloc>
 800648a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800648c:	69bb      	ldr	r3, [r7, #24]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d011      	beq.n	80064b6 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006492:	69bb      	ldr	r3, [r7, #24]
 8006494:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006496:	697b      	ldr	r3, [r7, #20]
 8006498:	3350      	adds	r3, #80	; 0x50
 800649a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800649c:	69bb      	ldr	r3, [r7, #24]
 800649e:	2200      	movs	r2, #0
 80064a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80064a4:	79fa      	ldrb	r2, [r7, #7]
 80064a6:	69bb      	ldr	r3, [r7, #24]
 80064a8:	9300      	str	r3, [sp, #0]
 80064aa:	4613      	mov	r3, r2
 80064ac:	697a      	ldr	r2, [r7, #20]
 80064ae:	68b9      	ldr	r1, [r7, #8]
 80064b0:	68f8      	ldr	r0, [r7, #12]
 80064b2:	f000 f805 	bl	80064c0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80064b6:	69bb      	ldr	r3, [r7, #24]
	}
 80064b8:	4618      	mov	r0, r3
 80064ba:	3720      	adds	r7, #32
 80064bc:	46bd      	mov	sp, r7
 80064be:	bd80      	pop	{r7, pc}

080064c0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b084      	sub	sp, #16
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	60f8      	str	r0, [r7, #12]
 80064c8:	60b9      	str	r1, [r7, #8]
 80064ca:	607a      	str	r2, [r7, #4]
 80064cc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80064ce:	68bb      	ldr	r3, [r7, #8]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d103      	bne.n	80064dc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80064d4:	69bb      	ldr	r3, [r7, #24]
 80064d6:	69ba      	ldr	r2, [r7, #24]
 80064d8:	601a      	str	r2, [r3, #0]
 80064da:	e002      	b.n	80064e2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80064dc:	69bb      	ldr	r3, [r7, #24]
 80064de:	687a      	ldr	r2, [r7, #4]
 80064e0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80064e2:	69bb      	ldr	r3, [r7, #24]
 80064e4:	68fa      	ldr	r2, [r7, #12]
 80064e6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80064e8:	69bb      	ldr	r3, [r7, #24]
 80064ea:	68ba      	ldr	r2, [r7, #8]
 80064ec:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80064ee:	2101      	movs	r1, #1
 80064f0:	69b8      	ldr	r0, [r7, #24]
 80064f2:	f7ff fecb 	bl	800628c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80064f6:	69bb      	ldr	r3, [r7, #24]
 80064f8:	78fa      	ldrb	r2, [r7, #3]
 80064fa:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80064fe:	bf00      	nop
 8006500:	3710      	adds	r7, #16
 8006502:	46bd      	mov	sp, r7
 8006504:	bd80      	pop	{r7, pc}

08006506 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8006506:	b580      	push	{r7, lr}
 8006508:	b082      	sub	sp, #8
 800650a:	af00      	add	r7, sp, #0
 800650c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d00e      	beq.n	8006532 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2200      	movs	r2, #0
 8006518:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2200      	movs	r2, #0
 800651e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2200      	movs	r2, #0
 8006524:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8006526:	2300      	movs	r3, #0
 8006528:	2200      	movs	r2, #0
 800652a:	2100      	movs	r1, #0
 800652c:	6878      	ldr	r0, [r7, #4]
 800652e:	f000 f8a1 	bl	8006674 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8006532:	bf00      	nop
 8006534:	3708      	adds	r7, #8
 8006536:	46bd      	mov	sp, r7
 8006538:	bd80      	pop	{r7, pc}

0800653a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800653a:	b580      	push	{r7, lr}
 800653c:	b086      	sub	sp, #24
 800653e:	af00      	add	r7, sp, #0
 8006540:	4603      	mov	r3, r0
 8006542:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006544:	2301      	movs	r3, #1
 8006546:	617b      	str	r3, [r7, #20]
 8006548:	2300      	movs	r3, #0
 800654a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800654c:	79fb      	ldrb	r3, [r7, #7]
 800654e:	461a      	mov	r2, r3
 8006550:	6939      	ldr	r1, [r7, #16]
 8006552:	6978      	ldr	r0, [r7, #20]
 8006554:	f7ff ff7a 	bl	800644c <xQueueGenericCreate>
 8006558:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800655a:	68f8      	ldr	r0, [r7, #12]
 800655c:	f7ff ffd3 	bl	8006506 <prvInitialiseMutex>

		return xNewQueue;
 8006560:	68fb      	ldr	r3, [r7, #12]
	}
 8006562:	4618      	mov	r0, r3
 8006564:	3718      	adds	r7, #24
 8006566:	46bd      	mov	sp, r7
 8006568:	bd80      	pop	{r7, pc}

0800656a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800656a:	b580      	push	{r7, lr}
 800656c:	b088      	sub	sp, #32
 800656e:	af02      	add	r7, sp, #8
 8006570:	4603      	mov	r3, r0
 8006572:	6039      	str	r1, [r7, #0]
 8006574:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006576:	2301      	movs	r3, #1
 8006578:	617b      	str	r3, [r7, #20]
 800657a:	2300      	movs	r3, #0
 800657c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800657e:	79fb      	ldrb	r3, [r7, #7]
 8006580:	9300      	str	r3, [sp, #0]
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	2200      	movs	r2, #0
 8006586:	6939      	ldr	r1, [r7, #16]
 8006588:	6978      	ldr	r0, [r7, #20]
 800658a:	f7ff fee7 	bl	800635c <xQueueGenericCreateStatic>
 800658e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006590:	68f8      	ldr	r0, [r7, #12]
 8006592:	f7ff ffb8 	bl	8006506 <prvInitialiseMutex>

		return xNewQueue;
 8006596:	68fb      	ldr	r3, [r7, #12]
	}
 8006598:	4618      	mov	r0, r3
 800659a:	3718      	adds	r7, #24
 800659c:	46bd      	mov	sp, r7
 800659e:	bd80      	pop	{r7, pc}

080065a0 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 80065a0:	b590      	push	{r4, r7, lr}
 80065a2:	b087      	sub	sp, #28
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80065ac:	693b      	ldr	r3, [r7, #16]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d10a      	bne.n	80065c8 <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 80065b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065b6:	f383 8811 	msr	BASEPRI, r3
 80065ba:	f3bf 8f6f 	isb	sy
 80065be:	f3bf 8f4f 	dsb	sy
 80065c2:	60fb      	str	r3, [r7, #12]
}
 80065c4:	bf00      	nop
 80065c6:	e7fe      	b.n	80065c6 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80065c8:	693b      	ldr	r3, [r7, #16]
 80065ca:	689c      	ldr	r4, [r3, #8]
 80065cc:	f001 fb7c 	bl	8007cc8 <xTaskGetCurrentTaskHandle>
 80065d0:	4603      	mov	r3, r0
 80065d2:	429c      	cmp	r4, r3
 80065d4:	d111      	bne.n	80065fa <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 80065d6:	693b      	ldr	r3, [r7, #16]
 80065d8:	68db      	ldr	r3, [r3, #12]
 80065da:	1e5a      	subs	r2, r3, #1
 80065dc:	693b      	ldr	r3, [r7, #16]
 80065de:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 80065e0:	693b      	ldr	r3, [r7, #16]
 80065e2:	68db      	ldr	r3, [r3, #12]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d105      	bne.n	80065f4 <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 80065e8:	2300      	movs	r3, #0
 80065ea:	2200      	movs	r2, #0
 80065ec:	2100      	movs	r1, #0
 80065ee:	6938      	ldr	r0, [r7, #16]
 80065f0:	f000 f840 	bl	8006674 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 80065f4:	2301      	movs	r3, #1
 80065f6:	617b      	str	r3, [r7, #20]
 80065f8:	e001      	b.n	80065fe <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 80065fa:	2300      	movs	r3, #0
 80065fc:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 80065fe:	697b      	ldr	r3, [r7, #20]
	}
 8006600:	4618      	mov	r0, r3
 8006602:	371c      	adds	r7, #28
 8006604:	46bd      	mov	sp, r7
 8006606:	bd90      	pop	{r4, r7, pc}

08006608 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8006608:	b590      	push	{r4, r7, lr}
 800660a:	b087      	sub	sp, #28
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
 8006610:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8006616:	693b      	ldr	r3, [r7, #16]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d10a      	bne.n	8006632 <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 800661c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006620:	f383 8811 	msr	BASEPRI, r3
 8006624:	f3bf 8f6f 	isb	sy
 8006628:	f3bf 8f4f 	dsb	sy
 800662c:	60fb      	str	r3, [r7, #12]
}
 800662e:	bf00      	nop
 8006630:	e7fe      	b.n	8006630 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8006632:	693b      	ldr	r3, [r7, #16]
 8006634:	689c      	ldr	r4, [r3, #8]
 8006636:	f001 fb47 	bl	8007cc8 <xTaskGetCurrentTaskHandle>
 800663a:	4603      	mov	r3, r0
 800663c:	429c      	cmp	r4, r3
 800663e:	d107      	bne.n	8006650 <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8006640:	693b      	ldr	r3, [r7, #16]
 8006642:	68db      	ldr	r3, [r3, #12]
 8006644:	1c5a      	adds	r2, r3, #1
 8006646:	693b      	ldr	r3, [r7, #16]
 8006648:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800664a:	2301      	movs	r3, #1
 800664c:	617b      	str	r3, [r7, #20]
 800664e:	e00c      	b.n	800666a <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8006650:	6839      	ldr	r1, [r7, #0]
 8006652:	6938      	ldr	r0, [r7, #16]
 8006654:	f000 fa88 	bl	8006b68 <xQueueSemaphoreTake>
 8006658:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800665a:	697b      	ldr	r3, [r7, #20]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d004      	beq.n	800666a <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8006660:	693b      	ldr	r3, [r7, #16]
 8006662:	68db      	ldr	r3, [r3, #12]
 8006664:	1c5a      	adds	r2, r3, #1
 8006666:	693b      	ldr	r3, [r7, #16]
 8006668:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800666a:	697b      	ldr	r3, [r7, #20]
	}
 800666c:	4618      	mov	r0, r3
 800666e:	371c      	adds	r7, #28
 8006670:	46bd      	mov	sp, r7
 8006672:	bd90      	pop	{r4, r7, pc}

08006674 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006674:	b580      	push	{r7, lr}
 8006676:	b08e      	sub	sp, #56	; 0x38
 8006678:	af00      	add	r7, sp, #0
 800667a:	60f8      	str	r0, [r7, #12]
 800667c:	60b9      	str	r1, [r7, #8]
 800667e:	607a      	str	r2, [r7, #4]
 8006680:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006682:	2300      	movs	r3, #0
 8006684:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800668a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800668c:	2b00      	cmp	r3, #0
 800668e:	d10a      	bne.n	80066a6 <xQueueGenericSend+0x32>
	__asm volatile
 8006690:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006694:	f383 8811 	msr	BASEPRI, r3
 8006698:	f3bf 8f6f 	isb	sy
 800669c:	f3bf 8f4f 	dsb	sy
 80066a0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80066a2:	bf00      	nop
 80066a4:	e7fe      	b.n	80066a4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80066a6:	68bb      	ldr	r3, [r7, #8]
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d103      	bne.n	80066b4 <xQueueGenericSend+0x40>
 80066ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d101      	bne.n	80066b8 <xQueueGenericSend+0x44>
 80066b4:	2301      	movs	r3, #1
 80066b6:	e000      	b.n	80066ba <xQueueGenericSend+0x46>
 80066b8:	2300      	movs	r3, #0
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d10a      	bne.n	80066d4 <xQueueGenericSend+0x60>
	__asm volatile
 80066be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066c2:	f383 8811 	msr	BASEPRI, r3
 80066c6:	f3bf 8f6f 	isb	sy
 80066ca:	f3bf 8f4f 	dsb	sy
 80066ce:	627b      	str	r3, [r7, #36]	; 0x24
}
 80066d0:	bf00      	nop
 80066d2:	e7fe      	b.n	80066d2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	2b02      	cmp	r3, #2
 80066d8:	d103      	bne.n	80066e2 <xQueueGenericSend+0x6e>
 80066da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066de:	2b01      	cmp	r3, #1
 80066e0:	d101      	bne.n	80066e6 <xQueueGenericSend+0x72>
 80066e2:	2301      	movs	r3, #1
 80066e4:	e000      	b.n	80066e8 <xQueueGenericSend+0x74>
 80066e6:	2300      	movs	r3, #0
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d10a      	bne.n	8006702 <xQueueGenericSend+0x8e>
	__asm volatile
 80066ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066f0:	f383 8811 	msr	BASEPRI, r3
 80066f4:	f3bf 8f6f 	isb	sy
 80066f8:	f3bf 8f4f 	dsb	sy
 80066fc:	623b      	str	r3, [r7, #32]
}
 80066fe:	bf00      	nop
 8006700:	e7fe      	b.n	8006700 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006702:	f001 faf1 	bl	8007ce8 <xTaskGetSchedulerState>
 8006706:	4603      	mov	r3, r0
 8006708:	2b00      	cmp	r3, #0
 800670a:	d102      	bne.n	8006712 <xQueueGenericSend+0x9e>
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2b00      	cmp	r3, #0
 8006710:	d101      	bne.n	8006716 <xQueueGenericSend+0xa2>
 8006712:	2301      	movs	r3, #1
 8006714:	e000      	b.n	8006718 <xQueueGenericSend+0xa4>
 8006716:	2300      	movs	r3, #0
 8006718:	2b00      	cmp	r3, #0
 800671a:	d10a      	bne.n	8006732 <xQueueGenericSend+0xbe>
	__asm volatile
 800671c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006720:	f383 8811 	msr	BASEPRI, r3
 8006724:	f3bf 8f6f 	isb	sy
 8006728:	f3bf 8f4f 	dsb	sy
 800672c:	61fb      	str	r3, [r7, #28]
}
 800672e:	bf00      	nop
 8006730:	e7fe      	b.n	8006730 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006732:	f002 f92f 	bl	8008994 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006736:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006738:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800673a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800673c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800673e:	429a      	cmp	r2, r3
 8006740:	d302      	bcc.n	8006748 <xQueueGenericSend+0xd4>
 8006742:	683b      	ldr	r3, [r7, #0]
 8006744:	2b02      	cmp	r3, #2
 8006746:	d129      	bne.n	800679c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006748:	683a      	ldr	r2, [r7, #0]
 800674a:	68b9      	ldr	r1, [r7, #8]
 800674c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800674e:	f000 fb2f 	bl	8006db0 <prvCopyDataToQueue>
 8006752:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006754:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006758:	2b00      	cmp	r3, #0
 800675a:	d010      	beq.n	800677e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800675c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800675e:	3324      	adds	r3, #36	; 0x24
 8006760:	4618      	mov	r0, r3
 8006762:	f001 f8f3 	bl	800794c <xTaskRemoveFromEventList>
 8006766:	4603      	mov	r3, r0
 8006768:	2b00      	cmp	r3, #0
 800676a:	d013      	beq.n	8006794 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800676c:	4b3f      	ldr	r3, [pc, #252]	; (800686c <xQueueGenericSend+0x1f8>)
 800676e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006772:	601a      	str	r2, [r3, #0]
 8006774:	f3bf 8f4f 	dsb	sy
 8006778:	f3bf 8f6f 	isb	sy
 800677c:	e00a      	b.n	8006794 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800677e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006780:	2b00      	cmp	r3, #0
 8006782:	d007      	beq.n	8006794 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006784:	4b39      	ldr	r3, [pc, #228]	; (800686c <xQueueGenericSend+0x1f8>)
 8006786:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800678a:	601a      	str	r2, [r3, #0]
 800678c:	f3bf 8f4f 	dsb	sy
 8006790:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006794:	f002 f92e 	bl	80089f4 <vPortExitCritical>
				return pdPASS;
 8006798:	2301      	movs	r3, #1
 800679a:	e063      	b.n	8006864 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d103      	bne.n	80067aa <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80067a2:	f002 f927 	bl	80089f4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80067a6:	2300      	movs	r3, #0
 80067a8:	e05c      	b.n	8006864 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80067aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d106      	bne.n	80067be <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80067b0:	f107 0314 	add.w	r3, r7, #20
 80067b4:	4618      	mov	r0, r3
 80067b6:	f001 f92d 	bl	8007a14 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80067ba:	2301      	movs	r3, #1
 80067bc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80067be:	f002 f919 	bl	80089f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80067c2:	f000 fe9f 	bl	8007504 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80067c6:	f002 f8e5 	bl	8008994 <vPortEnterCritical>
 80067ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067cc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80067d0:	b25b      	sxtb	r3, r3
 80067d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80067d6:	d103      	bne.n	80067e0 <xQueueGenericSend+0x16c>
 80067d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067da:	2200      	movs	r2, #0
 80067dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80067e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067e2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80067e6:	b25b      	sxtb	r3, r3
 80067e8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80067ec:	d103      	bne.n	80067f6 <xQueueGenericSend+0x182>
 80067ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067f0:	2200      	movs	r2, #0
 80067f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80067f6:	f002 f8fd 	bl	80089f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80067fa:	1d3a      	adds	r2, r7, #4
 80067fc:	f107 0314 	add.w	r3, r7, #20
 8006800:	4611      	mov	r1, r2
 8006802:	4618      	mov	r0, r3
 8006804:	f001 f91c 	bl	8007a40 <xTaskCheckForTimeOut>
 8006808:	4603      	mov	r3, r0
 800680a:	2b00      	cmp	r3, #0
 800680c:	d124      	bne.n	8006858 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800680e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006810:	f000 fbc6 	bl	8006fa0 <prvIsQueueFull>
 8006814:	4603      	mov	r3, r0
 8006816:	2b00      	cmp	r3, #0
 8006818:	d018      	beq.n	800684c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800681a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800681c:	3310      	adds	r3, #16
 800681e:	687a      	ldr	r2, [r7, #4]
 8006820:	4611      	mov	r1, r2
 8006822:	4618      	mov	r0, r3
 8006824:	f001 f842 	bl	80078ac <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006828:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800682a:	f000 fb51 	bl	8006ed0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800682e:	f000 fe77 	bl	8007520 <xTaskResumeAll>
 8006832:	4603      	mov	r3, r0
 8006834:	2b00      	cmp	r3, #0
 8006836:	f47f af7c 	bne.w	8006732 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800683a:	4b0c      	ldr	r3, [pc, #48]	; (800686c <xQueueGenericSend+0x1f8>)
 800683c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006840:	601a      	str	r2, [r3, #0]
 8006842:	f3bf 8f4f 	dsb	sy
 8006846:	f3bf 8f6f 	isb	sy
 800684a:	e772      	b.n	8006732 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800684c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800684e:	f000 fb3f 	bl	8006ed0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006852:	f000 fe65 	bl	8007520 <xTaskResumeAll>
 8006856:	e76c      	b.n	8006732 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006858:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800685a:	f000 fb39 	bl	8006ed0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800685e:	f000 fe5f 	bl	8007520 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006862:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006864:	4618      	mov	r0, r3
 8006866:	3738      	adds	r7, #56	; 0x38
 8006868:	46bd      	mov	sp, r7
 800686a:	bd80      	pop	{r7, pc}
 800686c:	e000ed04 	.word	0xe000ed04

08006870 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006870:	b580      	push	{r7, lr}
 8006872:	b090      	sub	sp, #64	; 0x40
 8006874:	af00      	add	r7, sp, #0
 8006876:	60f8      	str	r0, [r7, #12]
 8006878:	60b9      	str	r1, [r7, #8]
 800687a:	607a      	str	r2, [r7, #4]
 800687c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8006882:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006884:	2b00      	cmp	r3, #0
 8006886:	d10a      	bne.n	800689e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8006888:	f04f 0350 	mov.w	r3, #80	; 0x50
 800688c:	f383 8811 	msr	BASEPRI, r3
 8006890:	f3bf 8f6f 	isb	sy
 8006894:	f3bf 8f4f 	dsb	sy
 8006898:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800689a:	bf00      	nop
 800689c:	e7fe      	b.n	800689c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800689e:	68bb      	ldr	r3, [r7, #8]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d103      	bne.n	80068ac <xQueueGenericSendFromISR+0x3c>
 80068a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d101      	bne.n	80068b0 <xQueueGenericSendFromISR+0x40>
 80068ac:	2301      	movs	r3, #1
 80068ae:	e000      	b.n	80068b2 <xQueueGenericSendFromISR+0x42>
 80068b0:	2300      	movs	r3, #0
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d10a      	bne.n	80068cc <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80068b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068ba:	f383 8811 	msr	BASEPRI, r3
 80068be:	f3bf 8f6f 	isb	sy
 80068c2:	f3bf 8f4f 	dsb	sy
 80068c6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80068c8:	bf00      	nop
 80068ca:	e7fe      	b.n	80068ca <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	2b02      	cmp	r3, #2
 80068d0:	d103      	bne.n	80068da <xQueueGenericSendFromISR+0x6a>
 80068d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068d6:	2b01      	cmp	r3, #1
 80068d8:	d101      	bne.n	80068de <xQueueGenericSendFromISR+0x6e>
 80068da:	2301      	movs	r3, #1
 80068dc:	e000      	b.n	80068e0 <xQueueGenericSendFromISR+0x70>
 80068de:	2300      	movs	r3, #0
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d10a      	bne.n	80068fa <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80068e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068e8:	f383 8811 	msr	BASEPRI, r3
 80068ec:	f3bf 8f6f 	isb	sy
 80068f0:	f3bf 8f4f 	dsb	sy
 80068f4:	623b      	str	r3, [r7, #32]
}
 80068f6:	bf00      	nop
 80068f8:	e7fe      	b.n	80068f8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80068fa:	f002 f92d 	bl	8008b58 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80068fe:	f3ef 8211 	mrs	r2, BASEPRI
 8006902:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006906:	f383 8811 	msr	BASEPRI, r3
 800690a:	f3bf 8f6f 	isb	sy
 800690e:	f3bf 8f4f 	dsb	sy
 8006912:	61fa      	str	r2, [r7, #28]
 8006914:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006916:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006918:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800691a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800691c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800691e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006920:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006922:	429a      	cmp	r2, r3
 8006924:	d302      	bcc.n	800692c <xQueueGenericSendFromISR+0xbc>
 8006926:	683b      	ldr	r3, [r7, #0]
 8006928:	2b02      	cmp	r3, #2
 800692a:	d12f      	bne.n	800698c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800692c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800692e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006932:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006936:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006938:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800693a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800693c:	683a      	ldr	r2, [r7, #0]
 800693e:	68b9      	ldr	r1, [r7, #8]
 8006940:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8006942:	f000 fa35 	bl	8006db0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006946:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800694a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800694e:	d112      	bne.n	8006976 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006950:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006954:	2b00      	cmp	r3, #0
 8006956:	d016      	beq.n	8006986 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006958:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800695a:	3324      	adds	r3, #36	; 0x24
 800695c:	4618      	mov	r0, r3
 800695e:	f000 fff5 	bl	800794c <xTaskRemoveFromEventList>
 8006962:	4603      	mov	r3, r0
 8006964:	2b00      	cmp	r3, #0
 8006966:	d00e      	beq.n	8006986 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d00b      	beq.n	8006986 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	2201      	movs	r2, #1
 8006972:	601a      	str	r2, [r3, #0]
 8006974:	e007      	b.n	8006986 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006976:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800697a:	3301      	adds	r3, #1
 800697c:	b2db      	uxtb	r3, r3
 800697e:	b25a      	sxtb	r2, r3
 8006980:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006982:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006986:	2301      	movs	r3, #1
 8006988:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800698a:	e001      	b.n	8006990 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800698c:	2300      	movs	r3, #0
 800698e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006990:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006992:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006994:	697b      	ldr	r3, [r7, #20]
 8006996:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800699a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800699c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800699e:	4618      	mov	r0, r3
 80069a0:	3740      	adds	r7, #64	; 0x40
 80069a2:	46bd      	mov	sp, r7
 80069a4:	bd80      	pop	{r7, pc}
	...

080069a8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80069a8:	b580      	push	{r7, lr}
 80069aa:	b08c      	sub	sp, #48	; 0x30
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	60f8      	str	r0, [r7, #12]
 80069b0:	60b9      	str	r1, [r7, #8]
 80069b2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80069b4:	2300      	movs	r3, #0
 80069b6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80069bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d10a      	bne.n	80069d8 <xQueueReceive+0x30>
	__asm volatile
 80069c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069c6:	f383 8811 	msr	BASEPRI, r3
 80069ca:	f3bf 8f6f 	isb	sy
 80069ce:	f3bf 8f4f 	dsb	sy
 80069d2:	623b      	str	r3, [r7, #32]
}
 80069d4:	bf00      	nop
 80069d6:	e7fe      	b.n	80069d6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80069d8:	68bb      	ldr	r3, [r7, #8]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d103      	bne.n	80069e6 <xQueueReceive+0x3e>
 80069de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d101      	bne.n	80069ea <xQueueReceive+0x42>
 80069e6:	2301      	movs	r3, #1
 80069e8:	e000      	b.n	80069ec <xQueueReceive+0x44>
 80069ea:	2300      	movs	r3, #0
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d10a      	bne.n	8006a06 <xQueueReceive+0x5e>
	__asm volatile
 80069f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069f4:	f383 8811 	msr	BASEPRI, r3
 80069f8:	f3bf 8f6f 	isb	sy
 80069fc:	f3bf 8f4f 	dsb	sy
 8006a00:	61fb      	str	r3, [r7, #28]
}
 8006a02:	bf00      	nop
 8006a04:	e7fe      	b.n	8006a04 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006a06:	f001 f96f 	bl	8007ce8 <xTaskGetSchedulerState>
 8006a0a:	4603      	mov	r3, r0
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d102      	bne.n	8006a16 <xQueueReceive+0x6e>
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d101      	bne.n	8006a1a <xQueueReceive+0x72>
 8006a16:	2301      	movs	r3, #1
 8006a18:	e000      	b.n	8006a1c <xQueueReceive+0x74>
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d10a      	bne.n	8006a36 <xQueueReceive+0x8e>
	__asm volatile
 8006a20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a24:	f383 8811 	msr	BASEPRI, r3
 8006a28:	f3bf 8f6f 	isb	sy
 8006a2c:	f3bf 8f4f 	dsb	sy
 8006a30:	61bb      	str	r3, [r7, #24]
}
 8006a32:	bf00      	nop
 8006a34:	e7fe      	b.n	8006a34 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006a36:	f001 ffad 	bl	8008994 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006a3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a3e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d01f      	beq.n	8006a86 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006a46:	68b9      	ldr	r1, [r7, #8]
 8006a48:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006a4a:	f000 fa1b 	bl	8006e84 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a50:	1e5a      	subs	r2, r3, #1
 8006a52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a54:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006a56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a58:	691b      	ldr	r3, [r3, #16]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d00f      	beq.n	8006a7e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006a5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a60:	3310      	adds	r3, #16
 8006a62:	4618      	mov	r0, r3
 8006a64:	f000 ff72 	bl	800794c <xTaskRemoveFromEventList>
 8006a68:	4603      	mov	r3, r0
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d007      	beq.n	8006a7e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006a6e:	4b3d      	ldr	r3, [pc, #244]	; (8006b64 <xQueueReceive+0x1bc>)
 8006a70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006a74:	601a      	str	r2, [r3, #0]
 8006a76:	f3bf 8f4f 	dsb	sy
 8006a7a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006a7e:	f001 ffb9 	bl	80089f4 <vPortExitCritical>
				return pdPASS;
 8006a82:	2301      	movs	r3, #1
 8006a84:	e069      	b.n	8006b5a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d103      	bne.n	8006a94 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006a8c:	f001 ffb2 	bl	80089f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006a90:	2300      	movs	r3, #0
 8006a92:	e062      	b.n	8006b5a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006a94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d106      	bne.n	8006aa8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006a9a:	f107 0310 	add.w	r3, r7, #16
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	f000 ffb8 	bl	8007a14 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006aa4:	2301      	movs	r3, #1
 8006aa6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006aa8:	f001 ffa4 	bl	80089f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006aac:	f000 fd2a 	bl	8007504 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006ab0:	f001 ff70 	bl	8008994 <vPortEnterCritical>
 8006ab4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ab6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006aba:	b25b      	sxtb	r3, r3
 8006abc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006ac0:	d103      	bne.n	8006aca <xQueueReceive+0x122>
 8006ac2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006aca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006acc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006ad0:	b25b      	sxtb	r3, r3
 8006ad2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006ad6:	d103      	bne.n	8006ae0 <xQueueReceive+0x138>
 8006ad8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ada:	2200      	movs	r2, #0
 8006adc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006ae0:	f001 ff88 	bl	80089f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006ae4:	1d3a      	adds	r2, r7, #4
 8006ae6:	f107 0310 	add.w	r3, r7, #16
 8006aea:	4611      	mov	r1, r2
 8006aec:	4618      	mov	r0, r3
 8006aee:	f000 ffa7 	bl	8007a40 <xTaskCheckForTimeOut>
 8006af2:	4603      	mov	r3, r0
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d123      	bne.n	8006b40 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006af8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006afa:	f000 fa3b 	bl	8006f74 <prvIsQueueEmpty>
 8006afe:	4603      	mov	r3, r0
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d017      	beq.n	8006b34 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006b04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b06:	3324      	adds	r3, #36	; 0x24
 8006b08:	687a      	ldr	r2, [r7, #4]
 8006b0a:	4611      	mov	r1, r2
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	f000 fecd 	bl	80078ac <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006b12:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006b14:	f000 f9dc 	bl	8006ed0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006b18:	f000 fd02 	bl	8007520 <xTaskResumeAll>
 8006b1c:	4603      	mov	r3, r0
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d189      	bne.n	8006a36 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8006b22:	4b10      	ldr	r3, [pc, #64]	; (8006b64 <xQueueReceive+0x1bc>)
 8006b24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b28:	601a      	str	r2, [r3, #0]
 8006b2a:	f3bf 8f4f 	dsb	sy
 8006b2e:	f3bf 8f6f 	isb	sy
 8006b32:	e780      	b.n	8006a36 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006b34:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006b36:	f000 f9cb 	bl	8006ed0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006b3a:	f000 fcf1 	bl	8007520 <xTaskResumeAll>
 8006b3e:	e77a      	b.n	8006a36 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006b40:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006b42:	f000 f9c5 	bl	8006ed0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006b46:	f000 fceb 	bl	8007520 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006b4a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006b4c:	f000 fa12 	bl	8006f74 <prvIsQueueEmpty>
 8006b50:	4603      	mov	r3, r0
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	f43f af6f 	beq.w	8006a36 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006b58:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006b5a:	4618      	mov	r0, r3
 8006b5c:	3730      	adds	r7, #48	; 0x30
 8006b5e:	46bd      	mov	sp, r7
 8006b60:	bd80      	pop	{r7, pc}
 8006b62:	bf00      	nop
 8006b64:	e000ed04 	.word	0xe000ed04

08006b68 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b08e      	sub	sp, #56	; 0x38
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
 8006b70:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006b72:	2300      	movs	r3, #0
 8006b74:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006b7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d10a      	bne.n	8006b9a <xQueueSemaphoreTake+0x32>
	__asm volatile
 8006b84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b88:	f383 8811 	msr	BASEPRI, r3
 8006b8c:	f3bf 8f6f 	isb	sy
 8006b90:	f3bf 8f4f 	dsb	sy
 8006b94:	623b      	str	r3, [r7, #32]
}
 8006b96:	bf00      	nop
 8006b98:	e7fe      	b.n	8006b98 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006b9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d00a      	beq.n	8006bb8 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8006ba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ba6:	f383 8811 	msr	BASEPRI, r3
 8006baa:	f3bf 8f6f 	isb	sy
 8006bae:	f3bf 8f4f 	dsb	sy
 8006bb2:	61fb      	str	r3, [r7, #28]
}
 8006bb4:	bf00      	nop
 8006bb6:	e7fe      	b.n	8006bb6 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006bb8:	f001 f896 	bl	8007ce8 <xTaskGetSchedulerState>
 8006bbc:	4603      	mov	r3, r0
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d102      	bne.n	8006bc8 <xQueueSemaphoreTake+0x60>
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d101      	bne.n	8006bcc <xQueueSemaphoreTake+0x64>
 8006bc8:	2301      	movs	r3, #1
 8006bca:	e000      	b.n	8006bce <xQueueSemaphoreTake+0x66>
 8006bcc:	2300      	movs	r3, #0
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d10a      	bne.n	8006be8 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8006bd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bd6:	f383 8811 	msr	BASEPRI, r3
 8006bda:	f3bf 8f6f 	isb	sy
 8006bde:	f3bf 8f4f 	dsb	sy
 8006be2:	61bb      	str	r3, [r7, #24]
}
 8006be4:	bf00      	nop
 8006be6:	e7fe      	b.n	8006be6 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006be8:	f001 fed4 	bl	8008994 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006bec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bf0:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006bf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d024      	beq.n	8006c42 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006bf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bfa:	1e5a      	subs	r2, r3, #1
 8006bfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bfe:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006c00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d104      	bne.n	8006c12 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006c08:	f001 f9e4 	bl	8007fd4 <pvTaskIncrementMutexHeldCount>
 8006c0c:	4602      	mov	r2, r0
 8006c0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c10:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006c12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c14:	691b      	ldr	r3, [r3, #16]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d00f      	beq.n	8006c3a <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006c1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c1c:	3310      	adds	r3, #16
 8006c1e:	4618      	mov	r0, r3
 8006c20:	f000 fe94 	bl	800794c <xTaskRemoveFromEventList>
 8006c24:	4603      	mov	r3, r0
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d007      	beq.n	8006c3a <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006c2a:	4b54      	ldr	r3, [pc, #336]	; (8006d7c <xQueueSemaphoreTake+0x214>)
 8006c2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c30:	601a      	str	r2, [r3, #0]
 8006c32:	f3bf 8f4f 	dsb	sy
 8006c36:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006c3a:	f001 fedb 	bl	80089f4 <vPortExitCritical>
				return pdPASS;
 8006c3e:	2301      	movs	r3, #1
 8006c40:	e097      	b.n	8006d72 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d111      	bne.n	8006c6c <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006c48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d00a      	beq.n	8006c64 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8006c4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c52:	f383 8811 	msr	BASEPRI, r3
 8006c56:	f3bf 8f6f 	isb	sy
 8006c5a:	f3bf 8f4f 	dsb	sy
 8006c5e:	617b      	str	r3, [r7, #20]
}
 8006c60:	bf00      	nop
 8006c62:	e7fe      	b.n	8006c62 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006c64:	f001 fec6 	bl	80089f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006c68:	2300      	movs	r3, #0
 8006c6a:	e082      	b.n	8006d72 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006c6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d106      	bne.n	8006c80 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006c72:	f107 030c 	add.w	r3, r7, #12
 8006c76:	4618      	mov	r0, r3
 8006c78:	f000 fecc 	bl	8007a14 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006c80:	f001 feb8 	bl	80089f4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006c84:	f000 fc3e 	bl	8007504 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006c88:	f001 fe84 	bl	8008994 <vPortEnterCritical>
 8006c8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c8e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006c92:	b25b      	sxtb	r3, r3
 8006c94:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006c98:	d103      	bne.n	8006ca2 <xQueueSemaphoreTake+0x13a>
 8006c9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006ca2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ca4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006ca8:	b25b      	sxtb	r3, r3
 8006caa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006cae:	d103      	bne.n	8006cb8 <xQueueSemaphoreTake+0x150>
 8006cb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006cb8:	f001 fe9c 	bl	80089f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006cbc:	463a      	mov	r2, r7
 8006cbe:	f107 030c 	add.w	r3, r7, #12
 8006cc2:	4611      	mov	r1, r2
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	f000 febb 	bl	8007a40 <xTaskCheckForTimeOut>
 8006cca:	4603      	mov	r3, r0
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d132      	bne.n	8006d36 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006cd0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006cd2:	f000 f94f 	bl	8006f74 <prvIsQueueEmpty>
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d026      	beq.n	8006d2a <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006cdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d109      	bne.n	8006cf8 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8006ce4:	f001 fe56 	bl	8008994 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006ce8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cea:	689b      	ldr	r3, [r3, #8]
 8006cec:	4618      	mov	r0, r3
 8006cee:	f001 f819 	bl	8007d24 <xTaskPriorityInherit>
 8006cf2:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8006cf4:	f001 fe7e 	bl	80089f4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006cf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cfa:	3324      	adds	r3, #36	; 0x24
 8006cfc:	683a      	ldr	r2, [r7, #0]
 8006cfe:	4611      	mov	r1, r2
 8006d00:	4618      	mov	r0, r3
 8006d02:	f000 fdd3 	bl	80078ac <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006d06:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006d08:	f000 f8e2 	bl	8006ed0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006d0c:	f000 fc08 	bl	8007520 <xTaskResumeAll>
 8006d10:	4603      	mov	r3, r0
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	f47f af68 	bne.w	8006be8 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8006d18:	4b18      	ldr	r3, [pc, #96]	; (8006d7c <xQueueSemaphoreTake+0x214>)
 8006d1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d1e:	601a      	str	r2, [r3, #0]
 8006d20:	f3bf 8f4f 	dsb	sy
 8006d24:	f3bf 8f6f 	isb	sy
 8006d28:	e75e      	b.n	8006be8 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006d2a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006d2c:	f000 f8d0 	bl	8006ed0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006d30:	f000 fbf6 	bl	8007520 <xTaskResumeAll>
 8006d34:	e758      	b.n	8006be8 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8006d36:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006d38:	f000 f8ca 	bl	8006ed0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006d3c:	f000 fbf0 	bl	8007520 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006d40:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006d42:	f000 f917 	bl	8006f74 <prvIsQueueEmpty>
 8006d46:	4603      	mov	r3, r0
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	f43f af4d 	beq.w	8006be8 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006d4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d00d      	beq.n	8006d70 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8006d54:	f001 fe1e 	bl	8008994 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006d58:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006d5a:	f000 f811 	bl	8006d80 <prvGetDisinheritPriorityAfterTimeout>
 8006d5e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006d60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d62:	689b      	ldr	r3, [r3, #8]
 8006d64:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006d66:	4618      	mov	r0, r3
 8006d68:	f001 f8b2 	bl	8007ed0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006d6c:	f001 fe42 	bl	80089f4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006d70:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006d72:	4618      	mov	r0, r3
 8006d74:	3738      	adds	r7, #56	; 0x38
 8006d76:	46bd      	mov	sp, r7
 8006d78:	bd80      	pop	{r7, pc}
 8006d7a:	bf00      	nop
 8006d7c:	e000ed04 	.word	0xe000ed04

08006d80 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006d80:	b480      	push	{r7}
 8006d82:	b085      	sub	sp, #20
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d006      	beq.n	8006d9e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8006d9a:	60fb      	str	r3, [r7, #12]
 8006d9c:	e001      	b.n	8006da2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006d9e:	2300      	movs	r3, #0
 8006da0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006da2:	68fb      	ldr	r3, [r7, #12]
	}
 8006da4:	4618      	mov	r0, r3
 8006da6:	3714      	adds	r7, #20
 8006da8:	46bd      	mov	sp, r7
 8006daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dae:	4770      	bx	lr

08006db0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b086      	sub	sp, #24
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	60f8      	str	r0, [r7, #12]
 8006db8:	60b9      	str	r1, [r7, #8]
 8006dba:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dc4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d10d      	bne.n	8006dea <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d14d      	bne.n	8006e72 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	689b      	ldr	r3, [r3, #8]
 8006dda:	4618      	mov	r0, r3
 8006ddc:	f001 f80a 	bl	8007df4 <xTaskPriorityDisinherit>
 8006de0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	2200      	movs	r2, #0
 8006de6:	609a      	str	r2, [r3, #8]
 8006de8:	e043      	b.n	8006e72 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d119      	bne.n	8006e24 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	6858      	ldr	r0, [r3, #4]
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006df8:	461a      	mov	r2, r3
 8006dfa:	68b9      	ldr	r1, [r7, #8]
 8006dfc:	f002 f92a 	bl	8009054 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	685a      	ldr	r2, [r3, #4]
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e08:	441a      	add	r2, r3
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	685a      	ldr	r2, [r3, #4]
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	689b      	ldr	r3, [r3, #8]
 8006e16:	429a      	cmp	r2, r3
 8006e18:	d32b      	bcc.n	8006e72 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681a      	ldr	r2, [r3, #0]
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	605a      	str	r2, [r3, #4]
 8006e22:	e026      	b.n	8006e72 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	68d8      	ldr	r0, [r3, #12]
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e2c:	461a      	mov	r2, r3
 8006e2e:	68b9      	ldr	r1, [r7, #8]
 8006e30:	f002 f910 	bl	8009054 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	68da      	ldr	r2, [r3, #12]
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e3c:	425b      	negs	r3, r3
 8006e3e:	441a      	add	r2, r3
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	68da      	ldr	r2, [r3, #12]
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	429a      	cmp	r2, r3
 8006e4e:	d207      	bcs.n	8006e60 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	689a      	ldr	r2, [r3, #8]
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e58:	425b      	negs	r3, r3
 8006e5a:	441a      	add	r2, r3
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2b02      	cmp	r3, #2
 8006e64:	d105      	bne.n	8006e72 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006e66:	693b      	ldr	r3, [r7, #16]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d002      	beq.n	8006e72 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006e6c:	693b      	ldr	r3, [r7, #16]
 8006e6e:	3b01      	subs	r3, #1
 8006e70:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006e72:	693b      	ldr	r3, [r7, #16]
 8006e74:	1c5a      	adds	r2, r3, #1
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006e7a:	697b      	ldr	r3, [r7, #20]
}
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	3718      	adds	r7, #24
 8006e80:	46bd      	mov	sp, r7
 8006e82:	bd80      	pop	{r7, pc}

08006e84 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b082      	sub	sp, #8
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
 8006e8c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d018      	beq.n	8006ec8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	68da      	ldr	r2, [r3, #12]
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e9e:	441a      	add	r2, r3
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	68da      	ldr	r2, [r3, #12]
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	689b      	ldr	r3, [r3, #8]
 8006eac:	429a      	cmp	r2, r3
 8006eae:	d303      	bcc.n	8006eb8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681a      	ldr	r2, [r3, #0]
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	68d9      	ldr	r1, [r3, #12]
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ec0:	461a      	mov	r2, r3
 8006ec2:	6838      	ldr	r0, [r7, #0]
 8006ec4:	f002 f8c6 	bl	8009054 <memcpy>
	}
}
 8006ec8:	bf00      	nop
 8006eca:	3708      	adds	r7, #8
 8006ecc:	46bd      	mov	sp, r7
 8006ece:	bd80      	pop	{r7, pc}

08006ed0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006ed0:	b580      	push	{r7, lr}
 8006ed2:	b084      	sub	sp, #16
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006ed8:	f001 fd5c 	bl	8008994 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006ee2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006ee4:	e011      	b.n	8006f0a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d012      	beq.n	8006f14 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	3324      	adds	r3, #36	; 0x24
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	f000 fd2a 	bl	800794c <xTaskRemoveFromEventList>
 8006ef8:	4603      	mov	r3, r0
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d001      	beq.n	8006f02 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006efe:	f000 fe01 	bl	8007b04 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006f02:	7bfb      	ldrb	r3, [r7, #15]
 8006f04:	3b01      	subs	r3, #1
 8006f06:	b2db      	uxtb	r3, r3
 8006f08:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006f0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	dce9      	bgt.n	8006ee6 <prvUnlockQueue+0x16>
 8006f12:	e000      	b.n	8006f16 <prvUnlockQueue+0x46>
					break;
 8006f14:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	22ff      	movs	r2, #255	; 0xff
 8006f1a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006f1e:	f001 fd69 	bl	80089f4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006f22:	f001 fd37 	bl	8008994 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006f2c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006f2e:	e011      	b.n	8006f54 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	691b      	ldr	r3, [r3, #16]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d012      	beq.n	8006f5e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	3310      	adds	r3, #16
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	f000 fd05 	bl	800794c <xTaskRemoveFromEventList>
 8006f42:	4603      	mov	r3, r0
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d001      	beq.n	8006f4c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006f48:	f000 fddc 	bl	8007b04 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006f4c:	7bbb      	ldrb	r3, [r7, #14]
 8006f4e:	3b01      	subs	r3, #1
 8006f50:	b2db      	uxtb	r3, r3
 8006f52:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006f54:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	dce9      	bgt.n	8006f30 <prvUnlockQueue+0x60>
 8006f5c:	e000      	b.n	8006f60 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006f5e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	22ff      	movs	r2, #255	; 0xff
 8006f64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006f68:	f001 fd44 	bl	80089f4 <vPortExitCritical>
}
 8006f6c:	bf00      	nop
 8006f6e:	3710      	adds	r7, #16
 8006f70:	46bd      	mov	sp, r7
 8006f72:	bd80      	pop	{r7, pc}

08006f74 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006f74:	b580      	push	{r7, lr}
 8006f76:	b084      	sub	sp, #16
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006f7c:	f001 fd0a 	bl	8008994 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d102      	bne.n	8006f8e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006f88:	2301      	movs	r3, #1
 8006f8a:	60fb      	str	r3, [r7, #12]
 8006f8c:	e001      	b.n	8006f92 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006f8e:	2300      	movs	r3, #0
 8006f90:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006f92:	f001 fd2f 	bl	80089f4 <vPortExitCritical>

	return xReturn;
 8006f96:	68fb      	ldr	r3, [r7, #12]
}
 8006f98:	4618      	mov	r0, r3
 8006f9a:	3710      	adds	r7, #16
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	bd80      	pop	{r7, pc}

08006fa0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	b084      	sub	sp, #16
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006fa8:	f001 fcf4 	bl	8008994 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fb4:	429a      	cmp	r2, r3
 8006fb6:	d102      	bne.n	8006fbe <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006fb8:	2301      	movs	r3, #1
 8006fba:	60fb      	str	r3, [r7, #12]
 8006fbc:	e001      	b.n	8006fc2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006fc2:	f001 fd17 	bl	80089f4 <vPortExitCritical>

	return xReturn;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
}
 8006fc8:	4618      	mov	r0, r3
 8006fca:	3710      	adds	r7, #16
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	bd80      	pop	{r7, pc}

08006fd0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006fd0:	b480      	push	{r7}
 8006fd2:	b085      	sub	sp, #20
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
 8006fd8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006fda:	2300      	movs	r3, #0
 8006fdc:	60fb      	str	r3, [r7, #12]
 8006fde:	e014      	b.n	800700a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006fe0:	4a0f      	ldr	r2, [pc, #60]	; (8007020 <vQueueAddToRegistry+0x50>)
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d10b      	bne.n	8007004 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006fec:	490c      	ldr	r1, [pc, #48]	; (8007020 <vQueueAddToRegistry+0x50>)
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	683a      	ldr	r2, [r7, #0]
 8006ff2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006ff6:	4a0a      	ldr	r2, [pc, #40]	; (8007020 <vQueueAddToRegistry+0x50>)
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	00db      	lsls	r3, r3, #3
 8006ffc:	4413      	add	r3, r2
 8006ffe:	687a      	ldr	r2, [r7, #4]
 8007000:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007002:	e006      	b.n	8007012 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	3301      	adds	r3, #1
 8007008:	60fb      	str	r3, [r7, #12]
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	2b07      	cmp	r3, #7
 800700e:	d9e7      	bls.n	8006fe0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007010:	bf00      	nop
 8007012:	bf00      	nop
 8007014:	3714      	adds	r7, #20
 8007016:	46bd      	mov	sp, r7
 8007018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701c:	4770      	bx	lr
 800701e:	bf00      	nop
 8007020:	200010ac 	.word	0x200010ac

08007024 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007024:	b580      	push	{r7, lr}
 8007026:	b086      	sub	sp, #24
 8007028:	af00      	add	r7, sp, #0
 800702a:	60f8      	str	r0, [r7, #12]
 800702c:	60b9      	str	r1, [r7, #8]
 800702e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007034:	f001 fcae 	bl	8008994 <vPortEnterCritical>
 8007038:	697b      	ldr	r3, [r7, #20]
 800703a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800703e:	b25b      	sxtb	r3, r3
 8007040:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007044:	d103      	bne.n	800704e <vQueueWaitForMessageRestricted+0x2a>
 8007046:	697b      	ldr	r3, [r7, #20]
 8007048:	2200      	movs	r2, #0
 800704a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800704e:	697b      	ldr	r3, [r7, #20]
 8007050:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007054:	b25b      	sxtb	r3, r3
 8007056:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800705a:	d103      	bne.n	8007064 <vQueueWaitForMessageRestricted+0x40>
 800705c:	697b      	ldr	r3, [r7, #20]
 800705e:	2200      	movs	r2, #0
 8007060:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007064:	f001 fcc6 	bl	80089f4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007068:	697b      	ldr	r3, [r7, #20]
 800706a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800706c:	2b00      	cmp	r3, #0
 800706e:	d106      	bne.n	800707e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007070:	697b      	ldr	r3, [r7, #20]
 8007072:	3324      	adds	r3, #36	; 0x24
 8007074:	687a      	ldr	r2, [r7, #4]
 8007076:	68b9      	ldr	r1, [r7, #8]
 8007078:	4618      	mov	r0, r3
 800707a:	f000 fc3b 	bl	80078f4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800707e:	6978      	ldr	r0, [r7, #20]
 8007080:	f7ff ff26 	bl	8006ed0 <prvUnlockQueue>
	}
 8007084:	bf00      	nop
 8007086:	3718      	adds	r7, #24
 8007088:	46bd      	mov	sp, r7
 800708a:	bd80      	pop	{r7, pc}

0800708c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800708c:	b580      	push	{r7, lr}
 800708e:	b08e      	sub	sp, #56	; 0x38
 8007090:	af04      	add	r7, sp, #16
 8007092:	60f8      	str	r0, [r7, #12]
 8007094:	60b9      	str	r1, [r7, #8]
 8007096:	607a      	str	r2, [r7, #4]
 8007098:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800709a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800709c:	2b00      	cmp	r3, #0
 800709e:	d10a      	bne.n	80070b6 <xTaskCreateStatic+0x2a>
	__asm volatile
 80070a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070a4:	f383 8811 	msr	BASEPRI, r3
 80070a8:	f3bf 8f6f 	isb	sy
 80070ac:	f3bf 8f4f 	dsb	sy
 80070b0:	623b      	str	r3, [r7, #32]
}
 80070b2:	bf00      	nop
 80070b4:	e7fe      	b.n	80070b4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80070b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d10a      	bne.n	80070d2 <xTaskCreateStatic+0x46>
	__asm volatile
 80070bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070c0:	f383 8811 	msr	BASEPRI, r3
 80070c4:	f3bf 8f6f 	isb	sy
 80070c8:	f3bf 8f4f 	dsb	sy
 80070cc:	61fb      	str	r3, [r7, #28]
}
 80070ce:	bf00      	nop
 80070d0:	e7fe      	b.n	80070d0 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80070d2:	235c      	movs	r3, #92	; 0x5c
 80070d4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80070d6:	693b      	ldr	r3, [r7, #16]
 80070d8:	2b5c      	cmp	r3, #92	; 0x5c
 80070da:	d00a      	beq.n	80070f2 <xTaskCreateStatic+0x66>
	__asm volatile
 80070dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070e0:	f383 8811 	msr	BASEPRI, r3
 80070e4:	f3bf 8f6f 	isb	sy
 80070e8:	f3bf 8f4f 	dsb	sy
 80070ec:	61bb      	str	r3, [r7, #24]
}
 80070ee:	bf00      	nop
 80070f0:	e7fe      	b.n	80070f0 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80070f2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80070f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d01e      	beq.n	8007138 <xTaskCreateStatic+0xac>
 80070fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d01b      	beq.n	8007138 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007100:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007102:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007106:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007108:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800710a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800710c:	2202      	movs	r2, #2
 800710e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007112:	2300      	movs	r3, #0
 8007114:	9303      	str	r3, [sp, #12]
 8007116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007118:	9302      	str	r3, [sp, #8]
 800711a:	f107 0314 	add.w	r3, r7, #20
 800711e:	9301      	str	r3, [sp, #4]
 8007120:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007122:	9300      	str	r3, [sp, #0]
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	687a      	ldr	r2, [r7, #4]
 8007128:	68b9      	ldr	r1, [r7, #8]
 800712a:	68f8      	ldr	r0, [r7, #12]
 800712c:	f000 f850 	bl	80071d0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007130:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007132:	f000 f8dd 	bl	80072f0 <prvAddNewTaskToReadyList>
 8007136:	e001      	b.n	800713c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8007138:	2300      	movs	r3, #0
 800713a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800713c:	697b      	ldr	r3, [r7, #20]
	}
 800713e:	4618      	mov	r0, r3
 8007140:	3728      	adds	r7, #40	; 0x28
 8007142:	46bd      	mov	sp, r7
 8007144:	bd80      	pop	{r7, pc}

08007146 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007146:	b580      	push	{r7, lr}
 8007148:	b08c      	sub	sp, #48	; 0x30
 800714a:	af04      	add	r7, sp, #16
 800714c:	60f8      	str	r0, [r7, #12]
 800714e:	60b9      	str	r1, [r7, #8]
 8007150:	603b      	str	r3, [r7, #0]
 8007152:	4613      	mov	r3, r2
 8007154:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007156:	88fb      	ldrh	r3, [r7, #6]
 8007158:	009b      	lsls	r3, r3, #2
 800715a:	4618      	mov	r0, r3
 800715c:	f001 fd3c 	bl	8008bd8 <pvPortMalloc>
 8007160:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007162:	697b      	ldr	r3, [r7, #20]
 8007164:	2b00      	cmp	r3, #0
 8007166:	d00e      	beq.n	8007186 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007168:	205c      	movs	r0, #92	; 0x5c
 800716a:	f001 fd35 	bl	8008bd8 <pvPortMalloc>
 800716e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007170:	69fb      	ldr	r3, [r7, #28]
 8007172:	2b00      	cmp	r3, #0
 8007174:	d003      	beq.n	800717e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007176:	69fb      	ldr	r3, [r7, #28]
 8007178:	697a      	ldr	r2, [r7, #20]
 800717a:	631a      	str	r2, [r3, #48]	; 0x30
 800717c:	e005      	b.n	800718a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800717e:	6978      	ldr	r0, [r7, #20]
 8007180:	f001 fdf6 	bl	8008d70 <vPortFree>
 8007184:	e001      	b.n	800718a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007186:	2300      	movs	r3, #0
 8007188:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800718a:	69fb      	ldr	r3, [r7, #28]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d017      	beq.n	80071c0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007190:	69fb      	ldr	r3, [r7, #28]
 8007192:	2200      	movs	r2, #0
 8007194:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007198:	88fa      	ldrh	r2, [r7, #6]
 800719a:	2300      	movs	r3, #0
 800719c:	9303      	str	r3, [sp, #12]
 800719e:	69fb      	ldr	r3, [r7, #28]
 80071a0:	9302      	str	r3, [sp, #8]
 80071a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071a4:	9301      	str	r3, [sp, #4]
 80071a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071a8:	9300      	str	r3, [sp, #0]
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	68b9      	ldr	r1, [r7, #8]
 80071ae:	68f8      	ldr	r0, [r7, #12]
 80071b0:	f000 f80e 	bl	80071d0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80071b4:	69f8      	ldr	r0, [r7, #28]
 80071b6:	f000 f89b 	bl	80072f0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80071ba:	2301      	movs	r3, #1
 80071bc:	61bb      	str	r3, [r7, #24]
 80071be:	e002      	b.n	80071c6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80071c0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80071c4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80071c6:	69bb      	ldr	r3, [r7, #24]
	}
 80071c8:	4618      	mov	r0, r3
 80071ca:	3720      	adds	r7, #32
 80071cc:	46bd      	mov	sp, r7
 80071ce:	bd80      	pop	{r7, pc}

080071d0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80071d0:	b580      	push	{r7, lr}
 80071d2:	b088      	sub	sp, #32
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	60f8      	str	r0, [r7, #12]
 80071d8:	60b9      	str	r1, [r7, #8]
 80071da:	607a      	str	r2, [r7, #4]
 80071dc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80071de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071e0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	009b      	lsls	r3, r3, #2
 80071e6:	461a      	mov	r2, r3
 80071e8:	21a5      	movs	r1, #165	; 0xa5
 80071ea:	f001 feff 	bl	8008fec <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80071ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80071f8:	3b01      	subs	r3, #1
 80071fa:	009b      	lsls	r3, r3, #2
 80071fc:	4413      	add	r3, r2
 80071fe:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007200:	69bb      	ldr	r3, [r7, #24]
 8007202:	f023 0307 	bic.w	r3, r3, #7
 8007206:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007208:	69bb      	ldr	r3, [r7, #24]
 800720a:	f003 0307 	and.w	r3, r3, #7
 800720e:	2b00      	cmp	r3, #0
 8007210:	d00a      	beq.n	8007228 <prvInitialiseNewTask+0x58>
	__asm volatile
 8007212:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007216:	f383 8811 	msr	BASEPRI, r3
 800721a:	f3bf 8f6f 	isb	sy
 800721e:	f3bf 8f4f 	dsb	sy
 8007222:	617b      	str	r3, [r7, #20]
}
 8007224:	bf00      	nop
 8007226:	e7fe      	b.n	8007226 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007228:	68bb      	ldr	r3, [r7, #8]
 800722a:	2b00      	cmp	r3, #0
 800722c:	d01f      	beq.n	800726e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800722e:	2300      	movs	r3, #0
 8007230:	61fb      	str	r3, [r7, #28]
 8007232:	e012      	b.n	800725a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007234:	68ba      	ldr	r2, [r7, #8]
 8007236:	69fb      	ldr	r3, [r7, #28]
 8007238:	4413      	add	r3, r2
 800723a:	7819      	ldrb	r1, [r3, #0]
 800723c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800723e:	69fb      	ldr	r3, [r7, #28]
 8007240:	4413      	add	r3, r2
 8007242:	3334      	adds	r3, #52	; 0x34
 8007244:	460a      	mov	r2, r1
 8007246:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007248:	68ba      	ldr	r2, [r7, #8]
 800724a:	69fb      	ldr	r3, [r7, #28]
 800724c:	4413      	add	r3, r2
 800724e:	781b      	ldrb	r3, [r3, #0]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d006      	beq.n	8007262 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007254:	69fb      	ldr	r3, [r7, #28]
 8007256:	3301      	adds	r3, #1
 8007258:	61fb      	str	r3, [r7, #28]
 800725a:	69fb      	ldr	r3, [r7, #28]
 800725c:	2b0f      	cmp	r3, #15
 800725e:	d9e9      	bls.n	8007234 <prvInitialiseNewTask+0x64>
 8007260:	e000      	b.n	8007264 <prvInitialiseNewTask+0x94>
			{
				break;
 8007262:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007264:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007266:	2200      	movs	r2, #0
 8007268:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800726c:	e003      	b.n	8007276 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800726e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007270:	2200      	movs	r2, #0
 8007272:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007276:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007278:	2b37      	cmp	r3, #55	; 0x37
 800727a:	d901      	bls.n	8007280 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800727c:	2337      	movs	r3, #55	; 0x37
 800727e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007282:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007284:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007286:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007288:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800728a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800728c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800728e:	2200      	movs	r2, #0
 8007290:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007294:	3304      	adds	r3, #4
 8007296:	4618      	mov	r0, r3
 8007298:	f7fe ff64 	bl	8006164 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800729c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800729e:	3318      	adds	r3, #24
 80072a0:	4618      	mov	r0, r3
 80072a2:	f7fe ff5f 	bl	8006164 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80072a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80072aa:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80072ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072ae:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80072b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072b4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80072b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80072ba:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80072bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072be:	2200      	movs	r2, #0
 80072c0:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80072c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072c4:	2200      	movs	r2, #0
 80072c6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80072ca:	683a      	ldr	r2, [r7, #0]
 80072cc:	68f9      	ldr	r1, [r7, #12]
 80072ce:	69b8      	ldr	r0, [r7, #24]
 80072d0:	f001 fa36 	bl	8008740 <pxPortInitialiseStack>
 80072d4:	4602      	mov	r2, r0
 80072d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072d8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80072da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d002      	beq.n	80072e6 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80072e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80072e4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80072e6:	bf00      	nop
 80072e8:	3720      	adds	r7, #32
 80072ea:	46bd      	mov	sp, r7
 80072ec:	bd80      	pop	{r7, pc}
	...

080072f0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b082      	sub	sp, #8
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80072f8:	f001 fb4c 	bl	8008994 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80072fc:	4b2d      	ldr	r3, [pc, #180]	; (80073b4 <prvAddNewTaskToReadyList+0xc4>)
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	3301      	adds	r3, #1
 8007302:	4a2c      	ldr	r2, [pc, #176]	; (80073b4 <prvAddNewTaskToReadyList+0xc4>)
 8007304:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007306:	4b2c      	ldr	r3, [pc, #176]	; (80073b8 <prvAddNewTaskToReadyList+0xc8>)
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	2b00      	cmp	r3, #0
 800730c:	d109      	bne.n	8007322 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800730e:	4a2a      	ldr	r2, [pc, #168]	; (80073b8 <prvAddNewTaskToReadyList+0xc8>)
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007314:	4b27      	ldr	r3, [pc, #156]	; (80073b4 <prvAddNewTaskToReadyList+0xc4>)
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	2b01      	cmp	r3, #1
 800731a:	d110      	bne.n	800733e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800731c:	f000 fc16 	bl	8007b4c <prvInitialiseTaskLists>
 8007320:	e00d      	b.n	800733e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007322:	4b26      	ldr	r3, [pc, #152]	; (80073bc <prvAddNewTaskToReadyList+0xcc>)
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	2b00      	cmp	r3, #0
 8007328:	d109      	bne.n	800733e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800732a:	4b23      	ldr	r3, [pc, #140]	; (80073b8 <prvAddNewTaskToReadyList+0xc8>)
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007334:	429a      	cmp	r2, r3
 8007336:	d802      	bhi.n	800733e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007338:	4a1f      	ldr	r2, [pc, #124]	; (80073b8 <prvAddNewTaskToReadyList+0xc8>)
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800733e:	4b20      	ldr	r3, [pc, #128]	; (80073c0 <prvAddNewTaskToReadyList+0xd0>)
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	3301      	adds	r3, #1
 8007344:	4a1e      	ldr	r2, [pc, #120]	; (80073c0 <prvAddNewTaskToReadyList+0xd0>)
 8007346:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007348:	4b1d      	ldr	r3, [pc, #116]	; (80073c0 <prvAddNewTaskToReadyList+0xd0>)
 800734a:	681a      	ldr	r2, [r3, #0]
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007354:	4b1b      	ldr	r3, [pc, #108]	; (80073c4 <prvAddNewTaskToReadyList+0xd4>)
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	429a      	cmp	r2, r3
 800735a:	d903      	bls.n	8007364 <prvAddNewTaskToReadyList+0x74>
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007360:	4a18      	ldr	r2, [pc, #96]	; (80073c4 <prvAddNewTaskToReadyList+0xd4>)
 8007362:	6013      	str	r3, [r2, #0]
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007368:	4613      	mov	r3, r2
 800736a:	009b      	lsls	r3, r3, #2
 800736c:	4413      	add	r3, r2
 800736e:	009b      	lsls	r3, r3, #2
 8007370:	4a15      	ldr	r2, [pc, #84]	; (80073c8 <prvAddNewTaskToReadyList+0xd8>)
 8007372:	441a      	add	r2, r3
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	3304      	adds	r3, #4
 8007378:	4619      	mov	r1, r3
 800737a:	4610      	mov	r0, r2
 800737c:	f7fe feff 	bl	800617e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007380:	f001 fb38 	bl	80089f4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007384:	4b0d      	ldr	r3, [pc, #52]	; (80073bc <prvAddNewTaskToReadyList+0xcc>)
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	2b00      	cmp	r3, #0
 800738a:	d00e      	beq.n	80073aa <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800738c:	4b0a      	ldr	r3, [pc, #40]	; (80073b8 <prvAddNewTaskToReadyList+0xc8>)
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007396:	429a      	cmp	r2, r3
 8007398:	d207      	bcs.n	80073aa <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800739a:	4b0c      	ldr	r3, [pc, #48]	; (80073cc <prvAddNewTaskToReadyList+0xdc>)
 800739c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80073a0:	601a      	str	r2, [r3, #0]
 80073a2:	f3bf 8f4f 	dsb	sy
 80073a6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80073aa:	bf00      	nop
 80073ac:	3708      	adds	r7, #8
 80073ae:	46bd      	mov	sp, r7
 80073b0:	bd80      	pop	{r7, pc}
 80073b2:	bf00      	nop
 80073b4:	200015c0 	.word	0x200015c0
 80073b8:	200010ec 	.word	0x200010ec
 80073bc:	200015cc 	.word	0x200015cc
 80073c0:	200015dc 	.word	0x200015dc
 80073c4:	200015c8 	.word	0x200015c8
 80073c8:	200010f0 	.word	0x200010f0
 80073cc:	e000ed04 	.word	0xe000ed04

080073d0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b084      	sub	sp, #16
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80073d8:	2300      	movs	r3, #0
 80073da:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d017      	beq.n	8007412 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80073e2:	4b13      	ldr	r3, [pc, #76]	; (8007430 <vTaskDelay+0x60>)
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d00a      	beq.n	8007400 <vTaskDelay+0x30>
	__asm volatile
 80073ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073ee:	f383 8811 	msr	BASEPRI, r3
 80073f2:	f3bf 8f6f 	isb	sy
 80073f6:	f3bf 8f4f 	dsb	sy
 80073fa:	60bb      	str	r3, [r7, #8]
}
 80073fc:	bf00      	nop
 80073fe:	e7fe      	b.n	80073fe <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007400:	f000 f880 	bl	8007504 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007404:	2100      	movs	r1, #0
 8007406:	6878      	ldr	r0, [r7, #4]
 8007408:	f000 fdf8 	bl	8007ffc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800740c:	f000 f888 	bl	8007520 <xTaskResumeAll>
 8007410:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d107      	bne.n	8007428 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007418:	4b06      	ldr	r3, [pc, #24]	; (8007434 <vTaskDelay+0x64>)
 800741a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800741e:	601a      	str	r2, [r3, #0]
 8007420:	f3bf 8f4f 	dsb	sy
 8007424:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007428:	bf00      	nop
 800742a:	3710      	adds	r7, #16
 800742c:	46bd      	mov	sp, r7
 800742e:	bd80      	pop	{r7, pc}
 8007430:	200015e8 	.word	0x200015e8
 8007434:	e000ed04 	.word	0xe000ed04

08007438 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b08a      	sub	sp, #40	; 0x28
 800743c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800743e:	2300      	movs	r3, #0
 8007440:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007442:	2300      	movs	r3, #0
 8007444:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007446:	463a      	mov	r2, r7
 8007448:	1d39      	adds	r1, r7, #4
 800744a:	f107 0308 	add.w	r3, r7, #8
 800744e:	4618      	mov	r0, r3
 8007450:	f7fe fe34 	bl	80060bc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007454:	6839      	ldr	r1, [r7, #0]
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	68ba      	ldr	r2, [r7, #8]
 800745a:	9202      	str	r2, [sp, #8]
 800745c:	9301      	str	r3, [sp, #4]
 800745e:	2300      	movs	r3, #0
 8007460:	9300      	str	r3, [sp, #0]
 8007462:	2300      	movs	r3, #0
 8007464:	460a      	mov	r2, r1
 8007466:	4921      	ldr	r1, [pc, #132]	; (80074ec <vTaskStartScheduler+0xb4>)
 8007468:	4821      	ldr	r0, [pc, #132]	; (80074f0 <vTaskStartScheduler+0xb8>)
 800746a:	f7ff fe0f 	bl	800708c <xTaskCreateStatic>
 800746e:	4603      	mov	r3, r0
 8007470:	4a20      	ldr	r2, [pc, #128]	; (80074f4 <vTaskStartScheduler+0xbc>)
 8007472:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007474:	4b1f      	ldr	r3, [pc, #124]	; (80074f4 <vTaskStartScheduler+0xbc>)
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	2b00      	cmp	r3, #0
 800747a:	d002      	beq.n	8007482 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800747c:	2301      	movs	r3, #1
 800747e:	617b      	str	r3, [r7, #20]
 8007480:	e001      	b.n	8007486 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007482:	2300      	movs	r3, #0
 8007484:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007486:	697b      	ldr	r3, [r7, #20]
 8007488:	2b01      	cmp	r3, #1
 800748a:	d102      	bne.n	8007492 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800748c:	f000 fe0a 	bl	80080a4 <xTimerCreateTimerTask>
 8007490:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007492:	697b      	ldr	r3, [r7, #20]
 8007494:	2b01      	cmp	r3, #1
 8007496:	d116      	bne.n	80074c6 <vTaskStartScheduler+0x8e>
	__asm volatile
 8007498:	f04f 0350 	mov.w	r3, #80	; 0x50
 800749c:	f383 8811 	msr	BASEPRI, r3
 80074a0:	f3bf 8f6f 	isb	sy
 80074a4:	f3bf 8f4f 	dsb	sy
 80074a8:	613b      	str	r3, [r7, #16]
}
 80074aa:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80074ac:	4b12      	ldr	r3, [pc, #72]	; (80074f8 <vTaskStartScheduler+0xc0>)
 80074ae:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80074b2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80074b4:	4b11      	ldr	r3, [pc, #68]	; (80074fc <vTaskStartScheduler+0xc4>)
 80074b6:	2201      	movs	r2, #1
 80074b8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80074ba:	4b11      	ldr	r3, [pc, #68]	; (8007500 <vTaskStartScheduler+0xc8>)
 80074bc:	2200      	movs	r2, #0
 80074be:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80074c0:	f001 f9c6 	bl	8008850 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80074c4:	e00e      	b.n	80074e4 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80074c6:	697b      	ldr	r3, [r7, #20]
 80074c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80074cc:	d10a      	bne.n	80074e4 <vTaskStartScheduler+0xac>
	__asm volatile
 80074ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074d2:	f383 8811 	msr	BASEPRI, r3
 80074d6:	f3bf 8f6f 	isb	sy
 80074da:	f3bf 8f4f 	dsb	sy
 80074de:	60fb      	str	r3, [r7, #12]
}
 80074e0:	bf00      	nop
 80074e2:	e7fe      	b.n	80074e2 <vTaskStartScheduler+0xaa>
}
 80074e4:	bf00      	nop
 80074e6:	3718      	adds	r7, #24
 80074e8:	46bd      	mov	sp, r7
 80074ea:	bd80      	pop	{r7, pc}
 80074ec:	080099ac 	.word	0x080099ac
 80074f0:	08007b1d 	.word	0x08007b1d
 80074f4:	200015e4 	.word	0x200015e4
 80074f8:	200015e0 	.word	0x200015e0
 80074fc:	200015cc 	.word	0x200015cc
 8007500:	200015c4 	.word	0x200015c4

08007504 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007504:	b480      	push	{r7}
 8007506:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007508:	4b04      	ldr	r3, [pc, #16]	; (800751c <vTaskSuspendAll+0x18>)
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	3301      	adds	r3, #1
 800750e:	4a03      	ldr	r2, [pc, #12]	; (800751c <vTaskSuspendAll+0x18>)
 8007510:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007512:	bf00      	nop
 8007514:	46bd      	mov	sp, r7
 8007516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751a:	4770      	bx	lr
 800751c:	200015e8 	.word	0x200015e8

08007520 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007520:	b580      	push	{r7, lr}
 8007522:	b084      	sub	sp, #16
 8007524:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007526:	2300      	movs	r3, #0
 8007528:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800752a:	2300      	movs	r3, #0
 800752c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800752e:	4b42      	ldr	r3, [pc, #264]	; (8007638 <xTaskResumeAll+0x118>)
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d10a      	bne.n	800754c <xTaskResumeAll+0x2c>
	__asm volatile
 8007536:	f04f 0350 	mov.w	r3, #80	; 0x50
 800753a:	f383 8811 	msr	BASEPRI, r3
 800753e:	f3bf 8f6f 	isb	sy
 8007542:	f3bf 8f4f 	dsb	sy
 8007546:	603b      	str	r3, [r7, #0]
}
 8007548:	bf00      	nop
 800754a:	e7fe      	b.n	800754a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800754c:	f001 fa22 	bl	8008994 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007550:	4b39      	ldr	r3, [pc, #228]	; (8007638 <xTaskResumeAll+0x118>)
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	3b01      	subs	r3, #1
 8007556:	4a38      	ldr	r2, [pc, #224]	; (8007638 <xTaskResumeAll+0x118>)
 8007558:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800755a:	4b37      	ldr	r3, [pc, #220]	; (8007638 <xTaskResumeAll+0x118>)
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	2b00      	cmp	r3, #0
 8007560:	d162      	bne.n	8007628 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007562:	4b36      	ldr	r3, [pc, #216]	; (800763c <xTaskResumeAll+0x11c>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d05e      	beq.n	8007628 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800756a:	e02f      	b.n	80075cc <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800756c:	4b34      	ldr	r3, [pc, #208]	; (8007640 <xTaskResumeAll+0x120>)
 800756e:	68db      	ldr	r3, [r3, #12]
 8007570:	68db      	ldr	r3, [r3, #12]
 8007572:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	3318      	adds	r3, #24
 8007578:	4618      	mov	r0, r3
 800757a:	f7fe fe5d 	bl	8006238 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	3304      	adds	r3, #4
 8007582:	4618      	mov	r0, r3
 8007584:	f7fe fe58 	bl	8006238 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800758c:	4b2d      	ldr	r3, [pc, #180]	; (8007644 <xTaskResumeAll+0x124>)
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	429a      	cmp	r2, r3
 8007592:	d903      	bls.n	800759c <xTaskResumeAll+0x7c>
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007598:	4a2a      	ldr	r2, [pc, #168]	; (8007644 <xTaskResumeAll+0x124>)
 800759a:	6013      	str	r3, [r2, #0]
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075a0:	4613      	mov	r3, r2
 80075a2:	009b      	lsls	r3, r3, #2
 80075a4:	4413      	add	r3, r2
 80075a6:	009b      	lsls	r3, r3, #2
 80075a8:	4a27      	ldr	r2, [pc, #156]	; (8007648 <xTaskResumeAll+0x128>)
 80075aa:	441a      	add	r2, r3
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	3304      	adds	r3, #4
 80075b0:	4619      	mov	r1, r3
 80075b2:	4610      	mov	r0, r2
 80075b4:	f7fe fde3 	bl	800617e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075bc:	4b23      	ldr	r3, [pc, #140]	; (800764c <xTaskResumeAll+0x12c>)
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075c2:	429a      	cmp	r2, r3
 80075c4:	d302      	bcc.n	80075cc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80075c6:	4b22      	ldr	r3, [pc, #136]	; (8007650 <xTaskResumeAll+0x130>)
 80075c8:	2201      	movs	r2, #1
 80075ca:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80075cc:	4b1c      	ldr	r3, [pc, #112]	; (8007640 <xTaskResumeAll+0x120>)
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d1cb      	bne.n	800756c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d001      	beq.n	80075de <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80075da:	f000 fb55 	bl	8007c88 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80075de:	4b1d      	ldr	r3, [pc, #116]	; (8007654 <xTaskResumeAll+0x134>)
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d010      	beq.n	800760c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80075ea:	f000 f847 	bl	800767c <xTaskIncrementTick>
 80075ee:	4603      	mov	r3, r0
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d002      	beq.n	80075fa <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80075f4:	4b16      	ldr	r3, [pc, #88]	; (8007650 <xTaskResumeAll+0x130>)
 80075f6:	2201      	movs	r2, #1
 80075f8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	3b01      	subs	r3, #1
 80075fe:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	2b00      	cmp	r3, #0
 8007604:	d1f1      	bne.n	80075ea <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8007606:	4b13      	ldr	r3, [pc, #76]	; (8007654 <xTaskResumeAll+0x134>)
 8007608:	2200      	movs	r2, #0
 800760a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800760c:	4b10      	ldr	r3, [pc, #64]	; (8007650 <xTaskResumeAll+0x130>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d009      	beq.n	8007628 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007614:	2301      	movs	r3, #1
 8007616:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007618:	4b0f      	ldr	r3, [pc, #60]	; (8007658 <xTaskResumeAll+0x138>)
 800761a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800761e:	601a      	str	r2, [r3, #0]
 8007620:	f3bf 8f4f 	dsb	sy
 8007624:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007628:	f001 f9e4 	bl	80089f4 <vPortExitCritical>

	return xAlreadyYielded;
 800762c:	68bb      	ldr	r3, [r7, #8]
}
 800762e:	4618      	mov	r0, r3
 8007630:	3710      	adds	r7, #16
 8007632:	46bd      	mov	sp, r7
 8007634:	bd80      	pop	{r7, pc}
 8007636:	bf00      	nop
 8007638:	200015e8 	.word	0x200015e8
 800763c:	200015c0 	.word	0x200015c0
 8007640:	20001580 	.word	0x20001580
 8007644:	200015c8 	.word	0x200015c8
 8007648:	200010f0 	.word	0x200010f0
 800764c:	200010ec 	.word	0x200010ec
 8007650:	200015d4 	.word	0x200015d4
 8007654:	200015d0 	.word	0x200015d0
 8007658:	e000ed04 	.word	0xe000ed04

0800765c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800765c:	b480      	push	{r7}
 800765e:	b083      	sub	sp, #12
 8007660:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007662:	4b05      	ldr	r3, [pc, #20]	; (8007678 <xTaskGetTickCount+0x1c>)
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007668:	687b      	ldr	r3, [r7, #4]
}
 800766a:	4618      	mov	r0, r3
 800766c:	370c      	adds	r7, #12
 800766e:	46bd      	mov	sp, r7
 8007670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007674:	4770      	bx	lr
 8007676:	bf00      	nop
 8007678:	200015c4 	.word	0x200015c4

0800767c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800767c:	b580      	push	{r7, lr}
 800767e:	b086      	sub	sp, #24
 8007680:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007682:	2300      	movs	r3, #0
 8007684:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007686:	4b4f      	ldr	r3, [pc, #316]	; (80077c4 <xTaskIncrementTick+0x148>)
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	2b00      	cmp	r3, #0
 800768c:	f040 808f 	bne.w	80077ae <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007690:	4b4d      	ldr	r3, [pc, #308]	; (80077c8 <xTaskIncrementTick+0x14c>)
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	3301      	adds	r3, #1
 8007696:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007698:	4a4b      	ldr	r2, [pc, #300]	; (80077c8 <xTaskIncrementTick+0x14c>)
 800769a:	693b      	ldr	r3, [r7, #16]
 800769c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800769e:	693b      	ldr	r3, [r7, #16]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d120      	bne.n	80076e6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80076a4:	4b49      	ldr	r3, [pc, #292]	; (80077cc <xTaskIncrementTick+0x150>)
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d00a      	beq.n	80076c4 <xTaskIncrementTick+0x48>
	__asm volatile
 80076ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076b2:	f383 8811 	msr	BASEPRI, r3
 80076b6:	f3bf 8f6f 	isb	sy
 80076ba:	f3bf 8f4f 	dsb	sy
 80076be:	603b      	str	r3, [r7, #0]
}
 80076c0:	bf00      	nop
 80076c2:	e7fe      	b.n	80076c2 <xTaskIncrementTick+0x46>
 80076c4:	4b41      	ldr	r3, [pc, #260]	; (80077cc <xTaskIncrementTick+0x150>)
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	60fb      	str	r3, [r7, #12]
 80076ca:	4b41      	ldr	r3, [pc, #260]	; (80077d0 <xTaskIncrementTick+0x154>)
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	4a3f      	ldr	r2, [pc, #252]	; (80077cc <xTaskIncrementTick+0x150>)
 80076d0:	6013      	str	r3, [r2, #0]
 80076d2:	4a3f      	ldr	r2, [pc, #252]	; (80077d0 <xTaskIncrementTick+0x154>)
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	6013      	str	r3, [r2, #0]
 80076d8:	4b3e      	ldr	r3, [pc, #248]	; (80077d4 <xTaskIncrementTick+0x158>)
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	3301      	adds	r3, #1
 80076de:	4a3d      	ldr	r2, [pc, #244]	; (80077d4 <xTaskIncrementTick+0x158>)
 80076e0:	6013      	str	r3, [r2, #0]
 80076e2:	f000 fad1 	bl	8007c88 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80076e6:	4b3c      	ldr	r3, [pc, #240]	; (80077d8 <xTaskIncrementTick+0x15c>)
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	693a      	ldr	r2, [r7, #16]
 80076ec:	429a      	cmp	r2, r3
 80076ee:	d349      	bcc.n	8007784 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80076f0:	4b36      	ldr	r3, [pc, #216]	; (80077cc <xTaskIncrementTick+0x150>)
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d104      	bne.n	8007704 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80076fa:	4b37      	ldr	r3, [pc, #220]	; (80077d8 <xTaskIncrementTick+0x15c>)
 80076fc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007700:	601a      	str	r2, [r3, #0]
					break;
 8007702:	e03f      	b.n	8007784 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007704:	4b31      	ldr	r3, [pc, #196]	; (80077cc <xTaskIncrementTick+0x150>)
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	68db      	ldr	r3, [r3, #12]
 800770a:	68db      	ldr	r3, [r3, #12]
 800770c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800770e:	68bb      	ldr	r3, [r7, #8]
 8007710:	685b      	ldr	r3, [r3, #4]
 8007712:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007714:	693a      	ldr	r2, [r7, #16]
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	429a      	cmp	r2, r3
 800771a:	d203      	bcs.n	8007724 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800771c:	4a2e      	ldr	r2, [pc, #184]	; (80077d8 <xTaskIncrementTick+0x15c>)
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007722:	e02f      	b.n	8007784 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007724:	68bb      	ldr	r3, [r7, #8]
 8007726:	3304      	adds	r3, #4
 8007728:	4618      	mov	r0, r3
 800772a:	f7fe fd85 	bl	8006238 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800772e:	68bb      	ldr	r3, [r7, #8]
 8007730:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007732:	2b00      	cmp	r3, #0
 8007734:	d004      	beq.n	8007740 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007736:	68bb      	ldr	r3, [r7, #8]
 8007738:	3318      	adds	r3, #24
 800773a:	4618      	mov	r0, r3
 800773c:	f7fe fd7c 	bl	8006238 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007740:	68bb      	ldr	r3, [r7, #8]
 8007742:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007744:	4b25      	ldr	r3, [pc, #148]	; (80077dc <xTaskIncrementTick+0x160>)
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	429a      	cmp	r2, r3
 800774a:	d903      	bls.n	8007754 <xTaskIncrementTick+0xd8>
 800774c:	68bb      	ldr	r3, [r7, #8]
 800774e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007750:	4a22      	ldr	r2, [pc, #136]	; (80077dc <xTaskIncrementTick+0x160>)
 8007752:	6013      	str	r3, [r2, #0]
 8007754:	68bb      	ldr	r3, [r7, #8]
 8007756:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007758:	4613      	mov	r3, r2
 800775a:	009b      	lsls	r3, r3, #2
 800775c:	4413      	add	r3, r2
 800775e:	009b      	lsls	r3, r3, #2
 8007760:	4a1f      	ldr	r2, [pc, #124]	; (80077e0 <xTaskIncrementTick+0x164>)
 8007762:	441a      	add	r2, r3
 8007764:	68bb      	ldr	r3, [r7, #8]
 8007766:	3304      	adds	r3, #4
 8007768:	4619      	mov	r1, r3
 800776a:	4610      	mov	r0, r2
 800776c:	f7fe fd07 	bl	800617e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007770:	68bb      	ldr	r3, [r7, #8]
 8007772:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007774:	4b1b      	ldr	r3, [pc, #108]	; (80077e4 <xTaskIncrementTick+0x168>)
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800777a:	429a      	cmp	r2, r3
 800777c:	d3b8      	bcc.n	80076f0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800777e:	2301      	movs	r3, #1
 8007780:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007782:	e7b5      	b.n	80076f0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007784:	4b17      	ldr	r3, [pc, #92]	; (80077e4 <xTaskIncrementTick+0x168>)
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800778a:	4915      	ldr	r1, [pc, #84]	; (80077e0 <xTaskIncrementTick+0x164>)
 800778c:	4613      	mov	r3, r2
 800778e:	009b      	lsls	r3, r3, #2
 8007790:	4413      	add	r3, r2
 8007792:	009b      	lsls	r3, r3, #2
 8007794:	440b      	add	r3, r1
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	2b01      	cmp	r3, #1
 800779a:	d901      	bls.n	80077a0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800779c:	2301      	movs	r3, #1
 800779e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80077a0:	4b11      	ldr	r3, [pc, #68]	; (80077e8 <xTaskIncrementTick+0x16c>)
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d007      	beq.n	80077b8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80077a8:	2301      	movs	r3, #1
 80077aa:	617b      	str	r3, [r7, #20]
 80077ac:	e004      	b.n	80077b8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80077ae:	4b0f      	ldr	r3, [pc, #60]	; (80077ec <xTaskIncrementTick+0x170>)
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	3301      	adds	r3, #1
 80077b4:	4a0d      	ldr	r2, [pc, #52]	; (80077ec <xTaskIncrementTick+0x170>)
 80077b6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80077b8:	697b      	ldr	r3, [r7, #20]
}
 80077ba:	4618      	mov	r0, r3
 80077bc:	3718      	adds	r7, #24
 80077be:	46bd      	mov	sp, r7
 80077c0:	bd80      	pop	{r7, pc}
 80077c2:	bf00      	nop
 80077c4:	200015e8 	.word	0x200015e8
 80077c8:	200015c4 	.word	0x200015c4
 80077cc:	20001578 	.word	0x20001578
 80077d0:	2000157c 	.word	0x2000157c
 80077d4:	200015d8 	.word	0x200015d8
 80077d8:	200015e0 	.word	0x200015e0
 80077dc:	200015c8 	.word	0x200015c8
 80077e0:	200010f0 	.word	0x200010f0
 80077e4:	200010ec 	.word	0x200010ec
 80077e8:	200015d4 	.word	0x200015d4
 80077ec:	200015d0 	.word	0x200015d0

080077f0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80077f0:	b480      	push	{r7}
 80077f2:	b085      	sub	sp, #20
 80077f4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80077f6:	4b28      	ldr	r3, [pc, #160]	; (8007898 <vTaskSwitchContext+0xa8>)
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d003      	beq.n	8007806 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80077fe:	4b27      	ldr	r3, [pc, #156]	; (800789c <vTaskSwitchContext+0xac>)
 8007800:	2201      	movs	r2, #1
 8007802:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007804:	e041      	b.n	800788a <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8007806:	4b25      	ldr	r3, [pc, #148]	; (800789c <vTaskSwitchContext+0xac>)
 8007808:	2200      	movs	r2, #0
 800780a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800780c:	4b24      	ldr	r3, [pc, #144]	; (80078a0 <vTaskSwitchContext+0xb0>)
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	60fb      	str	r3, [r7, #12]
 8007812:	e010      	b.n	8007836 <vTaskSwitchContext+0x46>
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d10a      	bne.n	8007830 <vTaskSwitchContext+0x40>
	__asm volatile
 800781a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800781e:	f383 8811 	msr	BASEPRI, r3
 8007822:	f3bf 8f6f 	isb	sy
 8007826:	f3bf 8f4f 	dsb	sy
 800782a:	607b      	str	r3, [r7, #4]
}
 800782c:	bf00      	nop
 800782e:	e7fe      	b.n	800782e <vTaskSwitchContext+0x3e>
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	3b01      	subs	r3, #1
 8007834:	60fb      	str	r3, [r7, #12]
 8007836:	491b      	ldr	r1, [pc, #108]	; (80078a4 <vTaskSwitchContext+0xb4>)
 8007838:	68fa      	ldr	r2, [r7, #12]
 800783a:	4613      	mov	r3, r2
 800783c:	009b      	lsls	r3, r3, #2
 800783e:	4413      	add	r3, r2
 8007840:	009b      	lsls	r3, r3, #2
 8007842:	440b      	add	r3, r1
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d0e4      	beq.n	8007814 <vTaskSwitchContext+0x24>
 800784a:	68fa      	ldr	r2, [r7, #12]
 800784c:	4613      	mov	r3, r2
 800784e:	009b      	lsls	r3, r3, #2
 8007850:	4413      	add	r3, r2
 8007852:	009b      	lsls	r3, r3, #2
 8007854:	4a13      	ldr	r2, [pc, #76]	; (80078a4 <vTaskSwitchContext+0xb4>)
 8007856:	4413      	add	r3, r2
 8007858:	60bb      	str	r3, [r7, #8]
 800785a:	68bb      	ldr	r3, [r7, #8]
 800785c:	685b      	ldr	r3, [r3, #4]
 800785e:	685a      	ldr	r2, [r3, #4]
 8007860:	68bb      	ldr	r3, [r7, #8]
 8007862:	605a      	str	r2, [r3, #4]
 8007864:	68bb      	ldr	r3, [r7, #8]
 8007866:	685a      	ldr	r2, [r3, #4]
 8007868:	68bb      	ldr	r3, [r7, #8]
 800786a:	3308      	adds	r3, #8
 800786c:	429a      	cmp	r2, r3
 800786e:	d104      	bne.n	800787a <vTaskSwitchContext+0x8a>
 8007870:	68bb      	ldr	r3, [r7, #8]
 8007872:	685b      	ldr	r3, [r3, #4]
 8007874:	685a      	ldr	r2, [r3, #4]
 8007876:	68bb      	ldr	r3, [r7, #8]
 8007878:	605a      	str	r2, [r3, #4]
 800787a:	68bb      	ldr	r3, [r7, #8]
 800787c:	685b      	ldr	r3, [r3, #4]
 800787e:	68db      	ldr	r3, [r3, #12]
 8007880:	4a09      	ldr	r2, [pc, #36]	; (80078a8 <vTaskSwitchContext+0xb8>)
 8007882:	6013      	str	r3, [r2, #0]
 8007884:	4a06      	ldr	r2, [pc, #24]	; (80078a0 <vTaskSwitchContext+0xb0>)
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	6013      	str	r3, [r2, #0]
}
 800788a:	bf00      	nop
 800788c:	3714      	adds	r7, #20
 800788e:	46bd      	mov	sp, r7
 8007890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007894:	4770      	bx	lr
 8007896:	bf00      	nop
 8007898:	200015e8 	.word	0x200015e8
 800789c:	200015d4 	.word	0x200015d4
 80078a0:	200015c8 	.word	0x200015c8
 80078a4:	200010f0 	.word	0x200010f0
 80078a8:	200010ec 	.word	0x200010ec

080078ac <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80078ac:	b580      	push	{r7, lr}
 80078ae:	b084      	sub	sp, #16
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
 80078b4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d10a      	bne.n	80078d2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80078bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078c0:	f383 8811 	msr	BASEPRI, r3
 80078c4:	f3bf 8f6f 	isb	sy
 80078c8:	f3bf 8f4f 	dsb	sy
 80078cc:	60fb      	str	r3, [r7, #12]
}
 80078ce:	bf00      	nop
 80078d0:	e7fe      	b.n	80078d0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80078d2:	4b07      	ldr	r3, [pc, #28]	; (80078f0 <vTaskPlaceOnEventList+0x44>)
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	3318      	adds	r3, #24
 80078d8:	4619      	mov	r1, r3
 80078da:	6878      	ldr	r0, [r7, #4]
 80078dc:	f7fe fc73 	bl	80061c6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80078e0:	2101      	movs	r1, #1
 80078e2:	6838      	ldr	r0, [r7, #0]
 80078e4:	f000 fb8a 	bl	8007ffc <prvAddCurrentTaskToDelayedList>
}
 80078e8:	bf00      	nop
 80078ea:	3710      	adds	r7, #16
 80078ec:	46bd      	mov	sp, r7
 80078ee:	bd80      	pop	{r7, pc}
 80078f0:	200010ec 	.word	0x200010ec

080078f4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80078f4:	b580      	push	{r7, lr}
 80078f6:	b086      	sub	sp, #24
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	60f8      	str	r0, [r7, #12]
 80078fc:	60b9      	str	r1, [r7, #8]
 80078fe:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	2b00      	cmp	r3, #0
 8007904:	d10a      	bne.n	800791c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8007906:	f04f 0350 	mov.w	r3, #80	; 0x50
 800790a:	f383 8811 	msr	BASEPRI, r3
 800790e:	f3bf 8f6f 	isb	sy
 8007912:	f3bf 8f4f 	dsb	sy
 8007916:	617b      	str	r3, [r7, #20]
}
 8007918:	bf00      	nop
 800791a:	e7fe      	b.n	800791a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800791c:	4b0a      	ldr	r3, [pc, #40]	; (8007948 <vTaskPlaceOnEventListRestricted+0x54>)
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	3318      	adds	r3, #24
 8007922:	4619      	mov	r1, r3
 8007924:	68f8      	ldr	r0, [r7, #12]
 8007926:	f7fe fc2a 	bl	800617e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	2b00      	cmp	r3, #0
 800792e:	d002      	beq.n	8007936 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8007930:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007934:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007936:	6879      	ldr	r1, [r7, #4]
 8007938:	68b8      	ldr	r0, [r7, #8]
 800793a:	f000 fb5f 	bl	8007ffc <prvAddCurrentTaskToDelayedList>
	}
 800793e:	bf00      	nop
 8007940:	3718      	adds	r7, #24
 8007942:	46bd      	mov	sp, r7
 8007944:	bd80      	pop	{r7, pc}
 8007946:	bf00      	nop
 8007948:	200010ec 	.word	0x200010ec

0800794c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800794c:	b580      	push	{r7, lr}
 800794e:	b086      	sub	sp, #24
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	68db      	ldr	r3, [r3, #12]
 8007958:	68db      	ldr	r3, [r3, #12]
 800795a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800795c:	693b      	ldr	r3, [r7, #16]
 800795e:	2b00      	cmp	r3, #0
 8007960:	d10a      	bne.n	8007978 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8007962:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007966:	f383 8811 	msr	BASEPRI, r3
 800796a:	f3bf 8f6f 	isb	sy
 800796e:	f3bf 8f4f 	dsb	sy
 8007972:	60fb      	str	r3, [r7, #12]
}
 8007974:	bf00      	nop
 8007976:	e7fe      	b.n	8007976 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007978:	693b      	ldr	r3, [r7, #16]
 800797a:	3318      	adds	r3, #24
 800797c:	4618      	mov	r0, r3
 800797e:	f7fe fc5b 	bl	8006238 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007982:	4b1e      	ldr	r3, [pc, #120]	; (80079fc <xTaskRemoveFromEventList+0xb0>)
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	2b00      	cmp	r3, #0
 8007988:	d11d      	bne.n	80079c6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800798a:	693b      	ldr	r3, [r7, #16]
 800798c:	3304      	adds	r3, #4
 800798e:	4618      	mov	r0, r3
 8007990:	f7fe fc52 	bl	8006238 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007994:	693b      	ldr	r3, [r7, #16]
 8007996:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007998:	4b19      	ldr	r3, [pc, #100]	; (8007a00 <xTaskRemoveFromEventList+0xb4>)
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	429a      	cmp	r2, r3
 800799e:	d903      	bls.n	80079a8 <xTaskRemoveFromEventList+0x5c>
 80079a0:	693b      	ldr	r3, [r7, #16]
 80079a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079a4:	4a16      	ldr	r2, [pc, #88]	; (8007a00 <xTaskRemoveFromEventList+0xb4>)
 80079a6:	6013      	str	r3, [r2, #0]
 80079a8:	693b      	ldr	r3, [r7, #16]
 80079aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079ac:	4613      	mov	r3, r2
 80079ae:	009b      	lsls	r3, r3, #2
 80079b0:	4413      	add	r3, r2
 80079b2:	009b      	lsls	r3, r3, #2
 80079b4:	4a13      	ldr	r2, [pc, #76]	; (8007a04 <xTaskRemoveFromEventList+0xb8>)
 80079b6:	441a      	add	r2, r3
 80079b8:	693b      	ldr	r3, [r7, #16]
 80079ba:	3304      	adds	r3, #4
 80079bc:	4619      	mov	r1, r3
 80079be:	4610      	mov	r0, r2
 80079c0:	f7fe fbdd 	bl	800617e <vListInsertEnd>
 80079c4:	e005      	b.n	80079d2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80079c6:	693b      	ldr	r3, [r7, #16]
 80079c8:	3318      	adds	r3, #24
 80079ca:	4619      	mov	r1, r3
 80079cc:	480e      	ldr	r0, [pc, #56]	; (8007a08 <xTaskRemoveFromEventList+0xbc>)
 80079ce:	f7fe fbd6 	bl	800617e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80079d2:	693b      	ldr	r3, [r7, #16]
 80079d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079d6:	4b0d      	ldr	r3, [pc, #52]	; (8007a0c <xTaskRemoveFromEventList+0xc0>)
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079dc:	429a      	cmp	r2, r3
 80079de:	d905      	bls.n	80079ec <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80079e0:	2301      	movs	r3, #1
 80079e2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80079e4:	4b0a      	ldr	r3, [pc, #40]	; (8007a10 <xTaskRemoveFromEventList+0xc4>)
 80079e6:	2201      	movs	r2, #1
 80079e8:	601a      	str	r2, [r3, #0]
 80079ea:	e001      	b.n	80079f0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80079ec:	2300      	movs	r3, #0
 80079ee:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80079f0:	697b      	ldr	r3, [r7, #20]
}
 80079f2:	4618      	mov	r0, r3
 80079f4:	3718      	adds	r7, #24
 80079f6:	46bd      	mov	sp, r7
 80079f8:	bd80      	pop	{r7, pc}
 80079fa:	bf00      	nop
 80079fc:	200015e8 	.word	0x200015e8
 8007a00:	200015c8 	.word	0x200015c8
 8007a04:	200010f0 	.word	0x200010f0
 8007a08:	20001580 	.word	0x20001580
 8007a0c:	200010ec 	.word	0x200010ec
 8007a10:	200015d4 	.word	0x200015d4

08007a14 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007a14:	b480      	push	{r7}
 8007a16:	b083      	sub	sp, #12
 8007a18:	af00      	add	r7, sp, #0
 8007a1a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007a1c:	4b06      	ldr	r3, [pc, #24]	; (8007a38 <vTaskInternalSetTimeOutState+0x24>)
 8007a1e:	681a      	ldr	r2, [r3, #0]
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007a24:	4b05      	ldr	r3, [pc, #20]	; (8007a3c <vTaskInternalSetTimeOutState+0x28>)
 8007a26:	681a      	ldr	r2, [r3, #0]
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	605a      	str	r2, [r3, #4]
}
 8007a2c:	bf00      	nop
 8007a2e:	370c      	adds	r7, #12
 8007a30:	46bd      	mov	sp, r7
 8007a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a36:	4770      	bx	lr
 8007a38:	200015d8 	.word	0x200015d8
 8007a3c:	200015c4 	.word	0x200015c4

08007a40 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b088      	sub	sp, #32
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
 8007a48:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d10a      	bne.n	8007a66 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8007a50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a54:	f383 8811 	msr	BASEPRI, r3
 8007a58:	f3bf 8f6f 	isb	sy
 8007a5c:	f3bf 8f4f 	dsb	sy
 8007a60:	613b      	str	r3, [r7, #16]
}
 8007a62:	bf00      	nop
 8007a64:	e7fe      	b.n	8007a64 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007a66:	683b      	ldr	r3, [r7, #0]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d10a      	bne.n	8007a82 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8007a6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a70:	f383 8811 	msr	BASEPRI, r3
 8007a74:	f3bf 8f6f 	isb	sy
 8007a78:	f3bf 8f4f 	dsb	sy
 8007a7c:	60fb      	str	r3, [r7, #12]
}
 8007a7e:	bf00      	nop
 8007a80:	e7fe      	b.n	8007a80 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8007a82:	f000 ff87 	bl	8008994 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007a86:	4b1d      	ldr	r3, [pc, #116]	; (8007afc <xTaskCheckForTimeOut+0xbc>)
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	685b      	ldr	r3, [r3, #4]
 8007a90:	69ba      	ldr	r2, [r7, #24]
 8007a92:	1ad3      	subs	r3, r2, r3
 8007a94:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007a96:	683b      	ldr	r3, [r7, #0]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007a9e:	d102      	bne.n	8007aa6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	61fb      	str	r3, [r7, #28]
 8007aa4:	e023      	b.n	8007aee <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681a      	ldr	r2, [r3, #0]
 8007aaa:	4b15      	ldr	r3, [pc, #84]	; (8007b00 <xTaskCheckForTimeOut+0xc0>)
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	429a      	cmp	r2, r3
 8007ab0:	d007      	beq.n	8007ac2 <xTaskCheckForTimeOut+0x82>
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	685b      	ldr	r3, [r3, #4]
 8007ab6:	69ba      	ldr	r2, [r7, #24]
 8007ab8:	429a      	cmp	r2, r3
 8007aba:	d302      	bcc.n	8007ac2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007abc:	2301      	movs	r3, #1
 8007abe:	61fb      	str	r3, [r7, #28]
 8007ac0:	e015      	b.n	8007aee <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	697a      	ldr	r2, [r7, #20]
 8007ac8:	429a      	cmp	r2, r3
 8007aca:	d20b      	bcs.n	8007ae4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007acc:	683b      	ldr	r3, [r7, #0]
 8007ace:	681a      	ldr	r2, [r3, #0]
 8007ad0:	697b      	ldr	r3, [r7, #20]
 8007ad2:	1ad2      	subs	r2, r2, r3
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007ad8:	6878      	ldr	r0, [r7, #4]
 8007ada:	f7ff ff9b 	bl	8007a14 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007ade:	2300      	movs	r3, #0
 8007ae0:	61fb      	str	r3, [r7, #28]
 8007ae2:	e004      	b.n	8007aee <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007ae4:	683b      	ldr	r3, [r7, #0]
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007aea:	2301      	movs	r3, #1
 8007aec:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007aee:	f000 ff81 	bl	80089f4 <vPortExitCritical>

	return xReturn;
 8007af2:	69fb      	ldr	r3, [r7, #28]
}
 8007af4:	4618      	mov	r0, r3
 8007af6:	3720      	adds	r7, #32
 8007af8:	46bd      	mov	sp, r7
 8007afa:	bd80      	pop	{r7, pc}
 8007afc:	200015c4 	.word	0x200015c4
 8007b00:	200015d8 	.word	0x200015d8

08007b04 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007b04:	b480      	push	{r7}
 8007b06:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007b08:	4b03      	ldr	r3, [pc, #12]	; (8007b18 <vTaskMissedYield+0x14>)
 8007b0a:	2201      	movs	r2, #1
 8007b0c:	601a      	str	r2, [r3, #0]
}
 8007b0e:	bf00      	nop
 8007b10:	46bd      	mov	sp, r7
 8007b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b16:	4770      	bx	lr
 8007b18:	200015d4 	.word	0x200015d4

08007b1c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007b1c:	b580      	push	{r7, lr}
 8007b1e:	b082      	sub	sp, #8
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007b24:	f000 f852 	bl	8007bcc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007b28:	4b06      	ldr	r3, [pc, #24]	; (8007b44 <prvIdleTask+0x28>)
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	2b01      	cmp	r3, #1
 8007b2e:	d9f9      	bls.n	8007b24 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007b30:	4b05      	ldr	r3, [pc, #20]	; (8007b48 <prvIdleTask+0x2c>)
 8007b32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b36:	601a      	str	r2, [r3, #0]
 8007b38:	f3bf 8f4f 	dsb	sy
 8007b3c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007b40:	e7f0      	b.n	8007b24 <prvIdleTask+0x8>
 8007b42:	bf00      	nop
 8007b44:	200010f0 	.word	0x200010f0
 8007b48:	e000ed04 	.word	0xe000ed04

08007b4c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	b082      	sub	sp, #8
 8007b50:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007b52:	2300      	movs	r3, #0
 8007b54:	607b      	str	r3, [r7, #4]
 8007b56:	e00c      	b.n	8007b72 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007b58:	687a      	ldr	r2, [r7, #4]
 8007b5a:	4613      	mov	r3, r2
 8007b5c:	009b      	lsls	r3, r3, #2
 8007b5e:	4413      	add	r3, r2
 8007b60:	009b      	lsls	r3, r3, #2
 8007b62:	4a12      	ldr	r2, [pc, #72]	; (8007bac <prvInitialiseTaskLists+0x60>)
 8007b64:	4413      	add	r3, r2
 8007b66:	4618      	mov	r0, r3
 8007b68:	f7fe fadc 	bl	8006124 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	3301      	adds	r3, #1
 8007b70:	607b      	str	r3, [r7, #4]
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2b37      	cmp	r3, #55	; 0x37
 8007b76:	d9ef      	bls.n	8007b58 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007b78:	480d      	ldr	r0, [pc, #52]	; (8007bb0 <prvInitialiseTaskLists+0x64>)
 8007b7a:	f7fe fad3 	bl	8006124 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007b7e:	480d      	ldr	r0, [pc, #52]	; (8007bb4 <prvInitialiseTaskLists+0x68>)
 8007b80:	f7fe fad0 	bl	8006124 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007b84:	480c      	ldr	r0, [pc, #48]	; (8007bb8 <prvInitialiseTaskLists+0x6c>)
 8007b86:	f7fe facd 	bl	8006124 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007b8a:	480c      	ldr	r0, [pc, #48]	; (8007bbc <prvInitialiseTaskLists+0x70>)
 8007b8c:	f7fe faca 	bl	8006124 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007b90:	480b      	ldr	r0, [pc, #44]	; (8007bc0 <prvInitialiseTaskLists+0x74>)
 8007b92:	f7fe fac7 	bl	8006124 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007b96:	4b0b      	ldr	r3, [pc, #44]	; (8007bc4 <prvInitialiseTaskLists+0x78>)
 8007b98:	4a05      	ldr	r2, [pc, #20]	; (8007bb0 <prvInitialiseTaskLists+0x64>)
 8007b9a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007b9c:	4b0a      	ldr	r3, [pc, #40]	; (8007bc8 <prvInitialiseTaskLists+0x7c>)
 8007b9e:	4a05      	ldr	r2, [pc, #20]	; (8007bb4 <prvInitialiseTaskLists+0x68>)
 8007ba0:	601a      	str	r2, [r3, #0]
}
 8007ba2:	bf00      	nop
 8007ba4:	3708      	adds	r7, #8
 8007ba6:	46bd      	mov	sp, r7
 8007ba8:	bd80      	pop	{r7, pc}
 8007baa:	bf00      	nop
 8007bac:	200010f0 	.word	0x200010f0
 8007bb0:	20001550 	.word	0x20001550
 8007bb4:	20001564 	.word	0x20001564
 8007bb8:	20001580 	.word	0x20001580
 8007bbc:	20001594 	.word	0x20001594
 8007bc0:	200015ac 	.word	0x200015ac
 8007bc4:	20001578 	.word	0x20001578
 8007bc8:	2000157c 	.word	0x2000157c

08007bcc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007bcc:	b580      	push	{r7, lr}
 8007bce:	b082      	sub	sp, #8
 8007bd0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007bd2:	e019      	b.n	8007c08 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007bd4:	f000 fede 	bl	8008994 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007bd8:	4b10      	ldr	r3, [pc, #64]	; (8007c1c <prvCheckTasksWaitingTermination+0x50>)
 8007bda:	68db      	ldr	r3, [r3, #12]
 8007bdc:	68db      	ldr	r3, [r3, #12]
 8007bde:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	3304      	adds	r3, #4
 8007be4:	4618      	mov	r0, r3
 8007be6:	f7fe fb27 	bl	8006238 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007bea:	4b0d      	ldr	r3, [pc, #52]	; (8007c20 <prvCheckTasksWaitingTermination+0x54>)
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	3b01      	subs	r3, #1
 8007bf0:	4a0b      	ldr	r2, [pc, #44]	; (8007c20 <prvCheckTasksWaitingTermination+0x54>)
 8007bf2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007bf4:	4b0b      	ldr	r3, [pc, #44]	; (8007c24 <prvCheckTasksWaitingTermination+0x58>)
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	3b01      	subs	r3, #1
 8007bfa:	4a0a      	ldr	r2, [pc, #40]	; (8007c24 <prvCheckTasksWaitingTermination+0x58>)
 8007bfc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007bfe:	f000 fef9 	bl	80089f4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007c02:	6878      	ldr	r0, [r7, #4]
 8007c04:	f000 f810 	bl	8007c28 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007c08:	4b06      	ldr	r3, [pc, #24]	; (8007c24 <prvCheckTasksWaitingTermination+0x58>)
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d1e1      	bne.n	8007bd4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007c10:	bf00      	nop
 8007c12:	bf00      	nop
 8007c14:	3708      	adds	r7, #8
 8007c16:	46bd      	mov	sp, r7
 8007c18:	bd80      	pop	{r7, pc}
 8007c1a:	bf00      	nop
 8007c1c:	20001594 	.word	0x20001594
 8007c20:	200015c0 	.word	0x200015c0
 8007c24:	200015a8 	.word	0x200015a8

08007c28 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	b084      	sub	sp, #16
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d108      	bne.n	8007c4c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c3e:	4618      	mov	r0, r3
 8007c40:	f001 f896 	bl	8008d70 <vPortFree>
				vPortFree( pxTCB );
 8007c44:	6878      	ldr	r0, [r7, #4]
 8007c46:	f001 f893 	bl	8008d70 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007c4a:	e018      	b.n	8007c7e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007c52:	2b01      	cmp	r3, #1
 8007c54:	d103      	bne.n	8007c5e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8007c56:	6878      	ldr	r0, [r7, #4]
 8007c58:	f001 f88a 	bl	8008d70 <vPortFree>
	}
 8007c5c:	e00f      	b.n	8007c7e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007c64:	2b02      	cmp	r3, #2
 8007c66:	d00a      	beq.n	8007c7e <prvDeleteTCB+0x56>
	__asm volatile
 8007c68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c6c:	f383 8811 	msr	BASEPRI, r3
 8007c70:	f3bf 8f6f 	isb	sy
 8007c74:	f3bf 8f4f 	dsb	sy
 8007c78:	60fb      	str	r3, [r7, #12]
}
 8007c7a:	bf00      	nop
 8007c7c:	e7fe      	b.n	8007c7c <prvDeleteTCB+0x54>
	}
 8007c7e:	bf00      	nop
 8007c80:	3710      	adds	r7, #16
 8007c82:	46bd      	mov	sp, r7
 8007c84:	bd80      	pop	{r7, pc}
	...

08007c88 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007c88:	b480      	push	{r7}
 8007c8a:	b083      	sub	sp, #12
 8007c8c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007c8e:	4b0c      	ldr	r3, [pc, #48]	; (8007cc0 <prvResetNextTaskUnblockTime+0x38>)
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d104      	bne.n	8007ca2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007c98:	4b0a      	ldr	r3, [pc, #40]	; (8007cc4 <prvResetNextTaskUnblockTime+0x3c>)
 8007c9a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007c9e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007ca0:	e008      	b.n	8007cb4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ca2:	4b07      	ldr	r3, [pc, #28]	; (8007cc0 <prvResetNextTaskUnblockTime+0x38>)
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	68db      	ldr	r3, [r3, #12]
 8007ca8:	68db      	ldr	r3, [r3, #12]
 8007caa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	685b      	ldr	r3, [r3, #4]
 8007cb0:	4a04      	ldr	r2, [pc, #16]	; (8007cc4 <prvResetNextTaskUnblockTime+0x3c>)
 8007cb2:	6013      	str	r3, [r2, #0]
}
 8007cb4:	bf00      	nop
 8007cb6:	370c      	adds	r7, #12
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cbe:	4770      	bx	lr
 8007cc0:	20001578 	.word	0x20001578
 8007cc4:	200015e0 	.word	0x200015e0

08007cc8 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8007cc8:	b480      	push	{r7}
 8007cca:	b083      	sub	sp, #12
 8007ccc:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8007cce:	4b05      	ldr	r3, [pc, #20]	; (8007ce4 <xTaskGetCurrentTaskHandle+0x1c>)
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	607b      	str	r3, [r7, #4]

		return xReturn;
 8007cd4:	687b      	ldr	r3, [r7, #4]
	}
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	370c      	adds	r7, #12
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce0:	4770      	bx	lr
 8007ce2:	bf00      	nop
 8007ce4:	200010ec 	.word	0x200010ec

08007ce8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007ce8:	b480      	push	{r7}
 8007cea:	b083      	sub	sp, #12
 8007cec:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007cee:	4b0b      	ldr	r3, [pc, #44]	; (8007d1c <xTaskGetSchedulerState+0x34>)
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d102      	bne.n	8007cfc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007cf6:	2301      	movs	r3, #1
 8007cf8:	607b      	str	r3, [r7, #4]
 8007cfa:	e008      	b.n	8007d0e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007cfc:	4b08      	ldr	r3, [pc, #32]	; (8007d20 <xTaskGetSchedulerState+0x38>)
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d102      	bne.n	8007d0a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007d04:	2302      	movs	r3, #2
 8007d06:	607b      	str	r3, [r7, #4]
 8007d08:	e001      	b.n	8007d0e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007d0e:	687b      	ldr	r3, [r7, #4]
	}
 8007d10:	4618      	mov	r0, r3
 8007d12:	370c      	adds	r7, #12
 8007d14:	46bd      	mov	sp, r7
 8007d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1a:	4770      	bx	lr
 8007d1c:	200015cc 	.word	0x200015cc
 8007d20:	200015e8 	.word	0x200015e8

08007d24 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007d24:	b580      	push	{r7, lr}
 8007d26:	b084      	sub	sp, #16
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007d30:	2300      	movs	r3, #0
 8007d32:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d051      	beq.n	8007dde <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007d3a:	68bb      	ldr	r3, [r7, #8]
 8007d3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d3e:	4b2a      	ldr	r3, [pc, #168]	; (8007de8 <xTaskPriorityInherit+0xc4>)
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d44:	429a      	cmp	r2, r3
 8007d46:	d241      	bcs.n	8007dcc <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007d48:	68bb      	ldr	r3, [r7, #8]
 8007d4a:	699b      	ldr	r3, [r3, #24]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	db06      	blt.n	8007d5e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d50:	4b25      	ldr	r3, [pc, #148]	; (8007de8 <xTaskPriorityInherit+0xc4>)
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d56:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007d5a:	68bb      	ldr	r3, [r7, #8]
 8007d5c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007d5e:	68bb      	ldr	r3, [r7, #8]
 8007d60:	6959      	ldr	r1, [r3, #20]
 8007d62:	68bb      	ldr	r3, [r7, #8]
 8007d64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d66:	4613      	mov	r3, r2
 8007d68:	009b      	lsls	r3, r3, #2
 8007d6a:	4413      	add	r3, r2
 8007d6c:	009b      	lsls	r3, r3, #2
 8007d6e:	4a1f      	ldr	r2, [pc, #124]	; (8007dec <xTaskPriorityInherit+0xc8>)
 8007d70:	4413      	add	r3, r2
 8007d72:	4299      	cmp	r1, r3
 8007d74:	d122      	bne.n	8007dbc <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007d76:	68bb      	ldr	r3, [r7, #8]
 8007d78:	3304      	adds	r3, #4
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	f7fe fa5c 	bl	8006238 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007d80:	4b19      	ldr	r3, [pc, #100]	; (8007de8 <xTaskPriorityInherit+0xc4>)
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d86:	68bb      	ldr	r3, [r7, #8]
 8007d88:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007d8a:	68bb      	ldr	r3, [r7, #8]
 8007d8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d8e:	4b18      	ldr	r3, [pc, #96]	; (8007df0 <xTaskPriorityInherit+0xcc>)
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	429a      	cmp	r2, r3
 8007d94:	d903      	bls.n	8007d9e <xTaskPriorityInherit+0x7a>
 8007d96:	68bb      	ldr	r3, [r7, #8]
 8007d98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d9a:	4a15      	ldr	r2, [pc, #84]	; (8007df0 <xTaskPriorityInherit+0xcc>)
 8007d9c:	6013      	str	r3, [r2, #0]
 8007d9e:	68bb      	ldr	r3, [r7, #8]
 8007da0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007da2:	4613      	mov	r3, r2
 8007da4:	009b      	lsls	r3, r3, #2
 8007da6:	4413      	add	r3, r2
 8007da8:	009b      	lsls	r3, r3, #2
 8007daa:	4a10      	ldr	r2, [pc, #64]	; (8007dec <xTaskPriorityInherit+0xc8>)
 8007dac:	441a      	add	r2, r3
 8007dae:	68bb      	ldr	r3, [r7, #8]
 8007db0:	3304      	adds	r3, #4
 8007db2:	4619      	mov	r1, r3
 8007db4:	4610      	mov	r0, r2
 8007db6:	f7fe f9e2 	bl	800617e <vListInsertEnd>
 8007dba:	e004      	b.n	8007dc6 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007dbc:	4b0a      	ldr	r3, [pc, #40]	; (8007de8 <xTaskPriorityInherit+0xc4>)
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007dc2:	68bb      	ldr	r3, [r7, #8]
 8007dc4:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007dc6:	2301      	movs	r3, #1
 8007dc8:	60fb      	str	r3, [r7, #12]
 8007dca:	e008      	b.n	8007dde <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007dcc:	68bb      	ldr	r3, [r7, #8]
 8007dce:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007dd0:	4b05      	ldr	r3, [pc, #20]	; (8007de8 <xTaskPriorityInherit+0xc4>)
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dd6:	429a      	cmp	r2, r3
 8007dd8:	d201      	bcs.n	8007dde <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007dda:	2301      	movs	r3, #1
 8007ddc:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007dde:	68fb      	ldr	r3, [r7, #12]
	}
 8007de0:	4618      	mov	r0, r3
 8007de2:	3710      	adds	r7, #16
 8007de4:	46bd      	mov	sp, r7
 8007de6:	bd80      	pop	{r7, pc}
 8007de8:	200010ec 	.word	0x200010ec
 8007dec:	200010f0 	.word	0x200010f0
 8007df0:	200015c8 	.word	0x200015c8

08007df4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007df4:	b580      	push	{r7, lr}
 8007df6:	b086      	sub	sp, #24
 8007df8:	af00      	add	r7, sp, #0
 8007dfa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007e00:	2300      	movs	r3, #0
 8007e02:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d056      	beq.n	8007eb8 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007e0a:	4b2e      	ldr	r3, [pc, #184]	; (8007ec4 <xTaskPriorityDisinherit+0xd0>)
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	693a      	ldr	r2, [r7, #16]
 8007e10:	429a      	cmp	r2, r3
 8007e12:	d00a      	beq.n	8007e2a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007e14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e18:	f383 8811 	msr	BASEPRI, r3
 8007e1c:	f3bf 8f6f 	isb	sy
 8007e20:	f3bf 8f4f 	dsb	sy
 8007e24:	60fb      	str	r3, [r7, #12]
}
 8007e26:	bf00      	nop
 8007e28:	e7fe      	b.n	8007e28 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007e2a:	693b      	ldr	r3, [r7, #16]
 8007e2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d10a      	bne.n	8007e48 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8007e32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e36:	f383 8811 	msr	BASEPRI, r3
 8007e3a:	f3bf 8f6f 	isb	sy
 8007e3e:	f3bf 8f4f 	dsb	sy
 8007e42:	60bb      	str	r3, [r7, #8]
}
 8007e44:	bf00      	nop
 8007e46:	e7fe      	b.n	8007e46 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007e48:	693b      	ldr	r3, [r7, #16]
 8007e4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e4c:	1e5a      	subs	r2, r3, #1
 8007e4e:	693b      	ldr	r3, [r7, #16]
 8007e50:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007e52:	693b      	ldr	r3, [r7, #16]
 8007e54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e56:	693b      	ldr	r3, [r7, #16]
 8007e58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e5a:	429a      	cmp	r2, r3
 8007e5c:	d02c      	beq.n	8007eb8 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007e5e:	693b      	ldr	r3, [r7, #16]
 8007e60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d128      	bne.n	8007eb8 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007e66:	693b      	ldr	r3, [r7, #16]
 8007e68:	3304      	adds	r3, #4
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	f7fe f9e4 	bl	8006238 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007e70:	693b      	ldr	r3, [r7, #16]
 8007e72:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007e74:	693b      	ldr	r3, [r7, #16]
 8007e76:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e78:	693b      	ldr	r3, [r7, #16]
 8007e7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e7c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007e80:	693b      	ldr	r3, [r7, #16]
 8007e82:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007e84:	693b      	ldr	r3, [r7, #16]
 8007e86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e88:	4b0f      	ldr	r3, [pc, #60]	; (8007ec8 <xTaskPriorityDisinherit+0xd4>)
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	429a      	cmp	r2, r3
 8007e8e:	d903      	bls.n	8007e98 <xTaskPriorityDisinherit+0xa4>
 8007e90:	693b      	ldr	r3, [r7, #16]
 8007e92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e94:	4a0c      	ldr	r2, [pc, #48]	; (8007ec8 <xTaskPriorityDisinherit+0xd4>)
 8007e96:	6013      	str	r3, [r2, #0]
 8007e98:	693b      	ldr	r3, [r7, #16]
 8007e9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e9c:	4613      	mov	r3, r2
 8007e9e:	009b      	lsls	r3, r3, #2
 8007ea0:	4413      	add	r3, r2
 8007ea2:	009b      	lsls	r3, r3, #2
 8007ea4:	4a09      	ldr	r2, [pc, #36]	; (8007ecc <xTaskPriorityDisinherit+0xd8>)
 8007ea6:	441a      	add	r2, r3
 8007ea8:	693b      	ldr	r3, [r7, #16]
 8007eaa:	3304      	adds	r3, #4
 8007eac:	4619      	mov	r1, r3
 8007eae:	4610      	mov	r0, r2
 8007eb0:	f7fe f965 	bl	800617e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007eb4:	2301      	movs	r3, #1
 8007eb6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007eb8:	697b      	ldr	r3, [r7, #20]
	}
 8007eba:	4618      	mov	r0, r3
 8007ebc:	3718      	adds	r7, #24
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	bd80      	pop	{r7, pc}
 8007ec2:	bf00      	nop
 8007ec4:	200010ec 	.word	0x200010ec
 8007ec8:	200015c8 	.word	0x200015c8
 8007ecc:	200010f0 	.word	0x200010f0

08007ed0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b088      	sub	sp, #32
 8007ed4:	af00      	add	r7, sp, #0
 8007ed6:	6078      	str	r0, [r7, #4]
 8007ed8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007ede:	2301      	movs	r3, #1
 8007ee0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d06a      	beq.n	8007fbe <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007ee8:	69bb      	ldr	r3, [r7, #24]
 8007eea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d10a      	bne.n	8007f06 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8007ef0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ef4:	f383 8811 	msr	BASEPRI, r3
 8007ef8:	f3bf 8f6f 	isb	sy
 8007efc:	f3bf 8f4f 	dsb	sy
 8007f00:	60fb      	str	r3, [r7, #12]
}
 8007f02:	bf00      	nop
 8007f04:	e7fe      	b.n	8007f04 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007f06:	69bb      	ldr	r3, [r7, #24]
 8007f08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f0a:	683a      	ldr	r2, [r7, #0]
 8007f0c:	429a      	cmp	r2, r3
 8007f0e:	d902      	bls.n	8007f16 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007f10:	683b      	ldr	r3, [r7, #0]
 8007f12:	61fb      	str	r3, [r7, #28]
 8007f14:	e002      	b.n	8007f1c <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007f16:	69bb      	ldr	r3, [r7, #24]
 8007f18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007f1a:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007f1c:	69bb      	ldr	r3, [r7, #24]
 8007f1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f20:	69fa      	ldr	r2, [r7, #28]
 8007f22:	429a      	cmp	r2, r3
 8007f24:	d04b      	beq.n	8007fbe <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007f26:	69bb      	ldr	r3, [r7, #24]
 8007f28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007f2a:	697a      	ldr	r2, [r7, #20]
 8007f2c:	429a      	cmp	r2, r3
 8007f2e:	d146      	bne.n	8007fbe <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8007f30:	4b25      	ldr	r3, [pc, #148]	; (8007fc8 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	69ba      	ldr	r2, [r7, #24]
 8007f36:	429a      	cmp	r2, r3
 8007f38:	d10a      	bne.n	8007f50 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8007f3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f3e:	f383 8811 	msr	BASEPRI, r3
 8007f42:	f3bf 8f6f 	isb	sy
 8007f46:	f3bf 8f4f 	dsb	sy
 8007f4a:	60bb      	str	r3, [r7, #8]
}
 8007f4c:	bf00      	nop
 8007f4e:	e7fe      	b.n	8007f4e <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007f50:	69bb      	ldr	r3, [r7, #24]
 8007f52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f54:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8007f56:	69bb      	ldr	r3, [r7, #24]
 8007f58:	69fa      	ldr	r2, [r7, #28]
 8007f5a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007f5c:	69bb      	ldr	r3, [r7, #24]
 8007f5e:	699b      	ldr	r3, [r3, #24]
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	db04      	blt.n	8007f6e <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007f64:	69fb      	ldr	r3, [r7, #28]
 8007f66:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007f6a:	69bb      	ldr	r3, [r7, #24]
 8007f6c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007f6e:	69bb      	ldr	r3, [r7, #24]
 8007f70:	6959      	ldr	r1, [r3, #20]
 8007f72:	693a      	ldr	r2, [r7, #16]
 8007f74:	4613      	mov	r3, r2
 8007f76:	009b      	lsls	r3, r3, #2
 8007f78:	4413      	add	r3, r2
 8007f7a:	009b      	lsls	r3, r3, #2
 8007f7c:	4a13      	ldr	r2, [pc, #76]	; (8007fcc <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8007f7e:	4413      	add	r3, r2
 8007f80:	4299      	cmp	r1, r3
 8007f82:	d11c      	bne.n	8007fbe <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007f84:	69bb      	ldr	r3, [r7, #24]
 8007f86:	3304      	adds	r3, #4
 8007f88:	4618      	mov	r0, r3
 8007f8a:	f7fe f955 	bl	8006238 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8007f8e:	69bb      	ldr	r3, [r7, #24]
 8007f90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f92:	4b0f      	ldr	r3, [pc, #60]	; (8007fd0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	429a      	cmp	r2, r3
 8007f98:	d903      	bls.n	8007fa2 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8007f9a:	69bb      	ldr	r3, [r7, #24]
 8007f9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f9e:	4a0c      	ldr	r2, [pc, #48]	; (8007fd0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8007fa0:	6013      	str	r3, [r2, #0]
 8007fa2:	69bb      	ldr	r3, [r7, #24]
 8007fa4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fa6:	4613      	mov	r3, r2
 8007fa8:	009b      	lsls	r3, r3, #2
 8007faa:	4413      	add	r3, r2
 8007fac:	009b      	lsls	r3, r3, #2
 8007fae:	4a07      	ldr	r2, [pc, #28]	; (8007fcc <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8007fb0:	441a      	add	r2, r3
 8007fb2:	69bb      	ldr	r3, [r7, #24]
 8007fb4:	3304      	adds	r3, #4
 8007fb6:	4619      	mov	r1, r3
 8007fb8:	4610      	mov	r0, r2
 8007fba:	f7fe f8e0 	bl	800617e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007fbe:	bf00      	nop
 8007fc0:	3720      	adds	r7, #32
 8007fc2:	46bd      	mov	sp, r7
 8007fc4:	bd80      	pop	{r7, pc}
 8007fc6:	bf00      	nop
 8007fc8:	200010ec 	.word	0x200010ec
 8007fcc:	200010f0 	.word	0x200010f0
 8007fd0:	200015c8 	.word	0x200015c8

08007fd4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007fd4:	b480      	push	{r7}
 8007fd6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007fd8:	4b07      	ldr	r3, [pc, #28]	; (8007ff8 <pvTaskIncrementMutexHeldCount+0x24>)
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d004      	beq.n	8007fea <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007fe0:	4b05      	ldr	r3, [pc, #20]	; (8007ff8 <pvTaskIncrementMutexHeldCount+0x24>)
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007fe6:	3201      	adds	r2, #1
 8007fe8:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8007fea:	4b03      	ldr	r3, [pc, #12]	; (8007ff8 <pvTaskIncrementMutexHeldCount+0x24>)
 8007fec:	681b      	ldr	r3, [r3, #0]
	}
 8007fee:	4618      	mov	r0, r3
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff6:	4770      	bx	lr
 8007ff8:	200010ec 	.word	0x200010ec

08007ffc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007ffc:	b580      	push	{r7, lr}
 8007ffe:	b084      	sub	sp, #16
 8008000:	af00      	add	r7, sp, #0
 8008002:	6078      	str	r0, [r7, #4]
 8008004:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008006:	4b21      	ldr	r3, [pc, #132]	; (800808c <prvAddCurrentTaskToDelayedList+0x90>)
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800800c:	4b20      	ldr	r3, [pc, #128]	; (8008090 <prvAddCurrentTaskToDelayedList+0x94>)
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	3304      	adds	r3, #4
 8008012:	4618      	mov	r0, r3
 8008014:	f7fe f910 	bl	8006238 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800801e:	d10a      	bne.n	8008036 <prvAddCurrentTaskToDelayedList+0x3a>
 8008020:	683b      	ldr	r3, [r7, #0]
 8008022:	2b00      	cmp	r3, #0
 8008024:	d007      	beq.n	8008036 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008026:	4b1a      	ldr	r3, [pc, #104]	; (8008090 <prvAddCurrentTaskToDelayedList+0x94>)
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	3304      	adds	r3, #4
 800802c:	4619      	mov	r1, r3
 800802e:	4819      	ldr	r0, [pc, #100]	; (8008094 <prvAddCurrentTaskToDelayedList+0x98>)
 8008030:	f7fe f8a5 	bl	800617e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008034:	e026      	b.n	8008084 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008036:	68fa      	ldr	r2, [r7, #12]
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	4413      	add	r3, r2
 800803c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800803e:	4b14      	ldr	r3, [pc, #80]	; (8008090 <prvAddCurrentTaskToDelayedList+0x94>)
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	68ba      	ldr	r2, [r7, #8]
 8008044:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008046:	68ba      	ldr	r2, [r7, #8]
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	429a      	cmp	r2, r3
 800804c:	d209      	bcs.n	8008062 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800804e:	4b12      	ldr	r3, [pc, #72]	; (8008098 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008050:	681a      	ldr	r2, [r3, #0]
 8008052:	4b0f      	ldr	r3, [pc, #60]	; (8008090 <prvAddCurrentTaskToDelayedList+0x94>)
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	3304      	adds	r3, #4
 8008058:	4619      	mov	r1, r3
 800805a:	4610      	mov	r0, r2
 800805c:	f7fe f8b3 	bl	80061c6 <vListInsert>
}
 8008060:	e010      	b.n	8008084 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008062:	4b0e      	ldr	r3, [pc, #56]	; (800809c <prvAddCurrentTaskToDelayedList+0xa0>)
 8008064:	681a      	ldr	r2, [r3, #0]
 8008066:	4b0a      	ldr	r3, [pc, #40]	; (8008090 <prvAddCurrentTaskToDelayedList+0x94>)
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	3304      	adds	r3, #4
 800806c:	4619      	mov	r1, r3
 800806e:	4610      	mov	r0, r2
 8008070:	f7fe f8a9 	bl	80061c6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008074:	4b0a      	ldr	r3, [pc, #40]	; (80080a0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	68ba      	ldr	r2, [r7, #8]
 800807a:	429a      	cmp	r2, r3
 800807c:	d202      	bcs.n	8008084 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800807e:	4a08      	ldr	r2, [pc, #32]	; (80080a0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008080:	68bb      	ldr	r3, [r7, #8]
 8008082:	6013      	str	r3, [r2, #0]
}
 8008084:	bf00      	nop
 8008086:	3710      	adds	r7, #16
 8008088:	46bd      	mov	sp, r7
 800808a:	bd80      	pop	{r7, pc}
 800808c:	200015c4 	.word	0x200015c4
 8008090:	200010ec 	.word	0x200010ec
 8008094:	200015ac 	.word	0x200015ac
 8008098:	2000157c 	.word	0x2000157c
 800809c:	20001578 	.word	0x20001578
 80080a0:	200015e0 	.word	0x200015e0

080080a4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80080a4:	b580      	push	{r7, lr}
 80080a6:	b08a      	sub	sp, #40	; 0x28
 80080a8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80080aa:	2300      	movs	r3, #0
 80080ac:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80080ae:	f000 fb07 	bl	80086c0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80080b2:	4b1c      	ldr	r3, [pc, #112]	; (8008124 <xTimerCreateTimerTask+0x80>)
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d021      	beq.n	80080fe <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80080ba:	2300      	movs	r3, #0
 80080bc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80080be:	2300      	movs	r3, #0
 80080c0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80080c2:	1d3a      	adds	r2, r7, #4
 80080c4:	f107 0108 	add.w	r1, r7, #8
 80080c8:	f107 030c 	add.w	r3, r7, #12
 80080cc:	4618      	mov	r0, r3
 80080ce:	f7fe f80f 	bl	80060f0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80080d2:	6879      	ldr	r1, [r7, #4]
 80080d4:	68bb      	ldr	r3, [r7, #8]
 80080d6:	68fa      	ldr	r2, [r7, #12]
 80080d8:	9202      	str	r2, [sp, #8]
 80080da:	9301      	str	r3, [sp, #4]
 80080dc:	2302      	movs	r3, #2
 80080de:	9300      	str	r3, [sp, #0]
 80080e0:	2300      	movs	r3, #0
 80080e2:	460a      	mov	r2, r1
 80080e4:	4910      	ldr	r1, [pc, #64]	; (8008128 <xTimerCreateTimerTask+0x84>)
 80080e6:	4811      	ldr	r0, [pc, #68]	; (800812c <xTimerCreateTimerTask+0x88>)
 80080e8:	f7fe ffd0 	bl	800708c <xTaskCreateStatic>
 80080ec:	4603      	mov	r3, r0
 80080ee:	4a10      	ldr	r2, [pc, #64]	; (8008130 <xTimerCreateTimerTask+0x8c>)
 80080f0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80080f2:	4b0f      	ldr	r3, [pc, #60]	; (8008130 <xTimerCreateTimerTask+0x8c>)
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d001      	beq.n	80080fe <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80080fa:	2301      	movs	r3, #1
 80080fc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80080fe:	697b      	ldr	r3, [r7, #20]
 8008100:	2b00      	cmp	r3, #0
 8008102:	d10a      	bne.n	800811a <xTimerCreateTimerTask+0x76>
	__asm volatile
 8008104:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008108:	f383 8811 	msr	BASEPRI, r3
 800810c:	f3bf 8f6f 	isb	sy
 8008110:	f3bf 8f4f 	dsb	sy
 8008114:	613b      	str	r3, [r7, #16]
}
 8008116:	bf00      	nop
 8008118:	e7fe      	b.n	8008118 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800811a:	697b      	ldr	r3, [r7, #20]
}
 800811c:	4618      	mov	r0, r3
 800811e:	3718      	adds	r7, #24
 8008120:	46bd      	mov	sp, r7
 8008122:	bd80      	pop	{r7, pc}
 8008124:	2000161c 	.word	0x2000161c
 8008128:	080099b4 	.word	0x080099b4
 800812c:	08008269 	.word	0x08008269
 8008130:	20001620 	.word	0x20001620

08008134 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008134:	b580      	push	{r7, lr}
 8008136:	b08a      	sub	sp, #40	; 0x28
 8008138:	af00      	add	r7, sp, #0
 800813a:	60f8      	str	r0, [r7, #12]
 800813c:	60b9      	str	r1, [r7, #8]
 800813e:	607a      	str	r2, [r7, #4]
 8008140:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008142:	2300      	movs	r3, #0
 8008144:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	2b00      	cmp	r3, #0
 800814a:	d10a      	bne.n	8008162 <xTimerGenericCommand+0x2e>
	__asm volatile
 800814c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008150:	f383 8811 	msr	BASEPRI, r3
 8008154:	f3bf 8f6f 	isb	sy
 8008158:	f3bf 8f4f 	dsb	sy
 800815c:	623b      	str	r3, [r7, #32]
}
 800815e:	bf00      	nop
 8008160:	e7fe      	b.n	8008160 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008162:	4b1a      	ldr	r3, [pc, #104]	; (80081cc <xTimerGenericCommand+0x98>)
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	2b00      	cmp	r3, #0
 8008168:	d02a      	beq.n	80081c0 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800816a:	68bb      	ldr	r3, [r7, #8]
 800816c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008176:	68bb      	ldr	r3, [r7, #8]
 8008178:	2b05      	cmp	r3, #5
 800817a:	dc18      	bgt.n	80081ae <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800817c:	f7ff fdb4 	bl	8007ce8 <xTaskGetSchedulerState>
 8008180:	4603      	mov	r3, r0
 8008182:	2b02      	cmp	r3, #2
 8008184:	d109      	bne.n	800819a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008186:	4b11      	ldr	r3, [pc, #68]	; (80081cc <xTimerGenericCommand+0x98>)
 8008188:	6818      	ldr	r0, [r3, #0]
 800818a:	f107 0110 	add.w	r1, r7, #16
 800818e:	2300      	movs	r3, #0
 8008190:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008192:	f7fe fa6f 	bl	8006674 <xQueueGenericSend>
 8008196:	6278      	str	r0, [r7, #36]	; 0x24
 8008198:	e012      	b.n	80081c0 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800819a:	4b0c      	ldr	r3, [pc, #48]	; (80081cc <xTimerGenericCommand+0x98>)
 800819c:	6818      	ldr	r0, [r3, #0]
 800819e:	f107 0110 	add.w	r1, r7, #16
 80081a2:	2300      	movs	r3, #0
 80081a4:	2200      	movs	r2, #0
 80081a6:	f7fe fa65 	bl	8006674 <xQueueGenericSend>
 80081aa:	6278      	str	r0, [r7, #36]	; 0x24
 80081ac:	e008      	b.n	80081c0 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80081ae:	4b07      	ldr	r3, [pc, #28]	; (80081cc <xTimerGenericCommand+0x98>)
 80081b0:	6818      	ldr	r0, [r3, #0]
 80081b2:	f107 0110 	add.w	r1, r7, #16
 80081b6:	2300      	movs	r3, #0
 80081b8:	683a      	ldr	r2, [r7, #0]
 80081ba:	f7fe fb59 	bl	8006870 <xQueueGenericSendFromISR>
 80081be:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80081c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80081c2:	4618      	mov	r0, r3
 80081c4:	3728      	adds	r7, #40	; 0x28
 80081c6:	46bd      	mov	sp, r7
 80081c8:	bd80      	pop	{r7, pc}
 80081ca:	bf00      	nop
 80081cc:	2000161c 	.word	0x2000161c

080081d0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80081d0:	b580      	push	{r7, lr}
 80081d2:	b088      	sub	sp, #32
 80081d4:	af02      	add	r7, sp, #8
 80081d6:	6078      	str	r0, [r7, #4]
 80081d8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80081da:	4b22      	ldr	r3, [pc, #136]	; (8008264 <prvProcessExpiredTimer+0x94>)
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	68db      	ldr	r3, [r3, #12]
 80081e0:	68db      	ldr	r3, [r3, #12]
 80081e2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80081e4:	697b      	ldr	r3, [r7, #20]
 80081e6:	3304      	adds	r3, #4
 80081e8:	4618      	mov	r0, r3
 80081ea:	f7fe f825 	bl	8006238 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80081ee:	697b      	ldr	r3, [r7, #20]
 80081f0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80081f4:	f003 0304 	and.w	r3, r3, #4
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d022      	beq.n	8008242 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80081fc:	697b      	ldr	r3, [r7, #20]
 80081fe:	699a      	ldr	r2, [r3, #24]
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	18d1      	adds	r1, r2, r3
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	683a      	ldr	r2, [r7, #0]
 8008208:	6978      	ldr	r0, [r7, #20]
 800820a:	f000 f8d1 	bl	80083b0 <prvInsertTimerInActiveList>
 800820e:	4603      	mov	r3, r0
 8008210:	2b00      	cmp	r3, #0
 8008212:	d01f      	beq.n	8008254 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008214:	2300      	movs	r3, #0
 8008216:	9300      	str	r3, [sp, #0]
 8008218:	2300      	movs	r3, #0
 800821a:	687a      	ldr	r2, [r7, #4]
 800821c:	2100      	movs	r1, #0
 800821e:	6978      	ldr	r0, [r7, #20]
 8008220:	f7ff ff88 	bl	8008134 <xTimerGenericCommand>
 8008224:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008226:	693b      	ldr	r3, [r7, #16]
 8008228:	2b00      	cmp	r3, #0
 800822a:	d113      	bne.n	8008254 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800822c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008230:	f383 8811 	msr	BASEPRI, r3
 8008234:	f3bf 8f6f 	isb	sy
 8008238:	f3bf 8f4f 	dsb	sy
 800823c:	60fb      	str	r3, [r7, #12]
}
 800823e:	bf00      	nop
 8008240:	e7fe      	b.n	8008240 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008242:	697b      	ldr	r3, [r7, #20]
 8008244:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008248:	f023 0301 	bic.w	r3, r3, #1
 800824c:	b2da      	uxtb	r2, r3
 800824e:	697b      	ldr	r3, [r7, #20]
 8008250:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008254:	697b      	ldr	r3, [r7, #20]
 8008256:	6a1b      	ldr	r3, [r3, #32]
 8008258:	6978      	ldr	r0, [r7, #20]
 800825a:	4798      	blx	r3
}
 800825c:	bf00      	nop
 800825e:	3718      	adds	r7, #24
 8008260:	46bd      	mov	sp, r7
 8008262:	bd80      	pop	{r7, pc}
 8008264:	20001614 	.word	0x20001614

08008268 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008268:	b580      	push	{r7, lr}
 800826a:	b084      	sub	sp, #16
 800826c:	af00      	add	r7, sp, #0
 800826e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008270:	f107 0308 	add.w	r3, r7, #8
 8008274:	4618      	mov	r0, r3
 8008276:	f000 f857 	bl	8008328 <prvGetNextExpireTime>
 800827a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800827c:	68bb      	ldr	r3, [r7, #8]
 800827e:	4619      	mov	r1, r3
 8008280:	68f8      	ldr	r0, [r7, #12]
 8008282:	f000 f803 	bl	800828c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008286:	f000 f8d5 	bl	8008434 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800828a:	e7f1      	b.n	8008270 <prvTimerTask+0x8>

0800828c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800828c:	b580      	push	{r7, lr}
 800828e:	b084      	sub	sp, #16
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
 8008294:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008296:	f7ff f935 	bl	8007504 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800829a:	f107 0308 	add.w	r3, r7, #8
 800829e:	4618      	mov	r0, r3
 80082a0:	f000 f866 	bl	8008370 <prvSampleTimeNow>
 80082a4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80082a6:	68bb      	ldr	r3, [r7, #8]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d130      	bne.n	800830e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d10a      	bne.n	80082c8 <prvProcessTimerOrBlockTask+0x3c>
 80082b2:	687a      	ldr	r2, [r7, #4]
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	429a      	cmp	r2, r3
 80082b8:	d806      	bhi.n	80082c8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80082ba:	f7ff f931 	bl	8007520 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80082be:	68f9      	ldr	r1, [r7, #12]
 80082c0:	6878      	ldr	r0, [r7, #4]
 80082c2:	f7ff ff85 	bl	80081d0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80082c6:	e024      	b.n	8008312 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80082c8:	683b      	ldr	r3, [r7, #0]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d008      	beq.n	80082e0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80082ce:	4b13      	ldr	r3, [pc, #76]	; (800831c <prvProcessTimerOrBlockTask+0x90>)
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d101      	bne.n	80082dc <prvProcessTimerOrBlockTask+0x50>
 80082d8:	2301      	movs	r3, #1
 80082da:	e000      	b.n	80082de <prvProcessTimerOrBlockTask+0x52>
 80082dc:	2300      	movs	r3, #0
 80082de:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80082e0:	4b0f      	ldr	r3, [pc, #60]	; (8008320 <prvProcessTimerOrBlockTask+0x94>)
 80082e2:	6818      	ldr	r0, [r3, #0]
 80082e4:	687a      	ldr	r2, [r7, #4]
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	1ad3      	subs	r3, r2, r3
 80082ea:	683a      	ldr	r2, [r7, #0]
 80082ec:	4619      	mov	r1, r3
 80082ee:	f7fe fe99 	bl	8007024 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80082f2:	f7ff f915 	bl	8007520 <xTaskResumeAll>
 80082f6:	4603      	mov	r3, r0
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d10a      	bne.n	8008312 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80082fc:	4b09      	ldr	r3, [pc, #36]	; (8008324 <prvProcessTimerOrBlockTask+0x98>)
 80082fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008302:	601a      	str	r2, [r3, #0]
 8008304:	f3bf 8f4f 	dsb	sy
 8008308:	f3bf 8f6f 	isb	sy
}
 800830c:	e001      	b.n	8008312 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800830e:	f7ff f907 	bl	8007520 <xTaskResumeAll>
}
 8008312:	bf00      	nop
 8008314:	3710      	adds	r7, #16
 8008316:	46bd      	mov	sp, r7
 8008318:	bd80      	pop	{r7, pc}
 800831a:	bf00      	nop
 800831c:	20001618 	.word	0x20001618
 8008320:	2000161c 	.word	0x2000161c
 8008324:	e000ed04 	.word	0xe000ed04

08008328 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008328:	b480      	push	{r7}
 800832a:	b085      	sub	sp, #20
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008330:	4b0e      	ldr	r3, [pc, #56]	; (800836c <prvGetNextExpireTime+0x44>)
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	2b00      	cmp	r3, #0
 8008338:	d101      	bne.n	800833e <prvGetNextExpireTime+0x16>
 800833a:	2201      	movs	r2, #1
 800833c:	e000      	b.n	8008340 <prvGetNextExpireTime+0x18>
 800833e:	2200      	movs	r2, #0
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d105      	bne.n	8008358 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800834c:	4b07      	ldr	r3, [pc, #28]	; (800836c <prvGetNextExpireTime+0x44>)
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	68db      	ldr	r3, [r3, #12]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	60fb      	str	r3, [r7, #12]
 8008356:	e001      	b.n	800835c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008358:	2300      	movs	r3, #0
 800835a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800835c:	68fb      	ldr	r3, [r7, #12]
}
 800835e:	4618      	mov	r0, r3
 8008360:	3714      	adds	r7, #20
 8008362:	46bd      	mov	sp, r7
 8008364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008368:	4770      	bx	lr
 800836a:	bf00      	nop
 800836c:	20001614 	.word	0x20001614

08008370 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008370:	b580      	push	{r7, lr}
 8008372:	b084      	sub	sp, #16
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008378:	f7ff f970 	bl	800765c <xTaskGetTickCount>
 800837c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800837e:	4b0b      	ldr	r3, [pc, #44]	; (80083ac <prvSampleTimeNow+0x3c>)
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	68fa      	ldr	r2, [r7, #12]
 8008384:	429a      	cmp	r2, r3
 8008386:	d205      	bcs.n	8008394 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008388:	f000 f936 	bl	80085f8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2201      	movs	r2, #1
 8008390:	601a      	str	r2, [r3, #0]
 8008392:	e002      	b.n	800839a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2200      	movs	r2, #0
 8008398:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800839a:	4a04      	ldr	r2, [pc, #16]	; (80083ac <prvSampleTimeNow+0x3c>)
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80083a0:	68fb      	ldr	r3, [r7, #12]
}
 80083a2:	4618      	mov	r0, r3
 80083a4:	3710      	adds	r7, #16
 80083a6:	46bd      	mov	sp, r7
 80083a8:	bd80      	pop	{r7, pc}
 80083aa:	bf00      	nop
 80083ac:	20001624 	.word	0x20001624

080083b0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b086      	sub	sp, #24
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	60f8      	str	r0, [r7, #12]
 80083b8:	60b9      	str	r1, [r7, #8]
 80083ba:	607a      	str	r2, [r7, #4]
 80083bc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80083be:	2300      	movs	r3, #0
 80083c0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	68ba      	ldr	r2, [r7, #8]
 80083c6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	68fa      	ldr	r2, [r7, #12]
 80083cc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80083ce:	68ba      	ldr	r2, [r7, #8]
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	429a      	cmp	r2, r3
 80083d4:	d812      	bhi.n	80083fc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80083d6:	687a      	ldr	r2, [r7, #4]
 80083d8:	683b      	ldr	r3, [r7, #0]
 80083da:	1ad2      	subs	r2, r2, r3
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	699b      	ldr	r3, [r3, #24]
 80083e0:	429a      	cmp	r2, r3
 80083e2:	d302      	bcc.n	80083ea <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80083e4:	2301      	movs	r3, #1
 80083e6:	617b      	str	r3, [r7, #20]
 80083e8:	e01b      	b.n	8008422 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80083ea:	4b10      	ldr	r3, [pc, #64]	; (800842c <prvInsertTimerInActiveList+0x7c>)
 80083ec:	681a      	ldr	r2, [r3, #0]
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	3304      	adds	r3, #4
 80083f2:	4619      	mov	r1, r3
 80083f4:	4610      	mov	r0, r2
 80083f6:	f7fd fee6 	bl	80061c6 <vListInsert>
 80083fa:	e012      	b.n	8008422 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80083fc:	687a      	ldr	r2, [r7, #4]
 80083fe:	683b      	ldr	r3, [r7, #0]
 8008400:	429a      	cmp	r2, r3
 8008402:	d206      	bcs.n	8008412 <prvInsertTimerInActiveList+0x62>
 8008404:	68ba      	ldr	r2, [r7, #8]
 8008406:	683b      	ldr	r3, [r7, #0]
 8008408:	429a      	cmp	r2, r3
 800840a:	d302      	bcc.n	8008412 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800840c:	2301      	movs	r3, #1
 800840e:	617b      	str	r3, [r7, #20]
 8008410:	e007      	b.n	8008422 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008412:	4b07      	ldr	r3, [pc, #28]	; (8008430 <prvInsertTimerInActiveList+0x80>)
 8008414:	681a      	ldr	r2, [r3, #0]
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	3304      	adds	r3, #4
 800841a:	4619      	mov	r1, r3
 800841c:	4610      	mov	r0, r2
 800841e:	f7fd fed2 	bl	80061c6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008422:	697b      	ldr	r3, [r7, #20]
}
 8008424:	4618      	mov	r0, r3
 8008426:	3718      	adds	r7, #24
 8008428:	46bd      	mov	sp, r7
 800842a:	bd80      	pop	{r7, pc}
 800842c:	20001618 	.word	0x20001618
 8008430:	20001614 	.word	0x20001614

08008434 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008434:	b580      	push	{r7, lr}
 8008436:	b08e      	sub	sp, #56	; 0x38
 8008438:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800843a:	e0ca      	b.n	80085d2 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2b00      	cmp	r3, #0
 8008440:	da18      	bge.n	8008474 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008442:	1d3b      	adds	r3, r7, #4
 8008444:	3304      	adds	r3, #4
 8008446:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008448:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800844a:	2b00      	cmp	r3, #0
 800844c:	d10a      	bne.n	8008464 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800844e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008452:	f383 8811 	msr	BASEPRI, r3
 8008456:	f3bf 8f6f 	isb	sy
 800845a:	f3bf 8f4f 	dsb	sy
 800845e:	61fb      	str	r3, [r7, #28]
}
 8008460:	bf00      	nop
 8008462:	e7fe      	b.n	8008462 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008464:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800846a:	6850      	ldr	r0, [r2, #4]
 800846c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800846e:	6892      	ldr	r2, [r2, #8]
 8008470:	4611      	mov	r1, r2
 8008472:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	2b00      	cmp	r3, #0
 8008478:	f2c0 80ab 	blt.w	80085d2 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008480:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008482:	695b      	ldr	r3, [r3, #20]
 8008484:	2b00      	cmp	r3, #0
 8008486:	d004      	beq.n	8008492 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008488:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800848a:	3304      	adds	r3, #4
 800848c:	4618      	mov	r0, r3
 800848e:	f7fd fed3 	bl	8006238 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008492:	463b      	mov	r3, r7
 8008494:	4618      	mov	r0, r3
 8008496:	f7ff ff6b 	bl	8008370 <prvSampleTimeNow>
 800849a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	2b09      	cmp	r3, #9
 80084a0:	f200 8096 	bhi.w	80085d0 <prvProcessReceivedCommands+0x19c>
 80084a4:	a201      	add	r2, pc, #4	; (adr r2, 80084ac <prvProcessReceivedCommands+0x78>)
 80084a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084aa:	bf00      	nop
 80084ac:	080084d5 	.word	0x080084d5
 80084b0:	080084d5 	.word	0x080084d5
 80084b4:	080084d5 	.word	0x080084d5
 80084b8:	08008549 	.word	0x08008549
 80084bc:	0800855d 	.word	0x0800855d
 80084c0:	080085a7 	.word	0x080085a7
 80084c4:	080084d5 	.word	0x080084d5
 80084c8:	080084d5 	.word	0x080084d5
 80084cc:	08008549 	.word	0x08008549
 80084d0:	0800855d 	.word	0x0800855d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80084d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084d6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80084da:	f043 0301 	orr.w	r3, r3, #1
 80084de:	b2da      	uxtb	r2, r3
 80084e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084e2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80084e6:	68ba      	ldr	r2, [r7, #8]
 80084e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084ea:	699b      	ldr	r3, [r3, #24]
 80084ec:	18d1      	adds	r1, r2, r3
 80084ee:	68bb      	ldr	r3, [r7, #8]
 80084f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80084f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80084f4:	f7ff ff5c 	bl	80083b0 <prvInsertTimerInActiveList>
 80084f8:	4603      	mov	r3, r0
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d069      	beq.n	80085d2 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80084fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008500:	6a1b      	ldr	r3, [r3, #32]
 8008502:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008504:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008506:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008508:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800850c:	f003 0304 	and.w	r3, r3, #4
 8008510:	2b00      	cmp	r3, #0
 8008512:	d05e      	beq.n	80085d2 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008514:	68ba      	ldr	r2, [r7, #8]
 8008516:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008518:	699b      	ldr	r3, [r3, #24]
 800851a:	441a      	add	r2, r3
 800851c:	2300      	movs	r3, #0
 800851e:	9300      	str	r3, [sp, #0]
 8008520:	2300      	movs	r3, #0
 8008522:	2100      	movs	r1, #0
 8008524:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008526:	f7ff fe05 	bl	8008134 <xTimerGenericCommand>
 800852a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800852c:	6a3b      	ldr	r3, [r7, #32]
 800852e:	2b00      	cmp	r3, #0
 8008530:	d14f      	bne.n	80085d2 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8008532:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008536:	f383 8811 	msr	BASEPRI, r3
 800853a:	f3bf 8f6f 	isb	sy
 800853e:	f3bf 8f4f 	dsb	sy
 8008542:	61bb      	str	r3, [r7, #24]
}
 8008544:	bf00      	nop
 8008546:	e7fe      	b.n	8008546 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008548:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800854a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800854e:	f023 0301 	bic.w	r3, r3, #1
 8008552:	b2da      	uxtb	r2, r3
 8008554:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008556:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800855a:	e03a      	b.n	80085d2 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800855c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800855e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008562:	f043 0301 	orr.w	r3, r3, #1
 8008566:	b2da      	uxtb	r2, r3
 8008568:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800856a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800856e:	68ba      	ldr	r2, [r7, #8]
 8008570:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008572:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008576:	699b      	ldr	r3, [r3, #24]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d10a      	bne.n	8008592 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800857c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008580:	f383 8811 	msr	BASEPRI, r3
 8008584:	f3bf 8f6f 	isb	sy
 8008588:	f3bf 8f4f 	dsb	sy
 800858c:	617b      	str	r3, [r7, #20]
}
 800858e:	bf00      	nop
 8008590:	e7fe      	b.n	8008590 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008592:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008594:	699a      	ldr	r2, [r3, #24]
 8008596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008598:	18d1      	adds	r1, r2, r3
 800859a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800859c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800859e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80085a0:	f7ff ff06 	bl	80083b0 <prvInsertTimerInActiveList>
					break;
 80085a4:	e015      	b.n	80085d2 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80085a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085a8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80085ac:	f003 0302 	and.w	r3, r3, #2
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d103      	bne.n	80085bc <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80085b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80085b6:	f000 fbdb 	bl	8008d70 <vPortFree>
 80085ba:	e00a      	b.n	80085d2 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80085bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085be:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80085c2:	f023 0301 	bic.w	r3, r3, #1
 80085c6:	b2da      	uxtb	r2, r3
 80085c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085ca:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80085ce:	e000      	b.n	80085d2 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 80085d0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80085d2:	4b08      	ldr	r3, [pc, #32]	; (80085f4 <prvProcessReceivedCommands+0x1c0>)
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	1d39      	adds	r1, r7, #4
 80085d8:	2200      	movs	r2, #0
 80085da:	4618      	mov	r0, r3
 80085dc:	f7fe f9e4 	bl	80069a8 <xQueueReceive>
 80085e0:	4603      	mov	r3, r0
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	f47f af2a 	bne.w	800843c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80085e8:	bf00      	nop
 80085ea:	bf00      	nop
 80085ec:	3730      	adds	r7, #48	; 0x30
 80085ee:	46bd      	mov	sp, r7
 80085f0:	bd80      	pop	{r7, pc}
 80085f2:	bf00      	nop
 80085f4:	2000161c 	.word	0x2000161c

080085f8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80085f8:	b580      	push	{r7, lr}
 80085fa:	b088      	sub	sp, #32
 80085fc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80085fe:	e048      	b.n	8008692 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008600:	4b2d      	ldr	r3, [pc, #180]	; (80086b8 <prvSwitchTimerLists+0xc0>)
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	68db      	ldr	r3, [r3, #12]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800860a:	4b2b      	ldr	r3, [pc, #172]	; (80086b8 <prvSwitchTimerLists+0xc0>)
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	68db      	ldr	r3, [r3, #12]
 8008610:	68db      	ldr	r3, [r3, #12]
 8008612:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	3304      	adds	r3, #4
 8008618:	4618      	mov	r0, r3
 800861a:	f7fd fe0d 	bl	8006238 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	6a1b      	ldr	r3, [r3, #32]
 8008622:	68f8      	ldr	r0, [r7, #12]
 8008624:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800862c:	f003 0304 	and.w	r3, r3, #4
 8008630:	2b00      	cmp	r3, #0
 8008632:	d02e      	beq.n	8008692 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	699b      	ldr	r3, [r3, #24]
 8008638:	693a      	ldr	r2, [r7, #16]
 800863a:	4413      	add	r3, r2
 800863c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800863e:	68ba      	ldr	r2, [r7, #8]
 8008640:	693b      	ldr	r3, [r7, #16]
 8008642:	429a      	cmp	r2, r3
 8008644:	d90e      	bls.n	8008664 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	68ba      	ldr	r2, [r7, #8]
 800864a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	68fa      	ldr	r2, [r7, #12]
 8008650:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008652:	4b19      	ldr	r3, [pc, #100]	; (80086b8 <prvSwitchTimerLists+0xc0>)
 8008654:	681a      	ldr	r2, [r3, #0]
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	3304      	adds	r3, #4
 800865a:	4619      	mov	r1, r3
 800865c:	4610      	mov	r0, r2
 800865e:	f7fd fdb2 	bl	80061c6 <vListInsert>
 8008662:	e016      	b.n	8008692 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008664:	2300      	movs	r3, #0
 8008666:	9300      	str	r3, [sp, #0]
 8008668:	2300      	movs	r3, #0
 800866a:	693a      	ldr	r2, [r7, #16]
 800866c:	2100      	movs	r1, #0
 800866e:	68f8      	ldr	r0, [r7, #12]
 8008670:	f7ff fd60 	bl	8008134 <xTimerGenericCommand>
 8008674:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	2b00      	cmp	r3, #0
 800867a:	d10a      	bne.n	8008692 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800867c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008680:	f383 8811 	msr	BASEPRI, r3
 8008684:	f3bf 8f6f 	isb	sy
 8008688:	f3bf 8f4f 	dsb	sy
 800868c:	603b      	str	r3, [r7, #0]
}
 800868e:	bf00      	nop
 8008690:	e7fe      	b.n	8008690 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008692:	4b09      	ldr	r3, [pc, #36]	; (80086b8 <prvSwitchTimerLists+0xc0>)
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	2b00      	cmp	r3, #0
 800869a:	d1b1      	bne.n	8008600 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800869c:	4b06      	ldr	r3, [pc, #24]	; (80086b8 <prvSwitchTimerLists+0xc0>)
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80086a2:	4b06      	ldr	r3, [pc, #24]	; (80086bc <prvSwitchTimerLists+0xc4>)
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	4a04      	ldr	r2, [pc, #16]	; (80086b8 <prvSwitchTimerLists+0xc0>)
 80086a8:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80086aa:	4a04      	ldr	r2, [pc, #16]	; (80086bc <prvSwitchTimerLists+0xc4>)
 80086ac:	697b      	ldr	r3, [r7, #20]
 80086ae:	6013      	str	r3, [r2, #0]
}
 80086b0:	bf00      	nop
 80086b2:	3718      	adds	r7, #24
 80086b4:	46bd      	mov	sp, r7
 80086b6:	bd80      	pop	{r7, pc}
 80086b8:	20001614 	.word	0x20001614
 80086bc:	20001618 	.word	0x20001618

080086c0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80086c0:	b580      	push	{r7, lr}
 80086c2:	b082      	sub	sp, #8
 80086c4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80086c6:	f000 f965 	bl	8008994 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80086ca:	4b15      	ldr	r3, [pc, #84]	; (8008720 <prvCheckForValidListAndQueue+0x60>)
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d120      	bne.n	8008714 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80086d2:	4814      	ldr	r0, [pc, #80]	; (8008724 <prvCheckForValidListAndQueue+0x64>)
 80086d4:	f7fd fd26 	bl	8006124 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80086d8:	4813      	ldr	r0, [pc, #76]	; (8008728 <prvCheckForValidListAndQueue+0x68>)
 80086da:	f7fd fd23 	bl	8006124 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80086de:	4b13      	ldr	r3, [pc, #76]	; (800872c <prvCheckForValidListAndQueue+0x6c>)
 80086e0:	4a10      	ldr	r2, [pc, #64]	; (8008724 <prvCheckForValidListAndQueue+0x64>)
 80086e2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80086e4:	4b12      	ldr	r3, [pc, #72]	; (8008730 <prvCheckForValidListAndQueue+0x70>)
 80086e6:	4a10      	ldr	r2, [pc, #64]	; (8008728 <prvCheckForValidListAndQueue+0x68>)
 80086e8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80086ea:	2300      	movs	r3, #0
 80086ec:	9300      	str	r3, [sp, #0]
 80086ee:	4b11      	ldr	r3, [pc, #68]	; (8008734 <prvCheckForValidListAndQueue+0x74>)
 80086f0:	4a11      	ldr	r2, [pc, #68]	; (8008738 <prvCheckForValidListAndQueue+0x78>)
 80086f2:	2110      	movs	r1, #16
 80086f4:	200a      	movs	r0, #10
 80086f6:	f7fd fe31 	bl	800635c <xQueueGenericCreateStatic>
 80086fa:	4603      	mov	r3, r0
 80086fc:	4a08      	ldr	r2, [pc, #32]	; (8008720 <prvCheckForValidListAndQueue+0x60>)
 80086fe:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008700:	4b07      	ldr	r3, [pc, #28]	; (8008720 <prvCheckForValidListAndQueue+0x60>)
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	2b00      	cmp	r3, #0
 8008706:	d005      	beq.n	8008714 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008708:	4b05      	ldr	r3, [pc, #20]	; (8008720 <prvCheckForValidListAndQueue+0x60>)
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	490b      	ldr	r1, [pc, #44]	; (800873c <prvCheckForValidListAndQueue+0x7c>)
 800870e:	4618      	mov	r0, r3
 8008710:	f7fe fc5e 	bl	8006fd0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008714:	f000 f96e 	bl	80089f4 <vPortExitCritical>
}
 8008718:	bf00      	nop
 800871a:	46bd      	mov	sp, r7
 800871c:	bd80      	pop	{r7, pc}
 800871e:	bf00      	nop
 8008720:	2000161c 	.word	0x2000161c
 8008724:	200015ec 	.word	0x200015ec
 8008728:	20001600 	.word	0x20001600
 800872c:	20001614 	.word	0x20001614
 8008730:	20001618 	.word	0x20001618
 8008734:	200016c8 	.word	0x200016c8
 8008738:	20001628 	.word	0x20001628
 800873c:	080099bc 	.word	0x080099bc

08008740 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008740:	b480      	push	{r7}
 8008742:	b085      	sub	sp, #20
 8008744:	af00      	add	r7, sp, #0
 8008746:	60f8      	str	r0, [r7, #12]
 8008748:	60b9      	str	r1, [r7, #8]
 800874a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	3b04      	subs	r3, #4
 8008750:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008758:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	3b04      	subs	r3, #4
 800875e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008760:	68bb      	ldr	r3, [r7, #8]
 8008762:	f023 0201 	bic.w	r2, r3, #1
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	3b04      	subs	r3, #4
 800876e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008770:	4a0c      	ldr	r2, [pc, #48]	; (80087a4 <pxPortInitialiseStack+0x64>)
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	3b14      	subs	r3, #20
 800877a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800877c:	687a      	ldr	r2, [r7, #4]
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	3b04      	subs	r3, #4
 8008786:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	f06f 0202 	mvn.w	r2, #2
 800878e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	3b20      	subs	r3, #32
 8008794:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008796:	68fb      	ldr	r3, [r7, #12]
}
 8008798:	4618      	mov	r0, r3
 800879a:	3714      	adds	r7, #20
 800879c:	46bd      	mov	sp, r7
 800879e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a2:	4770      	bx	lr
 80087a4:	080087a9 	.word	0x080087a9

080087a8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80087a8:	b480      	push	{r7}
 80087aa:	b085      	sub	sp, #20
 80087ac:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80087ae:	2300      	movs	r3, #0
 80087b0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80087b2:	4b12      	ldr	r3, [pc, #72]	; (80087fc <prvTaskExitError+0x54>)
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80087ba:	d00a      	beq.n	80087d2 <prvTaskExitError+0x2a>
	__asm volatile
 80087bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087c0:	f383 8811 	msr	BASEPRI, r3
 80087c4:	f3bf 8f6f 	isb	sy
 80087c8:	f3bf 8f4f 	dsb	sy
 80087cc:	60fb      	str	r3, [r7, #12]
}
 80087ce:	bf00      	nop
 80087d0:	e7fe      	b.n	80087d0 <prvTaskExitError+0x28>
	__asm volatile
 80087d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087d6:	f383 8811 	msr	BASEPRI, r3
 80087da:	f3bf 8f6f 	isb	sy
 80087de:	f3bf 8f4f 	dsb	sy
 80087e2:	60bb      	str	r3, [r7, #8]
}
 80087e4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80087e6:	bf00      	nop
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d0fc      	beq.n	80087e8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80087ee:	bf00      	nop
 80087f0:	bf00      	nop
 80087f2:	3714      	adds	r7, #20
 80087f4:	46bd      	mov	sp, r7
 80087f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087fa:	4770      	bx	lr
 80087fc:	20000024 	.word	0x20000024

08008800 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008800:	4b07      	ldr	r3, [pc, #28]	; (8008820 <pxCurrentTCBConst2>)
 8008802:	6819      	ldr	r1, [r3, #0]
 8008804:	6808      	ldr	r0, [r1, #0]
 8008806:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800880a:	f380 8809 	msr	PSP, r0
 800880e:	f3bf 8f6f 	isb	sy
 8008812:	f04f 0000 	mov.w	r0, #0
 8008816:	f380 8811 	msr	BASEPRI, r0
 800881a:	4770      	bx	lr
 800881c:	f3af 8000 	nop.w

08008820 <pxCurrentTCBConst2>:
 8008820:	200010ec 	.word	0x200010ec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008824:	bf00      	nop
 8008826:	bf00      	nop

08008828 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008828:	4808      	ldr	r0, [pc, #32]	; (800884c <prvPortStartFirstTask+0x24>)
 800882a:	6800      	ldr	r0, [r0, #0]
 800882c:	6800      	ldr	r0, [r0, #0]
 800882e:	f380 8808 	msr	MSP, r0
 8008832:	f04f 0000 	mov.w	r0, #0
 8008836:	f380 8814 	msr	CONTROL, r0
 800883a:	b662      	cpsie	i
 800883c:	b661      	cpsie	f
 800883e:	f3bf 8f4f 	dsb	sy
 8008842:	f3bf 8f6f 	isb	sy
 8008846:	df00      	svc	0
 8008848:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800884a:	bf00      	nop
 800884c:	e000ed08 	.word	0xe000ed08

08008850 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008850:	b580      	push	{r7, lr}
 8008852:	b086      	sub	sp, #24
 8008854:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008856:	4b46      	ldr	r3, [pc, #280]	; (8008970 <xPortStartScheduler+0x120>)
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	4a46      	ldr	r2, [pc, #280]	; (8008974 <xPortStartScheduler+0x124>)
 800885c:	4293      	cmp	r3, r2
 800885e:	d10a      	bne.n	8008876 <xPortStartScheduler+0x26>
	__asm volatile
 8008860:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008864:	f383 8811 	msr	BASEPRI, r3
 8008868:	f3bf 8f6f 	isb	sy
 800886c:	f3bf 8f4f 	dsb	sy
 8008870:	613b      	str	r3, [r7, #16]
}
 8008872:	bf00      	nop
 8008874:	e7fe      	b.n	8008874 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008876:	4b3e      	ldr	r3, [pc, #248]	; (8008970 <xPortStartScheduler+0x120>)
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	4a3f      	ldr	r2, [pc, #252]	; (8008978 <xPortStartScheduler+0x128>)
 800887c:	4293      	cmp	r3, r2
 800887e:	d10a      	bne.n	8008896 <xPortStartScheduler+0x46>
	__asm volatile
 8008880:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008884:	f383 8811 	msr	BASEPRI, r3
 8008888:	f3bf 8f6f 	isb	sy
 800888c:	f3bf 8f4f 	dsb	sy
 8008890:	60fb      	str	r3, [r7, #12]
}
 8008892:	bf00      	nop
 8008894:	e7fe      	b.n	8008894 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008896:	4b39      	ldr	r3, [pc, #228]	; (800897c <xPortStartScheduler+0x12c>)
 8008898:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800889a:	697b      	ldr	r3, [r7, #20]
 800889c:	781b      	ldrb	r3, [r3, #0]
 800889e:	b2db      	uxtb	r3, r3
 80088a0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80088a2:	697b      	ldr	r3, [r7, #20]
 80088a4:	22ff      	movs	r2, #255	; 0xff
 80088a6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80088a8:	697b      	ldr	r3, [r7, #20]
 80088aa:	781b      	ldrb	r3, [r3, #0]
 80088ac:	b2db      	uxtb	r3, r3
 80088ae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80088b0:	78fb      	ldrb	r3, [r7, #3]
 80088b2:	b2db      	uxtb	r3, r3
 80088b4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80088b8:	b2da      	uxtb	r2, r3
 80088ba:	4b31      	ldr	r3, [pc, #196]	; (8008980 <xPortStartScheduler+0x130>)
 80088bc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80088be:	4b31      	ldr	r3, [pc, #196]	; (8008984 <xPortStartScheduler+0x134>)
 80088c0:	2207      	movs	r2, #7
 80088c2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80088c4:	e009      	b.n	80088da <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80088c6:	4b2f      	ldr	r3, [pc, #188]	; (8008984 <xPortStartScheduler+0x134>)
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	3b01      	subs	r3, #1
 80088cc:	4a2d      	ldr	r2, [pc, #180]	; (8008984 <xPortStartScheduler+0x134>)
 80088ce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80088d0:	78fb      	ldrb	r3, [r7, #3]
 80088d2:	b2db      	uxtb	r3, r3
 80088d4:	005b      	lsls	r3, r3, #1
 80088d6:	b2db      	uxtb	r3, r3
 80088d8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80088da:	78fb      	ldrb	r3, [r7, #3]
 80088dc:	b2db      	uxtb	r3, r3
 80088de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088e2:	2b80      	cmp	r3, #128	; 0x80
 80088e4:	d0ef      	beq.n	80088c6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80088e6:	4b27      	ldr	r3, [pc, #156]	; (8008984 <xPortStartScheduler+0x134>)
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	f1c3 0307 	rsb	r3, r3, #7
 80088ee:	2b04      	cmp	r3, #4
 80088f0:	d00a      	beq.n	8008908 <xPortStartScheduler+0xb8>
	__asm volatile
 80088f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088f6:	f383 8811 	msr	BASEPRI, r3
 80088fa:	f3bf 8f6f 	isb	sy
 80088fe:	f3bf 8f4f 	dsb	sy
 8008902:	60bb      	str	r3, [r7, #8]
}
 8008904:	bf00      	nop
 8008906:	e7fe      	b.n	8008906 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008908:	4b1e      	ldr	r3, [pc, #120]	; (8008984 <xPortStartScheduler+0x134>)
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	021b      	lsls	r3, r3, #8
 800890e:	4a1d      	ldr	r2, [pc, #116]	; (8008984 <xPortStartScheduler+0x134>)
 8008910:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008912:	4b1c      	ldr	r3, [pc, #112]	; (8008984 <xPortStartScheduler+0x134>)
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800891a:	4a1a      	ldr	r2, [pc, #104]	; (8008984 <xPortStartScheduler+0x134>)
 800891c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	b2da      	uxtb	r2, r3
 8008922:	697b      	ldr	r3, [r7, #20]
 8008924:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008926:	4b18      	ldr	r3, [pc, #96]	; (8008988 <xPortStartScheduler+0x138>)
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	4a17      	ldr	r2, [pc, #92]	; (8008988 <xPortStartScheduler+0x138>)
 800892c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008930:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008932:	4b15      	ldr	r3, [pc, #84]	; (8008988 <xPortStartScheduler+0x138>)
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	4a14      	ldr	r2, [pc, #80]	; (8008988 <xPortStartScheduler+0x138>)
 8008938:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800893c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800893e:	f000 f8dd 	bl	8008afc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008942:	4b12      	ldr	r3, [pc, #72]	; (800898c <xPortStartScheduler+0x13c>)
 8008944:	2200      	movs	r2, #0
 8008946:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008948:	f000 f8fc 	bl	8008b44 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800894c:	4b10      	ldr	r3, [pc, #64]	; (8008990 <xPortStartScheduler+0x140>)
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	4a0f      	ldr	r2, [pc, #60]	; (8008990 <xPortStartScheduler+0x140>)
 8008952:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008956:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008958:	f7ff ff66 	bl	8008828 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800895c:	f7fe ff48 	bl	80077f0 <vTaskSwitchContext>
	prvTaskExitError();
 8008960:	f7ff ff22 	bl	80087a8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008964:	2300      	movs	r3, #0
}
 8008966:	4618      	mov	r0, r3
 8008968:	3718      	adds	r7, #24
 800896a:	46bd      	mov	sp, r7
 800896c:	bd80      	pop	{r7, pc}
 800896e:	bf00      	nop
 8008970:	e000ed00 	.word	0xe000ed00
 8008974:	410fc271 	.word	0x410fc271
 8008978:	410fc270 	.word	0x410fc270
 800897c:	e000e400 	.word	0xe000e400
 8008980:	20001718 	.word	0x20001718
 8008984:	2000171c 	.word	0x2000171c
 8008988:	e000ed20 	.word	0xe000ed20
 800898c:	20000024 	.word	0x20000024
 8008990:	e000ef34 	.word	0xe000ef34

08008994 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008994:	b480      	push	{r7}
 8008996:	b083      	sub	sp, #12
 8008998:	af00      	add	r7, sp, #0
	__asm volatile
 800899a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800899e:	f383 8811 	msr	BASEPRI, r3
 80089a2:	f3bf 8f6f 	isb	sy
 80089a6:	f3bf 8f4f 	dsb	sy
 80089aa:	607b      	str	r3, [r7, #4]
}
 80089ac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80089ae:	4b0f      	ldr	r3, [pc, #60]	; (80089ec <vPortEnterCritical+0x58>)
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	3301      	adds	r3, #1
 80089b4:	4a0d      	ldr	r2, [pc, #52]	; (80089ec <vPortEnterCritical+0x58>)
 80089b6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80089b8:	4b0c      	ldr	r3, [pc, #48]	; (80089ec <vPortEnterCritical+0x58>)
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	2b01      	cmp	r3, #1
 80089be:	d10f      	bne.n	80089e0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80089c0:	4b0b      	ldr	r3, [pc, #44]	; (80089f0 <vPortEnterCritical+0x5c>)
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	b2db      	uxtb	r3, r3
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d00a      	beq.n	80089e0 <vPortEnterCritical+0x4c>
	__asm volatile
 80089ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089ce:	f383 8811 	msr	BASEPRI, r3
 80089d2:	f3bf 8f6f 	isb	sy
 80089d6:	f3bf 8f4f 	dsb	sy
 80089da:	603b      	str	r3, [r7, #0]
}
 80089dc:	bf00      	nop
 80089de:	e7fe      	b.n	80089de <vPortEnterCritical+0x4a>
	}
}
 80089e0:	bf00      	nop
 80089e2:	370c      	adds	r7, #12
 80089e4:	46bd      	mov	sp, r7
 80089e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ea:	4770      	bx	lr
 80089ec:	20000024 	.word	0x20000024
 80089f0:	e000ed04 	.word	0xe000ed04

080089f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80089f4:	b480      	push	{r7}
 80089f6:	b083      	sub	sp, #12
 80089f8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80089fa:	4b12      	ldr	r3, [pc, #72]	; (8008a44 <vPortExitCritical+0x50>)
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d10a      	bne.n	8008a18 <vPortExitCritical+0x24>
	__asm volatile
 8008a02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a06:	f383 8811 	msr	BASEPRI, r3
 8008a0a:	f3bf 8f6f 	isb	sy
 8008a0e:	f3bf 8f4f 	dsb	sy
 8008a12:	607b      	str	r3, [r7, #4]
}
 8008a14:	bf00      	nop
 8008a16:	e7fe      	b.n	8008a16 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008a18:	4b0a      	ldr	r3, [pc, #40]	; (8008a44 <vPortExitCritical+0x50>)
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	3b01      	subs	r3, #1
 8008a1e:	4a09      	ldr	r2, [pc, #36]	; (8008a44 <vPortExitCritical+0x50>)
 8008a20:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008a22:	4b08      	ldr	r3, [pc, #32]	; (8008a44 <vPortExitCritical+0x50>)
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d105      	bne.n	8008a36 <vPortExitCritical+0x42>
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008a2e:	683b      	ldr	r3, [r7, #0]
 8008a30:	f383 8811 	msr	BASEPRI, r3
}
 8008a34:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008a36:	bf00      	nop
 8008a38:	370c      	adds	r7, #12
 8008a3a:	46bd      	mov	sp, r7
 8008a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a40:	4770      	bx	lr
 8008a42:	bf00      	nop
 8008a44:	20000024 	.word	0x20000024
	...

08008a50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008a50:	f3ef 8009 	mrs	r0, PSP
 8008a54:	f3bf 8f6f 	isb	sy
 8008a58:	4b15      	ldr	r3, [pc, #84]	; (8008ab0 <pxCurrentTCBConst>)
 8008a5a:	681a      	ldr	r2, [r3, #0]
 8008a5c:	f01e 0f10 	tst.w	lr, #16
 8008a60:	bf08      	it	eq
 8008a62:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008a66:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a6a:	6010      	str	r0, [r2, #0]
 8008a6c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008a70:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008a74:	f380 8811 	msr	BASEPRI, r0
 8008a78:	f3bf 8f4f 	dsb	sy
 8008a7c:	f3bf 8f6f 	isb	sy
 8008a80:	f7fe feb6 	bl	80077f0 <vTaskSwitchContext>
 8008a84:	f04f 0000 	mov.w	r0, #0
 8008a88:	f380 8811 	msr	BASEPRI, r0
 8008a8c:	bc09      	pop	{r0, r3}
 8008a8e:	6819      	ldr	r1, [r3, #0]
 8008a90:	6808      	ldr	r0, [r1, #0]
 8008a92:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a96:	f01e 0f10 	tst.w	lr, #16
 8008a9a:	bf08      	it	eq
 8008a9c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008aa0:	f380 8809 	msr	PSP, r0
 8008aa4:	f3bf 8f6f 	isb	sy
 8008aa8:	4770      	bx	lr
 8008aaa:	bf00      	nop
 8008aac:	f3af 8000 	nop.w

08008ab0 <pxCurrentTCBConst>:
 8008ab0:	200010ec 	.word	0x200010ec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008ab4:	bf00      	nop
 8008ab6:	bf00      	nop

08008ab8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	b082      	sub	sp, #8
 8008abc:	af00      	add	r7, sp, #0
	__asm volatile
 8008abe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ac2:	f383 8811 	msr	BASEPRI, r3
 8008ac6:	f3bf 8f6f 	isb	sy
 8008aca:	f3bf 8f4f 	dsb	sy
 8008ace:	607b      	str	r3, [r7, #4]
}
 8008ad0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008ad2:	f7fe fdd3 	bl	800767c <xTaskIncrementTick>
 8008ad6:	4603      	mov	r3, r0
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d003      	beq.n	8008ae4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008adc:	4b06      	ldr	r3, [pc, #24]	; (8008af8 <xPortSysTickHandler+0x40>)
 8008ade:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008ae2:	601a      	str	r2, [r3, #0]
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008ae8:	683b      	ldr	r3, [r7, #0]
 8008aea:	f383 8811 	msr	BASEPRI, r3
}
 8008aee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008af0:	bf00      	nop
 8008af2:	3708      	adds	r7, #8
 8008af4:	46bd      	mov	sp, r7
 8008af6:	bd80      	pop	{r7, pc}
 8008af8:	e000ed04 	.word	0xe000ed04

08008afc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008afc:	b480      	push	{r7}
 8008afe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008b00:	4b0b      	ldr	r3, [pc, #44]	; (8008b30 <vPortSetupTimerInterrupt+0x34>)
 8008b02:	2200      	movs	r2, #0
 8008b04:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008b06:	4b0b      	ldr	r3, [pc, #44]	; (8008b34 <vPortSetupTimerInterrupt+0x38>)
 8008b08:	2200      	movs	r2, #0
 8008b0a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008b0c:	4b0a      	ldr	r3, [pc, #40]	; (8008b38 <vPortSetupTimerInterrupt+0x3c>)
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	4a0a      	ldr	r2, [pc, #40]	; (8008b3c <vPortSetupTimerInterrupt+0x40>)
 8008b12:	fba2 2303 	umull	r2, r3, r2, r3
 8008b16:	099b      	lsrs	r3, r3, #6
 8008b18:	4a09      	ldr	r2, [pc, #36]	; (8008b40 <vPortSetupTimerInterrupt+0x44>)
 8008b1a:	3b01      	subs	r3, #1
 8008b1c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008b1e:	4b04      	ldr	r3, [pc, #16]	; (8008b30 <vPortSetupTimerInterrupt+0x34>)
 8008b20:	2207      	movs	r2, #7
 8008b22:	601a      	str	r2, [r3, #0]
}
 8008b24:	bf00      	nop
 8008b26:	46bd      	mov	sp, r7
 8008b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2c:	4770      	bx	lr
 8008b2e:	bf00      	nop
 8008b30:	e000e010 	.word	0xe000e010
 8008b34:	e000e018 	.word	0xe000e018
 8008b38:	20000018 	.word	0x20000018
 8008b3c:	10624dd3 	.word	0x10624dd3
 8008b40:	e000e014 	.word	0xe000e014

08008b44 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008b44:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008b54 <vPortEnableVFP+0x10>
 8008b48:	6801      	ldr	r1, [r0, #0]
 8008b4a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008b4e:	6001      	str	r1, [r0, #0]
 8008b50:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008b52:	bf00      	nop
 8008b54:	e000ed88 	.word	0xe000ed88

08008b58 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008b58:	b480      	push	{r7}
 8008b5a:	b085      	sub	sp, #20
 8008b5c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008b5e:	f3ef 8305 	mrs	r3, IPSR
 8008b62:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	2b0f      	cmp	r3, #15
 8008b68:	d914      	bls.n	8008b94 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008b6a:	4a17      	ldr	r2, [pc, #92]	; (8008bc8 <vPortValidateInterruptPriority+0x70>)
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	4413      	add	r3, r2
 8008b70:	781b      	ldrb	r3, [r3, #0]
 8008b72:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008b74:	4b15      	ldr	r3, [pc, #84]	; (8008bcc <vPortValidateInterruptPriority+0x74>)
 8008b76:	781b      	ldrb	r3, [r3, #0]
 8008b78:	7afa      	ldrb	r2, [r7, #11]
 8008b7a:	429a      	cmp	r2, r3
 8008b7c:	d20a      	bcs.n	8008b94 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8008b7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b82:	f383 8811 	msr	BASEPRI, r3
 8008b86:	f3bf 8f6f 	isb	sy
 8008b8a:	f3bf 8f4f 	dsb	sy
 8008b8e:	607b      	str	r3, [r7, #4]
}
 8008b90:	bf00      	nop
 8008b92:	e7fe      	b.n	8008b92 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008b94:	4b0e      	ldr	r3, [pc, #56]	; (8008bd0 <vPortValidateInterruptPriority+0x78>)
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008b9c:	4b0d      	ldr	r3, [pc, #52]	; (8008bd4 <vPortValidateInterruptPriority+0x7c>)
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	429a      	cmp	r2, r3
 8008ba2:	d90a      	bls.n	8008bba <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8008ba4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ba8:	f383 8811 	msr	BASEPRI, r3
 8008bac:	f3bf 8f6f 	isb	sy
 8008bb0:	f3bf 8f4f 	dsb	sy
 8008bb4:	603b      	str	r3, [r7, #0]
}
 8008bb6:	bf00      	nop
 8008bb8:	e7fe      	b.n	8008bb8 <vPortValidateInterruptPriority+0x60>
	}
 8008bba:	bf00      	nop
 8008bbc:	3714      	adds	r7, #20
 8008bbe:	46bd      	mov	sp, r7
 8008bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc4:	4770      	bx	lr
 8008bc6:	bf00      	nop
 8008bc8:	e000e3f0 	.word	0xe000e3f0
 8008bcc:	20001718 	.word	0x20001718
 8008bd0:	e000ed0c 	.word	0xe000ed0c
 8008bd4:	2000171c 	.word	0x2000171c

08008bd8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008bd8:	b580      	push	{r7, lr}
 8008bda:	b08a      	sub	sp, #40	; 0x28
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008be0:	2300      	movs	r3, #0
 8008be2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008be4:	f7fe fc8e 	bl	8007504 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008be8:	4b5b      	ldr	r3, [pc, #364]	; (8008d58 <pvPortMalloc+0x180>)
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d101      	bne.n	8008bf4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008bf0:	f000 f920 	bl	8008e34 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008bf4:	4b59      	ldr	r3, [pc, #356]	; (8008d5c <pvPortMalloc+0x184>)
 8008bf6:	681a      	ldr	r2, [r3, #0]
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	4013      	ands	r3, r2
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	f040 8093 	bne.w	8008d28 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d01d      	beq.n	8008c44 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008c08:	2208      	movs	r2, #8
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	4413      	add	r3, r2
 8008c0e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	f003 0307 	and.w	r3, r3, #7
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d014      	beq.n	8008c44 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	f023 0307 	bic.w	r3, r3, #7
 8008c20:	3308      	adds	r3, #8
 8008c22:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	f003 0307 	and.w	r3, r3, #7
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d00a      	beq.n	8008c44 <pvPortMalloc+0x6c>
	__asm volatile
 8008c2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c32:	f383 8811 	msr	BASEPRI, r3
 8008c36:	f3bf 8f6f 	isb	sy
 8008c3a:	f3bf 8f4f 	dsb	sy
 8008c3e:	617b      	str	r3, [r7, #20]
}
 8008c40:	bf00      	nop
 8008c42:	e7fe      	b.n	8008c42 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d06e      	beq.n	8008d28 <pvPortMalloc+0x150>
 8008c4a:	4b45      	ldr	r3, [pc, #276]	; (8008d60 <pvPortMalloc+0x188>)
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	687a      	ldr	r2, [r7, #4]
 8008c50:	429a      	cmp	r2, r3
 8008c52:	d869      	bhi.n	8008d28 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008c54:	4b43      	ldr	r3, [pc, #268]	; (8008d64 <pvPortMalloc+0x18c>)
 8008c56:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008c58:	4b42      	ldr	r3, [pc, #264]	; (8008d64 <pvPortMalloc+0x18c>)
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008c5e:	e004      	b.n	8008c6a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c62:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c6c:	685b      	ldr	r3, [r3, #4]
 8008c6e:	687a      	ldr	r2, [r7, #4]
 8008c70:	429a      	cmp	r2, r3
 8008c72:	d903      	bls.n	8008c7c <pvPortMalloc+0xa4>
 8008c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d1f1      	bne.n	8008c60 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008c7c:	4b36      	ldr	r3, [pc, #216]	; (8008d58 <pvPortMalloc+0x180>)
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c82:	429a      	cmp	r2, r3
 8008c84:	d050      	beq.n	8008d28 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008c86:	6a3b      	ldr	r3, [r7, #32]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	2208      	movs	r2, #8
 8008c8c:	4413      	add	r3, r2
 8008c8e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c92:	681a      	ldr	r2, [r3, #0]
 8008c94:	6a3b      	ldr	r3, [r7, #32]
 8008c96:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c9a:	685a      	ldr	r2, [r3, #4]
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	1ad2      	subs	r2, r2, r3
 8008ca0:	2308      	movs	r3, #8
 8008ca2:	005b      	lsls	r3, r3, #1
 8008ca4:	429a      	cmp	r2, r3
 8008ca6:	d91f      	bls.n	8008ce8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008ca8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	4413      	add	r3, r2
 8008cae:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008cb0:	69bb      	ldr	r3, [r7, #24]
 8008cb2:	f003 0307 	and.w	r3, r3, #7
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d00a      	beq.n	8008cd0 <pvPortMalloc+0xf8>
	__asm volatile
 8008cba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cbe:	f383 8811 	msr	BASEPRI, r3
 8008cc2:	f3bf 8f6f 	isb	sy
 8008cc6:	f3bf 8f4f 	dsb	sy
 8008cca:	613b      	str	r3, [r7, #16]
}
 8008ccc:	bf00      	nop
 8008cce:	e7fe      	b.n	8008cce <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cd2:	685a      	ldr	r2, [r3, #4]
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	1ad2      	subs	r2, r2, r3
 8008cd8:	69bb      	ldr	r3, [r7, #24]
 8008cda:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cde:	687a      	ldr	r2, [r7, #4]
 8008ce0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008ce2:	69b8      	ldr	r0, [r7, #24]
 8008ce4:	f000 f908 	bl	8008ef8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008ce8:	4b1d      	ldr	r3, [pc, #116]	; (8008d60 <pvPortMalloc+0x188>)
 8008cea:	681a      	ldr	r2, [r3, #0]
 8008cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cee:	685b      	ldr	r3, [r3, #4]
 8008cf0:	1ad3      	subs	r3, r2, r3
 8008cf2:	4a1b      	ldr	r2, [pc, #108]	; (8008d60 <pvPortMalloc+0x188>)
 8008cf4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008cf6:	4b1a      	ldr	r3, [pc, #104]	; (8008d60 <pvPortMalloc+0x188>)
 8008cf8:	681a      	ldr	r2, [r3, #0]
 8008cfa:	4b1b      	ldr	r3, [pc, #108]	; (8008d68 <pvPortMalloc+0x190>)
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	429a      	cmp	r2, r3
 8008d00:	d203      	bcs.n	8008d0a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008d02:	4b17      	ldr	r3, [pc, #92]	; (8008d60 <pvPortMalloc+0x188>)
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	4a18      	ldr	r2, [pc, #96]	; (8008d68 <pvPortMalloc+0x190>)
 8008d08:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d0c:	685a      	ldr	r2, [r3, #4]
 8008d0e:	4b13      	ldr	r3, [pc, #76]	; (8008d5c <pvPortMalloc+0x184>)
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	431a      	orrs	r2, r3
 8008d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d16:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008d1e:	4b13      	ldr	r3, [pc, #76]	; (8008d6c <pvPortMalloc+0x194>)
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	3301      	adds	r3, #1
 8008d24:	4a11      	ldr	r2, [pc, #68]	; (8008d6c <pvPortMalloc+0x194>)
 8008d26:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008d28:	f7fe fbfa 	bl	8007520 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008d2c:	69fb      	ldr	r3, [r7, #28]
 8008d2e:	f003 0307 	and.w	r3, r3, #7
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d00a      	beq.n	8008d4c <pvPortMalloc+0x174>
	__asm volatile
 8008d36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d3a:	f383 8811 	msr	BASEPRI, r3
 8008d3e:	f3bf 8f6f 	isb	sy
 8008d42:	f3bf 8f4f 	dsb	sy
 8008d46:	60fb      	str	r3, [r7, #12]
}
 8008d48:	bf00      	nop
 8008d4a:	e7fe      	b.n	8008d4a <pvPortMalloc+0x172>
	return pvReturn;
 8008d4c:	69fb      	ldr	r3, [r7, #28]
}
 8008d4e:	4618      	mov	r0, r3
 8008d50:	3728      	adds	r7, #40	; 0x28
 8008d52:	46bd      	mov	sp, r7
 8008d54:	bd80      	pop	{r7, pc}
 8008d56:	bf00      	nop
 8008d58:	20007100 	.word	0x20007100
 8008d5c:	20007114 	.word	0x20007114
 8008d60:	20007104 	.word	0x20007104
 8008d64:	200070f8 	.word	0x200070f8
 8008d68:	20007108 	.word	0x20007108
 8008d6c:	2000710c 	.word	0x2000710c

08008d70 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008d70:	b580      	push	{r7, lr}
 8008d72:	b086      	sub	sp, #24
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d04d      	beq.n	8008e1e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008d82:	2308      	movs	r3, #8
 8008d84:	425b      	negs	r3, r3
 8008d86:	697a      	ldr	r2, [r7, #20]
 8008d88:	4413      	add	r3, r2
 8008d8a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008d8c:	697b      	ldr	r3, [r7, #20]
 8008d8e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008d90:	693b      	ldr	r3, [r7, #16]
 8008d92:	685a      	ldr	r2, [r3, #4]
 8008d94:	4b24      	ldr	r3, [pc, #144]	; (8008e28 <vPortFree+0xb8>)
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	4013      	ands	r3, r2
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d10a      	bne.n	8008db4 <vPortFree+0x44>
	__asm volatile
 8008d9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008da2:	f383 8811 	msr	BASEPRI, r3
 8008da6:	f3bf 8f6f 	isb	sy
 8008daa:	f3bf 8f4f 	dsb	sy
 8008dae:	60fb      	str	r3, [r7, #12]
}
 8008db0:	bf00      	nop
 8008db2:	e7fe      	b.n	8008db2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008db4:	693b      	ldr	r3, [r7, #16]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d00a      	beq.n	8008dd2 <vPortFree+0x62>
	__asm volatile
 8008dbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dc0:	f383 8811 	msr	BASEPRI, r3
 8008dc4:	f3bf 8f6f 	isb	sy
 8008dc8:	f3bf 8f4f 	dsb	sy
 8008dcc:	60bb      	str	r3, [r7, #8]
}
 8008dce:	bf00      	nop
 8008dd0:	e7fe      	b.n	8008dd0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008dd2:	693b      	ldr	r3, [r7, #16]
 8008dd4:	685a      	ldr	r2, [r3, #4]
 8008dd6:	4b14      	ldr	r3, [pc, #80]	; (8008e28 <vPortFree+0xb8>)
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	4013      	ands	r3, r2
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d01e      	beq.n	8008e1e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008de0:	693b      	ldr	r3, [r7, #16]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d11a      	bne.n	8008e1e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008de8:	693b      	ldr	r3, [r7, #16]
 8008dea:	685a      	ldr	r2, [r3, #4]
 8008dec:	4b0e      	ldr	r3, [pc, #56]	; (8008e28 <vPortFree+0xb8>)
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	43db      	mvns	r3, r3
 8008df2:	401a      	ands	r2, r3
 8008df4:	693b      	ldr	r3, [r7, #16]
 8008df6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008df8:	f7fe fb84 	bl	8007504 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008dfc:	693b      	ldr	r3, [r7, #16]
 8008dfe:	685a      	ldr	r2, [r3, #4]
 8008e00:	4b0a      	ldr	r3, [pc, #40]	; (8008e2c <vPortFree+0xbc>)
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	4413      	add	r3, r2
 8008e06:	4a09      	ldr	r2, [pc, #36]	; (8008e2c <vPortFree+0xbc>)
 8008e08:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008e0a:	6938      	ldr	r0, [r7, #16]
 8008e0c:	f000 f874 	bl	8008ef8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008e10:	4b07      	ldr	r3, [pc, #28]	; (8008e30 <vPortFree+0xc0>)
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	3301      	adds	r3, #1
 8008e16:	4a06      	ldr	r2, [pc, #24]	; (8008e30 <vPortFree+0xc0>)
 8008e18:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008e1a:	f7fe fb81 	bl	8007520 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008e1e:	bf00      	nop
 8008e20:	3718      	adds	r7, #24
 8008e22:	46bd      	mov	sp, r7
 8008e24:	bd80      	pop	{r7, pc}
 8008e26:	bf00      	nop
 8008e28:	20007114 	.word	0x20007114
 8008e2c:	20007104 	.word	0x20007104
 8008e30:	20007110 	.word	0x20007110

08008e34 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008e34:	b480      	push	{r7}
 8008e36:	b085      	sub	sp, #20
 8008e38:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008e3a:	f645 13d8 	movw	r3, #23000	; 0x59d8
 8008e3e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008e40:	4b27      	ldr	r3, [pc, #156]	; (8008ee0 <prvHeapInit+0xac>)
 8008e42:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	f003 0307 	and.w	r3, r3, #7
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d00c      	beq.n	8008e68 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	3307      	adds	r3, #7
 8008e52:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	f023 0307 	bic.w	r3, r3, #7
 8008e5a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008e5c:	68ba      	ldr	r2, [r7, #8]
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	1ad3      	subs	r3, r2, r3
 8008e62:	4a1f      	ldr	r2, [pc, #124]	; (8008ee0 <prvHeapInit+0xac>)
 8008e64:	4413      	add	r3, r2
 8008e66:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008e6c:	4a1d      	ldr	r2, [pc, #116]	; (8008ee4 <prvHeapInit+0xb0>)
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008e72:	4b1c      	ldr	r3, [pc, #112]	; (8008ee4 <prvHeapInit+0xb0>)
 8008e74:	2200      	movs	r2, #0
 8008e76:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	68ba      	ldr	r2, [r7, #8]
 8008e7c:	4413      	add	r3, r2
 8008e7e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008e80:	2208      	movs	r2, #8
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	1a9b      	subs	r3, r3, r2
 8008e86:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	f023 0307 	bic.w	r3, r3, #7
 8008e8e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	4a15      	ldr	r2, [pc, #84]	; (8008ee8 <prvHeapInit+0xb4>)
 8008e94:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008e96:	4b14      	ldr	r3, [pc, #80]	; (8008ee8 <prvHeapInit+0xb4>)
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008e9e:	4b12      	ldr	r3, [pc, #72]	; (8008ee8 <prvHeapInit+0xb4>)
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	2200      	movs	r2, #0
 8008ea4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008eaa:	683b      	ldr	r3, [r7, #0]
 8008eac:	68fa      	ldr	r2, [r7, #12]
 8008eae:	1ad2      	subs	r2, r2, r3
 8008eb0:	683b      	ldr	r3, [r7, #0]
 8008eb2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008eb4:	4b0c      	ldr	r3, [pc, #48]	; (8008ee8 <prvHeapInit+0xb4>)
 8008eb6:	681a      	ldr	r2, [r3, #0]
 8008eb8:	683b      	ldr	r3, [r7, #0]
 8008eba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008ebc:	683b      	ldr	r3, [r7, #0]
 8008ebe:	685b      	ldr	r3, [r3, #4]
 8008ec0:	4a0a      	ldr	r2, [pc, #40]	; (8008eec <prvHeapInit+0xb8>)
 8008ec2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008ec4:	683b      	ldr	r3, [r7, #0]
 8008ec6:	685b      	ldr	r3, [r3, #4]
 8008ec8:	4a09      	ldr	r2, [pc, #36]	; (8008ef0 <prvHeapInit+0xbc>)
 8008eca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008ecc:	4b09      	ldr	r3, [pc, #36]	; (8008ef4 <prvHeapInit+0xc0>)
 8008ece:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008ed2:	601a      	str	r2, [r3, #0]
}
 8008ed4:	bf00      	nop
 8008ed6:	3714      	adds	r7, #20
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ede:	4770      	bx	lr
 8008ee0:	20001720 	.word	0x20001720
 8008ee4:	200070f8 	.word	0x200070f8
 8008ee8:	20007100 	.word	0x20007100
 8008eec:	20007108 	.word	0x20007108
 8008ef0:	20007104 	.word	0x20007104
 8008ef4:	20007114 	.word	0x20007114

08008ef8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008ef8:	b480      	push	{r7}
 8008efa:	b085      	sub	sp, #20
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008f00:	4b28      	ldr	r3, [pc, #160]	; (8008fa4 <prvInsertBlockIntoFreeList+0xac>)
 8008f02:	60fb      	str	r3, [r7, #12]
 8008f04:	e002      	b.n	8008f0c <prvInsertBlockIntoFreeList+0x14>
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	60fb      	str	r3, [r7, #12]
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	687a      	ldr	r2, [r7, #4]
 8008f12:	429a      	cmp	r2, r3
 8008f14:	d8f7      	bhi.n	8008f06 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	685b      	ldr	r3, [r3, #4]
 8008f1e:	68ba      	ldr	r2, [r7, #8]
 8008f20:	4413      	add	r3, r2
 8008f22:	687a      	ldr	r2, [r7, #4]
 8008f24:	429a      	cmp	r2, r3
 8008f26:	d108      	bne.n	8008f3a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	685a      	ldr	r2, [r3, #4]
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	685b      	ldr	r3, [r3, #4]
 8008f30:	441a      	add	r2, r3
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	685b      	ldr	r3, [r3, #4]
 8008f42:	68ba      	ldr	r2, [r7, #8]
 8008f44:	441a      	add	r2, r3
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	429a      	cmp	r2, r3
 8008f4c:	d118      	bne.n	8008f80 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	681a      	ldr	r2, [r3, #0]
 8008f52:	4b15      	ldr	r3, [pc, #84]	; (8008fa8 <prvInsertBlockIntoFreeList+0xb0>)
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	429a      	cmp	r2, r3
 8008f58:	d00d      	beq.n	8008f76 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	685a      	ldr	r2, [r3, #4]
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	685b      	ldr	r3, [r3, #4]
 8008f64:	441a      	add	r2, r3
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	681a      	ldr	r2, [r3, #0]
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	601a      	str	r2, [r3, #0]
 8008f74:	e008      	b.n	8008f88 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008f76:	4b0c      	ldr	r3, [pc, #48]	; (8008fa8 <prvInsertBlockIntoFreeList+0xb0>)
 8008f78:	681a      	ldr	r2, [r3, #0]
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	601a      	str	r2, [r3, #0]
 8008f7e:	e003      	b.n	8008f88 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	681a      	ldr	r2, [r3, #0]
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008f88:	68fa      	ldr	r2, [r7, #12]
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	429a      	cmp	r2, r3
 8008f8e:	d002      	beq.n	8008f96 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	687a      	ldr	r2, [r7, #4]
 8008f94:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008f96:	bf00      	nop
 8008f98:	3714      	adds	r7, #20
 8008f9a:	46bd      	mov	sp, r7
 8008f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa0:	4770      	bx	lr
 8008fa2:	bf00      	nop
 8008fa4:	200070f8 	.word	0x200070f8
 8008fa8:	20007100 	.word	0x20007100

08008fac <siprintf>:
 8008fac:	b40e      	push	{r1, r2, r3}
 8008fae:	b500      	push	{lr}
 8008fb0:	b09c      	sub	sp, #112	; 0x70
 8008fb2:	ab1d      	add	r3, sp, #116	; 0x74
 8008fb4:	9002      	str	r0, [sp, #8]
 8008fb6:	9006      	str	r0, [sp, #24]
 8008fb8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008fbc:	4809      	ldr	r0, [pc, #36]	; (8008fe4 <siprintf+0x38>)
 8008fbe:	9107      	str	r1, [sp, #28]
 8008fc0:	9104      	str	r1, [sp, #16]
 8008fc2:	4909      	ldr	r1, [pc, #36]	; (8008fe8 <siprintf+0x3c>)
 8008fc4:	f853 2b04 	ldr.w	r2, [r3], #4
 8008fc8:	9105      	str	r1, [sp, #20]
 8008fca:	6800      	ldr	r0, [r0, #0]
 8008fcc:	9301      	str	r3, [sp, #4]
 8008fce:	a902      	add	r1, sp, #8
 8008fd0:	f000 f8a8 	bl	8009124 <_svfiprintf_r>
 8008fd4:	9b02      	ldr	r3, [sp, #8]
 8008fd6:	2200      	movs	r2, #0
 8008fd8:	701a      	strb	r2, [r3, #0]
 8008fda:	b01c      	add	sp, #112	; 0x70
 8008fdc:	f85d eb04 	ldr.w	lr, [sp], #4
 8008fe0:	b003      	add	sp, #12
 8008fe2:	4770      	bx	lr
 8008fe4:	20000074 	.word	0x20000074
 8008fe8:	ffff0208 	.word	0xffff0208

08008fec <memset>:
 8008fec:	4402      	add	r2, r0
 8008fee:	4603      	mov	r3, r0
 8008ff0:	4293      	cmp	r3, r2
 8008ff2:	d100      	bne.n	8008ff6 <memset+0xa>
 8008ff4:	4770      	bx	lr
 8008ff6:	f803 1b01 	strb.w	r1, [r3], #1
 8008ffa:	e7f9      	b.n	8008ff0 <memset+0x4>

08008ffc <__errno>:
 8008ffc:	4b01      	ldr	r3, [pc, #4]	; (8009004 <__errno+0x8>)
 8008ffe:	6818      	ldr	r0, [r3, #0]
 8009000:	4770      	bx	lr
 8009002:	bf00      	nop
 8009004:	20000074 	.word	0x20000074

08009008 <__libc_init_array>:
 8009008:	b570      	push	{r4, r5, r6, lr}
 800900a:	4d0d      	ldr	r5, [pc, #52]	; (8009040 <__libc_init_array+0x38>)
 800900c:	4c0d      	ldr	r4, [pc, #52]	; (8009044 <__libc_init_array+0x3c>)
 800900e:	1b64      	subs	r4, r4, r5
 8009010:	10a4      	asrs	r4, r4, #2
 8009012:	2600      	movs	r6, #0
 8009014:	42a6      	cmp	r6, r4
 8009016:	d109      	bne.n	800902c <__libc_init_array+0x24>
 8009018:	4d0b      	ldr	r5, [pc, #44]	; (8009048 <__libc_init_array+0x40>)
 800901a:	4c0c      	ldr	r4, [pc, #48]	; (800904c <__libc_init_array+0x44>)
 800901c:	f000 fc6a 	bl	80098f4 <_init>
 8009020:	1b64      	subs	r4, r4, r5
 8009022:	10a4      	asrs	r4, r4, #2
 8009024:	2600      	movs	r6, #0
 8009026:	42a6      	cmp	r6, r4
 8009028:	d105      	bne.n	8009036 <__libc_init_array+0x2e>
 800902a:	bd70      	pop	{r4, r5, r6, pc}
 800902c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009030:	4798      	blx	r3
 8009032:	3601      	adds	r6, #1
 8009034:	e7ee      	b.n	8009014 <__libc_init_array+0xc>
 8009036:	f855 3b04 	ldr.w	r3, [r5], #4
 800903a:	4798      	blx	r3
 800903c:	3601      	adds	r6, #1
 800903e:	e7f2      	b.n	8009026 <__libc_init_array+0x1e>
 8009040:	08009b0c 	.word	0x08009b0c
 8009044:	08009b0c 	.word	0x08009b0c
 8009048:	08009b0c 	.word	0x08009b0c
 800904c:	08009b10 	.word	0x08009b10

08009050 <__retarget_lock_acquire_recursive>:
 8009050:	4770      	bx	lr

08009052 <__retarget_lock_release_recursive>:
 8009052:	4770      	bx	lr

08009054 <memcpy>:
 8009054:	440a      	add	r2, r1
 8009056:	4291      	cmp	r1, r2
 8009058:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800905c:	d100      	bne.n	8009060 <memcpy+0xc>
 800905e:	4770      	bx	lr
 8009060:	b510      	push	{r4, lr}
 8009062:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009066:	f803 4f01 	strb.w	r4, [r3, #1]!
 800906a:	4291      	cmp	r1, r2
 800906c:	d1f9      	bne.n	8009062 <memcpy+0xe>
 800906e:	bd10      	pop	{r4, pc}

08009070 <__ssputs_r>:
 8009070:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009074:	688e      	ldr	r6, [r1, #8]
 8009076:	461f      	mov	r7, r3
 8009078:	42be      	cmp	r6, r7
 800907a:	680b      	ldr	r3, [r1, #0]
 800907c:	4682      	mov	sl, r0
 800907e:	460c      	mov	r4, r1
 8009080:	4690      	mov	r8, r2
 8009082:	d82c      	bhi.n	80090de <__ssputs_r+0x6e>
 8009084:	898a      	ldrh	r2, [r1, #12]
 8009086:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800908a:	d026      	beq.n	80090da <__ssputs_r+0x6a>
 800908c:	6965      	ldr	r5, [r4, #20]
 800908e:	6909      	ldr	r1, [r1, #16]
 8009090:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009094:	eba3 0901 	sub.w	r9, r3, r1
 8009098:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800909c:	1c7b      	adds	r3, r7, #1
 800909e:	444b      	add	r3, r9
 80090a0:	106d      	asrs	r5, r5, #1
 80090a2:	429d      	cmp	r5, r3
 80090a4:	bf38      	it	cc
 80090a6:	461d      	movcc	r5, r3
 80090a8:	0553      	lsls	r3, r2, #21
 80090aa:	d527      	bpl.n	80090fc <__ssputs_r+0x8c>
 80090ac:	4629      	mov	r1, r5
 80090ae:	f000 f957 	bl	8009360 <_malloc_r>
 80090b2:	4606      	mov	r6, r0
 80090b4:	b360      	cbz	r0, 8009110 <__ssputs_r+0xa0>
 80090b6:	6921      	ldr	r1, [r4, #16]
 80090b8:	464a      	mov	r2, r9
 80090ba:	f7ff ffcb 	bl	8009054 <memcpy>
 80090be:	89a3      	ldrh	r3, [r4, #12]
 80090c0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80090c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80090c8:	81a3      	strh	r3, [r4, #12]
 80090ca:	6126      	str	r6, [r4, #16]
 80090cc:	6165      	str	r5, [r4, #20]
 80090ce:	444e      	add	r6, r9
 80090d0:	eba5 0509 	sub.w	r5, r5, r9
 80090d4:	6026      	str	r6, [r4, #0]
 80090d6:	60a5      	str	r5, [r4, #8]
 80090d8:	463e      	mov	r6, r7
 80090da:	42be      	cmp	r6, r7
 80090dc:	d900      	bls.n	80090e0 <__ssputs_r+0x70>
 80090de:	463e      	mov	r6, r7
 80090e0:	6820      	ldr	r0, [r4, #0]
 80090e2:	4632      	mov	r2, r6
 80090e4:	4641      	mov	r1, r8
 80090e6:	f000 fb86 	bl	80097f6 <memmove>
 80090ea:	68a3      	ldr	r3, [r4, #8]
 80090ec:	1b9b      	subs	r3, r3, r6
 80090ee:	60a3      	str	r3, [r4, #8]
 80090f0:	6823      	ldr	r3, [r4, #0]
 80090f2:	4433      	add	r3, r6
 80090f4:	6023      	str	r3, [r4, #0]
 80090f6:	2000      	movs	r0, #0
 80090f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090fc:	462a      	mov	r2, r5
 80090fe:	f000 fb4b 	bl	8009798 <_realloc_r>
 8009102:	4606      	mov	r6, r0
 8009104:	2800      	cmp	r0, #0
 8009106:	d1e0      	bne.n	80090ca <__ssputs_r+0x5a>
 8009108:	6921      	ldr	r1, [r4, #16]
 800910a:	4650      	mov	r0, sl
 800910c:	f000 fb9e 	bl	800984c <_free_r>
 8009110:	230c      	movs	r3, #12
 8009112:	f8ca 3000 	str.w	r3, [sl]
 8009116:	89a3      	ldrh	r3, [r4, #12]
 8009118:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800911c:	81a3      	strh	r3, [r4, #12]
 800911e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009122:	e7e9      	b.n	80090f8 <__ssputs_r+0x88>

08009124 <_svfiprintf_r>:
 8009124:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009128:	4698      	mov	r8, r3
 800912a:	898b      	ldrh	r3, [r1, #12]
 800912c:	061b      	lsls	r3, r3, #24
 800912e:	b09d      	sub	sp, #116	; 0x74
 8009130:	4607      	mov	r7, r0
 8009132:	460d      	mov	r5, r1
 8009134:	4614      	mov	r4, r2
 8009136:	d50e      	bpl.n	8009156 <_svfiprintf_r+0x32>
 8009138:	690b      	ldr	r3, [r1, #16]
 800913a:	b963      	cbnz	r3, 8009156 <_svfiprintf_r+0x32>
 800913c:	2140      	movs	r1, #64	; 0x40
 800913e:	f000 f90f 	bl	8009360 <_malloc_r>
 8009142:	6028      	str	r0, [r5, #0]
 8009144:	6128      	str	r0, [r5, #16]
 8009146:	b920      	cbnz	r0, 8009152 <_svfiprintf_r+0x2e>
 8009148:	230c      	movs	r3, #12
 800914a:	603b      	str	r3, [r7, #0]
 800914c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009150:	e0d0      	b.n	80092f4 <_svfiprintf_r+0x1d0>
 8009152:	2340      	movs	r3, #64	; 0x40
 8009154:	616b      	str	r3, [r5, #20]
 8009156:	2300      	movs	r3, #0
 8009158:	9309      	str	r3, [sp, #36]	; 0x24
 800915a:	2320      	movs	r3, #32
 800915c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009160:	f8cd 800c 	str.w	r8, [sp, #12]
 8009164:	2330      	movs	r3, #48	; 0x30
 8009166:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800930c <_svfiprintf_r+0x1e8>
 800916a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800916e:	f04f 0901 	mov.w	r9, #1
 8009172:	4623      	mov	r3, r4
 8009174:	469a      	mov	sl, r3
 8009176:	f813 2b01 	ldrb.w	r2, [r3], #1
 800917a:	b10a      	cbz	r2, 8009180 <_svfiprintf_r+0x5c>
 800917c:	2a25      	cmp	r2, #37	; 0x25
 800917e:	d1f9      	bne.n	8009174 <_svfiprintf_r+0x50>
 8009180:	ebba 0b04 	subs.w	fp, sl, r4
 8009184:	d00b      	beq.n	800919e <_svfiprintf_r+0x7a>
 8009186:	465b      	mov	r3, fp
 8009188:	4622      	mov	r2, r4
 800918a:	4629      	mov	r1, r5
 800918c:	4638      	mov	r0, r7
 800918e:	f7ff ff6f 	bl	8009070 <__ssputs_r>
 8009192:	3001      	adds	r0, #1
 8009194:	f000 80a9 	beq.w	80092ea <_svfiprintf_r+0x1c6>
 8009198:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800919a:	445a      	add	r2, fp
 800919c:	9209      	str	r2, [sp, #36]	; 0x24
 800919e:	f89a 3000 	ldrb.w	r3, [sl]
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	f000 80a1 	beq.w	80092ea <_svfiprintf_r+0x1c6>
 80091a8:	2300      	movs	r3, #0
 80091aa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80091ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80091b2:	f10a 0a01 	add.w	sl, sl, #1
 80091b6:	9304      	str	r3, [sp, #16]
 80091b8:	9307      	str	r3, [sp, #28]
 80091ba:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80091be:	931a      	str	r3, [sp, #104]	; 0x68
 80091c0:	4654      	mov	r4, sl
 80091c2:	2205      	movs	r2, #5
 80091c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091c8:	4850      	ldr	r0, [pc, #320]	; (800930c <_svfiprintf_r+0x1e8>)
 80091ca:	f7f7 f809 	bl	80001e0 <memchr>
 80091ce:	9a04      	ldr	r2, [sp, #16]
 80091d0:	b9d8      	cbnz	r0, 800920a <_svfiprintf_r+0xe6>
 80091d2:	06d0      	lsls	r0, r2, #27
 80091d4:	bf44      	itt	mi
 80091d6:	2320      	movmi	r3, #32
 80091d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80091dc:	0711      	lsls	r1, r2, #28
 80091de:	bf44      	itt	mi
 80091e0:	232b      	movmi	r3, #43	; 0x2b
 80091e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80091e6:	f89a 3000 	ldrb.w	r3, [sl]
 80091ea:	2b2a      	cmp	r3, #42	; 0x2a
 80091ec:	d015      	beq.n	800921a <_svfiprintf_r+0xf6>
 80091ee:	9a07      	ldr	r2, [sp, #28]
 80091f0:	4654      	mov	r4, sl
 80091f2:	2000      	movs	r0, #0
 80091f4:	f04f 0c0a 	mov.w	ip, #10
 80091f8:	4621      	mov	r1, r4
 80091fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80091fe:	3b30      	subs	r3, #48	; 0x30
 8009200:	2b09      	cmp	r3, #9
 8009202:	d94d      	bls.n	80092a0 <_svfiprintf_r+0x17c>
 8009204:	b1b0      	cbz	r0, 8009234 <_svfiprintf_r+0x110>
 8009206:	9207      	str	r2, [sp, #28]
 8009208:	e014      	b.n	8009234 <_svfiprintf_r+0x110>
 800920a:	eba0 0308 	sub.w	r3, r0, r8
 800920e:	fa09 f303 	lsl.w	r3, r9, r3
 8009212:	4313      	orrs	r3, r2
 8009214:	9304      	str	r3, [sp, #16]
 8009216:	46a2      	mov	sl, r4
 8009218:	e7d2      	b.n	80091c0 <_svfiprintf_r+0x9c>
 800921a:	9b03      	ldr	r3, [sp, #12]
 800921c:	1d19      	adds	r1, r3, #4
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	9103      	str	r1, [sp, #12]
 8009222:	2b00      	cmp	r3, #0
 8009224:	bfbb      	ittet	lt
 8009226:	425b      	neglt	r3, r3
 8009228:	f042 0202 	orrlt.w	r2, r2, #2
 800922c:	9307      	strge	r3, [sp, #28]
 800922e:	9307      	strlt	r3, [sp, #28]
 8009230:	bfb8      	it	lt
 8009232:	9204      	strlt	r2, [sp, #16]
 8009234:	7823      	ldrb	r3, [r4, #0]
 8009236:	2b2e      	cmp	r3, #46	; 0x2e
 8009238:	d10c      	bne.n	8009254 <_svfiprintf_r+0x130>
 800923a:	7863      	ldrb	r3, [r4, #1]
 800923c:	2b2a      	cmp	r3, #42	; 0x2a
 800923e:	d134      	bne.n	80092aa <_svfiprintf_r+0x186>
 8009240:	9b03      	ldr	r3, [sp, #12]
 8009242:	1d1a      	adds	r2, r3, #4
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	9203      	str	r2, [sp, #12]
 8009248:	2b00      	cmp	r3, #0
 800924a:	bfb8      	it	lt
 800924c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009250:	3402      	adds	r4, #2
 8009252:	9305      	str	r3, [sp, #20]
 8009254:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800931c <_svfiprintf_r+0x1f8>
 8009258:	7821      	ldrb	r1, [r4, #0]
 800925a:	2203      	movs	r2, #3
 800925c:	4650      	mov	r0, sl
 800925e:	f7f6 ffbf 	bl	80001e0 <memchr>
 8009262:	b138      	cbz	r0, 8009274 <_svfiprintf_r+0x150>
 8009264:	9b04      	ldr	r3, [sp, #16]
 8009266:	eba0 000a 	sub.w	r0, r0, sl
 800926a:	2240      	movs	r2, #64	; 0x40
 800926c:	4082      	lsls	r2, r0
 800926e:	4313      	orrs	r3, r2
 8009270:	3401      	adds	r4, #1
 8009272:	9304      	str	r3, [sp, #16]
 8009274:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009278:	4825      	ldr	r0, [pc, #148]	; (8009310 <_svfiprintf_r+0x1ec>)
 800927a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800927e:	2206      	movs	r2, #6
 8009280:	f7f6 ffae 	bl	80001e0 <memchr>
 8009284:	2800      	cmp	r0, #0
 8009286:	d038      	beq.n	80092fa <_svfiprintf_r+0x1d6>
 8009288:	4b22      	ldr	r3, [pc, #136]	; (8009314 <_svfiprintf_r+0x1f0>)
 800928a:	bb1b      	cbnz	r3, 80092d4 <_svfiprintf_r+0x1b0>
 800928c:	9b03      	ldr	r3, [sp, #12]
 800928e:	3307      	adds	r3, #7
 8009290:	f023 0307 	bic.w	r3, r3, #7
 8009294:	3308      	adds	r3, #8
 8009296:	9303      	str	r3, [sp, #12]
 8009298:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800929a:	4433      	add	r3, r6
 800929c:	9309      	str	r3, [sp, #36]	; 0x24
 800929e:	e768      	b.n	8009172 <_svfiprintf_r+0x4e>
 80092a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80092a4:	460c      	mov	r4, r1
 80092a6:	2001      	movs	r0, #1
 80092a8:	e7a6      	b.n	80091f8 <_svfiprintf_r+0xd4>
 80092aa:	2300      	movs	r3, #0
 80092ac:	3401      	adds	r4, #1
 80092ae:	9305      	str	r3, [sp, #20]
 80092b0:	4619      	mov	r1, r3
 80092b2:	f04f 0c0a 	mov.w	ip, #10
 80092b6:	4620      	mov	r0, r4
 80092b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80092bc:	3a30      	subs	r2, #48	; 0x30
 80092be:	2a09      	cmp	r2, #9
 80092c0:	d903      	bls.n	80092ca <_svfiprintf_r+0x1a6>
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d0c6      	beq.n	8009254 <_svfiprintf_r+0x130>
 80092c6:	9105      	str	r1, [sp, #20]
 80092c8:	e7c4      	b.n	8009254 <_svfiprintf_r+0x130>
 80092ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80092ce:	4604      	mov	r4, r0
 80092d0:	2301      	movs	r3, #1
 80092d2:	e7f0      	b.n	80092b6 <_svfiprintf_r+0x192>
 80092d4:	ab03      	add	r3, sp, #12
 80092d6:	9300      	str	r3, [sp, #0]
 80092d8:	462a      	mov	r2, r5
 80092da:	4b0f      	ldr	r3, [pc, #60]	; (8009318 <_svfiprintf_r+0x1f4>)
 80092dc:	a904      	add	r1, sp, #16
 80092de:	4638      	mov	r0, r7
 80092e0:	f3af 8000 	nop.w
 80092e4:	1c42      	adds	r2, r0, #1
 80092e6:	4606      	mov	r6, r0
 80092e8:	d1d6      	bne.n	8009298 <_svfiprintf_r+0x174>
 80092ea:	89ab      	ldrh	r3, [r5, #12]
 80092ec:	065b      	lsls	r3, r3, #25
 80092ee:	f53f af2d 	bmi.w	800914c <_svfiprintf_r+0x28>
 80092f2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80092f4:	b01d      	add	sp, #116	; 0x74
 80092f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092fa:	ab03      	add	r3, sp, #12
 80092fc:	9300      	str	r3, [sp, #0]
 80092fe:	462a      	mov	r2, r5
 8009300:	4b05      	ldr	r3, [pc, #20]	; (8009318 <_svfiprintf_r+0x1f4>)
 8009302:	a904      	add	r1, sp, #16
 8009304:	4638      	mov	r0, r7
 8009306:	f000 f919 	bl	800953c <_printf_i>
 800930a:	e7eb      	b.n	80092e4 <_svfiprintf_r+0x1c0>
 800930c:	08009ad0 	.word	0x08009ad0
 8009310:	08009ada 	.word	0x08009ada
 8009314:	00000000 	.word	0x00000000
 8009318:	08009071 	.word	0x08009071
 800931c:	08009ad6 	.word	0x08009ad6

08009320 <sbrk_aligned>:
 8009320:	b570      	push	{r4, r5, r6, lr}
 8009322:	4e0e      	ldr	r6, [pc, #56]	; (800935c <sbrk_aligned+0x3c>)
 8009324:	460c      	mov	r4, r1
 8009326:	6831      	ldr	r1, [r6, #0]
 8009328:	4605      	mov	r5, r0
 800932a:	b911      	cbnz	r1, 8009332 <sbrk_aligned+0x12>
 800932c:	f000 fa7e 	bl	800982c <_sbrk_r>
 8009330:	6030      	str	r0, [r6, #0]
 8009332:	4621      	mov	r1, r4
 8009334:	4628      	mov	r0, r5
 8009336:	f000 fa79 	bl	800982c <_sbrk_r>
 800933a:	1c43      	adds	r3, r0, #1
 800933c:	d00a      	beq.n	8009354 <sbrk_aligned+0x34>
 800933e:	1cc4      	adds	r4, r0, #3
 8009340:	f024 0403 	bic.w	r4, r4, #3
 8009344:	42a0      	cmp	r0, r4
 8009346:	d007      	beq.n	8009358 <sbrk_aligned+0x38>
 8009348:	1a21      	subs	r1, r4, r0
 800934a:	4628      	mov	r0, r5
 800934c:	f000 fa6e 	bl	800982c <_sbrk_r>
 8009350:	3001      	adds	r0, #1
 8009352:	d101      	bne.n	8009358 <sbrk_aligned+0x38>
 8009354:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8009358:	4620      	mov	r0, r4
 800935a:	bd70      	pop	{r4, r5, r6, pc}
 800935c:	20007258 	.word	0x20007258

08009360 <_malloc_r>:
 8009360:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009364:	1ccd      	adds	r5, r1, #3
 8009366:	f025 0503 	bic.w	r5, r5, #3
 800936a:	3508      	adds	r5, #8
 800936c:	2d0c      	cmp	r5, #12
 800936e:	bf38      	it	cc
 8009370:	250c      	movcc	r5, #12
 8009372:	2d00      	cmp	r5, #0
 8009374:	4607      	mov	r7, r0
 8009376:	db01      	blt.n	800937c <_malloc_r+0x1c>
 8009378:	42a9      	cmp	r1, r5
 800937a:	d905      	bls.n	8009388 <_malloc_r+0x28>
 800937c:	230c      	movs	r3, #12
 800937e:	603b      	str	r3, [r7, #0]
 8009380:	2600      	movs	r6, #0
 8009382:	4630      	mov	r0, r6
 8009384:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009388:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800945c <_malloc_r+0xfc>
 800938c:	f000 f9f8 	bl	8009780 <__malloc_lock>
 8009390:	f8d8 3000 	ldr.w	r3, [r8]
 8009394:	461c      	mov	r4, r3
 8009396:	bb5c      	cbnz	r4, 80093f0 <_malloc_r+0x90>
 8009398:	4629      	mov	r1, r5
 800939a:	4638      	mov	r0, r7
 800939c:	f7ff ffc0 	bl	8009320 <sbrk_aligned>
 80093a0:	1c43      	adds	r3, r0, #1
 80093a2:	4604      	mov	r4, r0
 80093a4:	d155      	bne.n	8009452 <_malloc_r+0xf2>
 80093a6:	f8d8 4000 	ldr.w	r4, [r8]
 80093aa:	4626      	mov	r6, r4
 80093ac:	2e00      	cmp	r6, #0
 80093ae:	d145      	bne.n	800943c <_malloc_r+0xdc>
 80093b0:	2c00      	cmp	r4, #0
 80093b2:	d048      	beq.n	8009446 <_malloc_r+0xe6>
 80093b4:	6823      	ldr	r3, [r4, #0]
 80093b6:	4631      	mov	r1, r6
 80093b8:	4638      	mov	r0, r7
 80093ba:	eb04 0903 	add.w	r9, r4, r3
 80093be:	f000 fa35 	bl	800982c <_sbrk_r>
 80093c2:	4581      	cmp	r9, r0
 80093c4:	d13f      	bne.n	8009446 <_malloc_r+0xe6>
 80093c6:	6821      	ldr	r1, [r4, #0]
 80093c8:	1a6d      	subs	r5, r5, r1
 80093ca:	4629      	mov	r1, r5
 80093cc:	4638      	mov	r0, r7
 80093ce:	f7ff ffa7 	bl	8009320 <sbrk_aligned>
 80093d2:	3001      	adds	r0, #1
 80093d4:	d037      	beq.n	8009446 <_malloc_r+0xe6>
 80093d6:	6823      	ldr	r3, [r4, #0]
 80093d8:	442b      	add	r3, r5
 80093da:	6023      	str	r3, [r4, #0]
 80093dc:	f8d8 3000 	ldr.w	r3, [r8]
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d038      	beq.n	8009456 <_malloc_r+0xf6>
 80093e4:	685a      	ldr	r2, [r3, #4]
 80093e6:	42a2      	cmp	r2, r4
 80093e8:	d12b      	bne.n	8009442 <_malloc_r+0xe2>
 80093ea:	2200      	movs	r2, #0
 80093ec:	605a      	str	r2, [r3, #4]
 80093ee:	e00f      	b.n	8009410 <_malloc_r+0xb0>
 80093f0:	6822      	ldr	r2, [r4, #0]
 80093f2:	1b52      	subs	r2, r2, r5
 80093f4:	d41f      	bmi.n	8009436 <_malloc_r+0xd6>
 80093f6:	2a0b      	cmp	r2, #11
 80093f8:	d917      	bls.n	800942a <_malloc_r+0xca>
 80093fa:	1961      	adds	r1, r4, r5
 80093fc:	42a3      	cmp	r3, r4
 80093fe:	6025      	str	r5, [r4, #0]
 8009400:	bf18      	it	ne
 8009402:	6059      	strne	r1, [r3, #4]
 8009404:	6863      	ldr	r3, [r4, #4]
 8009406:	bf08      	it	eq
 8009408:	f8c8 1000 	streq.w	r1, [r8]
 800940c:	5162      	str	r2, [r4, r5]
 800940e:	604b      	str	r3, [r1, #4]
 8009410:	4638      	mov	r0, r7
 8009412:	f104 060b 	add.w	r6, r4, #11
 8009416:	f000 f9b9 	bl	800978c <__malloc_unlock>
 800941a:	f026 0607 	bic.w	r6, r6, #7
 800941e:	1d23      	adds	r3, r4, #4
 8009420:	1af2      	subs	r2, r6, r3
 8009422:	d0ae      	beq.n	8009382 <_malloc_r+0x22>
 8009424:	1b9b      	subs	r3, r3, r6
 8009426:	50a3      	str	r3, [r4, r2]
 8009428:	e7ab      	b.n	8009382 <_malloc_r+0x22>
 800942a:	42a3      	cmp	r3, r4
 800942c:	6862      	ldr	r2, [r4, #4]
 800942e:	d1dd      	bne.n	80093ec <_malloc_r+0x8c>
 8009430:	f8c8 2000 	str.w	r2, [r8]
 8009434:	e7ec      	b.n	8009410 <_malloc_r+0xb0>
 8009436:	4623      	mov	r3, r4
 8009438:	6864      	ldr	r4, [r4, #4]
 800943a:	e7ac      	b.n	8009396 <_malloc_r+0x36>
 800943c:	4634      	mov	r4, r6
 800943e:	6876      	ldr	r6, [r6, #4]
 8009440:	e7b4      	b.n	80093ac <_malloc_r+0x4c>
 8009442:	4613      	mov	r3, r2
 8009444:	e7cc      	b.n	80093e0 <_malloc_r+0x80>
 8009446:	230c      	movs	r3, #12
 8009448:	603b      	str	r3, [r7, #0]
 800944a:	4638      	mov	r0, r7
 800944c:	f000 f99e 	bl	800978c <__malloc_unlock>
 8009450:	e797      	b.n	8009382 <_malloc_r+0x22>
 8009452:	6025      	str	r5, [r4, #0]
 8009454:	e7dc      	b.n	8009410 <_malloc_r+0xb0>
 8009456:	605b      	str	r3, [r3, #4]
 8009458:	deff      	udf	#255	; 0xff
 800945a:	bf00      	nop
 800945c:	20007254 	.word	0x20007254

08009460 <_printf_common>:
 8009460:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009464:	4616      	mov	r6, r2
 8009466:	4699      	mov	r9, r3
 8009468:	688a      	ldr	r2, [r1, #8]
 800946a:	690b      	ldr	r3, [r1, #16]
 800946c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009470:	4293      	cmp	r3, r2
 8009472:	bfb8      	it	lt
 8009474:	4613      	movlt	r3, r2
 8009476:	6033      	str	r3, [r6, #0]
 8009478:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800947c:	4607      	mov	r7, r0
 800947e:	460c      	mov	r4, r1
 8009480:	b10a      	cbz	r2, 8009486 <_printf_common+0x26>
 8009482:	3301      	adds	r3, #1
 8009484:	6033      	str	r3, [r6, #0]
 8009486:	6823      	ldr	r3, [r4, #0]
 8009488:	0699      	lsls	r1, r3, #26
 800948a:	bf42      	ittt	mi
 800948c:	6833      	ldrmi	r3, [r6, #0]
 800948e:	3302      	addmi	r3, #2
 8009490:	6033      	strmi	r3, [r6, #0]
 8009492:	6825      	ldr	r5, [r4, #0]
 8009494:	f015 0506 	ands.w	r5, r5, #6
 8009498:	d106      	bne.n	80094a8 <_printf_common+0x48>
 800949a:	f104 0a19 	add.w	sl, r4, #25
 800949e:	68e3      	ldr	r3, [r4, #12]
 80094a0:	6832      	ldr	r2, [r6, #0]
 80094a2:	1a9b      	subs	r3, r3, r2
 80094a4:	42ab      	cmp	r3, r5
 80094a6:	dc26      	bgt.n	80094f6 <_printf_common+0x96>
 80094a8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80094ac:	1e13      	subs	r3, r2, #0
 80094ae:	6822      	ldr	r2, [r4, #0]
 80094b0:	bf18      	it	ne
 80094b2:	2301      	movne	r3, #1
 80094b4:	0692      	lsls	r2, r2, #26
 80094b6:	d42b      	bmi.n	8009510 <_printf_common+0xb0>
 80094b8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80094bc:	4649      	mov	r1, r9
 80094be:	4638      	mov	r0, r7
 80094c0:	47c0      	blx	r8
 80094c2:	3001      	adds	r0, #1
 80094c4:	d01e      	beq.n	8009504 <_printf_common+0xa4>
 80094c6:	6823      	ldr	r3, [r4, #0]
 80094c8:	6922      	ldr	r2, [r4, #16]
 80094ca:	f003 0306 	and.w	r3, r3, #6
 80094ce:	2b04      	cmp	r3, #4
 80094d0:	bf02      	ittt	eq
 80094d2:	68e5      	ldreq	r5, [r4, #12]
 80094d4:	6833      	ldreq	r3, [r6, #0]
 80094d6:	1aed      	subeq	r5, r5, r3
 80094d8:	68a3      	ldr	r3, [r4, #8]
 80094da:	bf0c      	ite	eq
 80094dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80094e0:	2500      	movne	r5, #0
 80094e2:	4293      	cmp	r3, r2
 80094e4:	bfc4      	itt	gt
 80094e6:	1a9b      	subgt	r3, r3, r2
 80094e8:	18ed      	addgt	r5, r5, r3
 80094ea:	2600      	movs	r6, #0
 80094ec:	341a      	adds	r4, #26
 80094ee:	42b5      	cmp	r5, r6
 80094f0:	d11a      	bne.n	8009528 <_printf_common+0xc8>
 80094f2:	2000      	movs	r0, #0
 80094f4:	e008      	b.n	8009508 <_printf_common+0xa8>
 80094f6:	2301      	movs	r3, #1
 80094f8:	4652      	mov	r2, sl
 80094fa:	4649      	mov	r1, r9
 80094fc:	4638      	mov	r0, r7
 80094fe:	47c0      	blx	r8
 8009500:	3001      	adds	r0, #1
 8009502:	d103      	bne.n	800950c <_printf_common+0xac>
 8009504:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009508:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800950c:	3501      	adds	r5, #1
 800950e:	e7c6      	b.n	800949e <_printf_common+0x3e>
 8009510:	18e1      	adds	r1, r4, r3
 8009512:	1c5a      	adds	r2, r3, #1
 8009514:	2030      	movs	r0, #48	; 0x30
 8009516:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800951a:	4422      	add	r2, r4
 800951c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009520:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009524:	3302      	adds	r3, #2
 8009526:	e7c7      	b.n	80094b8 <_printf_common+0x58>
 8009528:	2301      	movs	r3, #1
 800952a:	4622      	mov	r2, r4
 800952c:	4649      	mov	r1, r9
 800952e:	4638      	mov	r0, r7
 8009530:	47c0      	blx	r8
 8009532:	3001      	adds	r0, #1
 8009534:	d0e6      	beq.n	8009504 <_printf_common+0xa4>
 8009536:	3601      	adds	r6, #1
 8009538:	e7d9      	b.n	80094ee <_printf_common+0x8e>
	...

0800953c <_printf_i>:
 800953c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009540:	7e0f      	ldrb	r7, [r1, #24]
 8009542:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009544:	2f78      	cmp	r7, #120	; 0x78
 8009546:	4691      	mov	r9, r2
 8009548:	4680      	mov	r8, r0
 800954a:	460c      	mov	r4, r1
 800954c:	469a      	mov	sl, r3
 800954e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009552:	d807      	bhi.n	8009564 <_printf_i+0x28>
 8009554:	2f62      	cmp	r7, #98	; 0x62
 8009556:	d80a      	bhi.n	800956e <_printf_i+0x32>
 8009558:	2f00      	cmp	r7, #0
 800955a:	f000 80d4 	beq.w	8009706 <_printf_i+0x1ca>
 800955e:	2f58      	cmp	r7, #88	; 0x58
 8009560:	f000 80c0 	beq.w	80096e4 <_printf_i+0x1a8>
 8009564:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009568:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800956c:	e03a      	b.n	80095e4 <_printf_i+0xa8>
 800956e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009572:	2b15      	cmp	r3, #21
 8009574:	d8f6      	bhi.n	8009564 <_printf_i+0x28>
 8009576:	a101      	add	r1, pc, #4	; (adr r1, 800957c <_printf_i+0x40>)
 8009578:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800957c:	080095d5 	.word	0x080095d5
 8009580:	080095e9 	.word	0x080095e9
 8009584:	08009565 	.word	0x08009565
 8009588:	08009565 	.word	0x08009565
 800958c:	08009565 	.word	0x08009565
 8009590:	08009565 	.word	0x08009565
 8009594:	080095e9 	.word	0x080095e9
 8009598:	08009565 	.word	0x08009565
 800959c:	08009565 	.word	0x08009565
 80095a0:	08009565 	.word	0x08009565
 80095a4:	08009565 	.word	0x08009565
 80095a8:	080096ed 	.word	0x080096ed
 80095ac:	08009615 	.word	0x08009615
 80095b0:	080096a7 	.word	0x080096a7
 80095b4:	08009565 	.word	0x08009565
 80095b8:	08009565 	.word	0x08009565
 80095bc:	0800970f 	.word	0x0800970f
 80095c0:	08009565 	.word	0x08009565
 80095c4:	08009615 	.word	0x08009615
 80095c8:	08009565 	.word	0x08009565
 80095cc:	08009565 	.word	0x08009565
 80095d0:	080096af 	.word	0x080096af
 80095d4:	682b      	ldr	r3, [r5, #0]
 80095d6:	1d1a      	adds	r2, r3, #4
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	602a      	str	r2, [r5, #0]
 80095dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80095e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80095e4:	2301      	movs	r3, #1
 80095e6:	e09f      	b.n	8009728 <_printf_i+0x1ec>
 80095e8:	6820      	ldr	r0, [r4, #0]
 80095ea:	682b      	ldr	r3, [r5, #0]
 80095ec:	0607      	lsls	r7, r0, #24
 80095ee:	f103 0104 	add.w	r1, r3, #4
 80095f2:	6029      	str	r1, [r5, #0]
 80095f4:	d501      	bpl.n	80095fa <_printf_i+0xbe>
 80095f6:	681e      	ldr	r6, [r3, #0]
 80095f8:	e003      	b.n	8009602 <_printf_i+0xc6>
 80095fa:	0646      	lsls	r6, r0, #25
 80095fc:	d5fb      	bpl.n	80095f6 <_printf_i+0xba>
 80095fe:	f9b3 6000 	ldrsh.w	r6, [r3]
 8009602:	2e00      	cmp	r6, #0
 8009604:	da03      	bge.n	800960e <_printf_i+0xd2>
 8009606:	232d      	movs	r3, #45	; 0x2d
 8009608:	4276      	negs	r6, r6
 800960a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800960e:	485a      	ldr	r0, [pc, #360]	; (8009778 <_printf_i+0x23c>)
 8009610:	230a      	movs	r3, #10
 8009612:	e012      	b.n	800963a <_printf_i+0xfe>
 8009614:	682b      	ldr	r3, [r5, #0]
 8009616:	6820      	ldr	r0, [r4, #0]
 8009618:	1d19      	adds	r1, r3, #4
 800961a:	6029      	str	r1, [r5, #0]
 800961c:	0605      	lsls	r5, r0, #24
 800961e:	d501      	bpl.n	8009624 <_printf_i+0xe8>
 8009620:	681e      	ldr	r6, [r3, #0]
 8009622:	e002      	b.n	800962a <_printf_i+0xee>
 8009624:	0641      	lsls	r1, r0, #25
 8009626:	d5fb      	bpl.n	8009620 <_printf_i+0xe4>
 8009628:	881e      	ldrh	r6, [r3, #0]
 800962a:	4853      	ldr	r0, [pc, #332]	; (8009778 <_printf_i+0x23c>)
 800962c:	2f6f      	cmp	r7, #111	; 0x6f
 800962e:	bf0c      	ite	eq
 8009630:	2308      	moveq	r3, #8
 8009632:	230a      	movne	r3, #10
 8009634:	2100      	movs	r1, #0
 8009636:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800963a:	6865      	ldr	r5, [r4, #4]
 800963c:	60a5      	str	r5, [r4, #8]
 800963e:	2d00      	cmp	r5, #0
 8009640:	bfa2      	ittt	ge
 8009642:	6821      	ldrge	r1, [r4, #0]
 8009644:	f021 0104 	bicge.w	r1, r1, #4
 8009648:	6021      	strge	r1, [r4, #0]
 800964a:	b90e      	cbnz	r6, 8009650 <_printf_i+0x114>
 800964c:	2d00      	cmp	r5, #0
 800964e:	d04b      	beq.n	80096e8 <_printf_i+0x1ac>
 8009650:	4615      	mov	r5, r2
 8009652:	fbb6 f1f3 	udiv	r1, r6, r3
 8009656:	fb03 6711 	mls	r7, r3, r1, r6
 800965a:	5dc7      	ldrb	r7, [r0, r7]
 800965c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009660:	4637      	mov	r7, r6
 8009662:	42bb      	cmp	r3, r7
 8009664:	460e      	mov	r6, r1
 8009666:	d9f4      	bls.n	8009652 <_printf_i+0x116>
 8009668:	2b08      	cmp	r3, #8
 800966a:	d10b      	bne.n	8009684 <_printf_i+0x148>
 800966c:	6823      	ldr	r3, [r4, #0]
 800966e:	07de      	lsls	r6, r3, #31
 8009670:	d508      	bpl.n	8009684 <_printf_i+0x148>
 8009672:	6923      	ldr	r3, [r4, #16]
 8009674:	6861      	ldr	r1, [r4, #4]
 8009676:	4299      	cmp	r1, r3
 8009678:	bfde      	ittt	le
 800967a:	2330      	movle	r3, #48	; 0x30
 800967c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009680:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8009684:	1b52      	subs	r2, r2, r5
 8009686:	6122      	str	r2, [r4, #16]
 8009688:	f8cd a000 	str.w	sl, [sp]
 800968c:	464b      	mov	r3, r9
 800968e:	aa03      	add	r2, sp, #12
 8009690:	4621      	mov	r1, r4
 8009692:	4640      	mov	r0, r8
 8009694:	f7ff fee4 	bl	8009460 <_printf_common>
 8009698:	3001      	adds	r0, #1
 800969a:	d14a      	bne.n	8009732 <_printf_i+0x1f6>
 800969c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80096a0:	b004      	add	sp, #16
 80096a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096a6:	6823      	ldr	r3, [r4, #0]
 80096a8:	f043 0320 	orr.w	r3, r3, #32
 80096ac:	6023      	str	r3, [r4, #0]
 80096ae:	4833      	ldr	r0, [pc, #204]	; (800977c <_printf_i+0x240>)
 80096b0:	2778      	movs	r7, #120	; 0x78
 80096b2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80096b6:	6823      	ldr	r3, [r4, #0]
 80096b8:	6829      	ldr	r1, [r5, #0]
 80096ba:	061f      	lsls	r7, r3, #24
 80096bc:	f851 6b04 	ldr.w	r6, [r1], #4
 80096c0:	d402      	bmi.n	80096c8 <_printf_i+0x18c>
 80096c2:	065f      	lsls	r7, r3, #25
 80096c4:	bf48      	it	mi
 80096c6:	b2b6      	uxthmi	r6, r6
 80096c8:	07df      	lsls	r7, r3, #31
 80096ca:	bf48      	it	mi
 80096cc:	f043 0320 	orrmi.w	r3, r3, #32
 80096d0:	6029      	str	r1, [r5, #0]
 80096d2:	bf48      	it	mi
 80096d4:	6023      	strmi	r3, [r4, #0]
 80096d6:	b91e      	cbnz	r6, 80096e0 <_printf_i+0x1a4>
 80096d8:	6823      	ldr	r3, [r4, #0]
 80096da:	f023 0320 	bic.w	r3, r3, #32
 80096de:	6023      	str	r3, [r4, #0]
 80096e0:	2310      	movs	r3, #16
 80096e2:	e7a7      	b.n	8009634 <_printf_i+0xf8>
 80096e4:	4824      	ldr	r0, [pc, #144]	; (8009778 <_printf_i+0x23c>)
 80096e6:	e7e4      	b.n	80096b2 <_printf_i+0x176>
 80096e8:	4615      	mov	r5, r2
 80096ea:	e7bd      	b.n	8009668 <_printf_i+0x12c>
 80096ec:	682b      	ldr	r3, [r5, #0]
 80096ee:	6826      	ldr	r6, [r4, #0]
 80096f0:	6961      	ldr	r1, [r4, #20]
 80096f2:	1d18      	adds	r0, r3, #4
 80096f4:	6028      	str	r0, [r5, #0]
 80096f6:	0635      	lsls	r5, r6, #24
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	d501      	bpl.n	8009700 <_printf_i+0x1c4>
 80096fc:	6019      	str	r1, [r3, #0]
 80096fe:	e002      	b.n	8009706 <_printf_i+0x1ca>
 8009700:	0670      	lsls	r0, r6, #25
 8009702:	d5fb      	bpl.n	80096fc <_printf_i+0x1c0>
 8009704:	8019      	strh	r1, [r3, #0]
 8009706:	2300      	movs	r3, #0
 8009708:	6123      	str	r3, [r4, #16]
 800970a:	4615      	mov	r5, r2
 800970c:	e7bc      	b.n	8009688 <_printf_i+0x14c>
 800970e:	682b      	ldr	r3, [r5, #0]
 8009710:	1d1a      	adds	r2, r3, #4
 8009712:	602a      	str	r2, [r5, #0]
 8009714:	681d      	ldr	r5, [r3, #0]
 8009716:	6862      	ldr	r2, [r4, #4]
 8009718:	2100      	movs	r1, #0
 800971a:	4628      	mov	r0, r5
 800971c:	f7f6 fd60 	bl	80001e0 <memchr>
 8009720:	b108      	cbz	r0, 8009726 <_printf_i+0x1ea>
 8009722:	1b40      	subs	r0, r0, r5
 8009724:	6060      	str	r0, [r4, #4]
 8009726:	6863      	ldr	r3, [r4, #4]
 8009728:	6123      	str	r3, [r4, #16]
 800972a:	2300      	movs	r3, #0
 800972c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009730:	e7aa      	b.n	8009688 <_printf_i+0x14c>
 8009732:	6923      	ldr	r3, [r4, #16]
 8009734:	462a      	mov	r2, r5
 8009736:	4649      	mov	r1, r9
 8009738:	4640      	mov	r0, r8
 800973a:	47d0      	blx	sl
 800973c:	3001      	adds	r0, #1
 800973e:	d0ad      	beq.n	800969c <_printf_i+0x160>
 8009740:	6823      	ldr	r3, [r4, #0]
 8009742:	079b      	lsls	r3, r3, #30
 8009744:	d413      	bmi.n	800976e <_printf_i+0x232>
 8009746:	68e0      	ldr	r0, [r4, #12]
 8009748:	9b03      	ldr	r3, [sp, #12]
 800974a:	4298      	cmp	r0, r3
 800974c:	bfb8      	it	lt
 800974e:	4618      	movlt	r0, r3
 8009750:	e7a6      	b.n	80096a0 <_printf_i+0x164>
 8009752:	2301      	movs	r3, #1
 8009754:	4632      	mov	r2, r6
 8009756:	4649      	mov	r1, r9
 8009758:	4640      	mov	r0, r8
 800975a:	47d0      	blx	sl
 800975c:	3001      	adds	r0, #1
 800975e:	d09d      	beq.n	800969c <_printf_i+0x160>
 8009760:	3501      	adds	r5, #1
 8009762:	68e3      	ldr	r3, [r4, #12]
 8009764:	9903      	ldr	r1, [sp, #12]
 8009766:	1a5b      	subs	r3, r3, r1
 8009768:	42ab      	cmp	r3, r5
 800976a:	dcf2      	bgt.n	8009752 <_printf_i+0x216>
 800976c:	e7eb      	b.n	8009746 <_printf_i+0x20a>
 800976e:	2500      	movs	r5, #0
 8009770:	f104 0619 	add.w	r6, r4, #25
 8009774:	e7f5      	b.n	8009762 <_printf_i+0x226>
 8009776:	bf00      	nop
 8009778:	08009ae1 	.word	0x08009ae1
 800977c:	08009af2 	.word	0x08009af2

08009780 <__malloc_lock>:
 8009780:	4801      	ldr	r0, [pc, #4]	; (8009788 <__malloc_lock+0x8>)
 8009782:	f7ff bc65 	b.w	8009050 <__retarget_lock_acquire_recursive>
 8009786:	bf00      	nop
 8009788:	20007250 	.word	0x20007250

0800978c <__malloc_unlock>:
 800978c:	4801      	ldr	r0, [pc, #4]	; (8009794 <__malloc_unlock+0x8>)
 800978e:	f7ff bc60 	b.w	8009052 <__retarget_lock_release_recursive>
 8009792:	bf00      	nop
 8009794:	20007250 	.word	0x20007250

08009798 <_realloc_r>:
 8009798:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800979c:	4680      	mov	r8, r0
 800979e:	4614      	mov	r4, r2
 80097a0:	460e      	mov	r6, r1
 80097a2:	b921      	cbnz	r1, 80097ae <_realloc_r+0x16>
 80097a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80097a8:	4611      	mov	r1, r2
 80097aa:	f7ff bdd9 	b.w	8009360 <_malloc_r>
 80097ae:	b92a      	cbnz	r2, 80097bc <_realloc_r+0x24>
 80097b0:	f000 f84c 	bl	800984c <_free_r>
 80097b4:	4625      	mov	r5, r4
 80097b6:	4628      	mov	r0, r5
 80097b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097bc:	f000 f892 	bl	80098e4 <_malloc_usable_size_r>
 80097c0:	4284      	cmp	r4, r0
 80097c2:	4607      	mov	r7, r0
 80097c4:	d802      	bhi.n	80097cc <_realloc_r+0x34>
 80097c6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80097ca:	d812      	bhi.n	80097f2 <_realloc_r+0x5a>
 80097cc:	4621      	mov	r1, r4
 80097ce:	4640      	mov	r0, r8
 80097d0:	f7ff fdc6 	bl	8009360 <_malloc_r>
 80097d4:	4605      	mov	r5, r0
 80097d6:	2800      	cmp	r0, #0
 80097d8:	d0ed      	beq.n	80097b6 <_realloc_r+0x1e>
 80097da:	42bc      	cmp	r4, r7
 80097dc:	4622      	mov	r2, r4
 80097de:	4631      	mov	r1, r6
 80097e0:	bf28      	it	cs
 80097e2:	463a      	movcs	r2, r7
 80097e4:	f7ff fc36 	bl	8009054 <memcpy>
 80097e8:	4631      	mov	r1, r6
 80097ea:	4640      	mov	r0, r8
 80097ec:	f000 f82e 	bl	800984c <_free_r>
 80097f0:	e7e1      	b.n	80097b6 <_realloc_r+0x1e>
 80097f2:	4635      	mov	r5, r6
 80097f4:	e7df      	b.n	80097b6 <_realloc_r+0x1e>

080097f6 <memmove>:
 80097f6:	4288      	cmp	r0, r1
 80097f8:	b510      	push	{r4, lr}
 80097fa:	eb01 0402 	add.w	r4, r1, r2
 80097fe:	d902      	bls.n	8009806 <memmove+0x10>
 8009800:	4284      	cmp	r4, r0
 8009802:	4623      	mov	r3, r4
 8009804:	d807      	bhi.n	8009816 <memmove+0x20>
 8009806:	1e43      	subs	r3, r0, #1
 8009808:	42a1      	cmp	r1, r4
 800980a:	d008      	beq.n	800981e <memmove+0x28>
 800980c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009810:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009814:	e7f8      	b.n	8009808 <memmove+0x12>
 8009816:	4402      	add	r2, r0
 8009818:	4601      	mov	r1, r0
 800981a:	428a      	cmp	r2, r1
 800981c:	d100      	bne.n	8009820 <memmove+0x2a>
 800981e:	bd10      	pop	{r4, pc}
 8009820:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009824:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009828:	e7f7      	b.n	800981a <memmove+0x24>
	...

0800982c <_sbrk_r>:
 800982c:	b538      	push	{r3, r4, r5, lr}
 800982e:	4d06      	ldr	r5, [pc, #24]	; (8009848 <_sbrk_r+0x1c>)
 8009830:	2300      	movs	r3, #0
 8009832:	4604      	mov	r4, r0
 8009834:	4608      	mov	r0, r1
 8009836:	602b      	str	r3, [r5, #0]
 8009838:	f7f8 fa12 	bl	8001c60 <_sbrk>
 800983c:	1c43      	adds	r3, r0, #1
 800983e:	d102      	bne.n	8009846 <_sbrk_r+0x1a>
 8009840:	682b      	ldr	r3, [r5, #0]
 8009842:	b103      	cbz	r3, 8009846 <_sbrk_r+0x1a>
 8009844:	6023      	str	r3, [r4, #0]
 8009846:	bd38      	pop	{r3, r4, r5, pc}
 8009848:	2000725c 	.word	0x2000725c

0800984c <_free_r>:
 800984c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800984e:	2900      	cmp	r1, #0
 8009850:	d044      	beq.n	80098dc <_free_r+0x90>
 8009852:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009856:	9001      	str	r0, [sp, #4]
 8009858:	2b00      	cmp	r3, #0
 800985a:	f1a1 0404 	sub.w	r4, r1, #4
 800985e:	bfb8      	it	lt
 8009860:	18e4      	addlt	r4, r4, r3
 8009862:	f7ff ff8d 	bl	8009780 <__malloc_lock>
 8009866:	4a1e      	ldr	r2, [pc, #120]	; (80098e0 <_free_r+0x94>)
 8009868:	9801      	ldr	r0, [sp, #4]
 800986a:	6813      	ldr	r3, [r2, #0]
 800986c:	b933      	cbnz	r3, 800987c <_free_r+0x30>
 800986e:	6063      	str	r3, [r4, #4]
 8009870:	6014      	str	r4, [r2, #0]
 8009872:	b003      	add	sp, #12
 8009874:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009878:	f7ff bf88 	b.w	800978c <__malloc_unlock>
 800987c:	42a3      	cmp	r3, r4
 800987e:	d908      	bls.n	8009892 <_free_r+0x46>
 8009880:	6825      	ldr	r5, [r4, #0]
 8009882:	1961      	adds	r1, r4, r5
 8009884:	428b      	cmp	r3, r1
 8009886:	bf01      	itttt	eq
 8009888:	6819      	ldreq	r1, [r3, #0]
 800988a:	685b      	ldreq	r3, [r3, #4]
 800988c:	1949      	addeq	r1, r1, r5
 800988e:	6021      	streq	r1, [r4, #0]
 8009890:	e7ed      	b.n	800986e <_free_r+0x22>
 8009892:	461a      	mov	r2, r3
 8009894:	685b      	ldr	r3, [r3, #4]
 8009896:	b10b      	cbz	r3, 800989c <_free_r+0x50>
 8009898:	42a3      	cmp	r3, r4
 800989a:	d9fa      	bls.n	8009892 <_free_r+0x46>
 800989c:	6811      	ldr	r1, [r2, #0]
 800989e:	1855      	adds	r5, r2, r1
 80098a0:	42a5      	cmp	r5, r4
 80098a2:	d10b      	bne.n	80098bc <_free_r+0x70>
 80098a4:	6824      	ldr	r4, [r4, #0]
 80098a6:	4421      	add	r1, r4
 80098a8:	1854      	adds	r4, r2, r1
 80098aa:	42a3      	cmp	r3, r4
 80098ac:	6011      	str	r1, [r2, #0]
 80098ae:	d1e0      	bne.n	8009872 <_free_r+0x26>
 80098b0:	681c      	ldr	r4, [r3, #0]
 80098b2:	685b      	ldr	r3, [r3, #4]
 80098b4:	6053      	str	r3, [r2, #4]
 80098b6:	440c      	add	r4, r1
 80098b8:	6014      	str	r4, [r2, #0]
 80098ba:	e7da      	b.n	8009872 <_free_r+0x26>
 80098bc:	d902      	bls.n	80098c4 <_free_r+0x78>
 80098be:	230c      	movs	r3, #12
 80098c0:	6003      	str	r3, [r0, #0]
 80098c2:	e7d6      	b.n	8009872 <_free_r+0x26>
 80098c4:	6825      	ldr	r5, [r4, #0]
 80098c6:	1961      	adds	r1, r4, r5
 80098c8:	428b      	cmp	r3, r1
 80098ca:	bf04      	itt	eq
 80098cc:	6819      	ldreq	r1, [r3, #0]
 80098ce:	685b      	ldreq	r3, [r3, #4]
 80098d0:	6063      	str	r3, [r4, #4]
 80098d2:	bf04      	itt	eq
 80098d4:	1949      	addeq	r1, r1, r5
 80098d6:	6021      	streq	r1, [r4, #0]
 80098d8:	6054      	str	r4, [r2, #4]
 80098da:	e7ca      	b.n	8009872 <_free_r+0x26>
 80098dc:	b003      	add	sp, #12
 80098de:	bd30      	pop	{r4, r5, pc}
 80098e0:	20007254 	.word	0x20007254

080098e4 <_malloc_usable_size_r>:
 80098e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80098e8:	1f18      	subs	r0, r3, #4
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	bfbc      	itt	lt
 80098ee:	580b      	ldrlt	r3, [r1, r0]
 80098f0:	18c0      	addlt	r0, r0, r3
 80098f2:	4770      	bx	lr

080098f4 <_init>:
 80098f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098f6:	bf00      	nop
 80098f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80098fa:	bc08      	pop	{r3}
 80098fc:	469e      	mov	lr, r3
 80098fe:	4770      	bx	lr

08009900 <_fini>:
 8009900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009902:	bf00      	nop
 8009904:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009906:	bc08      	pop	{r3}
 8009908:	469e      	mov	lr, r3
 800990a:	4770      	bx	lr
