

================================================================
== Vivado HLS Report for 'rxEngPacketDropper'
================================================================
* Date:           Thu Aug  5 18:58:26 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        UDP_prj
* Solution:       ultrascale_plus
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.50 ns | 1.150 ns |   0.20 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        2|        2| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       28|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        -|      -|      701|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      701|       64|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state2_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_113                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_181                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op25_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op37_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op45_write_state3    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op9_read_state1      |    and   |      0|  0|   2|           1|           1|
    |tmp_7_nbreadreq_fu_100_p3         |    and   |      0|  0|   2|           1|           0|
    |tmp_nbreadreq_fu_114_p3           |    and   |      0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  28|          14|          13|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |DataOutApp_TDATA_blk_n  |   9|          2|    1|          2|
    |ap_done                 |   9|          2|    1|          2|
    |rthDropFifo_V_blk_n     |   9|          2|    1|          2|
    |ureDataPayload_V_blk_n  |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  36|          8|    4|          8|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+-----+----+-----+-----------+
    |                    Name                    |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                   |    1|   0|    1|          0|
    |ap_done_reg                                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |    1|   0|    1|          0|
    |repd_state                                  |    1|   0|    1|          0|
    |repd_state_load_reg_311                     |    1|   0|    1|          0|
    |repd_state_load_reg_311_pp0_iter1_reg       |    1|   0|    1|          0|
    |response_drop_V                             |    1|   0|    1|          0|
    |response_drop_V_load_reg_315                |    1|   0|    1|          0|
    |response_drop_V_load_reg_315_pp0_iter1_reg  |    1|   0|    1|          0|
    |response_id_V                               |   16|   0|   16|          0|
    |response_user_myIP_V                        |   32|   0|   32|          0|
    |response_user_myPort                        |   16|   0|   16|          0|
    |response_user_theirI                        |   32|   0|   32|          0|
    |response_user_theirP                        |   16|   0|   16|          0|
    |tmp_data_V_reg_327                          |  512|   0|  512|          0|
    |tmp_keep_V_reg_332                          |   64|   0|   64|          0|
    |tmp_last_V_reg_337                          |    1|   0|    1|          0|
    |tmp_reg_323                                 |    1|   0|    1|          0|
    |tmp_reg_323_pp0_iter1_reg                   |    1|   0|    1|          0|
    +--------------------------------------------+-----+----+-----+-----------+
    |Total                                       |  701|   0|  701|          0|
    +--------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |  rxEngPacketDropper  | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |  rxEngPacketDropper  | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |  rxEngPacketDropper  | return value |
|ap_done                   | out |    1| ap_ctrl_hs |  rxEngPacketDropper  | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |  rxEngPacketDropper  | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |  rxEngPacketDropper  | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |  rxEngPacketDropper  | return value |
|rthDropFifo_V_dout        |  in |  113|   ap_fifo  |     rthDropFifo_V    |    pointer   |
|rthDropFifo_V_empty_n     |  in |    1|   ap_fifo  |     rthDropFifo_V    |    pointer   |
|rthDropFifo_V_read        | out |    1|   ap_fifo  |     rthDropFifo_V    |    pointer   |
|ureDataPayload_V_dout     |  in |  577|   ap_fifo  |   ureDataPayload_V   |    pointer   |
|ureDataPayload_V_empty_n  |  in |    1|   ap_fifo  |   ureDataPayload_V   |    pointer   |
|ureDataPayload_V_read     | out |    1|   ap_fifo  |   ureDataPayload_V   |    pointer   |
|DataOutApp_TREADY         |  in |    1|    axis    |  repdDataOut_V_user  |    pointer   |
|DataOutApp_TVALID         | out |    1|    axis    |  repdDataOut_V_user  |    pointer   |
|DataOutApp_TUSER          | out |   96|    axis    |  repdDataOut_V_user  |    pointer   |
|DataOutApp_TDATA          | out |  512|    axis    | repdDataOut_V_data_V |    pointer   |
|DataOutApp_TKEEP          | out |   64|    axis    | repdDataOut_V_keep_V |    pointer   |
|DataOutApp_TDEST          | out |   16|    axis    | repdDataOut_V_dest_V |    pointer   |
|DataOutApp_TLAST          | out |    1|    axis    | repdDataOut_V_last_V |    pointer   |
+--------------------------+-----+-----+------------+----------------------+--------------+

