# Benzaiten

This is my implementation of a 32 bit riscv cpu in sysverilog for the QMTECH_XC7A15T board.

It currently supports the rv32i instruction set and operations with the W9825G6KH sdram on the board.

# ><> fih <><
