// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module hls_sobel_Filter2D (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_rows_V_read,
        p_src_cols_V_read,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 6'b1;
parameter    ap_ST_st2_fsm_1 = 6'b10;
parameter    ap_ST_st3_fsm_2 = 6'b100;
parameter    ap_ST_st4_fsm_3 = 6'b1000;
parameter    ap_ST_pp0_stg0_fsm_4 = 6'b10000;
parameter    ap_ST_st10_fsm_5 = 6'b100000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv12_2 = 12'b10;
parameter    ap_const_lv12_FFE = 12'b111111111110;
parameter    ap_const_lv11_2 = 11'b10;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv12_FFF = 12'b111111111111;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv12_FFD = 12'b111111111101;
parameter    ap_const_lv12_3 = 12'b11;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [10:0] p_src_rows_V_read;
input  [10:0] p_src_cols_V_read;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm = 6'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_24;
reg   [10:0] p_027_0_i_reg_522;
wire   [11:0] p_src_cols_V_read_cast_fu_533_p1;
wire   [11:0] p_src_rows_V_read_cast_fu_537_p1;
wire   [1:0] tmp_3_fu_541_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_75;
wire   [1:0] p_neg392_i_cast_fu_556_p2;
wire   [0:0] tmp_4_fu_547_p2;
wire   [11:0] p_anchor_2_1_cast_cast_fu_570_p1;
wire   [0:0] tmp_s_fu_574_p2;
wire   [11:0] tmp_5_fu_586_p2;
wire   [0:0] tmp_71_2_fu_592_p2;
wire   [13:0] tmp_75_2_cast_fu_610_p1;
wire   [10:0] tmp_7_fu_614_p2;
wire   [10:0] tmp_8_fu_619_p2;
wire   [1:0] tmp_13_fu_624_p2;
wire   [10:0] i_V_fu_639_p2;
reg   [10:0] i_V_reg_2608;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_107;
wire   [0:0] tmp_6_fu_645_p2;
reg   [0:0] tmp_6_reg_2613;
wire   [0:0] exitcond1_fu_634_p2;
wire   [0:0] ult_fu_650_p2;
reg   [0:0] ult_reg_2617;
wire   [0:0] icmp_fu_665_p2;
reg   [0:0] icmp_reg_2622;
wire   [0:0] tmp_10_fu_671_p2;
reg   [0:0] tmp_10_reg_2627;
wire   [0:0] tmp_126_0_1_fu_676_p2;
reg   [0:0] tmp_126_0_1_reg_2631;
wire   [0:0] tmp_126_0_2_fu_682_p2;
reg   [0:0] tmp_126_0_2_reg_2635;
wire   [0:0] tmp_11_fu_688_p2;
reg   [0:0] tmp_11_reg_2639;
wire   [1:0] tmp_19_fu_923_p3;
reg   [1:0] tmp_19_reg_2652;
wire   [1:0] tmp_24_fu_966_p3;
reg   [1:0] tmp_24_reg_2657;
wire   [1:0] tmp_27_fu_1009_p3;
reg   [1:0] tmp_27_reg_2662;
wire   [0:0] rev_fu_1017_p2;
reg   [0:0] rev_reg_2667;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_139;
wire   [1:0] row_assign_9_fu_1022_p2;
reg   [1:0] row_assign_9_reg_2672;
wire   [1:0] row_assign_9_0_1_t_fu_1026_p2;
reg   [1:0] row_assign_9_0_1_t_reg_2679;
wire   [1:0] row_assign_9_0_2_t_fu_1030_p2;
reg   [1:0] row_assign_9_0_2_t_reg_2686;
wire   [0:0] exitcond_fu_1038_p2;
reg   [0:0] exitcond_reg_2693;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_4;
reg    ap_sig_bdd_154;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2693_pp0_it1;
reg   [0:0] or_cond_i425_i_reg_2702;
reg   [0:0] ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1;
reg    ap_sig_bdd_188;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg   [0:0] or_cond_i_reg_2740;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_2740_pp0_it3;
reg    ap_sig_bdd_206;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2693_pp0_it2;
wire   [10:0] j_V_fu_1043_p2;
wire   [0:0] or_cond_i425_i_fu_1090_p2;
wire   [0:0] brmerge1_fu_1096_p2;
reg   [0:0] brmerge1_reg_2706;
wire   [11:0] ImagLoc_x_cast_mux_fu_1101_p3;
reg   [11:0] ImagLoc_x_cast_mux_reg_2712;
wire   [11:0] p_p2_i427_i_fu_1123_p3;
reg   [11:0] p_p2_i427_i_reg_2717;
wire   [0:0] tmp_22_fu_1131_p2;
reg   [0:0] tmp_22_reg_2722;
wire   [0:0] brmerge2_fu_1136_p2;
reg   [0:0] brmerge2_reg_2727;
reg   [0:0] ap_reg_ppstg_brmerge2_reg_2727_pp0_it1;
wire   [0:0] or_cond_i_fu_1141_p2;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_2740_pp0_it1;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_2740_pp0_it2;
reg   [10:0] k_buf_0_val_3_addr_reg_2744;
wire   [1:0] col_assign_2_0_t_fu_1203_p2;
reg   [1:0] col_assign_2_0_t_reg_2750;
reg   [10:0] k_buf_0_val_4_addr_reg_2763;
reg   [10:0] k_buf_0_val_5_addr_reg_2769;
reg   [10:0] k_buf_1_val_3_addr_reg_2775;
reg   [10:0] k_buf_1_val_4_addr_reg_2781;
reg   [10:0] k_buf_1_val_5_addr_reg_2787;
reg   [10:0] k_buf_2_val_3_addr_reg_2793;
reg   [10:0] k_buf_2_val_4_addr_reg_2799;
reg   [10:0] k_buf_2_val_5_addr_reg_2805;
wire   [7:0] src_kernel_win_0_val_0_0_fu_1339_p3;
reg   [7:0] src_kernel_win_0_val_0_0_reg_2811;
wire   [7:0] src_kernel_win_0_val_1_0_fu_1357_p3;
reg   [7:0] src_kernel_win_0_val_1_0_reg_2817;
wire   [7:0] src_kernel_win_0_val_2_0_fu_1375_p3;
reg   [7:0] src_kernel_win_0_val_2_0_reg_2823;
wire   [7:0] src_kernel_win_1_val_0_0_fu_1504_p3;
reg   [7:0] src_kernel_win_1_val_0_0_reg_2829;
wire   [7:0] src_kernel_win_1_val_1_0_fu_1522_p3;
reg   [7:0] src_kernel_win_1_val_1_0_reg_2835;
wire   [7:0] src_kernel_win_1_val_2_0_fu_1540_p3;
reg   [7:0] src_kernel_win_1_val_2_0_reg_2841;
wire   [7:0] src_kernel_win_2_val_0_0_fu_1651_p3;
reg   [7:0] src_kernel_win_2_val_0_0_reg_2847;
wire   [7:0] src_kernel_win_2_val_1_0_fu_1669_p3;
reg   [7:0] src_kernel_win_2_val_1_0_reg_2853;
wire   [7:0] src_kernel_win_2_val_2_0_fu_1687_p3;
reg   [7:0] src_kernel_win_2_val_2_0_reg_2859;
wire   [0:0] isneg_fu_1798_p3;
reg   [0:0] isneg_reg_2865;
wire   [7:0] p_Val2_21_fu_1806_p1;
reg   [7:0] p_Val2_21_reg_2870;
wire   [0:0] tmp_i_i_fu_1820_p2;
reg   [0:0] tmp_i_i_reg_2875;
wire   [0:0] not_i_i_i_fu_1826_p2;
reg   [0:0] not_i_i_i_reg_2881;
wire   [0:0] isneg_1_fu_1936_p3;
reg   [0:0] isneg_1_reg_2886;
wire   [7:0] p_Val2_24_fu_1944_p1;
reg   [7:0] p_Val2_24_reg_2891;
wire   [0:0] tmp_i_i1_fu_1958_p2;
reg   [0:0] tmp_i_i1_reg_2896;
wire   [0:0] not_i_i_i1_fu_1964_p2;
reg   [0:0] not_i_i_i1_reg_2902;
wire   [0:0] isneg_2_fu_2074_p3;
reg   [0:0] isneg_2_reg_2907;
wire   [7:0] p_Val2_26_fu_2082_p1;
reg   [7:0] p_Val2_26_reg_2912;
wire   [0:0] tmp_i_i2_81_fu_2096_p2;
reg   [0:0] tmp_i_i2_81_reg_2917;
wire   [0:0] not_i_i_i2_fu_2102_p2;
reg   [0:0] not_i_i_i2_reg_2923;
wire   [10:0] k_buf_0_val_3_address0;
reg    k_buf_0_val_3_ce0;
wire   [7:0] k_buf_0_val_3_q0;
wire   [10:0] k_buf_0_val_3_address1;
reg    k_buf_0_val_3_ce1;
reg    k_buf_0_val_3_we1;
wire   [7:0] k_buf_0_val_3_d1;
wire   [10:0] k_buf_0_val_4_address0;
reg    k_buf_0_val_4_ce0;
wire   [7:0] k_buf_0_val_4_q0;
wire   [10:0] k_buf_0_val_4_address1;
reg    k_buf_0_val_4_ce1;
reg    k_buf_0_val_4_we1;
reg   [7:0] k_buf_0_val_4_d1;
wire   [10:0] k_buf_0_val_5_address0;
reg    k_buf_0_val_5_ce0;
wire   [7:0] k_buf_0_val_5_q0;
wire   [10:0] k_buf_0_val_5_address1;
reg    k_buf_0_val_5_ce1;
reg    k_buf_0_val_5_we1;
reg   [7:0] k_buf_0_val_5_d1;
wire   [10:0] k_buf_1_val_3_address0;
reg    k_buf_1_val_3_ce0;
wire   [7:0] k_buf_1_val_3_q0;
wire   [10:0] k_buf_1_val_3_address1;
reg    k_buf_1_val_3_ce1;
reg    k_buf_1_val_3_we1;
wire   [7:0] k_buf_1_val_3_d1;
wire   [10:0] k_buf_1_val_4_address0;
reg    k_buf_1_val_4_ce0;
wire   [7:0] k_buf_1_val_4_q0;
wire   [10:0] k_buf_1_val_4_address1;
reg    k_buf_1_val_4_ce1;
reg    k_buf_1_val_4_we1;
reg   [7:0] k_buf_1_val_4_d1;
wire   [10:0] k_buf_1_val_5_address0;
reg    k_buf_1_val_5_ce0;
wire   [7:0] k_buf_1_val_5_q0;
wire   [10:0] k_buf_1_val_5_address1;
reg    k_buf_1_val_5_ce1;
reg    k_buf_1_val_5_we1;
reg   [7:0] k_buf_1_val_5_d1;
wire   [10:0] k_buf_2_val_3_address0;
reg    k_buf_2_val_3_ce0;
wire   [7:0] k_buf_2_val_3_q0;
wire   [10:0] k_buf_2_val_3_address1;
reg    k_buf_2_val_3_ce1;
reg    k_buf_2_val_3_we1;
wire   [7:0] k_buf_2_val_3_d1;
wire   [10:0] k_buf_2_val_4_address0;
reg    k_buf_2_val_4_ce0;
wire   [7:0] k_buf_2_val_4_q0;
wire   [10:0] k_buf_2_val_4_address1;
reg    k_buf_2_val_4_ce1;
reg    k_buf_2_val_4_we1;
reg   [7:0] k_buf_2_val_4_d1;
wire   [10:0] k_buf_2_val_5_address0;
reg    k_buf_2_val_5_ce0;
wire   [7:0] k_buf_2_val_5_q0;
wire   [10:0] k_buf_2_val_5_address1;
reg    k_buf_2_val_5_ce1;
reg    k_buf_2_val_5_we1;
reg   [7:0] k_buf_2_val_5_d1;
reg   [1:0] tmp_2_reg_500;
reg   [10:0] p_014_0_i_reg_511;
reg    ap_sig_cseq_ST_st10_fsm_5;
reg    ap_sig_bdd_425;
wire   [63:0] tmp_28_fu_1190_p1;
reg   [7:0] src_kernel_win_0_val_0_1_fu_164;
reg   [7:0] src_kernel_win_0_val_0_1_1_fu_168;
reg   [7:0] src_kernel_win_0_val_1_1_fu_172;
reg   [7:0] src_kernel_win_0_val_1_1_1_fu_176;
reg   [7:0] src_kernel_win_0_val_2_1_fu_180;
reg   [7:0] src_kernel_win_0_val_2_1_1_fu_184;
reg   [7:0] src_kernel_win_1_val_0_1_fu_188;
reg   [7:0] src_kernel_win_1_val_0_1_1_fu_192;
reg   [7:0] src_kernel_win_1_val_1_1_fu_196;
reg   [7:0] src_kernel_win_1_val_1_1_1_fu_200;
reg   [7:0] src_kernel_win_1_val_2_1_fu_204;
reg   [7:0] src_kernel_win_1_val_2_1_1_fu_208;
reg   [7:0] src_kernel_win_2_val_0_1_fu_212;
reg   [7:0] src_kernel_win_2_val_0_1_1_fu_216;
reg   [7:0] src_kernel_win_2_val_1_1_fu_220;
reg   [7:0] src_kernel_win_2_val_1_1_1_fu_224;
reg   [7:0] src_kernel_win_2_val_2_1_fu_228;
reg   [7:0] src_kernel_win_2_val_2_1_1_fu_232;
reg   [7:0] right_border_buf_0_val_0_1_fu_236;
wire   [7:0] col_buf_0_val_0_0_fu_1246_p3;
reg   [7:0] right_border_buf_0_val_0_1_1_fu_240;
reg   [7:0] right_border_buf_2_val_2_1_fu_244;
reg   [7:0] right_border_buf_0_val_1_1_fu_248;
wire   [7:0] col_buf_0_val_1_0_fu_1264_p3;
reg   [7:0] right_border_buf_0_val_1_1_1_fu_252;
reg   [7:0] right_border_buf_2_val_2_1_1_fu_256;
wire   [7:0] col_buf_2_val_2_0_fu_1603_p3;
reg   [7:0] right_border_buf_0_val_2_1_fu_260;
wire   [7:0] col_buf_0_val_2_0_fu_1282_p3;
reg   [7:0] right_border_buf_0_val_2_1_1_fu_264;
reg   [7:0] right_border_buf_2_val_1_1_fu_268;
reg   [7:0] right_border_buf_1_val_0_1_fu_272;
wire   [7:0] col_buf_1_val_0_0_fu_1411_p3;
reg   [7:0] right_border_buf_1_val_0_1_1_fu_276;
reg   [7:0] right_border_buf_2_val_1_1_1_fu_280;
wire   [7:0] col_buf_2_val_1_0_fu_1585_p3;
reg   [7:0] right_border_buf_1_val_1_1_fu_284;
wire   [7:0] col_buf_1_val_1_0_fu_1429_p3;
reg   [7:0] right_border_buf_1_val_1_1_1_fu_288;
reg   [7:0] right_border_buf_2_val_0_1_fu_292;
reg   [7:0] right_border_buf_1_val_2_1_fu_296;
wire   [7:0] col_buf_1_val_2_0_fu_1447_p3;
reg   [7:0] right_border_buf_1_val_2_1_1_fu_300;
reg   [7:0] right_border_buf_2_val_0_1_1_fu_304;
wire   [7:0] col_buf_2_val_0_0_fu_1567_p3;
wire   [1:0] tmp_fu_553_p1;
wire   [0:0] not_tmp_s_fu_565_p2;
wire   [11:0] tmp_1_fu_579_p3;
wire   [11:0] tmp_74_2_fu_597_p3;
wire   [11:0] tmp_75_2_fu_604_p2;
wire   [1:0] tmp_36_fu_562_p1;
wire   [9:0] tmp_37_fu_655_p4;
wire   [11:0] tmp_11_cast_cast_fu_630_p1;
wire   [11:0] tmp_12_fu_693_p2;
wire   [0:0] tmp_41_fu_699_p3;
wire   [0:0] tmp_14_fu_713_p2;
wire   [0:0] rev6_fu_707_p2;
wire   [0:0] tmp_42_fu_724_p3;
wire   [11:0] p_assign_7_fu_732_p2;
wire   [11:0] p_p2_i_i_fu_738_p3;
wire   [11:0] p_assign_6_0_1_fu_758_p2;
wire   [0:0] tmp_50_fu_764_p3;
wire   [0:0] tmp_152_0_1_fu_778_p2;
wire   [0:0] rev1_fu_772_p2;
wire   [0:0] tmp_51_fu_789_p3;
wire   [11:0] p_assign_7_0_1_fu_797_p2;
wire   [11:0] p_p2_i_i_0_1_fu_803_p3;
wire   [11:0] p_assign_6_0_2_fu_823_p2;
wire   [0:0] tmp_62_fu_829_p3;
wire   [0:0] tmp_152_0_2_fu_843_p2;
wire   [0:0] rev2_fu_837_p2;
wire   [0:0] tmp_71_fu_854_p3;
wire   [11:0] p_assign_7_0_2_fu_862_p2;
wire   [11:0] p_p2_i_i_0_2_fu_868_p3;
wire   [0:0] or_cond_i_i_fu_718_p2;
wire   [1:0] tmp_75_fu_893_p1;
wire   [1:0] tmp_46_fu_751_p1;
wire   [1:0] tmp_49_fu_754_p1;
wire   [0:0] tmp_15_fu_746_p2;
wire   [1:0] tmp_76_fu_905_p1;
wire   [1:0] tmp_77_fu_909_p2;
wire   [0:0] brmerge_fu_888_p2;
wire   [1:0] tmp_16_fu_897_p3;
wire   [1:0] tmp_18_fu_915_p3;
wire   [0:0] or_cond_i_i_0_1_fu_783_p2;
wire   [1:0] tmp_78_fu_936_p1;
wire   [1:0] tmp_53_fu_816_p1;
wire   [1:0] tmp_61_fu_819_p1;
wire   [0:0] tmp_162_0_1_fu_811_p2;
wire   [1:0] tmp_79_fu_948_p1;
wire   [1:0] tmp_80_fu_952_p2;
wire   [0:0] brmerge3_fu_931_p2;
wire   [1:0] tmp_21_fu_940_p3;
wire   [1:0] tmp_23_fu_958_p3;
wire   [0:0] or_cond_i_i_0_2_fu_848_p2;
wire   [1:0] tmp_81_fu_979_p1;
wire   [1:0] tmp_72_fu_881_p1;
wire   [1:0] tmp_74_fu_884_p1;
wire   [0:0] tmp_162_0_2_fu_876_p2;
wire   [1:0] tmp_82_fu_991_p1;
wire   [1:0] tmp_83_fu_995_p2;
wire   [0:0] brmerge4_fu_974_p2;
wire   [1:0] tmp_25_fu_983_p3;
wire   [1:0] tmp_26_fu_1001_p3;
wire   [9:0] tmp_84_fu_1049_p4;
wire   [11:0] tmp_17_cast_cast_fu_1034_p1;
wire   [11:0] ImagLoc_x_fu_1065_p2;
wire   [0:0] tmp_85_fu_1071_p3;
wire   [0:0] tmp_20_fu_1085_p2;
wire   [0:0] rev3_fu_1079_p2;
wire   [0:0] tmp_86_fu_1109_p3;
wire   [11:0] p_assign_1_fu_1117_p2;
wire   [0:0] icmp1_fu_1059_p2;
wire  signed [13:0] p_p2_i427_i_cast_fu_1149_p1;
wire   [13:0] ImagLoc_x_cast_mux_cast_fu_1146_p1;
wire   [13:0] p_assign_2_fu_1152_p2;
wire   [0:0] sel_tmp1_fu_1164_p2;
wire   [0:0] sel_tmp2_fu_1169_p2;
wire   [13:0] sel_tmp_fu_1157_p3;
wire   [13:0] x_fu_1174_p3;
wire  signed [31:0] x_cast_fu_1182_p1;
wire   [1:0] tmp_87_fu_1186_p1;
wire   [7:0] tmp_29_fu_1235_p5;
wire   [7:0] tmp_30_fu_1253_p5;
wire   [7:0] tmp_31_fu_1271_p5;
wire   [7:0] tmp_32_fu_1328_p5;
wire   [7:0] tmp_33_fu_1346_p5;
wire   [7:0] tmp_34_fu_1364_p5;
wire   [7:0] tmp_38_fu_1400_p5;
wire   [7:0] tmp_39_fu_1418_p5;
wire   [7:0] tmp_40_fu_1436_p5;
wire   [7:0] tmp_43_fu_1493_p5;
wire   [7:0] tmp_44_fu_1511_p5;
wire   [7:0] tmp_45_fu_1529_p5;
wire   [7:0] tmp_48_fu_1556_p5;
wire   [7:0] tmp_52_fu_1574_p5;
wire   [7:0] tmp_54_fu_1592_p5;
wire   [7:0] tmp_55_fu_1640_p5;
wire   [7:0] tmp_56_fu_1658_p5;
wire   [7:0] tmp_57_fu_1676_p5;
wire   [8:0] tmp_170_0_0_2_cast_fu_1707_p1;
wire   [8:0] OP1_V_0_0_cast_fu_1703_p1;
wire   [8:0] p_Val2_9_0_0_2_fu_1710_p2;
wire   [8:0] p_shl_fu_1720_p3;
wire   [9:0] p_shl_cast_fu_1728_p1;
wire   [9:0] p_Val2_0_1_fu_1732_p2;
wire   [8:0] p_Val2_0_1_2_fu_1742_p3;
wire   [8:0] OP1_V_0_2_cast_fu_1753_p1;
wire   [8:0] p_Val2_0_2_fu_1757_p2;
wire  signed [10:0] tmp_170_0_2_cast_fu_1763_p1;
wire  signed [10:0] tmp_170_0_1_cast_fu_1738_p1;
wire   [9:0] tmp_170_0_2_2_cast_cast_fu_1767_p1;
wire  signed [9:0] p_Val2_9_0_0_2_cast_cast_fu_1716_p1;
wire   [9:0] tmp50_fu_1776_p2;
wire   [10:0] tmp_170_0_1_cast_77_fu_1749_p1;
wire  signed [10:0] tmp70_cast_fu_1782_p1;
wire   [10:0] tmp49_fu_1770_p2;
wire   [10:0] tmp51_fu_1786_p2;
wire   [10:0] p_Val2_20_fu_1792_p2;
wire   [2:0] tmp_35_fu_1810_p4;
wire   [8:0] tmp_170_1_0_2_cast_fu_1845_p1;
wire   [8:0] OP1_V_1_0_cast_fu_1841_p1;
wire   [8:0] p_Val2_9_1_0_2_fu_1848_p2;
wire   [8:0] p_shl1_fu_1858_p3;
wire   [9:0] p_shl1_cast_fu_1866_p1;
wire   [9:0] p_Val2_1_1_fu_1870_p2;
wire   [8:0] p_Val2_1_1_2_fu_1880_p3;
wire   [8:0] OP1_V_1_2_cast_fu_1891_p1;
wire   [8:0] p_Val2_1_2_fu_1895_p2;
wire  signed [10:0] tmp_170_1_2_cast_fu_1901_p1;
wire  signed [10:0] tmp_170_1_1_cast_fu_1876_p1;
wire   [9:0] tmp_170_1_2_2_cast_cast_fu_1905_p1;
wire  signed [9:0] p_Val2_9_1_0_2_cast_cast_fu_1854_p1;
wire   [9:0] tmp61_fu_1914_p2;
wire   [10:0] tmp_170_1_1_cast_79_fu_1887_p1;
wire  signed [10:0] tmp75_cast_fu_1920_p1;
wire   [10:0] tmp60_fu_1908_p2;
wire   [10:0] tmp62_fu_1924_p2;
wire   [10:0] p_Val2_23_fu_1930_p2;
wire   [2:0] tmp_47_fu_1948_p4;
wire   [8:0] tmp_170_2_0_2_cast_fu_1983_p1;
wire   [8:0] OP1_V_2_0_cast_fu_1979_p1;
wire   [8:0] p_Val2_9_2_0_2_fu_1986_p2;
wire   [8:0] p_shl2_fu_1996_p3;
wire   [9:0] p_shl2_cast_fu_2004_p1;
wire   [9:0] p_Val2_2_1_fu_2008_p2;
wire   [8:0] p_Val2_2_1_2_fu_2018_p3;
wire   [8:0] OP1_V_2_2_cast_fu_2029_p1;
wire   [8:0] p_Val2_2_2_fu_2033_p2;
wire  signed [10:0] tmp_170_2_2_cast_fu_2039_p1;
wire  signed [10:0] tmp_170_2_1_cast_fu_2014_p1;
wire   [9:0] tmp_170_2_2_2_cast_cast_fu_2043_p1;
wire  signed [9:0] p_Val2_9_2_0_2_cast_cast_fu_1992_p1;
wire   [9:0] tmp72_fu_2052_p2;
wire   [10:0] tmp_170_2_1_cast_80_fu_2025_p1;
wire  signed [10:0] tmp80_cast_fu_2058_p1;
wire   [10:0] tmp71_fu_2046_p2;
wire   [10:0] tmp73_fu_2062_p2;
wire   [10:0] p_Val2_s_fu_2068_p2;
wire   [2:0] tmp_58_fu_2086_p4;
wire   [0:0] overflow_fu_2216_p2;
wire   [0:0] tmp_i_i_78_fu_2227_p2;
wire   [7:0] p_mux_i_i_cast_fu_2220_p3;
wire   [0:0] overflow_3_fu_2240_p2;
wire   [0:0] tmp_i_i2_fu_2251_p2;
wire   [7:0] p_mux_i_i30_cast_fu_2244_p3;
wire   [0:0] overflow_4_fu_2264_p2;
wire   [0:0] tmp_i_i3_fu_2275_p2;
wire   [7:0] p_mux_i_i39_cast_fu_2268_p3;
reg   [5:0] ap_NS_fsm;
reg    ap_sig_bdd_1596;
reg    ap_sig_bdd_1598;
reg    ap_sig_bdd_1595;
reg    ap_sig_bdd_1601;


hls_sobel_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_3_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_3_address0 ),
    .ce0( k_buf_0_val_3_ce0 ),
    .q0( k_buf_0_val_3_q0 ),
    .address1( k_buf_0_val_3_address1 ),
    .ce1( k_buf_0_val_3_ce1 ),
    .we1( k_buf_0_val_3_we1 ),
    .d1( k_buf_0_val_3_d1 )
);

hls_sobel_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_4_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_4_address0 ),
    .ce0( k_buf_0_val_4_ce0 ),
    .q0( k_buf_0_val_4_q0 ),
    .address1( k_buf_0_val_4_address1 ),
    .ce1( k_buf_0_val_4_ce1 ),
    .we1( k_buf_0_val_4_we1 ),
    .d1( k_buf_0_val_4_d1 )
);

hls_sobel_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_5_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_5_address0 ),
    .ce0( k_buf_0_val_5_ce0 ),
    .q0( k_buf_0_val_5_q0 ),
    .address1( k_buf_0_val_5_address1 ),
    .ce1( k_buf_0_val_5_ce1 ),
    .we1( k_buf_0_val_5_we1 ),
    .d1( k_buf_0_val_5_d1 )
);

hls_sobel_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_3_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_3_address0 ),
    .ce0( k_buf_1_val_3_ce0 ),
    .q0( k_buf_1_val_3_q0 ),
    .address1( k_buf_1_val_3_address1 ),
    .ce1( k_buf_1_val_3_ce1 ),
    .we1( k_buf_1_val_3_we1 ),
    .d1( k_buf_1_val_3_d1 )
);

hls_sobel_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_4_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_4_address0 ),
    .ce0( k_buf_1_val_4_ce0 ),
    .q0( k_buf_1_val_4_q0 ),
    .address1( k_buf_1_val_4_address1 ),
    .ce1( k_buf_1_val_4_ce1 ),
    .we1( k_buf_1_val_4_we1 ),
    .d1( k_buf_1_val_4_d1 )
);

hls_sobel_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_5_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_5_address0 ),
    .ce0( k_buf_1_val_5_ce0 ),
    .q0( k_buf_1_val_5_q0 ),
    .address1( k_buf_1_val_5_address1 ),
    .ce1( k_buf_1_val_5_ce1 ),
    .we1( k_buf_1_val_5_we1 ),
    .d1( k_buf_1_val_5_d1 )
);

hls_sobel_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_3_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_3_address0 ),
    .ce0( k_buf_2_val_3_ce0 ),
    .q0( k_buf_2_val_3_q0 ),
    .address1( k_buf_2_val_3_address1 ),
    .ce1( k_buf_2_val_3_ce1 ),
    .we1( k_buf_2_val_3_we1 ),
    .d1( k_buf_2_val_3_d1 )
);

hls_sobel_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_4_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_4_address0 ),
    .ce0( k_buf_2_val_4_ce0 ),
    .q0( k_buf_2_val_4_q0 ),
    .address1( k_buf_2_val_4_address1 ),
    .ce1( k_buf_2_val_4_ce1 ),
    .we1( k_buf_2_val_4_we1 ),
    .d1( k_buf_2_val_4_d1 )
);

hls_sobel_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_5_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_5_address0 ),
    .ce0( k_buf_2_val_5_ce0 ),
    .q0( k_buf_2_val_5_q0 ),
    .address1( k_buf_2_val_5_address1 ),
    .ce1( k_buf_2_val_5_ce1 ),
    .we1( k_buf_2_val_5_we1 ),
    .d1( k_buf_2_val_5_d1 )
);

hls_sobel_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_3to1_sel2_8_1_U12(
    .din1( right_border_buf_0_val_0_1_fu_236 ),
    .din2( right_border_buf_0_val_0_1_1_fu_240 ),
    .din3( ap_const_lv8_0 ),
    .din4( col_assign_2_0_t_reg_2750 ),
    .dout( tmp_29_fu_1235_p5 )
);

hls_sobel_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_3to1_sel2_8_1_U13(
    .din1( right_border_buf_0_val_1_1_fu_248 ),
    .din2( right_border_buf_0_val_1_1_1_fu_252 ),
    .din3( ap_const_lv8_0 ),
    .din4( col_assign_2_0_t_reg_2750 ),
    .dout( tmp_30_fu_1253_p5 )
);

hls_sobel_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_3to1_sel2_8_1_U14(
    .din1( right_border_buf_0_val_2_1_fu_260 ),
    .din2( right_border_buf_0_val_2_1_1_fu_264 ),
    .din3( ap_const_lv8_0 ),
    .din4( col_assign_2_0_t_reg_2750 ),
    .dout( tmp_31_fu_1271_p5 )
);

hls_sobel_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_3to1_sel2_8_1_U15(
    .din1( col_buf_0_val_0_0_fu_1246_p3 ),
    .din2( col_buf_0_val_1_0_fu_1264_p3 ),
    .din3( col_buf_0_val_2_0_fu_1282_p3 ),
    .din4( row_assign_9_reg_2672 ),
    .dout( tmp_32_fu_1328_p5 )
);

hls_sobel_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_3to1_sel2_8_1_U16(
    .din1( col_buf_0_val_0_0_fu_1246_p3 ),
    .din2( col_buf_0_val_1_0_fu_1264_p3 ),
    .din3( col_buf_0_val_2_0_fu_1282_p3 ),
    .din4( row_assign_9_0_1_t_reg_2679 ),
    .dout( tmp_33_fu_1346_p5 )
);

hls_sobel_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_3to1_sel2_8_1_U17(
    .din1( col_buf_0_val_0_0_fu_1246_p3 ),
    .din2( col_buf_0_val_1_0_fu_1264_p3 ),
    .din3( col_buf_0_val_2_0_fu_1282_p3 ),
    .din4( row_assign_9_0_2_t_reg_2686 ),
    .dout( tmp_34_fu_1364_p5 )
);

hls_sobel_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_3to1_sel2_8_1_U18(
    .din1( right_border_buf_1_val_0_1_fu_272 ),
    .din2( right_border_buf_1_val_0_1_1_fu_276 ),
    .din3( ap_const_lv8_0 ),
    .din4( col_assign_2_0_t_reg_2750 ),
    .dout( tmp_38_fu_1400_p5 )
);

hls_sobel_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_3to1_sel2_8_1_U19(
    .din1( right_border_buf_1_val_1_1_fu_284 ),
    .din2( right_border_buf_1_val_1_1_1_fu_288 ),
    .din3( ap_const_lv8_0 ),
    .din4( col_assign_2_0_t_reg_2750 ),
    .dout( tmp_39_fu_1418_p5 )
);

hls_sobel_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_3to1_sel2_8_1_U20(
    .din1( right_border_buf_1_val_2_1_fu_296 ),
    .din2( right_border_buf_1_val_2_1_1_fu_300 ),
    .din3( ap_const_lv8_0 ),
    .din4( col_assign_2_0_t_reg_2750 ),
    .dout( tmp_40_fu_1436_p5 )
);

hls_sobel_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_3to1_sel2_8_1_U21(
    .din1( col_buf_1_val_0_0_fu_1411_p3 ),
    .din2( col_buf_1_val_1_0_fu_1429_p3 ),
    .din3( col_buf_1_val_2_0_fu_1447_p3 ),
    .din4( row_assign_9_reg_2672 ),
    .dout( tmp_43_fu_1493_p5 )
);

hls_sobel_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_3to1_sel2_8_1_U22(
    .din1( col_buf_1_val_0_0_fu_1411_p3 ),
    .din2( col_buf_1_val_1_0_fu_1429_p3 ),
    .din3( col_buf_1_val_2_0_fu_1447_p3 ),
    .din4( row_assign_9_0_1_t_reg_2679 ),
    .dout( tmp_44_fu_1511_p5 )
);

hls_sobel_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_3to1_sel2_8_1_U23(
    .din1( col_buf_1_val_0_0_fu_1411_p3 ),
    .din2( col_buf_1_val_1_0_fu_1429_p3 ),
    .din3( col_buf_1_val_2_0_fu_1447_p3 ),
    .din4( row_assign_9_0_2_t_reg_2686 ),
    .dout( tmp_45_fu_1529_p5 )
);

hls_sobel_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_3to1_sel2_8_1_U24(
    .din1( right_border_buf_2_val_0_1_1_fu_304 ),
    .din2( right_border_buf_2_val_0_1_fu_292 ),
    .din3( ap_const_lv8_0 ),
    .din4( col_assign_2_0_t_reg_2750 ),
    .dout( tmp_48_fu_1556_p5 )
);

hls_sobel_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_3to1_sel2_8_1_U25(
    .din1( right_border_buf_2_val_1_1_1_fu_280 ),
    .din2( right_border_buf_2_val_1_1_fu_268 ),
    .din3( ap_const_lv8_0 ),
    .din4( col_assign_2_0_t_reg_2750 ),
    .dout( tmp_52_fu_1574_p5 )
);

hls_sobel_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_3to1_sel2_8_1_U26(
    .din1( right_border_buf_2_val_2_1_1_fu_256 ),
    .din2( right_border_buf_2_val_2_1_fu_244 ),
    .din3( ap_const_lv8_0 ),
    .din4( col_assign_2_0_t_reg_2750 ),
    .dout( tmp_54_fu_1592_p5 )
);

hls_sobel_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_3to1_sel2_8_1_U27(
    .din1( col_buf_2_val_0_0_fu_1567_p3 ),
    .din2( col_buf_2_val_1_0_fu_1585_p3 ),
    .din3( col_buf_2_val_2_0_fu_1603_p3 ),
    .din4( row_assign_9_reg_2672 ),
    .dout( tmp_55_fu_1640_p5 )
);

hls_sobel_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_3to1_sel2_8_1_U28(
    .din1( col_buf_2_val_0_0_fu_1567_p3 ),
    .din2( col_buf_2_val_1_0_fu_1585_p3 ),
    .din3( col_buf_2_val_2_0_fu_1603_p3 ),
    .din4( row_assign_9_0_1_t_reg_2679 ),
    .dout( tmp_56_fu_1658_p5 )
);

hls_sobel_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
hls_sobel_mux_3to1_sel2_8_1_U29(
    .din1( col_buf_2_val_0_0_fu_1567_p3 ),
    .din2( col_buf_2_val_1_0_fu_1585_p3 ),
    .din3( col_buf_2_val_2_0_fu_1603_p3 ),
    .din4( row_assign_9_0_2_t_reg_2686 ),
    .dout( tmp_57_fu_1676_p5 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == exitcond_fu_1038_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) begin
            if (~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) begin
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) begin
                ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
            end
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
            ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_5)) begin
        p_014_0_i_reg_511 <= i_V_reg_2608;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(tmp_4_fu_547_p2 == ap_const_lv1_0))) begin
        p_014_0_i_reg_511 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & (ap_const_lv1_0 == exitcond_fu_1038_p2))) begin
        p_027_0_i_reg_522 <= j_V_fu_1043_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        p_027_0_i_reg_522 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        tmp_2_reg_500 <= ap_const_lv2_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (tmp_4_fu_547_p2 == ap_const_lv1_0))) begin
        tmp_2_reg_500 <= tmp_3_fu_541_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & (ap_const_lv1_0 == exitcond_fu_1038_p2))) begin
        ImagLoc_x_cast_mux_reg_2712 <= ImagLoc_x_cast_mux_fu_1101_p3;
        brmerge1_reg_2706 <= brmerge1_fu_1096_p2;
        brmerge2_reg_2727 <= brmerge2_fu_1136_p2;
        or_cond_i425_i_reg_2702 <= or_cond_i425_i_fu_1090_p2;
        or_cond_i_reg_2740 <= or_cond_i_fu_1141_p2;
        p_p2_i427_i_reg_2717 <= p_p2_i427_i_fu_1123_p3;
        tmp_22_reg_2722 <= tmp_22_fu_1131_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        ap_reg_ppstg_brmerge2_reg_2727_pp0_it1 <= brmerge2_reg_2727;
        ap_reg_ppstg_exitcond_reg_2693_pp0_it1 <= exitcond_reg_2693;
        ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1 <= or_cond_i425_i_reg_2702;
        ap_reg_ppstg_or_cond_i_reg_2740_pp0_it1 <= or_cond_i_reg_2740;
        exitcond_reg_2693 <= exitcond_fu_1038_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) begin
        ap_reg_ppstg_exitcond_reg_2693_pp0_it2 <= ap_reg_ppstg_exitcond_reg_2693_pp0_it1;
        ap_reg_ppstg_or_cond_i_reg_2740_pp0_it2 <= ap_reg_ppstg_or_cond_i_reg_2740_pp0_it1;
        ap_reg_ppstg_or_cond_i_reg_2740_pp0_it3 <= ap_reg_ppstg_or_cond_i_reg_2740_pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & (ap_const_lv1_0 == exitcond_reg_2693))) begin
        col_assign_2_0_t_reg_2750 <= col_assign_2_0_t_fu_1203_p2;
        k_buf_0_val_3_addr_reg_2744 <= tmp_28_fu_1190_p1;
        k_buf_0_val_4_addr_reg_2763 <= tmp_28_fu_1190_p1;
        k_buf_0_val_5_addr_reg_2769 <= tmp_28_fu_1190_p1;
        k_buf_1_val_3_addr_reg_2775 <= tmp_28_fu_1190_p1;
        k_buf_1_val_4_addr_reg_2781 <= tmp_28_fu_1190_p1;
        k_buf_1_val_5_addr_reg_2787 <= tmp_28_fu_1190_p1;
        k_buf_2_val_3_addr_reg_2793 <= tmp_28_fu_1190_p1;
        k_buf_2_val_4_addr_reg_2799 <= tmp_28_fu_1190_p1;
        k_buf_2_val_5_addr_reg_2805 <= tmp_28_fu_1190_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        i_V_reg_2608 <= i_V_fu_639_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond1_fu_634_p2))) begin
        icmp_reg_2622 <= icmp_fu_665_p2;
        tmp_10_reg_2627 <= tmp_10_fu_671_p2;
        tmp_11_reg_2639 <= tmp_11_fu_688_p2;
        tmp_126_0_1_reg_2631 <= tmp_126_0_1_fu_676_p2;
        tmp_126_0_2_reg_2635 <= tmp_126_0_2_fu_682_p2;
        tmp_19_reg_2652 <= tmp_19_fu_923_p3;
        tmp_24_reg_2657 <= tmp_24_fu_966_p3;
        tmp_27_reg_2662 <= tmp_27_fu_1009_p3;
        tmp_6_reg_2613 <= tmp_6_fu_645_p2;
        ult_reg_2617 <= ult_fu_650_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2740_pp0_it2))) begin
        isneg_1_reg_2886 <= p_Val2_23_fu_1930_p2[ap_const_lv32_A];
        isneg_2_reg_2907 <= p_Val2_s_fu_2068_p2[ap_const_lv32_A];
        isneg_reg_2865 <= p_Val2_20_fu_1792_p2[ap_const_lv32_A];
        not_i_i_i1_reg_2902 <= not_i_i_i1_fu_1964_p2;
        not_i_i_i2_reg_2923 <= not_i_i_i2_fu_2102_p2;
        not_i_i_i_reg_2881 <= not_i_i_i_fu_1826_p2;
        p_Val2_21_reg_2870 <= p_Val2_21_fu_1806_p1;
        p_Val2_24_reg_2891 <= p_Val2_24_fu_1944_p1;
        p_Val2_26_reg_2912 <= p_Val2_26_fu_2082_p1;
        tmp_i_i1_reg_2896 <= tmp_i_i1_fu_1958_p2;
        tmp_i_i2_81_reg_2917 <= tmp_i_i2_81_fu_2096_p2;
        tmp_i_i_reg_2875 <= tmp_i_i_fu_1820_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        rev_reg_2667 <= rev_fu_1017_p2;
        row_assign_9_0_1_t_reg_2679 <= row_assign_9_0_1_t_fu_1026_p2;
        row_assign_9_0_2_t_reg_2686 <= row_assign_9_0_2_t_fu_1030_p2;
        row_assign_9_reg_2672 <= row_assign_9_fu_1022_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_2622) & ~(ap_const_lv1_0 == tmp_6_reg_2613) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        right_border_buf_0_val_0_1_1_fu_240 <= right_border_buf_0_val_0_1_fu_236;
        right_border_buf_0_val_0_1_fu_236 <= col_buf_0_val_0_0_fu_1246_p3;
        right_border_buf_0_val_1_1_1_fu_252 <= right_border_buf_0_val_1_1_fu_248;
        right_border_buf_0_val_1_1_fu_248 <= col_buf_0_val_1_0_fu_1264_p3;
        right_border_buf_0_val_2_1_1_fu_264 <= right_border_buf_0_val_2_1_fu_260;
        right_border_buf_0_val_2_1_fu_260 <= col_buf_0_val_2_0_fu_1282_p3;
        right_border_buf_1_val_0_1_1_fu_276 <= right_border_buf_1_val_0_1_fu_272;
        right_border_buf_1_val_0_1_fu_272 <= col_buf_1_val_0_0_fu_1411_p3;
        right_border_buf_1_val_1_1_1_fu_288 <= right_border_buf_1_val_1_1_fu_284;
        right_border_buf_1_val_1_1_fu_284 <= col_buf_1_val_1_0_fu_1429_p3;
        right_border_buf_1_val_2_1_1_fu_300 <= right_border_buf_1_val_2_1_fu_296;
        right_border_buf_1_val_2_1_fu_296 <= col_buf_1_val_2_0_fu_1447_p3;
        right_border_buf_2_val_0_1_1_fu_304 <= col_buf_2_val_0_0_fu_1567_p3;
        right_border_buf_2_val_0_1_fu_292 <= right_border_buf_2_val_0_1_1_fu_304;
        right_border_buf_2_val_1_1_1_fu_280 <= col_buf_2_val_1_0_fu_1585_p3;
        right_border_buf_2_val_1_1_fu_268 <= right_border_buf_2_val_1_1_1_fu_280;
        right_border_buf_2_val_2_1_1_fu_256 <= col_buf_2_val_2_0_fu_1603_p3;
        right_border_buf_2_val_2_1_fu_244 <= right_border_buf_2_val_2_1_1_fu_256;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        src_kernel_win_0_val_0_0_reg_2811 <= src_kernel_win_0_val_0_0_fu_1339_p3;
        src_kernel_win_0_val_1_0_reg_2817 <= src_kernel_win_0_val_1_0_fu_1357_p3;
        src_kernel_win_0_val_2_0_reg_2823 <= src_kernel_win_0_val_2_0_fu_1375_p3;
        src_kernel_win_1_val_0_0_reg_2829 <= src_kernel_win_1_val_0_0_fu_1504_p3;
        src_kernel_win_1_val_1_0_reg_2835 <= src_kernel_win_1_val_1_0_fu_1522_p3;
        src_kernel_win_1_val_2_0_reg_2841 <= src_kernel_win_1_val_2_0_fu_1540_p3;
        src_kernel_win_2_val_0_0_reg_2847 <= src_kernel_win_2_val_0_0_fu_1651_p3;
        src_kernel_win_2_val_1_0_reg_2853 <= src_kernel_win_2_val_1_0_fu_1669_p3;
        src_kernel_win_2_val_2_0_reg_2859 <= src_kernel_win_2_val_2_0_fu_1687_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it2))) begin
        src_kernel_win_0_val_0_1_1_fu_168 <= src_kernel_win_0_val_0_1_fu_164;
        src_kernel_win_0_val_0_1_fu_164 <= src_kernel_win_0_val_0_0_reg_2811;
        src_kernel_win_0_val_1_1_1_fu_176 <= src_kernel_win_0_val_1_1_fu_172;
        src_kernel_win_0_val_1_1_fu_172 <= src_kernel_win_0_val_1_0_reg_2817;
        src_kernel_win_0_val_2_1_1_fu_184 <= src_kernel_win_0_val_2_1_fu_180;
        src_kernel_win_0_val_2_1_fu_180 <= src_kernel_win_0_val_2_0_reg_2823;
        src_kernel_win_1_val_0_1_1_fu_192 <= src_kernel_win_1_val_0_1_fu_188;
        src_kernel_win_1_val_0_1_fu_188 <= src_kernel_win_1_val_0_0_reg_2829;
        src_kernel_win_1_val_1_1_1_fu_200 <= src_kernel_win_1_val_1_1_fu_196;
        src_kernel_win_1_val_1_1_fu_196 <= src_kernel_win_1_val_1_0_reg_2835;
        src_kernel_win_1_val_2_1_1_fu_208 <= src_kernel_win_1_val_2_1_fu_204;
        src_kernel_win_1_val_2_1_fu_204 <= src_kernel_win_1_val_2_0_reg_2841;
        src_kernel_win_2_val_0_1_1_fu_216 <= src_kernel_win_2_val_0_1_fu_212;
        src_kernel_win_2_val_0_1_fu_212 <= src_kernel_win_2_val_0_0_reg_2847;
        src_kernel_win_2_val_1_1_1_fu_224 <= src_kernel_win_2_val_1_1_fu_220;
        src_kernel_win_2_val_1_1_fu_220 <= src_kernel_win_2_val_1_0_reg_2853;
        src_kernel_win_2_val_2_1_1_fu_232 <= src_kernel_win_2_val_2_1_fu_228;
        src_kernel_win_2_val_2_1_fu_228 <= src_kernel_win_2_val_2_0_reg_2859;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st3_fsm_2 or exitcond1_fu_634_p2) begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == exitcond1_fu_634_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st3_fsm_2 or exitcond1_fu_634_p2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == exitcond1_fu_634_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_154) begin
    if (ap_sig_bdd_154) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_4 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_425) begin
    if (ap_sig_bdd_425) begin
        ap_sig_cseq_ST_st10_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_5 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_24) begin
    if (ap_sig_bdd_24) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_75) begin
    if (ap_sig_bdd_75) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_107) begin
    if (ap_sig_bdd_107) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_139) begin
    if (ap_sig_bdd_139) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_188 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_206 or ap_reg_ppiten_pp0_it4) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        k_buf_0_val_3_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_3_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_6_reg_2613 or icmp_reg_2622 or tmp_126_0_2_reg_2635 or ap_reg_ppstg_exitcond_reg_2693_pp0_it1 or ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1 or ap_sig_bdd_188 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_206 or ap_reg_ppiten_pp0_it4) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_2622) & ~(ap_const_lv1_0 == tmp_6_reg_2613) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & (ap_const_lv1_0 == icmp_reg_2622) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == tmp_126_0_2_reg_2635)))) begin
        k_buf_0_val_3_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_3_ce1 = ap_const_logic_0;
    end
end

always @ (tmp_6_reg_2613 or icmp_reg_2622 or tmp_126_0_2_reg_2635 or ap_reg_ppstg_exitcond_reg_2693_pp0_it1 or ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1 or ap_sig_bdd_188 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_206 or ap_reg_ppiten_pp0_it4) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_2622) & ~(ap_const_lv1_0 == tmp_6_reg_2613) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & (ap_const_lv1_0 == icmp_reg_2622) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == tmp_126_0_2_reg_2635)))) begin
        k_buf_0_val_3_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_3_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_188 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_206 or ap_reg_ppiten_pp0_it4) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        k_buf_0_val_4_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_4_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_6_reg_2613 or icmp_reg_2622 or tmp_126_0_1_reg_2631 or ap_reg_ppstg_exitcond_reg_2693_pp0_it1 or ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1 or ap_sig_bdd_188 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_206 or ap_reg_ppiten_pp0_it4) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_2622) & ~(ap_const_lv1_0 == tmp_6_reg_2613) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & (ap_const_lv1_0 == icmp_reg_2622) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == tmp_126_0_1_reg_2631)))) begin
        k_buf_0_val_4_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_4_ce1 = ap_const_logic_0;
    end
end

always @ (p_src_data_stream_0_V_dout or k_buf_0_val_3_q0 or ap_sig_bdd_1596 or ap_sig_bdd_1598 or ap_sig_bdd_1595) begin
    if (ap_sig_bdd_1595) begin
        if (ap_sig_bdd_1598) begin
            k_buf_0_val_4_d1 = k_buf_0_val_3_q0;
        end else if (ap_sig_bdd_1596) begin
            k_buf_0_val_4_d1 = p_src_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_4_d1 = 'bx;
    end
end

always @ (tmp_6_reg_2613 or icmp_reg_2622 or tmp_126_0_1_reg_2631 or ap_reg_ppstg_exitcond_reg_2693_pp0_it1 or ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1 or ap_sig_bdd_188 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_206 or ap_reg_ppiten_pp0_it4) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_2622) & ~(ap_const_lv1_0 == tmp_6_reg_2613) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & (ap_const_lv1_0 == icmp_reg_2622) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == tmp_126_0_1_reg_2631)))) begin
        k_buf_0_val_4_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_4_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_188 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_206 or ap_reg_ppiten_pp0_it4) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        k_buf_0_val_5_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_5_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_6_reg_2613 or icmp_reg_2622 or tmp_10_reg_2627 or ap_reg_ppstg_exitcond_reg_2693_pp0_it1 or ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1 or ap_sig_bdd_188 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_206 or ap_reg_ppiten_pp0_it4) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_2622) & ~(ap_const_lv1_0 == tmp_6_reg_2613) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & (ap_const_lv1_0 == icmp_reg_2622) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == tmp_10_reg_2627)))) begin
        k_buf_0_val_5_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_5_ce1 = ap_const_logic_0;
    end
end

always @ (p_src_data_stream_0_V_dout or k_buf_0_val_4_q0 or ap_sig_bdd_1598 or ap_sig_bdd_1595 or ap_sig_bdd_1601) begin
    if (ap_sig_bdd_1595) begin
        if (ap_sig_bdd_1598) begin
            k_buf_0_val_5_d1 = k_buf_0_val_4_q0;
        end else if (ap_sig_bdd_1601) begin
            k_buf_0_val_5_d1 = p_src_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_5_d1 = 'bx;
    end
end

always @ (tmp_6_reg_2613 or icmp_reg_2622 or tmp_10_reg_2627 or ap_reg_ppstg_exitcond_reg_2693_pp0_it1 or ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1 or ap_sig_bdd_188 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_206 or ap_reg_ppiten_pp0_it4) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_2622) & ~(ap_const_lv1_0 == tmp_6_reg_2613) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & (ap_const_lv1_0 == icmp_reg_2622) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == tmp_10_reg_2627)))) begin
        k_buf_0_val_5_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_5_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_188 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_206 or ap_reg_ppiten_pp0_it4) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        k_buf_1_val_3_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_3_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_6_reg_2613 or icmp_reg_2622 or tmp_126_0_2_reg_2635 or ap_reg_ppstg_exitcond_reg_2693_pp0_it1 or ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1 or ap_sig_bdd_188 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_206 or ap_reg_ppiten_pp0_it4) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_2622) & ~(ap_const_lv1_0 == tmp_6_reg_2613) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & (ap_const_lv1_0 == icmp_reg_2622) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == tmp_126_0_2_reg_2635)))) begin
        k_buf_1_val_3_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_3_ce1 = ap_const_logic_0;
    end
end

always @ (tmp_6_reg_2613 or icmp_reg_2622 or tmp_126_0_2_reg_2635 or ap_reg_ppstg_exitcond_reg_2693_pp0_it1 or ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1 or ap_sig_bdd_188 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_206 or ap_reg_ppiten_pp0_it4) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_2622) & ~(ap_const_lv1_0 == tmp_6_reg_2613) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & (ap_const_lv1_0 == icmp_reg_2622) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == tmp_126_0_2_reg_2635)))) begin
        k_buf_1_val_3_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_3_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_188 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_206 or ap_reg_ppiten_pp0_it4) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        k_buf_1_val_4_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_4_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_6_reg_2613 or icmp_reg_2622 or tmp_126_0_1_reg_2631 or ap_reg_ppstg_exitcond_reg_2693_pp0_it1 or ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1 or ap_sig_bdd_188 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_206 or ap_reg_ppiten_pp0_it4) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_2622) & ~(ap_const_lv1_0 == tmp_6_reg_2613) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & (ap_const_lv1_0 == icmp_reg_2622) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == tmp_126_0_1_reg_2631)))) begin
        k_buf_1_val_4_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_4_ce1 = ap_const_logic_0;
    end
end

always @ (p_src_data_stream_1_V_dout or k_buf_1_val_3_q0 or ap_sig_bdd_1596 or ap_sig_bdd_1598 or ap_sig_bdd_1595) begin
    if (ap_sig_bdd_1595) begin
        if (ap_sig_bdd_1598) begin
            k_buf_1_val_4_d1 = k_buf_1_val_3_q0;
        end else if (ap_sig_bdd_1596) begin
            k_buf_1_val_4_d1 = p_src_data_stream_1_V_dout;
        end else begin
            k_buf_1_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_1_val_4_d1 = 'bx;
    end
end

always @ (tmp_6_reg_2613 or icmp_reg_2622 or tmp_126_0_1_reg_2631 or ap_reg_ppstg_exitcond_reg_2693_pp0_it1 or ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1 or ap_sig_bdd_188 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_206 or ap_reg_ppiten_pp0_it4) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_2622) & ~(ap_const_lv1_0 == tmp_6_reg_2613) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & (ap_const_lv1_0 == icmp_reg_2622) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == tmp_126_0_1_reg_2631)))) begin
        k_buf_1_val_4_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_4_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_188 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_206 or ap_reg_ppiten_pp0_it4) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        k_buf_1_val_5_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_5_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_6_reg_2613 or icmp_reg_2622 or tmp_10_reg_2627 or ap_reg_ppstg_exitcond_reg_2693_pp0_it1 or ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1 or ap_sig_bdd_188 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_206 or ap_reg_ppiten_pp0_it4) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_2622) & ~(ap_const_lv1_0 == tmp_6_reg_2613) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & (ap_const_lv1_0 == icmp_reg_2622) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == tmp_10_reg_2627)))) begin
        k_buf_1_val_5_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_5_ce1 = ap_const_logic_0;
    end
end

always @ (p_src_data_stream_1_V_dout or k_buf_1_val_4_q0 or ap_sig_bdd_1598 or ap_sig_bdd_1595 or ap_sig_bdd_1601) begin
    if (ap_sig_bdd_1595) begin
        if (ap_sig_bdd_1598) begin
            k_buf_1_val_5_d1 = k_buf_1_val_4_q0;
        end else if (ap_sig_bdd_1601) begin
            k_buf_1_val_5_d1 = p_src_data_stream_1_V_dout;
        end else begin
            k_buf_1_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_1_val_5_d1 = 'bx;
    end
end

always @ (tmp_6_reg_2613 or icmp_reg_2622 or tmp_10_reg_2627 or ap_reg_ppstg_exitcond_reg_2693_pp0_it1 or ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1 or ap_sig_bdd_188 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_206 or ap_reg_ppiten_pp0_it4) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_2622) & ~(ap_const_lv1_0 == tmp_6_reg_2613) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & (ap_const_lv1_0 == icmp_reg_2622) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == tmp_10_reg_2627)))) begin
        k_buf_1_val_5_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_5_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_188 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_206 or ap_reg_ppiten_pp0_it4) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        k_buf_2_val_3_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_3_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_6_reg_2613 or icmp_reg_2622 or tmp_126_0_2_reg_2635 or ap_reg_ppstg_exitcond_reg_2693_pp0_it1 or ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1 or ap_sig_bdd_188 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_206 or ap_reg_ppiten_pp0_it4) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_2622) & ~(ap_const_lv1_0 == tmp_6_reg_2613) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & (ap_const_lv1_0 == icmp_reg_2622) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == tmp_126_0_2_reg_2635)))) begin
        k_buf_2_val_3_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_3_ce1 = ap_const_logic_0;
    end
end

always @ (tmp_6_reg_2613 or icmp_reg_2622 or tmp_126_0_2_reg_2635 or ap_reg_ppstg_exitcond_reg_2693_pp0_it1 or ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1 or ap_sig_bdd_188 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_206 or ap_reg_ppiten_pp0_it4) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_2622) & ~(ap_const_lv1_0 == tmp_6_reg_2613) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & (ap_const_lv1_0 == icmp_reg_2622) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == tmp_126_0_2_reg_2635)))) begin
        k_buf_2_val_3_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_3_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_188 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_206 or ap_reg_ppiten_pp0_it4) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        k_buf_2_val_4_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_4_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_6_reg_2613 or icmp_reg_2622 or tmp_126_0_1_reg_2631 or ap_reg_ppstg_exitcond_reg_2693_pp0_it1 or ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1 or ap_sig_bdd_188 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_206 or ap_reg_ppiten_pp0_it4) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_2622) & ~(ap_const_lv1_0 == tmp_6_reg_2613) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & (ap_const_lv1_0 == icmp_reg_2622) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == tmp_126_0_1_reg_2631)))) begin
        k_buf_2_val_4_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_4_ce1 = ap_const_logic_0;
    end
end

always @ (p_src_data_stream_2_V_dout or k_buf_2_val_3_q0 or ap_sig_bdd_1596 or ap_sig_bdd_1598 or ap_sig_bdd_1595) begin
    if (ap_sig_bdd_1595) begin
        if (ap_sig_bdd_1598) begin
            k_buf_2_val_4_d1 = k_buf_2_val_3_q0;
        end else if (ap_sig_bdd_1596) begin
            k_buf_2_val_4_d1 = p_src_data_stream_2_V_dout;
        end else begin
            k_buf_2_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_2_val_4_d1 = 'bx;
    end
end

always @ (tmp_6_reg_2613 or icmp_reg_2622 or tmp_126_0_1_reg_2631 or ap_reg_ppstg_exitcond_reg_2693_pp0_it1 or ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1 or ap_sig_bdd_188 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_206 or ap_reg_ppiten_pp0_it4) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_2622) & ~(ap_const_lv1_0 == tmp_6_reg_2613) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & (ap_const_lv1_0 == icmp_reg_2622) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == tmp_126_0_1_reg_2631)))) begin
        k_buf_2_val_4_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_4_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_4 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_188 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_206 or ap_reg_ppiten_pp0_it4) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        k_buf_2_val_5_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_5_ce0 = ap_const_logic_0;
    end
end

always @ (tmp_6_reg_2613 or icmp_reg_2622 or tmp_10_reg_2627 or ap_reg_ppstg_exitcond_reg_2693_pp0_it1 or ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1 or ap_sig_bdd_188 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_206 or ap_reg_ppiten_pp0_it4) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_2622) & ~(ap_const_lv1_0 == tmp_6_reg_2613) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & (ap_const_lv1_0 == icmp_reg_2622) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == tmp_10_reg_2627)))) begin
        k_buf_2_val_5_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_5_ce1 = ap_const_logic_0;
    end
end

always @ (p_src_data_stream_2_V_dout or k_buf_2_val_4_q0 or ap_sig_bdd_1598 or ap_sig_bdd_1595 or ap_sig_bdd_1601) begin
    if (ap_sig_bdd_1595) begin
        if (ap_sig_bdd_1598) begin
            k_buf_2_val_5_d1 = k_buf_2_val_4_q0;
        end else if (ap_sig_bdd_1601) begin
            k_buf_2_val_5_d1 = p_src_data_stream_2_V_dout;
        end else begin
            k_buf_2_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_2_val_5_d1 = 'bx;
    end
end

always @ (tmp_6_reg_2613 or icmp_reg_2622 or tmp_10_reg_2627 or ap_reg_ppstg_exitcond_reg_2693_pp0_it1 or ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1 or ap_sig_bdd_188 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_206 or ap_reg_ppiten_pp0_it4) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_2622) & ~(ap_const_lv1_0 == tmp_6_reg_2613) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & (ap_const_lv1_0 == icmp_reg_2622) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_lv1_0 == tmp_10_reg_2627)))) begin
        k_buf_2_val_5_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_5_we1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_188 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_or_cond_i_reg_2740_pp0_it3 or ap_sig_bdd_206 or ap_reg_ppiten_pp0_it4) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2740_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        p_dst_data_stream_0_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_0_V_write = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_188 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_or_cond_i_reg_2740_pp0_it3 or ap_sig_bdd_206 or ap_reg_ppiten_pp0_it4) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2740_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        p_dst_data_stream_1_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_1_V_write = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_188 or ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_or_cond_i_reg_2740_pp0_it3 or ap_sig_bdd_206 or ap_reg_ppiten_pp0_it4) begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2740_pp0_it3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))))) begin
        p_dst_data_stream_2_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_2_V_write = ap_const_logic_0;
    end
end

always @ (tmp_6_reg_2613 or icmp_reg_2622 or ap_reg_ppstg_exitcond_reg_2693_pp0_it1 or ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1 or ap_sig_bdd_188 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_206 or ap_reg_ppiten_pp0_it4) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & (ap_const_lv1_0 == icmp_reg_2622) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_2622) & ~(ap_const_lv1_0 == tmp_6_reg_2613) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))))) begin
        p_src_data_stream_0_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_0_V_read = ap_const_logic_0;
    end
end

always @ (tmp_6_reg_2613 or icmp_reg_2622 or ap_reg_ppstg_exitcond_reg_2693_pp0_it1 or ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1 or ap_sig_bdd_188 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_206 or ap_reg_ppiten_pp0_it4) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & (ap_const_lv1_0 == icmp_reg_2622) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_2622) & ~(ap_const_lv1_0 == tmp_6_reg_2613) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))))) begin
        p_src_data_stream_1_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_1_V_read = ap_const_logic_0;
    end
end

always @ (tmp_6_reg_2613 or icmp_reg_2622 or ap_reg_ppstg_exitcond_reg_2693_pp0_it1 or ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1 or ap_sig_bdd_188 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_206 or ap_reg_ppiten_pp0_it4) begin
    if ((((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & (ap_const_lv1_0 == icmp_reg_2622) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_2622) & ~(ap_const_lv1_0 == tmp_6_reg_2613) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4)))))) begin
        p_src_data_stream_2_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_2_V_read = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or tmp_4_fu_547_p2 or exitcond1_fu_634_p2 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_188 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_206 or ap_reg_ppiten_pp0_it4) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(tmp_4_fu_547_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            if (~(ap_const_lv1_0 == exitcond1_fu_634_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st4_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_4;
        end
        ap_ST_pp0_stg0_fsm_4 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_4;
            end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_188 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) | (ap_sig_bdd_206 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it4))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it3)))) begin
                ap_NS_fsm = ap_ST_st10_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_4;
            end
        end
        ap_ST_st10_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign ImagLoc_x_cast_mux_cast_fu_1146_p1 = ImagLoc_x_cast_mux_reg_2712;

assign ImagLoc_x_cast_mux_fu_1101_p3 = ((or_cond_i425_i_fu_1090_p2[0:0] === 1'b1) ? ImagLoc_x_fu_1065_p2 : ap_const_lv12_0);

assign ImagLoc_x_fu_1065_p2 = ($signed(ap_const_lv12_FFF) + $signed(tmp_17_cast_cast_fu_1034_p1));

assign OP1_V_0_0_cast_fu_1703_p1 = src_kernel_win_0_val_2_1_1_fu_184;

assign OP1_V_0_2_cast_fu_1753_p1 = src_kernel_win_0_val_0_1_1_fu_168;

assign OP1_V_1_0_cast_fu_1841_p1 = src_kernel_win_1_val_2_1_1_fu_208;

assign OP1_V_1_2_cast_fu_1891_p1 = src_kernel_win_1_val_0_1_1_fu_192;

assign OP1_V_2_0_cast_fu_1979_p1 = src_kernel_win_2_val_2_1_1_fu_232;

assign OP1_V_2_2_cast_fu_2029_p1 = src_kernel_win_2_val_0_1_1_fu_216;


always @ (ap_CS_fsm) begin
    ap_sig_bdd_107 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_139 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_154 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end


always @ (ap_reg_ppstg_exitcond_reg_2693_pp0_it1 or ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1 or ap_reg_ppiten_pp0_it2) begin
    ap_sig_bdd_1595 = ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2));
end


always @ (icmp_reg_2622 or tmp_126_0_1_reg_2631) begin
    ap_sig_bdd_1596 = ((ap_const_lv1_0 == icmp_reg_2622) & ~(ap_const_lv1_0 == tmp_126_0_1_reg_2631));
end


always @ (tmp_6_reg_2613 or icmp_reg_2622) begin
    ap_sig_bdd_1598 = (~(ap_const_lv1_0 == icmp_reg_2622) & ~(ap_const_lv1_0 == tmp_6_reg_2613));
end


always @ (icmp_reg_2622 or tmp_10_reg_2627) begin
    ap_sig_bdd_1601 = ((ap_const_lv1_0 == icmp_reg_2622) & ~(ap_const_lv1_0 == tmp_10_reg_2627));
end


always @ (p_src_data_stream_0_V_empty_n or p_src_data_stream_1_V_empty_n or p_src_data_stream_2_V_empty_n or tmp_6_reg_2613 or icmp_reg_2622 or ap_reg_ppstg_exitcond_reg_2693_pp0_it1 or ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) begin
    ap_sig_bdd_188 = (((p_src_data_stream_0_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & (ap_const_lv1_0 == icmp_reg_2622)) | ((p_src_data_stream_0_V_empty_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_2622) & ~(ap_const_lv1_0 == tmp_6_reg_2613)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & (ap_const_lv1_0 == icmp_reg_2622) & (p_src_data_stream_1_V_empty_n == ap_const_logic_0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_2622) & ~(ap_const_lv1_0 == tmp_6_reg_2613) & (p_src_data_stream_1_V_empty_n == ap_const_logic_0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & (ap_const_lv1_0 == icmp_reg_2622) & (p_src_data_stream_2_V_empty_n == ap_const_logic_0)) | ((ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_2693_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i425_i_reg_2702_pp0_it1) & ~(ap_const_lv1_0 == icmp_reg_2622) & ~(ap_const_lv1_0 == tmp_6_reg_2613) & (p_src_data_stream_2_V_empty_n == ap_const_logic_0)));
end


always @ (p_dst_data_stream_0_V_full_n or p_dst_data_stream_1_V_full_n or p_dst_data_stream_2_V_full_n or ap_reg_ppstg_or_cond_i_reg_2740_pp0_it3) begin
    ap_sig_bdd_206 = (((p_dst_data_stream_0_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2740_pp0_it3)) | (~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2740_pp0_it3) & (p_dst_data_stream_1_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_or_cond_i_reg_2740_pp0_it3) & (p_dst_data_stream_2_V_full_n == ap_const_logic_0)));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_24 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_425 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_75 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

assign brmerge1_fu_1096_p2 = (or_cond_i425_i_fu_1090_p2 | tmp_71_2_fu_592_p2);

assign brmerge2_fu_1136_p2 = (rev_reg_2667 | tmp_20_fu_1085_p2);

assign brmerge3_fu_931_p2 = (or_cond_i_i_0_1_fu_783_p2 | tmp_s_fu_574_p2);

assign brmerge4_fu_974_p2 = (or_cond_i_i_0_2_fu_848_p2 | tmp_s_fu_574_p2);

assign brmerge_fu_888_p2 = (or_cond_i_i_fu_718_p2 | tmp_s_fu_574_p2);

assign col_assign_2_0_t_fu_1203_p2 = (tmp_13_fu_624_p2 - tmp_87_fu_1186_p1);

assign col_buf_0_val_0_0_fu_1246_p3 = ((ap_reg_ppstg_brmerge2_reg_2727_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_3_q0 : tmp_29_fu_1235_p5);

assign col_buf_0_val_1_0_fu_1264_p3 = ((ap_reg_ppstg_brmerge2_reg_2727_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_4_q0 : tmp_30_fu_1253_p5);

assign col_buf_0_val_2_0_fu_1282_p3 = ((ap_reg_ppstg_brmerge2_reg_2727_pp0_it1[0:0] === 1'b1) ? k_buf_0_val_5_q0 : tmp_31_fu_1271_p5);

assign col_buf_1_val_0_0_fu_1411_p3 = ((ap_reg_ppstg_brmerge2_reg_2727_pp0_it1[0:0] === 1'b1) ? k_buf_1_val_3_q0 : tmp_38_fu_1400_p5);

assign col_buf_1_val_1_0_fu_1429_p3 = ((ap_reg_ppstg_brmerge2_reg_2727_pp0_it1[0:0] === 1'b1) ? k_buf_1_val_4_q0 : tmp_39_fu_1418_p5);

assign col_buf_1_val_2_0_fu_1447_p3 = ((ap_reg_ppstg_brmerge2_reg_2727_pp0_it1[0:0] === 1'b1) ? k_buf_1_val_5_q0 : tmp_40_fu_1436_p5);

assign col_buf_2_val_0_0_fu_1567_p3 = ((ap_reg_ppstg_brmerge2_reg_2727_pp0_it1[0:0] === 1'b1) ? k_buf_2_val_3_q0 : tmp_48_fu_1556_p5);

assign col_buf_2_val_1_0_fu_1585_p3 = ((ap_reg_ppstg_brmerge2_reg_2727_pp0_it1[0:0] === 1'b1) ? k_buf_2_val_4_q0 : tmp_52_fu_1574_p5);

assign col_buf_2_val_2_0_fu_1603_p3 = ((ap_reg_ppstg_brmerge2_reg_2727_pp0_it1[0:0] === 1'b1) ? k_buf_2_val_5_q0 : tmp_54_fu_1592_p5);

assign exitcond1_fu_634_p2 = (p_014_0_i_reg_511 == tmp_8_fu_619_p2? 1'b1: 1'b0);

assign exitcond_fu_1038_p2 = (p_027_0_i_reg_522 == tmp_7_fu_614_p2? 1'b1: 1'b0);

assign i_V_fu_639_p2 = (p_014_0_i_reg_511 + ap_const_lv11_1);

assign icmp1_fu_1059_p2 = (tmp_84_fu_1049_p4 != ap_const_lv10_0? 1'b1: 1'b0);

assign icmp_fu_665_p2 = (tmp_37_fu_655_p4 != ap_const_lv10_0? 1'b1: 1'b0);

assign isneg_1_fu_1936_p3 = p_Val2_23_fu_1930_p2[ap_const_lv32_A];

assign isneg_2_fu_2074_p3 = p_Val2_s_fu_2068_p2[ap_const_lv32_A];

assign isneg_fu_1798_p3 = p_Val2_20_fu_1792_p2[ap_const_lv32_A];

assign j_V_fu_1043_p2 = (p_027_0_i_reg_522 + ap_const_lv11_1);

assign k_buf_0_val_3_address0 = tmp_28_fu_1190_p1;

assign k_buf_0_val_3_address1 = k_buf_0_val_3_addr_reg_2744;

assign k_buf_0_val_3_d1 = p_src_data_stream_0_V_dout;

assign k_buf_0_val_4_address0 = tmp_28_fu_1190_p1;

assign k_buf_0_val_4_address1 = k_buf_0_val_4_addr_reg_2763;

assign k_buf_0_val_5_address0 = tmp_28_fu_1190_p1;

assign k_buf_0_val_5_address1 = k_buf_0_val_5_addr_reg_2769;

assign k_buf_1_val_3_address0 = tmp_28_fu_1190_p1;

assign k_buf_1_val_3_address1 = k_buf_1_val_3_addr_reg_2775;

assign k_buf_1_val_3_d1 = p_src_data_stream_1_V_dout;

assign k_buf_1_val_4_address0 = tmp_28_fu_1190_p1;

assign k_buf_1_val_4_address1 = k_buf_1_val_4_addr_reg_2781;

assign k_buf_1_val_5_address0 = tmp_28_fu_1190_p1;

assign k_buf_1_val_5_address1 = k_buf_1_val_5_addr_reg_2787;

assign k_buf_2_val_3_address0 = tmp_28_fu_1190_p1;

assign k_buf_2_val_3_address1 = k_buf_2_val_3_addr_reg_2793;

assign k_buf_2_val_3_d1 = p_src_data_stream_2_V_dout;

assign k_buf_2_val_4_address0 = tmp_28_fu_1190_p1;

assign k_buf_2_val_4_address1 = k_buf_2_val_4_addr_reg_2799;

assign k_buf_2_val_5_address0 = tmp_28_fu_1190_p1;

assign k_buf_2_val_5_address1 = k_buf_2_val_5_addr_reg_2805;

assign not_i_i_i1_fu_1964_p2 = (tmp_47_fu_1948_p4 != ap_const_lv3_0? 1'b1: 1'b0);

assign not_i_i_i2_fu_2102_p2 = (tmp_58_fu_2086_p4 != ap_const_lv3_0? 1'b1: 1'b0);

assign not_i_i_i_fu_1826_p2 = (tmp_35_fu_1810_p4 != ap_const_lv3_0? 1'b1: 1'b0);

assign not_tmp_s_fu_565_p2 = (p_src_rows_V_read != ap_const_lv11_1? 1'b1: 1'b0);

assign or_cond_i425_i_fu_1090_p2 = (tmp_20_fu_1085_p2 & rev3_fu_1079_p2);

assign or_cond_i_fu_1141_p2 = (icmp_reg_2622 & icmp1_fu_1059_p2);

assign or_cond_i_i_0_1_fu_783_p2 = (tmp_152_0_1_fu_778_p2 & rev1_fu_772_p2);

assign or_cond_i_i_0_2_fu_848_p2 = (tmp_152_0_2_fu_843_p2 & rev2_fu_837_p2);

assign or_cond_i_i_fu_718_p2 = (tmp_14_fu_713_p2 & rev6_fu_707_p2);

assign overflow_3_fu_2240_p2 = (not_i_i_i1_reg_2902 & tmp_i_i1_reg_2896);

assign overflow_4_fu_2264_p2 = (not_i_i_i2_reg_2923 & tmp_i_i2_81_reg_2917);

assign overflow_fu_2216_p2 = (not_i_i_i_reg_2881 & tmp_i_i_reg_2875);

assign p_Val2_0_1_2_fu_1742_p3 = {{src_kernel_win_0_val_1_0_reg_2817}, {ap_const_lv1_0}};

assign p_Val2_0_1_fu_1732_p2 = (ap_const_lv10_0 - p_shl_cast_fu_1728_p1);

assign p_Val2_0_2_fu_1757_p2 = (ap_const_lv9_0 - OP1_V_0_2_cast_fu_1753_p1);

assign p_Val2_1_1_2_fu_1880_p3 = {{src_kernel_win_1_val_1_0_reg_2835}, {ap_const_lv1_0}};

assign p_Val2_1_1_fu_1870_p2 = (ap_const_lv10_0 - p_shl1_cast_fu_1866_p1);

assign p_Val2_1_2_fu_1895_p2 = (ap_const_lv9_0 - OP1_V_1_2_cast_fu_1891_p1);

assign p_Val2_20_fu_1792_p2 = (tmp49_fu_1770_p2 + tmp51_fu_1786_p2);

assign p_Val2_21_fu_1806_p1 = p_Val2_20_fu_1792_p2[7:0];

assign p_Val2_23_fu_1930_p2 = (tmp60_fu_1908_p2 + tmp62_fu_1924_p2);

assign p_Val2_24_fu_1944_p1 = p_Val2_23_fu_1930_p2[7:0];

assign p_Val2_26_fu_2082_p1 = p_Val2_s_fu_2068_p2[7:0];

assign p_Val2_2_1_2_fu_2018_p3 = {{src_kernel_win_2_val_1_0_reg_2853}, {ap_const_lv1_0}};

assign p_Val2_2_1_fu_2008_p2 = (ap_const_lv10_0 - p_shl2_cast_fu_2004_p1);

assign p_Val2_2_2_fu_2033_p2 = (ap_const_lv9_0 - OP1_V_2_2_cast_fu_2029_p1);

assign p_Val2_9_0_0_2_cast_cast_fu_1716_p1 = $signed(p_Val2_9_0_0_2_fu_1710_p2);

assign p_Val2_9_0_0_2_fu_1710_p2 = (tmp_170_0_0_2_cast_fu_1707_p1 - OP1_V_0_0_cast_fu_1703_p1);

assign p_Val2_9_1_0_2_cast_cast_fu_1854_p1 = $signed(p_Val2_9_1_0_2_fu_1848_p2);

assign p_Val2_9_1_0_2_fu_1848_p2 = (tmp_170_1_0_2_cast_fu_1845_p1 - OP1_V_1_0_cast_fu_1841_p1);

assign p_Val2_9_2_0_2_cast_cast_fu_1992_p1 = $signed(p_Val2_9_2_0_2_fu_1986_p2);

assign p_Val2_9_2_0_2_fu_1986_p2 = (tmp_170_2_0_2_cast_fu_1983_p1 - OP1_V_2_0_cast_fu_1979_p1);

assign p_Val2_s_fu_2068_p2 = (tmp71_fu_2046_p2 + tmp73_fu_2062_p2);

assign p_anchor_2_1_cast_cast_fu_570_p1 = not_tmp_s_fu_565_p2;

assign p_assign_1_fu_1117_p2 = (ap_const_lv12_1 - tmp_17_cast_cast_fu_1034_p1);

assign p_assign_2_fu_1152_p2 = ($signed(tmp_75_2_cast_fu_610_p1) - $signed(p_p2_i427_i_cast_fu_1149_p1));

assign p_assign_6_0_1_fu_758_p2 = ($signed(ap_const_lv12_FFE) + $signed(tmp_11_cast_cast_fu_630_p1));

assign p_assign_6_0_2_fu_823_p2 = ($signed(ap_const_lv12_FFD) + $signed(tmp_11_cast_cast_fu_630_p1));

assign p_assign_7_0_1_fu_797_p2 = (ap_const_lv12_2 - tmp_11_cast_cast_fu_630_p1);

assign p_assign_7_0_2_fu_862_p2 = (ap_const_lv12_3 - tmp_11_cast_cast_fu_630_p1);

assign p_assign_7_fu_732_p2 = (ap_const_lv12_1 - tmp_11_cast_cast_fu_630_p1);

assign p_dst_data_stream_0_V_din = ((tmp_i_i_78_fu_2227_p2[0:0] === 1'b1) ? p_mux_i_i_cast_fu_2220_p3 : p_Val2_21_reg_2870);

assign p_dst_data_stream_1_V_din = ((tmp_i_i2_fu_2251_p2[0:0] === 1'b1) ? p_mux_i_i30_cast_fu_2244_p3 : p_Val2_24_reg_2891);

assign p_dst_data_stream_2_V_din = ((tmp_i_i3_fu_2275_p2[0:0] === 1'b1) ? p_mux_i_i39_cast_fu_2268_p3 : p_Val2_26_reg_2912);

assign p_mux_i_i30_cast_fu_2244_p3 = ((tmp_i_i1_reg_2896[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_mux_i_i39_cast_fu_2268_p3 = ((tmp_i_i2_81_reg_2917[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_mux_i_i_cast_fu_2220_p3 = ((tmp_i_i_reg_2875[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_neg392_i_cast_fu_556_p2 = ($signed(ap_const_lv2_3) + $signed(tmp_fu_553_p1));

assign p_p2_i427_i_cast_fu_1149_p1 = $signed(p_p2_i427_i_reg_2717);

assign p_p2_i427_i_fu_1123_p3 = ((tmp_86_fu_1109_p3[0:0] === 1'b1) ? p_assign_1_fu_1117_p2 : ImagLoc_x_fu_1065_p2);

assign p_p2_i_i_0_1_fu_803_p3 = ((tmp_51_fu_789_p3[0:0] === 1'b1) ? p_assign_7_0_1_fu_797_p2 : p_assign_6_0_1_fu_758_p2);

assign p_p2_i_i_0_2_fu_868_p3 = ((tmp_71_fu_854_p3[0:0] === 1'b1) ? p_assign_7_0_2_fu_862_p2 : p_assign_6_0_2_fu_823_p2);

assign p_p2_i_i_fu_738_p3 = ((tmp_42_fu_724_p3[0:0] === 1'b1) ? p_assign_7_fu_732_p2 : tmp_12_fu_693_p2);

assign p_shl1_cast_fu_1866_p1 = p_shl1_fu_1858_p3;

assign p_shl1_fu_1858_p3 = {{src_kernel_win_1_val_1_1_1_fu_200}, {ap_const_lv1_0}};

assign p_shl2_cast_fu_2004_p1 = p_shl2_fu_1996_p3;

assign p_shl2_fu_1996_p3 = {{src_kernel_win_2_val_1_1_1_fu_224}, {ap_const_lv1_0}};

assign p_shl_cast_fu_1728_p1 = p_shl_fu_1720_p3;

assign p_shl_fu_1720_p3 = {{src_kernel_win_0_val_1_1_1_fu_176}, {ap_const_lv1_0}};

assign p_src_cols_V_read_cast_fu_533_p1 = p_src_cols_V_read;

assign p_src_rows_V_read_cast_fu_537_p1 = p_src_rows_V_read;

assign rev1_fu_772_p2 = (tmp_50_fu_764_p3 ^ ap_const_lv1_1);

assign rev2_fu_837_p2 = (tmp_62_fu_829_p3 ^ ap_const_lv1_1);

assign rev3_fu_1079_p2 = (tmp_85_fu_1071_p3 ^ ap_const_lv1_1);

assign rev6_fu_707_p2 = (tmp_41_fu_699_p3 ^ ap_const_lv1_1);

assign rev_fu_1017_p2 = (ult_reg_2617 ^ ap_const_lv1_1);

assign row_assign_9_0_1_t_fu_1026_p2 = (p_neg392_i_cast_fu_556_p2 - tmp_24_reg_2657);

assign row_assign_9_0_2_t_fu_1030_p2 = (p_neg392_i_cast_fu_556_p2 - tmp_27_reg_2662);

assign row_assign_9_fu_1022_p2 = (p_neg392_i_cast_fu_556_p2 - tmp_19_reg_2652);

assign sel_tmp1_fu_1164_p2 = (brmerge1_reg_2706 ^ ap_const_lv1_1);

assign sel_tmp2_fu_1169_p2 = (tmp_22_reg_2722 & sel_tmp1_fu_1164_p2);

assign sel_tmp_fu_1157_p3 = ((brmerge1_reg_2706[0:0] === 1'b1) ? ImagLoc_x_cast_mux_cast_fu_1146_p1 : p_assign_2_fu_1152_p2);

assign src_kernel_win_0_val_0_0_fu_1339_p3 = ((tmp_11_reg_2639[0:0] === 1'b1) ? tmp_32_fu_1328_p5 : col_buf_0_val_0_0_fu_1246_p3);

assign src_kernel_win_0_val_1_0_fu_1357_p3 = ((tmp_11_reg_2639[0:0] === 1'b1) ? tmp_33_fu_1346_p5 : col_buf_0_val_1_0_fu_1264_p3);

assign src_kernel_win_0_val_2_0_fu_1375_p3 = ((tmp_11_reg_2639[0:0] === 1'b1) ? tmp_34_fu_1364_p5 : col_buf_0_val_2_0_fu_1282_p3);

assign src_kernel_win_1_val_0_0_fu_1504_p3 = ((tmp_11_reg_2639[0:0] === 1'b1) ? tmp_43_fu_1493_p5 : col_buf_1_val_0_0_fu_1411_p3);

assign src_kernel_win_1_val_1_0_fu_1522_p3 = ((tmp_11_reg_2639[0:0] === 1'b1) ? tmp_44_fu_1511_p5 : col_buf_1_val_1_0_fu_1429_p3);

assign src_kernel_win_1_val_2_0_fu_1540_p3 = ((tmp_11_reg_2639[0:0] === 1'b1) ? tmp_45_fu_1529_p5 : col_buf_1_val_2_0_fu_1447_p3);

assign src_kernel_win_2_val_0_0_fu_1651_p3 = ((tmp_11_reg_2639[0:0] === 1'b1) ? tmp_55_fu_1640_p5 : col_buf_2_val_0_0_fu_1567_p3);

assign src_kernel_win_2_val_1_0_fu_1669_p3 = ((tmp_11_reg_2639[0:0] === 1'b1) ? tmp_56_fu_1658_p5 : col_buf_2_val_1_0_fu_1585_p3);

assign src_kernel_win_2_val_2_0_fu_1687_p3 = ((tmp_11_reg_2639[0:0] === 1'b1) ? tmp_57_fu_1676_p5 : col_buf_2_val_2_0_fu_1603_p3);

assign tmp49_fu_1770_p2 = ($signed(tmp_170_0_2_cast_fu_1763_p1) + $signed(tmp_170_0_1_cast_fu_1738_p1));

assign tmp50_fu_1776_p2 = ($signed(tmp_170_0_2_2_cast_cast_fu_1767_p1) + $signed(p_Val2_9_0_0_2_cast_cast_fu_1716_p1));

assign tmp51_fu_1786_p2 = ($signed(tmp_170_0_1_cast_77_fu_1749_p1) + $signed(tmp70_cast_fu_1782_p1));

assign tmp60_fu_1908_p2 = ($signed(tmp_170_1_2_cast_fu_1901_p1) + $signed(tmp_170_1_1_cast_fu_1876_p1));

assign tmp61_fu_1914_p2 = ($signed(tmp_170_1_2_2_cast_cast_fu_1905_p1) + $signed(p_Val2_9_1_0_2_cast_cast_fu_1854_p1));

assign tmp62_fu_1924_p2 = ($signed(tmp_170_1_1_cast_79_fu_1887_p1) + $signed(tmp75_cast_fu_1920_p1));

assign tmp70_cast_fu_1782_p1 = $signed(tmp50_fu_1776_p2);

assign tmp71_fu_2046_p2 = ($signed(tmp_170_2_2_cast_fu_2039_p1) + $signed(tmp_170_2_1_cast_fu_2014_p1));

assign tmp72_fu_2052_p2 = ($signed(tmp_170_2_2_2_cast_cast_fu_2043_p1) + $signed(p_Val2_9_2_0_2_cast_cast_fu_1992_p1));

assign tmp73_fu_2062_p2 = ($signed(tmp_170_2_1_cast_80_fu_2025_p1) + $signed(tmp80_cast_fu_2058_p1));

assign tmp75_cast_fu_1920_p1 = $signed(tmp61_fu_1914_p2);

assign tmp80_cast_fu_2058_p1 = $signed(tmp72_fu_2052_p2);

assign tmp_10_fu_671_p2 = (p_anchor_2_1_cast_cast_fu_570_p1 == tmp_11_cast_cast_fu_630_p1? 1'b1: 1'b0);

assign tmp_11_cast_cast_fu_630_p1 = p_014_0_i_reg_511;

assign tmp_11_fu_688_p2 = (p_014_0_i_reg_511 > p_src_rows_V_read? 1'b1: 1'b0);

assign tmp_126_0_1_fu_676_p2 = (p_014_0_i_reg_511 == ap_const_lv11_0? 1'b1: 1'b0);

assign tmp_126_0_2_fu_682_p2 = (p_014_0_i_reg_511 == ap_const_lv11_1? 1'b1: 1'b0);

assign tmp_12_fu_693_p2 = ($signed(ap_const_lv12_FFF) + $signed(tmp_11_cast_cast_fu_630_p1));

assign tmp_13_fu_624_p2 = ($signed(ap_const_lv2_3) + $signed(tmp_36_fu_562_p1));

assign tmp_14_fu_713_p2 = ($signed(tmp_12_fu_693_p2) < $signed(p_src_rows_V_read_cast_fu_537_p1)? 1'b1: 1'b0);

assign tmp_152_0_1_fu_778_p2 = ($signed(p_assign_6_0_1_fu_758_p2) < $signed(p_src_rows_V_read_cast_fu_537_p1)? 1'b1: 1'b0);

assign tmp_152_0_2_fu_843_p2 = ($signed(p_assign_6_0_2_fu_823_p2) < $signed(p_src_rows_V_read_cast_fu_537_p1)? 1'b1: 1'b0);

assign tmp_15_fu_746_p2 = ($signed(p_p2_i_i_fu_738_p3) < $signed(p_src_rows_V_read_cast_fu_537_p1)? 1'b1: 1'b0);

assign tmp_162_0_1_fu_811_p2 = ($signed(p_p2_i_i_0_1_fu_803_p3) < $signed(p_src_rows_V_read_cast_fu_537_p1)? 1'b1: 1'b0);

assign tmp_162_0_2_fu_876_p2 = ($signed(p_p2_i_i_0_2_fu_868_p3) < $signed(p_src_rows_V_read_cast_fu_537_p1)? 1'b1: 1'b0);

assign tmp_16_fu_897_p3 = ((or_cond_i_i_fu_718_p2[0:0] === 1'b1) ? tmp_75_fu_893_p1 : ap_const_lv2_0);

assign tmp_170_0_0_2_cast_fu_1707_p1 = src_kernel_win_0_val_2_0_reg_2823;

assign tmp_170_0_1_cast_77_fu_1749_p1 = p_Val2_0_1_2_fu_1742_p3;

assign tmp_170_0_1_cast_fu_1738_p1 = $signed(p_Val2_0_1_fu_1732_p2);

assign tmp_170_0_2_2_cast_cast_fu_1767_p1 = src_kernel_win_0_val_0_0_reg_2811;

assign tmp_170_0_2_cast_fu_1763_p1 = $signed(p_Val2_0_2_fu_1757_p2);

assign tmp_170_1_0_2_cast_fu_1845_p1 = src_kernel_win_1_val_2_0_reg_2841;

assign tmp_170_1_1_cast_79_fu_1887_p1 = p_Val2_1_1_2_fu_1880_p3;

assign tmp_170_1_1_cast_fu_1876_p1 = $signed(p_Val2_1_1_fu_1870_p2);

assign tmp_170_1_2_2_cast_cast_fu_1905_p1 = src_kernel_win_1_val_0_0_reg_2829;

assign tmp_170_1_2_cast_fu_1901_p1 = $signed(p_Val2_1_2_fu_1895_p2);

assign tmp_170_2_0_2_cast_fu_1983_p1 = src_kernel_win_2_val_2_0_reg_2859;

assign tmp_170_2_1_cast_80_fu_2025_p1 = p_Val2_2_1_2_fu_2018_p3;

assign tmp_170_2_1_cast_fu_2014_p1 = $signed(p_Val2_2_1_fu_2008_p2);

assign tmp_170_2_2_2_cast_cast_fu_2043_p1 = src_kernel_win_2_val_0_0_reg_2847;

assign tmp_170_2_2_cast_fu_2039_p1 = $signed(p_Val2_2_2_fu_2033_p2);

assign tmp_17_cast_cast_fu_1034_p1 = p_027_0_i_reg_522;

assign tmp_18_fu_915_p3 = ((tmp_15_fu_746_p2[0:0] === 1'b1) ? tmp_76_fu_905_p1 : tmp_77_fu_909_p2);

assign tmp_19_fu_923_p3 = ((brmerge_fu_888_p2[0:0] === 1'b1) ? tmp_16_fu_897_p3 : tmp_18_fu_915_p3);

assign tmp_1_fu_579_p3 = {{p_src_rows_V_read}, {ap_const_lv1_0}};

assign tmp_20_fu_1085_p2 = ($signed(ImagLoc_x_fu_1065_p2) < $signed(p_src_cols_V_read_cast_fu_533_p1)? 1'b1: 1'b0);

assign tmp_21_fu_940_p3 = ((or_cond_i_i_0_1_fu_783_p2[0:0] === 1'b1) ? tmp_78_fu_936_p1 : ap_const_lv2_0);

assign tmp_22_fu_1131_p2 = ($signed(p_p2_i427_i_fu_1123_p3) < $signed(p_src_cols_V_read_cast_fu_533_p1)? 1'b1: 1'b0);

assign tmp_23_fu_958_p3 = ((tmp_162_0_1_fu_811_p2[0:0] === 1'b1) ? tmp_79_fu_948_p1 : tmp_80_fu_952_p2);

assign tmp_24_fu_966_p3 = ((brmerge3_fu_931_p2[0:0] === 1'b1) ? tmp_21_fu_940_p3 : tmp_23_fu_958_p3);

assign tmp_25_fu_983_p3 = ((or_cond_i_i_0_2_fu_848_p2[0:0] === 1'b1) ? tmp_81_fu_979_p1 : ap_const_lv2_0);

assign tmp_26_fu_1001_p3 = ((tmp_162_0_2_fu_876_p2[0:0] === 1'b1) ? tmp_82_fu_991_p1 : tmp_83_fu_995_p2);

assign tmp_27_fu_1009_p3 = ((brmerge4_fu_974_p2[0:0] === 1'b1) ? tmp_25_fu_983_p3 : tmp_26_fu_1001_p3);

assign tmp_28_fu_1190_p1 = $unsigned(x_cast_fu_1182_p1);

assign tmp_35_fu_1810_p4 = {{p_Val2_20_fu_1792_p2[ap_const_lv32_A : ap_const_lv32_8]}};

assign tmp_36_fu_562_p1 = p_src_cols_V_read[1:0];

assign tmp_37_fu_655_p4 = {{p_014_0_i_reg_511[ap_const_lv32_A : ap_const_lv32_1]}};

assign tmp_3_fu_541_p2 = (tmp_2_reg_500 + ap_const_lv2_1);

assign tmp_41_fu_699_p3 = tmp_12_fu_693_p2[ap_const_lv32_B];

assign tmp_42_fu_724_p3 = tmp_12_fu_693_p2[ap_const_lv32_B];

assign tmp_46_fu_751_p1 = tmp_5_fu_586_p2[1:0];

assign tmp_47_fu_1948_p4 = {{p_Val2_23_fu_1930_p2[ap_const_lv32_A : ap_const_lv32_8]}};

assign tmp_49_fu_754_p1 = p_p2_i_i_fu_738_p3[1:0];

assign tmp_4_fu_547_p2 = (tmp_2_reg_500 == ap_const_lv2_2? 1'b1: 1'b0);

assign tmp_50_fu_764_p3 = p_assign_6_0_1_fu_758_p2[ap_const_lv32_B];

assign tmp_51_fu_789_p3 = p_assign_6_0_1_fu_758_p2[ap_const_lv32_B];

assign tmp_53_fu_816_p1 = tmp_5_fu_586_p2[1:0];

assign tmp_58_fu_2086_p4 = {{p_Val2_s_fu_2068_p2[ap_const_lv32_A : ap_const_lv32_8]}};

assign tmp_5_fu_586_p2 = (ap_const_lv12_2 + tmp_1_fu_579_p3);

assign tmp_61_fu_819_p1 = p_p2_i_i_0_1_fu_803_p3[1:0];

assign tmp_62_fu_829_p3 = p_assign_6_0_2_fu_823_p2[ap_const_lv32_B];

assign tmp_6_fu_645_p2 = (p_014_0_i_reg_511 < p_src_rows_V_read? 1'b1: 1'b0);

assign tmp_71_2_fu_592_p2 = (p_src_cols_V_read == ap_const_lv11_1? 1'b1: 1'b0);

assign tmp_71_fu_854_p3 = p_assign_6_0_2_fu_823_p2[ap_const_lv32_B];

assign tmp_72_fu_881_p1 = tmp_5_fu_586_p2[1:0];

assign tmp_74_2_fu_597_p3 = {{p_src_cols_V_read}, {ap_const_lv1_0}};

assign tmp_74_fu_884_p1 = p_p2_i_i_0_2_fu_868_p3[1:0];

assign tmp_75_2_cast_fu_610_p1 = tmp_75_2_fu_604_p2;

assign tmp_75_2_fu_604_p2 = ($signed(ap_const_lv12_FFE) + $signed(tmp_74_2_fu_597_p3));

assign tmp_75_fu_893_p1 = tmp_12_fu_693_p2[1:0];

assign tmp_76_fu_905_p1 = p_p2_i_i_fu_738_p3[1:0];

assign tmp_77_fu_909_p2 = (tmp_46_fu_751_p1 - tmp_49_fu_754_p1);

assign tmp_78_fu_936_p1 = p_assign_6_0_1_fu_758_p2[1:0];

assign tmp_79_fu_948_p1 = p_p2_i_i_0_1_fu_803_p3[1:0];

assign tmp_7_fu_614_p2 = (ap_const_lv11_2 + p_src_cols_V_read);

assign tmp_80_fu_952_p2 = (tmp_53_fu_816_p1 - tmp_61_fu_819_p1);

assign tmp_81_fu_979_p1 = p_assign_6_0_2_fu_823_p2[1:0];

assign tmp_82_fu_991_p1 = p_p2_i_i_0_2_fu_868_p3[1:0];

assign tmp_83_fu_995_p2 = (tmp_72_fu_881_p1 - tmp_74_fu_884_p1);

assign tmp_84_fu_1049_p4 = {{p_027_0_i_reg_522[ap_const_lv32_A : ap_const_lv32_1]}};

assign tmp_85_fu_1071_p3 = ImagLoc_x_fu_1065_p2[ap_const_lv32_B];

assign tmp_86_fu_1109_p3 = ImagLoc_x_fu_1065_p2[ap_const_lv32_B];

assign tmp_87_fu_1186_p1 = x_fu_1174_p3[1:0];

assign tmp_8_fu_619_p2 = (ap_const_lv11_2 + p_src_rows_V_read);

assign tmp_fu_553_p1 = p_src_rows_V_read[1:0];

assign tmp_i_i1_fu_1958_p2 = (isneg_1_fu_1936_p3 ^ ap_const_lv1_1);

assign tmp_i_i2_81_fu_2096_p2 = (isneg_2_fu_2074_p3 ^ ap_const_lv1_1);

assign tmp_i_i2_fu_2251_p2 = (isneg_1_reg_2886 | overflow_3_fu_2240_p2);

assign tmp_i_i3_fu_2275_p2 = (isneg_2_reg_2907 | overflow_4_fu_2264_p2);

assign tmp_i_i_78_fu_2227_p2 = (isneg_reg_2865 | overflow_fu_2216_p2);

assign tmp_i_i_fu_1820_p2 = (isneg_fu_1798_p3 ^ ap_const_lv1_1);

assign tmp_s_fu_574_p2 = (p_src_rows_V_read == ap_const_lv11_1? 1'b1: 1'b0);

assign ult_fu_650_p2 = (p_014_0_i_reg_511 < p_src_rows_V_read? 1'b1: 1'b0);

assign x_cast_fu_1182_p1 = $signed(x_fu_1174_p3);

assign x_fu_1174_p3 = ((sel_tmp2_fu_1169_p2[0:0] === 1'b1) ? p_p2_i427_i_cast_fu_1149_p1 : sel_tmp_fu_1157_p3);


endmodule //hls_sobel_Filter2D

