#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 6;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7ffd6cc06d30 .scope package, "$unit" "$unit" 2 1;
 .timescale -6 -6;
S_0x7ffd6cc06ea0 .scope module, "tinyalu" "tinyalu" 3 1;
 .timescale -6 -6;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset_n";
    .port_info 5 /INPUT 1 "start";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 16 "result";
L_0x7ffd6cc27b20 .functor NOT 1, L_0x7ffd6cc27a60, C4<0>, C4<0>, C4<0>;
o0x7ffd700407b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7ffd6cc27bd0 .functor AND 1, o0x7ffd700407b8, L_0x7ffd6cc27b20, C4<1>, C4<1>;
L_0x7ffd6cc27de0 .functor AND 1, o0x7ffd700407b8, L_0x7ffd6cc27cc0, C4<1>, C4<1>;
o0x7ffd70040008 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7ffd6cc26c00_0 .net "A", 7 0, o0x7ffd70040008;  0 drivers
o0x7ffd70040038 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7ffd6cc26cb0_0 .net "B", 7 0, o0x7ffd70040038;  0 drivers
v0x7ffd6cc26d90_0 .net *"_ivl_1", 0 0, L_0x7ffd6cc27a60;  1 drivers
v0x7ffd6cc26e20_0 .net *"_ivl_11", 0 0, L_0x7ffd6cc27ef0;  1 drivers
v0x7ffd6cc26ec0_0 .net *"_ivl_15", 0 0, L_0x7ffd6cc28110;  1 drivers
v0x7ffd6cc26fb0_0 .net *"_ivl_2", 0 0, L_0x7ffd6cc27b20;  1 drivers
v0x7ffd6cc27060_0 .net *"_ivl_7", 0 0, L_0x7ffd6cc27cc0;  1 drivers
o0x7ffd70040068 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ffd6cc27110_0 .net "clk", 0 0, o0x7ffd70040068;  0 drivers
v0x7ffd6cc271e0_0 .net "done", 0 0, L_0x7ffd6cc27f90;  1 drivers
v0x7ffd6cc272f0_0 .net "done_aax", 0 0, v0x7ffd6cc25a50_0;  1 drivers
v0x7ffd6cc27380_0 .net "done_mult", 0 0, v0x7ffd6cc26490_0;  1 drivers
o0x7ffd700400c8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x7ffd6cc27410_0 .net "op", 2 0, o0x7ffd700400c8;  0 drivers
o0x7ffd700400f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ffd6cc274e0_0 .net "reset_n", 0 0, o0x7ffd700400f8;  0 drivers
v0x7ffd6cc275b0_0 .net "result", 15 0, L_0x7ffd6cc281e0;  1 drivers
v0x7ffd6cc27640_0 .net "result_aax", 15 0, v0x7ffd6cc25c70_0;  1 drivers
v0x7ffd6cc276d0_0 .net "result_mult", 15 0, v0x7ffd6cc26a30_0;  1 drivers
v0x7ffd6cc27760_0 .net "start", 0 0, o0x7ffd700407b8;  0 drivers
v0x7ffd6cc278f0_0 .net "start_mult", 0 0, L_0x7ffd6cc27de0;  1 drivers
v0x7ffd6cc279a0_0 .net "start_single", 0 0, L_0x7ffd6cc27bd0;  1 drivers
L_0x7ffd6cc27a60 .part o0x7ffd700400c8, 2, 1;
L_0x7ffd6cc27cc0 .part o0x7ffd700400c8, 2, 1;
L_0x7ffd6cc27ef0 .part o0x7ffd700400c8, 2, 1;
L_0x7ffd6cc27f90 .functor MUXZ 1, v0x7ffd6cc25a50_0, v0x7ffd6cc26490_0, L_0x7ffd6cc27ef0, C4<>;
L_0x7ffd6cc28110 .part o0x7ffd700400c8, 2, 1;
L_0x7ffd6cc281e0 .functor MUXZ 16, v0x7ffd6cc25c70_0, v0x7ffd6cc26a30_0, L_0x7ffd6cc28110, C4<>;
S_0x7ffd6cc0d430 .scope module, "and_add_xor" "single_cycle" 3 17, 3 31 0, S_0x7ffd6cc06ea0;
 .timescale -6 -6;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset_n";
    .port_info 5 /INPUT 1 "start";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 16 "result";
v0x7ffd6cc15e50_0 .net "A", 7 0, o0x7ffd70040008;  alias, 0 drivers
v0x7ffd6cc25900_0 .net "B", 7 0, o0x7ffd70040038;  alias, 0 drivers
v0x7ffd6cc259a0_0 .net "clk", 0 0, o0x7ffd70040068;  alias, 0 drivers
v0x7ffd6cc25a50_0 .var "done", 0 0;
v0x7ffd6cc25ae0_0 .net "op", 2 0, o0x7ffd700400c8;  alias, 0 drivers
v0x7ffd6cc25bd0_0 .net "reset_n", 0 0, o0x7ffd700400f8;  alias, 0 drivers
v0x7ffd6cc25c70_0 .var "result", 15 0;
v0x7ffd6cc25d20_0 .net "start", 0 0, L_0x7ffd6cc27bd0;  alias, 1 drivers
E_0x7ffd6cc15d80 .event posedge, v0x7ffd6cc259a0_0;
S_0x7ffd6cc25e80 .scope module, "mult" "three_cycle" 3 20, 3 59 0, S_0x7ffd6cc06ea0;
 .timescale -6 -6;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset_n";
    .port_info 5 /INPUT 1 "start";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 16 "result";
v0x7ffd6cc26100_0 .net "A", 7 0, o0x7ffd70040008;  alias, 0 drivers
v0x7ffd6cc261b0_0 .net "B", 7 0, o0x7ffd70040038;  alias, 0 drivers
v0x7ffd6cc26260_0 .var "a_int", 7 0;
v0x7ffd6cc26310_0 .var "b_int", 7 0;
v0x7ffd6cc263c0_0 .net "clk", 0 0, o0x7ffd70040068;  alias, 0 drivers
v0x7ffd6cc26490_0 .var "done", 0 0;
v0x7ffd6cc26520_0 .var "done1", 0 0;
v0x7ffd6cc265c0_0 .var "done2", 0 0;
v0x7ffd6cc26660_0 .var "done3", 0 0;
v0x7ffd6cc26780_0 .var "mult1", 15 0;
v0x7ffd6cc26830_0 .var "mult2", 15 0;
v0x7ffd6cc268e0_0 .net "op", 2 0, o0x7ffd700400c8;  alias, 0 drivers
v0x7ffd6cc269a0_0 .net "reset_n", 0 0, o0x7ffd700400f8;  alias, 0 drivers
v0x7ffd6cc26a30_0 .var "result", 15 0;
v0x7ffd6cc26ac0_0 .net "start", 0 0, L_0x7ffd6cc27de0;  alias, 1 drivers
    .scope S_0x7ffd6cc0d430;
T_0 ;
    %wait E_0x7ffd6cc15d80;
    %load/vec4 v0x7ffd6cc25bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ffd6cc25c70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7ffd6cc25ae0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x7ffd6cc15e50_0;
    %pad/u 16;
    %load/vec4 v0x7ffd6cc25900_0;
    %pad/u 16;
    %add;
    %assign/vec4 v0x7ffd6cc25c70_0, 0;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x7ffd6cc15e50_0;
    %pad/u 16;
    %load/vec4 v0x7ffd6cc25900_0;
    %pad/u 16;
    %and;
    %assign/vec4 v0x7ffd6cc25c70_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x7ffd6cc15e50_0;
    %pad/u 16;
    %load/vec4 v0x7ffd6cc25900_0;
    %pad/u 16;
    %xor;
    %assign/vec4 v0x7ffd6cc25c70_0, 0;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ffd6cc0d430;
T_1 ;
    %wait E_0x7ffd6cc15d80;
    %load/vec4 v0x7ffd6cc25bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffd6cc25a50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7ffd6cc25d20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ffd6cc25ae0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x7ffd6cc25a50_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ffd6cc25e80;
T_2 ;
    %wait E_0x7ffd6cc15d80;
    %load/vec4 v0x7ffd6cc269a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffd6cc26490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffd6cc26660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffd6cc265c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ffd6cc26520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffd6cc26260_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ffd6cc26310_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ffd6cc26780_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ffd6cc26830_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7ffd6cc26a30_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7ffd6cc26100_0;
    %assign/vec4 v0x7ffd6cc26260_0, 0;
    %load/vec4 v0x7ffd6cc261b0_0;
    %assign/vec4 v0x7ffd6cc26310_0, 0;
    %load/vec4 v0x7ffd6cc26260_0;
    %pad/u 16;
    %load/vec4 v0x7ffd6cc26310_0;
    %pad/u 16;
    %mul;
    %assign/vec4 v0x7ffd6cc26780_0, 0;
    %load/vec4 v0x7ffd6cc26780_0;
    %assign/vec4 v0x7ffd6cc26830_0, 0;
    %load/vec4 v0x7ffd6cc26830_0;
    %assign/vec4 v0x7ffd6cc26a30_0, 0;
    %load/vec4 v0x7ffd6cc26ac0_0;
    %load/vec4 v0x7ffd6cc26490_0;
    %nor/r;
    %and;
    %assign/vec4 v0x7ffd6cc26660_0, 0;
    %load/vec4 v0x7ffd6cc26660_0;
    %load/vec4 v0x7ffd6cc26490_0;
    %nor/r;
    %and;
    %assign/vec4 v0x7ffd6cc265c0_0, 0;
    %load/vec4 v0x7ffd6cc265c0_0;
    %load/vec4 v0x7ffd6cc26490_0;
    %nor/r;
    %and;
    %assign/vec4 v0x7ffd6cc26520_0, 0;
    %load/vec4 v0x7ffd6cc26520_0;
    %load/vec4 v0x7ffd6cc26490_0;
    %nor/r;
    %and;
    %assign/vec4 v0x7ffd6cc26490_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "/Users/raysalemi/PycharmProjects/pyuvm/tests/cocotb/hdl/verilog/tinyalu.sv";
