============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Dec 06 2022  02:01:35 pm
  Module:                 uart_top
  Operating conditions:   PVT_1P1V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (3080 ps) Setup Check with Pin ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[4]/CK->D
          Group: clk_b
     Startpoint: (R) rx_data_rd_enable_in_b
          Clock: (R) clk_b
       Endpoint: (F) ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[4]/D
          Clock: (R) clk_b

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      16                  
       Uncertainty:-     500                  
     Required Time:=    9484                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     404                  
             Slack:=    3080                  

Exceptions/Constraints:
  input_delay             6000            in_del_67_1 

#---------------------------------------------------------------------------------------------------------------------------------------------------------
#                                  Timing Point                                    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------------------
  rx_data_rd_enable_in_b                                                           -       -     R     (arrival)      1  1.9     0     0    6000    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/drc_buf_sp1335/Y             -       A->Y  R     BUFX2         33 46.5   161   104    6104    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g1309/Y                      -       A->Y  F     INVX1          3  4.3    60    70    6174    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g1266/Y                      -       A1->Y F     AO21X1         2  3.0    24    49    6222    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g1201/Y                      -       B0->Y F     AO21X1         2  2.9    23    42    6264    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g1166/Y                      -       B0->Y F     AO21X1         2  2.9    23    42    6306    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g1161/Y                      -       B0->Y F     AO21X1         1  2.0    17    39    6345    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g1154/Y                      -       B1->Y R     AOI32X1        1  2.1    47    33    6378    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g1150/Y                      -       B->Y  F     NOR2X1         1  2.0    24    26    6404    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[4]/D -       -     F     DFFHQX1        1    -     -     0    6404    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------------------



Path 2: MET (3080 ps) Setup Check with Pin ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[4]/CK->D
          Group: clk_a
     Startpoint: (R) rx_data_rd_enable_in_a
          Clock: (R) clk_a
       Endpoint: (F) ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[4]/D
          Clock: (R) clk_a

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      16                  
       Uncertainty:-     500                  
     Required Time:=    9484                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     404                  
             Slack:=    3080                  

Exceptions/Constraints:
  input_delay             6000            in_del_33_1 

#---------------------------------------------------------------------------------------------------------------------------------------------------------
#                                  Timing Point                                    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------------------
  rx_data_rd_enable_in_a                                                           -       -     R     (arrival)      1  1.9     0     0    6000    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/drc_buf_sp1335/Y             -       A->Y  R     BUFX2         33 46.5   161   104    6104    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g1309/Y                      -       A->Y  F     INVX1          3  4.3    60    70    6174    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g1266/Y                      -       A1->Y F     AO21X1         2  3.0    24    49    6222    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g1201/Y                      -       B0->Y F     AO21X1         2  2.9    23    42    6264    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g1166/Y                      -       B0->Y F     AO21X1         2  2.9    23    42    6306    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g1161/Y                      -       B0->Y F     AO21X1         1  2.0    17    39    6345    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g1154/Y                      -       B1->Y R     AOI32X1        1  2.1    47    33    6378    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g1150/Y                      -       B->Y  F     NOR2X1         1  2.0    24    26    6404    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[4]/D -       -     F     DFFHQX1        1    -     -     0    6404    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------------------



Path 3: MET (3097 ps) Setup Check with Pin ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[4]/CK->D
          Group: clk_b
     Startpoint: (F) rx_data_rd_enable_in_b
          Clock: (R) clk_b
       Endpoint: (R) ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[4]/D
          Clock: (R) clk_b

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     500                  
     Required Time:=    9473                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     376                  
             Slack:=    3097                  

Exceptions/Constraints:
  input_delay             6000            in_del_67_1 

#---------------------------------------------------------------------------------------------------------------------------------------------------------
#                                  Timing Point                                    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------------------
  rx_data_rd_enable_in_b                                                           -       -     F     (arrival)      1  1.9     0     0    6000    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/drc_buf_sp1335/Y             -       A->Y  F     BUFX2         33 43.2   153   101    6101    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g1309/Y                      -       A->Y  R     INVX1          3  4.5    60    66    6167    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g1266/Y                      -       A1->Y R     AO21X1         2  3.2    26    50    6218    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g1201/Y                      -       B0->Y R     AO21X1         2  3.0    24    31    6248    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g1166/Y                      -       B0->Y R     AO21X1         2  3.0    24    30    6278    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g1161/Y                      -       B0->Y R     AO21X1         1  2.1    18    27    6306    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g1154/Y                      -       B1->Y F     AOI32X1        1  2.0    69    28    6333    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g1150/Y                      -       B->Y  R     NOR2X1         1  2.0    40    43    6376    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[4]/D -       -     R     DFFHQX1        1    -     -     0    6376    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------------------



Path 4: MET (3097 ps) Setup Check with Pin ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[4]/CK->D
          Group: clk_a
     Startpoint: (F) rx_data_rd_enable_in_a
          Clock: (R) clk_a
       Endpoint: (R) ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[4]/D
          Clock: (R) clk_a

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      27                  
       Uncertainty:-     500                  
     Required Time:=    9473                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     376                  
             Slack:=    3097                  

Exceptions/Constraints:
  input_delay             6000            in_del_33_1 

#---------------------------------------------------------------------------------------------------------------------------------------------------------
#                                  Timing Point                                    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------------------
  rx_data_rd_enable_in_a                                                           -       -     F     (arrival)      1  1.9     0     0    6000    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/drc_buf_sp1335/Y             -       A->Y  F     BUFX2         33 43.2   153   101    6101    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g1309/Y                      -       A->Y  R     INVX1          3  4.5    60    66    6167    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g1266/Y                      -       A1->Y R     AO21X1         2  3.2    26    50    6218    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g1201/Y                      -       B0->Y R     AO21X1         2  3.0    24    31    6248    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g1166/Y                      -       B0->Y R     AO21X1         2  3.0    24    30    6278    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g1161/Y                      -       B0->Y R     AO21X1         1  2.1    18    27    6306    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g1154/Y                      -       B1->Y F     AOI32X1        1  2.0    69    28    6333    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g1150/Y                      -       B->Y  R     NOR2X1         1  2.0    40    43    6376    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[4]/D -       -     R     DFFHQX1        1    -     -     0    6376    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------------------



Path 5: MET (3102 ps) Setup Check with Pin ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[3]/CK->D
          Group: clk_b
     Startpoint: (R) rx_data_rd_enable_in_b
          Clock: (R) clk_b
       Endpoint: (F) ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[3]/D
          Clock: (R) clk_b

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      16                  
       Uncertainty:-     500                  
     Required Time:=    9484                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     382                  
             Slack:=    3102                  

Exceptions/Constraints:
  input_delay             6000            in_del_67_1 

#---------------------------------------------------------------------------------------------------------------------------------------------------------
#                                  Timing Point                                    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------------------
  rx_data_rd_enable_in_b                                                           -       -     R     (arrival)      1  1.9     0     0    6000    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/drc_buf_sp1335/Y             -       A->Y  R     BUFX2         33 46.5   161   104    6104    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g1309/Y                      -       A->Y  F     INVX1          3  4.3    60    70    6174    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g1266/Y                      -       A1->Y F     AO21X1         2  3.0    24    49    6222    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g1201/Y                      -       B0->Y F     AO21X1         2  2.9    23    42    6264    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g1166/Y                      -       B0->Y F     AO21X1         2  2.9    23    42    6306    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g1158/Y                      -       B->Y  R     MXI2XL         1  2.1    61    45    6351    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g1153/Y                      -       B->Y  F     NOR2X1         1  2.0    26    31    6382    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[3]/D -       -     F     DFFHQX1        1    -     -     0    6382    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------------------



Path 6: MET (3102 ps) Setup Check with Pin ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[3]/CK->D
          Group: clk_a
     Startpoint: (R) rx_data_rd_enable_in_a
          Clock: (R) clk_a
       Endpoint: (F) ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[3]/D
          Clock: (R) clk_a

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      16                  
       Uncertainty:-     500                  
     Required Time:=    9484                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     382                  
             Slack:=    3102                  

Exceptions/Constraints:
  input_delay             6000            in_del_33_1 

#---------------------------------------------------------------------------------------------------------------------------------------------------------
#                                  Timing Point                                    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------------------
  rx_data_rd_enable_in_a                                                           -       -     R     (arrival)      1  1.9     0     0    6000    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/drc_buf_sp1335/Y             -       A->Y  R     BUFX2         33 46.5   161   104    6104    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g1309/Y                      -       A->Y  F     INVX1          3  4.3    60    70    6174    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g1266/Y                      -       A1->Y F     AO21X1         2  3.0    24    49    6222    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g1201/Y                      -       B0->Y F     AO21X1         2  2.9    23    42    6264    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g1166/Y                      -       B0->Y F     AO21X1         2  2.9    23    42    6306    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g1158/Y                      -       B->Y  R     MXI2XL         1  2.1    61    45    6351    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g1153/Y                      -       B->Y  F     NOR2X1         1  2.0    26    31    6382    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[3]/D -       -     F     DFFHQX1        1    -     -     0    6382    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------------------



Path 7: MET (3115 ps) Setup Check with Pin ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[3]/CK->D
          Group: clk_b
     Startpoint: (F) rx_data_rd_enable_in_b
          Clock: (R) clk_b
       Endpoint: (R) ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[3]/D
          Clock: (R) clk_b

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      26                  
       Uncertainty:-     500                  
     Required Time:=    9474                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     359                  
             Slack:=    3115                  

Exceptions/Constraints:
  input_delay             6000            in_del_67_1 

#---------------------------------------------------------------------------------------------------------------------------------------------------------
#                                  Timing Point                                    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------------------
  rx_data_rd_enable_in_b                                                           -       -     F     (arrival)      1  1.9     0     0    6000    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/drc_buf_sp1335/Y             -       A->Y  F     BUFX2         33 43.2   153   101    6101    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g1309/Y                      -       A->Y  R     INVX1          3  4.5    60    66    6167    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g1266/Y                      -       A1->Y R     AO21X1         2  3.2    26    50    6218    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g1201/Y                      -       B0->Y R     AO21X1         2  3.0    24    31    6248    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g1166/Y                      -       B0->Y R     AO21X1         2  3.0    24    30    6278    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g1158/Y                      -       B->Y  F     MXI2XL         1  2.0    56    42    6320    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g1153/Y                      -       B->Y  R     NOR2X1         1  2.0    38    38    6359    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[3]/D -       -     R     DFFHQX1        1    -     -     0    6359    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------------------



Path 8: MET (3115 ps) Setup Check with Pin ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[3]/CK->D
          Group: clk_a
     Startpoint: (F) rx_data_rd_enable_in_a
          Clock: (R) clk_a
       Endpoint: (R) ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[3]/D
          Clock: (R) clk_a

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      26                  
       Uncertainty:-     500                  
     Required Time:=    9474                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     359                  
             Slack:=    3115                  

Exceptions/Constraints:
  input_delay             6000            in_del_33_1 

#---------------------------------------------------------------------------------------------------------------------------------------------------------
#                                  Timing Point                                    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------------------
  rx_data_rd_enable_in_a                                                           -       -     F     (arrival)      1  1.9     0     0    6000    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/drc_buf_sp1335/Y             -       A->Y  F     BUFX2         33 43.2   153   101    6101    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g1309/Y                      -       A->Y  R     INVX1          3  4.5    60    66    6167    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g1266/Y                      -       A1->Y R     AO21X1         2  3.2    26    50    6218    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g1201/Y                      -       B0->Y R     AO21X1         2  3.0    24    31    6248    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g1166/Y                      -       B0->Y R     AO21X1         2  3.0    24    30    6278    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g1158/Y                      -       B->Y  F     MXI2XL         1  2.0    56    42    6320    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g1153/Y                      -       B->Y  R     NOR2X1         1  2.0    38    38    6359    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[3]/D -       -     R     DFFHQX1        1    -     -     0    6359    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------------------



Path 9: MET (3138 ps) Setup Check with Pin ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[31]/CK->D
          Group: clk_b
     Startpoint: (F) tx_data_wr_enable_in_b
          Clock: (R) clk_b
       Endpoint: (R) ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[31]/D
          Clock: (R) clk_b

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      23                  
       Uncertainty:-     500                  
     Required Time:=    9477                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     339                  
             Slack:=    3138                  

Exceptions/Constraints:
  input_delay             6000            in_del_66_1 

#---------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------
  tx_data_wr_enable_in_b                                               -       -     F     (arrival)     10 12.3     0     0    6000    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g2428/Y          -       AN->Y F     NAND2BX1       7 10.2   136    88    6088    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g2409/Y          -       B->Y  R     NOR2X4        32 42.0   161   114    6201    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g2408/Y          -       A->Y  F     INVX1          1  2.0    45    61    6262    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g2406/Y          -       B0->Y R     OAI21X1        1  1.9    43    25    6287    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g2369/Y          -       A0->Y R     AO22X1         1  2.0    19    52    6339    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[31]/D -       -     R     DFFHQX1        1    -     -     0    6339    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------



Path 10: MET (3138 ps) Setup Check with Pin ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[31]/CK->D
          Group: clk_a
     Startpoint: (F) tx_data_wr_enable_in_a
          Clock: (R) clk_a
       Endpoint: (R) ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[31]/D
          Clock: (R) clk_a

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      23                  
       Uncertainty:-     500                  
     Required Time:=    9477                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     339                  
             Slack:=    3138                  

Exceptions/Constraints:
  input_delay             6000            in_del_32_1 

#---------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                              Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------
  tx_data_wr_enable_in_a                                               -       -     F     (arrival)     10 12.3     0     0    6000    (-,-) 
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g2428/Y          -       AN->Y F     NAND2BX1       7 10.2   136    88    6088    (-,-) 
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g2409/Y          -       B->Y  R     NOR2X4        32 42.0   161   114    6201    (-,-) 
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g2408/Y          -       A->Y  F     INVX1          1  2.0    45    61    6262    (-,-) 
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g2406/Y          -       B0->Y R     OAI21X1        1  1.9    43    25    6287    (-,-) 
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g2369/Y          -       A0->Y R     AO22X1         1  2.0    19    52    6339    (-,-) 
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[31]/D -       -     R     DFFHQX1        1    -     -     0    6339    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------

