// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module reversi_accel_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        mat_in_data323_dout,
        mat_in_data323_num_data_valid,
        mat_in_data323_fifo_cap,
        mat_in_data323_empty_n,
        mat_in_data323_read,
        mat_blur_data324_din,
        mat_blur_data324_num_data_valid,
        mat_blur_data324_fifo_cap,
        mat_blur_data324_full_n,
        mat_blur_data324_write,
        img_width,
        buf_V_address0,
        buf_V_ce0,
        buf_V_q0,
        buf_V_address1,
        buf_V_ce1,
        buf_V_we1,
        buf_V_d1,
        buf_V_17_address0,
        buf_V_17_ce0,
        buf_V_17_q0,
        buf_V_17_address1,
        buf_V_17_ce1,
        buf_V_17_we1,
        buf_V_17_d1,
        buf_V_18_address0,
        buf_V_18_ce0,
        buf_V_18_q0,
        buf_V_18_address1,
        buf_V_18_ce1,
        buf_V_18_we1,
        buf_V_18_d1,
        tp_V,
        mid_V,
        bottom_V,
        p_read,
        p_read1,
        cmp_i_i200_i,
        p_Val2_125_out,
        p_Val2_125_out_ap_vld,
        p_Val2_124_out,
        p_Val2_124_out_ap_vld,
        p_Val2_123_out,
        p_Val2_123_out_ap_vld,
        p_Val2_122_out,
        p_Val2_122_out_ap_vld,
        p_Val2_121_out,
        p_Val2_121_out_ap_vld,
        p_Val2_out,
        p_Val2_out_ap_vld,
        grp_xFapplygaussian3x3_16_s_fu_560_p_din1,
        grp_xFapplygaussian3x3_16_s_fu_560_p_din2,
        grp_xFapplygaussian3x3_16_s_fu_560_p_din3,
        grp_xFapplygaussian3x3_16_s_fu_560_p_din4,
        grp_xFapplygaussian3x3_16_s_fu_560_p_din5,
        grp_xFapplygaussian3x3_16_s_fu_560_p_din6,
        grp_xFapplygaussian3x3_16_s_fu_560_p_din7,
        grp_xFapplygaussian3x3_16_s_fu_560_p_din8,
        grp_xFapplygaussian3x3_16_s_fu_560_p_din9,
        grp_xFapplygaussian3x3_16_s_fu_560_p_din10,
        grp_xFapplygaussian3x3_16_s_fu_560_p_din11,
        grp_xFapplygaussian3x3_16_s_fu_560_p_dout0,
        grp_xFapplygaussian3x3_16_s_fu_560_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] mat_in_data323_dout;
input  [1:0] mat_in_data323_num_data_valid;
input  [1:0] mat_in_data323_fifo_cap;
input   mat_in_data323_empty_n;
output   mat_in_data323_read;
output  [23:0] mat_blur_data324_din;
input  [1:0] mat_blur_data324_num_data_valid;
input  [1:0] mat_blur_data324_fifo_cap;
input   mat_blur_data324_full_n;
output   mat_blur_data324_write;
input  [15:0] img_width;
output  [9:0] buf_V_address0;
output   buf_V_ce0;
input  [23:0] buf_V_q0;
output  [9:0] buf_V_address1;
output   buf_V_ce1;
output   buf_V_we1;
output  [23:0] buf_V_d1;
output  [9:0] buf_V_17_address0;
output   buf_V_17_ce0;
input  [23:0] buf_V_17_q0;
output  [9:0] buf_V_17_address1;
output   buf_V_17_ce1;
output   buf_V_17_we1;
output  [23:0] buf_V_17_d1;
output  [9:0] buf_V_18_address0;
output   buf_V_18_ce0;
input  [23:0] buf_V_18_q0;
output  [9:0] buf_V_18_address1;
output   buf_V_18_ce1;
output   buf_V_18_we1;
output  [23:0] buf_V_18_d1;
input  [1:0] tp_V;
input  [1:0] mid_V;
input  [1:0] bottom_V;
input  [7:0] p_read;
input  [7:0] p_read1;
input  [0:0] cmp_i_i200_i;
output  [23:0] p_Val2_125_out;
output   p_Val2_125_out_ap_vld;
output  [23:0] p_Val2_124_out;
output   p_Val2_124_out_ap_vld;
output  [23:0] p_Val2_123_out;
output   p_Val2_123_out_ap_vld;
output  [23:0] p_Val2_122_out;
output   p_Val2_122_out_ap_vld;
output  [23:0] p_Val2_121_out;
output   p_Val2_121_out_ap_vld;
output  [23:0] p_Val2_out;
output   p_Val2_out_ap_vld;
output  [7:0] grp_xFapplygaussian3x3_16_s_fu_560_p_din1;
output  [7:0] grp_xFapplygaussian3x3_16_s_fu_560_p_din2;
output  [7:0] grp_xFapplygaussian3x3_16_s_fu_560_p_din3;
output  [7:0] grp_xFapplygaussian3x3_16_s_fu_560_p_din4;
output  [7:0] grp_xFapplygaussian3x3_16_s_fu_560_p_din5;
output  [7:0] grp_xFapplygaussian3x3_16_s_fu_560_p_din6;
output  [7:0] grp_xFapplygaussian3x3_16_s_fu_560_p_din7;
output  [7:0] grp_xFapplygaussian3x3_16_s_fu_560_p_din8;
output  [7:0] grp_xFapplygaussian3x3_16_s_fu_560_p_din9;
output  [7:0] grp_xFapplygaussian3x3_16_s_fu_560_p_din10;
output  [7:0] grp_xFapplygaussian3x3_16_s_fu_560_p_din11;
input  [7:0] grp_xFapplygaussian3x3_16_s_fu_560_p_dout0;
output   grp_xFapplygaussian3x3_16_s_fu_560_p_ce;

reg ap_idle;
reg mat_in_data323_read;
reg mat_blur_data324_write;
reg buf_V_ce0;
reg[9:0] buf_V_address1;
reg buf_V_ce1;
reg buf_V_we1;
reg[23:0] buf_V_d1;
reg buf_V_17_ce0;
reg[9:0] buf_V_17_address1;
reg buf_V_17_ce1;
reg buf_V_17_we1;
reg[23:0] buf_V_17_d1;
reg buf_V_18_ce0;
reg[9:0] buf_V_18_address1;
reg buf_V_18_ce1;
reg buf_V_18_we1;
reg[23:0] buf_V_18_d1;
reg p_Val2_125_out_ap_vld;
reg p_Val2_124_out_ap_vld;
reg p_Val2_123_out_ap_vld;
reg p_Val2_122_out_ap_vld;
reg p_Val2_121_out_ap_vld;
reg p_Val2_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] icmp_ln1073_reg_899;
wire   [0:0] cmp_i_i200_i_read_reg_858;
reg    ap_predicate_op66_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
reg   [0:0] icmp_ln1065_120_reg_908;
reg   [0:0] icmp_ln1065_120_reg_908_pp0_iter11_reg;
reg    ap_block_state13_pp0_stage0_iter12;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln1073_fu_425_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    mat_in_data323_blk_n;
wire    ap_block_pp0_stage0;
reg    mat_blur_data324_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [1:0] bottom_V_read_reg_876;
wire   [1:0] mid_V_read_reg_881;
wire   [1:0] tp_V_read_reg_886;
reg   [12:0] col_V_reg_891;
reg   [0:0] icmp_ln1073_reg_899_pp0_iter1_reg;
reg   [0:0] icmp_ln1073_reg_899_pp0_iter2_reg;
reg   [0:0] icmp_ln1073_reg_899_pp0_iter3_reg;
reg   [0:0] icmp_ln1073_reg_899_pp0_iter4_reg;
reg   [0:0] icmp_ln1073_reg_899_pp0_iter5_reg;
reg   [0:0] icmp_ln1073_reg_899_pp0_iter6_reg;
reg   [0:0] icmp_ln1073_reg_899_pp0_iter7_reg;
reg   [0:0] icmp_ln1073_reg_899_pp0_iter8_reg;
reg   [0:0] icmp_ln1073_reg_899_pp0_iter9_reg;
reg   [0:0] icmp_ln1073_reg_899_pp0_iter10_reg;
wire   [9:0] trunc_ln375_fu_454_p1;
reg   [9:0] trunc_ln375_reg_903;
wire   [0:0] icmp_ln1065_120_fu_457_p2;
reg   [0:0] icmp_ln1065_120_reg_908_pp0_iter2_reg;
reg   [0:0] icmp_ln1065_120_reg_908_pp0_iter3_reg;
reg   [0:0] icmp_ln1065_120_reg_908_pp0_iter4_reg;
reg   [0:0] icmp_ln1065_120_reg_908_pp0_iter5_reg;
reg   [0:0] icmp_ln1065_120_reg_908_pp0_iter6_reg;
reg   [0:0] icmp_ln1065_120_reg_908_pp0_iter7_reg;
reg   [0:0] icmp_ln1065_120_reg_908_pp0_iter8_reg;
reg   [0:0] icmp_ln1065_120_reg_908_pp0_iter9_reg;
reg   [0:0] icmp_ln1065_120_reg_908_pp0_iter10_reg;
reg   [23:0] buf_V_load_reg_927;
reg   [23:0] buf_V_17_load_reg_934;
reg   [23:0] buf_V_18_load_reg_941;
reg   [23:0] p_Val2_126_reg_948;
reg   [23:0] p_Val2_126_reg_948_pp0_iter5_reg;
reg   [23:0] p_Val2_126_reg_948_pp0_iter6_reg;
reg   [23:0] p_Val2_126_reg_948_pp0_iter7_reg;
reg   [23:0] p_Val2_126_reg_948_pp0_iter8_reg;
reg   [23:0] p_Val2_126_reg_948_pp0_iter9_reg;
reg   [23:0] p_Val2_126_reg_948_pp0_iter10_reg;
reg   [23:0] p_Val2_128_reg_953;
reg   [23:0] p_Val2_128_reg_953_pp0_iter5_reg;
reg   [23:0] p_Val2_128_reg_953_pp0_iter6_reg;
reg   [23:0] p_Val2_128_reg_953_pp0_iter7_reg;
reg   [23:0] p_Val2_128_reg_953_pp0_iter8_reg;
reg   [23:0] p_Val2_128_reg_953_pp0_iter9_reg;
reg   [23:0] p_Val2_128_reg_953_pp0_iter10_reg;
reg   [23:0] p_Val2_129_reg_958;
reg   [23:0] p_Val2_129_reg_958_pp0_iter5_reg;
reg   [23:0] p_Val2_129_reg_958_pp0_iter6_reg;
reg   [23:0] p_Val2_129_reg_958_pp0_iter7_reg;
reg   [23:0] p_Val2_129_reg_958_pp0_iter8_reg;
reg   [23:0] p_Val2_129_reg_958_pp0_iter9_reg;
reg   [23:0] p_Val2_129_reg_958_pp0_iter10_reg;
wire   [7:0] p_Result_s_fu_510_p1;
wire   [7:0] p_Result_69_fu_515_p1;
wire   [7:0] p_Result_70_fu_520_p1;
wire   [7:0] p_Result_71_fu_525_p1;
wire   [7:0] p_Result_72_fu_530_p1;
wire   [7:0] p_Result_73_fu_535_p1;
wire   [7:0] p_Result_74_fu_540_p1;
wire   [7:0] p_Result_75_fu_545_p1;
wire   [7:0] p_Result_76_fu_550_p1;
reg    ap_condition_exit_pp0_iter4_stage0;
reg    grp_xFapplygaussian3x3_16_s_fu_338_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call23;
reg    ap_block_state2_pp0_stage0_iter1_ignore_call23;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call23;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call23;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call23;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call23;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call23;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call23;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call23;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call23;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call23;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call23;
reg    ap_block_state13_pp0_stage0_iter12_ignore_call23;
reg    ap_block_pp0_stage0_11001_ignoreCallOp109;
wire   [7:0] grp_xFapplygaussian3x3_16_s_fu_353_D1;
wire   [7:0] grp_xFapplygaussian3x3_16_s_fu_353_D2;
wire   [7:0] grp_xFapplygaussian3x3_16_s_fu_353_D3;
wire   [7:0] grp_xFapplygaussian3x3_16_s_fu_353_D4;
wire   [7:0] grp_xFapplygaussian3x3_16_s_fu_353_D5;
wire   [7:0] grp_xFapplygaussian3x3_16_s_fu_353_D6;
wire   [7:0] grp_xFapplygaussian3x3_16_s_fu_353_D7;
wire   [7:0] grp_xFapplygaussian3x3_16_s_fu_353_D8;
wire   [7:0] grp_xFapplygaussian3x3_16_s_fu_353_D9;
wire   [7:0] grp_xFapplygaussian3x3_16_s_fu_353_ap_return;
reg    grp_xFapplygaussian3x3_16_s_fu_353_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call33;
reg    ap_block_state2_pp0_stage0_iter1_ignore_call33;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call33;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call33;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call33;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call33;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call33;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call33;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call33;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call33;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call33;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call33;
reg    ap_block_state13_pp0_stage0_iter12_ignore_call33;
reg    ap_block_pp0_stage0_11001_ignoreCallOp119;
wire   [7:0] grp_xFapplygaussian3x3_16_s_fu_368_D1;
wire   [7:0] grp_xFapplygaussian3x3_16_s_fu_368_D2;
wire   [7:0] grp_xFapplygaussian3x3_16_s_fu_368_D3;
wire   [7:0] grp_xFapplygaussian3x3_16_s_fu_368_D4;
wire   [7:0] grp_xFapplygaussian3x3_16_s_fu_368_D5;
wire   [7:0] grp_xFapplygaussian3x3_16_s_fu_368_D6;
wire   [7:0] grp_xFapplygaussian3x3_16_s_fu_368_D7;
wire   [7:0] grp_xFapplygaussian3x3_16_s_fu_368_D8;
wire   [7:0] grp_xFapplygaussian3x3_16_s_fu_368_D9;
wire   [7:0] grp_xFapplygaussian3x3_16_s_fu_368_ap_return;
reg    grp_xFapplygaussian3x3_16_s_fu_368_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call43;
reg    ap_block_state2_pp0_stage0_iter1_ignore_call43;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call43;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call43;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call43;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call43;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call43;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call43;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call43;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call43;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call43;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call43;
reg    ap_block_state13_pp0_stage0_iter12_ignore_call43;
reg    ap_block_pp0_stage0_11001_ignoreCallOp129;
wire   [63:0] zext_ln587_120_fu_442_p1;
wire   [63:0] zext_ln587_fu_448_p1;
wire   [63:0] zext_ln379_fu_462_p1;
reg   [12:0] col_V_6_fu_108;
wire   [12:0] col_V_11_fu_431_p2;
wire    ap_loop_init;
reg   [12:0] ap_sig_allocacmp_col_V;
reg   [23:0] p_Val2_s_fu_112;
reg   [23:0] p_Val2_122_fu_116;
reg   [23:0] p_Val2_124_fu_120;
reg   [23:0] p_Val2_121_fu_124;
wire   [23:0] p_Val2_127_fu_486_p5;
reg   [23:0] p_Val2_123_fu_128;
wire   [23:0] p_Val2_1_fu_494_p5;
reg   [23:0] p_Val2_125_fu_132;
wire   [23:0] p_Val2_2_fu_502_p5;
reg    ap_block_pp0_stage0_01001;
wire   [15:0] zext_ln1073_fu_421_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_1074;
reg    ap_condition_1078;
reg    ap_condition_1081;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_done_reg = 1'b0;
end

reversi_accel_xFapplygaussian3x3_16_s grp_xFapplygaussian3x3_16_s_fu_353(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .D1(grp_xFapplygaussian3x3_16_s_fu_353_D1),
    .D2(grp_xFapplygaussian3x3_16_s_fu_353_D2),
    .D3(grp_xFapplygaussian3x3_16_s_fu_353_D3),
    .D4(grp_xFapplygaussian3x3_16_s_fu_353_D4),
    .D5(grp_xFapplygaussian3x3_16_s_fu_353_D5),
    .D6(grp_xFapplygaussian3x3_16_s_fu_353_D6),
    .D7(grp_xFapplygaussian3x3_16_s_fu_353_D7),
    .D8(grp_xFapplygaussian3x3_16_s_fu_353_D8),
    .D9(grp_xFapplygaussian3x3_16_s_fu_353_D9),
    .p_read1(p_read),
    .p_read2(p_read1),
    .ap_return(grp_xFapplygaussian3x3_16_s_fu_353_ap_return),
    .ap_ce(grp_xFapplygaussian3x3_16_s_fu_353_ap_ce)
);

reversi_accel_xFapplygaussian3x3_16_s grp_xFapplygaussian3x3_16_s_fu_368(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .D1(grp_xFapplygaussian3x3_16_s_fu_368_D1),
    .D2(grp_xFapplygaussian3x3_16_s_fu_368_D2),
    .D3(grp_xFapplygaussian3x3_16_s_fu_368_D3),
    .D4(grp_xFapplygaussian3x3_16_s_fu_368_D4),
    .D5(grp_xFapplygaussian3x3_16_s_fu_368_D5),
    .D6(grp_xFapplygaussian3x3_16_s_fu_368_D6),
    .D7(grp_xFapplygaussian3x3_16_s_fu_368_D7),
    .D8(grp_xFapplygaussian3x3_16_s_fu_368_D8),
    .D9(grp_xFapplygaussian3x3_16_s_fu_368_D9),
    .p_read1(p_read),
    .p_read2(p_read1),
    .ap_return(grp_xFapplygaussian3x3_16_s_fu_368_ap_return),
    .ap_ce(grp_xFapplygaussian3x3_16_s_fu_368_ap_ce)
);

reversi_accel_mux_32_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 24 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 24 ))
mux_32_24_1_1_U125(
    .din0(buf_V_load_reg_927),
    .din1(buf_V_17_load_reg_934),
    .din2(buf_V_18_load_reg_941),
    .din3(tp_V),
    .dout(p_Val2_127_fu_486_p5)
);

reversi_accel_mux_32_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 24 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 24 ))
mux_32_24_1_1_U126(
    .din0(buf_V_load_reg_927),
    .din1(buf_V_17_load_reg_934),
    .din2(buf_V_18_load_reg_941),
    .din3(mid_V),
    .dout(p_Val2_1_fu_494_p5)
);

reversi_accel_mux_32_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .din2_WIDTH( 24 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 24 ))
mux_32_24_1_1_U127(
    .din0(buf_V_load_reg_927),
    .din1(buf_V_17_load_reg_934),
    .din2(buf_V_18_load_reg_941),
    .din3(bottom_V),
    .dout(p_Val2_2_fu_502_p5)
);

reversi_accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter11_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter4_stage0)) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1073_fu_425_p2 == 1'd1))) begin
            col_V_6_fu_108 <= col_V_11_fu_431_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            col_V_6_fu_108 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_Val2_121_fu_124 <= 24'd0;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1073_reg_899_pp0_iter3_reg == 1'd1))) begin
            p_Val2_121_fu_124 <= p_Val2_127_fu_486_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_Val2_122_fu_116 <= 24'd0;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1073_reg_899_pp0_iter3_reg == 1'd1))) begin
            p_Val2_122_fu_116 <= p_Val2_123_fu_128;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_Val2_123_fu_128 <= 24'd0;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1073_reg_899_pp0_iter3_reg == 1'd1))) begin
            p_Val2_123_fu_128 <= p_Val2_1_fu_494_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_Val2_124_fu_120 <= 24'd0;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1073_reg_899_pp0_iter3_reg == 1'd1))) begin
            p_Val2_124_fu_120 <= p_Val2_125_fu_132;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_Val2_125_fu_132 <= 24'd0;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1073_reg_899_pp0_iter3_reg == 1'd1))) begin
            p_Val2_125_fu_132 <= p_Val2_2_fu_502_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_Val2_s_fu_112 <= 24'd0;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1073_reg_899_pp0_iter3_reg == 1'd1))) begin
            p_Val2_s_fu_112 <= p_Val2_121_fu_124;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln1065_120_reg_908_pp0_iter10_reg <= icmp_ln1065_120_reg_908_pp0_iter9_reg;
        icmp_ln1065_120_reg_908_pp0_iter11_reg <= icmp_ln1065_120_reg_908_pp0_iter10_reg;
        icmp_ln1065_120_reg_908_pp0_iter2_reg <= icmp_ln1065_120_reg_908;
        icmp_ln1065_120_reg_908_pp0_iter3_reg <= icmp_ln1065_120_reg_908_pp0_iter2_reg;
        icmp_ln1065_120_reg_908_pp0_iter4_reg <= icmp_ln1065_120_reg_908_pp0_iter3_reg;
        icmp_ln1065_120_reg_908_pp0_iter5_reg <= icmp_ln1065_120_reg_908_pp0_iter4_reg;
        icmp_ln1065_120_reg_908_pp0_iter6_reg <= icmp_ln1065_120_reg_908_pp0_iter5_reg;
        icmp_ln1065_120_reg_908_pp0_iter7_reg <= icmp_ln1065_120_reg_908_pp0_iter6_reg;
        icmp_ln1065_120_reg_908_pp0_iter8_reg <= icmp_ln1065_120_reg_908_pp0_iter7_reg;
        icmp_ln1065_120_reg_908_pp0_iter9_reg <= icmp_ln1065_120_reg_908_pp0_iter8_reg;
        icmp_ln1073_reg_899_pp0_iter10_reg <= icmp_ln1073_reg_899_pp0_iter9_reg;
        icmp_ln1073_reg_899_pp0_iter2_reg <= icmp_ln1073_reg_899_pp0_iter1_reg;
        icmp_ln1073_reg_899_pp0_iter3_reg <= icmp_ln1073_reg_899_pp0_iter2_reg;
        icmp_ln1073_reg_899_pp0_iter4_reg <= icmp_ln1073_reg_899_pp0_iter3_reg;
        icmp_ln1073_reg_899_pp0_iter5_reg <= icmp_ln1073_reg_899_pp0_iter4_reg;
        icmp_ln1073_reg_899_pp0_iter6_reg <= icmp_ln1073_reg_899_pp0_iter5_reg;
        icmp_ln1073_reg_899_pp0_iter7_reg <= icmp_ln1073_reg_899_pp0_iter6_reg;
        icmp_ln1073_reg_899_pp0_iter8_reg <= icmp_ln1073_reg_899_pp0_iter7_reg;
        icmp_ln1073_reg_899_pp0_iter9_reg <= icmp_ln1073_reg_899_pp0_iter8_reg;
        p_Val2_126_reg_948_pp0_iter10_reg <= p_Val2_126_reg_948_pp0_iter9_reg;
        p_Val2_126_reg_948_pp0_iter5_reg <= p_Val2_126_reg_948;
        p_Val2_126_reg_948_pp0_iter6_reg <= p_Val2_126_reg_948_pp0_iter5_reg;
        p_Val2_126_reg_948_pp0_iter7_reg <= p_Val2_126_reg_948_pp0_iter6_reg;
        p_Val2_126_reg_948_pp0_iter8_reg <= p_Val2_126_reg_948_pp0_iter7_reg;
        p_Val2_126_reg_948_pp0_iter9_reg <= p_Val2_126_reg_948_pp0_iter8_reg;
        p_Val2_128_reg_953_pp0_iter10_reg <= p_Val2_128_reg_953_pp0_iter9_reg;
        p_Val2_128_reg_953_pp0_iter5_reg <= p_Val2_128_reg_953;
        p_Val2_128_reg_953_pp0_iter6_reg <= p_Val2_128_reg_953_pp0_iter5_reg;
        p_Val2_128_reg_953_pp0_iter7_reg <= p_Val2_128_reg_953_pp0_iter6_reg;
        p_Val2_128_reg_953_pp0_iter8_reg <= p_Val2_128_reg_953_pp0_iter7_reg;
        p_Val2_128_reg_953_pp0_iter9_reg <= p_Val2_128_reg_953_pp0_iter8_reg;
        p_Val2_129_reg_958_pp0_iter10_reg <= p_Val2_129_reg_958_pp0_iter9_reg;
        p_Val2_129_reg_958_pp0_iter5_reg <= p_Val2_129_reg_958;
        p_Val2_129_reg_958_pp0_iter6_reg <= p_Val2_129_reg_958_pp0_iter5_reg;
        p_Val2_129_reg_958_pp0_iter7_reg <= p_Val2_129_reg_958_pp0_iter6_reg;
        p_Val2_129_reg_958_pp0_iter8_reg <= p_Val2_129_reg_958_pp0_iter7_reg;
        p_Val2_129_reg_958_pp0_iter9_reg <= p_Val2_129_reg_958_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        col_V_reg_891 <= ap_sig_allocacmp_col_V;
        icmp_ln1073_reg_899 <= icmp_ln1073_fu_425_p2;
        icmp_ln1073_reg_899_pp0_iter1_reg <= icmp_ln1073_reg_899;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((~(tp_V_read_reg_886 == 2'd0) & (icmp_ln1073_reg_899_pp0_iter2_reg == 1'd1) & (tp_V_read_reg_886 == 2'd1)) | (~(mid_V_read_reg_881 == 2'd0) & (icmp_ln1073_reg_899_pp0_iter2_reg == 1'd1) & (mid_V_read_reg_881 == 2'd1))) | ((icmp_ln1073_reg_899_pp0_iter2_reg == 1'd1) & (bottom_V_read_reg_876 == 2'd1))))) begin
        buf_V_17_load_reg_934 <= buf_V_17_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (((~(tp_V_read_reg_886 == 2'd1) & ~(tp_V_read_reg_886 == 2'd0) & (icmp_ln1073_reg_899_pp0_iter2_reg == 1'd1) & (tp_V_read_reg_886 == 2'd2)) | (~(mid_V_read_reg_881 == 2'd1) & ~(mid_V_read_reg_881 == 2'd0) & (icmp_ln1073_reg_899_pp0_iter2_reg == 1'd1) & (mid_V_read_reg_881 == 2'd2))) | ((icmp_ln1073_reg_899_pp0_iter2_reg == 1'd1) & (bottom_V_read_reg_876 == 2'd2))))) begin
        buf_V_18_load_reg_941 <= buf_V_18_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & ((((icmp_ln1073_reg_899_pp0_iter2_reg == 1'd1) & (tp_V_read_reg_886 == 2'd0)) | ((icmp_ln1073_reg_899_pp0_iter2_reg == 1'd1) & (mid_V_read_reg_881 == 2'd0))) | ((icmp_ln1073_reg_899_pp0_iter2_reg == 1'd1) & (bottom_V_read_reg_876 == 2'd0))))) begin
        buf_V_load_reg_927 <= buf_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1073_reg_899 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1065_120_reg_908 <= icmp_ln1065_120_fu_457_p2;
        trunc_ln375_reg_903 <= trunc_ln375_fu_454_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_126_reg_948 <= p_Val2_121_fu_124;
        p_Val2_128_reg_953 <= p_Val2_123_fu_128;
        p_Val2_129_reg_958 <= p_Val2_125_fu_132;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1073_fu_425_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln1073_reg_899_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter4_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter4_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter11_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_col_V = 13'd0;
    end else begin
        ap_sig_allocacmp_col_V = col_V_6_fu_108;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1074)) begin
        if ((cmp_i_i200_i == 1'd1)) begin
            buf_V_17_address1 = zext_ln587_fu_448_p1;
        end else if ((cmp_i_i200_i_read_reg_858 == 1'd0)) begin
            buf_V_17_address1 = zext_ln587_120_fu_442_p1;
        end else begin
            buf_V_17_address1 = 'bx;
        end
    end else begin
        buf_V_17_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_V_17_ce0 = 1'b1;
    end else begin
        buf_V_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((cmp_i_i200_i_read_reg_858 == 1'd0) & (icmp_ln1073_reg_899 == 1'd1) & (bottom_V_read_reg_876 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp_i_i200_i == 1'd1) & (icmp_ln1073_reg_899 == 1'd1) & (bottom_V_read_reg_876 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        buf_V_17_ce1 = 1'b1;
    end else begin
        buf_V_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1074)) begin
        if ((cmp_i_i200_i == 1'd1)) begin
            buf_V_17_d1 = mat_in_data323_dout;
        end else if ((cmp_i_i200_i_read_reg_858 == 1'd0)) begin
            buf_V_17_d1 = 24'd0;
        end else begin
            buf_V_17_d1 = 'bx;
        end
    end else begin
        buf_V_17_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((cmp_i_i200_i_read_reg_858 == 1'd0) & (icmp_ln1073_reg_899 == 1'd1) & (bottom_V_read_reg_876 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp_i_i200_i == 1'd1) & (icmp_ln1073_reg_899 == 1'd1) & (bottom_V_read_reg_876 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        buf_V_17_we1 = 1'b1;
    end else begin
        buf_V_17_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1078)) begin
        if ((cmp_i_i200_i == 1'd1)) begin
            buf_V_18_address1 = zext_ln587_fu_448_p1;
        end else if ((cmp_i_i200_i_read_reg_858 == 1'd0)) begin
            buf_V_18_address1 = zext_ln587_120_fu_442_p1;
        end else begin
            buf_V_18_address1 = 'bx;
        end
    end else begin
        buf_V_18_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_V_18_ce0 = 1'b1;
    end else begin
        buf_V_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(bottom_V_read_reg_876 == 2'd1) & ~(bottom_V_read_reg_876 == 2'd0) & (cmp_i_i200_i_read_reg_858 == 1'd0) & (icmp_ln1073_reg_899 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(bottom_V_read_reg_876 == 2'd1) & ~(bottom_V_read_reg_876 == 2'd0) & (cmp_i_i200_i == 1'd1) & (icmp_ln1073_reg_899 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        buf_V_18_ce1 = 1'b1;
    end else begin
        buf_V_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1078)) begin
        if ((cmp_i_i200_i == 1'd1)) begin
            buf_V_18_d1 = mat_in_data323_dout;
        end else if ((cmp_i_i200_i_read_reg_858 == 1'd0)) begin
            buf_V_18_d1 = 24'd0;
        end else begin
            buf_V_18_d1 = 'bx;
        end
    end else begin
        buf_V_18_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(bottom_V_read_reg_876 == 2'd1) & ~(bottom_V_read_reg_876 == 2'd0) & (cmp_i_i200_i_read_reg_858 == 1'd0) & (icmp_ln1073_reg_899 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(bottom_V_read_reg_876 == 2'd1) & ~(bottom_V_read_reg_876 == 2'd0) & (cmp_i_i200_i == 1'd1) & (icmp_ln1073_reg_899 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        buf_V_18_we1 = 1'b1;
    end else begin
        buf_V_18_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1081)) begin
        if ((cmp_i_i200_i == 1'd1)) begin
            buf_V_address1 = zext_ln587_fu_448_p1;
        end else if ((cmp_i_i200_i_read_reg_858 == 1'd0)) begin
            buf_V_address1 = zext_ln587_120_fu_442_p1;
        end else begin
            buf_V_address1 = 'bx;
        end
    end else begin
        buf_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_V_ce0 = 1'b1;
    end else begin
        buf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((cmp_i_i200_i_read_reg_858 == 1'd0) & (icmp_ln1073_reg_899 == 1'd1) & (bottom_V_read_reg_876 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp_i_i200_i == 1'd1) & (icmp_ln1073_reg_899 == 1'd1) & (bottom_V_read_reg_876 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        buf_V_ce1 = 1'b1;
    end else begin
        buf_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1081)) begin
        if ((cmp_i_i200_i == 1'd1)) begin
            buf_V_d1 = mat_in_data323_dout;
        end else if ((cmp_i_i200_i_read_reg_858 == 1'd0)) begin
            buf_V_d1 = 24'd0;
        end else begin
            buf_V_d1 = 'bx;
        end
    end else begin
        buf_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((cmp_i_i200_i_read_reg_858 == 1'd0) & (icmp_ln1073_reg_899 == 1'd1) & (bottom_V_read_reg_876 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((cmp_i_i200_i == 1'd1) & (icmp_ln1073_reg_899 == 1'd1) & (bottom_V_read_reg_876 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        buf_V_we1 = 1'b1;
    end else begin
        buf_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp109))) begin
        grp_xFapplygaussian3x3_16_s_fu_338_ap_ce = 1'b1;
    end else begin
        grp_xFapplygaussian3x3_16_s_fu_338_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp119))) begin
        grp_xFapplygaussian3x3_16_s_fu_353_ap_ce = 1'b1;
    end else begin
        grp_xFapplygaussian3x3_16_s_fu_353_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp129))) begin
        grp_xFapplygaussian3x3_16_s_fu_368_ap_ce = 1'b1;
    end else begin
        grp_xFapplygaussian3x3_16_s_fu_368_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln1065_120_reg_908_pp0_iter11_reg == 1'd0))) begin
        mat_blur_data324_blk_n = mat_blur_data324_full_n;
    end else begin
        mat_blur_data324_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln1065_120_reg_908_pp0_iter11_reg == 1'd0))) begin
        mat_blur_data324_write = 1'b1;
    end else begin
        mat_blur_data324_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op66_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        mat_in_data323_blk_n = mat_in_data323_empty_n;
    end else begin
        mat_in_data323_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op66_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mat_in_data323_read = 1'b1;
    end else begin
        mat_in_data323_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_899_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_121_out_ap_vld = 1'b1;
    end else begin
        p_Val2_121_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_899_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_122_out_ap_vld = 1'b1;
    end else begin
        p_Val2_122_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_899_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_123_out_ap_vld = 1'b1;
    end else begin
        p_Val2_123_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_899_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_124_out_ap_vld = 1'b1;
    end else begin
        p_Val2_124_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_899_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_125_out_ap_vld = 1'b1;
    end else begin
        p_Val2_125_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1073_reg_899_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_out_ap_vld = 1'b1;
    end else begin
        p_Val2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((mat_blur_data324_full_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (icmp_ln1065_120_reg_908_pp0_iter11_reg == 1'd0)) | ((ap_predicate_op66_read_state2 == 1'b1) & (mat_in_data323_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((mat_blur_data324_full_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (icmp_ln1065_120_reg_908_pp0_iter11_reg == 1'd0)) | ((ap_predicate_op66_read_state2 == 1'b1) & (mat_in_data323_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp109 = (((mat_blur_data324_full_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (icmp_ln1065_120_reg_908_pp0_iter11_reg == 1'd0)) | ((ap_predicate_op66_read_state2 == 1'b1) & (mat_in_data323_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp119 = (((mat_blur_data324_full_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (icmp_ln1065_120_reg_908_pp0_iter11_reg == 1'd0)) | ((ap_predicate_op66_read_state2 == 1'b1) & (mat_in_data323_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp129 = (((mat_blur_data324_full_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (icmp_ln1065_120_reg_908_pp0_iter11_reg == 1'd0)) | ((ap_predicate_op66_read_state2 == 1'b1) & (mat_in_data323_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((mat_blur_data324_full_n == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (icmp_ln1065_120_reg_908_pp0_iter11_reg == 1'd0)) | ((ap_predicate_op66_read_state2 == 1'b1) & (mat_in_data323_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call43 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state13_pp0_stage0_iter12 = ((mat_blur_data324_full_n == 1'b0) & (icmp_ln1065_120_reg_908_pp0_iter11_reg == 1'd0));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter12_ignore_call23 = ((mat_blur_data324_full_n == 1'b0) & (icmp_ln1065_120_reg_908_pp0_iter11_reg == 1'd0));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter12_ignore_call33 = ((mat_blur_data324_full_n == 1'b0) & (icmp_ln1065_120_reg_908_pp0_iter11_reg == 1'd0));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter12_ignore_call43 = ((mat_blur_data324_full_n == 1'b0) & (icmp_ln1065_120_reg_908_pp0_iter11_reg == 1'd0));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call43 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op66_read_state2 == 1'b1) & (mat_in_data323_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1_ignore_call23 = ((ap_predicate_op66_read_state2 == 1'b1) & (mat_in_data323_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1_ignore_call33 = ((ap_predicate_op66_read_state2 == 1'b1) & (mat_in_data323_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1_ignore_call43 = ((ap_predicate_op66_read_state2 == 1'b1) & (mat_in_data323_empty_n == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call43 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call23 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call43 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1074 = ((icmp_ln1073_reg_899 == 1'd1) & (bottom_V_read_reg_876 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_1078 = (~(bottom_V_read_reg_876 == 2'd1) & ~(bottom_V_read_reg_876 == 2'd0) & (icmp_ln1073_reg_899 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_1081 = ((icmp_ln1073_reg_899 == 1'd1) & (bottom_V_read_reg_876 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

always @ (*) begin
    ap_predicate_op66_read_state2 = ((cmp_i_i200_i == 1'd1) & (icmp_ln1073_reg_899 == 1'd1));
end

assign bottom_V_read_reg_876 = bottom_V;

assign buf_V_17_address0 = zext_ln379_fu_462_p1;

assign buf_V_18_address0 = zext_ln379_fu_462_p1;

assign buf_V_address0 = zext_ln379_fu_462_p1;

assign cmp_i_i200_i_read_reg_858 = cmp_i_i200_i;

assign col_V_11_fu_431_p2 = (ap_sig_allocacmp_col_V + 13'd1);

assign grp_xFapplygaussian3x3_16_s_fu_353_D1 = {{p_Val2_s_fu_112[15:8]}};

assign grp_xFapplygaussian3x3_16_s_fu_353_D2 = {{p_Val2_121_fu_124[15:8]}};

assign grp_xFapplygaussian3x3_16_s_fu_353_D3 = {{p_Val2_127_fu_486_p5[15:8]}};

assign grp_xFapplygaussian3x3_16_s_fu_353_D4 = {{p_Val2_122_fu_116[15:8]}};

assign grp_xFapplygaussian3x3_16_s_fu_353_D5 = {{p_Val2_123_fu_128[15:8]}};

assign grp_xFapplygaussian3x3_16_s_fu_353_D6 = {{p_Val2_1_fu_494_p5[15:8]}};

assign grp_xFapplygaussian3x3_16_s_fu_353_D7 = {{p_Val2_124_fu_120[15:8]}};

assign grp_xFapplygaussian3x3_16_s_fu_353_D8 = {{p_Val2_125_fu_132[15:8]}};

assign grp_xFapplygaussian3x3_16_s_fu_353_D9 = {{p_Val2_2_fu_502_p5[15:8]}};

assign grp_xFapplygaussian3x3_16_s_fu_368_D1 = {{p_Val2_s_fu_112[23:16]}};

assign grp_xFapplygaussian3x3_16_s_fu_368_D2 = {{p_Val2_121_fu_124[23:16]}};

assign grp_xFapplygaussian3x3_16_s_fu_368_D3 = {{p_Val2_127_fu_486_p5[23:16]}};

assign grp_xFapplygaussian3x3_16_s_fu_368_D4 = {{p_Val2_122_fu_116[23:16]}};

assign grp_xFapplygaussian3x3_16_s_fu_368_D5 = {{p_Val2_123_fu_128[23:16]}};

assign grp_xFapplygaussian3x3_16_s_fu_368_D6 = {{p_Val2_1_fu_494_p5[23:16]}};

assign grp_xFapplygaussian3x3_16_s_fu_368_D7 = {{p_Val2_124_fu_120[23:16]}};

assign grp_xFapplygaussian3x3_16_s_fu_368_D8 = {{p_Val2_125_fu_132[23:16]}};

assign grp_xFapplygaussian3x3_16_s_fu_368_D9 = {{p_Val2_2_fu_502_p5[23:16]}};

assign grp_xFapplygaussian3x3_16_s_fu_560_p_ce = grp_xFapplygaussian3x3_16_s_fu_338_ap_ce;

assign grp_xFapplygaussian3x3_16_s_fu_560_p_din1 = p_Result_s_fu_510_p1;

assign grp_xFapplygaussian3x3_16_s_fu_560_p_din10 = p_read;

assign grp_xFapplygaussian3x3_16_s_fu_560_p_din11 = p_read1;

assign grp_xFapplygaussian3x3_16_s_fu_560_p_din2 = p_Result_69_fu_515_p1;

assign grp_xFapplygaussian3x3_16_s_fu_560_p_din3 = p_Result_70_fu_520_p1;

assign grp_xFapplygaussian3x3_16_s_fu_560_p_din4 = p_Result_71_fu_525_p1;

assign grp_xFapplygaussian3x3_16_s_fu_560_p_din5 = p_Result_72_fu_530_p1;

assign grp_xFapplygaussian3x3_16_s_fu_560_p_din6 = p_Result_73_fu_535_p1;

assign grp_xFapplygaussian3x3_16_s_fu_560_p_din7 = p_Result_74_fu_540_p1;

assign grp_xFapplygaussian3x3_16_s_fu_560_p_din8 = p_Result_75_fu_545_p1;

assign grp_xFapplygaussian3x3_16_s_fu_560_p_din9 = p_Result_76_fu_550_p1;

assign icmp_ln1065_120_fu_457_p2 = ((col_V_reg_891 == 13'd0) ? 1'b1 : 1'b0);

assign icmp_ln1073_fu_425_p2 = ((zext_ln1073_fu_421_p1 < img_width) ? 1'b1 : 1'b0);

assign mat_blur_data324_din = {{{grp_xFapplygaussian3x3_16_s_fu_368_ap_return}, {grp_xFapplygaussian3x3_16_s_fu_353_ap_return}}, {grp_xFapplygaussian3x3_16_s_fu_560_p_dout0}};

assign mid_V_read_reg_881 = mid_V;

assign p_Result_69_fu_515_p1 = p_Val2_121_fu_124[7:0];

assign p_Result_70_fu_520_p1 = p_Val2_127_fu_486_p5[7:0];

assign p_Result_71_fu_525_p1 = p_Val2_122_fu_116[7:0];

assign p_Result_72_fu_530_p1 = p_Val2_123_fu_128[7:0];

assign p_Result_73_fu_535_p1 = p_Val2_1_fu_494_p5[7:0];

assign p_Result_74_fu_540_p1 = p_Val2_124_fu_120[7:0];

assign p_Result_75_fu_545_p1 = p_Val2_125_fu_132[7:0];

assign p_Result_76_fu_550_p1 = p_Val2_2_fu_502_p5[7:0];

assign p_Result_s_fu_510_p1 = p_Val2_s_fu_112[7:0];

assign p_Val2_121_out = p_Val2_126_reg_948_pp0_iter10_reg;

assign p_Val2_122_out = p_Val2_122_fu_116;

assign p_Val2_123_out = p_Val2_128_reg_953_pp0_iter10_reg;

assign p_Val2_124_out = p_Val2_124_fu_120;

assign p_Val2_125_out = p_Val2_129_reg_958_pp0_iter10_reg;

assign p_Val2_out = p_Val2_s_fu_112;

assign tp_V_read_reg_886 = tp_V;

assign trunc_ln375_fu_454_p1 = col_V_reg_891[9:0];

assign zext_ln1073_fu_421_p1 = ap_sig_allocacmp_col_V;

assign zext_ln379_fu_462_p1 = trunc_ln375_reg_903;

assign zext_ln587_120_fu_442_p1 = col_V_reg_891;

assign zext_ln587_fu_448_p1 = col_V_reg_891;

endmodule //reversi_accel_xfGaussianFilter3x3_16_1024_1024_3_16_1_2_2_10_1024_Pipeline_Col_Loop
