<BaliSimProject version="1.3" path="timingModel/test" stage="0" language="-1" name="timingModelTestbench" simType="ModelSim">
    <Source worklib="work" path="registerSequencer/source/registerSequencer.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="busController/source/busSequencer.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="timingModel/source/timingModel.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="loadStoreGroupDecoder/source/loadStoreGroupDecoder.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="testSetup.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="constants.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <SimLib value="pmi_work ovi_machxo3l"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VERILOG" name="timingModel"/>
</BaliSimProject>
