// Seed: 2875771254
module module_0 (
    input wire id_0,
    input supply1 id_1,
    input tri0 id_2
);
  supply0 id_4;
  assign id_4 = id_2 == 1;
  assign id_4 = 1;
  reg id_5;
  always id_5 <= id_4 - id_4;
endmodule
module module_1 (
    output uwire id_0,
    output tri   id_1,
    output wire  id_2,
    output wire  id_3,
    input  uwire id_4,
    input  uwire id_5
);
  always begin
    $display;
    $display;
    if (1'b0) id_3 = id_5;
  end
  wire id_7, id_8;
  uwire id_9, id_10 = 1, id_11;
  wire id_12, id_13, id_14, id_15;
  module_0(
      id_5, id_5, id_4
  );
  wire id_16;
endmodule
