library iEEE;
use iEEE.std_logic_1164.all;

entity mux8t1 is
generic(N: integer := 32);
port(i_D0 : in std_logic_vector(N-1 downto 0);
     i_D1 : in std_logic_vector(N-1 downto 0);
     i_D2 : in std_logic_vector(N-1 downto 0);
     i_D3 : in std_logic_vector(N-1 downto 0);
     i_D4 : in std_logic_vector(N-1 downto 0);
     i_D5 : in std_logic_vector(N-1 downto 0);
     i_D6 : in std_logic_vector(N-1 downto 0);
     i_D7 : in std_logic_vector(N-1 downto 0);
     i_I0 : in std_logic;
     i_I1 : in std_logic;
     i_I2 : in std_logic;
     o_O : out std_logic_vector(N-1 downto 0));
end mux8t1