\hypertarget{_m_c_m___p_d_d_8h}{}\section{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+P\+D\+D/\+M\+C\+M\+\_\+\+P\+DD.h File Reference}
\label{_m_c_m___p_d_d_8h}\index{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+P\+D\+D/\+M\+C\+M\+\_\+\+P\+D\+D.\+h@{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+P\+D\+D/\+M\+C\+M\+\_\+\+P\+D\+D.\+h}}
{\ttfamily \#include \char`\"{}P\+D\+D\+\_\+\+Types.\+h\char`\"{}}\newline
Include dependency graph for M\+C\+M\+\_\+\+P\+D\+D.\+h\+:
% FIG 0
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_a455982fc771abd3030017c75e1795722}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+0}~0x1U
\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_a2b644f3a709754473b4b74d2ac241516}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+1}~0x2U
\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_ac2400392bfef1dd11b0d8347bded0d44}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+2}~0x4U
\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_a4e60b43ed074bec8dad823b869c1fae9}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+3}~0x8U
\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_ac2ce4af2e33e800bdb4ecc7b76ad49a2}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+4}~0x10U
\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_aad53959edc27603c5fcbb78143d25892}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+5}~0x20U
\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_a1ad779468be234dcc41e116366915b9e}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+6}~0x40U
\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_ade7394d554c2964865d772428aa1fb7a}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+7}~0x80U
\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_a1acbffbfeaf74394aafbf8002c269fdf}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+0}~0x1U
\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_ab7119fb077ca800a5ca801bdacd36677}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+1}~0x2U
\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_aca0a7e380c977b002fd4810279c54ce0}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+2}~0x4U
\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_a54b2faab32cc8faef9a25232f176a249}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+3}~0x8U
\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_abbd89f7a658b59237147500549ab394c}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+4}~0x10U
\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_ad1bbde34932e437a0cf66fbac0daded7}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+5}~0x20U
\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_a640fb24bea46e5b500c3f3d010276db5}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+6}~0x40U
\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_a294614f2cd5a80278957ed21e40b5c04}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+7}~0x80U
\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_a0d2bfd5a8121c116c226d01580a2d75f}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+F\+I\+X\+E\+D\+\_\+\+P\+R\+I\+O\+R\+I\+TY}~0U
\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_a9cd44e16c33080d5490de4feb159b942}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+R\+O\+U\+N\+D\+\_\+\+R\+O\+B\+IN}~0x1U
\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_a655ca300c7024ae153f1f0063839ff4c}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Slave\+Bus\+Connection\+To\+Axbs\+Input\+Port\+Mask}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns present mask value of a corresponding connection to the crossbar switch\textquotesingle{}s slave input port. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_a06b438e93361ad902fec35a1baf64184}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Crossbar\+Switch\+Slave\+Configuration\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads crossbar switch (A\+X\+BS) slave configuration register. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_ac5cfec07251b7d6886fe1a64ce909975}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Master\+Bus\+Connection\+To\+Axbs\+Input\+Port\+Mask}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns present mask value of a corresponding connection to the crossbar switch\textquotesingle{}s master input port. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_ad452e37318d273ee8478c3a3f73fb3ad}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Crossbar\+Switch\+Master\+Configuration\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads crossbar switch (A\+X\+BS) master configuration register. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_a7297a38aff423f12d77ea0e97cd19701}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Crossbar\+Masters\+Arbitration\+Type}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Selects arbitration type for crossbar masters. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_a719f0d8412a9b77c21d5da431bbb35eb}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Platform\+Control\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads platform control register. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_a82f0e2859dd652d4ab73af1f7d4d597f}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Platform\+Control\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into platform control register. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_a1a9e5024a660a9a50c68e05971eaf0a1}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Stalling\+Flash\+Controller}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Disable stalling flash controller. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_ae48bacab01b102f7f5ae55da23403b42}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Stalling\+Flash\+Controller}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Enable stalling flash controller. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_a3cc997b48c4f981deeb3050fee79fea4}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Flash\+Controller\+Speculation}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Disable flash controller speculation. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_a40133c6ff8e239847e02c145dfef27ca}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Controller\+Speculation}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Enable flash controller speculation. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_acfdfff28c9f1d534c66876a0146f5a24}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Flash\+Data\+Speculation}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Disable flash data speculation. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_ad9bf1257518b127541bfbf084621529e}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Data\+Speculation}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Enable flash data speculation. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_a31aae45d3f1f81fb26f2fa199648343b}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Controller\+Cache}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Enable flash controller\+Cache. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_add9971dde439f0049918ec4defc5b39d}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Flash\+Controller\+Cache}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Disable flash controller\+Cache. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_aed4ce5d64314826f5de32c45dd9b0e3d}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Controller\+Instruction\+Caching}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Enable flash controller instruction caching. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_a30278f80a6552263e4f3f06fba3f405c}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Flash\+Controller\+Instruction\+Caching}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Disable flash controller instruction caching. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_acc8eb92a1ef3bb3cc470b304b07fd57a}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Controller\+Data\+Caching}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Enable flash controller data caching. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_a2170b5b01eaf5586f6195546b51403ff}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Flash\+Controller\+Data\+Caching}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Disable flash controller data caching. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_a6a5cdcb8cc66c8fbcabe1ff278f6da48}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Invalidate\+Flash\+Cache}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Invalidates flash cache. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_a95b9c410621c4f856afd77123caff66b}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Compute\+Operation\+Wakeup\+On\+Interrupt}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Enable compute operation wakeup on interrupt. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_a94561279a10504869dcac3aedbb04bd0}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Compute\+Operation\+State}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns non zero value if compute operation entry has completed or compute operation exit has not completed. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_a3d2deedfcda109e39397dfba7039f7ad}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Compute\+Operation\+Request}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns non zero value if compute operation request is active. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_add8b0943a0bf3112a9fb3ab07c4c8ae5}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Compute\+Operation\+Request}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Set compute operation request. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_a8bb62918d14dd11f693e9e61e3612e27}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Clear\+Compute\+Operation\+Request}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Clear compute operation request. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_a55ce8b406bc8f6307a88b5a2438a37ab}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Compute\+Operation\+Control\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Reads compute operation control register. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_m___p_d_d_8h_aab98d0c308c7be1584b6ead7169bf81a}{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Compute\+Operation\+Control\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes data specified by the Value parameter into compute operation control register. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{_m_c_m___p_d_d_8h_a8bb62918d14dd11f693e9e61e3612e27}\label{_m_c_m___p_d_d_8h_a8bb62918d14dd11f693e9e61e3612e27}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Clear\+Compute\+Operation\+Request@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Clear\+Compute\+Operation\+Request}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Clear\+Compute\+Operation\+Request@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Clear\+Compute\+Operation\+Request}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Clear\+Compute\+Operation\+Request}{MCM\_PDD\_ClearComputeOperationRequest}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Clear\+Compute\+Operation\+Request(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCM\_CPO\_REG(PeripheralBase) &= \(\backslash\)
     (uint32\_t)(~(uint32\_t)\hyperlink{group___m_c_m___register___masks_ga36f43d6467fbe16e5585829747471da9}{MCM\_CPO\_CPOREQ\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Clear compute operation request. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+M\+\_\+\+C\+PO. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_m___p_d_d_8h_a8bb62918d14dd11f693e9e61e3612e27}{MCM\_PDD\_ClearComputeOperationRequest}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_m___p_d_d_8h_add9971dde439f0049918ec4defc5b39d}\label{_m_c_m___p_d_d_8h_add9971dde439f0049918ec4defc5b39d}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Flash\+Controller\+Cache@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Flash\+Controller\+Cache}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Flash\+Controller\+Cache@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Flash\+Controller\+Cache}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Flash\+Controller\+Cache}{MCM\_PDD\_DisableFlashControllerCache}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Flash\+Controller\+Cache(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCM\_PLACR\_REG(PeripheralBase) |= \(\backslash\)
     MCM\_PLACR\_DFCC\_MASK \(\backslash\)
  )
\end{DoxyCode}


Disable flash controller\+Cache. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+M\+\_\+\+P\+L\+A\+CR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_m___p_d_d_8h_add9971dde439f0049918ec4defc5b39d}{MCM\_PDD\_DisableFlashControllerCache}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_m___p_d_d_8h_a2170b5b01eaf5586f6195546b51403ff}\label{_m_c_m___p_d_d_8h_a2170b5b01eaf5586f6195546b51403ff}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Flash\+Controller\+Data\+Caching@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Flash\+Controller\+Data\+Caching}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Flash\+Controller\+Data\+Caching@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Flash\+Controller\+Data\+Caching}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Flash\+Controller\+Data\+Caching}{MCM\_PDD\_DisableFlashControllerDataCaching}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Flash\+Controller\+Data\+Caching(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCM\_PLACR\_REG(PeripheralBase) |= \(\backslash\)
     MCM\_PLACR\_DFCDA\_MASK \(\backslash\)
  )
\end{DoxyCode}


Disable flash controller data caching. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+M\+\_\+\+P\+L\+A\+CR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_m___p_d_d_8h_a2170b5b01eaf5586f6195546b51403ff}{MCM\_PDD\_DisableFlashControllerDataCaching}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_m___p_d_d_8h_a30278f80a6552263e4f3f06fba3f405c}\label{_m_c_m___p_d_d_8h_a30278f80a6552263e4f3f06fba3f405c}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Flash\+Controller\+Instruction\+Caching@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Flash\+Controller\+Instruction\+Caching}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Flash\+Controller\+Instruction\+Caching@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Flash\+Controller\+Instruction\+Caching}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Flash\+Controller\+Instruction\+Caching}{MCM\_PDD\_DisableFlashControllerInstructionCaching}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Flash\+Controller\+Instruction\+Caching(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCM\_PLACR\_REG(PeripheralBase) |= \(\backslash\)
     MCM\_PLACR\_DFCIC\_MASK \(\backslash\)
  )
\end{DoxyCode}


Disable flash controller instruction caching. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+M\+\_\+\+P\+L\+A\+CR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_m___p_d_d_8h_a30278f80a6552263e4f3f06fba3f405c}{MCM\_PDD\_DisableFlashControllerInstructionCaching}(<
      peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_m___p_d_d_8h_a3cc997b48c4f981deeb3050fee79fea4}\label{_m_c_m___p_d_d_8h_a3cc997b48c4f981deeb3050fee79fea4}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Flash\+Controller\+Speculation@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Flash\+Controller\+Speculation}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Flash\+Controller\+Speculation@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Flash\+Controller\+Speculation}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Flash\+Controller\+Speculation}{MCM\_PDD\_DisableFlashControllerSpeculation}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Flash\+Controller\+Speculation(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCM\_PLACR\_REG(PeripheralBase) |= \(\backslash\)
     MCM\_PLACR\_DFCS\_MASK \(\backslash\)
  )
\end{DoxyCode}


Disable flash controller speculation. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+M\+\_\+\+P\+L\+A\+CR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_m___p_d_d_8h_a3cc997b48c4f981deeb3050fee79fea4}{MCM\_PDD\_DisableFlashControllerSpeculation}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_m___p_d_d_8h_acfdfff28c9f1d534c66876a0146f5a24}\label{_m_c_m___p_d_d_8h_acfdfff28c9f1d534c66876a0146f5a24}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Flash\+Data\+Speculation@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Flash\+Data\+Speculation}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Flash\+Data\+Speculation@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Flash\+Data\+Speculation}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Flash\+Data\+Speculation}{MCM\_PDD\_DisableFlashDataSpeculation}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Flash\+Data\+Speculation(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCM\_PLACR\_REG(PeripheralBase) &= \(\backslash\)
     (uint32\_t)(~(uint32\_t)\hyperlink{group___m_c_m___register___masks_ga90eea584eb5978a2ddfee057cd2fec28}{MCM\_PLACR\_EFDS\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Disable flash data speculation. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+M\+\_\+\+P\+L\+A\+CR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_m___p_d_d_8h_acfdfff28c9f1d534c66876a0146f5a24}{MCM\_PDD\_DisableFlashDataSpeculation}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_m___p_d_d_8h_a1a9e5024a660a9a50c68e05971eaf0a1}\label{_m_c_m___p_d_d_8h_a1a9e5024a660a9a50c68e05971eaf0a1}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Stalling\+Flash\+Controller@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Stalling\+Flash\+Controller}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Stalling\+Flash\+Controller@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Stalling\+Flash\+Controller}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Stalling\+Flash\+Controller}{MCM\_PDD\_DisableStallingFlashController}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Disable\+Stalling\+Flash\+Controller(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCM\_PLACR\_REG(PeripheralBase) &= \(\backslash\)
     (uint32\_t)(~(uint32\_t)\hyperlink{group___m_c_m___register___masks_gadfd414b0c13cb1d199238e5a312a153d}{MCM\_PLACR\_ESFC\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Disable stalling flash controller. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+M\+\_\+\+P\+L\+A\+CR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_m___p_d_d_8h_a1a9e5024a660a9a50c68e05971eaf0a1}{MCM\_PDD\_DisableStallingFlashController}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_m___p_d_d_8h_a95b9c410621c4f856afd77123caff66b}\label{_m_c_m___p_d_d_8h_a95b9c410621c4f856afd77123caff66b}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Compute\+Operation\+Wakeup\+On\+Interrupt@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Compute\+Operation\+Wakeup\+On\+Interrupt}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Compute\+Operation\+Wakeup\+On\+Interrupt@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Compute\+Operation\+Wakeup\+On\+Interrupt}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Compute\+Operation\+Wakeup\+On\+Interrupt}{MCM\_PDD\_EnableComputeOperationWakeupOnInterrupt}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Compute\+Operation\+Wakeup\+On\+Interrupt(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCM\_CPO\_REG(PeripheralBase) |= \(\backslash\)
     MCM\_CPO\_CPOWOI\_MASK \(\backslash\)
  )
\end{DoxyCode}


Enable compute operation wakeup on interrupt. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+M\+\_\+\+C\+PO. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_m___p_d_d_8h_a95b9c410621c4f856afd77123caff66b}{MCM\_PDD\_EnableComputeOperationWakeupOnInterrupt}(<peripheral>
      \_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_m___p_d_d_8h_a31aae45d3f1f81fb26f2fa199648343b}\label{_m_c_m___p_d_d_8h_a31aae45d3f1f81fb26f2fa199648343b}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Controller\+Cache@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Controller\+Cache}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Controller\+Cache@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Controller\+Cache}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Controller\+Cache}{MCM\_PDD\_EnableFlashControllerCache}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Controller\+Cache(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCM\_PLACR\_REG(PeripheralBase) &= \(\backslash\)
     (uint32\_t)(~(uint32\_t)\hyperlink{group___m_c_m___register___masks_ga3a3b01206691dd0da2cc1699d7aff12f}{MCM\_PLACR\_DFCC\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Enable flash controller\+Cache. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+M\+\_\+\+P\+L\+A\+CR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_m___p_d_d_8h_a31aae45d3f1f81fb26f2fa199648343b}{MCM\_PDD\_EnableFlashControllerCache}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_m___p_d_d_8h_acc8eb92a1ef3bb3cc470b304b07fd57a}\label{_m_c_m___p_d_d_8h_acc8eb92a1ef3bb3cc470b304b07fd57a}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Controller\+Data\+Caching@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Controller\+Data\+Caching}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Controller\+Data\+Caching@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Controller\+Data\+Caching}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Controller\+Data\+Caching}{MCM\_PDD\_EnableFlashControllerDataCaching}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Controller\+Data\+Caching(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCM\_PLACR\_REG(PeripheralBase) &= \(\backslash\)
     (uint32\_t)(~(uint32\_t)\hyperlink{group___m_c_m___register___masks_gae6459088afbbf9bcb5bf4e5eb88f239c}{MCM\_PLACR\_DFCDA\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Enable flash controller data caching. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+M\+\_\+\+P\+L\+A\+CR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_m___p_d_d_8h_acc8eb92a1ef3bb3cc470b304b07fd57a}{MCM\_PDD\_EnableFlashControllerDataCaching}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_m___p_d_d_8h_aed4ce5d64314826f5de32c45dd9b0e3d}\label{_m_c_m___p_d_d_8h_aed4ce5d64314826f5de32c45dd9b0e3d}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Controller\+Instruction\+Caching@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Controller\+Instruction\+Caching}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Controller\+Instruction\+Caching@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Controller\+Instruction\+Caching}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Controller\+Instruction\+Caching}{MCM\_PDD\_EnableFlashControllerInstructionCaching}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Controller\+Instruction\+Caching(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCM\_PLACR\_REG(PeripheralBase) &= \(\backslash\)
     (uint32\_t)(~(uint32\_t)\hyperlink{group___m_c_m___register___masks_ga4a3f9ffb612145266536e0de8e9fa432}{MCM\_PLACR\_DFCIC\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Enable flash controller instruction caching. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+M\+\_\+\+P\+L\+A\+CR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_m___p_d_d_8h_aed4ce5d64314826f5de32c45dd9b0e3d}{MCM\_PDD\_EnableFlashControllerInstructionCaching}(<peripheral>
      \_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_m___p_d_d_8h_a40133c6ff8e239847e02c145dfef27ca}\label{_m_c_m___p_d_d_8h_a40133c6ff8e239847e02c145dfef27ca}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Controller\+Speculation@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Controller\+Speculation}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Controller\+Speculation@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Controller\+Speculation}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Controller\+Speculation}{MCM\_PDD\_EnableFlashControllerSpeculation}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Controller\+Speculation(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCM\_PLACR\_REG(PeripheralBase) &= \(\backslash\)
     (uint32\_t)(~(uint32\_t)\hyperlink{group___m_c_m___register___masks_ga336a7d6634a1b5f72698ee41e1768d08}{MCM\_PLACR\_DFCS\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Enable flash controller speculation. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+M\+\_\+\+P\+L\+A\+CR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_m___p_d_d_8h_a40133c6ff8e239847e02c145dfef27ca}{MCM\_PDD\_EnableFlashControllerSpeculation}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_m___p_d_d_8h_ad9bf1257518b127541bfbf084621529e}\label{_m_c_m___p_d_d_8h_ad9bf1257518b127541bfbf084621529e}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Data\+Speculation@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Data\+Speculation}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Data\+Speculation@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Data\+Speculation}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Data\+Speculation}{MCM\_PDD\_EnableFlashDataSpeculation}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Flash\+Data\+Speculation(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCM\_PLACR\_REG(PeripheralBase) |= \(\backslash\)
     MCM\_PLACR\_EFDS\_MASK \(\backslash\)
  )
\end{DoxyCode}


Enable flash data speculation. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+M\+\_\+\+P\+L\+A\+CR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_m___p_d_d_8h_ad9bf1257518b127541bfbf084621529e}{MCM\_PDD\_EnableFlashDataSpeculation}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_m___p_d_d_8h_ae48bacab01b102f7f5ae55da23403b42}\label{_m_c_m___p_d_d_8h_ae48bacab01b102f7f5ae55da23403b42}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Stalling\+Flash\+Controller@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Stalling\+Flash\+Controller}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Stalling\+Flash\+Controller@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Stalling\+Flash\+Controller}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Stalling\+Flash\+Controller}{MCM\_PDD\_EnableStallingFlashController}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Enable\+Stalling\+Flash\+Controller(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCM\_PLACR\_REG(PeripheralBase) |= \(\backslash\)
     MCM\_PLACR\_ESFC\_MASK \(\backslash\)
  )
\end{DoxyCode}


Enable stalling flash controller. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+M\+\_\+\+P\+L\+A\+CR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_m___p_d_d_8h_ae48bacab01b102f7f5ae55da23403b42}{MCM\_PDD\_EnableStallingFlashController}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_m___p_d_d_8h_a0d2bfd5a8121c116c226d01580a2d75f}\label{_m_c_m___p_d_d_8h_a0d2bfd5a8121c116c226d01580a2d75f}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+F\+I\+X\+E\+D\+\_\+\+P\+R\+I\+O\+R\+I\+TY@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+F\+I\+X\+E\+D\+\_\+\+P\+R\+I\+O\+R\+I\+TY}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+F\+I\+X\+E\+D\+\_\+\+P\+R\+I\+O\+R\+I\+TY@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+F\+I\+X\+E\+D\+\_\+\+P\+R\+I\+O\+R\+I\+TY}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+F\+I\+X\+E\+D\+\_\+\+P\+R\+I\+O\+R\+I\+TY}{MCM\_PDD\_FIXED\_PRIORITY}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+F\+I\+X\+E\+D\+\_\+\+P\+R\+I\+O\+R\+I\+TY~0U}

Fixed-\/priority arbitration for the crossbar masters \mbox{\Hypertarget{_m_c_m___p_d_d_8h_a3d2deedfcda109e39397dfba7039f7ad}\label{_m_c_m___p_d_d_8h_a3d2deedfcda109e39397dfba7039f7ad}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Compute\+Operation\+Request@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Compute\+Operation\+Request}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Compute\+Operation\+Request@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Compute\+Operation\+Request}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Compute\+Operation\+Request}{MCM\_PDD\_GetComputeOperationRequest}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Compute\+Operation\+Request(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___m_c_m___register___accessor___macros_ga1f78c796fdf559bbbe78af4f5c1f0de3}{MCM\_CPO\_REG}(PeripheralBase) & \hyperlink{group___m_c_m___register___masks_ga36f43d6467fbe16e5585829747471da9}{MCM\_CPO\_CPOREQ\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns non zero value if compute operation request is active. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+M\+\_\+\+C\+PO. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_m_c_m___p_d_d_8h_a3d2deedfcda109e39397dfba7039f7ad}{MCM\_PDD\_GetComputeOperationRequest}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_m___p_d_d_8h_a94561279a10504869dcac3aedbb04bd0}\label{_m_c_m___p_d_d_8h_a94561279a10504869dcac3aedbb04bd0}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Compute\+Operation\+State@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Compute\+Operation\+State}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Compute\+Operation\+State@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Compute\+Operation\+State}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Compute\+Operation\+State}{MCM\_PDD\_GetComputeOperationState}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Compute\+Operation\+State(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint32\_t)(\hyperlink{group___m_c_m___register___accessor___macros_ga1f78c796fdf559bbbe78af4f5c1f0de3}{MCM\_CPO\_REG}(PeripheralBase) & \hyperlink{group___m_c_m___register___masks_ga039f47e9952c17908e79eace8fd0139c}{MCM\_CPO\_CPOACK\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns non zero value if compute operation entry has completed or compute operation exit has not completed. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+M\+\_\+\+C\+PO. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_m_c_m___p_d_d_8h_a94561279a10504869dcac3aedbb04bd0}{MCM\_PDD\_GetComputeOperationState}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_m___p_d_d_8h_ac5cfec07251b7d6886fe1a64ce909975}\label{_m_c_m___p_d_d_8h_ac5cfec07251b7d6886fe1a64ce909975}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Master\+Bus\+Connection\+To\+Axbs\+Input\+Port\+Mask@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Master\+Bus\+Connection\+To\+Axbs\+Input\+Port\+Mask}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Master\+Bus\+Connection\+To\+Axbs\+Input\+Port\+Mask@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Master\+Bus\+Connection\+To\+Axbs\+Input\+Port\+Mask}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Master\+Bus\+Connection\+To\+Axbs\+Input\+Port\+Mask}{MCM\_PDD\_GetMasterBusConnectionToAxbsInputPortMask}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Master\+Bus\+Connection\+To\+Axbs\+Input\+Port\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(\hyperlink{group___m_c_m___register___accessor___macros_ga79ed4435da37b341c75f7372eb4f33f7}{MCM\_PLAMC\_REG}(PeripheralBase) & \hyperlink{group___m_c_m___register___masks_ga7988227df54012705c7f522f348214ee}{MCM\_PLAMC\_AMC\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns present mask value of a corresponding connection to the crossbar switch\textquotesingle{}s master input port. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+M\+\_\+\+P\+L\+A\+MC. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_m_c_m___p_d_d_8h_ac5cfec07251b7d6886fe1a64ce909975}{MCM\_PDD\_GetMasterBusConnectionToAxbsInputPortMask}(<
      peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_m___p_d_d_8h_a655ca300c7024ae153f1f0063839ff4c}\label{_m_c_m___p_d_d_8h_a655ca300c7024ae153f1f0063839ff4c}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Slave\+Bus\+Connection\+To\+Axbs\+Input\+Port\+Mask@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Slave\+Bus\+Connection\+To\+Axbs\+Input\+Port\+Mask}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Slave\+Bus\+Connection\+To\+Axbs\+Input\+Port\+Mask@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Slave\+Bus\+Connection\+To\+Axbs\+Input\+Port\+Mask}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Slave\+Bus\+Connection\+To\+Axbs\+Input\+Port\+Mask}{MCM\_PDD\_GetSlaveBusConnectionToAxbsInputPortMask}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Get\+Slave\+Bus\+Connection\+To\+Axbs\+Input\+Port\+Mask(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(\hyperlink{group___m_c_m___register___accessor___macros_ga5f5057d86df1e237371d76a2b99689ce}{MCM\_PLASC\_REG}(PeripheralBase) & \hyperlink{group___m_c_m___register___masks_ga215cf860c41174735020a34e7ccf9590}{MCM\_PLASC\_ASC\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns present mask value of a corresponding connection to the crossbar switch\textquotesingle{}s slave input port. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+M\+\_\+\+P\+L\+A\+SC. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_m_c_m___p_d_d_8h_a655ca300c7024ae153f1f0063839ff4c}{MCM\_PDD\_GetSlaveBusConnectionToAxbsInputPortMask}(<
      peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_m___p_d_d_8h_a6a5cdcb8cc66c8fbcabe1ff278f6da48}\label{_m_c_m___p_d_d_8h_a6a5cdcb8cc66c8fbcabe1ff278f6da48}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Invalidate\+Flash\+Cache@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Invalidate\+Flash\+Cache}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Invalidate\+Flash\+Cache@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Invalidate\+Flash\+Cache}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Invalidate\+Flash\+Cache}{MCM\_PDD\_InvalidateFlashCache}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Invalidate\+Flash\+Cache(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCM\_PLACR\_REG(PeripheralBase) |= \(\backslash\)
     MCM\_PLACR\_CFCC\_MASK \(\backslash\)
  )
\end{DoxyCode}


Invalidates flash cache. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+M\+\_\+\+P\+L\+A\+CR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_m___p_d_d_8h_a6a5cdcb8cc66c8fbcabe1ff278f6da48}{MCM\_PDD\_InvalidateFlashCache}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_m___p_d_d_8h_a1acbffbfeaf74394aafbf8002c269fdf}\label{_m_c_m___p_d_d_8h_a1acbffbfeaf74394aafbf8002c269fdf}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+0@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+0}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+0@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+0}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+0}{MCM\_PDD\_MASTER\_BUS\_CONNECTION\_TO\_AXBS\_INPUT\_PORT\_0}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+0~0x1U}

A bus master connection to A\+X\+BS input port 0 is present \mbox{\Hypertarget{_m_c_m___p_d_d_8h_ab7119fb077ca800a5ca801bdacd36677}\label{_m_c_m___p_d_d_8h_ab7119fb077ca800a5ca801bdacd36677}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+1@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+1}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+1@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+1}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+1}{MCM\_PDD\_MASTER\_BUS\_CONNECTION\_TO\_AXBS\_INPUT\_PORT\_1}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+1~0x2U}

A bus master connection to A\+X\+BS input port 1 is present \mbox{\Hypertarget{_m_c_m___p_d_d_8h_aca0a7e380c977b002fd4810279c54ce0}\label{_m_c_m___p_d_d_8h_aca0a7e380c977b002fd4810279c54ce0}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+2@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+2}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+2@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+2}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+2}{MCM\_PDD\_MASTER\_BUS\_CONNECTION\_TO\_AXBS\_INPUT\_PORT\_2}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+2~0x4U}

A bus master connection to A\+X\+BS input port 2 is present \mbox{\Hypertarget{_m_c_m___p_d_d_8h_a54b2faab32cc8faef9a25232f176a249}\label{_m_c_m___p_d_d_8h_a54b2faab32cc8faef9a25232f176a249}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+3@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+3}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+3@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+3}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+3}{MCM\_PDD\_MASTER\_BUS\_CONNECTION\_TO\_AXBS\_INPUT\_PORT\_3}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+3~0x8U}

A bus master connection to A\+X\+BS input port 3 is present \mbox{\Hypertarget{_m_c_m___p_d_d_8h_abbd89f7a658b59237147500549ab394c}\label{_m_c_m___p_d_d_8h_abbd89f7a658b59237147500549ab394c}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+4@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+4}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+4@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+4}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+4}{MCM\_PDD\_MASTER\_BUS\_CONNECTION\_TO\_AXBS\_INPUT\_PORT\_4}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+4~0x10U}

A bus master connection to A\+X\+BS input port 4 is present \mbox{\Hypertarget{_m_c_m___p_d_d_8h_ad1bbde34932e437a0cf66fbac0daded7}\label{_m_c_m___p_d_d_8h_ad1bbde34932e437a0cf66fbac0daded7}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+5@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+5}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+5@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+5}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+5}{MCM\_PDD\_MASTER\_BUS\_CONNECTION\_TO\_AXBS\_INPUT\_PORT\_5}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+5~0x20U}

A bus master connection to A\+X\+BS input port 5 is present \mbox{\Hypertarget{_m_c_m___p_d_d_8h_a640fb24bea46e5b500c3f3d010276db5}\label{_m_c_m___p_d_d_8h_a640fb24bea46e5b500c3f3d010276db5}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+6@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+6}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+6@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+6}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+6}{MCM\_PDD\_MASTER\_BUS\_CONNECTION\_TO\_AXBS\_INPUT\_PORT\_6}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+6~0x40U}

A bus master connection to A\+X\+BS input port 6 is present \mbox{\Hypertarget{_m_c_m___p_d_d_8h_a294614f2cd5a80278957ed21e40b5c04}\label{_m_c_m___p_d_d_8h_a294614f2cd5a80278957ed21e40b5c04}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+7@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+7}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+7@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+7}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+7}{MCM\_PDD\_MASTER\_BUS\_CONNECTION\_TO\_AXBS\_INPUT\_PORT\_7}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+7~0x80U}

A bus master connection to A\+X\+BS input port 7 is present \mbox{\Hypertarget{_m_c_m___p_d_d_8h_a55ce8b406bc8f6307a88b5a2438a37ab}\label{_m_c_m___p_d_d_8h_a55ce8b406bc8f6307a88b5a2438a37ab}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Compute\+Operation\+Control\+Reg@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Compute\+Operation\+Control\+Reg}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Compute\+Operation\+Control\+Reg@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Compute\+Operation\+Control\+Reg}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Compute\+Operation\+Control\+Reg}{MCM\_PDD\_ReadComputeOperationControlReg}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Compute\+Operation\+Control\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCM\_CPO\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads compute operation control register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+M\+\_\+\+C\+PO. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result =
\hyperlink{_m_c_m___p_d_d_8h_a55ce8b406bc8f6307a88b5a2438a37ab}{MCM\_PDD\_ReadComputeOperationControlReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_m___p_d_d_8h_ad452e37318d273ee8478c3a3f73fb3ad}\label{_m_c_m___p_d_d_8h_ad452e37318d273ee8478c3a3f73fb3ad}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Crossbar\+Switch\+Master\+Configuration\+Reg@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Crossbar\+Switch\+Master\+Configuration\+Reg}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Crossbar\+Switch\+Master\+Configuration\+Reg@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Crossbar\+Switch\+Master\+Configuration\+Reg}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Crossbar\+Switch\+Master\+Configuration\+Reg}{MCM\_PDD\_ReadCrossbarSwitchMasterConfigurationReg}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Crossbar\+Switch\+Master\+Configuration\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCM\_PLAMC\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads crossbar switch (A\+X\+BS) master configuration register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 16-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+M\+\_\+\+P\+L\+A\+MC. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint16\_t result =
\hyperlink{_m_c_m___p_d_d_8h_ad452e37318d273ee8478c3a3f73fb3ad}{MCM\_PDD\_ReadCrossbarSwitchMasterConfigurationReg}(<
      peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_m___p_d_d_8h_a06b438e93361ad902fec35a1baf64184}\label{_m_c_m___p_d_d_8h_a06b438e93361ad902fec35a1baf64184}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Crossbar\+Switch\+Slave\+Configuration\+Reg@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Crossbar\+Switch\+Slave\+Configuration\+Reg}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Crossbar\+Switch\+Slave\+Configuration\+Reg@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Crossbar\+Switch\+Slave\+Configuration\+Reg}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Crossbar\+Switch\+Slave\+Configuration\+Reg}{MCM\_PDD\_ReadCrossbarSwitchSlaveConfigurationReg}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Crossbar\+Switch\+Slave\+Configuration\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCM\_PLASC\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads crossbar switch (A\+X\+BS) slave configuration register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 16-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+M\+\_\+\+P\+L\+A\+SC. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint16\_t result =
\hyperlink{_m_c_m___p_d_d_8h_a06b438e93361ad902fec35a1baf64184}{MCM\_PDD\_ReadCrossbarSwitchSlaveConfigurationReg}(<peripheral>
      \_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_m___p_d_d_8h_a719f0d8412a9b77c21d5da431bbb35eb}\label{_m_c_m___p_d_d_8h_a719f0d8412a9b77c21d5da431bbb35eb}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Platform\+Control\+Reg@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Platform\+Control\+Reg}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Platform\+Control\+Reg@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Platform\+Control\+Reg}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Platform\+Control\+Reg}{MCM\_PDD\_ReadPlatformControlReg}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Read\+Platform\+Control\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCM\_PLACR\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Reads platform control register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 32-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+M\+\_\+\+P\+L\+A\+CR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint32\_t result = \hyperlink{_m_c_m___p_d_d_8h_a719f0d8412a9b77c21d5da431bbb35eb}{MCM\_PDD\_ReadPlatformControlReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_m___p_d_d_8h_a9cd44e16c33080d5490de4feb159b942}\label{_m_c_m___p_d_d_8h_a9cd44e16c33080d5490de4feb159b942}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+R\+O\+U\+N\+D\+\_\+\+R\+O\+B\+IN@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+R\+O\+U\+N\+D\+\_\+\+R\+O\+B\+IN}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+R\+O\+U\+N\+D\+\_\+\+R\+O\+B\+IN@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+R\+O\+U\+N\+D\+\_\+\+R\+O\+B\+IN}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+R\+O\+U\+N\+D\+\_\+\+R\+O\+B\+IN}{MCM\_PDD\_ROUND\_ROBIN}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+R\+O\+U\+N\+D\+\_\+\+R\+O\+B\+IN~0x1U}

Round-\/robin arbitration for the crossbar masters \mbox{\Hypertarget{_m_c_m___p_d_d_8h_add8b0943a0bf3112a9fb3ab07c4c8ae5}\label{_m_c_m___p_d_d_8h_add8b0943a0bf3112a9fb3ab07c4c8ae5}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Compute\+Operation\+Request@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Compute\+Operation\+Request}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Compute\+Operation\+Request@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Compute\+Operation\+Request}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Compute\+Operation\+Request}{MCM\_PDD\_SetComputeOperationRequest}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Compute\+Operation\+Request(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCM\_CPO\_REG(PeripheralBase) |= \(\backslash\)
     MCM\_CPO\_CPOREQ\_MASK \(\backslash\)
  )
\end{DoxyCode}


Set compute operation request. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+M\+\_\+\+C\+PO. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_m___p_d_d_8h_add8b0943a0bf3112a9fb3ab07c4c8ae5}{MCM\_PDD\_SetComputeOperationRequest}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_m___p_d_d_8h_a7297a38aff423f12d77ea0e97cd19701}\label{_m_c_m___p_d_d_8h_a7297a38aff423f12d77ea0e97cd19701}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Crossbar\+Masters\+Arbitration\+Type@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Crossbar\+Masters\+Arbitration\+Type}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Crossbar\+Masters\+Arbitration\+Type@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Crossbar\+Masters\+Arbitration\+Type}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Crossbar\+Masters\+Arbitration\+Type}{MCM\_PDD\_SetCrossbarMastersArbitrationType}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Set\+Crossbar\+Masters\+Arbitration\+Type(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCM\_PLACR\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(( \(\backslash\)
      (uint32\_t)(\hyperlink{group___m_c_m___register___accessor___macros_ga7352403c798ebab30d2179fa9130011a}{MCM\_PLACR\_REG}(PeripheralBase) & (uint32\_t)(~(uint32\_t)
      \hyperlink{group___m_c_m___register___masks_gaeea6e96c143304d5bb05ea7fc403efc3}{MCM\_PLACR\_ARB\_MASK}))) | ( \(\backslash\)
      (uint32\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}))) \(\backslash\)
  )
\end{DoxyCode}


Selects arbitration type for crossbar masters. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Crossbar masters arbitration type. This parameter is of \char`\"{}\+Crossbar master arbitration type\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+M\+\_\+\+P\+L\+A\+CR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_m___p_d_d_8h_a7297a38aff423f12d77ea0e97cd19701}{MCM\_PDD\_SetCrossbarMastersArbitrationType}(<peripheral>\_BASE\_PTR,
\hyperlink{_m_c_m___p_d_d_8h_a0d2bfd5a8121c116c226d01580a2d75f}{MCM\_PDD\_FIXED\_PRIORITY});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_m___p_d_d_8h_a455982fc771abd3030017c75e1795722}\label{_m_c_m___p_d_d_8h_a455982fc771abd3030017c75e1795722}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+0@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+0}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+0@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+0}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+0}{MCM\_PDD\_SLAVE\_BUS\_CONNECTION\_TO\_AXBS\_INPUT\_PORT\_0}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+0~0x1U}

A bus slave connection to A\+X\+BS input port 0 is present \mbox{\Hypertarget{_m_c_m___p_d_d_8h_a2b644f3a709754473b4b74d2ac241516}\label{_m_c_m___p_d_d_8h_a2b644f3a709754473b4b74d2ac241516}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+1@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+1}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+1@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+1}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+1}{MCM\_PDD\_SLAVE\_BUS\_CONNECTION\_TO\_AXBS\_INPUT\_PORT\_1}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+1~0x2U}

A bus slave connection to A\+X\+BS input port 1 is present \mbox{\Hypertarget{_m_c_m___p_d_d_8h_ac2400392bfef1dd11b0d8347bded0d44}\label{_m_c_m___p_d_d_8h_ac2400392bfef1dd11b0d8347bded0d44}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+2@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+2}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+2@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+2}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+2}{MCM\_PDD\_SLAVE\_BUS\_CONNECTION\_TO\_AXBS\_INPUT\_PORT\_2}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+2~0x4U}

A bus slave connection to A\+X\+BS input port 2 is present \mbox{\Hypertarget{_m_c_m___p_d_d_8h_a4e60b43ed074bec8dad823b869c1fae9}\label{_m_c_m___p_d_d_8h_a4e60b43ed074bec8dad823b869c1fae9}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+3@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+3}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+3@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+3}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+3}{MCM\_PDD\_SLAVE\_BUS\_CONNECTION\_TO\_AXBS\_INPUT\_PORT\_3}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+3~0x8U}

A bus slave connection to A\+X\+BS input port 3 is present \mbox{\Hypertarget{_m_c_m___p_d_d_8h_ac2ce4af2e33e800bdb4ecc7b76ad49a2}\label{_m_c_m___p_d_d_8h_ac2ce4af2e33e800bdb4ecc7b76ad49a2}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+4@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+4}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+4@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+4}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+4}{MCM\_PDD\_SLAVE\_BUS\_CONNECTION\_TO\_AXBS\_INPUT\_PORT\_4}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+4~0x10U}

A bus slave connection to A\+X\+BS input port 4 is present \mbox{\Hypertarget{_m_c_m___p_d_d_8h_aad53959edc27603c5fcbb78143d25892}\label{_m_c_m___p_d_d_8h_aad53959edc27603c5fcbb78143d25892}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+5@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+5}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+5@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+5}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+5}{MCM\_PDD\_SLAVE\_BUS\_CONNECTION\_TO\_AXBS\_INPUT\_PORT\_5}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+5~0x20U}

A bus slave connection to A\+X\+BS input port 5 is present \mbox{\Hypertarget{_m_c_m___p_d_d_8h_a1ad779468be234dcc41e116366915b9e}\label{_m_c_m___p_d_d_8h_a1ad779468be234dcc41e116366915b9e}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+6@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+6}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+6@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+6}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+6}{MCM\_PDD\_SLAVE\_BUS\_CONNECTION\_TO\_AXBS\_INPUT\_PORT\_6}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+6~0x40U}

A bus slave connection to A\+X\+BS input port 6 is present \mbox{\Hypertarget{_m_c_m___p_d_d_8h_ade7394d554c2964865d772428aa1fb7a}\label{_m_c_m___p_d_d_8h_ade7394d554c2964865d772428aa1fb7a}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+7@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+7}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+7@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+7}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+7}{MCM\_PDD\_SLAVE\_BUS\_CONNECTION\_TO\_AXBS\_INPUT\_PORT\_7}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+S\+L\+A\+V\+E\+\_\+\+B\+U\+S\+\_\+\+C\+O\+N\+N\+E\+C\+T\+I\+O\+N\+\_\+\+T\+O\+\_\+\+A\+X\+B\+S\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+O\+R\+T\+\_\+7~0x80U}

A bus slave connection to A\+X\+BS input port 7 is present \mbox{\Hypertarget{_m_c_m___p_d_d_8h_aab98d0c308c7be1584b6ead7169bf81a}\label{_m_c_m___p_d_d_8h_aab98d0c308c7be1584b6ead7169bf81a}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Compute\+Operation\+Control\+Reg@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Compute\+Operation\+Control\+Reg}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Compute\+Operation\+Control\+Reg@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Compute\+Operation\+Control\+Reg}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Compute\+Operation\+Control\+Reg}{MCM\_PDD\_WriteComputeOperationControlReg}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Compute\+Operation\+Control\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCM\_CPO\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into compute operation control register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the compute operation control register. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+M\+\_\+\+C\+PO. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_m___p_d_d_8h_aab98d0c308c7be1584b6ead7169bf81a}{MCM\_PDD\_WriteComputeOperationControlReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_m___p_d_d_8h_a82f0e2859dd652d4ab73af1f7d4d597f}\label{_m_c_m___p_d_d_8h_a82f0e2859dd652d4ab73af1f7d4d597f}} 
\index{M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}!M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Platform\+Control\+Reg@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Platform\+Control\+Reg}}
\index{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Platform\+Control\+Reg@{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Platform\+Control\+Reg}!M\+C\+M\+\_\+\+P\+D\+D.\+h@{M\+C\+M\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Platform\+Control\+Reg}{MCM\_PDD\_WritePlatformControlReg}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+D\+D\+\_\+\+Write\+Platform\+Control\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCM\_PLACR\_REG(PeripheralBase) = \(\backslash\)
     (uint32\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes data specified by the Value parameter into platform control register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Value to be written to the platform control register. This parameter is a 32-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+M\+\_\+\+P\+L\+A\+CR. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_m___p_d_d_8h_a82f0e2859dd652d4ab73af1f7d4d597f}{MCM\_PDD\_WritePlatformControlReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
