
MDP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007ed0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000dac  08008060  08008060  00018060  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008e0c  08008e0c  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  08008e0c  08008e0c  00018e0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008e14  08008e14  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008e14  08008e14  00018e14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008e18  08008e18  00018e18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08008e1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002007c  2**0
                  CONTENTS
 10 .bss          00004e5c  2000007c  2000007c  0002007c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004ed8  20004ed8  0002007c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000171b5  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003228  00000000  00000000  00037261  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001410  00000000  00000000  0003a490  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000012e8  00000000  00000000  0003b8a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00003cf5  00000000  00000000  0003cb88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00017350  00000000  00000000  0004087d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d4e76  00000000  00000000  00057bcd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0012ca43  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005cc4  00000000  00000000  0012ca94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000007c 	.word	0x2000007c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008048 	.word	0x08008048

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000080 	.word	0x20000080
 80001cc:	08008048 	.word	0x08008048

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b974 	b.w	80005a0 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	4604      	mov	r4, r0
 80002d8:	468e      	mov	lr, r1
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d14d      	bne.n	800037a <__udivmoddi4+0xaa>
 80002de:	428a      	cmp	r2, r1
 80002e0:	4694      	mov	ip, r2
 80002e2:	d969      	bls.n	80003b8 <__udivmoddi4+0xe8>
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	b152      	cbz	r2, 8000300 <__udivmoddi4+0x30>
 80002ea:	fa01 f302 	lsl.w	r3, r1, r2
 80002ee:	f1c2 0120 	rsb	r1, r2, #32
 80002f2:	fa20 f101 	lsr.w	r1, r0, r1
 80002f6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002fa:	ea41 0e03 	orr.w	lr, r1, r3
 80002fe:	4094      	lsls	r4, r2
 8000300:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000304:	0c21      	lsrs	r1, r4, #16
 8000306:	fbbe f6f8 	udiv	r6, lr, r8
 800030a:	fa1f f78c 	uxth.w	r7, ip
 800030e:	fb08 e316 	mls	r3, r8, r6, lr
 8000312:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000316:	fb06 f107 	mul.w	r1, r6, r7
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f106 30ff 	add.w	r0, r6, #4294967295
 8000326:	f080 811f 	bcs.w	8000568 <__udivmoddi4+0x298>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 811c 	bls.w	8000568 <__udivmoddi4+0x298>
 8000330:	3e02      	subs	r6, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a5b      	subs	r3, r3, r1
 8000336:	b2a4      	uxth	r4, r4
 8000338:	fbb3 f0f8 	udiv	r0, r3, r8
 800033c:	fb08 3310 	mls	r3, r8, r0, r3
 8000340:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000344:	fb00 f707 	mul.w	r7, r0, r7
 8000348:	42a7      	cmp	r7, r4
 800034a:	d90a      	bls.n	8000362 <__udivmoddi4+0x92>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f100 33ff 	add.w	r3, r0, #4294967295
 8000354:	f080 810a 	bcs.w	800056c <__udivmoddi4+0x29c>
 8000358:	42a7      	cmp	r7, r4
 800035a:	f240 8107 	bls.w	800056c <__udivmoddi4+0x29c>
 800035e:	4464      	add	r4, ip
 8000360:	3802      	subs	r0, #2
 8000362:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000366:	1be4      	subs	r4, r4, r7
 8000368:	2600      	movs	r6, #0
 800036a:	b11d      	cbz	r5, 8000374 <__udivmoddi4+0xa4>
 800036c:	40d4      	lsrs	r4, r2
 800036e:	2300      	movs	r3, #0
 8000370:	e9c5 4300 	strd	r4, r3, [r5]
 8000374:	4631      	mov	r1, r6
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d909      	bls.n	8000392 <__udivmoddi4+0xc2>
 800037e:	2d00      	cmp	r5, #0
 8000380:	f000 80ef 	beq.w	8000562 <__udivmoddi4+0x292>
 8000384:	2600      	movs	r6, #0
 8000386:	e9c5 0100 	strd	r0, r1, [r5]
 800038a:	4630      	mov	r0, r6
 800038c:	4631      	mov	r1, r6
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	fab3 f683 	clz	r6, r3
 8000396:	2e00      	cmp	r6, #0
 8000398:	d14a      	bne.n	8000430 <__udivmoddi4+0x160>
 800039a:	428b      	cmp	r3, r1
 800039c:	d302      	bcc.n	80003a4 <__udivmoddi4+0xd4>
 800039e:	4282      	cmp	r2, r0
 80003a0:	f200 80f9 	bhi.w	8000596 <__udivmoddi4+0x2c6>
 80003a4:	1a84      	subs	r4, r0, r2
 80003a6:	eb61 0303 	sbc.w	r3, r1, r3
 80003aa:	2001      	movs	r0, #1
 80003ac:	469e      	mov	lr, r3
 80003ae:	2d00      	cmp	r5, #0
 80003b0:	d0e0      	beq.n	8000374 <__udivmoddi4+0xa4>
 80003b2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003b6:	e7dd      	b.n	8000374 <__udivmoddi4+0xa4>
 80003b8:	b902      	cbnz	r2, 80003bc <__udivmoddi4+0xec>
 80003ba:	deff      	udf	#255	; 0xff
 80003bc:	fab2 f282 	clz	r2, r2
 80003c0:	2a00      	cmp	r2, #0
 80003c2:	f040 8092 	bne.w	80004ea <__udivmoddi4+0x21a>
 80003c6:	eba1 010c 	sub.w	r1, r1, ip
 80003ca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ce:	fa1f fe8c 	uxth.w	lr, ip
 80003d2:	2601      	movs	r6, #1
 80003d4:	0c20      	lsrs	r0, r4, #16
 80003d6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003da:	fb07 1113 	mls	r1, r7, r3, r1
 80003de:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003e2:	fb0e f003 	mul.w	r0, lr, r3
 80003e6:	4288      	cmp	r0, r1
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x12c>
 80003ea:	eb1c 0101 	adds.w	r1, ip, r1
 80003ee:	f103 38ff 	add.w	r8, r3, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x12a>
 80003f4:	4288      	cmp	r0, r1
 80003f6:	f200 80cb 	bhi.w	8000590 <__udivmoddi4+0x2c0>
 80003fa:	4643      	mov	r3, r8
 80003fc:	1a09      	subs	r1, r1, r0
 80003fe:	b2a4      	uxth	r4, r4
 8000400:	fbb1 f0f7 	udiv	r0, r1, r7
 8000404:	fb07 1110 	mls	r1, r7, r0, r1
 8000408:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800040c:	fb0e fe00 	mul.w	lr, lr, r0
 8000410:	45a6      	cmp	lr, r4
 8000412:	d908      	bls.n	8000426 <__udivmoddi4+0x156>
 8000414:	eb1c 0404 	adds.w	r4, ip, r4
 8000418:	f100 31ff 	add.w	r1, r0, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x154>
 800041e:	45a6      	cmp	lr, r4
 8000420:	f200 80bb 	bhi.w	800059a <__udivmoddi4+0x2ca>
 8000424:	4608      	mov	r0, r1
 8000426:	eba4 040e 	sub.w	r4, r4, lr
 800042a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800042e:	e79c      	b.n	800036a <__udivmoddi4+0x9a>
 8000430:	f1c6 0720 	rsb	r7, r6, #32
 8000434:	40b3      	lsls	r3, r6
 8000436:	fa22 fc07 	lsr.w	ip, r2, r7
 800043a:	ea4c 0c03 	orr.w	ip, ip, r3
 800043e:	fa20 f407 	lsr.w	r4, r0, r7
 8000442:	fa01 f306 	lsl.w	r3, r1, r6
 8000446:	431c      	orrs	r4, r3
 8000448:	40f9      	lsrs	r1, r7
 800044a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800044e:	fa00 f306 	lsl.w	r3, r0, r6
 8000452:	fbb1 f8f9 	udiv	r8, r1, r9
 8000456:	0c20      	lsrs	r0, r4, #16
 8000458:	fa1f fe8c 	uxth.w	lr, ip
 800045c:	fb09 1118 	mls	r1, r9, r8, r1
 8000460:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000464:	fb08 f00e 	mul.w	r0, r8, lr
 8000468:	4288      	cmp	r0, r1
 800046a:	fa02 f206 	lsl.w	r2, r2, r6
 800046e:	d90b      	bls.n	8000488 <__udivmoddi4+0x1b8>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f108 3aff 	add.w	sl, r8, #4294967295
 8000478:	f080 8088 	bcs.w	800058c <__udivmoddi4+0x2bc>
 800047c:	4288      	cmp	r0, r1
 800047e:	f240 8085 	bls.w	800058c <__udivmoddi4+0x2bc>
 8000482:	f1a8 0802 	sub.w	r8, r8, #2
 8000486:	4461      	add	r1, ip
 8000488:	1a09      	subs	r1, r1, r0
 800048a:	b2a4      	uxth	r4, r4
 800048c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000490:	fb09 1110 	mls	r1, r9, r0, r1
 8000494:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000498:	fb00 fe0e 	mul.w	lr, r0, lr
 800049c:	458e      	cmp	lr, r1
 800049e:	d908      	bls.n	80004b2 <__udivmoddi4+0x1e2>
 80004a0:	eb1c 0101 	adds.w	r1, ip, r1
 80004a4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004a8:	d26c      	bcs.n	8000584 <__udivmoddi4+0x2b4>
 80004aa:	458e      	cmp	lr, r1
 80004ac:	d96a      	bls.n	8000584 <__udivmoddi4+0x2b4>
 80004ae:	3802      	subs	r0, #2
 80004b0:	4461      	add	r1, ip
 80004b2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004b6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ba:	eba1 010e 	sub.w	r1, r1, lr
 80004be:	42a1      	cmp	r1, r4
 80004c0:	46c8      	mov	r8, r9
 80004c2:	46a6      	mov	lr, r4
 80004c4:	d356      	bcc.n	8000574 <__udivmoddi4+0x2a4>
 80004c6:	d053      	beq.n	8000570 <__udivmoddi4+0x2a0>
 80004c8:	b15d      	cbz	r5, 80004e2 <__udivmoddi4+0x212>
 80004ca:	ebb3 0208 	subs.w	r2, r3, r8
 80004ce:	eb61 010e 	sbc.w	r1, r1, lr
 80004d2:	fa01 f707 	lsl.w	r7, r1, r7
 80004d6:	fa22 f306 	lsr.w	r3, r2, r6
 80004da:	40f1      	lsrs	r1, r6
 80004dc:	431f      	orrs	r7, r3
 80004de:	e9c5 7100 	strd	r7, r1, [r5]
 80004e2:	2600      	movs	r6, #0
 80004e4:	4631      	mov	r1, r6
 80004e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	40d8      	lsrs	r0, r3
 80004f0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f4:	fa21 f303 	lsr.w	r3, r1, r3
 80004f8:	4091      	lsls	r1, r2
 80004fa:	4301      	orrs	r1, r0
 80004fc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000500:	fa1f fe8c 	uxth.w	lr, ip
 8000504:	fbb3 f0f7 	udiv	r0, r3, r7
 8000508:	fb07 3610 	mls	r6, r7, r0, r3
 800050c:	0c0b      	lsrs	r3, r1, #16
 800050e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000512:	fb00 f60e 	mul.w	r6, r0, lr
 8000516:	429e      	cmp	r6, r3
 8000518:	fa04 f402 	lsl.w	r4, r4, r2
 800051c:	d908      	bls.n	8000530 <__udivmoddi4+0x260>
 800051e:	eb1c 0303 	adds.w	r3, ip, r3
 8000522:	f100 38ff 	add.w	r8, r0, #4294967295
 8000526:	d22f      	bcs.n	8000588 <__udivmoddi4+0x2b8>
 8000528:	429e      	cmp	r6, r3
 800052a:	d92d      	bls.n	8000588 <__udivmoddi4+0x2b8>
 800052c:	3802      	subs	r0, #2
 800052e:	4463      	add	r3, ip
 8000530:	1b9b      	subs	r3, r3, r6
 8000532:	b289      	uxth	r1, r1
 8000534:	fbb3 f6f7 	udiv	r6, r3, r7
 8000538:	fb07 3316 	mls	r3, r7, r6, r3
 800053c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000540:	fb06 f30e 	mul.w	r3, r6, lr
 8000544:	428b      	cmp	r3, r1
 8000546:	d908      	bls.n	800055a <__udivmoddi4+0x28a>
 8000548:	eb1c 0101 	adds.w	r1, ip, r1
 800054c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000550:	d216      	bcs.n	8000580 <__udivmoddi4+0x2b0>
 8000552:	428b      	cmp	r3, r1
 8000554:	d914      	bls.n	8000580 <__udivmoddi4+0x2b0>
 8000556:	3e02      	subs	r6, #2
 8000558:	4461      	add	r1, ip
 800055a:	1ac9      	subs	r1, r1, r3
 800055c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000560:	e738      	b.n	80003d4 <__udivmoddi4+0x104>
 8000562:	462e      	mov	r6, r5
 8000564:	4628      	mov	r0, r5
 8000566:	e705      	b.n	8000374 <__udivmoddi4+0xa4>
 8000568:	4606      	mov	r6, r0
 800056a:	e6e3      	b.n	8000334 <__udivmoddi4+0x64>
 800056c:	4618      	mov	r0, r3
 800056e:	e6f8      	b.n	8000362 <__udivmoddi4+0x92>
 8000570:	454b      	cmp	r3, r9
 8000572:	d2a9      	bcs.n	80004c8 <__udivmoddi4+0x1f8>
 8000574:	ebb9 0802 	subs.w	r8, r9, r2
 8000578:	eb64 0e0c 	sbc.w	lr, r4, ip
 800057c:	3801      	subs	r0, #1
 800057e:	e7a3      	b.n	80004c8 <__udivmoddi4+0x1f8>
 8000580:	4646      	mov	r6, r8
 8000582:	e7ea      	b.n	800055a <__udivmoddi4+0x28a>
 8000584:	4620      	mov	r0, r4
 8000586:	e794      	b.n	80004b2 <__udivmoddi4+0x1e2>
 8000588:	4640      	mov	r0, r8
 800058a:	e7d1      	b.n	8000530 <__udivmoddi4+0x260>
 800058c:	46d0      	mov	r8, sl
 800058e:	e77b      	b.n	8000488 <__udivmoddi4+0x1b8>
 8000590:	3b02      	subs	r3, #2
 8000592:	4461      	add	r1, ip
 8000594:	e732      	b.n	80003fc <__udivmoddi4+0x12c>
 8000596:	4630      	mov	r0, r6
 8000598:	e709      	b.n	80003ae <__udivmoddi4+0xde>
 800059a:	4464      	add	r4, ip
 800059c:	3802      	subs	r0, #2
 800059e:	e742      	b.n	8000426 <__udivmoddi4+0x156>

080005a0 <__aeabi_idiv0>:
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop

080005a4 <display>:
void parse_command_thread(void *args);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void display(uint8_t* str){
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b082      	sub	sp, #8
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
	// display_thread just looks at display_buf.
	strncpy(display_buf, (const char*) str, MAX_BUF_SIZE); //get rid of volatile compilation warning
 80005ac:	2214      	movs	r2, #20
 80005ae:	6879      	ldr	r1, [r7, #4]
 80005b0:	4803      	ldr	r0, [pc, #12]	; (80005c0 <display+0x1c>)
 80005b2:	f006 fc69 	bl	8006e88 <strncpy>
	// display_buf[strlen(str)] = '\0';
	return;
 80005b6:	bf00      	nop
}
 80005b8:	3708      	adds	r7, #8
 80005ba:	46bd      	mov	sp, r7
 80005bc:	bd80      	pop	{r7, pc}
 80005be:	bf00      	nop
 80005c0:	20000154 	.word	0x20000154

080005c4 <display_thread>:


void display_thread(void* args){
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b088      	sub	sp, #32
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
			display("bbb");
			i = 0;
		}
		*/

		strncpy(buf, (const char*)display_buf, MAX_BUF_SIZE); //get rid of volatile compilation warning
 80005cc:	f107 030c 	add.w	r3, r7, #12
 80005d0:	2214      	movs	r2, #20
 80005d2:	490a      	ldr	r1, [pc, #40]	; (80005fc <display_thread+0x38>)
 80005d4:	4618      	mov	r0, r3
 80005d6:	f006 fc57 	bl	8006e88 <strncpy>
		//sprintf(buf, "testing %s\0", display_buf);
		OLED_Clear();
 80005da:	f000 fd9d 	bl	8001118 <OLED_Clear>
		OLED_ShowString(10, 10, buf);
 80005de:	f107 030c 	add.w	r3, r7, #12
 80005e2:	461a      	mov	r2, r3
 80005e4:	210a      	movs	r1, #10
 80005e6:	200a      	movs	r0, #10
 80005e8:	f000 fe88 	bl	80012fc <OLED_ShowString>

		OLED_Refresh_Gram();
 80005ec:	f000 fd0e 	bl	800100c <OLED_Refresh_Gram>
		osDelay(500);
 80005f0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80005f4:	f003 ff42 	bl	800447c <osDelay>
		strncpy(buf, (const char*)display_buf, MAX_BUF_SIZE); //get rid of volatile compilation warning
 80005f8:	e7e8      	b.n	80005cc <display_thread+0x8>
 80005fa:	bf00      	nop
 80005fc:	20000154 	.word	0x20000154

08000600 <stop>:
	}
}

void stop(){
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(AIN1_GPIO_Port, AIN1_Pin, GPIO_PIN_RESET); // set direction of rotation for wheel A - forward
 8000604:	2200      	movs	r2, #0
 8000606:	f44f 7100 	mov.w	r1, #512	; 0x200
 800060a:	480a      	ldr	r0, [pc, #40]	; (8000634 <stop+0x34>)
 800060c:	f001 fb0c 	bl	8001c28 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AIN2_GPIO_Port, AIN2_Pin, GPIO_PIN_RESET);
 8000610:	2200      	movs	r2, #0
 8000612:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000616:	4807      	ldr	r0, [pc, #28]	; (8000634 <stop+0x34>)
 8000618:	f001 fb06 	bl	8001c28 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(BIN1_GPIO_Port, BIN1_Pin,GPIO_PIN_RESET);
 800061c:	2200      	movs	r2, #0
 800061e:	2120      	movs	r1, #32
 8000620:	4805      	ldr	r0, [pc, #20]	; (8000638 <stop+0x38>)
 8000622:	f001 fb01 	bl	8001c28 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BIN2_GPIO_Port, BIN2_Pin,GPIO_PIN_RESET);
 8000626:	2200      	movs	r2, #0
 8000628:	2140      	movs	r1, #64	; 0x40
 800062a:	4803      	ldr	r0, [pc, #12]	; (8000638 <stop+0x38>)
 800062c:	f001 fafc 	bl	8001c28 <HAL_GPIO_WritePin>
}
 8000630:	bf00      	nop
 8000632:	bd80      	pop	{r7, pc}
 8000634:	40020400 	.word	0x40020400
 8000638:	40021000 	.word	0x40021000

0800063c <move>:

void move(int direction){
 800063c:	b580      	push	{r7, lr}
 800063e:	b082      	sub	sp, #8
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
	// 1 for forward, 2 for backwards
	// plug motorA to the left motor (blue)
	if (direction == 2){
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	2b02      	cmp	r3, #2
 8000648:	d116      	bne.n	8000678 <move+0x3c>
		HAL_GPIO_WritePin(AIN1_GPIO_Port, AIN1_Pin, GPIO_PIN_RESET); // set direction of rotation for wheel A
 800064a:	2200      	movs	r2, #0
 800064c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000650:	4818      	ldr	r0, [pc, #96]	; (80006b4 <move+0x78>)
 8000652:	f001 fae9 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(AIN2_GPIO_Port, AIN2_Pin, GPIO_PIN_SET); //opposite of motorb cuz its looking the other direction
 8000656:	2201      	movs	r2, #1
 8000658:	f44f 7180 	mov.w	r1, #256	; 0x100
 800065c:	4815      	ldr	r0, [pc, #84]	; (80006b4 <move+0x78>)
 800065e:	f001 fae3 	bl	8001c28 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(BIN1_GPIO_Port, BIN1_Pin,GPIO_PIN_SET);
 8000662:	2201      	movs	r2, #1
 8000664:	2120      	movs	r1, #32
 8000666:	4814      	ldr	r0, [pc, #80]	; (80006b8 <move+0x7c>)
 8000668:	f001 fade 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BIN2_GPIO_Port, BIN2_Pin,GPIO_PIN_RESET);
 800066c:	2200      	movs	r2, #0
 800066e:	2140      	movs	r1, #64	; 0x40
 8000670:	4811      	ldr	r0, [pc, #68]	; (80006b8 <move+0x7c>)
 8000672:	f001 fad9 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(AIN2_GPIO_Port, AIN2_Pin, GPIO_PIN_RESET); //opposite of motorb cuz its looking the other direction

		HAL_GPIO_WritePin(BIN1_GPIO_Port, BIN1_Pin,GPIO_PIN_RESET);
		HAL_GPIO_WritePin(BIN2_GPIO_Port, BIN2_Pin,GPIO_PIN_SET);
	}
}
 8000676:	e018      	b.n	80006aa <move+0x6e>
	else if (direction == 1){
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	2b01      	cmp	r3, #1
 800067c:	d115      	bne.n	80006aa <move+0x6e>
		HAL_GPIO_WritePin(AIN1_GPIO_Port, AIN1_Pin, GPIO_PIN_SET); // set direction of rotation for wheel A
 800067e:	2201      	movs	r2, #1
 8000680:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000684:	480b      	ldr	r0, [pc, #44]	; (80006b4 <move+0x78>)
 8000686:	f001 facf 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(AIN2_GPIO_Port, AIN2_Pin, GPIO_PIN_RESET); //opposite of motorb cuz its looking the other direction
 800068a:	2200      	movs	r2, #0
 800068c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000690:	4808      	ldr	r0, [pc, #32]	; (80006b4 <move+0x78>)
 8000692:	f001 fac9 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BIN1_GPIO_Port, BIN1_Pin,GPIO_PIN_RESET);
 8000696:	2200      	movs	r2, #0
 8000698:	2120      	movs	r1, #32
 800069a:	4807      	ldr	r0, [pc, #28]	; (80006b8 <move+0x7c>)
 800069c:	f001 fac4 	bl	8001c28 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BIN2_GPIO_Port, BIN2_Pin,GPIO_PIN_SET);
 80006a0:	2201      	movs	r2, #1
 80006a2:	2140      	movs	r1, #64	; 0x40
 80006a4:	4804      	ldr	r0, [pc, #16]	; (80006b8 <move+0x7c>)
 80006a6:	f001 fabf 	bl	8001c28 <HAL_GPIO_WritePin>
}
 80006aa:	bf00      	nop
 80006ac:	3708      	adds	r7, #8
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bd80      	pop	{r7, pc}
 80006b2:	bf00      	nop
 80006b4:	40020400 	.word	0x40020400
 80006b8:	40021000 	.word	0x40021000

080006bc <testMoveThread>:

void testMoveThread(void* arg){
 80006bc:	b580      	push	{r7, lr}
 80006be:	b088      	sub	sp, #32
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
	for (;;){

		//sprintf(command, "IN MOVE %d ! %d", move_flag, delay_flag); //TESTING
		//display(command);
		//osDelay(1000);
		if (move_flag == 1){
 80006c4:	4b13      	ldr	r3, [pc, #76]	; (8000714 <testMoveThread+0x58>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	2b01      	cmp	r3, #1
 80006ca:	d10a      	bne.n	80006e2 <testMoveThread+0x26>
			move(1);
 80006cc:	2001      	movs	r0, #1
 80006ce:	f7ff ffb5 	bl	800063c <move>
			osDelay(delay_flag); //TODO change to distance instead of time
 80006d2:	4b11      	ldr	r3, [pc, #68]	; (8000718 <testMoveThread+0x5c>)
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	4618      	mov	r0, r3
 80006d8:	f003 fed0 	bl	800447c <osDelay>
			move_flag = 0;
 80006dc:	4b0d      	ldr	r3, [pc, #52]	; (8000714 <testMoveThread+0x58>)
 80006de:	2200      	movs	r2, #0
 80006e0:	601a      	str	r2, [r3, #0]
		}
		if (move_flag == 2){
 80006e2:	4b0c      	ldr	r3, [pc, #48]	; (8000714 <testMoveThread+0x58>)
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	2b02      	cmp	r3, #2
 80006e8:	d10a      	bne.n	8000700 <testMoveThread+0x44>
			move(2);
 80006ea:	2002      	movs	r0, #2
 80006ec:	f7ff ffa6 	bl	800063c <move>
			osDelay(delay_flag);
 80006f0:	4b09      	ldr	r3, [pc, #36]	; (8000718 <testMoveThread+0x5c>)
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	4618      	mov	r0, r3
 80006f6:	f003 fec1 	bl	800447c <osDelay>
			move_flag = 0;
 80006fa:	4b06      	ldr	r3, [pc, #24]	; (8000714 <testMoveThread+0x58>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	601a      	str	r2, [r3, #0]
		}
		if (move_flag == 0){
 8000700:	4b04      	ldr	r3, [pc, #16]	; (8000714 <testMoveThread+0x58>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	2b00      	cmp	r3, #0
 8000706:	d101      	bne.n	800070c <testMoveThread+0x50>
			stop();
 8000708:	f7ff ff7a 	bl	8000600 <stop>
		}
		osDelay(1);
 800070c:	2001      	movs	r0, #1
 800070e:	f003 feb5 	bl	800447c <osDelay>
		if (move_flag == 1){
 8000712:	e7d7      	b.n	80006c4 <testMoveThread+0x8>
 8000714:	2000016c 	.word	0x2000016c
 8000718:	20000000 	.word	0x20000000

0800071c <testTurnThread>:
	}
}

void testTurnThread(void* arg){
 800071c:	b580      	push	{r7, lr}
 800071e:	b088      	sub	sp, #32
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
	char command[20];
	for (;;){
		if (turn_flag != -1){
 8000724:	4b0f      	ldr	r3, [pc, #60]	; (8000764 <testTurnThread+0x48>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	f1b3 3fff 	cmp.w	r3, #4294967295
 800072c:	d0fa      	beq.n	8000724 <testTurnThread+0x8>

			sprintf(command, "IN TURN %d !", turn_flag); //TESTING
 800072e:	4b0d      	ldr	r3, [pc, #52]	; (8000764 <testTurnThread+0x48>)
 8000730:	681a      	ldr	r2, [r3, #0]
 8000732:	f107 030c 	add.w	r3, r7, #12
 8000736:	490c      	ldr	r1, [pc, #48]	; (8000768 <testTurnThread+0x4c>)
 8000738:	4618      	mov	r0, r3
 800073a:	f006 fb57 	bl	8006dec <siprintf>
			display(command);
 800073e:	f107 030c 	add.w	r3, r7, #12
 8000742:	4618      	mov	r0, r3
 8000744:	f7ff ff2e 	bl	80005a4 <display>

			osDelay(2000);
 8000748:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800074c:	f003 fe96 	bl	800447c <osDelay>
			turn(turn_flag);
 8000750:	4b04      	ldr	r3, [pc, #16]	; (8000764 <testTurnThread+0x48>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	4618      	mov	r0, r3
 8000756:	f000 f809 	bl	800076c <turn>
			turn_flag = -1;
 800075a:	4b02      	ldr	r3, [pc, #8]	; (8000764 <testTurnThread+0x48>)
 800075c:	f04f 32ff 	mov.w	r2, #4294967295
 8000760:	601a      	str	r2, [r3, #0]
		if (turn_flag != -1){
 8000762:	e7df      	b.n	8000724 <testTurnThread+0x8>
 8000764:	20000004 	.word	0x20000004
 8000768:	080080bc 	.word	0x080080bc

0800076c <turn>:
		}
	}
}

void turn(int value){
 800076c:	b580      	push	{r7, lr}
 800076e:	b082      	sub	sp, #8
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
	// TODO: calibrate the values when i have the robot
	//htim12.Instance->CCR3=85;

	if (value < 85 || value > 240){
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	2b54      	cmp	r3, #84	; 0x54
 8000778:	dd02      	ble.n	8000780 <turn+0x14>
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	2bf0      	cmp	r3, #240	; 0xf0
 800077e:	dd03      	ble.n	8000788 <turn+0x1c>
		display("value too extreme");
 8000780:	4805      	ldr	r0, [pc, #20]	; (8000798 <turn+0x2c>)
 8000782:	f7ff ff0f 	bl	80005a4 <display>
		return;
 8000786:	e003      	b.n	8000790 <turn+0x24>
	}

	htim12.Instance->CCR1 = value; // straight
 8000788:	4b04      	ldr	r3, [pc, #16]	; (800079c <turn+0x30>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	687a      	ldr	r2, [r7, #4]
 800078e:	635a      	str	r2, [r3, #52]	; 0x34
		//htim12.Instance->CCR1 = 60; // left
		//HAL_Delay(2000);
		//htim12.Instance->CCR1 = 72; // center
	}
	*/
}
 8000790:	3708      	adds	r7, #8
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	080080cc 	.word	0x080080cc
 800079c:	20000098 	.word	0x20000098

080007a0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b082      	sub	sp, #8
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
	// prevent unused argument(s) compilation warning

	UNUSED(huart);


	if (command_len == MAX_BUF_SIZE - 1){ // for null terminator
 80007a8:	4b1d      	ldr	r3, [pc, #116]	; (8000820 <HAL_UART_RxCpltCallback+0x80>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	2b13      	cmp	r3, #19
 80007ae:	d108      	bne.n	80007c2 <HAL_UART_RxCpltCallback+0x22>
		// TODO: transmit to the pi that command exceeds buffer.
		// Refresh the command buffer
		command_buf[0] = '\0';
 80007b0:	4b1c      	ldr	r3, [pc, #112]	; (8000824 <HAL_UART_RxCpltCallback+0x84>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	701a      	strb	r2, [r3, #0]
		command_len = 0;
 80007b6:	4b1a      	ldr	r3, [pc, #104]	; (8000820 <HAL_UART_RxCpltCallback+0x80>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	601a      	str	r2, [r3, #0]
		display("out of spaaace");
 80007bc:	481a      	ldr	r0, [pc, #104]	; (8000828 <HAL_UART_RxCpltCallback+0x88>)
 80007be:	f7ff fef1 	bl	80005a4 <display>
	}

	if (uart_input == ':') {
 80007c2:	4b1a      	ldr	r3, [pc, #104]	; (800082c <HAL_UART_RxCpltCallback+0x8c>)
 80007c4:	781b      	ldrb	r3, [r3, #0]
 80007c6:	b2db      	uxtb	r3, r3
 80007c8:	2b3a      	cmp	r3, #58	; 0x3a
 80007ca:	d106      	bne.n	80007da <HAL_UART_RxCpltCallback+0x3a>
		command_len = 0;
 80007cc:	4b14      	ldr	r3, [pc, #80]	; (8000820 <HAL_UART_RxCpltCallback+0x80>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	601a      	str	r2, [r3, #0]
		command_buf[0] = '\0';
 80007d2:	4b14      	ldr	r3, [pc, #80]	; (8000824 <HAL_UART_RxCpltCallback+0x84>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	701a      	strb	r2, [r3, #0]
 80007d8:	e019      	b.n	800080e <HAL_UART_RxCpltCallback+0x6e>
	} else if (uart_input == ';'){
 80007da:	4b14      	ldr	r3, [pc, #80]	; (800082c <HAL_UART_RxCpltCallback+0x8c>)
 80007dc:	781b      	ldrb	r3, [r3, #0]
 80007de:	b2db      	uxtb	r3, r3
 80007e0:	2b3b      	cmp	r3, #59	; 0x3b
 80007e2:	d108      	bne.n	80007f6 <HAL_UART_RxCpltCallback+0x56>
		command_buf[command_len] = '\0';  // Null terminate
 80007e4:	4b0e      	ldr	r3, [pc, #56]	; (8000820 <HAL_UART_RxCpltCallback+0x80>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	4a0e      	ldr	r2, [pc, #56]	; (8000824 <HAL_UART_RxCpltCallback+0x84>)
 80007ea:	2100      	movs	r1, #0
 80007ec:	54d1      	strb	r1, [r2, r3]
		ready_execute = 1; //TODO: multitasking
 80007ee:	4b10      	ldr	r3, [pc, #64]	; (8000830 <HAL_UART_RxCpltCallback+0x90>)
 80007f0:	2201      	movs	r2, #1
 80007f2:	601a      	str	r2, [r3, #0]
 80007f4:	e00b      	b.n	800080e <HAL_UART_RxCpltCallback+0x6e>
	} else {
		command_buf[command_len] = uart_input; // append only if not special character
 80007f6:	4b0a      	ldr	r3, [pc, #40]	; (8000820 <HAL_UART_RxCpltCallback+0x80>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	4a0c      	ldr	r2, [pc, #48]	; (800082c <HAL_UART_RxCpltCallback+0x8c>)
 80007fc:	7812      	ldrb	r2, [r2, #0]
 80007fe:	b2d1      	uxtb	r1, r2
 8000800:	4a08      	ldr	r2, [pc, #32]	; (8000824 <HAL_UART_RxCpltCallback+0x84>)
 8000802:	54d1      	strb	r1, [r2, r3]
		command_len++;
 8000804:	4b06      	ldr	r3, [pc, #24]	; (8000820 <HAL_UART_RxCpltCallback+0x80>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	3301      	adds	r3, #1
 800080a:	4a05      	ldr	r2, [pc, #20]	; (8000820 <HAL_UART_RxCpltCallback+0x80>)
 800080c:	6013      	str	r3, [r2, #0]
	}

	// wait for another receive
	HAL_UART_Receive_IT(&huart3, &uart_input, 1);
 800080e:	2201      	movs	r2, #1
 8000810:	4906      	ldr	r1, [pc, #24]	; (800082c <HAL_UART_RxCpltCallback+0x8c>)
 8000812:	4808      	ldr	r0, [pc, #32]	; (8000834 <HAL_UART_RxCpltCallback+0x94>)
 8000814:	f002 fd8a 	bl	800332c <HAL_UART_Receive_IT>
}
 8000818:	bf00      	nop
 800081a:	3708      	adds	r7, #8
 800081c:	46bd      	mov	sp, r7
 800081e:	bd80      	pop	{r7, pc}
 8000820:	20000150 	.word	0x20000150
 8000824:	20000138 	.word	0x20000138
 8000828:	080080e0 	.word	0x080080e0
 800082c:	2000014c 	.word	0x2000014c
 8000830:	20000168 	.word	0x20000168
 8000834:	200000e0 	.word	0x200000e0

08000838 <parse_command_thread>:

void parse_command_thread(void* args){
 8000838:	b590      	push	{r4, r7, lr}
 800083a:	b093      	sub	sp, #76	; 0x4c
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
	 * 	Example:
	 * 	"FWD 2000;" -> Move forward 2 seconds
	 * 	"LFT 10; BCK 1000;" -> Turn front wheels 10 degrees left (from straight), then move backward 1second
	 */

	const char *commands[] = {"FWD\0", "BCK\0", "LFT\0", "RGT\0"};
 8000840:	4b2c      	ldr	r3, [pc, #176]	; (80008f4 <parse_command_thread+0xbc>)
 8000842:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8000846:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000848:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	char tmp[20];
	char command[20];
	int value;
	for(;;){
		if (ready_execute == 1){
 800084c:	4b2a      	ldr	r3, [pc, #168]	; (80008f8 <parse_command_thread+0xc0>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	2b01      	cmp	r3, #1
 8000852:	d1fb      	bne.n	800084c <parse_command_thread+0x14>
			strncpy(tmp, (const char*)command_buf, command_len); //get rid of volatile compilation warning
 8000854:	4b29      	ldr	r3, [pc, #164]	; (80008fc <parse_command_thread+0xc4>)
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	461a      	mov	r2, r3
 800085a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800085e:	4928      	ldr	r1, [pc, #160]	; (8000900 <parse_command_thread+0xc8>)
 8000860:	4618      	mov	r0, r3
 8000862:	f006 fb11 	bl	8006e88 <strncpy>

			sscanf(tmp, "%s %d", command, &value);
 8000866:	f107 030c 	add.w	r3, r7, #12
 800086a:	f107 0210 	add.w	r2, r7, #16
 800086e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8000872:	4924      	ldr	r1, [pc, #144]	; (8000904 <parse_command_thread+0xcc>)
 8000874:	f006 fada 	bl	8006e2c <siscanf>

			display(command);
 8000878:	f107 0310 	add.w	r3, r7, #16
 800087c:	4618      	mov	r0, r3
 800087e:	f7ff fe91 	bl	80005a4 <display>

			// TODO check values are valid

			if (strcmp(command, commands[0]) == 0 ){ //FWD
 8000882:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000884:	f107 0310 	add.w	r3, r7, #16
 8000888:	4611      	mov	r1, r2
 800088a:	4618      	mov	r0, r3
 800088c:	f7ff fca0 	bl	80001d0 <strcmp>
 8000890:	4603      	mov	r3, r0
 8000892:	2b00      	cmp	r3, #0
 8000894:	d105      	bne.n	80008a2 <parse_command_thread+0x6a>
				//sprintf(command, "MOVE FWD %d ms, %d", value, move_flag); //TESTING
				//display(command);
				move_flag = 1;
 8000896:	4b1c      	ldr	r3, [pc, #112]	; (8000908 <parse_command_thread+0xd0>)
 8000898:	2201      	movs	r2, #1
 800089a:	601a      	str	r2, [r3, #0]
				delay_flag = value;
 800089c:	68fb      	ldr	r3, [r7, #12]
 800089e:	4a1b      	ldr	r2, [pc, #108]	; (800090c <parse_command_thread+0xd4>)
 80008a0:	6013      	str	r3, [r2, #0]
			}
			if (strcmp(command, commands[1]) == 0){ //BCK
 80008a2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80008a4:	f107 0310 	add.w	r3, r7, #16
 80008a8:	4611      	mov	r1, r2
 80008aa:	4618      	mov	r0, r3
 80008ac:	f7ff fc90 	bl	80001d0 <strcmp>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d105      	bne.n	80008c2 <parse_command_thread+0x8a>
				move_flag = 2;
 80008b6:	4b14      	ldr	r3, [pc, #80]	; (8000908 <parse_command_thread+0xd0>)
 80008b8:	2202      	movs	r2, #2
 80008ba:	601a      	str	r2, [r3, #0]
				delay_flag = value;
 80008bc:	68fb      	ldr	r3, [r7, #12]
 80008be:	4a13      	ldr	r2, [pc, #76]	; (800090c <parse_command_thread+0xd4>)
 80008c0:	6013      	str	r3, [r2, #0]
			}
			if (strcmp(command, commands[2]) == 0){ //LFT
 80008c2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80008c4:	f107 0310 	add.w	r3, r7, #16
 80008c8:	4611      	mov	r1, r2
 80008ca:	4618      	mov	r0, r3
 80008cc:	f7ff fc80 	bl	80001d0 <strcmp>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d102      	bne.n	80008dc <parse_command_thread+0xa4>
				turn_flag = value;
 80008d6:	68fb      	ldr	r3, [r7, #12]
 80008d8:	4a0d      	ldr	r2, [pc, #52]	; (8000910 <parse_command_thread+0xd8>)
 80008da:	6013      	str	r3, [r2, #0]
			}
			// reset the shared vars
			ready_execute = 0;
 80008dc:	4b06      	ldr	r3, [pc, #24]	; (80008f8 <parse_command_thread+0xc0>)
 80008de:	2200      	movs	r2, #0
 80008e0:	601a      	str	r2, [r3, #0]
			command_len = 0;
 80008e2:	4b06      	ldr	r3, [pc, #24]	; (80008fc <parse_command_thread+0xc4>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	601a      	str	r2, [r3, #0]
			memset(command_buf, 0, MAX_BUF_SIZE);
 80008e8:	2214      	movs	r2, #20
 80008ea:	2100      	movs	r1, #0
 80008ec:	4804      	ldr	r0, [pc, #16]	; (8000900 <parse_command_thread+0xc8>)
 80008ee:	f006 fa75 	bl	8006ddc <memset>
		if (ready_execute == 1){
 80008f2:	e7ab      	b.n	800084c <parse_command_thread+0x14>
 80008f4:	080080f8 	.word	0x080080f8
 80008f8:	20000168 	.word	0x20000168
 80008fc:	20000150 	.word	0x20000150
 8000900:	20000138 	.word	0x20000138
 8000904:	080080f0 	.word	0x080080f0
 8000908:	2000016c 	.word	0x2000016c
 800090c:	20000000 	.word	0x20000000
 8000910:	20000004 	.word	0x20000004

08000914 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000918:	f000 fdb0 	bl	800147c <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800091c:	f000 f862 	bl	80009e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000920:	f000 f956 	bl	8000bd0 <MX_GPIO_Init>
  MX_TIM12_Init();
 8000924:	f000 f8bc 	bl	8000aa0 <MX_TIM12_Init>
  MX_USART3_UART_Init();
 8000928:	f000 f928 	bl	8000b7c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  OLED_Init();
 800092c:	f000 fd18 	bl	8001360 <OLED_Init>
  HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);
 8000930:	2100      	movs	r1, #0
 8000932:	481a      	ldr	r0, [pc, #104]	; (800099c <main+0x88>)
 8000934:	f001 feba 	bl	80026ac <HAL_TIM_PWM_Start>

  // wait for an input
  // reads 1 character at a time
  HAL_UART_Receive_IT(&huart3, (uint8_t *) &uart_input, 1);
 8000938:	2201      	movs	r2, #1
 800093a:	4919      	ldr	r1, [pc, #100]	; (80009a0 <main+0x8c>)
 800093c:	4819      	ldr	r0, [pc, #100]	; (80009a4 <main+0x90>)
 800093e:	f002 fcf5 	bl	800332c <HAL_UART_Receive_IT>
  //HAL_UART_Transmit_IT(&huart3, (uint8_t *) &command_buf, command_len, 0xFFFF); // send instruction

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000942:	f003 fcbf 	bl	80042c4 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000946:	4a18      	ldr	r2, [pc, #96]	; (80009a8 <main+0x94>)
 8000948:	2100      	movs	r1, #0
 800094a:	4818      	ldr	r0, [pc, #96]	; (80009ac <main+0x98>)
 800094c:	f003 fd04 	bl	8004358 <osThreadNew>
 8000950:	4603      	mov	r3, r0
 8000952:	4a17      	ldr	r2, [pc, #92]	; (80009b0 <main+0x9c>)
 8000954:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  oledTaskHandle = osThreadNew(display_thread, NULL, &oledTask_attributes);
 8000956:	4a17      	ldr	r2, [pc, #92]	; (80009b4 <main+0xa0>)
 8000958:	2100      	movs	r1, #0
 800095a:	4817      	ldr	r0, [pc, #92]	; (80009b8 <main+0xa4>)
 800095c:	f003 fcfc 	bl	8004358 <osThreadNew>
 8000960:	4603      	mov	r3, r0
 8000962:	4a16      	ldr	r2, [pc, #88]	; (80009bc <main+0xa8>)
 8000964:	6013      	str	r3, [r2, #0]
  moveTaskHandle = osThreadNew(testMoveThread, NULL, &moveTask_attributes);
 8000966:	4a16      	ldr	r2, [pc, #88]	; (80009c0 <main+0xac>)
 8000968:	2100      	movs	r1, #0
 800096a:	4816      	ldr	r0, [pc, #88]	; (80009c4 <main+0xb0>)
 800096c:	f003 fcf4 	bl	8004358 <osThreadNew>
 8000970:	4603      	mov	r3, r0
 8000972:	4a15      	ldr	r2, [pc, #84]	; (80009c8 <main+0xb4>)
 8000974:	6013      	str	r3, [r2, #0]
  turnTaskHandle = osThreadNew(testTurnThread, NULL, &turnTask_attributes);
 8000976:	4a15      	ldr	r2, [pc, #84]	; (80009cc <main+0xb8>)
 8000978:	2100      	movs	r1, #0
 800097a:	4815      	ldr	r0, [pc, #84]	; (80009d0 <main+0xbc>)
 800097c:	f003 fcec 	bl	8004358 <osThreadNew>
 8000980:	4603      	mov	r3, r0
 8000982:	4a14      	ldr	r2, [pc, #80]	; (80009d4 <main+0xc0>)
 8000984:	6013      	str	r3, [r2, #0]
  commandTaskHandle = osThreadNew(parse_command_thread, NULL, &commandTask_attributes);
 8000986:	4a14      	ldr	r2, [pc, #80]	; (80009d8 <main+0xc4>)
 8000988:	2100      	movs	r1, #0
 800098a:	4814      	ldr	r0, [pc, #80]	; (80009dc <main+0xc8>)
 800098c:	f003 fce4 	bl	8004358 <osThreadNew>
 8000990:	4603      	mov	r3, r0
 8000992:	4a13      	ldr	r2, [pc, #76]	; (80009e0 <main+0xcc>)
 8000994:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000996:	f003 fcb9 	bl	800430c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800099a:	e7fe      	b.n	800099a <main+0x86>
 800099c:	20000098 	.word	0x20000098
 80009a0:	2000014c 	.word	0x2000014c
 80009a4:	200000e0 	.word	0x200000e0
 80009a8:	0800812c 	.word	0x0800812c
 80009ac:	08000cd1 	.word	0x08000cd1
 80009b0:	20000124 	.word	0x20000124
 80009b4:	08008150 	.word	0x08008150
 80009b8:	080005c5 	.word	0x080005c5
 80009bc:	20000128 	.word	0x20000128
 80009c0:	08008198 	.word	0x08008198
 80009c4:	080006bd 	.word	0x080006bd
 80009c8:	20000130 	.word	0x20000130
 80009cc:	08008174 	.word	0x08008174
 80009d0:	0800071d 	.word	0x0800071d
 80009d4:	2000012c 	.word	0x2000012c
 80009d8:	080081bc 	.word	0x080081bc
 80009dc:	08000839 	.word	0x08000839
 80009e0:	20000134 	.word	0x20000134

080009e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b094      	sub	sp, #80	; 0x50
 80009e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009ea:	f107 0320 	add.w	r3, r7, #32
 80009ee:	2230      	movs	r2, #48	; 0x30
 80009f0:	2100      	movs	r1, #0
 80009f2:	4618      	mov	r0, r3
 80009f4:	f006 f9f2 	bl	8006ddc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009f8:	f107 030c 	add.w	r3, r7, #12
 80009fc:	2200      	movs	r2, #0
 80009fe:	601a      	str	r2, [r3, #0]
 8000a00:	605a      	str	r2, [r3, #4]
 8000a02:	609a      	str	r2, [r3, #8]
 8000a04:	60da      	str	r2, [r3, #12]
 8000a06:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a08:	2300      	movs	r3, #0
 8000a0a:	60bb      	str	r3, [r7, #8]
 8000a0c:	4b22      	ldr	r3, [pc, #136]	; (8000a98 <SystemClock_Config+0xb4>)
 8000a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a10:	4a21      	ldr	r2, [pc, #132]	; (8000a98 <SystemClock_Config+0xb4>)
 8000a12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a16:	6413      	str	r3, [r2, #64]	; 0x40
 8000a18:	4b1f      	ldr	r3, [pc, #124]	; (8000a98 <SystemClock_Config+0xb4>)
 8000a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a20:	60bb      	str	r3, [r7, #8]
 8000a22:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a24:	2300      	movs	r3, #0
 8000a26:	607b      	str	r3, [r7, #4]
 8000a28:	4b1c      	ldr	r3, [pc, #112]	; (8000a9c <SystemClock_Config+0xb8>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	4a1b      	ldr	r2, [pc, #108]	; (8000a9c <SystemClock_Config+0xb8>)
 8000a2e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a32:	6013      	str	r3, [r2, #0]
 8000a34:	4b19      	ldr	r3, [pc, #100]	; (8000a9c <SystemClock_Config+0xb8>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a3c:	607b      	str	r3, [r7, #4]
 8000a3e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a40:	2302      	movs	r3, #2
 8000a42:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a44:	2301      	movs	r3, #1
 8000a46:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a48:	2310      	movs	r3, #16
 8000a4a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a50:	f107 0320 	add.w	r3, r7, #32
 8000a54:	4618      	mov	r0, r3
 8000a56:	f001 f929 	bl	8001cac <HAL_RCC_OscConfig>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d001      	beq.n	8000a64 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000a60:	f000 f956 	bl	8000d10 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a64:	230f      	movs	r3, #15
 8000a66:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a70:	2300      	movs	r3, #0
 8000a72:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a74:	2300      	movs	r3, #0
 8000a76:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000a78:	f107 030c 	add.w	r3, r7, #12
 8000a7c:	2100      	movs	r1, #0
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f001 fb8c 	bl	800219c <HAL_RCC_ClockConfig>
 8000a84:	4603      	mov	r3, r0
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d001      	beq.n	8000a8e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000a8a:	f000 f941 	bl	8000d10 <Error_Handler>
  }
}
 8000a8e:	bf00      	nop
 8000a90:	3750      	adds	r7, #80	; 0x50
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	40023800 	.word	0x40023800
 8000a9c:	40007000 	.word	0x40007000

08000aa0 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b08c      	sub	sp, #48	; 0x30
 8000aa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000aa6:	f107 0320 	add.w	r3, r7, #32
 8000aaa:	2200      	movs	r2, #0
 8000aac:	601a      	str	r2, [r3, #0]
 8000aae:	605a      	str	r2, [r3, #4]
 8000ab0:	609a      	str	r2, [r3, #8]
 8000ab2:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ab4:	1d3b      	adds	r3, r7, #4
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	601a      	str	r2, [r3, #0]
 8000aba:	605a      	str	r2, [r3, #4]
 8000abc:	609a      	str	r2, [r3, #8]
 8000abe:	60da      	str	r2, [r3, #12]
 8000ac0:	611a      	str	r2, [r3, #16]
 8000ac2:	615a      	str	r2, [r3, #20]
 8000ac4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8000ac6:	4b2b      	ldr	r3, [pc, #172]	; (8000b74 <MX_TIM12_Init+0xd4>)
 8000ac8:	4a2b      	ldr	r2, [pc, #172]	; (8000b78 <MX_TIM12_Init+0xd8>)
 8000aca:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 160;
 8000acc:	4b29      	ldr	r3, [pc, #164]	; (8000b74 <MX_TIM12_Init+0xd4>)
 8000ace:	22a0      	movs	r2, #160	; 0xa0
 8000ad0:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ad2:	4b28      	ldr	r3, [pc, #160]	; (8000b74 <MX_TIM12_Init+0xd4>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 1000;
 8000ad8:	4b26      	ldr	r3, [pc, #152]	; (8000b74 <MX_TIM12_Init+0xd4>)
 8000ada:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000ade:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ae0:	4b24      	ldr	r3, [pc, #144]	; (8000b74 <MX_TIM12_Init+0xd4>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ae6:	4b23      	ldr	r3, [pc, #140]	; (8000b74 <MX_TIM12_Init+0xd4>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8000aec:	4821      	ldr	r0, [pc, #132]	; (8000b74 <MX_TIM12_Init+0xd4>)
 8000aee:	f001 fd35 	bl	800255c <HAL_TIM_Base_Init>
 8000af2:	4603      	mov	r3, r0
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d001      	beq.n	8000afc <MX_TIM12_Init+0x5c>
  {
    Error_Handler();
 8000af8:	f000 f90a 	bl	8000d10 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000afc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b00:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8000b02:	f107 0320 	add.w	r3, r7, #32
 8000b06:	4619      	mov	r1, r3
 8000b08:	481a      	ldr	r0, [pc, #104]	; (8000b74 <MX_TIM12_Init+0xd4>)
 8000b0a:	f001 ff59 	bl	80029c0 <HAL_TIM_ConfigClockSource>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2b00      	cmp	r3, #0
 8000b12:	d001      	beq.n	8000b18 <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 8000b14:	f000 f8fc 	bl	8000d10 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8000b18:	4816      	ldr	r0, [pc, #88]	; (8000b74 <MX_TIM12_Init+0xd4>)
 8000b1a:	f001 fd6e 	bl	80025fa <HAL_TIM_PWM_Init>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d001      	beq.n	8000b28 <MX_TIM12_Init+0x88>
  {
    Error_Handler();
 8000b24:	f000 f8f4 	bl	8000d10 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b28:	2360      	movs	r3, #96	; 0x60
 8000b2a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b30:	2300      	movs	r3, #0
 8000b32:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b34:	2300      	movs	r3, #0
 8000b36:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b38:	1d3b      	adds	r3, r7, #4
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	4619      	mov	r1, r3
 8000b3e:	480d      	ldr	r0, [pc, #52]	; (8000b74 <MX_TIM12_Init+0xd4>)
 8000b40:	f001 fe7c 	bl	800283c <HAL_TIM_PWM_ConfigChannel>
 8000b44:	4603      	mov	r3, r0
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d001      	beq.n	8000b4e <MX_TIM12_Init+0xae>
  {
    Error_Handler();
 8000b4a:	f000 f8e1 	bl	8000d10 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000b4e:	1d3b      	adds	r3, r7, #4
 8000b50:	2204      	movs	r2, #4
 8000b52:	4619      	mov	r1, r3
 8000b54:	4807      	ldr	r0, [pc, #28]	; (8000b74 <MX_TIM12_Init+0xd4>)
 8000b56:	f001 fe71 	bl	800283c <HAL_TIM_PWM_ConfigChannel>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d001      	beq.n	8000b64 <MX_TIM12_Init+0xc4>
  {
    Error_Handler();
 8000b60:	f000 f8d6 	bl	8000d10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8000b64:	4803      	ldr	r0, [pc, #12]	; (8000b74 <MX_TIM12_Init+0xd4>)
 8000b66:	f000 f927 	bl	8000db8 <HAL_TIM_MspPostInit>

}
 8000b6a:	bf00      	nop
 8000b6c:	3730      	adds	r7, #48	; 0x30
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	20000098 	.word	0x20000098
 8000b78:	40001800 	.word	0x40001800

08000b7c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000b80:	4b11      	ldr	r3, [pc, #68]	; (8000bc8 <MX_USART3_UART_Init+0x4c>)
 8000b82:	4a12      	ldr	r2, [pc, #72]	; (8000bcc <MX_USART3_UART_Init+0x50>)
 8000b84:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000b86:	4b10      	ldr	r3, [pc, #64]	; (8000bc8 <MX_USART3_UART_Init+0x4c>)
 8000b88:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b8c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000b8e:	4b0e      	ldr	r3, [pc, #56]	; (8000bc8 <MX_USART3_UART_Init+0x4c>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000b94:	4b0c      	ldr	r3, [pc, #48]	; (8000bc8 <MX_USART3_UART_Init+0x4c>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000b9a:	4b0b      	ldr	r3, [pc, #44]	; (8000bc8 <MX_USART3_UART_Init+0x4c>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000ba0:	4b09      	ldr	r3, [pc, #36]	; (8000bc8 <MX_USART3_UART_Init+0x4c>)
 8000ba2:	220c      	movs	r2, #12
 8000ba4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ba6:	4b08      	ldr	r3, [pc, #32]	; (8000bc8 <MX_USART3_UART_Init+0x4c>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bac:	4b06      	ldr	r3, [pc, #24]	; (8000bc8 <MX_USART3_UART_Init+0x4c>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000bb2:	4805      	ldr	r0, [pc, #20]	; (8000bc8 <MX_USART3_UART_Init+0x4c>)
 8000bb4:	f002 fadb 	bl	800316e <HAL_UART_Init>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d001      	beq.n	8000bc2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000bbe:	f000 f8a7 	bl	8000d10 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000bc2:	bf00      	nop
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	200000e0 	.word	0x200000e0
 8000bcc:	40004800 	.word	0x40004800

08000bd0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b088      	sub	sp, #32
 8000bd4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bd6:	f107 030c 	add.w	r3, r7, #12
 8000bda:	2200      	movs	r2, #0
 8000bdc:	601a      	str	r2, [r3, #0]
 8000bde:	605a      	str	r2, [r3, #4]
 8000be0:	609a      	str	r2, [r3, #8]
 8000be2:	60da      	str	r2, [r3, #12]
 8000be4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000be6:	2300      	movs	r3, #0
 8000be8:	60bb      	str	r3, [r7, #8]
 8000bea:	4b35      	ldr	r3, [pc, #212]	; (8000cc0 <MX_GPIO_Init+0xf0>)
 8000bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bee:	4a34      	ldr	r2, [pc, #208]	; (8000cc0 <MX_GPIO_Init+0xf0>)
 8000bf0:	f043 0310 	orr.w	r3, r3, #16
 8000bf4:	6313      	str	r3, [r2, #48]	; 0x30
 8000bf6:	4b32      	ldr	r3, [pc, #200]	; (8000cc0 <MX_GPIO_Init+0xf0>)
 8000bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bfa:	f003 0310 	and.w	r3, r3, #16
 8000bfe:	60bb      	str	r3, [r7, #8]
 8000c00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c02:	2300      	movs	r3, #0
 8000c04:	607b      	str	r3, [r7, #4]
 8000c06:	4b2e      	ldr	r3, [pc, #184]	; (8000cc0 <MX_GPIO_Init+0xf0>)
 8000c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c0a:	4a2d      	ldr	r2, [pc, #180]	; (8000cc0 <MX_GPIO_Init+0xf0>)
 8000c0c:	f043 0302 	orr.w	r3, r3, #2
 8000c10:	6313      	str	r3, [r2, #48]	; 0x30
 8000c12:	4b2b      	ldr	r3, [pc, #172]	; (8000cc0 <MX_GPIO_Init+0xf0>)
 8000c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c16:	f003 0302 	and.w	r3, r3, #2
 8000c1a:	607b      	str	r3, [r7, #4]
 8000c1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c1e:	2300      	movs	r3, #0
 8000c20:	603b      	str	r3, [r7, #0]
 8000c22:	4b27      	ldr	r3, [pc, #156]	; (8000cc0 <MX_GPIO_Init+0xf0>)
 8000c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c26:	4a26      	ldr	r2, [pc, #152]	; (8000cc0 <MX_GPIO_Init+0xf0>)
 8000c28:	f043 0308 	orr.w	r3, r3, #8
 8000c2c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c2e:	4b24      	ldr	r3, [pc, #144]	; (8000cc0 <MX_GPIO_Init+0xf0>)
 8000c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c32:	f003 0308 	and.w	r3, r3, #8
 8000c36:	603b      	str	r3, [r7, #0]
 8000c38:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, BIN1_Pin|BIN2_Pin|LED3_Pin, GPIO_PIN_RESET);
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	f44f 618c 	mov.w	r1, #1120	; 0x460
 8000c40:	4820      	ldr	r0, [pc, #128]	; (8000cc4 <MX_GPIO_Init+0xf4>)
 8000c42:	f000 fff1 	bl	8001c28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, OLED_DC_Pin_Pin|OLED_RES_Pin_Pin|OLED_SDA_Pin_Pin|OLED_SCL_Pin_Pin, GPIO_PIN_RESET);
 8000c46:	2200      	movs	r2, #0
 8000c48:	f44f 41f0 	mov.w	r1, #30720	; 0x7800
 8000c4c:	481e      	ldr	r0, [pc, #120]	; (8000cc8 <MX_GPIO_Init+0xf8>)
 8000c4e:	f000 ffeb 	bl	8001c28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, AIN2_Pin|AIN1_Pin, GPIO_PIN_RESET);
 8000c52:	2200      	movs	r2, #0
 8000c54:	f44f 7140 	mov.w	r1, #768	; 0x300
 8000c58:	481c      	ldr	r0, [pc, #112]	; (8000ccc <MX_GPIO_Init+0xfc>)
 8000c5a:	f000 ffe5 	bl	8001c28 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BIN1_Pin BIN2_Pin LED3_Pin */
  GPIO_InitStruct.Pin = BIN1_Pin|BIN2_Pin|LED3_Pin;
 8000c5e:	f44f 638c 	mov.w	r3, #1120	; 0x460
 8000c62:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c64:	2301      	movs	r3, #1
 8000c66:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c70:	f107 030c 	add.w	r3, r7, #12
 8000c74:	4619      	mov	r1, r3
 8000c76:	4813      	ldr	r0, [pc, #76]	; (8000cc4 <MX_GPIO_Init+0xf4>)
 8000c78:	f000 fe3a 	bl	80018f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_DC_Pin_Pin OLED_RES_Pin_Pin OLED_SDA_Pin_Pin OLED_SCL_Pin_Pin */
  GPIO_InitStruct.Pin = OLED_DC_Pin_Pin|OLED_RES_Pin_Pin|OLED_SDA_Pin_Pin|OLED_SCL_Pin_Pin;
 8000c7c:	f44f 43f0 	mov.w	r3, #30720	; 0x7800
 8000c80:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c82:	2301      	movs	r3, #1
 8000c84:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c86:	2300      	movs	r3, #0
 8000c88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c8e:	f107 030c 	add.w	r3, r7, #12
 8000c92:	4619      	mov	r1, r3
 8000c94:	480c      	ldr	r0, [pc, #48]	; (8000cc8 <MX_GPIO_Init+0xf8>)
 8000c96:	f000 fe2b 	bl	80018f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : AIN2_Pin AIN1_Pin */
  GPIO_InitStruct.Pin = AIN2_Pin|AIN1_Pin;
 8000c9a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000c9e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ca0:	2301      	movs	r3, #1
 8000ca2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cac:	f107 030c 	add.w	r3, r7, #12
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	4806      	ldr	r0, [pc, #24]	; (8000ccc <MX_GPIO_Init+0xfc>)
 8000cb4:	f000 fe1c 	bl	80018f0 <HAL_GPIO_Init>

}
 8000cb8:	bf00      	nop
 8000cba:	3720      	adds	r7, #32
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	40023800 	.word	0x40023800
 8000cc4:	40021000 	.word	0x40021000
 8000cc8:	40020c00 	.word	0x40020c00
 8000ccc:	40020400 	.word	0x40020400

08000cd0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b084      	sub	sp, #16
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  /* Infinite loop */


  for(;;)
  {
	  uint8_t ch = 'A';
 8000cd8:	2341      	movs	r3, #65	; 0x41
 8000cda:	73fb      	strb	r3, [r7, #15]
	  for(;;)
	  {
		HAL_UART_Transmit(&huart3, (uint8_t *) &ch, 1, 0xFFFF); // send instruction
 8000cdc:	f107 010f 	add.w	r1, r7, #15
 8000ce0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	4809      	ldr	r0, [pc, #36]	; (8000d0c <StartDefaultTask+0x3c>)
 8000ce8:	f002 fa8e 	bl	8003208 <HAL_UART_Transmit>
		if (ch<'Z'){
 8000cec:	7bfb      	ldrb	r3, [r7, #15]
 8000cee:	2b59      	cmp	r3, #89	; 0x59
 8000cf0:	d804      	bhi.n	8000cfc <StartDefaultTask+0x2c>
			ch++;
 8000cf2:	7bfb      	ldrb	r3, [r7, #15]
 8000cf4:	3301      	adds	r3, #1
 8000cf6:	b2db      	uxtb	r3, r3
 8000cf8:	73fb      	strb	r3, [r7, #15]
 8000cfa:	e001      	b.n	8000d00 <StartDefaultTask+0x30>
		}
		else{
			ch='A';
 8000cfc:	2341      	movs	r3, #65	; 0x41
 8000cfe:	73fb      	strb	r3, [r7, #15]
		}
		//sprintf(display_buf, "%c\0", ch);
		//HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
	    osDelay(1000);
 8000d00:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d04:	f003 fbba 	bl	800447c <osDelay>
		HAL_UART_Transmit(&huart3, (uint8_t *) &ch, 1, 0xFFFF); // send instruction
 8000d08:	e7e8      	b.n	8000cdc <StartDefaultTask+0xc>
 8000d0a:	bf00      	nop
 8000d0c:	200000e0 	.word	0x200000e0

08000d10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d14:	b672      	cpsid	i
}
 8000d16:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d18:	e7fe      	b.n	8000d18 <Error_Handler+0x8>
	...

08000d1c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b082      	sub	sp, #8
 8000d20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d22:	2300      	movs	r3, #0
 8000d24:	607b      	str	r3, [r7, #4]
 8000d26:	4b12      	ldr	r3, [pc, #72]	; (8000d70 <HAL_MspInit+0x54>)
 8000d28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d2a:	4a11      	ldr	r2, [pc, #68]	; (8000d70 <HAL_MspInit+0x54>)
 8000d2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d30:	6453      	str	r3, [r2, #68]	; 0x44
 8000d32:	4b0f      	ldr	r3, [pc, #60]	; (8000d70 <HAL_MspInit+0x54>)
 8000d34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d3a:	607b      	str	r3, [r7, #4]
 8000d3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d3e:	2300      	movs	r3, #0
 8000d40:	603b      	str	r3, [r7, #0]
 8000d42:	4b0b      	ldr	r3, [pc, #44]	; (8000d70 <HAL_MspInit+0x54>)
 8000d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d46:	4a0a      	ldr	r2, [pc, #40]	; (8000d70 <HAL_MspInit+0x54>)
 8000d48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d4c:	6413      	str	r3, [r2, #64]	; 0x40
 8000d4e:	4b08      	ldr	r3, [pc, #32]	; (8000d70 <HAL_MspInit+0x54>)
 8000d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d56:	603b      	str	r3, [r7, #0]
 8000d58:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	210f      	movs	r1, #15
 8000d5e:	f06f 0001 	mvn.w	r0, #1
 8000d62:	f000 fcfc 	bl	800175e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d66:	bf00      	nop
 8000d68:	3708      	adds	r7, #8
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	40023800 	.word	0x40023800

08000d74 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b085      	sub	sp, #20
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM12)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	4a0b      	ldr	r2, [pc, #44]	; (8000db0 <HAL_TIM_Base_MspInit+0x3c>)
 8000d82:	4293      	cmp	r3, r2
 8000d84:	d10d      	bne.n	8000da2 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM12_MspInit 0 */

  /* USER CODE END TIM12_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 8000d86:	2300      	movs	r3, #0
 8000d88:	60fb      	str	r3, [r7, #12]
 8000d8a:	4b0a      	ldr	r3, [pc, #40]	; (8000db4 <HAL_TIM_Base_MspInit+0x40>)
 8000d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d8e:	4a09      	ldr	r2, [pc, #36]	; (8000db4 <HAL_TIM_Base_MspInit+0x40>)
 8000d90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d94:	6413      	str	r3, [r2, #64]	; 0x40
 8000d96:	4b07      	ldr	r3, [pc, #28]	; (8000db4 <HAL_TIM_Base_MspInit+0x40>)
 8000d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000d9e:	60fb      	str	r3, [r7, #12]
 8000da0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 8000da2:	bf00      	nop
 8000da4:	3714      	adds	r7, #20
 8000da6:	46bd      	mov	sp, r7
 8000da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dac:	4770      	bx	lr
 8000dae:	bf00      	nop
 8000db0:	40001800 	.word	0x40001800
 8000db4:	40023800 	.word	0x40023800

08000db8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b088      	sub	sp, #32
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc0:	f107 030c 	add.w	r3, r7, #12
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	601a      	str	r2, [r3, #0]
 8000dc8:	605a      	str	r2, [r3, #4]
 8000dca:	609a      	str	r2, [r3, #8]
 8000dcc:	60da      	str	r2, [r3, #12]
 8000dce:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM12)
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	4a12      	ldr	r2, [pc, #72]	; (8000e20 <HAL_TIM_MspPostInit+0x68>)
 8000dd6:	4293      	cmp	r3, r2
 8000dd8:	d11e      	bne.n	8000e18 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM12_MspPostInit 0 */

  /* USER CODE END TIM12_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dda:	2300      	movs	r3, #0
 8000ddc:	60bb      	str	r3, [r7, #8]
 8000dde:	4b11      	ldr	r3, [pc, #68]	; (8000e24 <HAL_TIM_MspPostInit+0x6c>)
 8000de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000de2:	4a10      	ldr	r2, [pc, #64]	; (8000e24 <HAL_TIM_MspPostInit+0x6c>)
 8000de4:	f043 0302 	orr.w	r3, r3, #2
 8000de8:	6313      	str	r3, [r2, #48]	; 0x30
 8000dea:	4b0e      	ldr	r3, [pc, #56]	; (8000e24 <HAL_TIM_MspPostInit+0x6c>)
 8000dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dee:	f003 0302 	and.w	r3, r3, #2
 8000df2:	60bb      	str	r3, [r7, #8]
 8000df4:	68bb      	ldr	r3, [r7, #8]
    /**TIM12 GPIO Configuration
    PB14     ------> TIM12_CH1
    PB15     ------> TIM12_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000df6:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8000dfa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dfc:	2302      	movs	r3, #2
 8000dfe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e00:	2300      	movs	r3, #0
 8000e02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e04:	2300      	movs	r3, #0
 8000e06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8000e08:	2309      	movs	r3, #9
 8000e0a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e0c:	f107 030c 	add.w	r3, r7, #12
 8000e10:	4619      	mov	r1, r3
 8000e12:	4805      	ldr	r0, [pc, #20]	; (8000e28 <HAL_TIM_MspPostInit+0x70>)
 8000e14:	f000 fd6c 	bl	80018f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8000e18:	bf00      	nop
 8000e1a:	3720      	adds	r7, #32
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bd80      	pop	{r7, pc}
 8000e20:	40001800 	.word	0x40001800
 8000e24:	40023800 	.word	0x40023800
 8000e28:	40020400 	.word	0x40020400

08000e2c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b08a      	sub	sp, #40	; 0x28
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e34:	f107 0314 	add.w	r3, r7, #20
 8000e38:	2200      	movs	r2, #0
 8000e3a:	601a      	str	r2, [r3, #0]
 8000e3c:	605a      	str	r2, [r3, #4]
 8000e3e:	609a      	str	r2, [r3, #8]
 8000e40:	60da      	str	r2, [r3, #12]
 8000e42:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	4a1d      	ldr	r2, [pc, #116]	; (8000ec0 <HAL_UART_MspInit+0x94>)
 8000e4a:	4293      	cmp	r3, r2
 8000e4c:	d134      	bne.n	8000eb8 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000e4e:	2300      	movs	r3, #0
 8000e50:	613b      	str	r3, [r7, #16]
 8000e52:	4b1c      	ldr	r3, [pc, #112]	; (8000ec4 <HAL_UART_MspInit+0x98>)
 8000e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e56:	4a1b      	ldr	r2, [pc, #108]	; (8000ec4 <HAL_UART_MspInit+0x98>)
 8000e58:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e5c:	6413      	str	r3, [r2, #64]	; 0x40
 8000e5e:	4b19      	ldr	r3, [pc, #100]	; (8000ec4 <HAL_UART_MspInit+0x98>)
 8000e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e62:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000e66:	613b      	str	r3, [r7, #16]
 8000e68:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	60fb      	str	r3, [r7, #12]
 8000e6e:	4b15      	ldr	r3, [pc, #84]	; (8000ec4 <HAL_UART_MspInit+0x98>)
 8000e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e72:	4a14      	ldr	r2, [pc, #80]	; (8000ec4 <HAL_UART_MspInit+0x98>)
 8000e74:	f043 0308 	orr.w	r3, r3, #8
 8000e78:	6313      	str	r3, [r2, #48]	; 0x30
 8000e7a:	4b12      	ldr	r3, [pc, #72]	; (8000ec4 <HAL_UART_MspInit+0x98>)
 8000e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e7e:	f003 0308 	and.w	r3, r3, #8
 8000e82:	60fb      	str	r3, [r7, #12]
 8000e84:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000e86:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000e8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e8c:	2302      	movs	r3, #2
 8000e8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e90:	2300      	movs	r3, #0
 8000e92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e94:	2303      	movs	r3, #3
 8000e96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000e98:	2307      	movs	r3, #7
 8000e9a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e9c:	f107 0314 	add.w	r3, r7, #20
 8000ea0:	4619      	mov	r1, r3
 8000ea2:	4809      	ldr	r0, [pc, #36]	; (8000ec8 <HAL_UART_MspInit+0x9c>)
 8000ea4:	f000 fd24 	bl	80018f0 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	2105      	movs	r1, #5
 8000eac:	2027      	movs	r0, #39	; 0x27
 8000eae:	f000 fc56 	bl	800175e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000eb2:	2027      	movs	r0, #39	; 0x27
 8000eb4:	f000 fc6f 	bl	8001796 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000eb8:	bf00      	nop
 8000eba:	3728      	adds	r7, #40	; 0x28
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	40004800 	.word	0x40004800
 8000ec4:	40023800 	.word	0x40023800
 8000ec8:	40020c00 	.word	0x40020c00

08000ecc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ed0:	e7fe      	b.n	8000ed0 <NMI_Handler+0x4>

08000ed2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ed2:	b480      	push	{r7}
 8000ed4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ed6:	e7fe      	b.n	8000ed6 <HardFault_Handler+0x4>

08000ed8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000edc:	e7fe      	b.n	8000edc <MemManage_Handler+0x4>

08000ede <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ede:	b480      	push	{r7}
 8000ee0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ee2:	e7fe      	b.n	8000ee2 <BusFault_Handler+0x4>

08000ee4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ee8:	e7fe      	b.n	8000ee8 <UsageFault_Handler+0x4>

08000eea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000eea:	b480      	push	{r7}
 8000eec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000eee:	bf00      	nop
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef6:	4770      	bx	lr

08000ef8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000efc:	f000 fb10 	bl	8001520 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000f00:	f004 feca 	bl	8005c98 <xTaskGetSchedulerState>
 8000f04:	4603      	mov	r3, r0
 8000f06:	2b01      	cmp	r3, #1
 8000f08:	d001      	beq.n	8000f0e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000f0a:	f005 fcb5 	bl	8006878 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f0e:	bf00      	nop
 8000f10:	bd80      	pop	{r7, pc}
	...

08000f14 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000f18:	4802      	ldr	r0, [pc, #8]	; (8000f24 <USART3_IRQHandler+0x10>)
 8000f1a:	f002 fa37 	bl	800338c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000f1e:	bf00      	nop
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	200000e0 	.word	0x200000e0

08000f28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b086      	sub	sp, #24
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f30:	4a14      	ldr	r2, [pc, #80]	; (8000f84 <_sbrk+0x5c>)
 8000f32:	4b15      	ldr	r3, [pc, #84]	; (8000f88 <_sbrk+0x60>)
 8000f34:	1ad3      	subs	r3, r2, r3
 8000f36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f3c:	4b13      	ldr	r3, [pc, #76]	; (8000f8c <_sbrk+0x64>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d102      	bne.n	8000f4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f44:	4b11      	ldr	r3, [pc, #68]	; (8000f8c <_sbrk+0x64>)
 8000f46:	4a12      	ldr	r2, [pc, #72]	; (8000f90 <_sbrk+0x68>)
 8000f48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f4a:	4b10      	ldr	r3, [pc, #64]	; (8000f8c <_sbrk+0x64>)
 8000f4c:	681a      	ldr	r2, [r3, #0]
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	4413      	add	r3, r2
 8000f52:	693a      	ldr	r2, [r7, #16]
 8000f54:	429a      	cmp	r2, r3
 8000f56:	d207      	bcs.n	8000f68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f58:	f005 ff08 	bl	8006d6c <__errno>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	220c      	movs	r2, #12
 8000f60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f62:	f04f 33ff 	mov.w	r3, #4294967295
 8000f66:	e009      	b.n	8000f7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f68:	4b08      	ldr	r3, [pc, #32]	; (8000f8c <_sbrk+0x64>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f6e:	4b07      	ldr	r3, [pc, #28]	; (8000f8c <_sbrk+0x64>)
 8000f70:	681a      	ldr	r2, [r3, #0]
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	4413      	add	r3, r2
 8000f76:	4a05      	ldr	r2, [pc, #20]	; (8000f8c <_sbrk+0x64>)
 8000f78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f7a:	68fb      	ldr	r3, [r7, #12]
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	3718      	adds	r7, #24
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	20020000 	.word	0x20020000
 8000f88:	00000400 	.word	0x00000400
 8000f8c:	20000170 	.word	0x20000170
 8000f90:	20004ed8 	.word	0x20004ed8

08000f94 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f98:	4b06      	ldr	r3, [pc, #24]	; (8000fb4 <SystemInit+0x20>)
 8000f9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f9e:	4a05      	ldr	r2, [pc, #20]	; (8000fb4 <SystemInit+0x20>)
 8000fa0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000fa4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fa8:	bf00      	nop
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop
 8000fb4:	e000ed00 	.word	0xe000ed00

08000fb8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000fb8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ff0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000fbc:	480d      	ldr	r0, [pc, #52]	; (8000ff4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000fbe:	490e      	ldr	r1, [pc, #56]	; (8000ff8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000fc0:	4a0e      	ldr	r2, [pc, #56]	; (8000ffc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000fc2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fc4:	e002      	b.n	8000fcc <LoopCopyDataInit>

08000fc6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fc6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fc8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fca:	3304      	adds	r3, #4

08000fcc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fcc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fd0:	d3f9      	bcc.n	8000fc6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fd2:	4a0b      	ldr	r2, [pc, #44]	; (8001000 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000fd4:	4c0b      	ldr	r4, [pc, #44]	; (8001004 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000fd6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fd8:	e001      	b.n	8000fde <LoopFillZerobss>

08000fda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fdc:	3204      	adds	r2, #4

08000fde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fde:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fe0:	d3fb      	bcc.n	8000fda <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000fe2:	f7ff ffd7 	bl	8000f94 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000fe6:	f005 fec7 	bl	8006d78 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000fea:	f7ff fc93 	bl	8000914 <main>
  bx  lr    
 8000fee:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000ff0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ff4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ff8:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8000ffc:	08008e1c 	.word	0x08008e1c
  ldr r2, =_sbss
 8001000:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8001004:	20004ed8 	.word	0x20004ed8

08001008 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001008:	e7fe      	b.n	8001008 <ADC_IRQHandler>
	...

0800100c <OLED_Refresh_Gram>:

#include "oledfont.h"

uint8_t OLED_GRAM[128][8];	 
void OLED_Refresh_Gram(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
	uint8_t i,n;		    
	for(i=0;i<8;i++)  
 8001012:	2300      	movs	r3, #0
 8001014:	71fb      	strb	r3, [r7, #7]
 8001016:	e026      	b.n	8001066 <OLED_Refresh_Gram+0x5a>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    
 8001018:	79fb      	ldrb	r3, [r7, #7]
 800101a:	3b50      	subs	r3, #80	; 0x50
 800101c:	b2db      	uxtb	r3, r3
 800101e:	2100      	movs	r1, #0
 8001020:	4618      	mov	r0, r3
 8001022:	f000 f82b 	bl	800107c <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      
 8001026:	2100      	movs	r1, #0
 8001028:	2000      	movs	r0, #0
 800102a:	f000 f827 	bl	800107c <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);        
 800102e:	2100      	movs	r1, #0
 8001030:	2010      	movs	r0, #16
 8001032:	f000 f823 	bl	800107c <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA); 
 8001036:	2300      	movs	r3, #0
 8001038:	71bb      	strb	r3, [r7, #6]
 800103a:	e00d      	b.n	8001058 <OLED_Refresh_Gram+0x4c>
 800103c:	79ba      	ldrb	r2, [r7, #6]
 800103e:	79fb      	ldrb	r3, [r7, #7]
 8001040:	490d      	ldr	r1, [pc, #52]	; (8001078 <OLED_Refresh_Gram+0x6c>)
 8001042:	00d2      	lsls	r2, r2, #3
 8001044:	440a      	add	r2, r1
 8001046:	4413      	add	r3, r2
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	2101      	movs	r1, #1
 800104c:	4618      	mov	r0, r3
 800104e:	f000 f815 	bl	800107c <OLED_WR_Byte>
 8001052:	79bb      	ldrb	r3, [r7, #6]
 8001054:	3301      	adds	r3, #1
 8001056:	71bb      	strb	r3, [r7, #6]
 8001058:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800105c:	2b00      	cmp	r3, #0
 800105e:	daed      	bge.n	800103c <OLED_Refresh_Gram+0x30>
	for(i=0;i<8;i++)  
 8001060:	79fb      	ldrb	r3, [r7, #7]
 8001062:	3301      	adds	r3, #1
 8001064:	71fb      	strb	r3, [r7, #7]
 8001066:	79fb      	ldrb	r3, [r7, #7]
 8001068:	2b07      	cmp	r3, #7
 800106a:	d9d5      	bls.n	8001018 <OLED_Refresh_Gram+0xc>
	}   
}
 800106c:	bf00      	nop
 800106e:	bf00      	nop
 8001070:	3708      	adds	r7, #8
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	20000174 	.word	0x20000174

0800107c <OLED_WR_Byte>:

void OLED_WR_Byte(uint8_t dat,uint8_t cmd)
{	
 800107c:	b580      	push	{r7, lr}
 800107e:	b084      	sub	sp, #16
 8001080:	af00      	add	r7, sp, #0
 8001082:	4603      	mov	r3, r0
 8001084:	460a      	mov	r2, r1
 8001086:	71fb      	strb	r3, [r7, #7]
 8001088:	4613      	mov	r3, r2
 800108a:	71bb      	strb	r3, [r7, #6]
	uint8_t i;			  
	if(cmd)
 800108c:	79bb      	ldrb	r3, [r7, #6]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d006      	beq.n	80010a0 <OLED_WR_Byte+0x24>
	  OLED_RS_Set();
 8001092:	2201      	movs	r2, #1
 8001094:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001098:	481e      	ldr	r0, [pc, #120]	; (8001114 <OLED_WR_Byte+0x98>)
 800109a:	f000 fdc5 	bl	8001c28 <HAL_GPIO_WritePin>
 800109e:	e005      	b.n	80010ac <OLED_WR_Byte+0x30>
	else 
	  OLED_RS_Clr();		  
 80010a0:	2200      	movs	r2, #0
 80010a2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010a6:	481b      	ldr	r0, [pc, #108]	; (8001114 <OLED_WR_Byte+0x98>)
 80010a8:	f000 fdbe 	bl	8001c28 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 80010ac:	2300      	movs	r3, #0
 80010ae:	73fb      	strb	r3, [r7, #15]
 80010b0:	e022      	b.n	80010f8 <OLED_WR_Byte+0x7c>
	{			  
		OLED_SCLK_Clr();
 80010b2:	2200      	movs	r2, #0
 80010b4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010b8:	4816      	ldr	r0, [pc, #88]	; (8001114 <OLED_WR_Byte+0x98>)
 80010ba:	f000 fdb5 	bl	8001c28 <HAL_GPIO_WritePin>
		if(dat&0x80)
 80010be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	da06      	bge.n	80010d4 <OLED_WR_Byte+0x58>
		   OLED_SDIN_Set();
 80010c6:	2201      	movs	r2, #1
 80010c8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010cc:	4811      	ldr	r0, [pc, #68]	; (8001114 <OLED_WR_Byte+0x98>)
 80010ce:	f000 fdab 	bl	8001c28 <HAL_GPIO_WritePin>
 80010d2:	e005      	b.n	80010e0 <OLED_WR_Byte+0x64>
		else 
		   OLED_SDIN_Clr();
 80010d4:	2200      	movs	r2, #0
 80010d6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010da:	480e      	ldr	r0, [pc, #56]	; (8001114 <OLED_WR_Byte+0x98>)
 80010dc:	f000 fda4 	bl	8001c28 <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 80010e0:	2201      	movs	r2, #1
 80010e2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010e6:	480b      	ldr	r0, [pc, #44]	; (8001114 <OLED_WR_Byte+0x98>)
 80010e8:	f000 fd9e 	bl	8001c28 <HAL_GPIO_WritePin>
		dat<<=1;   
 80010ec:	79fb      	ldrb	r3, [r7, #7]
 80010ee:	005b      	lsls	r3, r3, #1
 80010f0:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<8;i++)
 80010f2:	7bfb      	ldrb	r3, [r7, #15]
 80010f4:	3301      	adds	r3, #1
 80010f6:	73fb      	strb	r3, [r7, #15]
 80010f8:	7bfb      	ldrb	r3, [r7, #15]
 80010fa:	2b07      	cmp	r3, #7
 80010fc:	d9d9      	bls.n	80010b2 <OLED_WR_Byte+0x36>
	}				 		  
	OLED_RS_Set();   	  
 80010fe:	2201      	movs	r2, #1
 8001100:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001104:	4803      	ldr	r0, [pc, #12]	; (8001114 <OLED_WR_Byte+0x98>)
 8001106:	f000 fd8f 	bl	8001c28 <HAL_GPIO_WritePin>
} 
 800110a:	bf00      	nop
 800110c:	3710      	adds	r7, #16
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	40020c00 	.word	0x40020c00

08001118 <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/  
void OLED_Clear(void)  
{  
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
	uint8_t i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[n][i]=0X00;  
 800111e:	2300      	movs	r3, #0
 8001120:	71fb      	strb	r3, [r7, #7]
 8001122:	e014      	b.n	800114e <OLED_Clear+0x36>
 8001124:	2300      	movs	r3, #0
 8001126:	71bb      	strb	r3, [r7, #6]
 8001128:	e00a      	b.n	8001140 <OLED_Clear+0x28>
 800112a:	79ba      	ldrb	r2, [r7, #6]
 800112c:	79fb      	ldrb	r3, [r7, #7]
 800112e:	490c      	ldr	r1, [pc, #48]	; (8001160 <OLED_Clear+0x48>)
 8001130:	00d2      	lsls	r2, r2, #3
 8001132:	440a      	add	r2, r1
 8001134:	4413      	add	r3, r2
 8001136:	2200      	movs	r2, #0
 8001138:	701a      	strb	r2, [r3, #0]
 800113a:	79bb      	ldrb	r3, [r7, #6]
 800113c:	3301      	adds	r3, #1
 800113e:	71bb      	strb	r3, [r7, #6]
 8001140:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001144:	2b00      	cmp	r3, #0
 8001146:	daf0      	bge.n	800112a <OLED_Clear+0x12>
 8001148:	79fb      	ldrb	r3, [r7, #7]
 800114a:	3301      	adds	r3, #1
 800114c:	71fb      	strb	r3, [r7, #7]
 800114e:	79fb      	ldrb	r3, [r7, #7]
 8001150:	2b07      	cmp	r3, #7
 8001152:	d9e7      	bls.n	8001124 <OLED_Clear+0xc>
	OLED_Refresh_Gram();//Refresh
 8001154:	f7ff ff5a 	bl	800100c <OLED_Refresh_Gram>
}
 8001158:	bf00      	nop
 800115a:	3708      	adds	r7, #8
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	20000174 	.word	0x20000174

08001164 <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/ 
void OLED_DrawPoint(uint8_t x,uint8_t y,uint8_t t)
{
 8001164:	b480      	push	{r7}
 8001166:	b085      	sub	sp, #20
 8001168:	af00      	add	r7, sp, #0
 800116a:	4603      	mov	r3, r0
 800116c:	71fb      	strb	r3, [r7, #7]
 800116e:	460b      	mov	r3, r1
 8001170:	71bb      	strb	r3, [r7, #6]
 8001172:	4613      	mov	r3, r2
 8001174:	717b      	strb	r3, [r7, #5]
	uint8_t pos,bx,temp=0;
 8001176:	2300      	movs	r3, #0
 8001178:	73fb      	strb	r3, [r7, #15]
	if(x>127||y>63)return;//Out of reach
 800117a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800117e:	2b00      	cmp	r3, #0
 8001180:	db41      	blt.n	8001206 <OLED_DrawPoint+0xa2>
 8001182:	79bb      	ldrb	r3, [r7, #6]
 8001184:	2b3f      	cmp	r3, #63	; 0x3f
 8001186:	d83e      	bhi.n	8001206 <OLED_DrawPoint+0xa2>
	pos=7-y/8;
 8001188:	79bb      	ldrb	r3, [r7, #6]
 800118a:	08db      	lsrs	r3, r3, #3
 800118c:	b2db      	uxtb	r3, r3
 800118e:	f1c3 0307 	rsb	r3, r3, #7
 8001192:	73bb      	strb	r3, [r7, #14]
	bx=y%8;
 8001194:	79bb      	ldrb	r3, [r7, #6]
 8001196:	f003 0307 	and.w	r3, r3, #7
 800119a:	737b      	strb	r3, [r7, #13]
	temp=1<<(7-bx);
 800119c:	7b7b      	ldrb	r3, [r7, #13]
 800119e:	f1c3 0307 	rsb	r3, r3, #7
 80011a2:	2201      	movs	r2, #1
 80011a4:	fa02 f303 	lsl.w	r3, r2, r3
 80011a8:	73fb      	strb	r3, [r7, #15]
	if(t)OLED_GRAM[x][pos]|=temp;
 80011aa:	797b      	ldrb	r3, [r7, #5]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d012      	beq.n	80011d6 <OLED_DrawPoint+0x72>
 80011b0:	79fa      	ldrb	r2, [r7, #7]
 80011b2:	7bbb      	ldrb	r3, [r7, #14]
 80011b4:	4917      	ldr	r1, [pc, #92]	; (8001214 <OLED_DrawPoint+0xb0>)
 80011b6:	00d2      	lsls	r2, r2, #3
 80011b8:	440a      	add	r2, r1
 80011ba:	4413      	add	r3, r2
 80011bc:	7818      	ldrb	r0, [r3, #0]
 80011be:	79fa      	ldrb	r2, [r7, #7]
 80011c0:	7bbb      	ldrb	r3, [r7, #14]
 80011c2:	7bf9      	ldrb	r1, [r7, #15]
 80011c4:	4301      	orrs	r1, r0
 80011c6:	b2c8      	uxtb	r0, r1
 80011c8:	4912      	ldr	r1, [pc, #72]	; (8001214 <OLED_DrawPoint+0xb0>)
 80011ca:	00d2      	lsls	r2, r2, #3
 80011cc:	440a      	add	r2, r1
 80011ce:	4413      	add	r3, r2
 80011d0:	4602      	mov	r2, r0
 80011d2:	701a      	strb	r2, [r3, #0]
 80011d4:	e018      	b.n	8001208 <OLED_DrawPoint+0xa4>
	else OLED_GRAM[x][pos]&=~temp;	    
 80011d6:	79fa      	ldrb	r2, [r7, #7]
 80011d8:	7bbb      	ldrb	r3, [r7, #14]
 80011da:	490e      	ldr	r1, [pc, #56]	; (8001214 <OLED_DrawPoint+0xb0>)
 80011dc:	00d2      	lsls	r2, r2, #3
 80011de:	440a      	add	r2, r1
 80011e0:	4413      	add	r3, r2
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	b25a      	sxtb	r2, r3
 80011e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011ea:	43db      	mvns	r3, r3
 80011ec:	b25b      	sxtb	r3, r3
 80011ee:	4013      	ands	r3, r2
 80011f0:	b259      	sxtb	r1, r3
 80011f2:	79fa      	ldrb	r2, [r7, #7]
 80011f4:	7bbb      	ldrb	r3, [r7, #14]
 80011f6:	b2c8      	uxtb	r0, r1
 80011f8:	4906      	ldr	r1, [pc, #24]	; (8001214 <OLED_DrawPoint+0xb0>)
 80011fa:	00d2      	lsls	r2, r2, #3
 80011fc:	440a      	add	r2, r1
 80011fe:	4413      	add	r3, r2
 8001200:	4602      	mov	r2, r0
 8001202:	701a      	strb	r2, [r3, #0]
 8001204:	e000      	b.n	8001208 <OLED_DrawPoint+0xa4>
	if(x>127||y>63)return;//Out of reach
 8001206:	bf00      	nop
}
 8001208:	3714      	adds	r7, #20
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr
 8001212:	bf00      	nop
 8001214:	20000174 	.word	0x20000174

08001218 <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t size,uint8_t mode)
{      			    
 8001218:	b590      	push	{r4, r7, lr}
 800121a:	b085      	sub	sp, #20
 800121c:	af00      	add	r7, sp, #0
 800121e:	4604      	mov	r4, r0
 8001220:	4608      	mov	r0, r1
 8001222:	4611      	mov	r1, r2
 8001224:	461a      	mov	r2, r3
 8001226:	4623      	mov	r3, r4
 8001228:	71fb      	strb	r3, [r7, #7]
 800122a:	4603      	mov	r3, r0
 800122c:	71bb      	strb	r3, [r7, #6]
 800122e:	460b      	mov	r3, r1
 8001230:	717b      	strb	r3, [r7, #5]
 8001232:	4613      	mov	r3, r2
 8001234:	713b      	strb	r3, [r7, #4]
	uint8_t temp,t,t1;
	uint8_t y0=y;
 8001236:	79bb      	ldrb	r3, [r7, #6]
 8001238:	733b      	strb	r3, [r7, #12]
	chr=chr-' ';				   
 800123a:	797b      	ldrb	r3, [r7, #5]
 800123c:	3b20      	subs	r3, #32
 800123e:	717b      	strb	r3, [r7, #5]
    for(t=0;t<size;t++)
 8001240:	2300      	movs	r3, #0
 8001242:	73bb      	strb	r3, [r7, #14]
 8001244:	e04d      	b.n	80012e2 <OLED_ShowChar+0xca>
    {   
		if(size==12)temp=oled_asc2_1206[chr][t];  //1206 Size
 8001246:	793b      	ldrb	r3, [r7, #4]
 8001248:	2b0c      	cmp	r3, #12
 800124a:	d10b      	bne.n	8001264 <OLED_ShowChar+0x4c>
 800124c:	797a      	ldrb	r2, [r7, #5]
 800124e:	7bb9      	ldrb	r1, [r7, #14]
 8001250:	4828      	ldr	r0, [pc, #160]	; (80012f4 <OLED_ShowChar+0xdc>)
 8001252:	4613      	mov	r3, r2
 8001254:	005b      	lsls	r3, r3, #1
 8001256:	4413      	add	r3, r2
 8001258:	009b      	lsls	r3, r3, #2
 800125a:	4403      	add	r3, r0
 800125c:	440b      	add	r3, r1
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	73fb      	strb	r3, [r7, #15]
 8001262:	e007      	b.n	8001274 <OLED_ShowChar+0x5c>
		else temp=oled_asc2_1608[chr][t];		 //1608 Size	                          
 8001264:	797a      	ldrb	r2, [r7, #5]
 8001266:	7bbb      	ldrb	r3, [r7, #14]
 8001268:	4923      	ldr	r1, [pc, #140]	; (80012f8 <OLED_ShowChar+0xe0>)
 800126a:	0112      	lsls	r2, r2, #4
 800126c:	440a      	add	r2, r1
 800126e:	4413      	add	r3, r2
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	73fb      	strb	r3, [r7, #15]
        for(t1=0;t1<8;t1++)
 8001274:	2300      	movs	r3, #0
 8001276:	737b      	strb	r3, [r7, #13]
 8001278:	e02d      	b.n	80012d6 <OLED_ShowChar+0xbe>
		{
			if(temp&0x80)OLED_DrawPoint(x,y,mode);
 800127a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800127e:	2b00      	cmp	r3, #0
 8001280:	da07      	bge.n	8001292 <OLED_ShowChar+0x7a>
 8001282:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001286:	79b9      	ldrb	r1, [r7, #6]
 8001288:	79fb      	ldrb	r3, [r7, #7]
 800128a:	4618      	mov	r0, r3
 800128c:	f7ff ff6a 	bl	8001164 <OLED_DrawPoint>
 8001290:	e00c      	b.n	80012ac <OLED_ShowChar+0x94>
			else OLED_DrawPoint(x,y,!mode);
 8001292:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001296:	2b00      	cmp	r3, #0
 8001298:	bf0c      	ite	eq
 800129a:	2301      	moveq	r3, #1
 800129c:	2300      	movne	r3, #0
 800129e:	b2db      	uxtb	r3, r3
 80012a0:	461a      	mov	r2, r3
 80012a2:	79b9      	ldrb	r1, [r7, #6]
 80012a4:	79fb      	ldrb	r3, [r7, #7]
 80012a6:	4618      	mov	r0, r3
 80012a8:	f7ff ff5c 	bl	8001164 <OLED_DrawPoint>
			temp<<=1;
 80012ac:	7bfb      	ldrb	r3, [r7, #15]
 80012ae:	005b      	lsls	r3, r3, #1
 80012b0:	73fb      	strb	r3, [r7, #15]
			y++;
 80012b2:	79bb      	ldrb	r3, [r7, #6]
 80012b4:	3301      	adds	r3, #1
 80012b6:	71bb      	strb	r3, [r7, #6]
			if((y-y0)==size)
 80012b8:	79ba      	ldrb	r2, [r7, #6]
 80012ba:	7b3b      	ldrb	r3, [r7, #12]
 80012bc:	1ad2      	subs	r2, r2, r3
 80012be:	793b      	ldrb	r3, [r7, #4]
 80012c0:	429a      	cmp	r2, r3
 80012c2:	d105      	bne.n	80012d0 <OLED_ShowChar+0xb8>
			{
				y=y0;
 80012c4:	7b3b      	ldrb	r3, [r7, #12]
 80012c6:	71bb      	strb	r3, [r7, #6]
				x++;
 80012c8:	79fb      	ldrb	r3, [r7, #7]
 80012ca:	3301      	adds	r3, #1
 80012cc:	71fb      	strb	r3, [r7, #7]
				break;
 80012ce:	e005      	b.n	80012dc <OLED_ShowChar+0xc4>
        for(t1=0;t1<8;t1++)
 80012d0:	7b7b      	ldrb	r3, [r7, #13]
 80012d2:	3301      	adds	r3, #1
 80012d4:	737b      	strb	r3, [r7, #13]
 80012d6:	7b7b      	ldrb	r3, [r7, #13]
 80012d8:	2b07      	cmp	r3, #7
 80012da:	d9ce      	bls.n	800127a <OLED_ShowChar+0x62>
    for(t=0;t<size;t++)
 80012dc:	7bbb      	ldrb	r3, [r7, #14]
 80012de:	3301      	adds	r3, #1
 80012e0:	73bb      	strb	r3, [r7, #14]
 80012e2:	7bba      	ldrb	r2, [r7, #14]
 80012e4:	793b      	ldrb	r3, [r7, #4]
 80012e6:	429a      	cmp	r2, r3
 80012e8:	d3ad      	bcc.n	8001246 <OLED_ShowChar+0x2e>
			}
		}  	 
    }          
}
 80012ea:	bf00      	nop
 80012ec:	bf00      	nop
 80012ee:	3714      	adds	r7, #20
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd90      	pop	{r4, r7, pc}
 80012f4:	080081f8 	.word	0x080081f8
 80012f8:	0800866c 	.word	0x0800866c

080012fc <OLED_ShowString>:
} 
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x,uint8_t y,const uint8_t *p)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af02      	add	r7, sp, #8
 8001302:	4603      	mov	r3, r0
 8001304:	603a      	str	r2, [r7, #0]
 8001306:	71fb      	strb	r3, [r7, #7]
 8001308:	460b      	mov	r3, r1
 800130a:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58          
    while(*p!='\0')
 800130c:	e01f      	b.n	800134e <OLED_ShowString+0x52>
    {       
        if(x>MAX_CHAR_POSX){x=0;y+=16;}
 800130e:	79fb      	ldrb	r3, [r7, #7]
 8001310:	2b7a      	cmp	r3, #122	; 0x7a
 8001312:	d904      	bls.n	800131e <OLED_ShowString+0x22>
 8001314:	2300      	movs	r3, #0
 8001316:	71fb      	strb	r3, [r7, #7]
 8001318:	79bb      	ldrb	r3, [r7, #6]
 800131a:	3310      	adds	r3, #16
 800131c:	71bb      	strb	r3, [r7, #6]
        if(y>MAX_CHAR_POSY){y=x=0;OLED_Clear();}
 800131e:	79bb      	ldrb	r3, [r7, #6]
 8001320:	2b3a      	cmp	r3, #58	; 0x3a
 8001322:	d905      	bls.n	8001330 <OLED_ShowString+0x34>
 8001324:	2300      	movs	r3, #0
 8001326:	71fb      	strb	r3, [r7, #7]
 8001328:	79fb      	ldrb	r3, [r7, #7]
 800132a:	71bb      	strb	r3, [r7, #6]
 800132c:	f7ff fef4 	bl	8001118 <OLED_Clear>
        OLED_ShowChar(x,y,*p,12,1);	 
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	781a      	ldrb	r2, [r3, #0]
 8001334:	79b9      	ldrb	r1, [r7, #6]
 8001336:	79f8      	ldrb	r0, [r7, #7]
 8001338:	2301      	movs	r3, #1
 800133a:	9300      	str	r3, [sp, #0]
 800133c:	230c      	movs	r3, #12
 800133e:	f7ff ff6b 	bl	8001218 <OLED_ShowChar>
        x+=8;
 8001342:	79fb      	ldrb	r3, [r7, #7]
 8001344:	3308      	adds	r3, #8
 8001346:	71fb      	strb	r3, [r7, #7]
        p++;
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	3301      	adds	r3, #1
 800134c:	603b      	str	r3, [r7, #0]
    while(*p!='\0')
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	781b      	ldrb	r3, [r3, #0]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d1db      	bne.n	800130e <OLED_ShowString+0x12>
    }  
}	 
 8001356:	bf00      	nop
 8001358:	bf00      	nop
 800135a:	3708      	adds	r7, #8
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}

08001360 <OLED_Init>:

void OLED_Init(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess(); //Enable access to the RTC and Backup Register
 8001364:	f000 fc7a 	bl	8001c5c <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); //turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 8001368:	4b42      	ldr	r3, [pc, #264]	; (8001474 <OLED_Init+0x114>)
 800136a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800136c:	4a41      	ldr	r2, [pc, #260]	; (8001474 <OLED_Init+0x114>)
 800136e:	f023 0301 	bic.w	r3, r3, #1
 8001372:	6713      	str	r3, [r2, #112]	; 0x70
 8001374:	4b3f      	ldr	r3, [pc, #252]	; (8001474 <OLED_Init+0x114>)
 8001376:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001378:	4a3e      	ldr	r2, [pc, #248]	; (8001474 <OLED_Init+0x114>)
 800137a:	f023 0304 	bic.w	r3, r3, #4
 800137e:	6713      	str	r3, [r2, #112]	; 0x70
	                                   //LSE oscillator switch off to let PC13 PC14 PC15 be IO
	
	
	HAL_PWR_DisableBkUpAccess();
 8001380:	f000 fc80 	bl	8001c84 <HAL_PWR_DisableBkUpAccess>
	
	OLED_RST_Clr();
 8001384:	2200      	movs	r2, #0
 8001386:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800138a:	483b      	ldr	r0, [pc, #236]	; (8001478 <OLED_Init+0x118>)
 800138c:	f000 fc4c 	bl	8001c28 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001390:	2064      	movs	r0, #100	; 0x64
 8001392:	f000 f8e5 	bl	8001560 <HAL_Delay>
	OLED_RST_Set();
 8001396:	2201      	movs	r2, #1
 8001398:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800139c:	4836      	ldr	r0, [pc, #216]	; (8001478 <OLED_Init+0x118>)
 800139e:	f000 fc43 	bl	8001c28 <HAL_GPIO_WritePin>
	
	OLED_WR_Byte(0xAE,OLED_CMD); //Off Display
 80013a2:	2100      	movs	r1, #0
 80013a4:	20ae      	movs	r0, #174	; 0xae
 80013a6:	f7ff fe69 	bl	800107c <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD5,OLED_CMD); //Set Oscillator Division
 80013aa:	2100      	movs	r1, #0
 80013ac:	20d5      	movs	r0, #213	; 0xd5
 80013ae:	f7ff fe65 	bl	800107c <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);    //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 80013b2:	2100      	movs	r1, #0
 80013b4:	2050      	movs	r0, #80	; 0x50
 80013b6:	f7ff fe61 	bl	800107c <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //multiplex ratio
 80013ba:	2100      	movs	r1, #0
 80013bc:	20a8      	movs	r0, #168	; 0xa8
 80013be:	f7ff fe5d 	bl	800107c <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //duty = 0X3F(1/64) 
 80013c2:	2100      	movs	r1, #0
 80013c4:	203f      	movs	r0, #63	; 0x3f
 80013c6:	f7ff fe59 	bl	800107c <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);  //set display offset
 80013ca:	2100      	movs	r1, #0
 80013cc:	20d3      	movs	r0, #211	; 0xd3
 80013ce:	f7ff fe55 	bl	800107c <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 80013d2:	2100      	movs	r1, #0
 80013d4:	2000      	movs	r0, #0
 80013d6:	f7ff fe51 	bl	800107c <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); //set display start line [5:0]- from 0-63. RESET
 80013da:	2100      	movs	r1, #0
 80013dc:	2040      	movs	r0, #64	; 0x40
 80013de:	f7ff fe4d 	bl	800107c <OLED_WR_Byte>
													
	OLED_WR_Byte(0x8D,OLED_CMD); //Set charge pump
 80013e2:	2100      	movs	r1, #0
 80013e4:	208d      	movs	r0, #141	; 0x8d
 80013e6:	f7ff fe49 	bl	800107c <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //Enable Charge Pump
 80013ea:	2100      	movs	r1, #0
 80013ec:	2014      	movs	r0, #20
 80013ee:	f7ff fe45 	bl	800107c <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //Set Memory Addressing Mode
 80013f2:	2100      	movs	r1, #0
 80013f4:	2020      	movs	r0, #32
 80013f6:	f7ff fe41 	bl	800107c <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //Page Addressing Mode (RESET)
 80013fa:	2100      	movs	r1, #0
 80013fc:	2002      	movs	r0, #2
 80013fe:	f7ff fe3d 	bl	800107c <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //Set segment remap, bit0:0,0->0;1,0->127;
 8001402:	2100      	movs	r1, #0
 8001404:	20a1      	movs	r0, #161	; 0xa1
 8001406:	f7ff fe39 	bl	800107c <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //Set COM Output Scan Direction
 800140a:	2100      	movs	r1, #0
 800140c:	20c0      	movs	r0, #192	; 0xc0
 800140e:	f7ff fe35 	bl	800107c <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //Set COM Pins
 8001412:	2100      	movs	r1, #0
 8001414:	20da      	movs	r0, #218	; 0xda
 8001416:	f7ff fe31 	bl	800107c <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4] setting
 800141a:	2100      	movs	r1, #0
 800141c:	2012      	movs	r0, #18
 800141e:	f7ff fe2d 	bl	800107c <OLED_WR_Byte>
	 
	OLED_WR_Byte(0x81,OLED_CMD); //Contrast Control
 8001422:	2100      	movs	r1, #0
 8001424:	2081      	movs	r0, #129	; 0x81
 8001426:	f7ff fe29 	bl	800107c <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~256; Default: 0X7F
 800142a:	2100      	movs	r1, #0
 800142c:	20ef      	movs	r0, #239	; 0xef
 800142e:	f7ff fe25 	bl	800107c <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //Set Pre-charge Period
 8001432:	2100      	movs	r1, #0
 8001434:	20d9      	movs	r0, #217	; 0xd9
 8001436:	f7ff fe21 	bl	800107c <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 800143a:	2100      	movs	r1, #0
 800143c:	20f1      	movs	r0, #241	; 0xf1
 800143e:	f7ff fe1d 	bl	800107c <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //Set VCOMH
 8001442:	2100      	movs	r1, #0
 8001444:	20db      	movs	r0, #219	; 0xdb
 8001446:	f7ff fe19 	bl	800107c <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);  //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 800144a:	2100      	movs	r1, #0
 800144c:	2030      	movs	r0, #48	; 0x30
 800144e:	f7ff fe15 	bl	800107c <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //Enable display outputs according to the GDDRAM contents
 8001452:	2100      	movs	r1, #0
 8001454:	20a4      	movs	r0, #164	; 0xa4
 8001456:	f7ff fe11 	bl	800107c <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //Set normal display   						   
 800145a:	2100      	movs	r1, #0
 800145c:	20a6      	movs	r0, #166	; 0xa6
 800145e:	f7ff fe0d 	bl	800107c <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //DISPLAY ON	 
 8001462:	2100      	movs	r1, #0
 8001464:	20af      	movs	r0, #175	; 0xaf
 8001466:	f7ff fe09 	bl	800107c <OLED_WR_Byte>
	OLED_Clear(); 
 800146a:	f7ff fe55 	bl	8001118 <OLED_Clear>
}
 800146e:	bf00      	nop
 8001470:	bd80      	pop	{r7, pc}
 8001472:	bf00      	nop
 8001474:	40023800 	.word	0x40023800
 8001478:	40020c00 	.word	0x40020c00

0800147c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001480:	4b0e      	ldr	r3, [pc, #56]	; (80014bc <HAL_Init+0x40>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	4a0d      	ldr	r2, [pc, #52]	; (80014bc <HAL_Init+0x40>)
 8001486:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800148a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800148c:	4b0b      	ldr	r3, [pc, #44]	; (80014bc <HAL_Init+0x40>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	4a0a      	ldr	r2, [pc, #40]	; (80014bc <HAL_Init+0x40>)
 8001492:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001496:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001498:	4b08      	ldr	r3, [pc, #32]	; (80014bc <HAL_Init+0x40>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4a07      	ldr	r2, [pc, #28]	; (80014bc <HAL_Init+0x40>)
 800149e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014a4:	2003      	movs	r0, #3
 80014a6:	f000 f94f 	bl	8001748 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014aa:	200f      	movs	r0, #15
 80014ac:	f000 f808 	bl	80014c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014b0:	f7ff fc34 	bl	8000d1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014b4:	2300      	movs	r3, #0
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	40023c00 	.word	0x40023c00

080014c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014c8:	4b12      	ldr	r3, [pc, #72]	; (8001514 <HAL_InitTick+0x54>)
 80014ca:	681a      	ldr	r2, [r3, #0]
 80014cc:	4b12      	ldr	r3, [pc, #72]	; (8001518 <HAL_InitTick+0x58>)
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	4619      	mov	r1, r3
 80014d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80014da:	fbb2 f3f3 	udiv	r3, r2, r3
 80014de:	4618      	mov	r0, r3
 80014e0:	f000 f967 	bl	80017b2 <HAL_SYSTICK_Config>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014ea:	2301      	movs	r3, #1
 80014ec:	e00e      	b.n	800150c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	2b0f      	cmp	r3, #15
 80014f2:	d80a      	bhi.n	800150a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014f4:	2200      	movs	r2, #0
 80014f6:	6879      	ldr	r1, [r7, #4]
 80014f8:	f04f 30ff 	mov.w	r0, #4294967295
 80014fc:	f000 f92f 	bl	800175e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001500:	4a06      	ldr	r2, [pc, #24]	; (800151c <HAL_InitTick+0x5c>)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001506:	2300      	movs	r3, #0
 8001508:	e000      	b.n	800150c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800150a:	2301      	movs	r3, #1
}
 800150c:	4618      	mov	r0, r3
 800150e:	3708      	adds	r7, #8
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}
 8001514:	20000008 	.word	0x20000008
 8001518:	20000010 	.word	0x20000010
 800151c:	2000000c 	.word	0x2000000c

08001520 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001524:	4b06      	ldr	r3, [pc, #24]	; (8001540 <HAL_IncTick+0x20>)
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	461a      	mov	r2, r3
 800152a:	4b06      	ldr	r3, [pc, #24]	; (8001544 <HAL_IncTick+0x24>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4413      	add	r3, r2
 8001530:	4a04      	ldr	r2, [pc, #16]	; (8001544 <HAL_IncTick+0x24>)
 8001532:	6013      	str	r3, [r2, #0]
}
 8001534:	bf00      	nop
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	20000010 	.word	0x20000010
 8001544:	20000574 	.word	0x20000574

08001548 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
  return uwTick;
 800154c:	4b03      	ldr	r3, [pc, #12]	; (800155c <HAL_GetTick+0x14>)
 800154e:	681b      	ldr	r3, [r3, #0]
}
 8001550:	4618      	mov	r0, r3
 8001552:	46bd      	mov	sp, r7
 8001554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001558:	4770      	bx	lr
 800155a:	bf00      	nop
 800155c:	20000574 	.word	0x20000574

08001560 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b084      	sub	sp, #16
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001568:	f7ff ffee 	bl	8001548 <HAL_GetTick>
 800156c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001578:	d005      	beq.n	8001586 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800157a:	4b0a      	ldr	r3, [pc, #40]	; (80015a4 <HAL_Delay+0x44>)
 800157c:	781b      	ldrb	r3, [r3, #0]
 800157e:	461a      	mov	r2, r3
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	4413      	add	r3, r2
 8001584:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001586:	bf00      	nop
 8001588:	f7ff ffde 	bl	8001548 <HAL_GetTick>
 800158c:	4602      	mov	r2, r0
 800158e:	68bb      	ldr	r3, [r7, #8]
 8001590:	1ad3      	subs	r3, r2, r3
 8001592:	68fa      	ldr	r2, [r7, #12]
 8001594:	429a      	cmp	r2, r3
 8001596:	d8f7      	bhi.n	8001588 <HAL_Delay+0x28>
  {
  }
}
 8001598:	bf00      	nop
 800159a:	bf00      	nop
 800159c:	3710      	adds	r7, #16
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	20000010 	.word	0x20000010

080015a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b085      	sub	sp, #20
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	f003 0307 	and.w	r3, r3, #7
 80015b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015b8:	4b0c      	ldr	r3, [pc, #48]	; (80015ec <__NVIC_SetPriorityGrouping+0x44>)
 80015ba:	68db      	ldr	r3, [r3, #12]
 80015bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015be:	68ba      	ldr	r2, [r7, #8]
 80015c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80015c4:	4013      	ands	r3, r2
 80015c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015cc:	68bb      	ldr	r3, [r7, #8]
 80015ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80015d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015da:	4a04      	ldr	r2, [pc, #16]	; (80015ec <__NVIC_SetPriorityGrouping+0x44>)
 80015dc:	68bb      	ldr	r3, [r7, #8]
 80015de:	60d3      	str	r3, [r2, #12]
}
 80015e0:	bf00      	nop
 80015e2:	3714      	adds	r7, #20
 80015e4:	46bd      	mov	sp, r7
 80015e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ea:	4770      	bx	lr
 80015ec:	e000ed00 	.word	0xe000ed00

080015f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015f4:	4b04      	ldr	r3, [pc, #16]	; (8001608 <__NVIC_GetPriorityGrouping+0x18>)
 80015f6:	68db      	ldr	r3, [r3, #12]
 80015f8:	0a1b      	lsrs	r3, r3, #8
 80015fa:	f003 0307 	and.w	r3, r3, #7
}
 80015fe:	4618      	mov	r0, r3
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr
 8001608:	e000ed00 	.word	0xe000ed00

0800160c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800160c:	b480      	push	{r7}
 800160e:	b083      	sub	sp, #12
 8001610:	af00      	add	r7, sp, #0
 8001612:	4603      	mov	r3, r0
 8001614:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001616:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800161a:	2b00      	cmp	r3, #0
 800161c:	db0b      	blt.n	8001636 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800161e:	79fb      	ldrb	r3, [r7, #7]
 8001620:	f003 021f 	and.w	r2, r3, #31
 8001624:	4907      	ldr	r1, [pc, #28]	; (8001644 <__NVIC_EnableIRQ+0x38>)
 8001626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800162a:	095b      	lsrs	r3, r3, #5
 800162c:	2001      	movs	r0, #1
 800162e:	fa00 f202 	lsl.w	r2, r0, r2
 8001632:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001636:	bf00      	nop
 8001638:	370c      	adds	r7, #12
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr
 8001642:	bf00      	nop
 8001644:	e000e100 	.word	0xe000e100

08001648 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001648:	b480      	push	{r7}
 800164a:	b083      	sub	sp, #12
 800164c:	af00      	add	r7, sp, #0
 800164e:	4603      	mov	r3, r0
 8001650:	6039      	str	r1, [r7, #0]
 8001652:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001654:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001658:	2b00      	cmp	r3, #0
 800165a:	db0a      	blt.n	8001672 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	b2da      	uxtb	r2, r3
 8001660:	490c      	ldr	r1, [pc, #48]	; (8001694 <__NVIC_SetPriority+0x4c>)
 8001662:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001666:	0112      	lsls	r2, r2, #4
 8001668:	b2d2      	uxtb	r2, r2
 800166a:	440b      	add	r3, r1
 800166c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001670:	e00a      	b.n	8001688 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	b2da      	uxtb	r2, r3
 8001676:	4908      	ldr	r1, [pc, #32]	; (8001698 <__NVIC_SetPriority+0x50>)
 8001678:	79fb      	ldrb	r3, [r7, #7]
 800167a:	f003 030f 	and.w	r3, r3, #15
 800167e:	3b04      	subs	r3, #4
 8001680:	0112      	lsls	r2, r2, #4
 8001682:	b2d2      	uxtb	r2, r2
 8001684:	440b      	add	r3, r1
 8001686:	761a      	strb	r2, [r3, #24]
}
 8001688:	bf00      	nop
 800168a:	370c      	adds	r7, #12
 800168c:	46bd      	mov	sp, r7
 800168e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001692:	4770      	bx	lr
 8001694:	e000e100 	.word	0xe000e100
 8001698:	e000ed00 	.word	0xe000ed00

0800169c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800169c:	b480      	push	{r7}
 800169e:	b089      	sub	sp, #36	; 0x24
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	60f8      	str	r0, [r7, #12]
 80016a4:	60b9      	str	r1, [r7, #8]
 80016a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	f003 0307 	and.w	r3, r3, #7
 80016ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016b0:	69fb      	ldr	r3, [r7, #28]
 80016b2:	f1c3 0307 	rsb	r3, r3, #7
 80016b6:	2b04      	cmp	r3, #4
 80016b8:	bf28      	it	cs
 80016ba:	2304      	movcs	r3, #4
 80016bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016be:	69fb      	ldr	r3, [r7, #28]
 80016c0:	3304      	adds	r3, #4
 80016c2:	2b06      	cmp	r3, #6
 80016c4:	d902      	bls.n	80016cc <NVIC_EncodePriority+0x30>
 80016c6:	69fb      	ldr	r3, [r7, #28]
 80016c8:	3b03      	subs	r3, #3
 80016ca:	e000      	b.n	80016ce <NVIC_EncodePriority+0x32>
 80016cc:	2300      	movs	r3, #0
 80016ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016d0:	f04f 32ff 	mov.w	r2, #4294967295
 80016d4:	69bb      	ldr	r3, [r7, #24]
 80016d6:	fa02 f303 	lsl.w	r3, r2, r3
 80016da:	43da      	mvns	r2, r3
 80016dc:	68bb      	ldr	r3, [r7, #8]
 80016de:	401a      	ands	r2, r3
 80016e0:	697b      	ldr	r3, [r7, #20]
 80016e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016e4:	f04f 31ff 	mov.w	r1, #4294967295
 80016e8:	697b      	ldr	r3, [r7, #20]
 80016ea:	fa01 f303 	lsl.w	r3, r1, r3
 80016ee:	43d9      	mvns	r1, r3
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016f4:	4313      	orrs	r3, r2
         );
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	3724      	adds	r7, #36	; 0x24
 80016fa:	46bd      	mov	sp, r7
 80016fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001700:	4770      	bx	lr
	...

08001704 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	3b01      	subs	r3, #1
 8001710:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001714:	d301      	bcc.n	800171a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001716:	2301      	movs	r3, #1
 8001718:	e00f      	b.n	800173a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800171a:	4a0a      	ldr	r2, [pc, #40]	; (8001744 <SysTick_Config+0x40>)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	3b01      	subs	r3, #1
 8001720:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001722:	210f      	movs	r1, #15
 8001724:	f04f 30ff 	mov.w	r0, #4294967295
 8001728:	f7ff ff8e 	bl	8001648 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800172c:	4b05      	ldr	r3, [pc, #20]	; (8001744 <SysTick_Config+0x40>)
 800172e:	2200      	movs	r2, #0
 8001730:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001732:	4b04      	ldr	r3, [pc, #16]	; (8001744 <SysTick_Config+0x40>)
 8001734:	2207      	movs	r2, #7
 8001736:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001738:	2300      	movs	r3, #0
}
 800173a:	4618      	mov	r0, r3
 800173c:	3708      	adds	r7, #8
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	e000e010 	.word	0xe000e010

08001748 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001750:	6878      	ldr	r0, [r7, #4]
 8001752:	f7ff ff29 	bl	80015a8 <__NVIC_SetPriorityGrouping>
}
 8001756:	bf00      	nop
 8001758:	3708      	adds	r7, #8
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}

0800175e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800175e:	b580      	push	{r7, lr}
 8001760:	b086      	sub	sp, #24
 8001762:	af00      	add	r7, sp, #0
 8001764:	4603      	mov	r3, r0
 8001766:	60b9      	str	r1, [r7, #8]
 8001768:	607a      	str	r2, [r7, #4]
 800176a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800176c:	2300      	movs	r3, #0
 800176e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001770:	f7ff ff3e 	bl	80015f0 <__NVIC_GetPriorityGrouping>
 8001774:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001776:	687a      	ldr	r2, [r7, #4]
 8001778:	68b9      	ldr	r1, [r7, #8]
 800177a:	6978      	ldr	r0, [r7, #20]
 800177c:	f7ff ff8e 	bl	800169c <NVIC_EncodePriority>
 8001780:	4602      	mov	r2, r0
 8001782:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001786:	4611      	mov	r1, r2
 8001788:	4618      	mov	r0, r3
 800178a:	f7ff ff5d 	bl	8001648 <__NVIC_SetPriority>
}
 800178e:	bf00      	nop
 8001790:	3718      	adds	r7, #24
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}

08001796 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001796:	b580      	push	{r7, lr}
 8001798:	b082      	sub	sp, #8
 800179a:	af00      	add	r7, sp, #0
 800179c:	4603      	mov	r3, r0
 800179e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017a4:	4618      	mov	r0, r3
 80017a6:	f7ff ff31 	bl	800160c <__NVIC_EnableIRQ>
}
 80017aa:	bf00      	nop
 80017ac:	3708      	adds	r7, #8
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}

080017b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017b2:	b580      	push	{r7, lr}
 80017b4:	b082      	sub	sp, #8
 80017b6:	af00      	add	r7, sp, #0
 80017b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017ba:	6878      	ldr	r0, [r7, #4]
 80017bc:	f7ff ffa2 	bl	8001704 <SysTick_Config>
 80017c0:	4603      	mov	r3, r0
}
 80017c2:	4618      	mov	r0, r3
 80017c4:	3708      	adds	r7, #8
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}

080017ca <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80017ca:	b580      	push	{r7, lr}
 80017cc:	b084      	sub	sp, #16
 80017ce:	af00      	add	r7, sp, #0
 80017d0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017d6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80017d8:	f7ff feb6 	bl	8001548 <HAL_GetTick>
 80017dc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80017e4:	b2db      	uxtb	r3, r3
 80017e6:	2b02      	cmp	r3, #2
 80017e8:	d008      	beq.n	80017fc <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	2280      	movs	r2, #128	; 0x80
 80017ee:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	2200      	movs	r2, #0
 80017f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80017f8:	2301      	movs	r3, #1
 80017fa:	e052      	b.n	80018a2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	681a      	ldr	r2, [r3, #0]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f022 0216 	bic.w	r2, r2, #22
 800180a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	695a      	ldr	r2, [r3, #20]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800181a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001820:	2b00      	cmp	r3, #0
 8001822:	d103      	bne.n	800182c <HAL_DMA_Abort+0x62>
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001828:	2b00      	cmp	r3, #0
 800182a:	d007      	beq.n	800183c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	681a      	ldr	r2, [r3, #0]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f022 0208 	bic.w	r2, r2, #8
 800183a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	681a      	ldr	r2, [r3, #0]
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f022 0201 	bic.w	r2, r2, #1
 800184a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800184c:	e013      	b.n	8001876 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800184e:	f7ff fe7b 	bl	8001548 <HAL_GetTick>
 8001852:	4602      	mov	r2, r0
 8001854:	68bb      	ldr	r3, [r7, #8]
 8001856:	1ad3      	subs	r3, r2, r3
 8001858:	2b05      	cmp	r3, #5
 800185a:	d90c      	bls.n	8001876 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	2220      	movs	r2, #32
 8001860:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	2203      	movs	r2, #3
 8001866:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2200      	movs	r2, #0
 800186e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001872:	2303      	movs	r3, #3
 8001874:	e015      	b.n	80018a2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f003 0301 	and.w	r3, r3, #1
 8001880:	2b00      	cmp	r3, #0
 8001882:	d1e4      	bne.n	800184e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001888:	223f      	movs	r2, #63	; 0x3f
 800188a:	409a      	lsls	r2, r3
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	2201      	movs	r2, #1
 8001894:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2200      	movs	r2, #0
 800189c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80018a0:	2300      	movs	r3, #0
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	3710      	adds	r7, #16
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}

080018aa <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80018aa:	b480      	push	{r7}
 80018ac:	b083      	sub	sp, #12
 80018ae:	af00      	add	r7, sp, #0
 80018b0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80018b8:	b2db      	uxtb	r3, r3
 80018ba:	2b02      	cmp	r3, #2
 80018bc:	d004      	beq.n	80018c8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	2280      	movs	r2, #128	; 0x80
 80018c2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80018c4:	2301      	movs	r3, #1
 80018c6:	e00c      	b.n	80018e2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2205      	movs	r2, #5
 80018cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	681a      	ldr	r2, [r3, #0]
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f022 0201 	bic.w	r2, r2, #1
 80018de:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80018e0:	2300      	movs	r3, #0
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	370c      	adds	r7, #12
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr
	...

080018f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b089      	sub	sp, #36	; 0x24
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
 80018f8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80018fa:	2300      	movs	r3, #0
 80018fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80018fe:	2300      	movs	r3, #0
 8001900:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001902:	2300      	movs	r3, #0
 8001904:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001906:	2300      	movs	r3, #0
 8001908:	61fb      	str	r3, [r7, #28]
 800190a:	e16b      	b.n	8001be4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800190c:	2201      	movs	r2, #1
 800190e:	69fb      	ldr	r3, [r7, #28]
 8001910:	fa02 f303 	lsl.w	r3, r2, r3
 8001914:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	697a      	ldr	r2, [r7, #20]
 800191c:	4013      	ands	r3, r2
 800191e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001920:	693a      	ldr	r2, [r7, #16]
 8001922:	697b      	ldr	r3, [r7, #20]
 8001924:	429a      	cmp	r2, r3
 8001926:	f040 815a 	bne.w	8001bde <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	f003 0303 	and.w	r3, r3, #3
 8001932:	2b01      	cmp	r3, #1
 8001934:	d005      	beq.n	8001942 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800193e:	2b02      	cmp	r3, #2
 8001940:	d130      	bne.n	80019a4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	689b      	ldr	r3, [r3, #8]
 8001946:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001948:	69fb      	ldr	r3, [r7, #28]
 800194a:	005b      	lsls	r3, r3, #1
 800194c:	2203      	movs	r2, #3
 800194e:	fa02 f303 	lsl.w	r3, r2, r3
 8001952:	43db      	mvns	r3, r3
 8001954:	69ba      	ldr	r2, [r7, #24]
 8001956:	4013      	ands	r3, r2
 8001958:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	68da      	ldr	r2, [r3, #12]
 800195e:	69fb      	ldr	r3, [r7, #28]
 8001960:	005b      	lsls	r3, r3, #1
 8001962:	fa02 f303 	lsl.w	r3, r2, r3
 8001966:	69ba      	ldr	r2, [r7, #24]
 8001968:	4313      	orrs	r3, r2
 800196a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	69ba      	ldr	r2, [r7, #24]
 8001970:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001978:	2201      	movs	r2, #1
 800197a:	69fb      	ldr	r3, [r7, #28]
 800197c:	fa02 f303 	lsl.w	r3, r2, r3
 8001980:	43db      	mvns	r3, r3
 8001982:	69ba      	ldr	r2, [r7, #24]
 8001984:	4013      	ands	r3, r2
 8001986:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	091b      	lsrs	r3, r3, #4
 800198e:	f003 0201 	and.w	r2, r3, #1
 8001992:	69fb      	ldr	r3, [r7, #28]
 8001994:	fa02 f303 	lsl.w	r3, r2, r3
 8001998:	69ba      	ldr	r2, [r7, #24]
 800199a:	4313      	orrs	r3, r2
 800199c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	69ba      	ldr	r2, [r7, #24]
 80019a2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	f003 0303 	and.w	r3, r3, #3
 80019ac:	2b03      	cmp	r3, #3
 80019ae:	d017      	beq.n	80019e0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	68db      	ldr	r3, [r3, #12]
 80019b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80019b6:	69fb      	ldr	r3, [r7, #28]
 80019b8:	005b      	lsls	r3, r3, #1
 80019ba:	2203      	movs	r2, #3
 80019bc:	fa02 f303 	lsl.w	r3, r2, r3
 80019c0:	43db      	mvns	r3, r3
 80019c2:	69ba      	ldr	r2, [r7, #24]
 80019c4:	4013      	ands	r3, r2
 80019c6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	689a      	ldr	r2, [r3, #8]
 80019cc:	69fb      	ldr	r3, [r7, #28]
 80019ce:	005b      	lsls	r3, r3, #1
 80019d0:	fa02 f303 	lsl.w	r3, r2, r3
 80019d4:	69ba      	ldr	r2, [r7, #24]
 80019d6:	4313      	orrs	r3, r2
 80019d8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	69ba      	ldr	r2, [r7, #24]
 80019de:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	f003 0303 	and.w	r3, r3, #3
 80019e8:	2b02      	cmp	r3, #2
 80019ea:	d123      	bne.n	8001a34 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80019ec:	69fb      	ldr	r3, [r7, #28]
 80019ee:	08da      	lsrs	r2, r3, #3
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	3208      	adds	r2, #8
 80019f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80019fa:	69fb      	ldr	r3, [r7, #28]
 80019fc:	f003 0307 	and.w	r3, r3, #7
 8001a00:	009b      	lsls	r3, r3, #2
 8001a02:	220f      	movs	r2, #15
 8001a04:	fa02 f303 	lsl.w	r3, r2, r3
 8001a08:	43db      	mvns	r3, r3
 8001a0a:	69ba      	ldr	r2, [r7, #24]
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	691a      	ldr	r2, [r3, #16]
 8001a14:	69fb      	ldr	r3, [r7, #28]
 8001a16:	f003 0307 	and.w	r3, r3, #7
 8001a1a:	009b      	lsls	r3, r3, #2
 8001a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a20:	69ba      	ldr	r2, [r7, #24]
 8001a22:	4313      	orrs	r3, r2
 8001a24:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001a26:	69fb      	ldr	r3, [r7, #28]
 8001a28:	08da      	lsrs	r2, r3, #3
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	3208      	adds	r2, #8
 8001a2e:	69b9      	ldr	r1, [r7, #24]
 8001a30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a3a:	69fb      	ldr	r3, [r7, #28]
 8001a3c:	005b      	lsls	r3, r3, #1
 8001a3e:	2203      	movs	r2, #3
 8001a40:	fa02 f303 	lsl.w	r3, r2, r3
 8001a44:	43db      	mvns	r3, r3
 8001a46:	69ba      	ldr	r2, [r7, #24]
 8001a48:	4013      	ands	r3, r2
 8001a4a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	f003 0203 	and.w	r2, r3, #3
 8001a54:	69fb      	ldr	r3, [r7, #28]
 8001a56:	005b      	lsls	r3, r3, #1
 8001a58:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5c:	69ba      	ldr	r2, [r7, #24]
 8001a5e:	4313      	orrs	r3, r2
 8001a60:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	69ba      	ldr	r2, [r7, #24]
 8001a66:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	f000 80b4 	beq.w	8001bde <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a76:	2300      	movs	r3, #0
 8001a78:	60fb      	str	r3, [r7, #12]
 8001a7a:	4b60      	ldr	r3, [pc, #384]	; (8001bfc <HAL_GPIO_Init+0x30c>)
 8001a7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a7e:	4a5f      	ldr	r2, [pc, #380]	; (8001bfc <HAL_GPIO_Init+0x30c>)
 8001a80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a84:	6453      	str	r3, [r2, #68]	; 0x44
 8001a86:	4b5d      	ldr	r3, [pc, #372]	; (8001bfc <HAL_GPIO_Init+0x30c>)
 8001a88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a8e:	60fb      	str	r3, [r7, #12]
 8001a90:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a92:	4a5b      	ldr	r2, [pc, #364]	; (8001c00 <HAL_GPIO_Init+0x310>)
 8001a94:	69fb      	ldr	r3, [r7, #28]
 8001a96:	089b      	lsrs	r3, r3, #2
 8001a98:	3302      	adds	r3, #2
 8001a9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001aa0:	69fb      	ldr	r3, [r7, #28]
 8001aa2:	f003 0303 	and.w	r3, r3, #3
 8001aa6:	009b      	lsls	r3, r3, #2
 8001aa8:	220f      	movs	r2, #15
 8001aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8001aae:	43db      	mvns	r3, r3
 8001ab0:	69ba      	ldr	r2, [r7, #24]
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	4a52      	ldr	r2, [pc, #328]	; (8001c04 <HAL_GPIO_Init+0x314>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d02b      	beq.n	8001b16 <HAL_GPIO_Init+0x226>
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	4a51      	ldr	r2, [pc, #324]	; (8001c08 <HAL_GPIO_Init+0x318>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d025      	beq.n	8001b12 <HAL_GPIO_Init+0x222>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	4a50      	ldr	r2, [pc, #320]	; (8001c0c <HAL_GPIO_Init+0x31c>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d01f      	beq.n	8001b0e <HAL_GPIO_Init+0x21e>
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	4a4f      	ldr	r2, [pc, #316]	; (8001c10 <HAL_GPIO_Init+0x320>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d019      	beq.n	8001b0a <HAL_GPIO_Init+0x21a>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	4a4e      	ldr	r2, [pc, #312]	; (8001c14 <HAL_GPIO_Init+0x324>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d013      	beq.n	8001b06 <HAL_GPIO_Init+0x216>
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	4a4d      	ldr	r2, [pc, #308]	; (8001c18 <HAL_GPIO_Init+0x328>)
 8001ae2:	4293      	cmp	r3, r2
 8001ae4:	d00d      	beq.n	8001b02 <HAL_GPIO_Init+0x212>
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	4a4c      	ldr	r2, [pc, #304]	; (8001c1c <HAL_GPIO_Init+0x32c>)
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d007      	beq.n	8001afe <HAL_GPIO_Init+0x20e>
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	4a4b      	ldr	r2, [pc, #300]	; (8001c20 <HAL_GPIO_Init+0x330>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d101      	bne.n	8001afa <HAL_GPIO_Init+0x20a>
 8001af6:	2307      	movs	r3, #7
 8001af8:	e00e      	b.n	8001b18 <HAL_GPIO_Init+0x228>
 8001afa:	2308      	movs	r3, #8
 8001afc:	e00c      	b.n	8001b18 <HAL_GPIO_Init+0x228>
 8001afe:	2306      	movs	r3, #6
 8001b00:	e00a      	b.n	8001b18 <HAL_GPIO_Init+0x228>
 8001b02:	2305      	movs	r3, #5
 8001b04:	e008      	b.n	8001b18 <HAL_GPIO_Init+0x228>
 8001b06:	2304      	movs	r3, #4
 8001b08:	e006      	b.n	8001b18 <HAL_GPIO_Init+0x228>
 8001b0a:	2303      	movs	r3, #3
 8001b0c:	e004      	b.n	8001b18 <HAL_GPIO_Init+0x228>
 8001b0e:	2302      	movs	r3, #2
 8001b10:	e002      	b.n	8001b18 <HAL_GPIO_Init+0x228>
 8001b12:	2301      	movs	r3, #1
 8001b14:	e000      	b.n	8001b18 <HAL_GPIO_Init+0x228>
 8001b16:	2300      	movs	r3, #0
 8001b18:	69fa      	ldr	r2, [r7, #28]
 8001b1a:	f002 0203 	and.w	r2, r2, #3
 8001b1e:	0092      	lsls	r2, r2, #2
 8001b20:	4093      	lsls	r3, r2
 8001b22:	69ba      	ldr	r2, [r7, #24]
 8001b24:	4313      	orrs	r3, r2
 8001b26:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001b28:	4935      	ldr	r1, [pc, #212]	; (8001c00 <HAL_GPIO_Init+0x310>)
 8001b2a:	69fb      	ldr	r3, [r7, #28]
 8001b2c:	089b      	lsrs	r3, r3, #2
 8001b2e:	3302      	adds	r3, #2
 8001b30:	69ba      	ldr	r2, [r7, #24]
 8001b32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b36:	4b3b      	ldr	r3, [pc, #236]	; (8001c24 <HAL_GPIO_Init+0x334>)
 8001b38:	689b      	ldr	r3, [r3, #8]
 8001b3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b3c:	693b      	ldr	r3, [r7, #16]
 8001b3e:	43db      	mvns	r3, r3
 8001b40:	69ba      	ldr	r2, [r7, #24]
 8001b42:	4013      	ands	r3, r2
 8001b44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d003      	beq.n	8001b5a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001b52:	69ba      	ldr	r2, [r7, #24]
 8001b54:	693b      	ldr	r3, [r7, #16]
 8001b56:	4313      	orrs	r3, r2
 8001b58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b5a:	4a32      	ldr	r2, [pc, #200]	; (8001c24 <HAL_GPIO_Init+0x334>)
 8001b5c:	69bb      	ldr	r3, [r7, #24]
 8001b5e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b60:	4b30      	ldr	r3, [pc, #192]	; (8001c24 <HAL_GPIO_Init+0x334>)
 8001b62:	68db      	ldr	r3, [r3, #12]
 8001b64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b66:	693b      	ldr	r3, [r7, #16]
 8001b68:	43db      	mvns	r3, r3
 8001b6a:	69ba      	ldr	r2, [r7, #24]
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d003      	beq.n	8001b84 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001b7c:	69ba      	ldr	r2, [r7, #24]
 8001b7e:	693b      	ldr	r3, [r7, #16]
 8001b80:	4313      	orrs	r3, r2
 8001b82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b84:	4a27      	ldr	r2, [pc, #156]	; (8001c24 <HAL_GPIO_Init+0x334>)
 8001b86:	69bb      	ldr	r3, [r7, #24]
 8001b88:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001b8a:	4b26      	ldr	r3, [pc, #152]	; (8001c24 <HAL_GPIO_Init+0x334>)
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b90:	693b      	ldr	r3, [r7, #16]
 8001b92:	43db      	mvns	r3, r3
 8001b94:	69ba      	ldr	r2, [r7, #24]
 8001b96:	4013      	ands	r3, r2
 8001b98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d003      	beq.n	8001bae <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001ba6:	69ba      	ldr	r2, [r7, #24]
 8001ba8:	693b      	ldr	r3, [r7, #16]
 8001baa:	4313      	orrs	r3, r2
 8001bac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001bae:	4a1d      	ldr	r2, [pc, #116]	; (8001c24 <HAL_GPIO_Init+0x334>)
 8001bb0:	69bb      	ldr	r3, [r7, #24]
 8001bb2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001bb4:	4b1b      	ldr	r3, [pc, #108]	; (8001c24 <HAL_GPIO_Init+0x334>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bba:	693b      	ldr	r3, [r7, #16]
 8001bbc:	43db      	mvns	r3, r3
 8001bbe:	69ba      	ldr	r2, [r7, #24]
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d003      	beq.n	8001bd8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001bd0:	69ba      	ldr	r2, [r7, #24]
 8001bd2:	693b      	ldr	r3, [r7, #16]
 8001bd4:	4313      	orrs	r3, r2
 8001bd6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001bd8:	4a12      	ldr	r2, [pc, #72]	; (8001c24 <HAL_GPIO_Init+0x334>)
 8001bda:	69bb      	ldr	r3, [r7, #24]
 8001bdc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001bde:	69fb      	ldr	r3, [r7, #28]
 8001be0:	3301      	adds	r3, #1
 8001be2:	61fb      	str	r3, [r7, #28]
 8001be4:	69fb      	ldr	r3, [r7, #28]
 8001be6:	2b0f      	cmp	r3, #15
 8001be8:	f67f ae90 	bls.w	800190c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001bec:	bf00      	nop
 8001bee:	bf00      	nop
 8001bf0:	3724      	adds	r7, #36	; 0x24
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr
 8001bfa:	bf00      	nop
 8001bfc:	40023800 	.word	0x40023800
 8001c00:	40013800 	.word	0x40013800
 8001c04:	40020000 	.word	0x40020000
 8001c08:	40020400 	.word	0x40020400
 8001c0c:	40020800 	.word	0x40020800
 8001c10:	40020c00 	.word	0x40020c00
 8001c14:	40021000 	.word	0x40021000
 8001c18:	40021400 	.word	0x40021400
 8001c1c:	40021800 	.word	0x40021800
 8001c20:	40021c00 	.word	0x40021c00
 8001c24:	40013c00 	.word	0x40013c00

08001c28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b083      	sub	sp, #12
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
 8001c30:	460b      	mov	r3, r1
 8001c32:	807b      	strh	r3, [r7, #2]
 8001c34:	4613      	mov	r3, r2
 8001c36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c38:	787b      	ldrb	r3, [r7, #1]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d003      	beq.n	8001c46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c3e:	887a      	ldrh	r2, [r7, #2]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001c44:	e003      	b.n	8001c4e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001c46:	887b      	ldrh	r3, [r7, #2]
 8001c48:	041a      	lsls	r2, r3, #16
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	619a      	str	r2, [r3, #24]
}
 8001c4e:	bf00      	nop
 8001c50:	370c      	adds	r7, #12
 8001c52:	46bd      	mov	sp, r7
 8001c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c58:	4770      	bx	lr
	...

08001c5c <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b083      	sub	sp, #12
 8001c60:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8001c62:	4b06      	ldr	r3, [pc, #24]	; (8001c7c <HAL_PWR_EnableBkUpAccess+0x20>)
 8001c64:	2201      	movs	r2, #1
 8001c66:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8001c68:	4b05      	ldr	r3, [pc, #20]	; (8001c80 <HAL_PWR_EnableBkUpAccess+0x24>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8001c6e:	687b      	ldr	r3, [r7, #4]
}
 8001c70:	bf00      	nop
 8001c72:	370c      	adds	r7, #12
 8001c74:	46bd      	mov	sp, r7
 8001c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7a:	4770      	bx	lr
 8001c7c:	420e0020 	.word	0x420e0020
 8001c80:	40007000 	.word	0x40007000

08001c84 <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b083      	sub	sp, #12
 8001c88:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 8001c8a:	4b06      	ldr	r3, [pc, #24]	; (8001ca4 <HAL_PWR_DisableBkUpAccess+0x20>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8001c90:	4b05      	ldr	r3, [pc, #20]	; (8001ca8 <HAL_PWR_DisableBkUpAccess+0x24>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8001c96:	687b      	ldr	r3, [r7, #4]
}
 8001c98:	bf00      	nop
 8001c9a:	370c      	adds	r7, #12
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca2:	4770      	bx	lr
 8001ca4:	420e0020 	.word	0x420e0020
 8001ca8:	40007000 	.word	0x40007000

08001cac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b086      	sub	sp, #24
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d101      	bne.n	8001cbe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	e267      	b.n	800218e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f003 0301 	and.w	r3, r3, #1
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d075      	beq.n	8001db6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001cca:	4b88      	ldr	r3, [pc, #544]	; (8001eec <HAL_RCC_OscConfig+0x240>)
 8001ccc:	689b      	ldr	r3, [r3, #8]
 8001cce:	f003 030c 	and.w	r3, r3, #12
 8001cd2:	2b04      	cmp	r3, #4
 8001cd4:	d00c      	beq.n	8001cf0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001cd6:	4b85      	ldr	r3, [pc, #532]	; (8001eec <HAL_RCC_OscConfig+0x240>)
 8001cd8:	689b      	ldr	r3, [r3, #8]
 8001cda:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001cde:	2b08      	cmp	r3, #8
 8001ce0:	d112      	bne.n	8001d08 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ce2:	4b82      	ldr	r3, [pc, #520]	; (8001eec <HAL_RCC_OscConfig+0x240>)
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001cee:	d10b      	bne.n	8001d08 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cf0:	4b7e      	ldr	r3, [pc, #504]	; (8001eec <HAL_RCC_OscConfig+0x240>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d05b      	beq.n	8001db4 <HAL_RCC_OscConfig+0x108>
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	685b      	ldr	r3, [r3, #4]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d157      	bne.n	8001db4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001d04:	2301      	movs	r3, #1
 8001d06:	e242      	b.n	800218e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d10:	d106      	bne.n	8001d20 <HAL_RCC_OscConfig+0x74>
 8001d12:	4b76      	ldr	r3, [pc, #472]	; (8001eec <HAL_RCC_OscConfig+0x240>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4a75      	ldr	r2, [pc, #468]	; (8001eec <HAL_RCC_OscConfig+0x240>)
 8001d18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d1c:	6013      	str	r3, [r2, #0]
 8001d1e:	e01d      	b.n	8001d5c <HAL_RCC_OscConfig+0xb0>
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001d28:	d10c      	bne.n	8001d44 <HAL_RCC_OscConfig+0x98>
 8001d2a:	4b70      	ldr	r3, [pc, #448]	; (8001eec <HAL_RCC_OscConfig+0x240>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4a6f      	ldr	r2, [pc, #444]	; (8001eec <HAL_RCC_OscConfig+0x240>)
 8001d30:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d34:	6013      	str	r3, [r2, #0]
 8001d36:	4b6d      	ldr	r3, [pc, #436]	; (8001eec <HAL_RCC_OscConfig+0x240>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a6c      	ldr	r2, [pc, #432]	; (8001eec <HAL_RCC_OscConfig+0x240>)
 8001d3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d40:	6013      	str	r3, [r2, #0]
 8001d42:	e00b      	b.n	8001d5c <HAL_RCC_OscConfig+0xb0>
 8001d44:	4b69      	ldr	r3, [pc, #420]	; (8001eec <HAL_RCC_OscConfig+0x240>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a68      	ldr	r2, [pc, #416]	; (8001eec <HAL_RCC_OscConfig+0x240>)
 8001d4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d4e:	6013      	str	r3, [r2, #0]
 8001d50:	4b66      	ldr	r3, [pc, #408]	; (8001eec <HAL_RCC_OscConfig+0x240>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a65      	ldr	r2, [pc, #404]	; (8001eec <HAL_RCC_OscConfig+0x240>)
 8001d56:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d5a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d013      	beq.n	8001d8c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d64:	f7ff fbf0 	bl	8001548 <HAL_GetTick>
 8001d68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d6a:	e008      	b.n	8001d7e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d6c:	f7ff fbec 	bl	8001548 <HAL_GetTick>
 8001d70:	4602      	mov	r2, r0
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	1ad3      	subs	r3, r2, r3
 8001d76:	2b64      	cmp	r3, #100	; 0x64
 8001d78:	d901      	bls.n	8001d7e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001d7a:	2303      	movs	r3, #3
 8001d7c:	e207      	b.n	800218e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d7e:	4b5b      	ldr	r3, [pc, #364]	; (8001eec <HAL_RCC_OscConfig+0x240>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d0f0      	beq.n	8001d6c <HAL_RCC_OscConfig+0xc0>
 8001d8a:	e014      	b.n	8001db6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d8c:	f7ff fbdc 	bl	8001548 <HAL_GetTick>
 8001d90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d92:	e008      	b.n	8001da6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d94:	f7ff fbd8 	bl	8001548 <HAL_GetTick>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	1ad3      	subs	r3, r2, r3
 8001d9e:	2b64      	cmp	r3, #100	; 0x64
 8001da0:	d901      	bls.n	8001da6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001da2:	2303      	movs	r3, #3
 8001da4:	e1f3      	b.n	800218e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001da6:	4b51      	ldr	r3, [pc, #324]	; (8001eec <HAL_RCC_OscConfig+0x240>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d1f0      	bne.n	8001d94 <HAL_RCC_OscConfig+0xe8>
 8001db2:	e000      	b.n	8001db6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001db4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f003 0302 	and.w	r3, r3, #2
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d063      	beq.n	8001e8a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001dc2:	4b4a      	ldr	r3, [pc, #296]	; (8001eec <HAL_RCC_OscConfig+0x240>)
 8001dc4:	689b      	ldr	r3, [r3, #8]
 8001dc6:	f003 030c 	and.w	r3, r3, #12
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d00b      	beq.n	8001de6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001dce:	4b47      	ldr	r3, [pc, #284]	; (8001eec <HAL_RCC_OscConfig+0x240>)
 8001dd0:	689b      	ldr	r3, [r3, #8]
 8001dd2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001dd6:	2b08      	cmp	r3, #8
 8001dd8:	d11c      	bne.n	8001e14 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001dda:	4b44      	ldr	r3, [pc, #272]	; (8001eec <HAL_RCC_OscConfig+0x240>)
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d116      	bne.n	8001e14 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001de6:	4b41      	ldr	r3, [pc, #260]	; (8001eec <HAL_RCC_OscConfig+0x240>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f003 0302 	and.w	r3, r3, #2
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d005      	beq.n	8001dfe <HAL_RCC_OscConfig+0x152>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	68db      	ldr	r3, [r3, #12]
 8001df6:	2b01      	cmp	r3, #1
 8001df8:	d001      	beq.n	8001dfe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	e1c7      	b.n	800218e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dfe:	4b3b      	ldr	r3, [pc, #236]	; (8001eec <HAL_RCC_OscConfig+0x240>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	691b      	ldr	r3, [r3, #16]
 8001e0a:	00db      	lsls	r3, r3, #3
 8001e0c:	4937      	ldr	r1, [pc, #220]	; (8001eec <HAL_RCC_OscConfig+0x240>)
 8001e0e:	4313      	orrs	r3, r2
 8001e10:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e12:	e03a      	b.n	8001e8a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	68db      	ldr	r3, [r3, #12]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d020      	beq.n	8001e5e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e1c:	4b34      	ldr	r3, [pc, #208]	; (8001ef0 <HAL_RCC_OscConfig+0x244>)
 8001e1e:	2201      	movs	r2, #1
 8001e20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e22:	f7ff fb91 	bl	8001548 <HAL_GetTick>
 8001e26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e28:	e008      	b.n	8001e3c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e2a:	f7ff fb8d 	bl	8001548 <HAL_GetTick>
 8001e2e:	4602      	mov	r2, r0
 8001e30:	693b      	ldr	r3, [r7, #16]
 8001e32:	1ad3      	subs	r3, r2, r3
 8001e34:	2b02      	cmp	r3, #2
 8001e36:	d901      	bls.n	8001e3c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001e38:	2303      	movs	r3, #3
 8001e3a:	e1a8      	b.n	800218e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e3c:	4b2b      	ldr	r3, [pc, #172]	; (8001eec <HAL_RCC_OscConfig+0x240>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f003 0302 	and.w	r3, r3, #2
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d0f0      	beq.n	8001e2a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e48:	4b28      	ldr	r3, [pc, #160]	; (8001eec <HAL_RCC_OscConfig+0x240>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	691b      	ldr	r3, [r3, #16]
 8001e54:	00db      	lsls	r3, r3, #3
 8001e56:	4925      	ldr	r1, [pc, #148]	; (8001eec <HAL_RCC_OscConfig+0x240>)
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	600b      	str	r3, [r1, #0]
 8001e5c:	e015      	b.n	8001e8a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e5e:	4b24      	ldr	r3, [pc, #144]	; (8001ef0 <HAL_RCC_OscConfig+0x244>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e64:	f7ff fb70 	bl	8001548 <HAL_GetTick>
 8001e68:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e6a:	e008      	b.n	8001e7e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e6c:	f7ff fb6c 	bl	8001548 <HAL_GetTick>
 8001e70:	4602      	mov	r2, r0
 8001e72:	693b      	ldr	r3, [r7, #16]
 8001e74:	1ad3      	subs	r3, r2, r3
 8001e76:	2b02      	cmp	r3, #2
 8001e78:	d901      	bls.n	8001e7e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001e7a:	2303      	movs	r3, #3
 8001e7c:	e187      	b.n	800218e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e7e:	4b1b      	ldr	r3, [pc, #108]	; (8001eec <HAL_RCC_OscConfig+0x240>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f003 0302 	and.w	r3, r3, #2
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d1f0      	bne.n	8001e6c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f003 0308 	and.w	r3, r3, #8
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d036      	beq.n	8001f04 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	695b      	ldr	r3, [r3, #20]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d016      	beq.n	8001ecc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e9e:	4b15      	ldr	r3, [pc, #84]	; (8001ef4 <HAL_RCC_OscConfig+0x248>)
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ea4:	f7ff fb50 	bl	8001548 <HAL_GetTick>
 8001ea8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001eaa:	e008      	b.n	8001ebe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001eac:	f7ff fb4c 	bl	8001548 <HAL_GetTick>
 8001eb0:	4602      	mov	r2, r0
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	1ad3      	subs	r3, r2, r3
 8001eb6:	2b02      	cmp	r3, #2
 8001eb8:	d901      	bls.n	8001ebe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001eba:	2303      	movs	r3, #3
 8001ebc:	e167      	b.n	800218e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ebe:	4b0b      	ldr	r3, [pc, #44]	; (8001eec <HAL_RCC_OscConfig+0x240>)
 8001ec0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ec2:	f003 0302 	and.w	r3, r3, #2
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d0f0      	beq.n	8001eac <HAL_RCC_OscConfig+0x200>
 8001eca:	e01b      	b.n	8001f04 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ecc:	4b09      	ldr	r3, [pc, #36]	; (8001ef4 <HAL_RCC_OscConfig+0x248>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ed2:	f7ff fb39 	bl	8001548 <HAL_GetTick>
 8001ed6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ed8:	e00e      	b.n	8001ef8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001eda:	f7ff fb35 	bl	8001548 <HAL_GetTick>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	1ad3      	subs	r3, r2, r3
 8001ee4:	2b02      	cmp	r3, #2
 8001ee6:	d907      	bls.n	8001ef8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001ee8:	2303      	movs	r3, #3
 8001eea:	e150      	b.n	800218e <HAL_RCC_OscConfig+0x4e2>
 8001eec:	40023800 	.word	0x40023800
 8001ef0:	42470000 	.word	0x42470000
 8001ef4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ef8:	4b88      	ldr	r3, [pc, #544]	; (800211c <HAL_RCC_OscConfig+0x470>)
 8001efa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001efc:	f003 0302 	and.w	r3, r3, #2
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d1ea      	bne.n	8001eda <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f003 0304 	and.w	r3, r3, #4
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	f000 8097 	beq.w	8002040 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f12:	2300      	movs	r3, #0
 8001f14:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f16:	4b81      	ldr	r3, [pc, #516]	; (800211c <HAL_RCC_OscConfig+0x470>)
 8001f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d10f      	bne.n	8001f42 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f22:	2300      	movs	r3, #0
 8001f24:	60bb      	str	r3, [r7, #8]
 8001f26:	4b7d      	ldr	r3, [pc, #500]	; (800211c <HAL_RCC_OscConfig+0x470>)
 8001f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f2a:	4a7c      	ldr	r2, [pc, #496]	; (800211c <HAL_RCC_OscConfig+0x470>)
 8001f2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f30:	6413      	str	r3, [r2, #64]	; 0x40
 8001f32:	4b7a      	ldr	r3, [pc, #488]	; (800211c <HAL_RCC_OscConfig+0x470>)
 8001f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f3a:	60bb      	str	r3, [r7, #8]
 8001f3c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f42:	4b77      	ldr	r3, [pc, #476]	; (8002120 <HAL_RCC_OscConfig+0x474>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d118      	bne.n	8001f80 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f4e:	4b74      	ldr	r3, [pc, #464]	; (8002120 <HAL_RCC_OscConfig+0x474>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4a73      	ldr	r2, [pc, #460]	; (8002120 <HAL_RCC_OscConfig+0x474>)
 8001f54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f58:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f5a:	f7ff faf5 	bl	8001548 <HAL_GetTick>
 8001f5e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f60:	e008      	b.n	8001f74 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f62:	f7ff faf1 	bl	8001548 <HAL_GetTick>
 8001f66:	4602      	mov	r2, r0
 8001f68:	693b      	ldr	r3, [r7, #16]
 8001f6a:	1ad3      	subs	r3, r2, r3
 8001f6c:	2b02      	cmp	r3, #2
 8001f6e:	d901      	bls.n	8001f74 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001f70:	2303      	movs	r3, #3
 8001f72:	e10c      	b.n	800218e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f74:	4b6a      	ldr	r3, [pc, #424]	; (8002120 <HAL_RCC_OscConfig+0x474>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d0f0      	beq.n	8001f62 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	689b      	ldr	r3, [r3, #8]
 8001f84:	2b01      	cmp	r3, #1
 8001f86:	d106      	bne.n	8001f96 <HAL_RCC_OscConfig+0x2ea>
 8001f88:	4b64      	ldr	r3, [pc, #400]	; (800211c <HAL_RCC_OscConfig+0x470>)
 8001f8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f8c:	4a63      	ldr	r2, [pc, #396]	; (800211c <HAL_RCC_OscConfig+0x470>)
 8001f8e:	f043 0301 	orr.w	r3, r3, #1
 8001f92:	6713      	str	r3, [r2, #112]	; 0x70
 8001f94:	e01c      	b.n	8001fd0 <HAL_RCC_OscConfig+0x324>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	689b      	ldr	r3, [r3, #8]
 8001f9a:	2b05      	cmp	r3, #5
 8001f9c:	d10c      	bne.n	8001fb8 <HAL_RCC_OscConfig+0x30c>
 8001f9e:	4b5f      	ldr	r3, [pc, #380]	; (800211c <HAL_RCC_OscConfig+0x470>)
 8001fa0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fa2:	4a5e      	ldr	r2, [pc, #376]	; (800211c <HAL_RCC_OscConfig+0x470>)
 8001fa4:	f043 0304 	orr.w	r3, r3, #4
 8001fa8:	6713      	str	r3, [r2, #112]	; 0x70
 8001faa:	4b5c      	ldr	r3, [pc, #368]	; (800211c <HAL_RCC_OscConfig+0x470>)
 8001fac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fae:	4a5b      	ldr	r2, [pc, #364]	; (800211c <HAL_RCC_OscConfig+0x470>)
 8001fb0:	f043 0301 	orr.w	r3, r3, #1
 8001fb4:	6713      	str	r3, [r2, #112]	; 0x70
 8001fb6:	e00b      	b.n	8001fd0 <HAL_RCC_OscConfig+0x324>
 8001fb8:	4b58      	ldr	r3, [pc, #352]	; (800211c <HAL_RCC_OscConfig+0x470>)
 8001fba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fbc:	4a57      	ldr	r2, [pc, #348]	; (800211c <HAL_RCC_OscConfig+0x470>)
 8001fbe:	f023 0301 	bic.w	r3, r3, #1
 8001fc2:	6713      	str	r3, [r2, #112]	; 0x70
 8001fc4:	4b55      	ldr	r3, [pc, #340]	; (800211c <HAL_RCC_OscConfig+0x470>)
 8001fc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fc8:	4a54      	ldr	r2, [pc, #336]	; (800211c <HAL_RCC_OscConfig+0x470>)
 8001fca:	f023 0304 	bic.w	r3, r3, #4
 8001fce:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	689b      	ldr	r3, [r3, #8]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d015      	beq.n	8002004 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fd8:	f7ff fab6 	bl	8001548 <HAL_GetTick>
 8001fdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fde:	e00a      	b.n	8001ff6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001fe0:	f7ff fab2 	bl	8001548 <HAL_GetTick>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	1ad3      	subs	r3, r2, r3
 8001fea:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d901      	bls.n	8001ff6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001ff2:	2303      	movs	r3, #3
 8001ff4:	e0cb      	b.n	800218e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ff6:	4b49      	ldr	r3, [pc, #292]	; (800211c <HAL_RCC_OscConfig+0x470>)
 8001ff8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ffa:	f003 0302 	and.w	r3, r3, #2
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d0ee      	beq.n	8001fe0 <HAL_RCC_OscConfig+0x334>
 8002002:	e014      	b.n	800202e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002004:	f7ff faa0 	bl	8001548 <HAL_GetTick>
 8002008:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800200a:	e00a      	b.n	8002022 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800200c:	f7ff fa9c 	bl	8001548 <HAL_GetTick>
 8002010:	4602      	mov	r2, r0
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	1ad3      	subs	r3, r2, r3
 8002016:	f241 3288 	movw	r2, #5000	; 0x1388
 800201a:	4293      	cmp	r3, r2
 800201c:	d901      	bls.n	8002022 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800201e:	2303      	movs	r3, #3
 8002020:	e0b5      	b.n	800218e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002022:	4b3e      	ldr	r3, [pc, #248]	; (800211c <HAL_RCC_OscConfig+0x470>)
 8002024:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002026:	f003 0302 	and.w	r3, r3, #2
 800202a:	2b00      	cmp	r3, #0
 800202c:	d1ee      	bne.n	800200c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800202e:	7dfb      	ldrb	r3, [r7, #23]
 8002030:	2b01      	cmp	r3, #1
 8002032:	d105      	bne.n	8002040 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002034:	4b39      	ldr	r3, [pc, #228]	; (800211c <HAL_RCC_OscConfig+0x470>)
 8002036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002038:	4a38      	ldr	r2, [pc, #224]	; (800211c <HAL_RCC_OscConfig+0x470>)
 800203a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800203e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	699b      	ldr	r3, [r3, #24]
 8002044:	2b00      	cmp	r3, #0
 8002046:	f000 80a1 	beq.w	800218c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800204a:	4b34      	ldr	r3, [pc, #208]	; (800211c <HAL_RCC_OscConfig+0x470>)
 800204c:	689b      	ldr	r3, [r3, #8]
 800204e:	f003 030c 	and.w	r3, r3, #12
 8002052:	2b08      	cmp	r3, #8
 8002054:	d05c      	beq.n	8002110 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	699b      	ldr	r3, [r3, #24]
 800205a:	2b02      	cmp	r3, #2
 800205c:	d141      	bne.n	80020e2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800205e:	4b31      	ldr	r3, [pc, #196]	; (8002124 <HAL_RCC_OscConfig+0x478>)
 8002060:	2200      	movs	r2, #0
 8002062:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002064:	f7ff fa70 	bl	8001548 <HAL_GetTick>
 8002068:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800206a:	e008      	b.n	800207e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800206c:	f7ff fa6c 	bl	8001548 <HAL_GetTick>
 8002070:	4602      	mov	r2, r0
 8002072:	693b      	ldr	r3, [r7, #16]
 8002074:	1ad3      	subs	r3, r2, r3
 8002076:	2b02      	cmp	r3, #2
 8002078:	d901      	bls.n	800207e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800207a:	2303      	movs	r3, #3
 800207c:	e087      	b.n	800218e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800207e:	4b27      	ldr	r3, [pc, #156]	; (800211c <HAL_RCC_OscConfig+0x470>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002086:	2b00      	cmp	r3, #0
 8002088:	d1f0      	bne.n	800206c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	69da      	ldr	r2, [r3, #28]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6a1b      	ldr	r3, [r3, #32]
 8002092:	431a      	orrs	r2, r3
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002098:	019b      	lsls	r3, r3, #6
 800209a:	431a      	orrs	r2, r3
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020a0:	085b      	lsrs	r3, r3, #1
 80020a2:	3b01      	subs	r3, #1
 80020a4:	041b      	lsls	r3, r3, #16
 80020a6:	431a      	orrs	r2, r3
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020ac:	061b      	lsls	r3, r3, #24
 80020ae:	491b      	ldr	r1, [pc, #108]	; (800211c <HAL_RCC_OscConfig+0x470>)
 80020b0:	4313      	orrs	r3, r2
 80020b2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80020b4:	4b1b      	ldr	r3, [pc, #108]	; (8002124 <HAL_RCC_OscConfig+0x478>)
 80020b6:	2201      	movs	r2, #1
 80020b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020ba:	f7ff fa45 	bl	8001548 <HAL_GetTick>
 80020be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020c0:	e008      	b.n	80020d4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020c2:	f7ff fa41 	bl	8001548 <HAL_GetTick>
 80020c6:	4602      	mov	r2, r0
 80020c8:	693b      	ldr	r3, [r7, #16]
 80020ca:	1ad3      	subs	r3, r2, r3
 80020cc:	2b02      	cmp	r3, #2
 80020ce:	d901      	bls.n	80020d4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80020d0:	2303      	movs	r3, #3
 80020d2:	e05c      	b.n	800218e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020d4:	4b11      	ldr	r3, [pc, #68]	; (800211c <HAL_RCC_OscConfig+0x470>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d0f0      	beq.n	80020c2 <HAL_RCC_OscConfig+0x416>
 80020e0:	e054      	b.n	800218c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020e2:	4b10      	ldr	r3, [pc, #64]	; (8002124 <HAL_RCC_OscConfig+0x478>)
 80020e4:	2200      	movs	r2, #0
 80020e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020e8:	f7ff fa2e 	bl	8001548 <HAL_GetTick>
 80020ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020ee:	e008      	b.n	8002102 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020f0:	f7ff fa2a 	bl	8001548 <HAL_GetTick>
 80020f4:	4602      	mov	r2, r0
 80020f6:	693b      	ldr	r3, [r7, #16]
 80020f8:	1ad3      	subs	r3, r2, r3
 80020fa:	2b02      	cmp	r3, #2
 80020fc:	d901      	bls.n	8002102 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80020fe:	2303      	movs	r3, #3
 8002100:	e045      	b.n	800218e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002102:	4b06      	ldr	r3, [pc, #24]	; (800211c <HAL_RCC_OscConfig+0x470>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800210a:	2b00      	cmp	r3, #0
 800210c:	d1f0      	bne.n	80020f0 <HAL_RCC_OscConfig+0x444>
 800210e:	e03d      	b.n	800218c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	699b      	ldr	r3, [r3, #24]
 8002114:	2b01      	cmp	r3, #1
 8002116:	d107      	bne.n	8002128 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002118:	2301      	movs	r3, #1
 800211a:	e038      	b.n	800218e <HAL_RCC_OscConfig+0x4e2>
 800211c:	40023800 	.word	0x40023800
 8002120:	40007000 	.word	0x40007000
 8002124:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002128:	4b1b      	ldr	r3, [pc, #108]	; (8002198 <HAL_RCC_OscConfig+0x4ec>)
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	699b      	ldr	r3, [r3, #24]
 8002132:	2b01      	cmp	r3, #1
 8002134:	d028      	beq.n	8002188 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002140:	429a      	cmp	r2, r3
 8002142:	d121      	bne.n	8002188 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800214e:	429a      	cmp	r2, r3
 8002150:	d11a      	bne.n	8002188 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002152:	68fa      	ldr	r2, [r7, #12]
 8002154:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002158:	4013      	ands	r3, r2
 800215a:	687a      	ldr	r2, [r7, #4]
 800215c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800215e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002160:	4293      	cmp	r3, r2
 8002162:	d111      	bne.n	8002188 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800216e:	085b      	lsrs	r3, r3, #1
 8002170:	3b01      	subs	r3, #1
 8002172:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002174:	429a      	cmp	r2, r3
 8002176:	d107      	bne.n	8002188 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002182:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002184:	429a      	cmp	r2, r3
 8002186:	d001      	beq.n	800218c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002188:	2301      	movs	r3, #1
 800218a:	e000      	b.n	800218e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800218c:	2300      	movs	r3, #0
}
 800218e:	4618      	mov	r0, r3
 8002190:	3718      	adds	r7, #24
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	40023800 	.word	0x40023800

0800219c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b084      	sub	sp, #16
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
 80021a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d101      	bne.n	80021b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80021ac:	2301      	movs	r3, #1
 80021ae:	e0cc      	b.n	800234a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80021b0:	4b68      	ldr	r3, [pc, #416]	; (8002354 <HAL_RCC_ClockConfig+0x1b8>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f003 0307 	and.w	r3, r3, #7
 80021b8:	683a      	ldr	r2, [r7, #0]
 80021ba:	429a      	cmp	r2, r3
 80021bc:	d90c      	bls.n	80021d8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021be:	4b65      	ldr	r3, [pc, #404]	; (8002354 <HAL_RCC_ClockConfig+0x1b8>)
 80021c0:	683a      	ldr	r2, [r7, #0]
 80021c2:	b2d2      	uxtb	r2, r2
 80021c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80021c6:	4b63      	ldr	r3, [pc, #396]	; (8002354 <HAL_RCC_ClockConfig+0x1b8>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f003 0307 	and.w	r3, r3, #7
 80021ce:	683a      	ldr	r2, [r7, #0]
 80021d0:	429a      	cmp	r2, r3
 80021d2:	d001      	beq.n	80021d8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80021d4:	2301      	movs	r3, #1
 80021d6:	e0b8      	b.n	800234a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f003 0302 	and.w	r3, r3, #2
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d020      	beq.n	8002226 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f003 0304 	and.w	r3, r3, #4
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d005      	beq.n	80021fc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80021f0:	4b59      	ldr	r3, [pc, #356]	; (8002358 <HAL_RCC_ClockConfig+0x1bc>)
 80021f2:	689b      	ldr	r3, [r3, #8]
 80021f4:	4a58      	ldr	r2, [pc, #352]	; (8002358 <HAL_RCC_ClockConfig+0x1bc>)
 80021f6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80021fa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f003 0308 	and.w	r3, r3, #8
 8002204:	2b00      	cmp	r3, #0
 8002206:	d005      	beq.n	8002214 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002208:	4b53      	ldr	r3, [pc, #332]	; (8002358 <HAL_RCC_ClockConfig+0x1bc>)
 800220a:	689b      	ldr	r3, [r3, #8]
 800220c:	4a52      	ldr	r2, [pc, #328]	; (8002358 <HAL_RCC_ClockConfig+0x1bc>)
 800220e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002212:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002214:	4b50      	ldr	r3, [pc, #320]	; (8002358 <HAL_RCC_ClockConfig+0x1bc>)
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	494d      	ldr	r1, [pc, #308]	; (8002358 <HAL_RCC_ClockConfig+0x1bc>)
 8002222:	4313      	orrs	r3, r2
 8002224:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f003 0301 	and.w	r3, r3, #1
 800222e:	2b00      	cmp	r3, #0
 8002230:	d044      	beq.n	80022bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	2b01      	cmp	r3, #1
 8002238:	d107      	bne.n	800224a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800223a:	4b47      	ldr	r3, [pc, #284]	; (8002358 <HAL_RCC_ClockConfig+0x1bc>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002242:	2b00      	cmp	r3, #0
 8002244:	d119      	bne.n	800227a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002246:	2301      	movs	r3, #1
 8002248:	e07f      	b.n	800234a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	2b02      	cmp	r3, #2
 8002250:	d003      	beq.n	800225a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002256:	2b03      	cmp	r3, #3
 8002258:	d107      	bne.n	800226a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800225a:	4b3f      	ldr	r3, [pc, #252]	; (8002358 <HAL_RCC_ClockConfig+0x1bc>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002262:	2b00      	cmp	r3, #0
 8002264:	d109      	bne.n	800227a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002266:	2301      	movs	r3, #1
 8002268:	e06f      	b.n	800234a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800226a:	4b3b      	ldr	r3, [pc, #236]	; (8002358 <HAL_RCC_ClockConfig+0x1bc>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f003 0302 	and.w	r3, r3, #2
 8002272:	2b00      	cmp	r3, #0
 8002274:	d101      	bne.n	800227a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002276:	2301      	movs	r3, #1
 8002278:	e067      	b.n	800234a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800227a:	4b37      	ldr	r3, [pc, #220]	; (8002358 <HAL_RCC_ClockConfig+0x1bc>)
 800227c:	689b      	ldr	r3, [r3, #8]
 800227e:	f023 0203 	bic.w	r2, r3, #3
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	4934      	ldr	r1, [pc, #208]	; (8002358 <HAL_RCC_ClockConfig+0x1bc>)
 8002288:	4313      	orrs	r3, r2
 800228a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800228c:	f7ff f95c 	bl	8001548 <HAL_GetTick>
 8002290:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002292:	e00a      	b.n	80022aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002294:	f7ff f958 	bl	8001548 <HAL_GetTick>
 8002298:	4602      	mov	r2, r0
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	1ad3      	subs	r3, r2, r3
 800229e:	f241 3288 	movw	r2, #5000	; 0x1388
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d901      	bls.n	80022aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80022a6:	2303      	movs	r3, #3
 80022a8:	e04f      	b.n	800234a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022aa:	4b2b      	ldr	r3, [pc, #172]	; (8002358 <HAL_RCC_ClockConfig+0x1bc>)
 80022ac:	689b      	ldr	r3, [r3, #8]
 80022ae:	f003 020c 	and.w	r2, r3, #12
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	009b      	lsls	r3, r3, #2
 80022b8:	429a      	cmp	r2, r3
 80022ba:	d1eb      	bne.n	8002294 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80022bc:	4b25      	ldr	r3, [pc, #148]	; (8002354 <HAL_RCC_ClockConfig+0x1b8>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f003 0307 	and.w	r3, r3, #7
 80022c4:	683a      	ldr	r2, [r7, #0]
 80022c6:	429a      	cmp	r2, r3
 80022c8:	d20c      	bcs.n	80022e4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022ca:	4b22      	ldr	r3, [pc, #136]	; (8002354 <HAL_RCC_ClockConfig+0x1b8>)
 80022cc:	683a      	ldr	r2, [r7, #0]
 80022ce:	b2d2      	uxtb	r2, r2
 80022d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022d2:	4b20      	ldr	r3, [pc, #128]	; (8002354 <HAL_RCC_ClockConfig+0x1b8>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f003 0307 	and.w	r3, r3, #7
 80022da:	683a      	ldr	r2, [r7, #0]
 80022dc:	429a      	cmp	r2, r3
 80022de:	d001      	beq.n	80022e4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80022e0:	2301      	movs	r3, #1
 80022e2:	e032      	b.n	800234a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f003 0304 	and.w	r3, r3, #4
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d008      	beq.n	8002302 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80022f0:	4b19      	ldr	r3, [pc, #100]	; (8002358 <HAL_RCC_ClockConfig+0x1bc>)
 80022f2:	689b      	ldr	r3, [r3, #8]
 80022f4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	68db      	ldr	r3, [r3, #12]
 80022fc:	4916      	ldr	r1, [pc, #88]	; (8002358 <HAL_RCC_ClockConfig+0x1bc>)
 80022fe:	4313      	orrs	r3, r2
 8002300:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f003 0308 	and.w	r3, r3, #8
 800230a:	2b00      	cmp	r3, #0
 800230c:	d009      	beq.n	8002322 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800230e:	4b12      	ldr	r3, [pc, #72]	; (8002358 <HAL_RCC_ClockConfig+0x1bc>)
 8002310:	689b      	ldr	r3, [r3, #8]
 8002312:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	691b      	ldr	r3, [r3, #16]
 800231a:	00db      	lsls	r3, r3, #3
 800231c:	490e      	ldr	r1, [pc, #56]	; (8002358 <HAL_RCC_ClockConfig+0x1bc>)
 800231e:	4313      	orrs	r3, r2
 8002320:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002322:	f000 f821 	bl	8002368 <HAL_RCC_GetSysClockFreq>
 8002326:	4602      	mov	r2, r0
 8002328:	4b0b      	ldr	r3, [pc, #44]	; (8002358 <HAL_RCC_ClockConfig+0x1bc>)
 800232a:	689b      	ldr	r3, [r3, #8]
 800232c:	091b      	lsrs	r3, r3, #4
 800232e:	f003 030f 	and.w	r3, r3, #15
 8002332:	490a      	ldr	r1, [pc, #40]	; (800235c <HAL_RCC_ClockConfig+0x1c0>)
 8002334:	5ccb      	ldrb	r3, [r1, r3]
 8002336:	fa22 f303 	lsr.w	r3, r2, r3
 800233a:	4a09      	ldr	r2, [pc, #36]	; (8002360 <HAL_RCC_ClockConfig+0x1c4>)
 800233c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800233e:	4b09      	ldr	r3, [pc, #36]	; (8002364 <HAL_RCC_ClockConfig+0x1c8>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4618      	mov	r0, r3
 8002344:	f7ff f8bc 	bl	80014c0 <HAL_InitTick>

  return HAL_OK;
 8002348:	2300      	movs	r3, #0
}
 800234a:	4618      	mov	r0, r3
 800234c:	3710      	adds	r7, #16
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	40023c00 	.word	0x40023c00
 8002358:	40023800 	.word	0x40023800
 800235c:	080081e0 	.word	0x080081e0
 8002360:	20000008 	.word	0x20000008
 8002364:	2000000c 	.word	0x2000000c

08002368 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002368:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800236c:	b090      	sub	sp, #64	; 0x40
 800236e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002370:	2300      	movs	r3, #0
 8002372:	637b      	str	r3, [r7, #52]	; 0x34
 8002374:	2300      	movs	r3, #0
 8002376:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002378:	2300      	movs	r3, #0
 800237a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800237c:	2300      	movs	r3, #0
 800237e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002380:	4b59      	ldr	r3, [pc, #356]	; (80024e8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	f003 030c 	and.w	r3, r3, #12
 8002388:	2b08      	cmp	r3, #8
 800238a:	d00d      	beq.n	80023a8 <HAL_RCC_GetSysClockFreq+0x40>
 800238c:	2b08      	cmp	r3, #8
 800238e:	f200 80a1 	bhi.w	80024d4 <HAL_RCC_GetSysClockFreq+0x16c>
 8002392:	2b00      	cmp	r3, #0
 8002394:	d002      	beq.n	800239c <HAL_RCC_GetSysClockFreq+0x34>
 8002396:	2b04      	cmp	r3, #4
 8002398:	d003      	beq.n	80023a2 <HAL_RCC_GetSysClockFreq+0x3a>
 800239a:	e09b      	b.n	80024d4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800239c:	4b53      	ldr	r3, [pc, #332]	; (80024ec <HAL_RCC_GetSysClockFreq+0x184>)
 800239e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80023a0:	e09b      	b.n	80024da <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80023a2:	4b53      	ldr	r3, [pc, #332]	; (80024f0 <HAL_RCC_GetSysClockFreq+0x188>)
 80023a4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80023a6:	e098      	b.n	80024da <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80023a8:	4b4f      	ldr	r3, [pc, #316]	; (80024e8 <HAL_RCC_GetSysClockFreq+0x180>)
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80023b0:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80023b2:	4b4d      	ldr	r3, [pc, #308]	; (80024e8 <HAL_RCC_GetSysClockFreq+0x180>)
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d028      	beq.n	8002410 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80023be:	4b4a      	ldr	r3, [pc, #296]	; (80024e8 <HAL_RCC_GetSysClockFreq+0x180>)
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	099b      	lsrs	r3, r3, #6
 80023c4:	2200      	movs	r2, #0
 80023c6:	623b      	str	r3, [r7, #32]
 80023c8:	627a      	str	r2, [r7, #36]	; 0x24
 80023ca:	6a3b      	ldr	r3, [r7, #32]
 80023cc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80023d0:	2100      	movs	r1, #0
 80023d2:	4b47      	ldr	r3, [pc, #284]	; (80024f0 <HAL_RCC_GetSysClockFreq+0x188>)
 80023d4:	fb03 f201 	mul.w	r2, r3, r1
 80023d8:	2300      	movs	r3, #0
 80023da:	fb00 f303 	mul.w	r3, r0, r3
 80023de:	4413      	add	r3, r2
 80023e0:	4a43      	ldr	r2, [pc, #268]	; (80024f0 <HAL_RCC_GetSysClockFreq+0x188>)
 80023e2:	fba0 1202 	umull	r1, r2, r0, r2
 80023e6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80023e8:	460a      	mov	r2, r1
 80023ea:	62ba      	str	r2, [r7, #40]	; 0x28
 80023ec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80023ee:	4413      	add	r3, r2
 80023f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80023f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023f4:	2200      	movs	r2, #0
 80023f6:	61bb      	str	r3, [r7, #24]
 80023f8:	61fa      	str	r2, [r7, #28]
 80023fa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80023fe:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002402:	f7fd ff4d 	bl	80002a0 <__aeabi_uldivmod>
 8002406:	4602      	mov	r2, r0
 8002408:	460b      	mov	r3, r1
 800240a:	4613      	mov	r3, r2
 800240c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800240e:	e053      	b.n	80024b8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002410:	4b35      	ldr	r3, [pc, #212]	; (80024e8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	099b      	lsrs	r3, r3, #6
 8002416:	2200      	movs	r2, #0
 8002418:	613b      	str	r3, [r7, #16]
 800241a:	617a      	str	r2, [r7, #20]
 800241c:	693b      	ldr	r3, [r7, #16]
 800241e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002422:	f04f 0b00 	mov.w	fp, #0
 8002426:	4652      	mov	r2, sl
 8002428:	465b      	mov	r3, fp
 800242a:	f04f 0000 	mov.w	r0, #0
 800242e:	f04f 0100 	mov.w	r1, #0
 8002432:	0159      	lsls	r1, r3, #5
 8002434:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002438:	0150      	lsls	r0, r2, #5
 800243a:	4602      	mov	r2, r0
 800243c:	460b      	mov	r3, r1
 800243e:	ebb2 080a 	subs.w	r8, r2, sl
 8002442:	eb63 090b 	sbc.w	r9, r3, fp
 8002446:	f04f 0200 	mov.w	r2, #0
 800244a:	f04f 0300 	mov.w	r3, #0
 800244e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002452:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002456:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800245a:	ebb2 0408 	subs.w	r4, r2, r8
 800245e:	eb63 0509 	sbc.w	r5, r3, r9
 8002462:	f04f 0200 	mov.w	r2, #0
 8002466:	f04f 0300 	mov.w	r3, #0
 800246a:	00eb      	lsls	r3, r5, #3
 800246c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002470:	00e2      	lsls	r2, r4, #3
 8002472:	4614      	mov	r4, r2
 8002474:	461d      	mov	r5, r3
 8002476:	eb14 030a 	adds.w	r3, r4, sl
 800247a:	603b      	str	r3, [r7, #0]
 800247c:	eb45 030b 	adc.w	r3, r5, fp
 8002480:	607b      	str	r3, [r7, #4]
 8002482:	f04f 0200 	mov.w	r2, #0
 8002486:	f04f 0300 	mov.w	r3, #0
 800248a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800248e:	4629      	mov	r1, r5
 8002490:	028b      	lsls	r3, r1, #10
 8002492:	4621      	mov	r1, r4
 8002494:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002498:	4621      	mov	r1, r4
 800249a:	028a      	lsls	r2, r1, #10
 800249c:	4610      	mov	r0, r2
 800249e:	4619      	mov	r1, r3
 80024a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024a2:	2200      	movs	r2, #0
 80024a4:	60bb      	str	r3, [r7, #8]
 80024a6:	60fa      	str	r2, [r7, #12]
 80024a8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80024ac:	f7fd fef8 	bl	80002a0 <__aeabi_uldivmod>
 80024b0:	4602      	mov	r2, r0
 80024b2:	460b      	mov	r3, r1
 80024b4:	4613      	mov	r3, r2
 80024b6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80024b8:	4b0b      	ldr	r3, [pc, #44]	; (80024e8 <HAL_RCC_GetSysClockFreq+0x180>)
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	0c1b      	lsrs	r3, r3, #16
 80024be:	f003 0303 	and.w	r3, r3, #3
 80024c2:	3301      	adds	r3, #1
 80024c4:	005b      	lsls	r3, r3, #1
 80024c6:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80024c8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80024ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80024d0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80024d2:	e002      	b.n	80024da <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80024d4:	4b05      	ldr	r3, [pc, #20]	; (80024ec <HAL_RCC_GetSysClockFreq+0x184>)
 80024d6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80024d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80024da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80024dc:	4618      	mov	r0, r3
 80024de:	3740      	adds	r7, #64	; 0x40
 80024e0:	46bd      	mov	sp, r7
 80024e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80024e6:	bf00      	nop
 80024e8:	40023800 	.word	0x40023800
 80024ec:	00f42400 	.word	0x00f42400
 80024f0:	017d7840 	.word	0x017d7840

080024f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024f4:	b480      	push	{r7}
 80024f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024f8:	4b03      	ldr	r3, [pc, #12]	; (8002508 <HAL_RCC_GetHCLKFreq+0x14>)
 80024fa:	681b      	ldr	r3, [r3, #0]
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	46bd      	mov	sp, r7
 8002500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002504:	4770      	bx	lr
 8002506:	bf00      	nop
 8002508:	20000008 	.word	0x20000008

0800250c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002510:	f7ff fff0 	bl	80024f4 <HAL_RCC_GetHCLKFreq>
 8002514:	4602      	mov	r2, r0
 8002516:	4b05      	ldr	r3, [pc, #20]	; (800252c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002518:	689b      	ldr	r3, [r3, #8]
 800251a:	0a9b      	lsrs	r3, r3, #10
 800251c:	f003 0307 	and.w	r3, r3, #7
 8002520:	4903      	ldr	r1, [pc, #12]	; (8002530 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002522:	5ccb      	ldrb	r3, [r1, r3]
 8002524:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002528:	4618      	mov	r0, r3
 800252a:	bd80      	pop	{r7, pc}
 800252c:	40023800 	.word	0x40023800
 8002530:	080081f0 	.word	0x080081f0

08002534 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002538:	f7ff ffdc 	bl	80024f4 <HAL_RCC_GetHCLKFreq>
 800253c:	4602      	mov	r2, r0
 800253e:	4b05      	ldr	r3, [pc, #20]	; (8002554 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002540:	689b      	ldr	r3, [r3, #8]
 8002542:	0b5b      	lsrs	r3, r3, #13
 8002544:	f003 0307 	and.w	r3, r3, #7
 8002548:	4903      	ldr	r1, [pc, #12]	; (8002558 <HAL_RCC_GetPCLK2Freq+0x24>)
 800254a:	5ccb      	ldrb	r3, [r1, r3]
 800254c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002550:	4618      	mov	r0, r3
 8002552:	bd80      	pop	{r7, pc}
 8002554:	40023800 	.word	0x40023800
 8002558:	080081f0 	.word	0x080081f0

0800255c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b082      	sub	sp, #8
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d101      	bne.n	800256e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800256a:	2301      	movs	r3, #1
 800256c:	e041      	b.n	80025f2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002574:	b2db      	uxtb	r3, r3
 8002576:	2b00      	cmp	r3, #0
 8002578:	d106      	bne.n	8002588 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2200      	movs	r2, #0
 800257e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002582:	6878      	ldr	r0, [r7, #4]
 8002584:	f7fe fbf6 	bl	8000d74 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2202      	movs	r2, #2
 800258c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681a      	ldr	r2, [r3, #0]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	3304      	adds	r3, #4
 8002598:	4619      	mov	r1, r3
 800259a:	4610      	mov	r0, r2
 800259c:	f000 fad8 	bl	8002b50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2201      	movs	r2, #1
 80025a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2201      	movs	r2, #1
 80025ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2201      	movs	r2, #1
 80025b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2201      	movs	r2, #1
 80025bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2201      	movs	r2, #1
 80025c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2201      	movs	r2, #1
 80025cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2201      	movs	r2, #1
 80025d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2201      	movs	r2, #1
 80025dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2201      	movs	r2, #1
 80025e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2201      	movs	r2, #1
 80025ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80025f0:	2300      	movs	r3, #0
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3708      	adds	r7, #8
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}

080025fa <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80025fa:	b580      	push	{r7, lr}
 80025fc:	b082      	sub	sp, #8
 80025fe:	af00      	add	r7, sp, #0
 8002600:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d101      	bne.n	800260c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002608:	2301      	movs	r3, #1
 800260a:	e041      	b.n	8002690 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002612:	b2db      	uxtb	r3, r3
 8002614:	2b00      	cmp	r3, #0
 8002616:	d106      	bne.n	8002626 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2200      	movs	r2, #0
 800261c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002620:	6878      	ldr	r0, [r7, #4]
 8002622:	f000 f839 	bl	8002698 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2202      	movs	r2, #2
 800262a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	3304      	adds	r3, #4
 8002636:	4619      	mov	r1, r3
 8002638:	4610      	mov	r0, r2
 800263a:	f000 fa89 	bl	8002b50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2201      	movs	r2, #1
 8002642:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2201      	movs	r2, #1
 800264a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2201      	movs	r2, #1
 8002652:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2201      	movs	r2, #1
 800265a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2201      	movs	r2, #1
 8002662:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2201      	movs	r2, #1
 800266a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2201      	movs	r2, #1
 8002672:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2201      	movs	r2, #1
 800267a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2201      	movs	r2, #1
 8002682:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2201      	movs	r2, #1
 800268a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800268e:	2300      	movs	r3, #0
}
 8002690:	4618      	mov	r0, r3
 8002692:	3708      	adds	r7, #8
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}

08002698 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002698:	b480      	push	{r7}
 800269a:	b083      	sub	sp, #12
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80026a0:	bf00      	nop
 80026a2:	370c      	adds	r7, #12
 80026a4:	46bd      	mov	sp, r7
 80026a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026aa:	4770      	bx	lr

080026ac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b084      	sub	sp, #16
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
 80026b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d109      	bne.n	80026d0 <HAL_TIM_PWM_Start+0x24>
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80026c2:	b2db      	uxtb	r3, r3
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	bf14      	ite	ne
 80026c8:	2301      	movne	r3, #1
 80026ca:	2300      	moveq	r3, #0
 80026cc:	b2db      	uxtb	r3, r3
 80026ce:	e022      	b.n	8002716 <HAL_TIM_PWM_Start+0x6a>
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	2b04      	cmp	r3, #4
 80026d4:	d109      	bne.n	80026ea <HAL_TIM_PWM_Start+0x3e>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	2b01      	cmp	r3, #1
 80026e0:	bf14      	ite	ne
 80026e2:	2301      	movne	r3, #1
 80026e4:	2300      	moveq	r3, #0
 80026e6:	b2db      	uxtb	r3, r3
 80026e8:	e015      	b.n	8002716 <HAL_TIM_PWM_Start+0x6a>
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	2b08      	cmp	r3, #8
 80026ee:	d109      	bne.n	8002704 <HAL_TIM_PWM_Start+0x58>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80026f6:	b2db      	uxtb	r3, r3
 80026f8:	2b01      	cmp	r3, #1
 80026fa:	bf14      	ite	ne
 80026fc:	2301      	movne	r3, #1
 80026fe:	2300      	moveq	r3, #0
 8002700:	b2db      	uxtb	r3, r3
 8002702:	e008      	b.n	8002716 <HAL_TIM_PWM_Start+0x6a>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800270a:	b2db      	uxtb	r3, r3
 800270c:	2b01      	cmp	r3, #1
 800270e:	bf14      	ite	ne
 8002710:	2301      	movne	r3, #1
 8002712:	2300      	moveq	r3, #0
 8002714:	b2db      	uxtb	r3, r3
 8002716:	2b00      	cmp	r3, #0
 8002718:	d001      	beq.n	800271e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	e07c      	b.n	8002818 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	2b00      	cmp	r3, #0
 8002722:	d104      	bne.n	800272e <HAL_TIM_PWM_Start+0x82>
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2202      	movs	r2, #2
 8002728:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800272c:	e013      	b.n	8002756 <HAL_TIM_PWM_Start+0xaa>
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	2b04      	cmp	r3, #4
 8002732:	d104      	bne.n	800273e <HAL_TIM_PWM_Start+0x92>
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2202      	movs	r2, #2
 8002738:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800273c:	e00b      	b.n	8002756 <HAL_TIM_PWM_Start+0xaa>
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	2b08      	cmp	r3, #8
 8002742:	d104      	bne.n	800274e <HAL_TIM_PWM_Start+0xa2>
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2202      	movs	r2, #2
 8002748:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800274c:	e003      	b.n	8002756 <HAL_TIM_PWM_Start+0xaa>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2202      	movs	r2, #2
 8002752:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	2201      	movs	r2, #1
 800275c:	6839      	ldr	r1, [r7, #0]
 800275e:	4618      	mov	r0, r3
 8002760:	f000 fce0 	bl	8003124 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a2d      	ldr	r2, [pc, #180]	; (8002820 <HAL_TIM_PWM_Start+0x174>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d004      	beq.n	8002778 <HAL_TIM_PWM_Start+0xcc>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4a2c      	ldr	r2, [pc, #176]	; (8002824 <HAL_TIM_PWM_Start+0x178>)
 8002774:	4293      	cmp	r3, r2
 8002776:	d101      	bne.n	800277c <HAL_TIM_PWM_Start+0xd0>
 8002778:	2301      	movs	r3, #1
 800277a:	e000      	b.n	800277e <HAL_TIM_PWM_Start+0xd2>
 800277c:	2300      	movs	r3, #0
 800277e:	2b00      	cmp	r3, #0
 8002780:	d007      	beq.n	8002792 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002790:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4a22      	ldr	r2, [pc, #136]	; (8002820 <HAL_TIM_PWM_Start+0x174>)
 8002798:	4293      	cmp	r3, r2
 800279a:	d022      	beq.n	80027e2 <HAL_TIM_PWM_Start+0x136>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027a4:	d01d      	beq.n	80027e2 <HAL_TIM_PWM_Start+0x136>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a1f      	ldr	r2, [pc, #124]	; (8002828 <HAL_TIM_PWM_Start+0x17c>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d018      	beq.n	80027e2 <HAL_TIM_PWM_Start+0x136>
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a1d      	ldr	r2, [pc, #116]	; (800282c <HAL_TIM_PWM_Start+0x180>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d013      	beq.n	80027e2 <HAL_TIM_PWM_Start+0x136>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4a1c      	ldr	r2, [pc, #112]	; (8002830 <HAL_TIM_PWM_Start+0x184>)
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d00e      	beq.n	80027e2 <HAL_TIM_PWM_Start+0x136>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a16      	ldr	r2, [pc, #88]	; (8002824 <HAL_TIM_PWM_Start+0x178>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d009      	beq.n	80027e2 <HAL_TIM_PWM_Start+0x136>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4a18      	ldr	r2, [pc, #96]	; (8002834 <HAL_TIM_PWM_Start+0x188>)
 80027d4:	4293      	cmp	r3, r2
 80027d6:	d004      	beq.n	80027e2 <HAL_TIM_PWM_Start+0x136>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a16      	ldr	r2, [pc, #88]	; (8002838 <HAL_TIM_PWM_Start+0x18c>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d111      	bne.n	8002806 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	689b      	ldr	r3, [r3, #8]
 80027e8:	f003 0307 	and.w	r3, r3, #7
 80027ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	2b06      	cmp	r3, #6
 80027f2:	d010      	beq.n	8002816 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	681a      	ldr	r2, [r3, #0]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f042 0201 	orr.w	r2, r2, #1
 8002802:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002804:	e007      	b.n	8002816 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	681a      	ldr	r2, [r3, #0]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f042 0201 	orr.w	r2, r2, #1
 8002814:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002816:	2300      	movs	r3, #0
}
 8002818:	4618      	mov	r0, r3
 800281a:	3710      	adds	r7, #16
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}
 8002820:	40010000 	.word	0x40010000
 8002824:	40010400 	.word	0x40010400
 8002828:	40000400 	.word	0x40000400
 800282c:	40000800 	.word	0x40000800
 8002830:	40000c00 	.word	0x40000c00
 8002834:	40014000 	.word	0x40014000
 8002838:	40001800 	.word	0x40001800

0800283c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b086      	sub	sp, #24
 8002840:	af00      	add	r7, sp, #0
 8002842:	60f8      	str	r0, [r7, #12]
 8002844:	60b9      	str	r1, [r7, #8]
 8002846:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002848:	2300      	movs	r3, #0
 800284a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002852:	2b01      	cmp	r3, #1
 8002854:	d101      	bne.n	800285a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002856:	2302      	movs	r3, #2
 8002858:	e0ae      	b.n	80029b8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	2201      	movs	r2, #1
 800285e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2b0c      	cmp	r3, #12
 8002866:	f200 809f 	bhi.w	80029a8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800286a:	a201      	add	r2, pc, #4	; (adr r2, 8002870 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800286c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002870:	080028a5 	.word	0x080028a5
 8002874:	080029a9 	.word	0x080029a9
 8002878:	080029a9 	.word	0x080029a9
 800287c:	080029a9 	.word	0x080029a9
 8002880:	080028e5 	.word	0x080028e5
 8002884:	080029a9 	.word	0x080029a9
 8002888:	080029a9 	.word	0x080029a9
 800288c:	080029a9 	.word	0x080029a9
 8002890:	08002927 	.word	0x08002927
 8002894:	080029a9 	.word	0x080029a9
 8002898:	080029a9 	.word	0x080029a9
 800289c:	080029a9 	.word	0x080029a9
 80028a0:	08002967 	.word	0x08002967
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	68b9      	ldr	r1, [r7, #8]
 80028aa:	4618      	mov	r0, r3
 80028ac:	f000 f9f0 	bl	8002c90 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	699a      	ldr	r2, [r3, #24]
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f042 0208 	orr.w	r2, r2, #8
 80028be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	699a      	ldr	r2, [r3, #24]
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f022 0204 	bic.w	r2, r2, #4
 80028ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	6999      	ldr	r1, [r3, #24]
 80028d6:	68bb      	ldr	r3, [r7, #8]
 80028d8:	691a      	ldr	r2, [r3, #16]
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	430a      	orrs	r2, r1
 80028e0:	619a      	str	r2, [r3, #24]
      break;
 80028e2:	e064      	b.n	80029ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	68b9      	ldr	r1, [r7, #8]
 80028ea:	4618      	mov	r0, r3
 80028ec:	f000 fa40 	bl	8002d70 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	699a      	ldr	r2, [r3, #24]
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80028fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	699a      	ldr	r2, [r3, #24]
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800290e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	6999      	ldr	r1, [r3, #24]
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	691b      	ldr	r3, [r3, #16]
 800291a:	021a      	lsls	r2, r3, #8
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	430a      	orrs	r2, r1
 8002922:	619a      	str	r2, [r3, #24]
      break;
 8002924:	e043      	b.n	80029ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	68b9      	ldr	r1, [r7, #8]
 800292c:	4618      	mov	r0, r3
 800292e:	f000 fa95 	bl	8002e5c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	69da      	ldr	r2, [r3, #28]
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f042 0208 	orr.w	r2, r2, #8
 8002940:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	69da      	ldr	r2, [r3, #28]
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f022 0204 	bic.w	r2, r2, #4
 8002950:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	69d9      	ldr	r1, [r3, #28]
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	691a      	ldr	r2, [r3, #16]
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	430a      	orrs	r2, r1
 8002962:	61da      	str	r2, [r3, #28]
      break;
 8002964:	e023      	b.n	80029ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	68b9      	ldr	r1, [r7, #8]
 800296c:	4618      	mov	r0, r3
 800296e:	f000 fae9 	bl	8002f44 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	69da      	ldr	r2, [r3, #28]
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002980:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	69da      	ldr	r2, [r3, #28]
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002990:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	69d9      	ldr	r1, [r3, #28]
 8002998:	68bb      	ldr	r3, [r7, #8]
 800299a:	691b      	ldr	r3, [r3, #16]
 800299c:	021a      	lsls	r2, r3, #8
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	430a      	orrs	r2, r1
 80029a4:	61da      	str	r2, [r3, #28]
      break;
 80029a6:	e002      	b.n	80029ae <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80029a8:	2301      	movs	r3, #1
 80029aa:	75fb      	strb	r3, [r7, #23]
      break;
 80029ac:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	2200      	movs	r2, #0
 80029b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80029b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	3718      	adds	r7, #24
 80029bc:	46bd      	mov	sp, r7
 80029be:	bd80      	pop	{r7, pc}

080029c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b084      	sub	sp, #16
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
 80029c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80029ca:	2300      	movs	r3, #0
 80029cc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029d4:	2b01      	cmp	r3, #1
 80029d6:	d101      	bne.n	80029dc <HAL_TIM_ConfigClockSource+0x1c>
 80029d8:	2302      	movs	r3, #2
 80029da:	e0b4      	b.n	8002b46 <HAL_TIM_ConfigClockSource+0x186>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2201      	movs	r2, #1
 80029e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2202      	movs	r2, #2
 80029e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	689b      	ldr	r3, [r3, #8]
 80029f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80029fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002a02:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	68ba      	ldr	r2, [r7, #8]
 8002a0a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a14:	d03e      	beq.n	8002a94 <HAL_TIM_ConfigClockSource+0xd4>
 8002a16:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a1a:	f200 8087 	bhi.w	8002b2c <HAL_TIM_ConfigClockSource+0x16c>
 8002a1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a22:	f000 8086 	beq.w	8002b32 <HAL_TIM_ConfigClockSource+0x172>
 8002a26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a2a:	d87f      	bhi.n	8002b2c <HAL_TIM_ConfigClockSource+0x16c>
 8002a2c:	2b70      	cmp	r3, #112	; 0x70
 8002a2e:	d01a      	beq.n	8002a66 <HAL_TIM_ConfigClockSource+0xa6>
 8002a30:	2b70      	cmp	r3, #112	; 0x70
 8002a32:	d87b      	bhi.n	8002b2c <HAL_TIM_ConfigClockSource+0x16c>
 8002a34:	2b60      	cmp	r3, #96	; 0x60
 8002a36:	d050      	beq.n	8002ada <HAL_TIM_ConfigClockSource+0x11a>
 8002a38:	2b60      	cmp	r3, #96	; 0x60
 8002a3a:	d877      	bhi.n	8002b2c <HAL_TIM_ConfigClockSource+0x16c>
 8002a3c:	2b50      	cmp	r3, #80	; 0x50
 8002a3e:	d03c      	beq.n	8002aba <HAL_TIM_ConfigClockSource+0xfa>
 8002a40:	2b50      	cmp	r3, #80	; 0x50
 8002a42:	d873      	bhi.n	8002b2c <HAL_TIM_ConfigClockSource+0x16c>
 8002a44:	2b40      	cmp	r3, #64	; 0x40
 8002a46:	d058      	beq.n	8002afa <HAL_TIM_ConfigClockSource+0x13a>
 8002a48:	2b40      	cmp	r3, #64	; 0x40
 8002a4a:	d86f      	bhi.n	8002b2c <HAL_TIM_ConfigClockSource+0x16c>
 8002a4c:	2b30      	cmp	r3, #48	; 0x30
 8002a4e:	d064      	beq.n	8002b1a <HAL_TIM_ConfigClockSource+0x15a>
 8002a50:	2b30      	cmp	r3, #48	; 0x30
 8002a52:	d86b      	bhi.n	8002b2c <HAL_TIM_ConfigClockSource+0x16c>
 8002a54:	2b20      	cmp	r3, #32
 8002a56:	d060      	beq.n	8002b1a <HAL_TIM_ConfigClockSource+0x15a>
 8002a58:	2b20      	cmp	r3, #32
 8002a5a:	d867      	bhi.n	8002b2c <HAL_TIM_ConfigClockSource+0x16c>
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d05c      	beq.n	8002b1a <HAL_TIM_ConfigClockSource+0x15a>
 8002a60:	2b10      	cmp	r3, #16
 8002a62:	d05a      	beq.n	8002b1a <HAL_TIM_ConfigClockSource+0x15a>
 8002a64:	e062      	b.n	8002b2c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6818      	ldr	r0, [r3, #0]
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	6899      	ldr	r1, [r3, #8]
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	685a      	ldr	r2, [r3, #4]
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	68db      	ldr	r3, [r3, #12]
 8002a76:	f000 fb35 	bl	80030e4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002a82:	68bb      	ldr	r3, [r7, #8]
 8002a84:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002a88:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	68ba      	ldr	r2, [r7, #8]
 8002a90:	609a      	str	r2, [r3, #8]
      break;
 8002a92:	e04f      	b.n	8002b34 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6818      	ldr	r0, [r3, #0]
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	6899      	ldr	r1, [r3, #8]
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	685a      	ldr	r2, [r3, #4]
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	68db      	ldr	r3, [r3, #12]
 8002aa4:	f000 fb1e 	bl	80030e4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	689a      	ldr	r2, [r3, #8]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002ab6:	609a      	str	r2, [r3, #8]
      break;
 8002ab8:	e03c      	b.n	8002b34 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6818      	ldr	r0, [r3, #0]
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	6859      	ldr	r1, [r3, #4]
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	68db      	ldr	r3, [r3, #12]
 8002ac6:	461a      	mov	r2, r3
 8002ac8:	f000 fa92 	bl	8002ff0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	2150      	movs	r1, #80	; 0x50
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f000 faeb 	bl	80030ae <TIM_ITRx_SetConfig>
      break;
 8002ad8:	e02c      	b.n	8002b34 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6818      	ldr	r0, [r3, #0]
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	6859      	ldr	r1, [r3, #4]
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	68db      	ldr	r3, [r3, #12]
 8002ae6:	461a      	mov	r2, r3
 8002ae8:	f000 fab1 	bl	800304e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	2160      	movs	r1, #96	; 0x60
 8002af2:	4618      	mov	r0, r3
 8002af4:	f000 fadb 	bl	80030ae <TIM_ITRx_SetConfig>
      break;
 8002af8:	e01c      	b.n	8002b34 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6818      	ldr	r0, [r3, #0]
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	6859      	ldr	r1, [r3, #4]
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	68db      	ldr	r3, [r3, #12]
 8002b06:	461a      	mov	r2, r3
 8002b08:	f000 fa72 	bl	8002ff0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	2140      	movs	r1, #64	; 0x40
 8002b12:	4618      	mov	r0, r3
 8002b14:	f000 facb 	bl	80030ae <TIM_ITRx_SetConfig>
      break;
 8002b18:	e00c      	b.n	8002b34 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4619      	mov	r1, r3
 8002b24:	4610      	mov	r0, r2
 8002b26:	f000 fac2 	bl	80030ae <TIM_ITRx_SetConfig>
      break;
 8002b2a:	e003      	b.n	8002b34 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	73fb      	strb	r3, [r7, #15]
      break;
 8002b30:	e000      	b.n	8002b34 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002b32:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2201      	movs	r2, #1
 8002b38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2200      	movs	r2, #0
 8002b40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002b44:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	3710      	adds	r7, #16
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}
	...

08002b50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b085      	sub	sp, #20
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
 8002b58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	4a40      	ldr	r2, [pc, #256]	; (8002c64 <TIM_Base_SetConfig+0x114>)
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d013      	beq.n	8002b90 <TIM_Base_SetConfig+0x40>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b6e:	d00f      	beq.n	8002b90 <TIM_Base_SetConfig+0x40>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	4a3d      	ldr	r2, [pc, #244]	; (8002c68 <TIM_Base_SetConfig+0x118>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d00b      	beq.n	8002b90 <TIM_Base_SetConfig+0x40>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	4a3c      	ldr	r2, [pc, #240]	; (8002c6c <TIM_Base_SetConfig+0x11c>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d007      	beq.n	8002b90 <TIM_Base_SetConfig+0x40>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	4a3b      	ldr	r2, [pc, #236]	; (8002c70 <TIM_Base_SetConfig+0x120>)
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d003      	beq.n	8002b90 <TIM_Base_SetConfig+0x40>
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	4a3a      	ldr	r2, [pc, #232]	; (8002c74 <TIM_Base_SetConfig+0x124>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d108      	bne.n	8002ba2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b96:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	68fa      	ldr	r2, [r7, #12]
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	4a2f      	ldr	r2, [pc, #188]	; (8002c64 <TIM_Base_SetConfig+0x114>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d02b      	beq.n	8002c02 <TIM_Base_SetConfig+0xb2>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bb0:	d027      	beq.n	8002c02 <TIM_Base_SetConfig+0xb2>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	4a2c      	ldr	r2, [pc, #176]	; (8002c68 <TIM_Base_SetConfig+0x118>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d023      	beq.n	8002c02 <TIM_Base_SetConfig+0xb2>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	4a2b      	ldr	r2, [pc, #172]	; (8002c6c <TIM_Base_SetConfig+0x11c>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d01f      	beq.n	8002c02 <TIM_Base_SetConfig+0xb2>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	4a2a      	ldr	r2, [pc, #168]	; (8002c70 <TIM_Base_SetConfig+0x120>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d01b      	beq.n	8002c02 <TIM_Base_SetConfig+0xb2>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	4a29      	ldr	r2, [pc, #164]	; (8002c74 <TIM_Base_SetConfig+0x124>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d017      	beq.n	8002c02 <TIM_Base_SetConfig+0xb2>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	4a28      	ldr	r2, [pc, #160]	; (8002c78 <TIM_Base_SetConfig+0x128>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d013      	beq.n	8002c02 <TIM_Base_SetConfig+0xb2>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	4a27      	ldr	r2, [pc, #156]	; (8002c7c <TIM_Base_SetConfig+0x12c>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d00f      	beq.n	8002c02 <TIM_Base_SetConfig+0xb2>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	4a26      	ldr	r2, [pc, #152]	; (8002c80 <TIM_Base_SetConfig+0x130>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d00b      	beq.n	8002c02 <TIM_Base_SetConfig+0xb2>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	4a25      	ldr	r2, [pc, #148]	; (8002c84 <TIM_Base_SetConfig+0x134>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d007      	beq.n	8002c02 <TIM_Base_SetConfig+0xb2>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	4a24      	ldr	r2, [pc, #144]	; (8002c88 <TIM_Base_SetConfig+0x138>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d003      	beq.n	8002c02 <TIM_Base_SetConfig+0xb2>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	4a23      	ldr	r2, [pc, #140]	; (8002c8c <TIM_Base_SetConfig+0x13c>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d108      	bne.n	8002c14 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	68db      	ldr	r3, [r3, #12]
 8002c0e:	68fa      	ldr	r2, [r7, #12]
 8002c10:	4313      	orrs	r3, r2
 8002c12:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	695b      	ldr	r3, [r3, #20]
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	68fa      	ldr	r2, [r7, #12]
 8002c26:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	689a      	ldr	r2, [r3, #8]
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	681a      	ldr	r2, [r3, #0]
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	4a0a      	ldr	r2, [pc, #40]	; (8002c64 <TIM_Base_SetConfig+0x114>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d003      	beq.n	8002c48 <TIM_Base_SetConfig+0xf8>
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	4a0c      	ldr	r2, [pc, #48]	; (8002c74 <TIM_Base_SetConfig+0x124>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d103      	bne.n	8002c50 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	691a      	ldr	r2, [r3, #16]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2201      	movs	r2, #1
 8002c54:	615a      	str	r2, [r3, #20]
}
 8002c56:	bf00      	nop
 8002c58:	3714      	adds	r7, #20
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c60:	4770      	bx	lr
 8002c62:	bf00      	nop
 8002c64:	40010000 	.word	0x40010000
 8002c68:	40000400 	.word	0x40000400
 8002c6c:	40000800 	.word	0x40000800
 8002c70:	40000c00 	.word	0x40000c00
 8002c74:	40010400 	.word	0x40010400
 8002c78:	40014000 	.word	0x40014000
 8002c7c:	40014400 	.word	0x40014400
 8002c80:	40014800 	.word	0x40014800
 8002c84:	40001800 	.word	0x40001800
 8002c88:	40001c00 	.word	0x40001c00
 8002c8c:	40002000 	.word	0x40002000

08002c90 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b087      	sub	sp, #28
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
 8002c98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6a1b      	ldr	r3, [r3, #32]
 8002c9e:	f023 0201 	bic.w	r2, r3, #1
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6a1b      	ldr	r3, [r3, #32]
 8002caa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	699b      	ldr	r3, [r3, #24]
 8002cb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	f023 0303 	bic.w	r3, r3, #3
 8002cc6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	68fa      	ldr	r2, [r7, #12]
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	f023 0302 	bic.w	r3, r3, #2
 8002cd8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	689b      	ldr	r3, [r3, #8]
 8002cde:	697a      	ldr	r2, [r7, #20]
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	4a20      	ldr	r2, [pc, #128]	; (8002d68 <TIM_OC1_SetConfig+0xd8>)
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d003      	beq.n	8002cf4 <TIM_OC1_SetConfig+0x64>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	4a1f      	ldr	r2, [pc, #124]	; (8002d6c <TIM_OC1_SetConfig+0xdc>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d10c      	bne.n	8002d0e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002cf4:	697b      	ldr	r3, [r7, #20]
 8002cf6:	f023 0308 	bic.w	r3, r3, #8
 8002cfa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	68db      	ldr	r3, [r3, #12]
 8002d00:	697a      	ldr	r2, [r7, #20]
 8002d02:	4313      	orrs	r3, r2
 8002d04:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	f023 0304 	bic.w	r3, r3, #4
 8002d0c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	4a15      	ldr	r2, [pc, #84]	; (8002d68 <TIM_OC1_SetConfig+0xd8>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d003      	beq.n	8002d1e <TIM_OC1_SetConfig+0x8e>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	4a14      	ldr	r2, [pc, #80]	; (8002d6c <TIM_OC1_SetConfig+0xdc>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d111      	bne.n	8002d42 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002d1e:	693b      	ldr	r3, [r7, #16]
 8002d20:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002d24:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002d2c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	695b      	ldr	r3, [r3, #20]
 8002d32:	693a      	ldr	r2, [r7, #16]
 8002d34:	4313      	orrs	r3, r2
 8002d36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	699b      	ldr	r3, [r3, #24]
 8002d3c:	693a      	ldr	r2, [r7, #16]
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	693a      	ldr	r2, [r7, #16]
 8002d46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	68fa      	ldr	r2, [r7, #12]
 8002d4c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	685a      	ldr	r2, [r3, #4]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	697a      	ldr	r2, [r7, #20]
 8002d5a:	621a      	str	r2, [r3, #32]
}
 8002d5c:	bf00      	nop
 8002d5e:	371c      	adds	r7, #28
 8002d60:	46bd      	mov	sp, r7
 8002d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d66:	4770      	bx	lr
 8002d68:	40010000 	.word	0x40010000
 8002d6c:	40010400 	.word	0x40010400

08002d70 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b087      	sub	sp, #28
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
 8002d78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6a1b      	ldr	r3, [r3, #32]
 8002d7e:	f023 0210 	bic.w	r2, r3, #16
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6a1b      	ldr	r3, [r3, #32]
 8002d8a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	699b      	ldr	r3, [r3, #24]
 8002d96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002d9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002da6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	021b      	lsls	r3, r3, #8
 8002dae:	68fa      	ldr	r2, [r7, #12]
 8002db0:	4313      	orrs	r3, r2
 8002db2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	f023 0320 	bic.w	r3, r3, #32
 8002dba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	689b      	ldr	r3, [r3, #8]
 8002dc0:	011b      	lsls	r3, r3, #4
 8002dc2:	697a      	ldr	r2, [r7, #20]
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	4a22      	ldr	r2, [pc, #136]	; (8002e54 <TIM_OC2_SetConfig+0xe4>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d003      	beq.n	8002dd8 <TIM_OC2_SetConfig+0x68>
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	4a21      	ldr	r2, [pc, #132]	; (8002e58 <TIM_OC2_SetConfig+0xe8>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d10d      	bne.n	8002df4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002dd8:	697b      	ldr	r3, [r7, #20]
 8002dda:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002dde:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	68db      	ldr	r3, [r3, #12]
 8002de4:	011b      	lsls	r3, r3, #4
 8002de6:	697a      	ldr	r2, [r7, #20]
 8002de8:	4313      	orrs	r3, r2
 8002dea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002dec:	697b      	ldr	r3, [r7, #20]
 8002dee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002df2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	4a17      	ldr	r2, [pc, #92]	; (8002e54 <TIM_OC2_SetConfig+0xe4>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d003      	beq.n	8002e04 <TIM_OC2_SetConfig+0x94>
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	4a16      	ldr	r2, [pc, #88]	; (8002e58 <TIM_OC2_SetConfig+0xe8>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d113      	bne.n	8002e2c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002e04:	693b      	ldr	r3, [r7, #16]
 8002e06:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002e0a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002e0c:	693b      	ldr	r3, [r7, #16]
 8002e0e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002e12:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	695b      	ldr	r3, [r3, #20]
 8002e18:	009b      	lsls	r3, r3, #2
 8002e1a:	693a      	ldr	r2, [r7, #16]
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	699b      	ldr	r3, [r3, #24]
 8002e24:	009b      	lsls	r3, r3, #2
 8002e26:	693a      	ldr	r2, [r7, #16]
 8002e28:	4313      	orrs	r3, r2
 8002e2a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	693a      	ldr	r2, [r7, #16]
 8002e30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	68fa      	ldr	r2, [r7, #12]
 8002e36:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	685a      	ldr	r2, [r3, #4]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	697a      	ldr	r2, [r7, #20]
 8002e44:	621a      	str	r2, [r3, #32]
}
 8002e46:	bf00      	nop
 8002e48:	371c      	adds	r7, #28
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr
 8002e52:	bf00      	nop
 8002e54:	40010000 	.word	0x40010000
 8002e58:	40010400 	.word	0x40010400

08002e5c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	b087      	sub	sp, #28
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
 8002e64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6a1b      	ldr	r3, [r3, #32]
 8002e6a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6a1b      	ldr	r3, [r3, #32]
 8002e76:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	69db      	ldr	r3, [r3, #28]
 8002e82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	f023 0303 	bic.w	r3, r3, #3
 8002e92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	68fa      	ldr	r2, [r7, #12]
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002ea4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	021b      	lsls	r3, r3, #8
 8002eac:	697a      	ldr	r2, [r7, #20]
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	4a21      	ldr	r2, [pc, #132]	; (8002f3c <TIM_OC3_SetConfig+0xe0>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d003      	beq.n	8002ec2 <TIM_OC3_SetConfig+0x66>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	4a20      	ldr	r2, [pc, #128]	; (8002f40 <TIM_OC3_SetConfig+0xe4>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d10d      	bne.n	8002ede <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002ec2:	697b      	ldr	r3, [r7, #20]
 8002ec4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002ec8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	68db      	ldr	r3, [r3, #12]
 8002ece:	021b      	lsls	r3, r3, #8
 8002ed0:	697a      	ldr	r2, [r7, #20]
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002edc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	4a16      	ldr	r2, [pc, #88]	; (8002f3c <TIM_OC3_SetConfig+0xe0>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d003      	beq.n	8002eee <TIM_OC3_SetConfig+0x92>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	4a15      	ldr	r2, [pc, #84]	; (8002f40 <TIM_OC3_SetConfig+0xe4>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d113      	bne.n	8002f16 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002eee:	693b      	ldr	r3, [r7, #16]
 8002ef0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002ef4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002ef6:	693b      	ldr	r3, [r7, #16]
 8002ef8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002efc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	695b      	ldr	r3, [r3, #20]
 8002f02:	011b      	lsls	r3, r3, #4
 8002f04:	693a      	ldr	r2, [r7, #16]
 8002f06:	4313      	orrs	r3, r2
 8002f08:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	699b      	ldr	r3, [r3, #24]
 8002f0e:	011b      	lsls	r3, r3, #4
 8002f10:	693a      	ldr	r2, [r7, #16]
 8002f12:	4313      	orrs	r3, r2
 8002f14:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	693a      	ldr	r2, [r7, #16]
 8002f1a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	68fa      	ldr	r2, [r7, #12]
 8002f20:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	685a      	ldr	r2, [r3, #4]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	697a      	ldr	r2, [r7, #20]
 8002f2e:	621a      	str	r2, [r3, #32]
}
 8002f30:	bf00      	nop
 8002f32:	371c      	adds	r7, #28
 8002f34:	46bd      	mov	sp, r7
 8002f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3a:	4770      	bx	lr
 8002f3c:	40010000 	.word	0x40010000
 8002f40:	40010400 	.word	0x40010400

08002f44 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002f44:	b480      	push	{r7}
 8002f46:	b087      	sub	sp, #28
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
 8002f4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6a1b      	ldr	r3, [r3, #32]
 8002f52:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6a1b      	ldr	r3, [r3, #32]
 8002f5e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	69db      	ldr	r3, [r3, #28]
 8002f6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002f72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	021b      	lsls	r3, r3, #8
 8002f82:	68fa      	ldr	r2, [r7, #12]
 8002f84:	4313      	orrs	r3, r2
 8002f86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002f88:	693b      	ldr	r3, [r7, #16]
 8002f8a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002f8e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	689b      	ldr	r3, [r3, #8]
 8002f94:	031b      	lsls	r3, r3, #12
 8002f96:	693a      	ldr	r2, [r7, #16]
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	4a12      	ldr	r2, [pc, #72]	; (8002fe8 <TIM_OC4_SetConfig+0xa4>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d003      	beq.n	8002fac <TIM_OC4_SetConfig+0x68>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	4a11      	ldr	r2, [pc, #68]	; (8002fec <TIM_OC4_SetConfig+0xa8>)
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d109      	bne.n	8002fc0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002fb2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	695b      	ldr	r3, [r3, #20]
 8002fb8:	019b      	lsls	r3, r3, #6
 8002fba:	697a      	ldr	r2, [r7, #20]
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	697a      	ldr	r2, [r7, #20]
 8002fc4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	68fa      	ldr	r2, [r7, #12]
 8002fca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	685a      	ldr	r2, [r3, #4]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	693a      	ldr	r2, [r7, #16]
 8002fd8:	621a      	str	r2, [r3, #32]
}
 8002fda:	bf00      	nop
 8002fdc:	371c      	adds	r7, #28
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe4:	4770      	bx	lr
 8002fe6:	bf00      	nop
 8002fe8:	40010000 	.word	0x40010000
 8002fec:	40010400 	.word	0x40010400

08002ff0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	b087      	sub	sp, #28
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	60f8      	str	r0, [r7, #12]
 8002ff8:	60b9      	str	r1, [r7, #8]
 8002ffa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	6a1b      	ldr	r3, [r3, #32]
 8003000:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	6a1b      	ldr	r3, [r3, #32]
 8003006:	f023 0201 	bic.w	r2, r3, #1
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	699b      	ldr	r3, [r3, #24]
 8003012:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003014:	693b      	ldr	r3, [r7, #16]
 8003016:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800301a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	011b      	lsls	r3, r3, #4
 8003020:	693a      	ldr	r2, [r7, #16]
 8003022:	4313      	orrs	r3, r2
 8003024:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003026:	697b      	ldr	r3, [r7, #20]
 8003028:	f023 030a 	bic.w	r3, r3, #10
 800302c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800302e:	697a      	ldr	r2, [r7, #20]
 8003030:	68bb      	ldr	r3, [r7, #8]
 8003032:	4313      	orrs	r3, r2
 8003034:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	693a      	ldr	r2, [r7, #16]
 800303a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	697a      	ldr	r2, [r7, #20]
 8003040:	621a      	str	r2, [r3, #32]
}
 8003042:	bf00      	nop
 8003044:	371c      	adds	r7, #28
 8003046:	46bd      	mov	sp, r7
 8003048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304c:	4770      	bx	lr

0800304e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800304e:	b480      	push	{r7}
 8003050:	b087      	sub	sp, #28
 8003052:	af00      	add	r7, sp, #0
 8003054:	60f8      	str	r0, [r7, #12]
 8003056:	60b9      	str	r1, [r7, #8]
 8003058:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	6a1b      	ldr	r3, [r3, #32]
 800305e:	f023 0210 	bic.w	r2, r3, #16
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	699b      	ldr	r3, [r3, #24]
 800306a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	6a1b      	ldr	r3, [r3, #32]
 8003070:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003078:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	031b      	lsls	r3, r3, #12
 800307e:	697a      	ldr	r2, [r7, #20]
 8003080:	4313      	orrs	r3, r2
 8003082:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003084:	693b      	ldr	r3, [r7, #16]
 8003086:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800308a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	011b      	lsls	r3, r3, #4
 8003090:	693a      	ldr	r2, [r7, #16]
 8003092:	4313      	orrs	r3, r2
 8003094:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	697a      	ldr	r2, [r7, #20]
 800309a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	693a      	ldr	r2, [r7, #16]
 80030a0:	621a      	str	r2, [r3, #32]
}
 80030a2:	bf00      	nop
 80030a4:	371c      	adds	r7, #28
 80030a6:	46bd      	mov	sp, r7
 80030a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ac:	4770      	bx	lr

080030ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80030ae:	b480      	push	{r7}
 80030b0:	b085      	sub	sp, #20
 80030b2:	af00      	add	r7, sp, #0
 80030b4:	6078      	str	r0, [r7, #4]
 80030b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	689b      	ldr	r3, [r3, #8]
 80030bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80030c6:	683a      	ldr	r2, [r7, #0]
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	4313      	orrs	r3, r2
 80030cc:	f043 0307 	orr.w	r3, r3, #7
 80030d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	68fa      	ldr	r2, [r7, #12]
 80030d6:	609a      	str	r2, [r3, #8]
}
 80030d8:	bf00      	nop
 80030da:	3714      	adds	r7, #20
 80030dc:	46bd      	mov	sp, r7
 80030de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e2:	4770      	bx	lr

080030e4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b087      	sub	sp, #28
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	60f8      	str	r0, [r7, #12]
 80030ec:	60b9      	str	r1, [r7, #8]
 80030ee:	607a      	str	r2, [r7, #4]
 80030f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	689b      	ldr	r3, [r3, #8]
 80030f6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80030fe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	021a      	lsls	r2, r3, #8
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	431a      	orrs	r2, r3
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	4313      	orrs	r3, r2
 800310c:	697a      	ldr	r2, [r7, #20]
 800310e:	4313      	orrs	r3, r2
 8003110:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	697a      	ldr	r2, [r7, #20]
 8003116:	609a      	str	r2, [r3, #8]
}
 8003118:	bf00      	nop
 800311a:	371c      	adds	r7, #28
 800311c:	46bd      	mov	sp, r7
 800311e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003122:	4770      	bx	lr

08003124 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003124:	b480      	push	{r7}
 8003126:	b087      	sub	sp, #28
 8003128:	af00      	add	r7, sp, #0
 800312a:	60f8      	str	r0, [r7, #12]
 800312c:	60b9      	str	r1, [r7, #8]
 800312e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	f003 031f 	and.w	r3, r3, #31
 8003136:	2201      	movs	r2, #1
 8003138:	fa02 f303 	lsl.w	r3, r2, r3
 800313c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	6a1a      	ldr	r2, [r3, #32]
 8003142:	697b      	ldr	r3, [r7, #20]
 8003144:	43db      	mvns	r3, r3
 8003146:	401a      	ands	r2, r3
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	6a1a      	ldr	r2, [r3, #32]
 8003150:	68bb      	ldr	r3, [r7, #8]
 8003152:	f003 031f 	and.w	r3, r3, #31
 8003156:	6879      	ldr	r1, [r7, #4]
 8003158:	fa01 f303 	lsl.w	r3, r1, r3
 800315c:	431a      	orrs	r2, r3
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	621a      	str	r2, [r3, #32]
}
 8003162:	bf00      	nop
 8003164:	371c      	adds	r7, #28
 8003166:	46bd      	mov	sp, r7
 8003168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316c:	4770      	bx	lr

0800316e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800316e:	b580      	push	{r7, lr}
 8003170:	b082      	sub	sp, #8
 8003172:	af00      	add	r7, sp, #0
 8003174:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d101      	bne.n	8003180 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800317c:	2301      	movs	r3, #1
 800317e:	e03f      	b.n	8003200 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003186:	b2db      	uxtb	r3, r3
 8003188:	2b00      	cmp	r3, #0
 800318a:	d106      	bne.n	800319a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2200      	movs	r2, #0
 8003190:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003194:	6878      	ldr	r0, [r7, #4]
 8003196:	f7fd fe49 	bl	8000e2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2224      	movs	r2, #36	; 0x24
 800319e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	68da      	ldr	r2, [r3, #12]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80031b0:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80031b2:	6878      	ldr	r0, [r7, #4]
 80031b4:	f000 fdde 	bl	8003d74 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	691a      	ldr	r2, [r3, #16]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80031c6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	695a      	ldr	r2, [r3, #20]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80031d6:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	68da      	ldr	r2, [r3, #12]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80031e6:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2200      	movs	r2, #0
 80031ec:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2220      	movs	r2, #32
 80031f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2220      	movs	r2, #32
 80031fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80031fe:	2300      	movs	r3, #0
}
 8003200:	4618      	mov	r0, r3
 8003202:	3708      	adds	r7, #8
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}

08003208 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b08a      	sub	sp, #40	; 0x28
 800320c:	af02      	add	r7, sp, #8
 800320e:	60f8      	str	r0, [r7, #12]
 8003210:	60b9      	str	r1, [r7, #8]
 8003212:	603b      	str	r3, [r7, #0]
 8003214:	4613      	mov	r3, r2
 8003216:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003218:	2300      	movs	r3, #0
 800321a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003222:	b2db      	uxtb	r3, r3
 8003224:	2b20      	cmp	r3, #32
 8003226:	d17c      	bne.n	8003322 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d002      	beq.n	8003234 <HAL_UART_Transmit+0x2c>
 800322e:	88fb      	ldrh	r3, [r7, #6]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d101      	bne.n	8003238 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003234:	2301      	movs	r3, #1
 8003236:	e075      	b.n	8003324 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800323e:	2b01      	cmp	r3, #1
 8003240:	d101      	bne.n	8003246 <HAL_UART_Transmit+0x3e>
 8003242:	2302      	movs	r3, #2
 8003244:	e06e      	b.n	8003324 <HAL_UART_Transmit+0x11c>
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	2201      	movs	r2, #1
 800324a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	2200      	movs	r2, #0
 8003252:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2221      	movs	r2, #33	; 0x21
 8003258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800325c:	f7fe f974 	bl	8001548 <HAL_GetTick>
 8003260:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	88fa      	ldrh	r2, [r7, #6]
 8003266:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	88fa      	ldrh	r2, [r7, #6]
 800326c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	689b      	ldr	r3, [r3, #8]
 8003272:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003276:	d108      	bne.n	800328a <HAL_UART_Transmit+0x82>
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	691b      	ldr	r3, [r3, #16]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d104      	bne.n	800328a <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003280:	2300      	movs	r3, #0
 8003282:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	61bb      	str	r3, [r7, #24]
 8003288:	e003      	b.n	8003292 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800328e:	2300      	movs	r3, #0
 8003290:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	2200      	movs	r2, #0
 8003296:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800329a:	e02a      	b.n	80032f2 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	9300      	str	r3, [sp, #0]
 80032a0:	697b      	ldr	r3, [r7, #20]
 80032a2:	2200      	movs	r2, #0
 80032a4:	2180      	movs	r1, #128	; 0x80
 80032a6:	68f8      	ldr	r0, [r7, #12]
 80032a8:	f000 fb1e 	bl	80038e8 <UART_WaitOnFlagUntilTimeout>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d001      	beq.n	80032b6 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80032b2:	2303      	movs	r3, #3
 80032b4:	e036      	b.n	8003324 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80032b6:	69fb      	ldr	r3, [r7, #28]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d10b      	bne.n	80032d4 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80032bc:	69bb      	ldr	r3, [r7, #24]
 80032be:	881b      	ldrh	r3, [r3, #0]
 80032c0:	461a      	mov	r2, r3
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80032ca:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80032cc:	69bb      	ldr	r3, [r7, #24]
 80032ce:	3302      	adds	r3, #2
 80032d0:	61bb      	str	r3, [r7, #24]
 80032d2:	e007      	b.n	80032e4 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80032d4:	69fb      	ldr	r3, [r7, #28]
 80032d6:	781a      	ldrb	r2, [r3, #0]
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80032de:	69fb      	ldr	r3, [r7, #28]
 80032e0:	3301      	adds	r3, #1
 80032e2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80032e8:	b29b      	uxth	r3, r3
 80032ea:	3b01      	subs	r3, #1
 80032ec:	b29a      	uxth	r2, r3
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80032f6:	b29b      	uxth	r3, r3
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d1cf      	bne.n	800329c <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	9300      	str	r3, [sp, #0]
 8003300:	697b      	ldr	r3, [r7, #20]
 8003302:	2200      	movs	r2, #0
 8003304:	2140      	movs	r1, #64	; 0x40
 8003306:	68f8      	ldr	r0, [r7, #12]
 8003308:	f000 faee 	bl	80038e8 <UART_WaitOnFlagUntilTimeout>
 800330c:	4603      	mov	r3, r0
 800330e:	2b00      	cmp	r3, #0
 8003310:	d001      	beq.n	8003316 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003312:	2303      	movs	r3, #3
 8003314:	e006      	b.n	8003324 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	2220      	movs	r2, #32
 800331a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800331e:	2300      	movs	r3, #0
 8003320:	e000      	b.n	8003324 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003322:	2302      	movs	r3, #2
  }
}
 8003324:	4618      	mov	r0, r3
 8003326:	3720      	adds	r7, #32
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}

0800332c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b084      	sub	sp, #16
 8003330:	af00      	add	r7, sp, #0
 8003332:	60f8      	str	r0, [r7, #12]
 8003334:	60b9      	str	r1, [r7, #8]
 8003336:	4613      	mov	r3, r2
 8003338:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003340:	b2db      	uxtb	r3, r3
 8003342:	2b20      	cmp	r3, #32
 8003344:	d11d      	bne.n	8003382 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003346:	68bb      	ldr	r3, [r7, #8]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d002      	beq.n	8003352 <HAL_UART_Receive_IT+0x26>
 800334c:	88fb      	ldrh	r3, [r7, #6]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d101      	bne.n	8003356 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003352:	2301      	movs	r3, #1
 8003354:	e016      	b.n	8003384 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800335c:	2b01      	cmp	r3, #1
 800335e:	d101      	bne.n	8003364 <HAL_UART_Receive_IT+0x38>
 8003360:	2302      	movs	r3, #2
 8003362:	e00f      	b.n	8003384 <HAL_UART_Receive_IT+0x58>
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	2201      	movs	r2, #1
 8003368:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	2200      	movs	r2, #0
 8003370:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003372:	88fb      	ldrh	r3, [r7, #6]
 8003374:	461a      	mov	r2, r3
 8003376:	68b9      	ldr	r1, [r7, #8]
 8003378:	68f8      	ldr	r0, [r7, #12]
 800337a:	f000 fb23 	bl	80039c4 <UART_Start_Receive_IT>
 800337e:	4603      	mov	r3, r0
 8003380:	e000      	b.n	8003384 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003382:	2302      	movs	r3, #2
  }
}
 8003384:	4618      	mov	r0, r3
 8003386:	3710      	adds	r7, #16
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}

0800338c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b0ba      	sub	sp, #232	; 0xe8
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	68db      	ldr	r3, [r3, #12]
 80033a4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	695b      	ldr	r3, [r3, #20]
 80033ae:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80033b2:	2300      	movs	r3, #0
 80033b4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80033b8:	2300      	movs	r3, #0
 80033ba:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80033be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80033c2:	f003 030f 	and.w	r3, r3, #15
 80033c6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80033ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d10f      	bne.n	80033f2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80033d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80033d6:	f003 0320 	and.w	r3, r3, #32
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d009      	beq.n	80033f2 <HAL_UART_IRQHandler+0x66>
 80033de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80033e2:	f003 0320 	and.w	r3, r3, #32
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d003      	beq.n	80033f2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80033ea:	6878      	ldr	r0, [r7, #4]
 80033ec:	f000 fc07 	bl	8003bfe <UART_Receive_IT>
      return;
 80033f0:	e256      	b.n	80038a0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80033f2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	f000 80de 	beq.w	80035b8 <HAL_UART_IRQHandler+0x22c>
 80033fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003400:	f003 0301 	and.w	r3, r3, #1
 8003404:	2b00      	cmp	r3, #0
 8003406:	d106      	bne.n	8003416 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003408:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800340c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003410:	2b00      	cmp	r3, #0
 8003412:	f000 80d1 	beq.w	80035b8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003416:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800341a:	f003 0301 	and.w	r3, r3, #1
 800341e:	2b00      	cmp	r3, #0
 8003420:	d00b      	beq.n	800343a <HAL_UART_IRQHandler+0xae>
 8003422:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003426:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800342a:	2b00      	cmp	r3, #0
 800342c:	d005      	beq.n	800343a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003432:	f043 0201 	orr.w	r2, r3, #1
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800343a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800343e:	f003 0304 	and.w	r3, r3, #4
 8003442:	2b00      	cmp	r3, #0
 8003444:	d00b      	beq.n	800345e <HAL_UART_IRQHandler+0xd2>
 8003446:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800344a:	f003 0301 	and.w	r3, r3, #1
 800344e:	2b00      	cmp	r3, #0
 8003450:	d005      	beq.n	800345e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003456:	f043 0202 	orr.w	r2, r3, #2
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800345e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003462:	f003 0302 	and.w	r3, r3, #2
 8003466:	2b00      	cmp	r3, #0
 8003468:	d00b      	beq.n	8003482 <HAL_UART_IRQHandler+0xf6>
 800346a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800346e:	f003 0301 	and.w	r3, r3, #1
 8003472:	2b00      	cmp	r3, #0
 8003474:	d005      	beq.n	8003482 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800347a:	f043 0204 	orr.w	r2, r3, #4
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003482:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003486:	f003 0308 	and.w	r3, r3, #8
 800348a:	2b00      	cmp	r3, #0
 800348c:	d011      	beq.n	80034b2 <HAL_UART_IRQHandler+0x126>
 800348e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003492:	f003 0320 	and.w	r3, r3, #32
 8003496:	2b00      	cmp	r3, #0
 8003498:	d105      	bne.n	80034a6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800349a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800349e:	f003 0301 	and.w	r3, r3, #1
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d005      	beq.n	80034b2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034aa:	f043 0208 	orr.w	r2, r3, #8
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	f000 81ed 	beq.w	8003896 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80034bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80034c0:	f003 0320 	and.w	r3, r3, #32
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d008      	beq.n	80034da <HAL_UART_IRQHandler+0x14e>
 80034c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80034cc:	f003 0320 	and.w	r3, r3, #32
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d002      	beq.n	80034da <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80034d4:	6878      	ldr	r0, [r7, #4]
 80034d6:	f000 fb92 	bl	8003bfe <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	695b      	ldr	r3, [r3, #20]
 80034e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034e4:	2b40      	cmp	r3, #64	; 0x40
 80034e6:	bf0c      	ite	eq
 80034e8:	2301      	moveq	r3, #1
 80034ea:	2300      	movne	r3, #0
 80034ec:	b2db      	uxtb	r3, r3
 80034ee:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f6:	f003 0308 	and.w	r3, r3, #8
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d103      	bne.n	8003506 <HAL_UART_IRQHandler+0x17a>
 80034fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003502:	2b00      	cmp	r3, #0
 8003504:	d04f      	beq.n	80035a6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f000 fa9a 	bl	8003a40 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	695b      	ldr	r3, [r3, #20]
 8003512:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003516:	2b40      	cmp	r3, #64	; 0x40
 8003518:	d141      	bne.n	800359e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	3314      	adds	r3, #20
 8003520:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003524:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003528:	e853 3f00 	ldrex	r3, [r3]
 800352c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003530:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003534:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003538:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	3314      	adds	r3, #20
 8003542:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003546:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800354a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800354e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003552:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003556:	e841 2300 	strex	r3, r2, [r1]
 800355a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800355e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003562:	2b00      	cmp	r3, #0
 8003564:	d1d9      	bne.n	800351a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800356a:	2b00      	cmp	r3, #0
 800356c:	d013      	beq.n	8003596 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003572:	4a7d      	ldr	r2, [pc, #500]	; (8003768 <HAL_UART_IRQHandler+0x3dc>)
 8003574:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800357a:	4618      	mov	r0, r3
 800357c:	f7fe f995 	bl	80018aa <HAL_DMA_Abort_IT>
 8003580:	4603      	mov	r3, r0
 8003582:	2b00      	cmp	r3, #0
 8003584:	d016      	beq.n	80035b4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800358a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800358c:	687a      	ldr	r2, [r7, #4]
 800358e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003590:	4610      	mov	r0, r2
 8003592:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003594:	e00e      	b.n	80035b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003596:	6878      	ldr	r0, [r7, #4]
 8003598:	f000 f990 	bl	80038bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800359c:	e00a      	b.n	80035b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800359e:	6878      	ldr	r0, [r7, #4]
 80035a0:	f000 f98c 	bl	80038bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035a4:	e006      	b.n	80035b4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80035a6:	6878      	ldr	r0, [r7, #4]
 80035a8:	f000 f988 	bl	80038bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2200      	movs	r2, #0
 80035b0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80035b2:	e170      	b.n	8003896 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035b4:	bf00      	nop
    return;
 80035b6:	e16e      	b.n	8003896 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035bc:	2b01      	cmp	r3, #1
 80035be:	f040 814a 	bne.w	8003856 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80035c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80035c6:	f003 0310 	and.w	r3, r3, #16
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	f000 8143 	beq.w	8003856 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80035d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80035d4:	f003 0310 	and.w	r3, r3, #16
 80035d8:	2b00      	cmp	r3, #0
 80035da:	f000 813c 	beq.w	8003856 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80035de:	2300      	movs	r3, #0
 80035e0:	60bb      	str	r3, [r7, #8]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	60bb      	str	r3, [r7, #8]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	60bb      	str	r3, [r7, #8]
 80035f2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	695b      	ldr	r3, [r3, #20]
 80035fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035fe:	2b40      	cmp	r3, #64	; 0x40
 8003600:	f040 80b4 	bne.w	800376c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003610:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003614:	2b00      	cmp	r3, #0
 8003616:	f000 8140 	beq.w	800389a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800361e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003622:	429a      	cmp	r2, r3
 8003624:	f080 8139 	bcs.w	800389a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800362e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003634:	69db      	ldr	r3, [r3, #28]
 8003636:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800363a:	f000 8088 	beq.w	800374e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	330c      	adds	r3, #12
 8003644:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003648:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800364c:	e853 3f00 	ldrex	r3, [r3]
 8003650:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003654:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003658:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800365c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	330c      	adds	r3, #12
 8003666:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800366a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800366e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003672:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003676:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800367a:	e841 2300 	strex	r3, r2, [r1]
 800367e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003682:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003686:	2b00      	cmp	r3, #0
 8003688:	d1d9      	bne.n	800363e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	3314      	adds	r3, #20
 8003690:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003692:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003694:	e853 3f00 	ldrex	r3, [r3]
 8003698:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800369a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800369c:	f023 0301 	bic.w	r3, r3, #1
 80036a0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	3314      	adds	r3, #20
 80036aa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80036ae:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80036b2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036b4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80036b6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80036ba:	e841 2300 	strex	r3, r2, [r1]
 80036be:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80036c0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d1e1      	bne.n	800368a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	3314      	adds	r3, #20
 80036cc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036ce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80036d0:	e853 3f00 	ldrex	r3, [r3]
 80036d4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80036d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80036d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80036dc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	3314      	adds	r3, #20
 80036e6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80036ea:	66fa      	str	r2, [r7, #108]	; 0x6c
 80036ec:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036ee:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80036f0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80036f2:	e841 2300 	strex	r3, r2, [r1]
 80036f6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80036f8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d1e3      	bne.n	80036c6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2220      	movs	r2, #32
 8003702:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2200      	movs	r2, #0
 800370a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	330c      	adds	r3, #12
 8003712:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003714:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003716:	e853 3f00 	ldrex	r3, [r3]
 800371a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800371c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800371e:	f023 0310 	bic.w	r3, r3, #16
 8003722:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	330c      	adds	r3, #12
 800372c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003730:	65ba      	str	r2, [r7, #88]	; 0x58
 8003732:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003734:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003736:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003738:	e841 2300 	strex	r3, r2, [r1]
 800373c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800373e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003740:	2b00      	cmp	r3, #0
 8003742:	d1e3      	bne.n	800370c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003748:	4618      	mov	r0, r3
 800374a:	f7fe f83e 	bl	80017ca <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003756:	b29b      	uxth	r3, r3
 8003758:	1ad3      	subs	r3, r2, r3
 800375a:	b29b      	uxth	r3, r3
 800375c:	4619      	mov	r1, r3
 800375e:	6878      	ldr	r0, [r7, #4]
 8003760:	f000 f8b6 	bl	80038d0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003764:	e099      	b.n	800389a <HAL_UART_IRQHandler+0x50e>
 8003766:	bf00      	nop
 8003768:	08003b07 	.word	0x08003b07
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003774:	b29b      	uxth	r3, r3
 8003776:	1ad3      	subs	r3, r2, r3
 8003778:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003780:	b29b      	uxth	r3, r3
 8003782:	2b00      	cmp	r3, #0
 8003784:	f000 808b 	beq.w	800389e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8003788:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800378c:	2b00      	cmp	r3, #0
 800378e:	f000 8086 	beq.w	800389e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	330c      	adds	r3, #12
 8003798:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800379a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800379c:	e853 3f00 	ldrex	r3, [r3]
 80037a0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80037a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037a4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80037a8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	330c      	adds	r3, #12
 80037b2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80037b6:	647a      	str	r2, [r7, #68]	; 0x44
 80037b8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037ba:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80037bc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80037be:	e841 2300 	strex	r3, r2, [r1]
 80037c2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80037c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d1e3      	bne.n	8003792 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	3314      	adds	r3, #20
 80037d0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d4:	e853 3f00 	ldrex	r3, [r3]
 80037d8:	623b      	str	r3, [r7, #32]
   return(result);
 80037da:	6a3b      	ldr	r3, [r7, #32]
 80037dc:	f023 0301 	bic.w	r3, r3, #1
 80037e0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	3314      	adds	r3, #20
 80037ea:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80037ee:	633a      	str	r2, [r7, #48]	; 0x30
 80037f0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037f2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80037f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80037f6:	e841 2300 	strex	r3, r2, [r1]
 80037fa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80037fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d1e3      	bne.n	80037ca <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2220      	movs	r2, #32
 8003806:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2200      	movs	r2, #0
 800380e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	330c      	adds	r3, #12
 8003816:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	e853 3f00 	ldrex	r3, [r3]
 800381e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	f023 0310 	bic.w	r3, r3, #16
 8003826:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	330c      	adds	r3, #12
 8003830:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003834:	61fa      	str	r2, [r7, #28]
 8003836:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003838:	69b9      	ldr	r1, [r7, #24]
 800383a:	69fa      	ldr	r2, [r7, #28]
 800383c:	e841 2300 	strex	r3, r2, [r1]
 8003840:	617b      	str	r3, [r7, #20]
   return(result);
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d1e3      	bne.n	8003810 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003848:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800384c:	4619      	mov	r1, r3
 800384e:	6878      	ldr	r0, [r7, #4]
 8003850:	f000 f83e 	bl	80038d0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003854:	e023      	b.n	800389e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003856:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800385a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800385e:	2b00      	cmp	r3, #0
 8003860:	d009      	beq.n	8003876 <HAL_UART_IRQHandler+0x4ea>
 8003862:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003866:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800386a:	2b00      	cmp	r3, #0
 800386c:	d003      	beq.n	8003876 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800386e:	6878      	ldr	r0, [r7, #4]
 8003870:	f000 f95d 	bl	8003b2e <UART_Transmit_IT>
    return;
 8003874:	e014      	b.n	80038a0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003876:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800387a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800387e:	2b00      	cmp	r3, #0
 8003880:	d00e      	beq.n	80038a0 <HAL_UART_IRQHandler+0x514>
 8003882:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003886:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800388a:	2b00      	cmp	r3, #0
 800388c:	d008      	beq.n	80038a0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800388e:	6878      	ldr	r0, [r7, #4]
 8003890:	f000 f99d 	bl	8003bce <UART_EndTransmit_IT>
    return;
 8003894:	e004      	b.n	80038a0 <HAL_UART_IRQHandler+0x514>
    return;
 8003896:	bf00      	nop
 8003898:	e002      	b.n	80038a0 <HAL_UART_IRQHandler+0x514>
      return;
 800389a:	bf00      	nop
 800389c:	e000      	b.n	80038a0 <HAL_UART_IRQHandler+0x514>
      return;
 800389e:	bf00      	nop
  }
}
 80038a0:	37e8      	adds	r7, #232	; 0xe8
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}
 80038a6:	bf00      	nop

080038a8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80038a8:	b480      	push	{r7}
 80038aa:	b083      	sub	sp, #12
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80038b0:	bf00      	nop
 80038b2:	370c      	adds	r7, #12
 80038b4:	46bd      	mov	sp, r7
 80038b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ba:	4770      	bx	lr

080038bc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80038bc:	b480      	push	{r7}
 80038be:	b083      	sub	sp, #12
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80038c4:	bf00      	nop
 80038c6:	370c      	adds	r7, #12
 80038c8:	46bd      	mov	sp, r7
 80038ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ce:	4770      	bx	lr

080038d0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80038d0:	b480      	push	{r7}
 80038d2:	b083      	sub	sp, #12
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
 80038d8:	460b      	mov	r3, r1
 80038da:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80038dc:	bf00      	nop
 80038de:	370c      	adds	r7, #12
 80038e0:	46bd      	mov	sp, r7
 80038e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e6:	4770      	bx	lr

080038e8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b090      	sub	sp, #64	; 0x40
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	60f8      	str	r0, [r7, #12]
 80038f0:	60b9      	str	r1, [r7, #8]
 80038f2:	603b      	str	r3, [r7, #0]
 80038f4:	4613      	mov	r3, r2
 80038f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038f8:	e050      	b.n	800399c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80038fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003900:	d04c      	beq.n	800399c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003902:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003904:	2b00      	cmp	r3, #0
 8003906:	d007      	beq.n	8003918 <UART_WaitOnFlagUntilTimeout+0x30>
 8003908:	f7fd fe1e 	bl	8001548 <HAL_GetTick>
 800390c:	4602      	mov	r2, r0
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	1ad3      	subs	r3, r2, r3
 8003912:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003914:	429a      	cmp	r2, r3
 8003916:	d241      	bcs.n	800399c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	330c      	adds	r3, #12
 800391e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003920:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003922:	e853 3f00 	ldrex	r3, [r3]
 8003926:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800392a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800392e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	330c      	adds	r3, #12
 8003936:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003938:	637a      	str	r2, [r7, #52]	; 0x34
 800393a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800393c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800393e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003940:	e841 2300 	strex	r3, r2, [r1]
 8003944:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003946:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003948:	2b00      	cmp	r3, #0
 800394a:	d1e5      	bne.n	8003918 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	3314      	adds	r3, #20
 8003952:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	e853 3f00 	ldrex	r3, [r3]
 800395a:	613b      	str	r3, [r7, #16]
   return(result);
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	f023 0301 	bic.w	r3, r3, #1
 8003962:	63bb      	str	r3, [r7, #56]	; 0x38
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	3314      	adds	r3, #20
 800396a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800396c:	623a      	str	r2, [r7, #32]
 800396e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003970:	69f9      	ldr	r1, [r7, #28]
 8003972:	6a3a      	ldr	r2, [r7, #32]
 8003974:	e841 2300 	strex	r3, r2, [r1]
 8003978:	61bb      	str	r3, [r7, #24]
   return(result);
 800397a:	69bb      	ldr	r3, [r7, #24]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d1e5      	bne.n	800394c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	2220      	movs	r2, #32
 8003984:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	2220      	movs	r2, #32
 800398c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	2200      	movs	r2, #0
 8003994:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003998:	2303      	movs	r3, #3
 800399a:	e00f      	b.n	80039bc <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	681a      	ldr	r2, [r3, #0]
 80039a2:	68bb      	ldr	r3, [r7, #8]
 80039a4:	4013      	ands	r3, r2
 80039a6:	68ba      	ldr	r2, [r7, #8]
 80039a8:	429a      	cmp	r2, r3
 80039aa:	bf0c      	ite	eq
 80039ac:	2301      	moveq	r3, #1
 80039ae:	2300      	movne	r3, #0
 80039b0:	b2db      	uxtb	r3, r3
 80039b2:	461a      	mov	r2, r3
 80039b4:	79fb      	ldrb	r3, [r7, #7]
 80039b6:	429a      	cmp	r2, r3
 80039b8:	d09f      	beq.n	80038fa <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80039ba:	2300      	movs	r3, #0
}
 80039bc:	4618      	mov	r0, r3
 80039be:	3740      	adds	r7, #64	; 0x40
 80039c0:	46bd      	mov	sp, r7
 80039c2:	bd80      	pop	{r7, pc}

080039c4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80039c4:	b480      	push	{r7}
 80039c6:	b085      	sub	sp, #20
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	60f8      	str	r0, [r7, #12]
 80039cc:	60b9      	str	r1, [r7, #8]
 80039ce:	4613      	mov	r3, r2
 80039d0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	68ba      	ldr	r2, [r7, #8]
 80039d6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	88fa      	ldrh	r2, [r7, #6]
 80039dc:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	88fa      	ldrh	r2, [r7, #6]
 80039e2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	2200      	movs	r2, #0
 80039e8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	2222      	movs	r2, #34	; 0x22
 80039ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2200      	movs	r2, #0
 80039f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	691b      	ldr	r3, [r3, #16]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d007      	beq.n	8003a12 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	68da      	ldr	r2, [r3, #12]
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a10:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	695a      	ldr	r2, [r3, #20]
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f042 0201 	orr.w	r2, r2, #1
 8003a20:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	68da      	ldr	r2, [r3, #12]
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f042 0220 	orr.w	r2, r2, #32
 8003a30:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003a32:	2300      	movs	r3, #0
}
 8003a34:	4618      	mov	r0, r3
 8003a36:	3714      	adds	r7, #20
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3e:	4770      	bx	lr

08003a40 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003a40:	b480      	push	{r7}
 8003a42:	b095      	sub	sp, #84	; 0x54
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	330c      	adds	r3, #12
 8003a4e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003a52:	e853 3f00 	ldrex	r3, [r3]
 8003a56:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003a58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a5a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003a5e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	330c      	adds	r3, #12
 8003a66:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003a68:	643a      	str	r2, [r7, #64]	; 0x40
 8003a6a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a6c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003a6e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003a70:	e841 2300 	strex	r3, r2, [r1]
 8003a74:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003a76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d1e5      	bne.n	8003a48 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	3314      	adds	r3, #20
 8003a82:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a84:	6a3b      	ldr	r3, [r7, #32]
 8003a86:	e853 3f00 	ldrex	r3, [r3]
 8003a8a:	61fb      	str	r3, [r7, #28]
   return(result);
 8003a8c:	69fb      	ldr	r3, [r7, #28]
 8003a8e:	f023 0301 	bic.w	r3, r3, #1
 8003a92:	64bb      	str	r3, [r7, #72]	; 0x48
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	3314      	adds	r3, #20
 8003a9a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003a9c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003a9e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003aa0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003aa2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003aa4:	e841 2300 	strex	r3, r2, [r1]
 8003aa8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d1e5      	bne.n	8003a7c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ab4:	2b01      	cmp	r3, #1
 8003ab6:	d119      	bne.n	8003aec <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	330c      	adds	r3, #12
 8003abe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	e853 3f00 	ldrex	r3, [r3]
 8003ac6:	60bb      	str	r3, [r7, #8]
   return(result);
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	f023 0310 	bic.w	r3, r3, #16
 8003ace:	647b      	str	r3, [r7, #68]	; 0x44
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	330c      	adds	r3, #12
 8003ad6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003ad8:	61ba      	str	r2, [r7, #24]
 8003ada:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003adc:	6979      	ldr	r1, [r7, #20]
 8003ade:	69ba      	ldr	r2, [r7, #24]
 8003ae0:	e841 2300 	strex	r3, r2, [r1]
 8003ae4:	613b      	str	r3, [r7, #16]
   return(result);
 8003ae6:	693b      	ldr	r3, [r7, #16]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d1e5      	bne.n	8003ab8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2220      	movs	r2, #32
 8003af0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2200      	movs	r2, #0
 8003af8:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003afa:	bf00      	nop
 8003afc:	3754      	adds	r7, #84	; 0x54
 8003afe:	46bd      	mov	sp, r7
 8003b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b04:	4770      	bx	lr

08003b06 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003b06:	b580      	push	{r7, lr}
 8003b08:	b084      	sub	sp, #16
 8003b0a:	af00      	add	r7, sp, #0
 8003b0c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b12:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	2200      	movs	r2, #0
 8003b18:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003b20:	68f8      	ldr	r0, [r7, #12]
 8003b22:	f7ff fecb 	bl	80038bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003b26:	bf00      	nop
 8003b28:	3710      	adds	r7, #16
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bd80      	pop	{r7, pc}

08003b2e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003b2e:	b480      	push	{r7}
 8003b30:	b085      	sub	sp, #20
 8003b32:	af00      	add	r7, sp, #0
 8003b34:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b3c:	b2db      	uxtb	r3, r3
 8003b3e:	2b21      	cmp	r3, #33	; 0x21
 8003b40:	d13e      	bne.n	8003bc0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	689b      	ldr	r3, [r3, #8]
 8003b46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b4a:	d114      	bne.n	8003b76 <UART_Transmit_IT+0x48>
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	691b      	ldr	r3, [r3, #16]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d110      	bne.n	8003b76 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6a1b      	ldr	r3, [r3, #32]
 8003b58:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	881b      	ldrh	r3, [r3, #0]
 8003b5e:	461a      	mov	r2, r3
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003b68:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6a1b      	ldr	r3, [r3, #32]
 8003b6e:	1c9a      	adds	r2, r3, #2
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	621a      	str	r2, [r3, #32]
 8003b74:	e008      	b.n	8003b88 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6a1b      	ldr	r3, [r3, #32]
 8003b7a:	1c59      	adds	r1, r3, #1
 8003b7c:	687a      	ldr	r2, [r7, #4]
 8003b7e:	6211      	str	r1, [r2, #32]
 8003b80:	781a      	ldrb	r2, [r3, #0]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003b8c:	b29b      	uxth	r3, r3
 8003b8e:	3b01      	subs	r3, #1
 8003b90:	b29b      	uxth	r3, r3
 8003b92:	687a      	ldr	r2, [r7, #4]
 8003b94:	4619      	mov	r1, r3
 8003b96:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d10f      	bne.n	8003bbc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	68da      	ldr	r2, [r3, #12]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003baa:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	68da      	ldr	r2, [r3, #12]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003bba:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	e000      	b.n	8003bc2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003bc0:	2302      	movs	r3, #2
  }
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	3714      	adds	r7, #20
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bcc:	4770      	bx	lr

08003bce <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003bce:	b580      	push	{r7, lr}
 8003bd0:	b082      	sub	sp, #8
 8003bd2:	af00      	add	r7, sp, #0
 8003bd4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	68da      	ldr	r2, [r3, #12]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003be4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2220      	movs	r2, #32
 8003bea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003bee:	6878      	ldr	r0, [r7, #4]
 8003bf0:	f7ff fe5a 	bl	80038a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003bf4:	2300      	movs	r3, #0
}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	3708      	adds	r7, #8
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bd80      	pop	{r7, pc}

08003bfe <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003bfe:	b580      	push	{r7, lr}
 8003c00:	b08c      	sub	sp, #48	; 0x30
 8003c02:	af00      	add	r7, sp, #0
 8003c04:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003c0c:	b2db      	uxtb	r3, r3
 8003c0e:	2b22      	cmp	r3, #34	; 0x22
 8003c10:	f040 80ab 	bne.w	8003d6a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	689b      	ldr	r3, [r3, #8]
 8003c18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c1c:	d117      	bne.n	8003c4e <UART_Receive_IT+0x50>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	691b      	ldr	r3, [r3, #16]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d113      	bne.n	8003c4e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003c26:	2300      	movs	r3, #0
 8003c28:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c2e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	b29b      	uxth	r3, r3
 8003c38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c3c:	b29a      	uxth	r2, r3
 8003c3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c40:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c46:	1c9a      	adds	r2, r3, #2
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	629a      	str	r2, [r3, #40]	; 0x28
 8003c4c:	e026      	b.n	8003c9c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c52:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003c54:	2300      	movs	r3, #0
 8003c56:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	689b      	ldr	r3, [r3, #8]
 8003c5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c60:	d007      	beq.n	8003c72 <UART_Receive_IT+0x74>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	689b      	ldr	r3, [r3, #8]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d10a      	bne.n	8003c80 <UART_Receive_IT+0x82>
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	691b      	ldr	r3, [r3, #16]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d106      	bne.n	8003c80 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	b2da      	uxtb	r2, r3
 8003c7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c7c:	701a      	strb	r2, [r3, #0]
 8003c7e:	e008      	b.n	8003c92 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	b2db      	uxtb	r3, r3
 8003c88:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003c8c:	b2da      	uxtb	r2, r3
 8003c8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c90:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c96:	1c5a      	adds	r2, r3, #1
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003ca0:	b29b      	uxth	r3, r3
 8003ca2:	3b01      	subs	r3, #1
 8003ca4:	b29b      	uxth	r3, r3
 8003ca6:	687a      	ldr	r2, [r7, #4]
 8003ca8:	4619      	mov	r1, r3
 8003caa:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d15a      	bne.n	8003d66 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	68da      	ldr	r2, [r3, #12]
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f022 0220 	bic.w	r2, r2, #32
 8003cbe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	68da      	ldr	r2, [r3, #12]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003cce:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	695a      	ldr	r2, [r3, #20]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f022 0201 	bic.w	r2, r2, #1
 8003cde:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2220      	movs	r2, #32
 8003ce4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cec:	2b01      	cmp	r3, #1
 8003cee:	d135      	bne.n	8003d5c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	330c      	adds	r3, #12
 8003cfc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cfe:	697b      	ldr	r3, [r7, #20]
 8003d00:	e853 3f00 	ldrex	r3, [r3]
 8003d04:	613b      	str	r3, [r7, #16]
   return(result);
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	f023 0310 	bic.w	r3, r3, #16
 8003d0c:	627b      	str	r3, [r7, #36]	; 0x24
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	330c      	adds	r3, #12
 8003d14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d16:	623a      	str	r2, [r7, #32]
 8003d18:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d1a:	69f9      	ldr	r1, [r7, #28]
 8003d1c:	6a3a      	ldr	r2, [r7, #32]
 8003d1e:	e841 2300 	strex	r3, r2, [r1]
 8003d22:	61bb      	str	r3, [r7, #24]
   return(result);
 8003d24:	69bb      	ldr	r3, [r7, #24]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d1e5      	bne.n	8003cf6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f003 0310 	and.w	r3, r3, #16
 8003d34:	2b10      	cmp	r3, #16
 8003d36:	d10a      	bne.n	8003d4e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003d38:	2300      	movs	r3, #0
 8003d3a:	60fb      	str	r3, [r7, #12]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	60fb      	str	r3, [r7, #12]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	60fb      	str	r3, [r7, #12]
 8003d4c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003d52:	4619      	mov	r1, r3
 8003d54:	6878      	ldr	r0, [r7, #4]
 8003d56:	f7ff fdbb 	bl	80038d0 <HAL_UARTEx_RxEventCallback>
 8003d5a:	e002      	b.n	8003d62 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003d5c:	6878      	ldr	r0, [r7, #4]
 8003d5e:	f7fc fd1f 	bl	80007a0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003d62:	2300      	movs	r3, #0
 8003d64:	e002      	b.n	8003d6c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8003d66:	2300      	movs	r3, #0
 8003d68:	e000      	b.n	8003d6c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8003d6a:	2302      	movs	r3, #2
  }
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	3730      	adds	r7, #48	; 0x30
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bd80      	pop	{r7, pc}

08003d74 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003d74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d78:	b0c0      	sub	sp, #256	; 0x100
 8003d7a:	af00      	add	r7, sp, #0
 8003d7c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	691b      	ldr	r3, [r3, #16]
 8003d88:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003d8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d90:	68d9      	ldr	r1, [r3, #12]
 8003d92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003d96:	681a      	ldr	r2, [r3, #0]
 8003d98:	ea40 0301 	orr.w	r3, r0, r1
 8003d9c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003d9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003da2:	689a      	ldr	r2, [r3, #8]
 8003da4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003da8:	691b      	ldr	r3, [r3, #16]
 8003daa:	431a      	orrs	r2, r3
 8003dac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003db0:	695b      	ldr	r3, [r3, #20]
 8003db2:	431a      	orrs	r2, r3
 8003db4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003db8:	69db      	ldr	r3, [r3, #28]
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003dc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	68db      	ldr	r3, [r3, #12]
 8003dc8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003dcc:	f021 010c 	bic.w	r1, r1, #12
 8003dd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003dd4:	681a      	ldr	r2, [r3, #0]
 8003dd6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003dda:	430b      	orrs	r3, r1
 8003ddc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003dde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	695b      	ldr	r3, [r3, #20]
 8003de6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003dea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003dee:	6999      	ldr	r1, [r3, #24]
 8003df0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003df4:	681a      	ldr	r2, [r3, #0]
 8003df6:	ea40 0301 	orr.w	r3, r0, r1
 8003dfa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003dfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e00:	681a      	ldr	r2, [r3, #0]
 8003e02:	4b8f      	ldr	r3, [pc, #572]	; (8004040 <UART_SetConfig+0x2cc>)
 8003e04:	429a      	cmp	r2, r3
 8003e06:	d005      	beq.n	8003e14 <UART_SetConfig+0xa0>
 8003e08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e0c:	681a      	ldr	r2, [r3, #0]
 8003e0e:	4b8d      	ldr	r3, [pc, #564]	; (8004044 <UART_SetConfig+0x2d0>)
 8003e10:	429a      	cmp	r2, r3
 8003e12:	d104      	bne.n	8003e1e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003e14:	f7fe fb8e 	bl	8002534 <HAL_RCC_GetPCLK2Freq>
 8003e18:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003e1c:	e003      	b.n	8003e26 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003e1e:	f7fe fb75 	bl	800250c <HAL_RCC_GetPCLK1Freq>
 8003e22:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e2a:	69db      	ldr	r3, [r3, #28]
 8003e2c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e30:	f040 810c 	bne.w	800404c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003e34:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003e38:	2200      	movs	r2, #0
 8003e3a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003e3e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003e42:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003e46:	4622      	mov	r2, r4
 8003e48:	462b      	mov	r3, r5
 8003e4a:	1891      	adds	r1, r2, r2
 8003e4c:	65b9      	str	r1, [r7, #88]	; 0x58
 8003e4e:	415b      	adcs	r3, r3
 8003e50:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003e52:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003e56:	4621      	mov	r1, r4
 8003e58:	eb12 0801 	adds.w	r8, r2, r1
 8003e5c:	4629      	mov	r1, r5
 8003e5e:	eb43 0901 	adc.w	r9, r3, r1
 8003e62:	f04f 0200 	mov.w	r2, #0
 8003e66:	f04f 0300 	mov.w	r3, #0
 8003e6a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003e6e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003e72:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003e76:	4690      	mov	r8, r2
 8003e78:	4699      	mov	r9, r3
 8003e7a:	4623      	mov	r3, r4
 8003e7c:	eb18 0303 	adds.w	r3, r8, r3
 8003e80:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003e84:	462b      	mov	r3, r5
 8003e86:	eb49 0303 	adc.w	r3, r9, r3
 8003e8a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003e8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	2200      	movs	r2, #0
 8003e96:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003e9a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003e9e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003ea2:	460b      	mov	r3, r1
 8003ea4:	18db      	adds	r3, r3, r3
 8003ea6:	653b      	str	r3, [r7, #80]	; 0x50
 8003ea8:	4613      	mov	r3, r2
 8003eaa:	eb42 0303 	adc.w	r3, r2, r3
 8003eae:	657b      	str	r3, [r7, #84]	; 0x54
 8003eb0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003eb4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003eb8:	f7fc f9f2 	bl	80002a0 <__aeabi_uldivmod>
 8003ebc:	4602      	mov	r2, r0
 8003ebe:	460b      	mov	r3, r1
 8003ec0:	4b61      	ldr	r3, [pc, #388]	; (8004048 <UART_SetConfig+0x2d4>)
 8003ec2:	fba3 2302 	umull	r2, r3, r3, r2
 8003ec6:	095b      	lsrs	r3, r3, #5
 8003ec8:	011c      	lsls	r4, r3, #4
 8003eca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003ece:	2200      	movs	r2, #0
 8003ed0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003ed4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003ed8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003edc:	4642      	mov	r2, r8
 8003ede:	464b      	mov	r3, r9
 8003ee0:	1891      	adds	r1, r2, r2
 8003ee2:	64b9      	str	r1, [r7, #72]	; 0x48
 8003ee4:	415b      	adcs	r3, r3
 8003ee6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003ee8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003eec:	4641      	mov	r1, r8
 8003eee:	eb12 0a01 	adds.w	sl, r2, r1
 8003ef2:	4649      	mov	r1, r9
 8003ef4:	eb43 0b01 	adc.w	fp, r3, r1
 8003ef8:	f04f 0200 	mov.w	r2, #0
 8003efc:	f04f 0300 	mov.w	r3, #0
 8003f00:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003f04:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003f08:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003f0c:	4692      	mov	sl, r2
 8003f0e:	469b      	mov	fp, r3
 8003f10:	4643      	mov	r3, r8
 8003f12:	eb1a 0303 	adds.w	r3, sl, r3
 8003f16:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003f1a:	464b      	mov	r3, r9
 8003f1c:	eb4b 0303 	adc.w	r3, fp, r3
 8003f20:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003f24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003f30:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003f34:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003f38:	460b      	mov	r3, r1
 8003f3a:	18db      	adds	r3, r3, r3
 8003f3c:	643b      	str	r3, [r7, #64]	; 0x40
 8003f3e:	4613      	mov	r3, r2
 8003f40:	eb42 0303 	adc.w	r3, r2, r3
 8003f44:	647b      	str	r3, [r7, #68]	; 0x44
 8003f46:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003f4a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003f4e:	f7fc f9a7 	bl	80002a0 <__aeabi_uldivmod>
 8003f52:	4602      	mov	r2, r0
 8003f54:	460b      	mov	r3, r1
 8003f56:	4611      	mov	r1, r2
 8003f58:	4b3b      	ldr	r3, [pc, #236]	; (8004048 <UART_SetConfig+0x2d4>)
 8003f5a:	fba3 2301 	umull	r2, r3, r3, r1
 8003f5e:	095b      	lsrs	r3, r3, #5
 8003f60:	2264      	movs	r2, #100	; 0x64
 8003f62:	fb02 f303 	mul.w	r3, r2, r3
 8003f66:	1acb      	subs	r3, r1, r3
 8003f68:	00db      	lsls	r3, r3, #3
 8003f6a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003f6e:	4b36      	ldr	r3, [pc, #216]	; (8004048 <UART_SetConfig+0x2d4>)
 8003f70:	fba3 2302 	umull	r2, r3, r3, r2
 8003f74:	095b      	lsrs	r3, r3, #5
 8003f76:	005b      	lsls	r3, r3, #1
 8003f78:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003f7c:	441c      	add	r4, r3
 8003f7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003f82:	2200      	movs	r2, #0
 8003f84:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003f88:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003f8c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003f90:	4642      	mov	r2, r8
 8003f92:	464b      	mov	r3, r9
 8003f94:	1891      	adds	r1, r2, r2
 8003f96:	63b9      	str	r1, [r7, #56]	; 0x38
 8003f98:	415b      	adcs	r3, r3
 8003f9a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003f9c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003fa0:	4641      	mov	r1, r8
 8003fa2:	1851      	adds	r1, r2, r1
 8003fa4:	6339      	str	r1, [r7, #48]	; 0x30
 8003fa6:	4649      	mov	r1, r9
 8003fa8:	414b      	adcs	r3, r1
 8003faa:	637b      	str	r3, [r7, #52]	; 0x34
 8003fac:	f04f 0200 	mov.w	r2, #0
 8003fb0:	f04f 0300 	mov.w	r3, #0
 8003fb4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003fb8:	4659      	mov	r1, fp
 8003fba:	00cb      	lsls	r3, r1, #3
 8003fbc:	4651      	mov	r1, sl
 8003fbe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003fc2:	4651      	mov	r1, sl
 8003fc4:	00ca      	lsls	r2, r1, #3
 8003fc6:	4610      	mov	r0, r2
 8003fc8:	4619      	mov	r1, r3
 8003fca:	4603      	mov	r3, r0
 8003fcc:	4642      	mov	r2, r8
 8003fce:	189b      	adds	r3, r3, r2
 8003fd0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003fd4:	464b      	mov	r3, r9
 8003fd6:	460a      	mov	r2, r1
 8003fd8:	eb42 0303 	adc.w	r3, r2, r3
 8003fdc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003fe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003fec:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003ff0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003ff4:	460b      	mov	r3, r1
 8003ff6:	18db      	adds	r3, r3, r3
 8003ff8:	62bb      	str	r3, [r7, #40]	; 0x28
 8003ffa:	4613      	mov	r3, r2
 8003ffc:	eb42 0303 	adc.w	r3, r2, r3
 8004000:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004002:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004006:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800400a:	f7fc f949 	bl	80002a0 <__aeabi_uldivmod>
 800400e:	4602      	mov	r2, r0
 8004010:	460b      	mov	r3, r1
 8004012:	4b0d      	ldr	r3, [pc, #52]	; (8004048 <UART_SetConfig+0x2d4>)
 8004014:	fba3 1302 	umull	r1, r3, r3, r2
 8004018:	095b      	lsrs	r3, r3, #5
 800401a:	2164      	movs	r1, #100	; 0x64
 800401c:	fb01 f303 	mul.w	r3, r1, r3
 8004020:	1ad3      	subs	r3, r2, r3
 8004022:	00db      	lsls	r3, r3, #3
 8004024:	3332      	adds	r3, #50	; 0x32
 8004026:	4a08      	ldr	r2, [pc, #32]	; (8004048 <UART_SetConfig+0x2d4>)
 8004028:	fba2 2303 	umull	r2, r3, r2, r3
 800402c:	095b      	lsrs	r3, r3, #5
 800402e:	f003 0207 	and.w	r2, r3, #7
 8004032:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4422      	add	r2, r4
 800403a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800403c:	e105      	b.n	800424a <UART_SetConfig+0x4d6>
 800403e:	bf00      	nop
 8004040:	40011000 	.word	0x40011000
 8004044:	40011400 	.word	0x40011400
 8004048:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800404c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004050:	2200      	movs	r2, #0
 8004052:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004056:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800405a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800405e:	4642      	mov	r2, r8
 8004060:	464b      	mov	r3, r9
 8004062:	1891      	adds	r1, r2, r2
 8004064:	6239      	str	r1, [r7, #32]
 8004066:	415b      	adcs	r3, r3
 8004068:	627b      	str	r3, [r7, #36]	; 0x24
 800406a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800406e:	4641      	mov	r1, r8
 8004070:	1854      	adds	r4, r2, r1
 8004072:	4649      	mov	r1, r9
 8004074:	eb43 0501 	adc.w	r5, r3, r1
 8004078:	f04f 0200 	mov.w	r2, #0
 800407c:	f04f 0300 	mov.w	r3, #0
 8004080:	00eb      	lsls	r3, r5, #3
 8004082:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004086:	00e2      	lsls	r2, r4, #3
 8004088:	4614      	mov	r4, r2
 800408a:	461d      	mov	r5, r3
 800408c:	4643      	mov	r3, r8
 800408e:	18e3      	adds	r3, r4, r3
 8004090:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004094:	464b      	mov	r3, r9
 8004096:	eb45 0303 	adc.w	r3, r5, r3
 800409a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800409e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	2200      	movs	r2, #0
 80040a6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80040aa:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80040ae:	f04f 0200 	mov.w	r2, #0
 80040b2:	f04f 0300 	mov.w	r3, #0
 80040b6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80040ba:	4629      	mov	r1, r5
 80040bc:	008b      	lsls	r3, r1, #2
 80040be:	4621      	mov	r1, r4
 80040c0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80040c4:	4621      	mov	r1, r4
 80040c6:	008a      	lsls	r2, r1, #2
 80040c8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80040cc:	f7fc f8e8 	bl	80002a0 <__aeabi_uldivmod>
 80040d0:	4602      	mov	r2, r0
 80040d2:	460b      	mov	r3, r1
 80040d4:	4b60      	ldr	r3, [pc, #384]	; (8004258 <UART_SetConfig+0x4e4>)
 80040d6:	fba3 2302 	umull	r2, r3, r3, r2
 80040da:	095b      	lsrs	r3, r3, #5
 80040dc:	011c      	lsls	r4, r3, #4
 80040de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80040e2:	2200      	movs	r2, #0
 80040e4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80040e8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80040ec:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80040f0:	4642      	mov	r2, r8
 80040f2:	464b      	mov	r3, r9
 80040f4:	1891      	adds	r1, r2, r2
 80040f6:	61b9      	str	r1, [r7, #24]
 80040f8:	415b      	adcs	r3, r3
 80040fa:	61fb      	str	r3, [r7, #28]
 80040fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004100:	4641      	mov	r1, r8
 8004102:	1851      	adds	r1, r2, r1
 8004104:	6139      	str	r1, [r7, #16]
 8004106:	4649      	mov	r1, r9
 8004108:	414b      	adcs	r3, r1
 800410a:	617b      	str	r3, [r7, #20]
 800410c:	f04f 0200 	mov.w	r2, #0
 8004110:	f04f 0300 	mov.w	r3, #0
 8004114:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004118:	4659      	mov	r1, fp
 800411a:	00cb      	lsls	r3, r1, #3
 800411c:	4651      	mov	r1, sl
 800411e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004122:	4651      	mov	r1, sl
 8004124:	00ca      	lsls	r2, r1, #3
 8004126:	4610      	mov	r0, r2
 8004128:	4619      	mov	r1, r3
 800412a:	4603      	mov	r3, r0
 800412c:	4642      	mov	r2, r8
 800412e:	189b      	adds	r3, r3, r2
 8004130:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004134:	464b      	mov	r3, r9
 8004136:	460a      	mov	r2, r1
 8004138:	eb42 0303 	adc.w	r3, r2, r3
 800413c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004140:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	2200      	movs	r2, #0
 8004148:	67bb      	str	r3, [r7, #120]	; 0x78
 800414a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800414c:	f04f 0200 	mov.w	r2, #0
 8004150:	f04f 0300 	mov.w	r3, #0
 8004154:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004158:	4649      	mov	r1, r9
 800415a:	008b      	lsls	r3, r1, #2
 800415c:	4641      	mov	r1, r8
 800415e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004162:	4641      	mov	r1, r8
 8004164:	008a      	lsls	r2, r1, #2
 8004166:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800416a:	f7fc f899 	bl	80002a0 <__aeabi_uldivmod>
 800416e:	4602      	mov	r2, r0
 8004170:	460b      	mov	r3, r1
 8004172:	4b39      	ldr	r3, [pc, #228]	; (8004258 <UART_SetConfig+0x4e4>)
 8004174:	fba3 1302 	umull	r1, r3, r3, r2
 8004178:	095b      	lsrs	r3, r3, #5
 800417a:	2164      	movs	r1, #100	; 0x64
 800417c:	fb01 f303 	mul.w	r3, r1, r3
 8004180:	1ad3      	subs	r3, r2, r3
 8004182:	011b      	lsls	r3, r3, #4
 8004184:	3332      	adds	r3, #50	; 0x32
 8004186:	4a34      	ldr	r2, [pc, #208]	; (8004258 <UART_SetConfig+0x4e4>)
 8004188:	fba2 2303 	umull	r2, r3, r2, r3
 800418c:	095b      	lsrs	r3, r3, #5
 800418e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004192:	441c      	add	r4, r3
 8004194:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004198:	2200      	movs	r2, #0
 800419a:	673b      	str	r3, [r7, #112]	; 0x70
 800419c:	677a      	str	r2, [r7, #116]	; 0x74
 800419e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80041a2:	4642      	mov	r2, r8
 80041a4:	464b      	mov	r3, r9
 80041a6:	1891      	adds	r1, r2, r2
 80041a8:	60b9      	str	r1, [r7, #8]
 80041aa:	415b      	adcs	r3, r3
 80041ac:	60fb      	str	r3, [r7, #12]
 80041ae:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80041b2:	4641      	mov	r1, r8
 80041b4:	1851      	adds	r1, r2, r1
 80041b6:	6039      	str	r1, [r7, #0]
 80041b8:	4649      	mov	r1, r9
 80041ba:	414b      	adcs	r3, r1
 80041bc:	607b      	str	r3, [r7, #4]
 80041be:	f04f 0200 	mov.w	r2, #0
 80041c2:	f04f 0300 	mov.w	r3, #0
 80041c6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80041ca:	4659      	mov	r1, fp
 80041cc:	00cb      	lsls	r3, r1, #3
 80041ce:	4651      	mov	r1, sl
 80041d0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80041d4:	4651      	mov	r1, sl
 80041d6:	00ca      	lsls	r2, r1, #3
 80041d8:	4610      	mov	r0, r2
 80041da:	4619      	mov	r1, r3
 80041dc:	4603      	mov	r3, r0
 80041de:	4642      	mov	r2, r8
 80041e0:	189b      	adds	r3, r3, r2
 80041e2:	66bb      	str	r3, [r7, #104]	; 0x68
 80041e4:	464b      	mov	r3, r9
 80041e6:	460a      	mov	r2, r1
 80041e8:	eb42 0303 	adc.w	r3, r2, r3
 80041ec:	66fb      	str	r3, [r7, #108]	; 0x6c
 80041ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	2200      	movs	r2, #0
 80041f6:	663b      	str	r3, [r7, #96]	; 0x60
 80041f8:	667a      	str	r2, [r7, #100]	; 0x64
 80041fa:	f04f 0200 	mov.w	r2, #0
 80041fe:	f04f 0300 	mov.w	r3, #0
 8004202:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004206:	4649      	mov	r1, r9
 8004208:	008b      	lsls	r3, r1, #2
 800420a:	4641      	mov	r1, r8
 800420c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004210:	4641      	mov	r1, r8
 8004212:	008a      	lsls	r2, r1, #2
 8004214:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004218:	f7fc f842 	bl	80002a0 <__aeabi_uldivmod>
 800421c:	4602      	mov	r2, r0
 800421e:	460b      	mov	r3, r1
 8004220:	4b0d      	ldr	r3, [pc, #52]	; (8004258 <UART_SetConfig+0x4e4>)
 8004222:	fba3 1302 	umull	r1, r3, r3, r2
 8004226:	095b      	lsrs	r3, r3, #5
 8004228:	2164      	movs	r1, #100	; 0x64
 800422a:	fb01 f303 	mul.w	r3, r1, r3
 800422e:	1ad3      	subs	r3, r2, r3
 8004230:	011b      	lsls	r3, r3, #4
 8004232:	3332      	adds	r3, #50	; 0x32
 8004234:	4a08      	ldr	r2, [pc, #32]	; (8004258 <UART_SetConfig+0x4e4>)
 8004236:	fba2 2303 	umull	r2, r3, r2, r3
 800423a:	095b      	lsrs	r3, r3, #5
 800423c:	f003 020f 	and.w	r2, r3, #15
 8004240:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4422      	add	r2, r4
 8004248:	609a      	str	r2, [r3, #8]
}
 800424a:	bf00      	nop
 800424c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004250:	46bd      	mov	sp, r7
 8004252:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004256:	bf00      	nop
 8004258:	51eb851f 	.word	0x51eb851f

0800425c <__NVIC_SetPriority>:
{
 800425c:	b480      	push	{r7}
 800425e:	b083      	sub	sp, #12
 8004260:	af00      	add	r7, sp, #0
 8004262:	4603      	mov	r3, r0
 8004264:	6039      	str	r1, [r7, #0]
 8004266:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004268:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800426c:	2b00      	cmp	r3, #0
 800426e:	db0a      	blt.n	8004286 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	b2da      	uxtb	r2, r3
 8004274:	490c      	ldr	r1, [pc, #48]	; (80042a8 <__NVIC_SetPriority+0x4c>)
 8004276:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800427a:	0112      	lsls	r2, r2, #4
 800427c:	b2d2      	uxtb	r2, r2
 800427e:	440b      	add	r3, r1
 8004280:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004284:	e00a      	b.n	800429c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	b2da      	uxtb	r2, r3
 800428a:	4908      	ldr	r1, [pc, #32]	; (80042ac <__NVIC_SetPriority+0x50>)
 800428c:	79fb      	ldrb	r3, [r7, #7]
 800428e:	f003 030f 	and.w	r3, r3, #15
 8004292:	3b04      	subs	r3, #4
 8004294:	0112      	lsls	r2, r2, #4
 8004296:	b2d2      	uxtb	r2, r2
 8004298:	440b      	add	r3, r1
 800429a:	761a      	strb	r2, [r3, #24]
}
 800429c:	bf00      	nop
 800429e:	370c      	adds	r7, #12
 80042a0:	46bd      	mov	sp, r7
 80042a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a6:	4770      	bx	lr
 80042a8:	e000e100 	.word	0xe000e100
 80042ac:	e000ed00 	.word	0xe000ed00

080042b0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80042b0:	b580      	push	{r7, lr}
 80042b2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80042b4:	2100      	movs	r1, #0
 80042b6:	f06f 0004 	mvn.w	r0, #4
 80042ba:	f7ff ffcf 	bl	800425c <__NVIC_SetPriority>
#endif
}
 80042be:	bf00      	nop
 80042c0:	bd80      	pop	{r7, pc}
	...

080042c4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80042c4:	b480      	push	{r7}
 80042c6:	b083      	sub	sp, #12
 80042c8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80042ca:	f3ef 8305 	mrs	r3, IPSR
 80042ce:	603b      	str	r3, [r7, #0]
  return(result);
 80042d0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d003      	beq.n	80042de <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80042d6:	f06f 0305 	mvn.w	r3, #5
 80042da:	607b      	str	r3, [r7, #4]
 80042dc:	e00c      	b.n	80042f8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80042de:	4b0a      	ldr	r3, [pc, #40]	; (8004308 <osKernelInitialize+0x44>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d105      	bne.n	80042f2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80042e6:	4b08      	ldr	r3, [pc, #32]	; (8004308 <osKernelInitialize+0x44>)
 80042e8:	2201      	movs	r2, #1
 80042ea:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80042ec:	2300      	movs	r3, #0
 80042ee:	607b      	str	r3, [r7, #4]
 80042f0:	e002      	b.n	80042f8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80042f2:	f04f 33ff 	mov.w	r3, #4294967295
 80042f6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80042f8:	687b      	ldr	r3, [r7, #4]
}
 80042fa:	4618      	mov	r0, r3
 80042fc:	370c      	adds	r7, #12
 80042fe:	46bd      	mov	sp, r7
 8004300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004304:	4770      	bx	lr
 8004306:	bf00      	nop
 8004308:	20000578 	.word	0x20000578

0800430c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800430c:	b580      	push	{r7, lr}
 800430e:	b082      	sub	sp, #8
 8004310:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004312:	f3ef 8305 	mrs	r3, IPSR
 8004316:	603b      	str	r3, [r7, #0]
  return(result);
 8004318:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800431a:	2b00      	cmp	r3, #0
 800431c:	d003      	beq.n	8004326 <osKernelStart+0x1a>
    stat = osErrorISR;
 800431e:	f06f 0305 	mvn.w	r3, #5
 8004322:	607b      	str	r3, [r7, #4]
 8004324:	e010      	b.n	8004348 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004326:	4b0b      	ldr	r3, [pc, #44]	; (8004354 <osKernelStart+0x48>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	2b01      	cmp	r3, #1
 800432c:	d109      	bne.n	8004342 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800432e:	f7ff ffbf 	bl	80042b0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004332:	4b08      	ldr	r3, [pc, #32]	; (8004354 <osKernelStart+0x48>)
 8004334:	2202      	movs	r2, #2
 8004336:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004338:	f001 f866 	bl	8005408 <vTaskStartScheduler>
      stat = osOK;
 800433c:	2300      	movs	r3, #0
 800433e:	607b      	str	r3, [r7, #4]
 8004340:	e002      	b.n	8004348 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004342:	f04f 33ff 	mov.w	r3, #4294967295
 8004346:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004348:	687b      	ldr	r3, [r7, #4]
}
 800434a:	4618      	mov	r0, r3
 800434c:	3708      	adds	r7, #8
 800434e:	46bd      	mov	sp, r7
 8004350:	bd80      	pop	{r7, pc}
 8004352:	bf00      	nop
 8004354:	20000578 	.word	0x20000578

08004358 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004358:	b580      	push	{r7, lr}
 800435a:	b08e      	sub	sp, #56	; 0x38
 800435c:	af04      	add	r7, sp, #16
 800435e:	60f8      	str	r0, [r7, #12]
 8004360:	60b9      	str	r1, [r7, #8]
 8004362:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004364:	2300      	movs	r3, #0
 8004366:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004368:	f3ef 8305 	mrs	r3, IPSR
 800436c:	617b      	str	r3, [r7, #20]
  return(result);
 800436e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004370:	2b00      	cmp	r3, #0
 8004372:	d17e      	bne.n	8004472 <osThreadNew+0x11a>
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d07b      	beq.n	8004472 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800437a:	2380      	movs	r3, #128	; 0x80
 800437c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800437e:	2318      	movs	r3, #24
 8004380:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004382:	2300      	movs	r3, #0
 8004384:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8004386:	f04f 33ff 	mov.w	r3, #4294967295
 800438a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d045      	beq.n	800441e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d002      	beq.n	80043a0 <osThreadNew+0x48>
        name = attr->name;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	699b      	ldr	r3, [r3, #24]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d002      	beq.n	80043ae <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	699b      	ldr	r3, [r3, #24]
 80043ac:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80043ae:	69fb      	ldr	r3, [r7, #28]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d008      	beq.n	80043c6 <osThreadNew+0x6e>
 80043b4:	69fb      	ldr	r3, [r7, #28]
 80043b6:	2b38      	cmp	r3, #56	; 0x38
 80043b8:	d805      	bhi.n	80043c6 <osThreadNew+0x6e>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	f003 0301 	and.w	r3, r3, #1
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d001      	beq.n	80043ca <osThreadNew+0x72>
        return (NULL);
 80043c6:	2300      	movs	r3, #0
 80043c8:	e054      	b.n	8004474 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	695b      	ldr	r3, [r3, #20]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d003      	beq.n	80043da <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	695b      	ldr	r3, [r3, #20]
 80043d6:	089b      	lsrs	r3, r3, #2
 80043d8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	689b      	ldr	r3, [r3, #8]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d00e      	beq.n	8004400 <osThreadNew+0xa8>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	68db      	ldr	r3, [r3, #12]
 80043e6:	2b5b      	cmp	r3, #91	; 0x5b
 80043e8:	d90a      	bls.n	8004400 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d006      	beq.n	8004400 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	695b      	ldr	r3, [r3, #20]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d002      	beq.n	8004400 <osThreadNew+0xa8>
        mem = 1;
 80043fa:	2301      	movs	r3, #1
 80043fc:	61bb      	str	r3, [r7, #24]
 80043fe:	e010      	b.n	8004422 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	689b      	ldr	r3, [r3, #8]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d10c      	bne.n	8004422 <osThreadNew+0xca>
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	68db      	ldr	r3, [r3, #12]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d108      	bne.n	8004422 <osThreadNew+0xca>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	691b      	ldr	r3, [r3, #16]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d104      	bne.n	8004422 <osThreadNew+0xca>
          mem = 0;
 8004418:	2300      	movs	r3, #0
 800441a:	61bb      	str	r3, [r7, #24]
 800441c:	e001      	b.n	8004422 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800441e:	2300      	movs	r3, #0
 8004420:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004422:	69bb      	ldr	r3, [r7, #24]
 8004424:	2b01      	cmp	r3, #1
 8004426:	d110      	bne.n	800444a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800442c:	687a      	ldr	r2, [r7, #4]
 800442e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004430:	9202      	str	r2, [sp, #8]
 8004432:	9301      	str	r3, [sp, #4]
 8004434:	69fb      	ldr	r3, [r7, #28]
 8004436:	9300      	str	r3, [sp, #0]
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	6a3a      	ldr	r2, [r7, #32]
 800443c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800443e:	68f8      	ldr	r0, [r7, #12]
 8004440:	f000 fe0c 	bl	800505c <xTaskCreateStatic>
 8004444:	4603      	mov	r3, r0
 8004446:	613b      	str	r3, [r7, #16]
 8004448:	e013      	b.n	8004472 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800444a:	69bb      	ldr	r3, [r7, #24]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d110      	bne.n	8004472 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004450:	6a3b      	ldr	r3, [r7, #32]
 8004452:	b29a      	uxth	r2, r3
 8004454:	f107 0310 	add.w	r3, r7, #16
 8004458:	9301      	str	r3, [sp, #4]
 800445a:	69fb      	ldr	r3, [r7, #28]
 800445c:	9300      	str	r3, [sp, #0]
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004462:	68f8      	ldr	r0, [r7, #12]
 8004464:	f000 fe57 	bl	8005116 <xTaskCreate>
 8004468:	4603      	mov	r3, r0
 800446a:	2b01      	cmp	r3, #1
 800446c:	d001      	beq.n	8004472 <osThreadNew+0x11a>
            hTask = NULL;
 800446e:	2300      	movs	r3, #0
 8004470:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004472:	693b      	ldr	r3, [r7, #16]
}
 8004474:	4618      	mov	r0, r3
 8004476:	3728      	adds	r7, #40	; 0x28
 8004478:	46bd      	mov	sp, r7
 800447a:	bd80      	pop	{r7, pc}

0800447c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800447c:	b580      	push	{r7, lr}
 800447e:	b084      	sub	sp, #16
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004484:	f3ef 8305 	mrs	r3, IPSR
 8004488:	60bb      	str	r3, [r7, #8]
  return(result);
 800448a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800448c:	2b00      	cmp	r3, #0
 800448e:	d003      	beq.n	8004498 <osDelay+0x1c>
    stat = osErrorISR;
 8004490:	f06f 0305 	mvn.w	r3, #5
 8004494:	60fb      	str	r3, [r7, #12]
 8004496:	e007      	b.n	80044a8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004498:	2300      	movs	r3, #0
 800449a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d002      	beq.n	80044a8 <osDelay+0x2c>
      vTaskDelay(ticks);
 80044a2:	6878      	ldr	r0, [r7, #4]
 80044a4:	f000 ff7c 	bl	80053a0 <vTaskDelay>
    }
  }

  return (stat);
 80044a8:	68fb      	ldr	r3, [r7, #12]
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	3710      	adds	r7, #16
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}
	...

080044b4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80044b4:	b480      	push	{r7}
 80044b6:	b085      	sub	sp, #20
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	60f8      	str	r0, [r7, #12]
 80044bc:	60b9      	str	r1, [r7, #8]
 80044be:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	4a07      	ldr	r2, [pc, #28]	; (80044e0 <vApplicationGetIdleTaskMemory+0x2c>)
 80044c4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80044c6:	68bb      	ldr	r3, [r7, #8]
 80044c8:	4a06      	ldr	r2, [pc, #24]	; (80044e4 <vApplicationGetIdleTaskMemory+0x30>)
 80044ca:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2280      	movs	r2, #128	; 0x80
 80044d0:	601a      	str	r2, [r3, #0]
}
 80044d2:	bf00      	nop
 80044d4:	3714      	adds	r7, #20
 80044d6:	46bd      	mov	sp, r7
 80044d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044dc:	4770      	bx	lr
 80044de:	bf00      	nop
 80044e0:	2000057c 	.word	0x2000057c
 80044e4:	200005d8 	.word	0x200005d8

080044e8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80044e8:	b480      	push	{r7}
 80044ea:	b085      	sub	sp, #20
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	60f8      	str	r0, [r7, #12]
 80044f0:	60b9      	str	r1, [r7, #8]
 80044f2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	4a07      	ldr	r2, [pc, #28]	; (8004514 <vApplicationGetTimerTaskMemory+0x2c>)
 80044f8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	4a06      	ldr	r2, [pc, #24]	; (8004518 <vApplicationGetTimerTaskMemory+0x30>)
 80044fe:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004506:	601a      	str	r2, [r3, #0]
}
 8004508:	bf00      	nop
 800450a:	3714      	adds	r7, #20
 800450c:	46bd      	mov	sp, r7
 800450e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004512:	4770      	bx	lr
 8004514:	200007d8 	.word	0x200007d8
 8004518:	20000834 	.word	0x20000834

0800451c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800451c:	b480      	push	{r7}
 800451e:	b083      	sub	sp, #12
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	f103 0208 	add.w	r2, r3, #8
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	f04f 32ff 	mov.w	r2, #4294967295
 8004534:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	f103 0208 	add.w	r2, r3, #8
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	f103 0208 	add.w	r2, r3, #8
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2200      	movs	r2, #0
 800454e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004550:	bf00      	nop
 8004552:	370c      	adds	r7, #12
 8004554:	46bd      	mov	sp, r7
 8004556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455a:	4770      	bx	lr

0800455c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800455c:	b480      	push	{r7}
 800455e:	b083      	sub	sp, #12
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2200      	movs	r2, #0
 8004568:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800456a:	bf00      	nop
 800456c:	370c      	adds	r7, #12
 800456e:	46bd      	mov	sp, r7
 8004570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004574:	4770      	bx	lr

08004576 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004576:	b480      	push	{r7}
 8004578:	b085      	sub	sp, #20
 800457a:	af00      	add	r7, sp, #0
 800457c:	6078      	str	r0, [r7, #4]
 800457e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	685b      	ldr	r3, [r3, #4]
 8004584:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	68fa      	ldr	r2, [r7, #12]
 800458a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	689a      	ldr	r2, [r3, #8]
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	689b      	ldr	r3, [r3, #8]
 8004598:	683a      	ldr	r2, [r7, #0]
 800459a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	683a      	ldr	r2, [r7, #0]
 80045a0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	687a      	ldr	r2, [r7, #4]
 80045a6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	1c5a      	adds	r2, r3, #1
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	601a      	str	r2, [r3, #0]
}
 80045b2:	bf00      	nop
 80045b4:	3714      	adds	r7, #20
 80045b6:	46bd      	mov	sp, r7
 80045b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045bc:	4770      	bx	lr

080045be <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80045be:	b480      	push	{r7}
 80045c0:	b085      	sub	sp, #20
 80045c2:	af00      	add	r7, sp, #0
 80045c4:	6078      	str	r0, [r7, #4]
 80045c6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045d4:	d103      	bne.n	80045de <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	691b      	ldr	r3, [r3, #16]
 80045da:	60fb      	str	r3, [r7, #12]
 80045dc:	e00c      	b.n	80045f8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	3308      	adds	r3, #8
 80045e2:	60fb      	str	r3, [r7, #12]
 80045e4:	e002      	b.n	80045ec <vListInsert+0x2e>
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	60fb      	str	r3, [r7, #12]
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	68ba      	ldr	r2, [r7, #8]
 80045f4:	429a      	cmp	r2, r3
 80045f6:	d2f6      	bcs.n	80045e6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	685a      	ldr	r2, [r3, #4]
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	683a      	ldr	r2, [r7, #0]
 8004606:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	68fa      	ldr	r2, [r7, #12]
 800460c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	683a      	ldr	r2, [r7, #0]
 8004612:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	687a      	ldr	r2, [r7, #4]
 8004618:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	1c5a      	adds	r2, r3, #1
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	601a      	str	r2, [r3, #0]
}
 8004624:	bf00      	nop
 8004626:	3714      	adds	r7, #20
 8004628:	46bd      	mov	sp, r7
 800462a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462e:	4770      	bx	lr

08004630 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004630:	b480      	push	{r7}
 8004632:	b085      	sub	sp, #20
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	691b      	ldr	r3, [r3, #16]
 800463c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	687a      	ldr	r2, [r7, #4]
 8004644:	6892      	ldr	r2, [r2, #8]
 8004646:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	689b      	ldr	r3, [r3, #8]
 800464c:	687a      	ldr	r2, [r7, #4]
 800464e:	6852      	ldr	r2, [r2, #4]
 8004650:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	685b      	ldr	r3, [r3, #4]
 8004656:	687a      	ldr	r2, [r7, #4]
 8004658:	429a      	cmp	r2, r3
 800465a:	d103      	bne.n	8004664 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	689a      	ldr	r2, [r3, #8]
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2200      	movs	r2, #0
 8004668:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	1e5a      	subs	r2, r3, #1
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
}
 8004678:	4618      	mov	r0, r3
 800467a:	3714      	adds	r7, #20
 800467c:	46bd      	mov	sp, r7
 800467e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004682:	4770      	bx	lr

08004684 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b084      	sub	sp, #16
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
 800468c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d10a      	bne.n	80046ae <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004698:	f04f 0350 	mov.w	r3, #80	; 0x50
 800469c:	f383 8811 	msr	BASEPRI, r3
 80046a0:	f3bf 8f6f 	isb	sy
 80046a4:	f3bf 8f4f 	dsb	sy
 80046a8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80046aa:	bf00      	nop
 80046ac:	e7fe      	b.n	80046ac <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80046ae:	f002 f851 	bl	8006754 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681a      	ldr	r2, [r3, #0]
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046ba:	68f9      	ldr	r1, [r7, #12]
 80046bc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80046be:	fb01 f303 	mul.w	r3, r1, r3
 80046c2:	441a      	add	r2, r3
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	2200      	movs	r2, #0
 80046cc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681a      	ldr	r2, [r3, #0]
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681a      	ldr	r2, [r3, #0]
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046de:	3b01      	subs	r3, #1
 80046e0:	68f9      	ldr	r1, [r7, #12]
 80046e2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80046e4:	fb01 f303 	mul.w	r3, r1, r3
 80046e8:	441a      	add	r2, r3
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	22ff      	movs	r2, #255	; 0xff
 80046f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	22ff      	movs	r2, #255	; 0xff
 80046fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d114      	bne.n	800472e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	691b      	ldr	r3, [r3, #16]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d01a      	beq.n	8004742 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	3310      	adds	r3, #16
 8004710:	4618      	mov	r0, r3
 8004712:	f001 f903 	bl	800591c <xTaskRemoveFromEventList>
 8004716:	4603      	mov	r3, r0
 8004718:	2b00      	cmp	r3, #0
 800471a:	d012      	beq.n	8004742 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800471c:	4b0c      	ldr	r3, [pc, #48]	; (8004750 <xQueueGenericReset+0xcc>)
 800471e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004722:	601a      	str	r2, [r3, #0]
 8004724:	f3bf 8f4f 	dsb	sy
 8004728:	f3bf 8f6f 	isb	sy
 800472c:	e009      	b.n	8004742 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	3310      	adds	r3, #16
 8004732:	4618      	mov	r0, r3
 8004734:	f7ff fef2 	bl	800451c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	3324      	adds	r3, #36	; 0x24
 800473c:	4618      	mov	r0, r3
 800473e:	f7ff feed 	bl	800451c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004742:	f002 f837 	bl	80067b4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004746:	2301      	movs	r3, #1
}
 8004748:	4618      	mov	r0, r3
 800474a:	3710      	adds	r7, #16
 800474c:	46bd      	mov	sp, r7
 800474e:	bd80      	pop	{r7, pc}
 8004750:	e000ed04 	.word	0xe000ed04

08004754 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004754:	b580      	push	{r7, lr}
 8004756:	b08e      	sub	sp, #56	; 0x38
 8004758:	af02      	add	r7, sp, #8
 800475a:	60f8      	str	r0, [r7, #12]
 800475c:	60b9      	str	r1, [r7, #8]
 800475e:	607a      	str	r2, [r7, #4]
 8004760:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d10a      	bne.n	800477e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8004768:	f04f 0350 	mov.w	r3, #80	; 0x50
 800476c:	f383 8811 	msr	BASEPRI, r3
 8004770:	f3bf 8f6f 	isb	sy
 8004774:	f3bf 8f4f 	dsb	sy
 8004778:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800477a:	bf00      	nop
 800477c:	e7fe      	b.n	800477c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d10a      	bne.n	800479a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8004784:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004788:	f383 8811 	msr	BASEPRI, r3
 800478c:	f3bf 8f6f 	isb	sy
 8004790:	f3bf 8f4f 	dsb	sy
 8004794:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004796:	bf00      	nop
 8004798:	e7fe      	b.n	8004798 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d002      	beq.n	80047a6 <xQueueGenericCreateStatic+0x52>
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d001      	beq.n	80047aa <xQueueGenericCreateStatic+0x56>
 80047a6:	2301      	movs	r3, #1
 80047a8:	e000      	b.n	80047ac <xQueueGenericCreateStatic+0x58>
 80047aa:	2300      	movs	r3, #0
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d10a      	bne.n	80047c6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80047b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047b4:	f383 8811 	msr	BASEPRI, r3
 80047b8:	f3bf 8f6f 	isb	sy
 80047bc:	f3bf 8f4f 	dsb	sy
 80047c0:	623b      	str	r3, [r7, #32]
}
 80047c2:	bf00      	nop
 80047c4:	e7fe      	b.n	80047c4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d102      	bne.n	80047d2 <xQueueGenericCreateStatic+0x7e>
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d101      	bne.n	80047d6 <xQueueGenericCreateStatic+0x82>
 80047d2:	2301      	movs	r3, #1
 80047d4:	e000      	b.n	80047d8 <xQueueGenericCreateStatic+0x84>
 80047d6:	2300      	movs	r3, #0
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d10a      	bne.n	80047f2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80047dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047e0:	f383 8811 	msr	BASEPRI, r3
 80047e4:	f3bf 8f6f 	isb	sy
 80047e8:	f3bf 8f4f 	dsb	sy
 80047ec:	61fb      	str	r3, [r7, #28]
}
 80047ee:	bf00      	nop
 80047f0:	e7fe      	b.n	80047f0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80047f2:	2350      	movs	r3, #80	; 0x50
 80047f4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	2b50      	cmp	r3, #80	; 0x50
 80047fa:	d00a      	beq.n	8004812 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80047fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004800:	f383 8811 	msr	BASEPRI, r3
 8004804:	f3bf 8f6f 	isb	sy
 8004808:	f3bf 8f4f 	dsb	sy
 800480c:	61bb      	str	r3, [r7, #24]
}
 800480e:	bf00      	nop
 8004810:	e7fe      	b.n	8004810 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004812:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004818:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800481a:	2b00      	cmp	r3, #0
 800481c:	d00d      	beq.n	800483a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800481e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004820:	2201      	movs	r2, #1
 8004822:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004826:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800482a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800482c:	9300      	str	r3, [sp, #0]
 800482e:	4613      	mov	r3, r2
 8004830:	687a      	ldr	r2, [r7, #4]
 8004832:	68b9      	ldr	r1, [r7, #8]
 8004834:	68f8      	ldr	r0, [r7, #12]
 8004836:	f000 f805 	bl	8004844 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800483a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800483c:	4618      	mov	r0, r3
 800483e:	3730      	adds	r7, #48	; 0x30
 8004840:	46bd      	mov	sp, r7
 8004842:	bd80      	pop	{r7, pc}

08004844 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b084      	sub	sp, #16
 8004848:	af00      	add	r7, sp, #0
 800484a:	60f8      	str	r0, [r7, #12]
 800484c:	60b9      	str	r1, [r7, #8]
 800484e:	607a      	str	r2, [r7, #4]
 8004850:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004852:	68bb      	ldr	r3, [r7, #8]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d103      	bne.n	8004860 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004858:	69bb      	ldr	r3, [r7, #24]
 800485a:	69ba      	ldr	r2, [r7, #24]
 800485c:	601a      	str	r2, [r3, #0]
 800485e:	e002      	b.n	8004866 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004860:	69bb      	ldr	r3, [r7, #24]
 8004862:	687a      	ldr	r2, [r7, #4]
 8004864:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004866:	69bb      	ldr	r3, [r7, #24]
 8004868:	68fa      	ldr	r2, [r7, #12]
 800486a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800486c:	69bb      	ldr	r3, [r7, #24]
 800486e:	68ba      	ldr	r2, [r7, #8]
 8004870:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004872:	2101      	movs	r1, #1
 8004874:	69b8      	ldr	r0, [r7, #24]
 8004876:	f7ff ff05 	bl	8004684 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800487a:	69bb      	ldr	r3, [r7, #24]
 800487c:	78fa      	ldrb	r2, [r7, #3]
 800487e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004882:	bf00      	nop
 8004884:	3710      	adds	r7, #16
 8004886:	46bd      	mov	sp, r7
 8004888:	bd80      	pop	{r7, pc}
	...

0800488c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b08e      	sub	sp, #56	; 0x38
 8004890:	af00      	add	r7, sp, #0
 8004892:	60f8      	str	r0, [r7, #12]
 8004894:	60b9      	str	r1, [r7, #8]
 8004896:	607a      	str	r2, [r7, #4]
 8004898:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800489a:	2300      	movs	r3, #0
 800489c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80048a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d10a      	bne.n	80048be <xQueueGenericSend+0x32>
	__asm volatile
 80048a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048ac:	f383 8811 	msr	BASEPRI, r3
 80048b0:	f3bf 8f6f 	isb	sy
 80048b4:	f3bf 8f4f 	dsb	sy
 80048b8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80048ba:	bf00      	nop
 80048bc:	e7fe      	b.n	80048bc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d103      	bne.n	80048cc <xQueueGenericSend+0x40>
 80048c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d101      	bne.n	80048d0 <xQueueGenericSend+0x44>
 80048cc:	2301      	movs	r3, #1
 80048ce:	e000      	b.n	80048d2 <xQueueGenericSend+0x46>
 80048d0:	2300      	movs	r3, #0
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d10a      	bne.n	80048ec <xQueueGenericSend+0x60>
	__asm volatile
 80048d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048da:	f383 8811 	msr	BASEPRI, r3
 80048de:	f3bf 8f6f 	isb	sy
 80048e2:	f3bf 8f4f 	dsb	sy
 80048e6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80048e8:	bf00      	nop
 80048ea:	e7fe      	b.n	80048ea <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	2b02      	cmp	r3, #2
 80048f0:	d103      	bne.n	80048fa <xQueueGenericSend+0x6e>
 80048f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048f6:	2b01      	cmp	r3, #1
 80048f8:	d101      	bne.n	80048fe <xQueueGenericSend+0x72>
 80048fa:	2301      	movs	r3, #1
 80048fc:	e000      	b.n	8004900 <xQueueGenericSend+0x74>
 80048fe:	2300      	movs	r3, #0
 8004900:	2b00      	cmp	r3, #0
 8004902:	d10a      	bne.n	800491a <xQueueGenericSend+0x8e>
	__asm volatile
 8004904:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004908:	f383 8811 	msr	BASEPRI, r3
 800490c:	f3bf 8f6f 	isb	sy
 8004910:	f3bf 8f4f 	dsb	sy
 8004914:	623b      	str	r3, [r7, #32]
}
 8004916:	bf00      	nop
 8004918:	e7fe      	b.n	8004918 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800491a:	f001 f9bd 	bl	8005c98 <xTaskGetSchedulerState>
 800491e:	4603      	mov	r3, r0
 8004920:	2b00      	cmp	r3, #0
 8004922:	d102      	bne.n	800492a <xQueueGenericSend+0x9e>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d101      	bne.n	800492e <xQueueGenericSend+0xa2>
 800492a:	2301      	movs	r3, #1
 800492c:	e000      	b.n	8004930 <xQueueGenericSend+0xa4>
 800492e:	2300      	movs	r3, #0
 8004930:	2b00      	cmp	r3, #0
 8004932:	d10a      	bne.n	800494a <xQueueGenericSend+0xbe>
	__asm volatile
 8004934:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004938:	f383 8811 	msr	BASEPRI, r3
 800493c:	f3bf 8f6f 	isb	sy
 8004940:	f3bf 8f4f 	dsb	sy
 8004944:	61fb      	str	r3, [r7, #28]
}
 8004946:	bf00      	nop
 8004948:	e7fe      	b.n	8004948 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800494a:	f001 ff03 	bl	8006754 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800494e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004950:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004952:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004954:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004956:	429a      	cmp	r2, r3
 8004958:	d302      	bcc.n	8004960 <xQueueGenericSend+0xd4>
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	2b02      	cmp	r3, #2
 800495e:	d129      	bne.n	80049b4 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004960:	683a      	ldr	r2, [r7, #0]
 8004962:	68b9      	ldr	r1, [r7, #8]
 8004964:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004966:	f000 fa0b 	bl	8004d80 <prvCopyDataToQueue>
 800496a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800496c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800496e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004970:	2b00      	cmp	r3, #0
 8004972:	d010      	beq.n	8004996 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004974:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004976:	3324      	adds	r3, #36	; 0x24
 8004978:	4618      	mov	r0, r3
 800497a:	f000 ffcf 	bl	800591c <xTaskRemoveFromEventList>
 800497e:	4603      	mov	r3, r0
 8004980:	2b00      	cmp	r3, #0
 8004982:	d013      	beq.n	80049ac <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004984:	4b3f      	ldr	r3, [pc, #252]	; (8004a84 <xQueueGenericSend+0x1f8>)
 8004986:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800498a:	601a      	str	r2, [r3, #0]
 800498c:	f3bf 8f4f 	dsb	sy
 8004990:	f3bf 8f6f 	isb	sy
 8004994:	e00a      	b.n	80049ac <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004996:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004998:	2b00      	cmp	r3, #0
 800499a:	d007      	beq.n	80049ac <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800499c:	4b39      	ldr	r3, [pc, #228]	; (8004a84 <xQueueGenericSend+0x1f8>)
 800499e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80049a2:	601a      	str	r2, [r3, #0]
 80049a4:	f3bf 8f4f 	dsb	sy
 80049a8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80049ac:	f001 ff02 	bl	80067b4 <vPortExitCritical>
				return pdPASS;
 80049b0:	2301      	movs	r3, #1
 80049b2:	e063      	b.n	8004a7c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d103      	bne.n	80049c2 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80049ba:	f001 fefb 	bl	80067b4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80049be:	2300      	movs	r3, #0
 80049c0:	e05c      	b.n	8004a7c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80049c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d106      	bne.n	80049d6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80049c8:	f107 0314 	add.w	r3, r7, #20
 80049cc:	4618      	mov	r0, r3
 80049ce:	f001 f809 	bl	80059e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80049d2:	2301      	movs	r3, #1
 80049d4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80049d6:	f001 feed 	bl	80067b4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80049da:	f000 fd7b 	bl	80054d4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80049de:	f001 feb9 	bl	8006754 <vPortEnterCritical>
 80049e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049e4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80049e8:	b25b      	sxtb	r3, r3
 80049ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049ee:	d103      	bne.n	80049f8 <xQueueGenericSend+0x16c>
 80049f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049f2:	2200      	movs	r2, #0
 80049f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80049f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049fa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80049fe:	b25b      	sxtb	r3, r3
 8004a00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a04:	d103      	bne.n	8004a0e <xQueueGenericSend+0x182>
 8004a06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a08:	2200      	movs	r2, #0
 8004a0a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004a0e:	f001 fed1 	bl	80067b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004a12:	1d3a      	adds	r2, r7, #4
 8004a14:	f107 0314 	add.w	r3, r7, #20
 8004a18:	4611      	mov	r1, r2
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	f000 fff8 	bl	8005a10 <xTaskCheckForTimeOut>
 8004a20:	4603      	mov	r3, r0
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d124      	bne.n	8004a70 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004a26:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004a28:	f000 faa2 	bl	8004f70 <prvIsQueueFull>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d018      	beq.n	8004a64 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004a32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a34:	3310      	adds	r3, #16
 8004a36:	687a      	ldr	r2, [r7, #4]
 8004a38:	4611      	mov	r1, r2
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	f000 ff1e 	bl	800587c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004a40:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004a42:	f000 fa2d 	bl	8004ea0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004a46:	f000 fd53 	bl	80054f0 <xTaskResumeAll>
 8004a4a:	4603      	mov	r3, r0
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	f47f af7c 	bne.w	800494a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8004a52:	4b0c      	ldr	r3, [pc, #48]	; (8004a84 <xQueueGenericSend+0x1f8>)
 8004a54:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a58:	601a      	str	r2, [r3, #0]
 8004a5a:	f3bf 8f4f 	dsb	sy
 8004a5e:	f3bf 8f6f 	isb	sy
 8004a62:	e772      	b.n	800494a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004a64:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004a66:	f000 fa1b 	bl	8004ea0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004a6a:	f000 fd41 	bl	80054f0 <xTaskResumeAll>
 8004a6e:	e76c      	b.n	800494a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004a70:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004a72:	f000 fa15 	bl	8004ea0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004a76:	f000 fd3b 	bl	80054f0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004a7a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	3738      	adds	r7, #56	; 0x38
 8004a80:	46bd      	mov	sp, r7
 8004a82:	bd80      	pop	{r7, pc}
 8004a84:	e000ed04 	.word	0xe000ed04

08004a88 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b090      	sub	sp, #64	; 0x40
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	60f8      	str	r0, [r7, #12]
 8004a90:	60b9      	str	r1, [r7, #8]
 8004a92:	607a      	str	r2, [r7, #4]
 8004a94:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8004a9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d10a      	bne.n	8004ab6 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8004aa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004aa4:	f383 8811 	msr	BASEPRI, r3
 8004aa8:	f3bf 8f6f 	isb	sy
 8004aac:	f3bf 8f4f 	dsb	sy
 8004ab0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004ab2:	bf00      	nop
 8004ab4:	e7fe      	b.n	8004ab4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004ab6:	68bb      	ldr	r3, [r7, #8]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d103      	bne.n	8004ac4 <xQueueGenericSendFromISR+0x3c>
 8004abc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004abe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d101      	bne.n	8004ac8 <xQueueGenericSendFromISR+0x40>
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	e000      	b.n	8004aca <xQueueGenericSendFromISR+0x42>
 8004ac8:	2300      	movs	r3, #0
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d10a      	bne.n	8004ae4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8004ace:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ad2:	f383 8811 	msr	BASEPRI, r3
 8004ad6:	f3bf 8f6f 	isb	sy
 8004ada:	f3bf 8f4f 	dsb	sy
 8004ade:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004ae0:	bf00      	nop
 8004ae2:	e7fe      	b.n	8004ae2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	2b02      	cmp	r3, #2
 8004ae8:	d103      	bne.n	8004af2 <xQueueGenericSendFromISR+0x6a>
 8004aea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004aec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004aee:	2b01      	cmp	r3, #1
 8004af0:	d101      	bne.n	8004af6 <xQueueGenericSendFromISR+0x6e>
 8004af2:	2301      	movs	r3, #1
 8004af4:	e000      	b.n	8004af8 <xQueueGenericSendFromISR+0x70>
 8004af6:	2300      	movs	r3, #0
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d10a      	bne.n	8004b12 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8004afc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b00:	f383 8811 	msr	BASEPRI, r3
 8004b04:	f3bf 8f6f 	isb	sy
 8004b08:	f3bf 8f4f 	dsb	sy
 8004b0c:	623b      	str	r3, [r7, #32]
}
 8004b0e:	bf00      	nop
 8004b10:	e7fe      	b.n	8004b10 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004b12:	f001 ff01 	bl	8006918 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004b16:	f3ef 8211 	mrs	r2, BASEPRI
 8004b1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b1e:	f383 8811 	msr	BASEPRI, r3
 8004b22:	f3bf 8f6f 	isb	sy
 8004b26:	f3bf 8f4f 	dsb	sy
 8004b2a:	61fa      	str	r2, [r7, #28]
 8004b2c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004b2e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004b30:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004b32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b34:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b3a:	429a      	cmp	r2, r3
 8004b3c:	d302      	bcc.n	8004b44 <xQueueGenericSendFromISR+0xbc>
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	2b02      	cmp	r3, #2
 8004b42:	d12f      	bne.n	8004ba4 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004b44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b46:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004b4a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004b4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b52:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004b54:	683a      	ldr	r2, [r7, #0]
 8004b56:	68b9      	ldr	r1, [r7, #8]
 8004b58:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004b5a:	f000 f911 	bl	8004d80 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004b5e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8004b62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b66:	d112      	bne.n	8004b8e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004b68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d016      	beq.n	8004b9e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004b70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b72:	3324      	adds	r3, #36	; 0x24
 8004b74:	4618      	mov	r0, r3
 8004b76:	f000 fed1 	bl	800591c <xTaskRemoveFromEventList>
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d00e      	beq.n	8004b9e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d00b      	beq.n	8004b9e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2201      	movs	r2, #1
 8004b8a:	601a      	str	r2, [r3, #0]
 8004b8c:	e007      	b.n	8004b9e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004b8e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004b92:	3301      	adds	r3, #1
 8004b94:	b2db      	uxtb	r3, r3
 8004b96:	b25a      	sxtb	r2, r3
 8004b98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b9a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8004ba2:	e001      	b.n	8004ba8 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004ba8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004baa:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004bb2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004bb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3740      	adds	r7, #64	; 0x40
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}
	...

08004bc0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b08c      	sub	sp, #48	; 0x30
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	60f8      	str	r0, [r7, #12]
 8004bc8:	60b9      	str	r1, [r7, #8]
 8004bca:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004bcc:	2300      	movs	r3, #0
 8004bce:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004bd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d10a      	bne.n	8004bf0 <xQueueReceive+0x30>
	__asm volatile
 8004bda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bde:	f383 8811 	msr	BASEPRI, r3
 8004be2:	f3bf 8f6f 	isb	sy
 8004be6:	f3bf 8f4f 	dsb	sy
 8004bea:	623b      	str	r3, [r7, #32]
}
 8004bec:	bf00      	nop
 8004bee:	e7fe      	b.n	8004bee <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d103      	bne.n	8004bfe <xQueueReceive+0x3e>
 8004bf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d101      	bne.n	8004c02 <xQueueReceive+0x42>
 8004bfe:	2301      	movs	r3, #1
 8004c00:	e000      	b.n	8004c04 <xQueueReceive+0x44>
 8004c02:	2300      	movs	r3, #0
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d10a      	bne.n	8004c1e <xQueueReceive+0x5e>
	__asm volatile
 8004c08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c0c:	f383 8811 	msr	BASEPRI, r3
 8004c10:	f3bf 8f6f 	isb	sy
 8004c14:	f3bf 8f4f 	dsb	sy
 8004c18:	61fb      	str	r3, [r7, #28]
}
 8004c1a:	bf00      	nop
 8004c1c:	e7fe      	b.n	8004c1c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004c1e:	f001 f83b 	bl	8005c98 <xTaskGetSchedulerState>
 8004c22:	4603      	mov	r3, r0
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d102      	bne.n	8004c2e <xQueueReceive+0x6e>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d101      	bne.n	8004c32 <xQueueReceive+0x72>
 8004c2e:	2301      	movs	r3, #1
 8004c30:	e000      	b.n	8004c34 <xQueueReceive+0x74>
 8004c32:	2300      	movs	r3, #0
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d10a      	bne.n	8004c4e <xQueueReceive+0x8e>
	__asm volatile
 8004c38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c3c:	f383 8811 	msr	BASEPRI, r3
 8004c40:	f3bf 8f6f 	isb	sy
 8004c44:	f3bf 8f4f 	dsb	sy
 8004c48:	61bb      	str	r3, [r7, #24]
}
 8004c4a:	bf00      	nop
 8004c4c:	e7fe      	b.n	8004c4c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004c4e:	f001 fd81 	bl	8006754 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004c52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c56:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d01f      	beq.n	8004c9e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004c5e:	68b9      	ldr	r1, [r7, #8]
 8004c60:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004c62:	f000 f8f7 	bl	8004e54 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c68:	1e5a      	subs	r2, r3, #1
 8004c6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c6c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004c6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c70:	691b      	ldr	r3, [r3, #16]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d00f      	beq.n	8004c96 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004c76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c78:	3310      	adds	r3, #16
 8004c7a:	4618      	mov	r0, r3
 8004c7c:	f000 fe4e 	bl	800591c <xTaskRemoveFromEventList>
 8004c80:	4603      	mov	r3, r0
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d007      	beq.n	8004c96 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004c86:	4b3d      	ldr	r3, [pc, #244]	; (8004d7c <xQueueReceive+0x1bc>)
 8004c88:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c8c:	601a      	str	r2, [r3, #0]
 8004c8e:	f3bf 8f4f 	dsb	sy
 8004c92:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004c96:	f001 fd8d 	bl	80067b4 <vPortExitCritical>
				return pdPASS;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	e069      	b.n	8004d72 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d103      	bne.n	8004cac <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004ca4:	f001 fd86 	bl	80067b4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004ca8:	2300      	movs	r3, #0
 8004caa:	e062      	b.n	8004d72 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004cac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d106      	bne.n	8004cc0 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004cb2:	f107 0310 	add.w	r3, r7, #16
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f000 fe94 	bl	80059e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004cc0:	f001 fd78 	bl	80067b4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004cc4:	f000 fc06 	bl	80054d4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004cc8:	f001 fd44 	bl	8006754 <vPortEnterCritical>
 8004ccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cce:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004cd2:	b25b      	sxtb	r3, r3
 8004cd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cd8:	d103      	bne.n	8004ce2 <xQueueReceive+0x122>
 8004cda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cdc:	2200      	movs	r2, #0
 8004cde:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004ce2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ce4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004ce8:	b25b      	sxtb	r3, r3
 8004cea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cee:	d103      	bne.n	8004cf8 <xQueueReceive+0x138>
 8004cf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004cf8:	f001 fd5c 	bl	80067b4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004cfc:	1d3a      	adds	r2, r7, #4
 8004cfe:	f107 0310 	add.w	r3, r7, #16
 8004d02:	4611      	mov	r1, r2
 8004d04:	4618      	mov	r0, r3
 8004d06:	f000 fe83 	bl	8005a10 <xTaskCheckForTimeOut>
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d123      	bne.n	8004d58 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004d10:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004d12:	f000 f917 	bl	8004f44 <prvIsQueueEmpty>
 8004d16:	4603      	mov	r3, r0
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d017      	beq.n	8004d4c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004d1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d1e:	3324      	adds	r3, #36	; 0x24
 8004d20:	687a      	ldr	r2, [r7, #4]
 8004d22:	4611      	mov	r1, r2
 8004d24:	4618      	mov	r0, r3
 8004d26:	f000 fda9 	bl	800587c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004d2a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004d2c:	f000 f8b8 	bl	8004ea0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004d30:	f000 fbde 	bl	80054f0 <xTaskResumeAll>
 8004d34:	4603      	mov	r3, r0
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d189      	bne.n	8004c4e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8004d3a:	4b10      	ldr	r3, [pc, #64]	; (8004d7c <xQueueReceive+0x1bc>)
 8004d3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d40:	601a      	str	r2, [r3, #0]
 8004d42:	f3bf 8f4f 	dsb	sy
 8004d46:	f3bf 8f6f 	isb	sy
 8004d4a:	e780      	b.n	8004c4e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004d4c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004d4e:	f000 f8a7 	bl	8004ea0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004d52:	f000 fbcd 	bl	80054f0 <xTaskResumeAll>
 8004d56:	e77a      	b.n	8004c4e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004d58:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004d5a:	f000 f8a1 	bl	8004ea0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004d5e:	f000 fbc7 	bl	80054f0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004d62:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004d64:	f000 f8ee 	bl	8004f44 <prvIsQueueEmpty>
 8004d68:	4603      	mov	r3, r0
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	f43f af6f 	beq.w	8004c4e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004d70:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004d72:	4618      	mov	r0, r3
 8004d74:	3730      	adds	r7, #48	; 0x30
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bd80      	pop	{r7, pc}
 8004d7a:	bf00      	nop
 8004d7c:	e000ed04 	.word	0xe000ed04

08004d80 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b086      	sub	sp, #24
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	60f8      	str	r0, [r7, #12]
 8004d88:	60b9      	str	r1, [r7, #8]
 8004d8a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d94:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d10d      	bne.n	8004dba <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d14d      	bne.n	8004e42 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	689b      	ldr	r3, [r3, #8]
 8004daa:	4618      	mov	r0, r3
 8004dac:	f000 ff92 	bl	8005cd4 <xTaskPriorityDisinherit>
 8004db0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	2200      	movs	r2, #0
 8004db6:	609a      	str	r2, [r3, #8]
 8004db8:	e043      	b.n	8004e42 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d119      	bne.n	8004df4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	6858      	ldr	r0, [r3, #4]
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dc8:	461a      	mov	r2, r3
 8004dca:	68b9      	ldr	r1, [r7, #8]
 8004dcc:	f001 fff8 	bl	8006dc0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	685a      	ldr	r2, [r3, #4]
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dd8:	441a      	add	r2, r3
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	685a      	ldr	r2, [r3, #4]
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	689b      	ldr	r3, [r3, #8]
 8004de6:	429a      	cmp	r2, r3
 8004de8:	d32b      	bcc.n	8004e42 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681a      	ldr	r2, [r3, #0]
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	605a      	str	r2, [r3, #4]
 8004df2:	e026      	b.n	8004e42 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	68d8      	ldr	r0, [r3, #12]
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dfc:	461a      	mov	r2, r3
 8004dfe:	68b9      	ldr	r1, [r7, #8]
 8004e00:	f001 ffde 	bl	8006dc0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	68da      	ldr	r2, [r3, #12]
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e0c:	425b      	negs	r3, r3
 8004e0e:	441a      	add	r2, r3
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	68da      	ldr	r2, [r3, #12]
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	429a      	cmp	r2, r3
 8004e1e:	d207      	bcs.n	8004e30 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	689a      	ldr	r2, [r3, #8]
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e28:	425b      	negs	r3, r3
 8004e2a:	441a      	add	r2, r3
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2b02      	cmp	r3, #2
 8004e34:	d105      	bne.n	8004e42 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004e36:	693b      	ldr	r3, [r7, #16]
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d002      	beq.n	8004e42 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004e3c:	693b      	ldr	r3, [r7, #16]
 8004e3e:	3b01      	subs	r3, #1
 8004e40:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004e42:	693b      	ldr	r3, [r7, #16]
 8004e44:	1c5a      	adds	r2, r3, #1
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004e4a:	697b      	ldr	r3, [r7, #20]
}
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	3718      	adds	r7, #24
 8004e50:	46bd      	mov	sp, r7
 8004e52:	bd80      	pop	{r7, pc}

08004e54 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b082      	sub	sp, #8
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
 8004e5c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d018      	beq.n	8004e98 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	68da      	ldr	r2, [r3, #12]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e6e:	441a      	add	r2, r3
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	68da      	ldr	r2, [r3, #12]
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	689b      	ldr	r3, [r3, #8]
 8004e7c:	429a      	cmp	r2, r3
 8004e7e:	d303      	bcc.n	8004e88 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681a      	ldr	r2, [r3, #0]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	68d9      	ldr	r1, [r3, #12]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e90:	461a      	mov	r2, r3
 8004e92:	6838      	ldr	r0, [r7, #0]
 8004e94:	f001 ff94 	bl	8006dc0 <memcpy>
	}
}
 8004e98:	bf00      	nop
 8004e9a:	3708      	adds	r7, #8
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	bd80      	pop	{r7, pc}

08004ea0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b084      	sub	sp, #16
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004ea8:	f001 fc54 	bl	8006754 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004eb2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004eb4:	e011      	b.n	8004eda <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d012      	beq.n	8004ee4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	3324      	adds	r3, #36	; 0x24
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	f000 fd2a 	bl	800591c <xTaskRemoveFromEventList>
 8004ec8:	4603      	mov	r3, r0
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d001      	beq.n	8004ed2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004ece:	f000 fe01 	bl	8005ad4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004ed2:	7bfb      	ldrb	r3, [r7, #15]
 8004ed4:	3b01      	subs	r3, #1
 8004ed6:	b2db      	uxtb	r3, r3
 8004ed8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004eda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	dce9      	bgt.n	8004eb6 <prvUnlockQueue+0x16>
 8004ee2:	e000      	b.n	8004ee6 <prvUnlockQueue+0x46>
					break;
 8004ee4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	22ff      	movs	r2, #255	; 0xff
 8004eea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004eee:	f001 fc61 	bl	80067b4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004ef2:	f001 fc2f 	bl	8006754 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004efc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004efe:	e011      	b.n	8004f24 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	691b      	ldr	r3, [r3, #16]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d012      	beq.n	8004f2e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	3310      	adds	r3, #16
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	f000 fd05 	bl	800591c <xTaskRemoveFromEventList>
 8004f12:	4603      	mov	r3, r0
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d001      	beq.n	8004f1c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004f18:	f000 fddc 	bl	8005ad4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004f1c:	7bbb      	ldrb	r3, [r7, #14]
 8004f1e:	3b01      	subs	r3, #1
 8004f20:	b2db      	uxtb	r3, r3
 8004f22:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004f24:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	dce9      	bgt.n	8004f00 <prvUnlockQueue+0x60>
 8004f2c:	e000      	b.n	8004f30 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004f2e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	22ff      	movs	r2, #255	; 0xff
 8004f34:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004f38:	f001 fc3c 	bl	80067b4 <vPortExitCritical>
}
 8004f3c:	bf00      	nop
 8004f3e:	3710      	adds	r7, #16
 8004f40:	46bd      	mov	sp, r7
 8004f42:	bd80      	pop	{r7, pc}

08004f44 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b084      	sub	sp, #16
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004f4c:	f001 fc02 	bl	8006754 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d102      	bne.n	8004f5e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004f58:	2301      	movs	r3, #1
 8004f5a:	60fb      	str	r3, [r7, #12]
 8004f5c:	e001      	b.n	8004f62 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004f5e:	2300      	movs	r3, #0
 8004f60:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004f62:	f001 fc27 	bl	80067b4 <vPortExitCritical>

	return xReturn;
 8004f66:	68fb      	ldr	r3, [r7, #12]
}
 8004f68:	4618      	mov	r0, r3
 8004f6a:	3710      	adds	r7, #16
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	bd80      	pop	{r7, pc}

08004f70 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b084      	sub	sp, #16
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004f78:	f001 fbec 	bl	8006754 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f84:	429a      	cmp	r2, r3
 8004f86:	d102      	bne.n	8004f8e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004f88:	2301      	movs	r3, #1
 8004f8a:	60fb      	str	r3, [r7, #12]
 8004f8c:	e001      	b.n	8004f92 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004f8e:	2300      	movs	r3, #0
 8004f90:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004f92:	f001 fc0f 	bl	80067b4 <vPortExitCritical>

	return xReturn;
 8004f96:	68fb      	ldr	r3, [r7, #12]
}
 8004f98:	4618      	mov	r0, r3
 8004f9a:	3710      	adds	r7, #16
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bd80      	pop	{r7, pc}

08004fa0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004fa0:	b480      	push	{r7}
 8004fa2:	b085      	sub	sp, #20
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
 8004fa8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004faa:	2300      	movs	r3, #0
 8004fac:	60fb      	str	r3, [r7, #12]
 8004fae:	e014      	b.n	8004fda <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004fb0:	4a0f      	ldr	r2, [pc, #60]	; (8004ff0 <vQueueAddToRegistry+0x50>)
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d10b      	bne.n	8004fd4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004fbc:	490c      	ldr	r1, [pc, #48]	; (8004ff0 <vQueueAddToRegistry+0x50>)
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	683a      	ldr	r2, [r7, #0]
 8004fc2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004fc6:	4a0a      	ldr	r2, [pc, #40]	; (8004ff0 <vQueueAddToRegistry+0x50>)
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	00db      	lsls	r3, r3, #3
 8004fcc:	4413      	add	r3, r2
 8004fce:	687a      	ldr	r2, [r7, #4]
 8004fd0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004fd2:	e006      	b.n	8004fe2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	3301      	adds	r3, #1
 8004fd8:	60fb      	str	r3, [r7, #12]
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	2b07      	cmp	r3, #7
 8004fde:	d9e7      	bls.n	8004fb0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004fe0:	bf00      	nop
 8004fe2:	bf00      	nop
 8004fe4:	3714      	adds	r7, #20
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fec:	4770      	bx	lr
 8004fee:	bf00      	nop
 8004ff0:	20000c34 	.word	0x20000c34

08004ff4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b086      	sub	sp, #24
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	60f8      	str	r0, [r7, #12]
 8004ffc:	60b9      	str	r1, [r7, #8]
 8004ffe:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005004:	f001 fba6 	bl	8006754 <vPortEnterCritical>
 8005008:	697b      	ldr	r3, [r7, #20]
 800500a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800500e:	b25b      	sxtb	r3, r3
 8005010:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005014:	d103      	bne.n	800501e <vQueueWaitForMessageRestricted+0x2a>
 8005016:	697b      	ldr	r3, [r7, #20]
 8005018:	2200      	movs	r2, #0
 800501a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800501e:	697b      	ldr	r3, [r7, #20]
 8005020:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005024:	b25b      	sxtb	r3, r3
 8005026:	f1b3 3fff 	cmp.w	r3, #4294967295
 800502a:	d103      	bne.n	8005034 <vQueueWaitForMessageRestricted+0x40>
 800502c:	697b      	ldr	r3, [r7, #20]
 800502e:	2200      	movs	r2, #0
 8005030:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005034:	f001 fbbe 	bl	80067b4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005038:	697b      	ldr	r3, [r7, #20]
 800503a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800503c:	2b00      	cmp	r3, #0
 800503e:	d106      	bne.n	800504e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	3324      	adds	r3, #36	; 0x24
 8005044:	687a      	ldr	r2, [r7, #4]
 8005046:	68b9      	ldr	r1, [r7, #8]
 8005048:	4618      	mov	r0, r3
 800504a:	f000 fc3b 	bl	80058c4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800504e:	6978      	ldr	r0, [r7, #20]
 8005050:	f7ff ff26 	bl	8004ea0 <prvUnlockQueue>
	}
 8005054:	bf00      	nop
 8005056:	3718      	adds	r7, #24
 8005058:	46bd      	mov	sp, r7
 800505a:	bd80      	pop	{r7, pc}

0800505c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800505c:	b580      	push	{r7, lr}
 800505e:	b08e      	sub	sp, #56	; 0x38
 8005060:	af04      	add	r7, sp, #16
 8005062:	60f8      	str	r0, [r7, #12]
 8005064:	60b9      	str	r1, [r7, #8]
 8005066:	607a      	str	r2, [r7, #4]
 8005068:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800506a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800506c:	2b00      	cmp	r3, #0
 800506e:	d10a      	bne.n	8005086 <xTaskCreateStatic+0x2a>
	__asm volatile
 8005070:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005074:	f383 8811 	msr	BASEPRI, r3
 8005078:	f3bf 8f6f 	isb	sy
 800507c:	f3bf 8f4f 	dsb	sy
 8005080:	623b      	str	r3, [r7, #32]
}
 8005082:	bf00      	nop
 8005084:	e7fe      	b.n	8005084 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005086:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005088:	2b00      	cmp	r3, #0
 800508a:	d10a      	bne.n	80050a2 <xTaskCreateStatic+0x46>
	__asm volatile
 800508c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005090:	f383 8811 	msr	BASEPRI, r3
 8005094:	f3bf 8f6f 	isb	sy
 8005098:	f3bf 8f4f 	dsb	sy
 800509c:	61fb      	str	r3, [r7, #28]
}
 800509e:	bf00      	nop
 80050a0:	e7fe      	b.n	80050a0 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80050a2:	235c      	movs	r3, #92	; 0x5c
 80050a4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80050a6:	693b      	ldr	r3, [r7, #16]
 80050a8:	2b5c      	cmp	r3, #92	; 0x5c
 80050aa:	d00a      	beq.n	80050c2 <xTaskCreateStatic+0x66>
	__asm volatile
 80050ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050b0:	f383 8811 	msr	BASEPRI, r3
 80050b4:	f3bf 8f6f 	isb	sy
 80050b8:	f3bf 8f4f 	dsb	sy
 80050bc:	61bb      	str	r3, [r7, #24]
}
 80050be:	bf00      	nop
 80050c0:	e7fe      	b.n	80050c0 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80050c2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80050c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d01e      	beq.n	8005108 <xTaskCreateStatic+0xac>
 80050ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d01b      	beq.n	8005108 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80050d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050d2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80050d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050d6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80050d8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80050da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050dc:	2202      	movs	r2, #2
 80050de:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80050e2:	2300      	movs	r3, #0
 80050e4:	9303      	str	r3, [sp, #12]
 80050e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050e8:	9302      	str	r3, [sp, #8]
 80050ea:	f107 0314 	add.w	r3, r7, #20
 80050ee:	9301      	str	r3, [sp, #4]
 80050f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050f2:	9300      	str	r3, [sp, #0]
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	687a      	ldr	r2, [r7, #4]
 80050f8:	68b9      	ldr	r1, [r7, #8]
 80050fa:	68f8      	ldr	r0, [r7, #12]
 80050fc:	f000 f850 	bl	80051a0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005100:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005102:	f000 f8dd 	bl	80052c0 <prvAddNewTaskToReadyList>
 8005106:	e001      	b.n	800510c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8005108:	2300      	movs	r3, #0
 800510a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800510c:	697b      	ldr	r3, [r7, #20]
	}
 800510e:	4618      	mov	r0, r3
 8005110:	3728      	adds	r7, #40	; 0x28
 8005112:	46bd      	mov	sp, r7
 8005114:	bd80      	pop	{r7, pc}

08005116 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005116:	b580      	push	{r7, lr}
 8005118:	b08c      	sub	sp, #48	; 0x30
 800511a:	af04      	add	r7, sp, #16
 800511c:	60f8      	str	r0, [r7, #12]
 800511e:	60b9      	str	r1, [r7, #8]
 8005120:	603b      	str	r3, [r7, #0]
 8005122:	4613      	mov	r3, r2
 8005124:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005126:	88fb      	ldrh	r3, [r7, #6]
 8005128:	009b      	lsls	r3, r3, #2
 800512a:	4618      	mov	r0, r3
 800512c:	f001 fc34 	bl	8006998 <pvPortMalloc>
 8005130:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005132:	697b      	ldr	r3, [r7, #20]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d00e      	beq.n	8005156 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005138:	205c      	movs	r0, #92	; 0x5c
 800513a:	f001 fc2d 	bl	8006998 <pvPortMalloc>
 800513e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005140:	69fb      	ldr	r3, [r7, #28]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d003      	beq.n	800514e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005146:	69fb      	ldr	r3, [r7, #28]
 8005148:	697a      	ldr	r2, [r7, #20]
 800514a:	631a      	str	r2, [r3, #48]	; 0x30
 800514c:	e005      	b.n	800515a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800514e:	6978      	ldr	r0, [r7, #20]
 8005150:	f001 fcee 	bl	8006b30 <vPortFree>
 8005154:	e001      	b.n	800515a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005156:	2300      	movs	r3, #0
 8005158:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800515a:	69fb      	ldr	r3, [r7, #28]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d017      	beq.n	8005190 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005160:	69fb      	ldr	r3, [r7, #28]
 8005162:	2200      	movs	r2, #0
 8005164:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005168:	88fa      	ldrh	r2, [r7, #6]
 800516a:	2300      	movs	r3, #0
 800516c:	9303      	str	r3, [sp, #12]
 800516e:	69fb      	ldr	r3, [r7, #28]
 8005170:	9302      	str	r3, [sp, #8]
 8005172:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005174:	9301      	str	r3, [sp, #4]
 8005176:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005178:	9300      	str	r3, [sp, #0]
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	68b9      	ldr	r1, [r7, #8]
 800517e:	68f8      	ldr	r0, [r7, #12]
 8005180:	f000 f80e 	bl	80051a0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005184:	69f8      	ldr	r0, [r7, #28]
 8005186:	f000 f89b 	bl	80052c0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800518a:	2301      	movs	r3, #1
 800518c:	61bb      	str	r3, [r7, #24]
 800518e:	e002      	b.n	8005196 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005190:	f04f 33ff 	mov.w	r3, #4294967295
 8005194:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005196:	69bb      	ldr	r3, [r7, #24]
	}
 8005198:	4618      	mov	r0, r3
 800519a:	3720      	adds	r7, #32
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}

080051a0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b088      	sub	sp, #32
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	60f8      	str	r0, [r7, #12]
 80051a8:	60b9      	str	r1, [r7, #8]
 80051aa:	607a      	str	r2, [r7, #4]
 80051ac:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80051ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051b0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	009b      	lsls	r3, r3, #2
 80051b6:	461a      	mov	r2, r3
 80051b8:	21a5      	movs	r1, #165	; 0xa5
 80051ba:	f001 fe0f 	bl	8006ddc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80051be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80051c8:	3b01      	subs	r3, #1
 80051ca:	009b      	lsls	r3, r3, #2
 80051cc:	4413      	add	r3, r2
 80051ce:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80051d0:	69bb      	ldr	r3, [r7, #24]
 80051d2:	f023 0307 	bic.w	r3, r3, #7
 80051d6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80051d8:	69bb      	ldr	r3, [r7, #24]
 80051da:	f003 0307 	and.w	r3, r3, #7
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d00a      	beq.n	80051f8 <prvInitialiseNewTask+0x58>
	__asm volatile
 80051e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051e6:	f383 8811 	msr	BASEPRI, r3
 80051ea:	f3bf 8f6f 	isb	sy
 80051ee:	f3bf 8f4f 	dsb	sy
 80051f2:	617b      	str	r3, [r7, #20]
}
 80051f4:	bf00      	nop
 80051f6:	e7fe      	b.n	80051f6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80051f8:	68bb      	ldr	r3, [r7, #8]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d01f      	beq.n	800523e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80051fe:	2300      	movs	r3, #0
 8005200:	61fb      	str	r3, [r7, #28]
 8005202:	e012      	b.n	800522a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005204:	68ba      	ldr	r2, [r7, #8]
 8005206:	69fb      	ldr	r3, [r7, #28]
 8005208:	4413      	add	r3, r2
 800520a:	7819      	ldrb	r1, [r3, #0]
 800520c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800520e:	69fb      	ldr	r3, [r7, #28]
 8005210:	4413      	add	r3, r2
 8005212:	3334      	adds	r3, #52	; 0x34
 8005214:	460a      	mov	r2, r1
 8005216:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005218:	68ba      	ldr	r2, [r7, #8]
 800521a:	69fb      	ldr	r3, [r7, #28]
 800521c:	4413      	add	r3, r2
 800521e:	781b      	ldrb	r3, [r3, #0]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d006      	beq.n	8005232 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005224:	69fb      	ldr	r3, [r7, #28]
 8005226:	3301      	adds	r3, #1
 8005228:	61fb      	str	r3, [r7, #28]
 800522a:	69fb      	ldr	r3, [r7, #28]
 800522c:	2b0f      	cmp	r3, #15
 800522e:	d9e9      	bls.n	8005204 <prvInitialiseNewTask+0x64>
 8005230:	e000      	b.n	8005234 <prvInitialiseNewTask+0x94>
			{
				break;
 8005232:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005234:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005236:	2200      	movs	r2, #0
 8005238:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800523c:	e003      	b.n	8005246 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800523e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005240:	2200      	movs	r2, #0
 8005242:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005246:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005248:	2b37      	cmp	r3, #55	; 0x37
 800524a:	d901      	bls.n	8005250 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800524c:	2337      	movs	r3, #55	; 0x37
 800524e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005250:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005252:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005254:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005256:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005258:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800525a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800525c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800525e:	2200      	movs	r2, #0
 8005260:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005262:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005264:	3304      	adds	r3, #4
 8005266:	4618      	mov	r0, r3
 8005268:	f7ff f978 	bl	800455c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800526c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800526e:	3318      	adds	r3, #24
 8005270:	4618      	mov	r0, r3
 8005272:	f7ff f973 	bl	800455c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005276:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005278:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800527a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800527c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800527e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005284:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005286:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005288:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800528a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800528c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800528e:	2200      	movs	r2, #0
 8005290:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005294:	2200      	movs	r2, #0
 8005296:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800529a:	683a      	ldr	r2, [r7, #0]
 800529c:	68f9      	ldr	r1, [r7, #12]
 800529e:	69b8      	ldr	r0, [r7, #24]
 80052a0:	f001 f928 	bl	80064f4 <pxPortInitialiseStack>
 80052a4:	4602      	mov	r2, r0
 80052a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052a8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80052aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d002      	beq.n	80052b6 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80052b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052b4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80052b6:	bf00      	nop
 80052b8:	3720      	adds	r7, #32
 80052ba:	46bd      	mov	sp, r7
 80052bc:	bd80      	pop	{r7, pc}
	...

080052c0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b082      	sub	sp, #8
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80052c8:	f001 fa44 	bl	8006754 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80052cc:	4b2d      	ldr	r3, [pc, #180]	; (8005384 <prvAddNewTaskToReadyList+0xc4>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	3301      	adds	r3, #1
 80052d2:	4a2c      	ldr	r2, [pc, #176]	; (8005384 <prvAddNewTaskToReadyList+0xc4>)
 80052d4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80052d6:	4b2c      	ldr	r3, [pc, #176]	; (8005388 <prvAddNewTaskToReadyList+0xc8>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d109      	bne.n	80052f2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80052de:	4a2a      	ldr	r2, [pc, #168]	; (8005388 <prvAddNewTaskToReadyList+0xc8>)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80052e4:	4b27      	ldr	r3, [pc, #156]	; (8005384 <prvAddNewTaskToReadyList+0xc4>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	2b01      	cmp	r3, #1
 80052ea:	d110      	bne.n	800530e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80052ec:	f000 fc16 	bl	8005b1c <prvInitialiseTaskLists>
 80052f0:	e00d      	b.n	800530e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80052f2:	4b26      	ldr	r3, [pc, #152]	; (800538c <prvAddNewTaskToReadyList+0xcc>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d109      	bne.n	800530e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80052fa:	4b23      	ldr	r3, [pc, #140]	; (8005388 <prvAddNewTaskToReadyList+0xc8>)
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005304:	429a      	cmp	r2, r3
 8005306:	d802      	bhi.n	800530e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005308:	4a1f      	ldr	r2, [pc, #124]	; (8005388 <prvAddNewTaskToReadyList+0xc8>)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800530e:	4b20      	ldr	r3, [pc, #128]	; (8005390 <prvAddNewTaskToReadyList+0xd0>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	3301      	adds	r3, #1
 8005314:	4a1e      	ldr	r2, [pc, #120]	; (8005390 <prvAddNewTaskToReadyList+0xd0>)
 8005316:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005318:	4b1d      	ldr	r3, [pc, #116]	; (8005390 <prvAddNewTaskToReadyList+0xd0>)
 800531a:	681a      	ldr	r2, [r3, #0]
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005324:	4b1b      	ldr	r3, [pc, #108]	; (8005394 <prvAddNewTaskToReadyList+0xd4>)
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	429a      	cmp	r2, r3
 800532a:	d903      	bls.n	8005334 <prvAddNewTaskToReadyList+0x74>
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005330:	4a18      	ldr	r2, [pc, #96]	; (8005394 <prvAddNewTaskToReadyList+0xd4>)
 8005332:	6013      	str	r3, [r2, #0]
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005338:	4613      	mov	r3, r2
 800533a:	009b      	lsls	r3, r3, #2
 800533c:	4413      	add	r3, r2
 800533e:	009b      	lsls	r3, r3, #2
 8005340:	4a15      	ldr	r2, [pc, #84]	; (8005398 <prvAddNewTaskToReadyList+0xd8>)
 8005342:	441a      	add	r2, r3
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	3304      	adds	r3, #4
 8005348:	4619      	mov	r1, r3
 800534a:	4610      	mov	r0, r2
 800534c:	f7ff f913 	bl	8004576 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005350:	f001 fa30 	bl	80067b4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005354:	4b0d      	ldr	r3, [pc, #52]	; (800538c <prvAddNewTaskToReadyList+0xcc>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d00e      	beq.n	800537a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800535c:	4b0a      	ldr	r3, [pc, #40]	; (8005388 <prvAddNewTaskToReadyList+0xc8>)
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005366:	429a      	cmp	r2, r3
 8005368:	d207      	bcs.n	800537a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800536a:	4b0c      	ldr	r3, [pc, #48]	; (800539c <prvAddNewTaskToReadyList+0xdc>)
 800536c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005370:	601a      	str	r2, [r3, #0]
 8005372:	f3bf 8f4f 	dsb	sy
 8005376:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800537a:	bf00      	nop
 800537c:	3708      	adds	r7, #8
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}
 8005382:	bf00      	nop
 8005384:	20001148 	.word	0x20001148
 8005388:	20000c74 	.word	0x20000c74
 800538c:	20001154 	.word	0x20001154
 8005390:	20001164 	.word	0x20001164
 8005394:	20001150 	.word	0x20001150
 8005398:	20000c78 	.word	0x20000c78
 800539c:	e000ed04 	.word	0xe000ed04

080053a0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b084      	sub	sp, #16
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80053a8:	2300      	movs	r3, #0
 80053aa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d017      	beq.n	80053e2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80053b2:	4b13      	ldr	r3, [pc, #76]	; (8005400 <vTaskDelay+0x60>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d00a      	beq.n	80053d0 <vTaskDelay+0x30>
	__asm volatile
 80053ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053be:	f383 8811 	msr	BASEPRI, r3
 80053c2:	f3bf 8f6f 	isb	sy
 80053c6:	f3bf 8f4f 	dsb	sy
 80053ca:	60bb      	str	r3, [r7, #8]
}
 80053cc:	bf00      	nop
 80053ce:	e7fe      	b.n	80053ce <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80053d0:	f000 f880 	bl	80054d4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80053d4:	2100      	movs	r1, #0
 80053d6:	6878      	ldr	r0, [r7, #4]
 80053d8:	f000 fcea 	bl	8005db0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80053dc:	f000 f888 	bl	80054f0 <xTaskResumeAll>
 80053e0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d107      	bne.n	80053f8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80053e8:	4b06      	ldr	r3, [pc, #24]	; (8005404 <vTaskDelay+0x64>)
 80053ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80053ee:	601a      	str	r2, [r3, #0]
 80053f0:	f3bf 8f4f 	dsb	sy
 80053f4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80053f8:	bf00      	nop
 80053fa:	3710      	adds	r7, #16
 80053fc:	46bd      	mov	sp, r7
 80053fe:	bd80      	pop	{r7, pc}
 8005400:	20001170 	.word	0x20001170
 8005404:	e000ed04 	.word	0xe000ed04

08005408 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b08a      	sub	sp, #40	; 0x28
 800540c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800540e:	2300      	movs	r3, #0
 8005410:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005412:	2300      	movs	r3, #0
 8005414:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005416:	463a      	mov	r2, r7
 8005418:	1d39      	adds	r1, r7, #4
 800541a:	f107 0308 	add.w	r3, r7, #8
 800541e:	4618      	mov	r0, r3
 8005420:	f7ff f848 	bl	80044b4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005424:	6839      	ldr	r1, [r7, #0]
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	68ba      	ldr	r2, [r7, #8]
 800542a:	9202      	str	r2, [sp, #8]
 800542c:	9301      	str	r3, [sp, #4]
 800542e:	2300      	movs	r3, #0
 8005430:	9300      	str	r3, [sp, #0]
 8005432:	2300      	movs	r3, #0
 8005434:	460a      	mov	r2, r1
 8005436:	4921      	ldr	r1, [pc, #132]	; (80054bc <vTaskStartScheduler+0xb4>)
 8005438:	4821      	ldr	r0, [pc, #132]	; (80054c0 <vTaskStartScheduler+0xb8>)
 800543a:	f7ff fe0f 	bl	800505c <xTaskCreateStatic>
 800543e:	4603      	mov	r3, r0
 8005440:	4a20      	ldr	r2, [pc, #128]	; (80054c4 <vTaskStartScheduler+0xbc>)
 8005442:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005444:	4b1f      	ldr	r3, [pc, #124]	; (80054c4 <vTaskStartScheduler+0xbc>)
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d002      	beq.n	8005452 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800544c:	2301      	movs	r3, #1
 800544e:	617b      	str	r3, [r7, #20]
 8005450:	e001      	b.n	8005456 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005452:	2300      	movs	r3, #0
 8005454:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005456:	697b      	ldr	r3, [r7, #20]
 8005458:	2b01      	cmp	r3, #1
 800545a:	d102      	bne.n	8005462 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800545c:	f000 fcfc 	bl	8005e58 <xTimerCreateTimerTask>
 8005460:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005462:	697b      	ldr	r3, [r7, #20]
 8005464:	2b01      	cmp	r3, #1
 8005466:	d116      	bne.n	8005496 <vTaskStartScheduler+0x8e>
	__asm volatile
 8005468:	f04f 0350 	mov.w	r3, #80	; 0x50
 800546c:	f383 8811 	msr	BASEPRI, r3
 8005470:	f3bf 8f6f 	isb	sy
 8005474:	f3bf 8f4f 	dsb	sy
 8005478:	613b      	str	r3, [r7, #16]
}
 800547a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800547c:	4b12      	ldr	r3, [pc, #72]	; (80054c8 <vTaskStartScheduler+0xc0>)
 800547e:	f04f 32ff 	mov.w	r2, #4294967295
 8005482:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005484:	4b11      	ldr	r3, [pc, #68]	; (80054cc <vTaskStartScheduler+0xc4>)
 8005486:	2201      	movs	r2, #1
 8005488:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800548a:	4b11      	ldr	r3, [pc, #68]	; (80054d0 <vTaskStartScheduler+0xc8>)
 800548c:	2200      	movs	r2, #0
 800548e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005490:	f001 f8be 	bl	8006610 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005494:	e00e      	b.n	80054b4 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005496:	697b      	ldr	r3, [r7, #20]
 8005498:	f1b3 3fff 	cmp.w	r3, #4294967295
 800549c:	d10a      	bne.n	80054b4 <vTaskStartScheduler+0xac>
	__asm volatile
 800549e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054a2:	f383 8811 	msr	BASEPRI, r3
 80054a6:	f3bf 8f6f 	isb	sy
 80054aa:	f3bf 8f4f 	dsb	sy
 80054ae:	60fb      	str	r3, [r7, #12]
}
 80054b0:	bf00      	nop
 80054b2:	e7fe      	b.n	80054b2 <vTaskStartScheduler+0xaa>
}
 80054b4:	bf00      	nop
 80054b6:	3718      	adds	r7, #24
 80054b8:	46bd      	mov	sp, r7
 80054ba:	bd80      	pop	{r7, pc}
 80054bc:	08008108 	.word	0x08008108
 80054c0:	08005aed 	.word	0x08005aed
 80054c4:	2000116c 	.word	0x2000116c
 80054c8:	20001168 	.word	0x20001168
 80054cc:	20001154 	.word	0x20001154
 80054d0:	2000114c 	.word	0x2000114c

080054d4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80054d4:	b480      	push	{r7}
 80054d6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80054d8:	4b04      	ldr	r3, [pc, #16]	; (80054ec <vTaskSuspendAll+0x18>)
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	3301      	adds	r3, #1
 80054de:	4a03      	ldr	r2, [pc, #12]	; (80054ec <vTaskSuspendAll+0x18>)
 80054e0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80054e2:	bf00      	nop
 80054e4:	46bd      	mov	sp, r7
 80054e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ea:	4770      	bx	lr
 80054ec:	20001170 	.word	0x20001170

080054f0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b084      	sub	sp, #16
 80054f4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80054f6:	2300      	movs	r3, #0
 80054f8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80054fa:	2300      	movs	r3, #0
 80054fc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80054fe:	4b42      	ldr	r3, [pc, #264]	; (8005608 <xTaskResumeAll+0x118>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	2b00      	cmp	r3, #0
 8005504:	d10a      	bne.n	800551c <xTaskResumeAll+0x2c>
	__asm volatile
 8005506:	f04f 0350 	mov.w	r3, #80	; 0x50
 800550a:	f383 8811 	msr	BASEPRI, r3
 800550e:	f3bf 8f6f 	isb	sy
 8005512:	f3bf 8f4f 	dsb	sy
 8005516:	603b      	str	r3, [r7, #0]
}
 8005518:	bf00      	nop
 800551a:	e7fe      	b.n	800551a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800551c:	f001 f91a 	bl	8006754 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005520:	4b39      	ldr	r3, [pc, #228]	; (8005608 <xTaskResumeAll+0x118>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	3b01      	subs	r3, #1
 8005526:	4a38      	ldr	r2, [pc, #224]	; (8005608 <xTaskResumeAll+0x118>)
 8005528:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800552a:	4b37      	ldr	r3, [pc, #220]	; (8005608 <xTaskResumeAll+0x118>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d162      	bne.n	80055f8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005532:	4b36      	ldr	r3, [pc, #216]	; (800560c <xTaskResumeAll+0x11c>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d05e      	beq.n	80055f8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800553a:	e02f      	b.n	800559c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800553c:	4b34      	ldr	r3, [pc, #208]	; (8005610 <xTaskResumeAll+0x120>)
 800553e:	68db      	ldr	r3, [r3, #12]
 8005540:	68db      	ldr	r3, [r3, #12]
 8005542:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	3318      	adds	r3, #24
 8005548:	4618      	mov	r0, r3
 800554a:	f7ff f871 	bl	8004630 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	3304      	adds	r3, #4
 8005552:	4618      	mov	r0, r3
 8005554:	f7ff f86c 	bl	8004630 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800555c:	4b2d      	ldr	r3, [pc, #180]	; (8005614 <xTaskResumeAll+0x124>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	429a      	cmp	r2, r3
 8005562:	d903      	bls.n	800556c <xTaskResumeAll+0x7c>
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005568:	4a2a      	ldr	r2, [pc, #168]	; (8005614 <xTaskResumeAll+0x124>)
 800556a:	6013      	str	r3, [r2, #0]
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005570:	4613      	mov	r3, r2
 8005572:	009b      	lsls	r3, r3, #2
 8005574:	4413      	add	r3, r2
 8005576:	009b      	lsls	r3, r3, #2
 8005578:	4a27      	ldr	r2, [pc, #156]	; (8005618 <xTaskResumeAll+0x128>)
 800557a:	441a      	add	r2, r3
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	3304      	adds	r3, #4
 8005580:	4619      	mov	r1, r3
 8005582:	4610      	mov	r0, r2
 8005584:	f7fe fff7 	bl	8004576 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800558c:	4b23      	ldr	r3, [pc, #140]	; (800561c <xTaskResumeAll+0x12c>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005592:	429a      	cmp	r2, r3
 8005594:	d302      	bcc.n	800559c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005596:	4b22      	ldr	r3, [pc, #136]	; (8005620 <xTaskResumeAll+0x130>)
 8005598:	2201      	movs	r2, #1
 800559a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800559c:	4b1c      	ldr	r3, [pc, #112]	; (8005610 <xTaskResumeAll+0x120>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d1cb      	bne.n	800553c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d001      	beq.n	80055ae <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80055aa:	f000 fb55 	bl	8005c58 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80055ae:	4b1d      	ldr	r3, [pc, #116]	; (8005624 <xTaskResumeAll+0x134>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d010      	beq.n	80055dc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80055ba:	f000 f847 	bl	800564c <xTaskIncrementTick>
 80055be:	4603      	mov	r3, r0
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d002      	beq.n	80055ca <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80055c4:	4b16      	ldr	r3, [pc, #88]	; (8005620 <xTaskResumeAll+0x130>)
 80055c6:	2201      	movs	r2, #1
 80055c8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	3b01      	subs	r3, #1
 80055ce:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d1f1      	bne.n	80055ba <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80055d6:	4b13      	ldr	r3, [pc, #76]	; (8005624 <xTaskResumeAll+0x134>)
 80055d8:	2200      	movs	r2, #0
 80055da:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80055dc:	4b10      	ldr	r3, [pc, #64]	; (8005620 <xTaskResumeAll+0x130>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d009      	beq.n	80055f8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80055e4:	2301      	movs	r3, #1
 80055e6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80055e8:	4b0f      	ldr	r3, [pc, #60]	; (8005628 <xTaskResumeAll+0x138>)
 80055ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80055ee:	601a      	str	r2, [r3, #0]
 80055f0:	f3bf 8f4f 	dsb	sy
 80055f4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80055f8:	f001 f8dc 	bl	80067b4 <vPortExitCritical>

	return xAlreadyYielded;
 80055fc:	68bb      	ldr	r3, [r7, #8]
}
 80055fe:	4618      	mov	r0, r3
 8005600:	3710      	adds	r7, #16
 8005602:	46bd      	mov	sp, r7
 8005604:	bd80      	pop	{r7, pc}
 8005606:	bf00      	nop
 8005608:	20001170 	.word	0x20001170
 800560c:	20001148 	.word	0x20001148
 8005610:	20001108 	.word	0x20001108
 8005614:	20001150 	.word	0x20001150
 8005618:	20000c78 	.word	0x20000c78
 800561c:	20000c74 	.word	0x20000c74
 8005620:	2000115c 	.word	0x2000115c
 8005624:	20001158 	.word	0x20001158
 8005628:	e000ed04 	.word	0xe000ed04

0800562c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800562c:	b480      	push	{r7}
 800562e:	b083      	sub	sp, #12
 8005630:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005632:	4b05      	ldr	r3, [pc, #20]	; (8005648 <xTaskGetTickCount+0x1c>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005638:	687b      	ldr	r3, [r7, #4]
}
 800563a:	4618      	mov	r0, r3
 800563c:	370c      	adds	r7, #12
 800563e:	46bd      	mov	sp, r7
 8005640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005644:	4770      	bx	lr
 8005646:	bf00      	nop
 8005648:	2000114c 	.word	0x2000114c

0800564c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b086      	sub	sp, #24
 8005650:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005652:	2300      	movs	r3, #0
 8005654:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005656:	4b4f      	ldr	r3, [pc, #316]	; (8005794 <xTaskIncrementTick+0x148>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	2b00      	cmp	r3, #0
 800565c:	f040 808f 	bne.w	800577e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005660:	4b4d      	ldr	r3, [pc, #308]	; (8005798 <xTaskIncrementTick+0x14c>)
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	3301      	adds	r3, #1
 8005666:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005668:	4a4b      	ldr	r2, [pc, #300]	; (8005798 <xTaskIncrementTick+0x14c>)
 800566a:	693b      	ldr	r3, [r7, #16]
 800566c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800566e:	693b      	ldr	r3, [r7, #16]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d120      	bne.n	80056b6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005674:	4b49      	ldr	r3, [pc, #292]	; (800579c <xTaskIncrementTick+0x150>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d00a      	beq.n	8005694 <xTaskIncrementTick+0x48>
	__asm volatile
 800567e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005682:	f383 8811 	msr	BASEPRI, r3
 8005686:	f3bf 8f6f 	isb	sy
 800568a:	f3bf 8f4f 	dsb	sy
 800568e:	603b      	str	r3, [r7, #0]
}
 8005690:	bf00      	nop
 8005692:	e7fe      	b.n	8005692 <xTaskIncrementTick+0x46>
 8005694:	4b41      	ldr	r3, [pc, #260]	; (800579c <xTaskIncrementTick+0x150>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	60fb      	str	r3, [r7, #12]
 800569a:	4b41      	ldr	r3, [pc, #260]	; (80057a0 <xTaskIncrementTick+0x154>)
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	4a3f      	ldr	r2, [pc, #252]	; (800579c <xTaskIncrementTick+0x150>)
 80056a0:	6013      	str	r3, [r2, #0]
 80056a2:	4a3f      	ldr	r2, [pc, #252]	; (80057a0 <xTaskIncrementTick+0x154>)
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	6013      	str	r3, [r2, #0]
 80056a8:	4b3e      	ldr	r3, [pc, #248]	; (80057a4 <xTaskIncrementTick+0x158>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	3301      	adds	r3, #1
 80056ae:	4a3d      	ldr	r2, [pc, #244]	; (80057a4 <xTaskIncrementTick+0x158>)
 80056b0:	6013      	str	r3, [r2, #0]
 80056b2:	f000 fad1 	bl	8005c58 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80056b6:	4b3c      	ldr	r3, [pc, #240]	; (80057a8 <xTaskIncrementTick+0x15c>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	693a      	ldr	r2, [r7, #16]
 80056bc:	429a      	cmp	r2, r3
 80056be:	d349      	bcc.n	8005754 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80056c0:	4b36      	ldr	r3, [pc, #216]	; (800579c <xTaskIncrementTick+0x150>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d104      	bne.n	80056d4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80056ca:	4b37      	ldr	r3, [pc, #220]	; (80057a8 <xTaskIncrementTick+0x15c>)
 80056cc:	f04f 32ff 	mov.w	r2, #4294967295
 80056d0:	601a      	str	r2, [r3, #0]
					break;
 80056d2:	e03f      	b.n	8005754 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80056d4:	4b31      	ldr	r3, [pc, #196]	; (800579c <xTaskIncrementTick+0x150>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	68db      	ldr	r3, [r3, #12]
 80056da:	68db      	ldr	r3, [r3, #12]
 80056dc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80056de:	68bb      	ldr	r3, [r7, #8]
 80056e0:	685b      	ldr	r3, [r3, #4]
 80056e2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80056e4:	693a      	ldr	r2, [r7, #16]
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	429a      	cmp	r2, r3
 80056ea:	d203      	bcs.n	80056f4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80056ec:	4a2e      	ldr	r2, [pc, #184]	; (80057a8 <xTaskIncrementTick+0x15c>)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80056f2:	e02f      	b.n	8005754 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80056f4:	68bb      	ldr	r3, [r7, #8]
 80056f6:	3304      	adds	r3, #4
 80056f8:	4618      	mov	r0, r3
 80056fa:	f7fe ff99 	bl	8004630 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80056fe:	68bb      	ldr	r3, [r7, #8]
 8005700:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005702:	2b00      	cmp	r3, #0
 8005704:	d004      	beq.n	8005710 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005706:	68bb      	ldr	r3, [r7, #8]
 8005708:	3318      	adds	r3, #24
 800570a:	4618      	mov	r0, r3
 800570c:	f7fe ff90 	bl	8004630 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005710:	68bb      	ldr	r3, [r7, #8]
 8005712:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005714:	4b25      	ldr	r3, [pc, #148]	; (80057ac <xTaskIncrementTick+0x160>)
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	429a      	cmp	r2, r3
 800571a:	d903      	bls.n	8005724 <xTaskIncrementTick+0xd8>
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005720:	4a22      	ldr	r2, [pc, #136]	; (80057ac <xTaskIncrementTick+0x160>)
 8005722:	6013      	str	r3, [r2, #0]
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005728:	4613      	mov	r3, r2
 800572a:	009b      	lsls	r3, r3, #2
 800572c:	4413      	add	r3, r2
 800572e:	009b      	lsls	r3, r3, #2
 8005730:	4a1f      	ldr	r2, [pc, #124]	; (80057b0 <xTaskIncrementTick+0x164>)
 8005732:	441a      	add	r2, r3
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	3304      	adds	r3, #4
 8005738:	4619      	mov	r1, r3
 800573a:	4610      	mov	r0, r2
 800573c:	f7fe ff1b 	bl	8004576 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005744:	4b1b      	ldr	r3, [pc, #108]	; (80057b4 <xTaskIncrementTick+0x168>)
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800574a:	429a      	cmp	r2, r3
 800574c:	d3b8      	bcc.n	80056c0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800574e:	2301      	movs	r3, #1
 8005750:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005752:	e7b5      	b.n	80056c0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005754:	4b17      	ldr	r3, [pc, #92]	; (80057b4 <xTaskIncrementTick+0x168>)
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800575a:	4915      	ldr	r1, [pc, #84]	; (80057b0 <xTaskIncrementTick+0x164>)
 800575c:	4613      	mov	r3, r2
 800575e:	009b      	lsls	r3, r3, #2
 8005760:	4413      	add	r3, r2
 8005762:	009b      	lsls	r3, r3, #2
 8005764:	440b      	add	r3, r1
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	2b01      	cmp	r3, #1
 800576a:	d901      	bls.n	8005770 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800576c:	2301      	movs	r3, #1
 800576e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005770:	4b11      	ldr	r3, [pc, #68]	; (80057b8 <xTaskIncrementTick+0x16c>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d007      	beq.n	8005788 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005778:	2301      	movs	r3, #1
 800577a:	617b      	str	r3, [r7, #20]
 800577c:	e004      	b.n	8005788 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800577e:	4b0f      	ldr	r3, [pc, #60]	; (80057bc <xTaskIncrementTick+0x170>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	3301      	adds	r3, #1
 8005784:	4a0d      	ldr	r2, [pc, #52]	; (80057bc <xTaskIncrementTick+0x170>)
 8005786:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005788:	697b      	ldr	r3, [r7, #20]
}
 800578a:	4618      	mov	r0, r3
 800578c:	3718      	adds	r7, #24
 800578e:	46bd      	mov	sp, r7
 8005790:	bd80      	pop	{r7, pc}
 8005792:	bf00      	nop
 8005794:	20001170 	.word	0x20001170
 8005798:	2000114c 	.word	0x2000114c
 800579c:	20001100 	.word	0x20001100
 80057a0:	20001104 	.word	0x20001104
 80057a4:	20001160 	.word	0x20001160
 80057a8:	20001168 	.word	0x20001168
 80057ac:	20001150 	.word	0x20001150
 80057b0:	20000c78 	.word	0x20000c78
 80057b4:	20000c74 	.word	0x20000c74
 80057b8:	2000115c 	.word	0x2000115c
 80057bc:	20001158 	.word	0x20001158

080057c0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80057c0:	b480      	push	{r7}
 80057c2:	b085      	sub	sp, #20
 80057c4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80057c6:	4b28      	ldr	r3, [pc, #160]	; (8005868 <vTaskSwitchContext+0xa8>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d003      	beq.n	80057d6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80057ce:	4b27      	ldr	r3, [pc, #156]	; (800586c <vTaskSwitchContext+0xac>)
 80057d0:	2201      	movs	r2, #1
 80057d2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80057d4:	e041      	b.n	800585a <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 80057d6:	4b25      	ldr	r3, [pc, #148]	; (800586c <vTaskSwitchContext+0xac>)
 80057d8:	2200      	movs	r2, #0
 80057da:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80057dc:	4b24      	ldr	r3, [pc, #144]	; (8005870 <vTaskSwitchContext+0xb0>)
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	60fb      	str	r3, [r7, #12]
 80057e2:	e010      	b.n	8005806 <vTaskSwitchContext+0x46>
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d10a      	bne.n	8005800 <vTaskSwitchContext+0x40>
	__asm volatile
 80057ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057ee:	f383 8811 	msr	BASEPRI, r3
 80057f2:	f3bf 8f6f 	isb	sy
 80057f6:	f3bf 8f4f 	dsb	sy
 80057fa:	607b      	str	r3, [r7, #4]
}
 80057fc:	bf00      	nop
 80057fe:	e7fe      	b.n	80057fe <vTaskSwitchContext+0x3e>
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	3b01      	subs	r3, #1
 8005804:	60fb      	str	r3, [r7, #12]
 8005806:	491b      	ldr	r1, [pc, #108]	; (8005874 <vTaskSwitchContext+0xb4>)
 8005808:	68fa      	ldr	r2, [r7, #12]
 800580a:	4613      	mov	r3, r2
 800580c:	009b      	lsls	r3, r3, #2
 800580e:	4413      	add	r3, r2
 8005810:	009b      	lsls	r3, r3, #2
 8005812:	440b      	add	r3, r1
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d0e4      	beq.n	80057e4 <vTaskSwitchContext+0x24>
 800581a:	68fa      	ldr	r2, [r7, #12]
 800581c:	4613      	mov	r3, r2
 800581e:	009b      	lsls	r3, r3, #2
 8005820:	4413      	add	r3, r2
 8005822:	009b      	lsls	r3, r3, #2
 8005824:	4a13      	ldr	r2, [pc, #76]	; (8005874 <vTaskSwitchContext+0xb4>)
 8005826:	4413      	add	r3, r2
 8005828:	60bb      	str	r3, [r7, #8]
 800582a:	68bb      	ldr	r3, [r7, #8]
 800582c:	685b      	ldr	r3, [r3, #4]
 800582e:	685a      	ldr	r2, [r3, #4]
 8005830:	68bb      	ldr	r3, [r7, #8]
 8005832:	605a      	str	r2, [r3, #4]
 8005834:	68bb      	ldr	r3, [r7, #8]
 8005836:	685a      	ldr	r2, [r3, #4]
 8005838:	68bb      	ldr	r3, [r7, #8]
 800583a:	3308      	adds	r3, #8
 800583c:	429a      	cmp	r2, r3
 800583e:	d104      	bne.n	800584a <vTaskSwitchContext+0x8a>
 8005840:	68bb      	ldr	r3, [r7, #8]
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	685a      	ldr	r2, [r3, #4]
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	605a      	str	r2, [r3, #4]
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	685b      	ldr	r3, [r3, #4]
 800584e:	68db      	ldr	r3, [r3, #12]
 8005850:	4a09      	ldr	r2, [pc, #36]	; (8005878 <vTaskSwitchContext+0xb8>)
 8005852:	6013      	str	r3, [r2, #0]
 8005854:	4a06      	ldr	r2, [pc, #24]	; (8005870 <vTaskSwitchContext+0xb0>)
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	6013      	str	r3, [r2, #0]
}
 800585a:	bf00      	nop
 800585c:	3714      	adds	r7, #20
 800585e:	46bd      	mov	sp, r7
 8005860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005864:	4770      	bx	lr
 8005866:	bf00      	nop
 8005868:	20001170 	.word	0x20001170
 800586c:	2000115c 	.word	0x2000115c
 8005870:	20001150 	.word	0x20001150
 8005874:	20000c78 	.word	0x20000c78
 8005878:	20000c74 	.word	0x20000c74

0800587c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800587c:	b580      	push	{r7, lr}
 800587e:	b084      	sub	sp, #16
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
 8005884:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d10a      	bne.n	80058a2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800588c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005890:	f383 8811 	msr	BASEPRI, r3
 8005894:	f3bf 8f6f 	isb	sy
 8005898:	f3bf 8f4f 	dsb	sy
 800589c:	60fb      	str	r3, [r7, #12]
}
 800589e:	bf00      	nop
 80058a0:	e7fe      	b.n	80058a0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80058a2:	4b07      	ldr	r3, [pc, #28]	; (80058c0 <vTaskPlaceOnEventList+0x44>)
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	3318      	adds	r3, #24
 80058a8:	4619      	mov	r1, r3
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	f7fe fe87 	bl	80045be <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80058b0:	2101      	movs	r1, #1
 80058b2:	6838      	ldr	r0, [r7, #0]
 80058b4:	f000 fa7c 	bl	8005db0 <prvAddCurrentTaskToDelayedList>
}
 80058b8:	bf00      	nop
 80058ba:	3710      	adds	r7, #16
 80058bc:	46bd      	mov	sp, r7
 80058be:	bd80      	pop	{r7, pc}
 80058c0:	20000c74 	.word	0x20000c74

080058c4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b086      	sub	sp, #24
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	60f8      	str	r0, [r7, #12]
 80058cc:	60b9      	str	r1, [r7, #8]
 80058ce:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d10a      	bne.n	80058ec <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80058d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058da:	f383 8811 	msr	BASEPRI, r3
 80058de:	f3bf 8f6f 	isb	sy
 80058e2:	f3bf 8f4f 	dsb	sy
 80058e6:	617b      	str	r3, [r7, #20]
}
 80058e8:	bf00      	nop
 80058ea:	e7fe      	b.n	80058ea <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80058ec:	4b0a      	ldr	r3, [pc, #40]	; (8005918 <vTaskPlaceOnEventListRestricted+0x54>)
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	3318      	adds	r3, #24
 80058f2:	4619      	mov	r1, r3
 80058f4:	68f8      	ldr	r0, [r7, #12]
 80058f6:	f7fe fe3e 	bl	8004576 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d002      	beq.n	8005906 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8005900:	f04f 33ff 	mov.w	r3, #4294967295
 8005904:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005906:	6879      	ldr	r1, [r7, #4]
 8005908:	68b8      	ldr	r0, [r7, #8]
 800590a:	f000 fa51 	bl	8005db0 <prvAddCurrentTaskToDelayedList>
	}
 800590e:	bf00      	nop
 8005910:	3718      	adds	r7, #24
 8005912:	46bd      	mov	sp, r7
 8005914:	bd80      	pop	{r7, pc}
 8005916:	bf00      	nop
 8005918:	20000c74 	.word	0x20000c74

0800591c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b086      	sub	sp, #24
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	68db      	ldr	r3, [r3, #12]
 8005928:	68db      	ldr	r3, [r3, #12]
 800592a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800592c:	693b      	ldr	r3, [r7, #16]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d10a      	bne.n	8005948 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8005932:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005936:	f383 8811 	msr	BASEPRI, r3
 800593a:	f3bf 8f6f 	isb	sy
 800593e:	f3bf 8f4f 	dsb	sy
 8005942:	60fb      	str	r3, [r7, #12]
}
 8005944:	bf00      	nop
 8005946:	e7fe      	b.n	8005946 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005948:	693b      	ldr	r3, [r7, #16]
 800594a:	3318      	adds	r3, #24
 800594c:	4618      	mov	r0, r3
 800594e:	f7fe fe6f 	bl	8004630 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005952:	4b1e      	ldr	r3, [pc, #120]	; (80059cc <xTaskRemoveFromEventList+0xb0>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d11d      	bne.n	8005996 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800595a:	693b      	ldr	r3, [r7, #16]
 800595c:	3304      	adds	r3, #4
 800595e:	4618      	mov	r0, r3
 8005960:	f7fe fe66 	bl	8004630 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005964:	693b      	ldr	r3, [r7, #16]
 8005966:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005968:	4b19      	ldr	r3, [pc, #100]	; (80059d0 <xTaskRemoveFromEventList+0xb4>)
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	429a      	cmp	r2, r3
 800596e:	d903      	bls.n	8005978 <xTaskRemoveFromEventList+0x5c>
 8005970:	693b      	ldr	r3, [r7, #16]
 8005972:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005974:	4a16      	ldr	r2, [pc, #88]	; (80059d0 <xTaskRemoveFromEventList+0xb4>)
 8005976:	6013      	str	r3, [r2, #0]
 8005978:	693b      	ldr	r3, [r7, #16]
 800597a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800597c:	4613      	mov	r3, r2
 800597e:	009b      	lsls	r3, r3, #2
 8005980:	4413      	add	r3, r2
 8005982:	009b      	lsls	r3, r3, #2
 8005984:	4a13      	ldr	r2, [pc, #76]	; (80059d4 <xTaskRemoveFromEventList+0xb8>)
 8005986:	441a      	add	r2, r3
 8005988:	693b      	ldr	r3, [r7, #16]
 800598a:	3304      	adds	r3, #4
 800598c:	4619      	mov	r1, r3
 800598e:	4610      	mov	r0, r2
 8005990:	f7fe fdf1 	bl	8004576 <vListInsertEnd>
 8005994:	e005      	b.n	80059a2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005996:	693b      	ldr	r3, [r7, #16]
 8005998:	3318      	adds	r3, #24
 800599a:	4619      	mov	r1, r3
 800599c:	480e      	ldr	r0, [pc, #56]	; (80059d8 <xTaskRemoveFromEventList+0xbc>)
 800599e:	f7fe fdea 	bl	8004576 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80059a2:	693b      	ldr	r3, [r7, #16]
 80059a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059a6:	4b0d      	ldr	r3, [pc, #52]	; (80059dc <xTaskRemoveFromEventList+0xc0>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059ac:	429a      	cmp	r2, r3
 80059ae:	d905      	bls.n	80059bc <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80059b0:	2301      	movs	r3, #1
 80059b2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80059b4:	4b0a      	ldr	r3, [pc, #40]	; (80059e0 <xTaskRemoveFromEventList+0xc4>)
 80059b6:	2201      	movs	r2, #1
 80059b8:	601a      	str	r2, [r3, #0]
 80059ba:	e001      	b.n	80059c0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80059bc:	2300      	movs	r3, #0
 80059be:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80059c0:	697b      	ldr	r3, [r7, #20]
}
 80059c2:	4618      	mov	r0, r3
 80059c4:	3718      	adds	r7, #24
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bd80      	pop	{r7, pc}
 80059ca:	bf00      	nop
 80059cc:	20001170 	.word	0x20001170
 80059d0:	20001150 	.word	0x20001150
 80059d4:	20000c78 	.word	0x20000c78
 80059d8:	20001108 	.word	0x20001108
 80059dc:	20000c74 	.word	0x20000c74
 80059e0:	2000115c 	.word	0x2000115c

080059e4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80059e4:	b480      	push	{r7}
 80059e6:	b083      	sub	sp, #12
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80059ec:	4b06      	ldr	r3, [pc, #24]	; (8005a08 <vTaskInternalSetTimeOutState+0x24>)
 80059ee:	681a      	ldr	r2, [r3, #0]
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80059f4:	4b05      	ldr	r3, [pc, #20]	; (8005a0c <vTaskInternalSetTimeOutState+0x28>)
 80059f6:	681a      	ldr	r2, [r3, #0]
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	605a      	str	r2, [r3, #4]
}
 80059fc:	bf00      	nop
 80059fe:	370c      	adds	r7, #12
 8005a00:	46bd      	mov	sp, r7
 8005a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a06:	4770      	bx	lr
 8005a08:	20001160 	.word	0x20001160
 8005a0c:	2000114c 	.word	0x2000114c

08005a10 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b088      	sub	sp, #32
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
 8005a18:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d10a      	bne.n	8005a36 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8005a20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a24:	f383 8811 	msr	BASEPRI, r3
 8005a28:	f3bf 8f6f 	isb	sy
 8005a2c:	f3bf 8f4f 	dsb	sy
 8005a30:	613b      	str	r3, [r7, #16]
}
 8005a32:	bf00      	nop
 8005a34:	e7fe      	b.n	8005a34 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d10a      	bne.n	8005a52 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005a3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a40:	f383 8811 	msr	BASEPRI, r3
 8005a44:	f3bf 8f6f 	isb	sy
 8005a48:	f3bf 8f4f 	dsb	sy
 8005a4c:	60fb      	str	r3, [r7, #12]
}
 8005a4e:	bf00      	nop
 8005a50:	e7fe      	b.n	8005a50 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8005a52:	f000 fe7f 	bl	8006754 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005a56:	4b1d      	ldr	r3, [pc, #116]	; (8005acc <xTaskCheckForTimeOut+0xbc>)
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	685b      	ldr	r3, [r3, #4]
 8005a60:	69ba      	ldr	r2, [r7, #24]
 8005a62:	1ad3      	subs	r3, r2, r3
 8005a64:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a6e:	d102      	bne.n	8005a76 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005a70:	2300      	movs	r3, #0
 8005a72:	61fb      	str	r3, [r7, #28]
 8005a74:	e023      	b.n	8005abe <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681a      	ldr	r2, [r3, #0]
 8005a7a:	4b15      	ldr	r3, [pc, #84]	; (8005ad0 <xTaskCheckForTimeOut+0xc0>)
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	429a      	cmp	r2, r3
 8005a80:	d007      	beq.n	8005a92 <xTaskCheckForTimeOut+0x82>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	685b      	ldr	r3, [r3, #4]
 8005a86:	69ba      	ldr	r2, [r7, #24]
 8005a88:	429a      	cmp	r2, r3
 8005a8a:	d302      	bcc.n	8005a92 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005a8c:	2301      	movs	r3, #1
 8005a8e:	61fb      	str	r3, [r7, #28]
 8005a90:	e015      	b.n	8005abe <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	697a      	ldr	r2, [r7, #20]
 8005a98:	429a      	cmp	r2, r3
 8005a9a:	d20b      	bcs.n	8005ab4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	681a      	ldr	r2, [r3, #0]
 8005aa0:	697b      	ldr	r3, [r7, #20]
 8005aa2:	1ad2      	subs	r2, r2, r3
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005aa8:	6878      	ldr	r0, [r7, #4]
 8005aaa:	f7ff ff9b 	bl	80059e4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005aae:	2300      	movs	r3, #0
 8005ab0:	61fb      	str	r3, [r7, #28]
 8005ab2:	e004      	b.n	8005abe <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005aba:	2301      	movs	r3, #1
 8005abc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005abe:	f000 fe79 	bl	80067b4 <vPortExitCritical>

	return xReturn;
 8005ac2:	69fb      	ldr	r3, [r7, #28]
}
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	3720      	adds	r7, #32
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	bd80      	pop	{r7, pc}
 8005acc:	2000114c 	.word	0x2000114c
 8005ad0:	20001160 	.word	0x20001160

08005ad4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005ad4:	b480      	push	{r7}
 8005ad6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005ad8:	4b03      	ldr	r3, [pc, #12]	; (8005ae8 <vTaskMissedYield+0x14>)
 8005ada:	2201      	movs	r2, #1
 8005adc:	601a      	str	r2, [r3, #0]
}
 8005ade:	bf00      	nop
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae6:	4770      	bx	lr
 8005ae8:	2000115c 	.word	0x2000115c

08005aec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b082      	sub	sp, #8
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005af4:	f000 f852 	bl	8005b9c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005af8:	4b06      	ldr	r3, [pc, #24]	; (8005b14 <prvIdleTask+0x28>)
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	2b01      	cmp	r3, #1
 8005afe:	d9f9      	bls.n	8005af4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005b00:	4b05      	ldr	r3, [pc, #20]	; (8005b18 <prvIdleTask+0x2c>)
 8005b02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b06:	601a      	str	r2, [r3, #0]
 8005b08:	f3bf 8f4f 	dsb	sy
 8005b0c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005b10:	e7f0      	b.n	8005af4 <prvIdleTask+0x8>
 8005b12:	bf00      	nop
 8005b14:	20000c78 	.word	0x20000c78
 8005b18:	e000ed04 	.word	0xe000ed04

08005b1c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005b1c:	b580      	push	{r7, lr}
 8005b1e:	b082      	sub	sp, #8
 8005b20:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005b22:	2300      	movs	r3, #0
 8005b24:	607b      	str	r3, [r7, #4]
 8005b26:	e00c      	b.n	8005b42 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005b28:	687a      	ldr	r2, [r7, #4]
 8005b2a:	4613      	mov	r3, r2
 8005b2c:	009b      	lsls	r3, r3, #2
 8005b2e:	4413      	add	r3, r2
 8005b30:	009b      	lsls	r3, r3, #2
 8005b32:	4a12      	ldr	r2, [pc, #72]	; (8005b7c <prvInitialiseTaskLists+0x60>)
 8005b34:	4413      	add	r3, r2
 8005b36:	4618      	mov	r0, r3
 8005b38:	f7fe fcf0 	bl	800451c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	3301      	adds	r3, #1
 8005b40:	607b      	str	r3, [r7, #4]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	2b37      	cmp	r3, #55	; 0x37
 8005b46:	d9ef      	bls.n	8005b28 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005b48:	480d      	ldr	r0, [pc, #52]	; (8005b80 <prvInitialiseTaskLists+0x64>)
 8005b4a:	f7fe fce7 	bl	800451c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005b4e:	480d      	ldr	r0, [pc, #52]	; (8005b84 <prvInitialiseTaskLists+0x68>)
 8005b50:	f7fe fce4 	bl	800451c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005b54:	480c      	ldr	r0, [pc, #48]	; (8005b88 <prvInitialiseTaskLists+0x6c>)
 8005b56:	f7fe fce1 	bl	800451c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005b5a:	480c      	ldr	r0, [pc, #48]	; (8005b8c <prvInitialiseTaskLists+0x70>)
 8005b5c:	f7fe fcde 	bl	800451c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005b60:	480b      	ldr	r0, [pc, #44]	; (8005b90 <prvInitialiseTaskLists+0x74>)
 8005b62:	f7fe fcdb 	bl	800451c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005b66:	4b0b      	ldr	r3, [pc, #44]	; (8005b94 <prvInitialiseTaskLists+0x78>)
 8005b68:	4a05      	ldr	r2, [pc, #20]	; (8005b80 <prvInitialiseTaskLists+0x64>)
 8005b6a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005b6c:	4b0a      	ldr	r3, [pc, #40]	; (8005b98 <prvInitialiseTaskLists+0x7c>)
 8005b6e:	4a05      	ldr	r2, [pc, #20]	; (8005b84 <prvInitialiseTaskLists+0x68>)
 8005b70:	601a      	str	r2, [r3, #0]
}
 8005b72:	bf00      	nop
 8005b74:	3708      	adds	r7, #8
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bd80      	pop	{r7, pc}
 8005b7a:	bf00      	nop
 8005b7c:	20000c78 	.word	0x20000c78
 8005b80:	200010d8 	.word	0x200010d8
 8005b84:	200010ec 	.word	0x200010ec
 8005b88:	20001108 	.word	0x20001108
 8005b8c:	2000111c 	.word	0x2000111c
 8005b90:	20001134 	.word	0x20001134
 8005b94:	20001100 	.word	0x20001100
 8005b98:	20001104 	.word	0x20001104

08005b9c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b082      	sub	sp, #8
 8005ba0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005ba2:	e019      	b.n	8005bd8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005ba4:	f000 fdd6 	bl	8006754 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ba8:	4b10      	ldr	r3, [pc, #64]	; (8005bec <prvCheckTasksWaitingTermination+0x50>)
 8005baa:	68db      	ldr	r3, [r3, #12]
 8005bac:	68db      	ldr	r3, [r3, #12]
 8005bae:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	3304      	adds	r3, #4
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	f7fe fd3b 	bl	8004630 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005bba:	4b0d      	ldr	r3, [pc, #52]	; (8005bf0 <prvCheckTasksWaitingTermination+0x54>)
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	3b01      	subs	r3, #1
 8005bc0:	4a0b      	ldr	r2, [pc, #44]	; (8005bf0 <prvCheckTasksWaitingTermination+0x54>)
 8005bc2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005bc4:	4b0b      	ldr	r3, [pc, #44]	; (8005bf4 <prvCheckTasksWaitingTermination+0x58>)
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	3b01      	subs	r3, #1
 8005bca:	4a0a      	ldr	r2, [pc, #40]	; (8005bf4 <prvCheckTasksWaitingTermination+0x58>)
 8005bcc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005bce:	f000 fdf1 	bl	80067b4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005bd2:	6878      	ldr	r0, [r7, #4]
 8005bd4:	f000 f810 	bl	8005bf8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005bd8:	4b06      	ldr	r3, [pc, #24]	; (8005bf4 <prvCheckTasksWaitingTermination+0x58>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d1e1      	bne.n	8005ba4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005be0:	bf00      	nop
 8005be2:	bf00      	nop
 8005be4:	3708      	adds	r7, #8
 8005be6:	46bd      	mov	sp, r7
 8005be8:	bd80      	pop	{r7, pc}
 8005bea:	bf00      	nop
 8005bec:	2000111c 	.word	0x2000111c
 8005bf0:	20001148 	.word	0x20001148
 8005bf4:	20001130 	.word	0x20001130

08005bf8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b084      	sub	sp, #16
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d108      	bne.n	8005c1c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c0e:	4618      	mov	r0, r3
 8005c10:	f000 ff8e 	bl	8006b30 <vPortFree>
				vPortFree( pxTCB );
 8005c14:	6878      	ldr	r0, [r7, #4]
 8005c16:	f000 ff8b 	bl	8006b30 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005c1a:	e018      	b.n	8005c4e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005c22:	2b01      	cmp	r3, #1
 8005c24:	d103      	bne.n	8005c2e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005c26:	6878      	ldr	r0, [r7, #4]
 8005c28:	f000 ff82 	bl	8006b30 <vPortFree>
	}
 8005c2c:	e00f      	b.n	8005c4e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005c34:	2b02      	cmp	r3, #2
 8005c36:	d00a      	beq.n	8005c4e <prvDeleteTCB+0x56>
	__asm volatile
 8005c38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c3c:	f383 8811 	msr	BASEPRI, r3
 8005c40:	f3bf 8f6f 	isb	sy
 8005c44:	f3bf 8f4f 	dsb	sy
 8005c48:	60fb      	str	r3, [r7, #12]
}
 8005c4a:	bf00      	nop
 8005c4c:	e7fe      	b.n	8005c4c <prvDeleteTCB+0x54>
	}
 8005c4e:	bf00      	nop
 8005c50:	3710      	adds	r7, #16
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bd80      	pop	{r7, pc}
	...

08005c58 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005c58:	b480      	push	{r7}
 8005c5a:	b083      	sub	sp, #12
 8005c5c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005c5e:	4b0c      	ldr	r3, [pc, #48]	; (8005c90 <prvResetNextTaskUnblockTime+0x38>)
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d104      	bne.n	8005c72 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005c68:	4b0a      	ldr	r3, [pc, #40]	; (8005c94 <prvResetNextTaskUnblockTime+0x3c>)
 8005c6a:	f04f 32ff 	mov.w	r2, #4294967295
 8005c6e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005c70:	e008      	b.n	8005c84 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c72:	4b07      	ldr	r3, [pc, #28]	; (8005c90 <prvResetNextTaskUnblockTime+0x38>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	68db      	ldr	r3, [r3, #12]
 8005c78:	68db      	ldr	r3, [r3, #12]
 8005c7a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	685b      	ldr	r3, [r3, #4]
 8005c80:	4a04      	ldr	r2, [pc, #16]	; (8005c94 <prvResetNextTaskUnblockTime+0x3c>)
 8005c82:	6013      	str	r3, [r2, #0]
}
 8005c84:	bf00      	nop
 8005c86:	370c      	adds	r7, #12
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8e:	4770      	bx	lr
 8005c90:	20001100 	.word	0x20001100
 8005c94:	20001168 	.word	0x20001168

08005c98 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005c98:	b480      	push	{r7}
 8005c9a:	b083      	sub	sp, #12
 8005c9c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005c9e:	4b0b      	ldr	r3, [pc, #44]	; (8005ccc <xTaskGetSchedulerState+0x34>)
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d102      	bne.n	8005cac <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	607b      	str	r3, [r7, #4]
 8005caa:	e008      	b.n	8005cbe <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005cac:	4b08      	ldr	r3, [pc, #32]	; (8005cd0 <xTaskGetSchedulerState+0x38>)
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d102      	bne.n	8005cba <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005cb4:	2302      	movs	r3, #2
 8005cb6:	607b      	str	r3, [r7, #4]
 8005cb8:	e001      	b.n	8005cbe <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005cba:	2300      	movs	r3, #0
 8005cbc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005cbe:	687b      	ldr	r3, [r7, #4]
	}
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	370c      	adds	r7, #12
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cca:	4770      	bx	lr
 8005ccc:	20001154 	.word	0x20001154
 8005cd0:	20001170 	.word	0x20001170

08005cd4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b086      	sub	sp, #24
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d056      	beq.n	8005d98 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005cea:	4b2e      	ldr	r3, [pc, #184]	; (8005da4 <xTaskPriorityDisinherit+0xd0>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	693a      	ldr	r2, [r7, #16]
 8005cf0:	429a      	cmp	r2, r3
 8005cf2:	d00a      	beq.n	8005d0a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8005cf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cf8:	f383 8811 	msr	BASEPRI, r3
 8005cfc:	f3bf 8f6f 	isb	sy
 8005d00:	f3bf 8f4f 	dsb	sy
 8005d04:	60fb      	str	r3, [r7, #12]
}
 8005d06:	bf00      	nop
 8005d08:	e7fe      	b.n	8005d08 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005d0a:	693b      	ldr	r3, [r7, #16]
 8005d0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d10a      	bne.n	8005d28 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8005d12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d16:	f383 8811 	msr	BASEPRI, r3
 8005d1a:	f3bf 8f6f 	isb	sy
 8005d1e:	f3bf 8f4f 	dsb	sy
 8005d22:	60bb      	str	r3, [r7, #8]
}
 8005d24:	bf00      	nop
 8005d26:	e7fe      	b.n	8005d26 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8005d28:	693b      	ldr	r3, [r7, #16]
 8005d2a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d2c:	1e5a      	subs	r2, r3, #1
 8005d2e:	693b      	ldr	r3, [r7, #16]
 8005d30:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005d32:	693b      	ldr	r3, [r7, #16]
 8005d34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d36:	693b      	ldr	r3, [r7, #16]
 8005d38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d3a:	429a      	cmp	r2, r3
 8005d3c:	d02c      	beq.n	8005d98 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005d3e:	693b      	ldr	r3, [r7, #16]
 8005d40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d128      	bne.n	8005d98 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005d46:	693b      	ldr	r3, [r7, #16]
 8005d48:	3304      	adds	r3, #4
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	f7fe fc70 	bl	8004630 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005d50:	693b      	ldr	r3, [r7, #16]
 8005d52:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005d54:	693b      	ldr	r3, [r7, #16]
 8005d56:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d58:	693b      	ldr	r3, [r7, #16]
 8005d5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d5c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005d60:	693b      	ldr	r3, [r7, #16]
 8005d62:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005d64:	693b      	ldr	r3, [r7, #16]
 8005d66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d68:	4b0f      	ldr	r3, [pc, #60]	; (8005da8 <xTaskPriorityDisinherit+0xd4>)
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	429a      	cmp	r2, r3
 8005d6e:	d903      	bls.n	8005d78 <xTaskPriorityDisinherit+0xa4>
 8005d70:	693b      	ldr	r3, [r7, #16]
 8005d72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d74:	4a0c      	ldr	r2, [pc, #48]	; (8005da8 <xTaskPriorityDisinherit+0xd4>)
 8005d76:	6013      	str	r3, [r2, #0]
 8005d78:	693b      	ldr	r3, [r7, #16]
 8005d7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d7c:	4613      	mov	r3, r2
 8005d7e:	009b      	lsls	r3, r3, #2
 8005d80:	4413      	add	r3, r2
 8005d82:	009b      	lsls	r3, r3, #2
 8005d84:	4a09      	ldr	r2, [pc, #36]	; (8005dac <xTaskPriorityDisinherit+0xd8>)
 8005d86:	441a      	add	r2, r3
 8005d88:	693b      	ldr	r3, [r7, #16]
 8005d8a:	3304      	adds	r3, #4
 8005d8c:	4619      	mov	r1, r3
 8005d8e:	4610      	mov	r0, r2
 8005d90:	f7fe fbf1 	bl	8004576 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005d94:	2301      	movs	r3, #1
 8005d96:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005d98:	697b      	ldr	r3, [r7, #20]
	}
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	3718      	adds	r7, #24
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	bd80      	pop	{r7, pc}
 8005da2:	bf00      	nop
 8005da4:	20000c74 	.word	0x20000c74
 8005da8:	20001150 	.word	0x20001150
 8005dac:	20000c78 	.word	0x20000c78

08005db0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b084      	sub	sp, #16
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
 8005db8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005dba:	4b21      	ldr	r3, [pc, #132]	; (8005e40 <prvAddCurrentTaskToDelayedList+0x90>)
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005dc0:	4b20      	ldr	r3, [pc, #128]	; (8005e44 <prvAddCurrentTaskToDelayedList+0x94>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	3304      	adds	r3, #4
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	f7fe fc32 	bl	8004630 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dd2:	d10a      	bne.n	8005dea <prvAddCurrentTaskToDelayedList+0x3a>
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d007      	beq.n	8005dea <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005dda:	4b1a      	ldr	r3, [pc, #104]	; (8005e44 <prvAddCurrentTaskToDelayedList+0x94>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	3304      	adds	r3, #4
 8005de0:	4619      	mov	r1, r3
 8005de2:	4819      	ldr	r0, [pc, #100]	; (8005e48 <prvAddCurrentTaskToDelayedList+0x98>)
 8005de4:	f7fe fbc7 	bl	8004576 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005de8:	e026      	b.n	8005e38 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005dea:	68fa      	ldr	r2, [r7, #12]
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	4413      	add	r3, r2
 8005df0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005df2:	4b14      	ldr	r3, [pc, #80]	; (8005e44 <prvAddCurrentTaskToDelayedList+0x94>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	68ba      	ldr	r2, [r7, #8]
 8005df8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005dfa:	68ba      	ldr	r2, [r7, #8]
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	429a      	cmp	r2, r3
 8005e00:	d209      	bcs.n	8005e16 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e02:	4b12      	ldr	r3, [pc, #72]	; (8005e4c <prvAddCurrentTaskToDelayedList+0x9c>)
 8005e04:	681a      	ldr	r2, [r3, #0]
 8005e06:	4b0f      	ldr	r3, [pc, #60]	; (8005e44 <prvAddCurrentTaskToDelayedList+0x94>)
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	3304      	adds	r3, #4
 8005e0c:	4619      	mov	r1, r3
 8005e0e:	4610      	mov	r0, r2
 8005e10:	f7fe fbd5 	bl	80045be <vListInsert>
}
 8005e14:	e010      	b.n	8005e38 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e16:	4b0e      	ldr	r3, [pc, #56]	; (8005e50 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005e18:	681a      	ldr	r2, [r3, #0]
 8005e1a:	4b0a      	ldr	r3, [pc, #40]	; (8005e44 <prvAddCurrentTaskToDelayedList+0x94>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	3304      	adds	r3, #4
 8005e20:	4619      	mov	r1, r3
 8005e22:	4610      	mov	r0, r2
 8005e24:	f7fe fbcb 	bl	80045be <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005e28:	4b0a      	ldr	r3, [pc, #40]	; (8005e54 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	68ba      	ldr	r2, [r7, #8]
 8005e2e:	429a      	cmp	r2, r3
 8005e30:	d202      	bcs.n	8005e38 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005e32:	4a08      	ldr	r2, [pc, #32]	; (8005e54 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005e34:	68bb      	ldr	r3, [r7, #8]
 8005e36:	6013      	str	r3, [r2, #0]
}
 8005e38:	bf00      	nop
 8005e3a:	3710      	adds	r7, #16
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	bd80      	pop	{r7, pc}
 8005e40:	2000114c 	.word	0x2000114c
 8005e44:	20000c74 	.word	0x20000c74
 8005e48:	20001134 	.word	0x20001134
 8005e4c:	20001104 	.word	0x20001104
 8005e50:	20001100 	.word	0x20001100
 8005e54:	20001168 	.word	0x20001168

08005e58 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b08a      	sub	sp, #40	; 0x28
 8005e5c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005e5e:	2300      	movs	r3, #0
 8005e60:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005e62:	f000 fb07 	bl	8006474 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005e66:	4b1c      	ldr	r3, [pc, #112]	; (8005ed8 <xTimerCreateTimerTask+0x80>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d021      	beq.n	8005eb2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005e6e:	2300      	movs	r3, #0
 8005e70:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005e72:	2300      	movs	r3, #0
 8005e74:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005e76:	1d3a      	adds	r2, r7, #4
 8005e78:	f107 0108 	add.w	r1, r7, #8
 8005e7c:	f107 030c 	add.w	r3, r7, #12
 8005e80:	4618      	mov	r0, r3
 8005e82:	f7fe fb31 	bl	80044e8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005e86:	6879      	ldr	r1, [r7, #4]
 8005e88:	68bb      	ldr	r3, [r7, #8]
 8005e8a:	68fa      	ldr	r2, [r7, #12]
 8005e8c:	9202      	str	r2, [sp, #8]
 8005e8e:	9301      	str	r3, [sp, #4]
 8005e90:	2302      	movs	r3, #2
 8005e92:	9300      	str	r3, [sp, #0]
 8005e94:	2300      	movs	r3, #0
 8005e96:	460a      	mov	r2, r1
 8005e98:	4910      	ldr	r1, [pc, #64]	; (8005edc <xTimerCreateTimerTask+0x84>)
 8005e9a:	4811      	ldr	r0, [pc, #68]	; (8005ee0 <xTimerCreateTimerTask+0x88>)
 8005e9c:	f7ff f8de 	bl	800505c <xTaskCreateStatic>
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	4a10      	ldr	r2, [pc, #64]	; (8005ee4 <xTimerCreateTimerTask+0x8c>)
 8005ea4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005ea6:	4b0f      	ldr	r3, [pc, #60]	; (8005ee4 <xTimerCreateTimerTask+0x8c>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d001      	beq.n	8005eb2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005eae:	2301      	movs	r3, #1
 8005eb0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005eb2:	697b      	ldr	r3, [r7, #20]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d10a      	bne.n	8005ece <xTimerCreateTimerTask+0x76>
	__asm volatile
 8005eb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ebc:	f383 8811 	msr	BASEPRI, r3
 8005ec0:	f3bf 8f6f 	isb	sy
 8005ec4:	f3bf 8f4f 	dsb	sy
 8005ec8:	613b      	str	r3, [r7, #16]
}
 8005eca:	bf00      	nop
 8005ecc:	e7fe      	b.n	8005ecc <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005ece:	697b      	ldr	r3, [r7, #20]
}
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	3718      	adds	r7, #24
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	bd80      	pop	{r7, pc}
 8005ed8:	200011a4 	.word	0x200011a4
 8005edc:	08008110 	.word	0x08008110
 8005ee0:	0800601d 	.word	0x0800601d
 8005ee4:	200011a8 	.word	0x200011a8

08005ee8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b08a      	sub	sp, #40	; 0x28
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	60f8      	str	r0, [r7, #12]
 8005ef0:	60b9      	str	r1, [r7, #8]
 8005ef2:	607a      	str	r2, [r7, #4]
 8005ef4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d10a      	bne.n	8005f16 <xTimerGenericCommand+0x2e>
	__asm volatile
 8005f00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f04:	f383 8811 	msr	BASEPRI, r3
 8005f08:	f3bf 8f6f 	isb	sy
 8005f0c:	f3bf 8f4f 	dsb	sy
 8005f10:	623b      	str	r3, [r7, #32]
}
 8005f12:	bf00      	nop
 8005f14:	e7fe      	b.n	8005f14 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005f16:	4b1a      	ldr	r3, [pc, #104]	; (8005f80 <xTimerGenericCommand+0x98>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d02a      	beq.n	8005f74 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005f1e:	68bb      	ldr	r3, [r7, #8]
 8005f20:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005f2a:	68bb      	ldr	r3, [r7, #8]
 8005f2c:	2b05      	cmp	r3, #5
 8005f2e:	dc18      	bgt.n	8005f62 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005f30:	f7ff feb2 	bl	8005c98 <xTaskGetSchedulerState>
 8005f34:	4603      	mov	r3, r0
 8005f36:	2b02      	cmp	r3, #2
 8005f38:	d109      	bne.n	8005f4e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005f3a:	4b11      	ldr	r3, [pc, #68]	; (8005f80 <xTimerGenericCommand+0x98>)
 8005f3c:	6818      	ldr	r0, [r3, #0]
 8005f3e:	f107 0110 	add.w	r1, r7, #16
 8005f42:	2300      	movs	r3, #0
 8005f44:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f46:	f7fe fca1 	bl	800488c <xQueueGenericSend>
 8005f4a:	6278      	str	r0, [r7, #36]	; 0x24
 8005f4c:	e012      	b.n	8005f74 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005f4e:	4b0c      	ldr	r3, [pc, #48]	; (8005f80 <xTimerGenericCommand+0x98>)
 8005f50:	6818      	ldr	r0, [r3, #0]
 8005f52:	f107 0110 	add.w	r1, r7, #16
 8005f56:	2300      	movs	r3, #0
 8005f58:	2200      	movs	r2, #0
 8005f5a:	f7fe fc97 	bl	800488c <xQueueGenericSend>
 8005f5e:	6278      	str	r0, [r7, #36]	; 0x24
 8005f60:	e008      	b.n	8005f74 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005f62:	4b07      	ldr	r3, [pc, #28]	; (8005f80 <xTimerGenericCommand+0x98>)
 8005f64:	6818      	ldr	r0, [r3, #0]
 8005f66:	f107 0110 	add.w	r1, r7, #16
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	683a      	ldr	r2, [r7, #0]
 8005f6e:	f7fe fd8b 	bl	8004a88 <xQueueGenericSendFromISR>
 8005f72:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005f76:	4618      	mov	r0, r3
 8005f78:	3728      	adds	r7, #40	; 0x28
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bd80      	pop	{r7, pc}
 8005f7e:	bf00      	nop
 8005f80:	200011a4 	.word	0x200011a4

08005f84 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b088      	sub	sp, #32
 8005f88:	af02      	add	r7, sp, #8
 8005f8a:	6078      	str	r0, [r7, #4]
 8005f8c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f8e:	4b22      	ldr	r3, [pc, #136]	; (8006018 <prvProcessExpiredTimer+0x94>)
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	68db      	ldr	r3, [r3, #12]
 8005f94:	68db      	ldr	r3, [r3, #12]
 8005f96:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005f98:	697b      	ldr	r3, [r7, #20]
 8005f9a:	3304      	adds	r3, #4
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	f7fe fb47 	bl	8004630 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005fa2:	697b      	ldr	r3, [r7, #20]
 8005fa4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005fa8:	f003 0304 	and.w	r3, r3, #4
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d022      	beq.n	8005ff6 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005fb0:	697b      	ldr	r3, [r7, #20]
 8005fb2:	699a      	ldr	r2, [r3, #24]
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	18d1      	adds	r1, r2, r3
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	683a      	ldr	r2, [r7, #0]
 8005fbc:	6978      	ldr	r0, [r7, #20]
 8005fbe:	f000 f8d1 	bl	8006164 <prvInsertTimerInActiveList>
 8005fc2:	4603      	mov	r3, r0
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d01f      	beq.n	8006008 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005fc8:	2300      	movs	r3, #0
 8005fca:	9300      	str	r3, [sp, #0]
 8005fcc:	2300      	movs	r3, #0
 8005fce:	687a      	ldr	r2, [r7, #4]
 8005fd0:	2100      	movs	r1, #0
 8005fd2:	6978      	ldr	r0, [r7, #20]
 8005fd4:	f7ff ff88 	bl	8005ee8 <xTimerGenericCommand>
 8005fd8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005fda:	693b      	ldr	r3, [r7, #16]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d113      	bne.n	8006008 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8005fe0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fe4:	f383 8811 	msr	BASEPRI, r3
 8005fe8:	f3bf 8f6f 	isb	sy
 8005fec:	f3bf 8f4f 	dsb	sy
 8005ff0:	60fb      	str	r3, [r7, #12]
}
 8005ff2:	bf00      	nop
 8005ff4:	e7fe      	b.n	8005ff4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005ff6:	697b      	ldr	r3, [r7, #20]
 8005ff8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005ffc:	f023 0301 	bic.w	r3, r3, #1
 8006000:	b2da      	uxtb	r2, r3
 8006002:	697b      	ldr	r3, [r7, #20]
 8006004:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006008:	697b      	ldr	r3, [r7, #20]
 800600a:	6a1b      	ldr	r3, [r3, #32]
 800600c:	6978      	ldr	r0, [r7, #20]
 800600e:	4798      	blx	r3
}
 8006010:	bf00      	nop
 8006012:	3718      	adds	r7, #24
 8006014:	46bd      	mov	sp, r7
 8006016:	bd80      	pop	{r7, pc}
 8006018:	2000119c 	.word	0x2000119c

0800601c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800601c:	b580      	push	{r7, lr}
 800601e:	b084      	sub	sp, #16
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006024:	f107 0308 	add.w	r3, r7, #8
 8006028:	4618      	mov	r0, r3
 800602a:	f000 f857 	bl	80060dc <prvGetNextExpireTime>
 800602e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006030:	68bb      	ldr	r3, [r7, #8]
 8006032:	4619      	mov	r1, r3
 8006034:	68f8      	ldr	r0, [r7, #12]
 8006036:	f000 f803 	bl	8006040 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800603a:	f000 f8d5 	bl	80061e8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800603e:	e7f1      	b.n	8006024 <prvTimerTask+0x8>

08006040 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006040:	b580      	push	{r7, lr}
 8006042:	b084      	sub	sp, #16
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
 8006048:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800604a:	f7ff fa43 	bl	80054d4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800604e:	f107 0308 	add.w	r3, r7, #8
 8006052:	4618      	mov	r0, r3
 8006054:	f000 f866 	bl	8006124 <prvSampleTimeNow>
 8006058:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800605a:	68bb      	ldr	r3, [r7, #8]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d130      	bne.n	80060c2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	2b00      	cmp	r3, #0
 8006064:	d10a      	bne.n	800607c <prvProcessTimerOrBlockTask+0x3c>
 8006066:	687a      	ldr	r2, [r7, #4]
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	429a      	cmp	r2, r3
 800606c:	d806      	bhi.n	800607c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800606e:	f7ff fa3f 	bl	80054f0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006072:	68f9      	ldr	r1, [r7, #12]
 8006074:	6878      	ldr	r0, [r7, #4]
 8006076:	f7ff ff85 	bl	8005f84 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800607a:	e024      	b.n	80060c6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	2b00      	cmp	r3, #0
 8006080:	d008      	beq.n	8006094 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006082:	4b13      	ldr	r3, [pc, #76]	; (80060d0 <prvProcessTimerOrBlockTask+0x90>)
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d101      	bne.n	8006090 <prvProcessTimerOrBlockTask+0x50>
 800608c:	2301      	movs	r3, #1
 800608e:	e000      	b.n	8006092 <prvProcessTimerOrBlockTask+0x52>
 8006090:	2300      	movs	r3, #0
 8006092:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006094:	4b0f      	ldr	r3, [pc, #60]	; (80060d4 <prvProcessTimerOrBlockTask+0x94>)
 8006096:	6818      	ldr	r0, [r3, #0]
 8006098:	687a      	ldr	r2, [r7, #4]
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	1ad3      	subs	r3, r2, r3
 800609e:	683a      	ldr	r2, [r7, #0]
 80060a0:	4619      	mov	r1, r3
 80060a2:	f7fe ffa7 	bl	8004ff4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80060a6:	f7ff fa23 	bl	80054f0 <xTaskResumeAll>
 80060aa:	4603      	mov	r3, r0
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d10a      	bne.n	80060c6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80060b0:	4b09      	ldr	r3, [pc, #36]	; (80060d8 <prvProcessTimerOrBlockTask+0x98>)
 80060b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80060b6:	601a      	str	r2, [r3, #0]
 80060b8:	f3bf 8f4f 	dsb	sy
 80060bc:	f3bf 8f6f 	isb	sy
}
 80060c0:	e001      	b.n	80060c6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80060c2:	f7ff fa15 	bl	80054f0 <xTaskResumeAll>
}
 80060c6:	bf00      	nop
 80060c8:	3710      	adds	r7, #16
 80060ca:	46bd      	mov	sp, r7
 80060cc:	bd80      	pop	{r7, pc}
 80060ce:	bf00      	nop
 80060d0:	200011a0 	.word	0x200011a0
 80060d4:	200011a4 	.word	0x200011a4
 80060d8:	e000ed04 	.word	0xe000ed04

080060dc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80060dc:	b480      	push	{r7}
 80060de:	b085      	sub	sp, #20
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80060e4:	4b0e      	ldr	r3, [pc, #56]	; (8006120 <prvGetNextExpireTime+0x44>)
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d101      	bne.n	80060f2 <prvGetNextExpireTime+0x16>
 80060ee:	2201      	movs	r2, #1
 80060f0:	e000      	b.n	80060f4 <prvGetNextExpireTime+0x18>
 80060f2:	2200      	movs	r2, #0
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d105      	bne.n	800610c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006100:	4b07      	ldr	r3, [pc, #28]	; (8006120 <prvGetNextExpireTime+0x44>)
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	68db      	ldr	r3, [r3, #12]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	60fb      	str	r3, [r7, #12]
 800610a:	e001      	b.n	8006110 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800610c:	2300      	movs	r3, #0
 800610e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006110:	68fb      	ldr	r3, [r7, #12]
}
 8006112:	4618      	mov	r0, r3
 8006114:	3714      	adds	r7, #20
 8006116:	46bd      	mov	sp, r7
 8006118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611c:	4770      	bx	lr
 800611e:	bf00      	nop
 8006120:	2000119c 	.word	0x2000119c

08006124 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006124:	b580      	push	{r7, lr}
 8006126:	b084      	sub	sp, #16
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800612c:	f7ff fa7e 	bl	800562c <xTaskGetTickCount>
 8006130:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006132:	4b0b      	ldr	r3, [pc, #44]	; (8006160 <prvSampleTimeNow+0x3c>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	68fa      	ldr	r2, [r7, #12]
 8006138:	429a      	cmp	r2, r3
 800613a:	d205      	bcs.n	8006148 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800613c:	f000 f936 	bl	80063ac <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2201      	movs	r2, #1
 8006144:	601a      	str	r2, [r3, #0]
 8006146:	e002      	b.n	800614e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2200      	movs	r2, #0
 800614c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800614e:	4a04      	ldr	r2, [pc, #16]	; (8006160 <prvSampleTimeNow+0x3c>)
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006154:	68fb      	ldr	r3, [r7, #12]
}
 8006156:	4618      	mov	r0, r3
 8006158:	3710      	adds	r7, #16
 800615a:	46bd      	mov	sp, r7
 800615c:	bd80      	pop	{r7, pc}
 800615e:	bf00      	nop
 8006160:	200011ac 	.word	0x200011ac

08006164 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006164:	b580      	push	{r7, lr}
 8006166:	b086      	sub	sp, #24
 8006168:	af00      	add	r7, sp, #0
 800616a:	60f8      	str	r0, [r7, #12]
 800616c:	60b9      	str	r1, [r7, #8]
 800616e:	607a      	str	r2, [r7, #4]
 8006170:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006172:	2300      	movs	r3, #0
 8006174:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	68ba      	ldr	r2, [r7, #8]
 800617a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	68fa      	ldr	r2, [r7, #12]
 8006180:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006182:	68ba      	ldr	r2, [r7, #8]
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	429a      	cmp	r2, r3
 8006188:	d812      	bhi.n	80061b0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800618a:	687a      	ldr	r2, [r7, #4]
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	1ad2      	subs	r2, r2, r3
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	699b      	ldr	r3, [r3, #24]
 8006194:	429a      	cmp	r2, r3
 8006196:	d302      	bcc.n	800619e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006198:	2301      	movs	r3, #1
 800619a:	617b      	str	r3, [r7, #20]
 800619c:	e01b      	b.n	80061d6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800619e:	4b10      	ldr	r3, [pc, #64]	; (80061e0 <prvInsertTimerInActiveList+0x7c>)
 80061a0:	681a      	ldr	r2, [r3, #0]
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	3304      	adds	r3, #4
 80061a6:	4619      	mov	r1, r3
 80061a8:	4610      	mov	r0, r2
 80061aa:	f7fe fa08 	bl	80045be <vListInsert>
 80061ae:	e012      	b.n	80061d6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80061b0:	687a      	ldr	r2, [r7, #4]
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	429a      	cmp	r2, r3
 80061b6:	d206      	bcs.n	80061c6 <prvInsertTimerInActiveList+0x62>
 80061b8:	68ba      	ldr	r2, [r7, #8]
 80061ba:	683b      	ldr	r3, [r7, #0]
 80061bc:	429a      	cmp	r2, r3
 80061be:	d302      	bcc.n	80061c6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80061c0:	2301      	movs	r3, #1
 80061c2:	617b      	str	r3, [r7, #20]
 80061c4:	e007      	b.n	80061d6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80061c6:	4b07      	ldr	r3, [pc, #28]	; (80061e4 <prvInsertTimerInActiveList+0x80>)
 80061c8:	681a      	ldr	r2, [r3, #0]
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	3304      	adds	r3, #4
 80061ce:	4619      	mov	r1, r3
 80061d0:	4610      	mov	r0, r2
 80061d2:	f7fe f9f4 	bl	80045be <vListInsert>
		}
	}

	return xProcessTimerNow;
 80061d6:	697b      	ldr	r3, [r7, #20]
}
 80061d8:	4618      	mov	r0, r3
 80061da:	3718      	adds	r7, #24
 80061dc:	46bd      	mov	sp, r7
 80061de:	bd80      	pop	{r7, pc}
 80061e0:	200011a0 	.word	0x200011a0
 80061e4:	2000119c 	.word	0x2000119c

080061e8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80061e8:	b580      	push	{r7, lr}
 80061ea:	b08e      	sub	sp, #56	; 0x38
 80061ec:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80061ee:	e0ca      	b.n	8006386 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	da18      	bge.n	8006228 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80061f6:	1d3b      	adds	r3, r7, #4
 80061f8:	3304      	adds	r3, #4
 80061fa:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80061fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d10a      	bne.n	8006218 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8006202:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006206:	f383 8811 	msr	BASEPRI, r3
 800620a:	f3bf 8f6f 	isb	sy
 800620e:	f3bf 8f4f 	dsb	sy
 8006212:	61fb      	str	r3, [r7, #28]
}
 8006214:	bf00      	nop
 8006216:	e7fe      	b.n	8006216 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006218:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800621e:	6850      	ldr	r0, [r2, #4]
 8006220:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006222:	6892      	ldr	r2, [r2, #8]
 8006224:	4611      	mov	r1, r2
 8006226:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2b00      	cmp	r3, #0
 800622c:	f2c0 80aa 	blt.w	8006384 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006234:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006236:	695b      	ldr	r3, [r3, #20]
 8006238:	2b00      	cmp	r3, #0
 800623a:	d004      	beq.n	8006246 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800623c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800623e:	3304      	adds	r3, #4
 8006240:	4618      	mov	r0, r3
 8006242:	f7fe f9f5 	bl	8004630 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006246:	463b      	mov	r3, r7
 8006248:	4618      	mov	r0, r3
 800624a:	f7ff ff6b 	bl	8006124 <prvSampleTimeNow>
 800624e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2b09      	cmp	r3, #9
 8006254:	f200 8097 	bhi.w	8006386 <prvProcessReceivedCommands+0x19e>
 8006258:	a201      	add	r2, pc, #4	; (adr r2, 8006260 <prvProcessReceivedCommands+0x78>)
 800625a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800625e:	bf00      	nop
 8006260:	08006289 	.word	0x08006289
 8006264:	08006289 	.word	0x08006289
 8006268:	08006289 	.word	0x08006289
 800626c:	080062fd 	.word	0x080062fd
 8006270:	08006311 	.word	0x08006311
 8006274:	0800635b 	.word	0x0800635b
 8006278:	08006289 	.word	0x08006289
 800627c:	08006289 	.word	0x08006289
 8006280:	080062fd 	.word	0x080062fd
 8006284:	08006311 	.word	0x08006311
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006288:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800628a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800628e:	f043 0301 	orr.w	r3, r3, #1
 8006292:	b2da      	uxtb	r2, r3
 8006294:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006296:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800629a:	68ba      	ldr	r2, [r7, #8]
 800629c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800629e:	699b      	ldr	r3, [r3, #24]
 80062a0:	18d1      	adds	r1, r2, r3
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062a6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80062a8:	f7ff ff5c 	bl	8006164 <prvInsertTimerInActiveList>
 80062ac:	4603      	mov	r3, r0
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d069      	beq.n	8006386 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80062b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062b4:	6a1b      	ldr	r3, [r3, #32]
 80062b6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80062b8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80062ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062bc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80062c0:	f003 0304 	and.w	r3, r3, #4
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d05e      	beq.n	8006386 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80062c8:	68ba      	ldr	r2, [r7, #8]
 80062ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062cc:	699b      	ldr	r3, [r3, #24]
 80062ce:	441a      	add	r2, r3
 80062d0:	2300      	movs	r3, #0
 80062d2:	9300      	str	r3, [sp, #0]
 80062d4:	2300      	movs	r3, #0
 80062d6:	2100      	movs	r1, #0
 80062d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80062da:	f7ff fe05 	bl	8005ee8 <xTimerGenericCommand>
 80062de:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80062e0:	6a3b      	ldr	r3, [r7, #32]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d14f      	bne.n	8006386 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80062e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062ea:	f383 8811 	msr	BASEPRI, r3
 80062ee:	f3bf 8f6f 	isb	sy
 80062f2:	f3bf 8f4f 	dsb	sy
 80062f6:	61bb      	str	r3, [r7, #24]
}
 80062f8:	bf00      	nop
 80062fa:	e7fe      	b.n	80062fa <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80062fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062fe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006302:	f023 0301 	bic.w	r3, r3, #1
 8006306:	b2da      	uxtb	r2, r3
 8006308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800630a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800630e:	e03a      	b.n	8006386 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006310:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006312:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006316:	f043 0301 	orr.w	r3, r3, #1
 800631a:	b2da      	uxtb	r2, r3
 800631c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800631e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006322:	68ba      	ldr	r2, [r7, #8]
 8006324:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006326:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006328:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800632a:	699b      	ldr	r3, [r3, #24]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d10a      	bne.n	8006346 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8006330:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006334:	f383 8811 	msr	BASEPRI, r3
 8006338:	f3bf 8f6f 	isb	sy
 800633c:	f3bf 8f4f 	dsb	sy
 8006340:	617b      	str	r3, [r7, #20]
}
 8006342:	bf00      	nop
 8006344:	e7fe      	b.n	8006344 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006346:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006348:	699a      	ldr	r2, [r3, #24]
 800634a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800634c:	18d1      	adds	r1, r2, r3
 800634e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006350:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006352:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006354:	f7ff ff06 	bl	8006164 <prvInsertTimerInActiveList>
					break;
 8006358:	e015      	b.n	8006386 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800635a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800635c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006360:	f003 0302 	and.w	r3, r3, #2
 8006364:	2b00      	cmp	r3, #0
 8006366:	d103      	bne.n	8006370 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8006368:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800636a:	f000 fbe1 	bl	8006b30 <vPortFree>
 800636e:	e00a      	b.n	8006386 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006370:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006372:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006376:	f023 0301 	bic.w	r3, r3, #1
 800637a:	b2da      	uxtb	r2, r3
 800637c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800637e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006382:	e000      	b.n	8006386 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8006384:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006386:	4b08      	ldr	r3, [pc, #32]	; (80063a8 <prvProcessReceivedCommands+0x1c0>)
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	1d39      	adds	r1, r7, #4
 800638c:	2200      	movs	r2, #0
 800638e:	4618      	mov	r0, r3
 8006390:	f7fe fc16 	bl	8004bc0 <xQueueReceive>
 8006394:	4603      	mov	r3, r0
 8006396:	2b00      	cmp	r3, #0
 8006398:	f47f af2a 	bne.w	80061f0 <prvProcessReceivedCommands+0x8>
	}
}
 800639c:	bf00      	nop
 800639e:	bf00      	nop
 80063a0:	3730      	adds	r7, #48	; 0x30
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bd80      	pop	{r7, pc}
 80063a6:	bf00      	nop
 80063a8:	200011a4 	.word	0x200011a4

080063ac <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80063ac:	b580      	push	{r7, lr}
 80063ae:	b088      	sub	sp, #32
 80063b0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80063b2:	e048      	b.n	8006446 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80063b4:	4b2d      	ldr	r3, [pc, #180]	; (800646c <prvSwitchTimerLists+0xc0>)
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	68db      	ldr	r3, [r3, #12]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80063be:	4b2b      	ldr	r3, [pc, #172]	; (800646c <prvSwitchTimerLists+0xc0>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	68db      	ldr	r3, [r3, #12]
 80063c4:	68db      	ldr	r3, [r3, #12]
 80063c6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	3304      	adds	r3, #4
 80063cc:	4618      	mov	r0, r3
 80063ce:	f7fe f92f 	bl	8004630 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	6a1b      	ldr	r3, [r3, #32]
 80063d6:	68f8      	ldr	r0, [r7, #12]
 80063d8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80063e0:	f003 0304 	and.w	r3, r3, #4
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d02e      	beq.n	8006446 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	699b      	ldr	r3, [r3, #24]
 80063ec:	693a      	ldr	r2, [r7, #16]
 80063ee:	4413      	add	r3, r2
 80063f0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80063f2:	68ba      	ldr	r2, [r7, #8]
 80063f4:	693b      	ldr	r3, [r7, #16]
 80063f6:	429a      	cmp	r2, r3
 80063f8:	d90e      	bls.n	8006418 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	68ba      	ldr	r2, [r7, #8]
 80063fe:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	68fa      	ldr	r2, [r7, #12]
 8006404:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006406:	4b19      	ldr	r3, [pc, #100]	; (800646c <prvSwitchTimerLists+0xc0>)
 8006408:	681a      	ldr	r2, [r3, #0]
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	3304      	adds	r3, #4
 800640e:	4619      	mov	r1, r3
 8006410:	4610      	mov	r0, r2
 8006412:	f7fe f8d4 	bl	80045be <vListInsert>
 8006416:	e016      	b.n	8006446 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006418:	2300      	movs	r3, #0
 800641a:	9300      	str	r3, [sp, #0]
 800641c:	2300      	movs	r3, #0
 800641e:	693a      	ldr	r2, [r7, #16]
 8006420:	2100      	movs	r1, #0
 8006422:	68f8      	ldr	r0, [r7, #12]
 8006424:	f7ff fd60 	bl	8005ee8 <xTimerGenericCommand>
 8006428:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d10a      	bne.n	8006446 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8006430:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006434:	f383 8811 	msr	BASEPRI, r3
 8006438:	f3bf 8f6f 	isb	sy
 800643c:	f3bf 8f4f 	dsb	sy
 8006440:	603b      	str	r3, [r7, #0]
}
 8006442:	bf00      	nop
 8006444:	e7fe      	b.n	8006444 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006446:	4b09      	ldr	r3, [pc, #36]	; (800646c <prvSwitchTimerLists+0xc0>)
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	2b00      	cmp	r3, #0
 800644e:	d1b1      	bne.n	80063b4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006450:	4b06      	ldr	r3, [pc, #24]	; (800646c <prvSwitchTimerLists+0xc0>)
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006456:	4b06      	ldr	r3, [pc, #24]	; (8006470 <prvSwitchTimerLists+0xc4>)
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	4a04      	ldr	r2, [pc, #16]	; (800646c <prvSwitchTimerLists+0xc0>)
 800645c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800645e:	4a04      	ldr	r2, [pc, #16]	; (8006470 <prvSwitchTimerLists+0xc4>)
 8006460:	697b      	ldr	r3, [r7, #20]
 8006462:	6013      	str	r3, [r2, #0]
}
 8006464:	bf00      	nop
 8006466:	3718      	adds	r7, #24
 8006468:	46bd      	mov	sp, r7
 800646a:	bd80      	pop	{r7, pc}
 800646c:	2000119c 	.word	0x2000119c
 8006470:	200011a0 	.word	0x200011a0

08006474 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006474:	b580      	push	{r7, lr}
 8006476:	b082      	sub	sp, #8
 8006478:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800647a:	f000 f96b 	bl	8006754 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800647e:	4b15      	ldr	r3, [pc, #84]	; (80064d4 <prvCheckForValidListAndQueue+0x60>)
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	2b00      	cmp	r3, #0
 8006484:	d120      	bne.n	80064c8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006486:	4814      	ldr	r0, [pc, #80]	; (80064d8 <prvCheckForValidListAndQueue+0x64>)
 8006488:	f7fe f848 	bl	800451c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800648c:	4813      	ldr	r0, [pc, #76]	; (80064dc <prvCheckForValidListAndQueue+0x68>)
 800648e:	f7fe f845 	bl	800451c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006492:	4b13      	ldr	r3, [pc, #76]	; (80064e0 <prvCheckForValidListAndQueue+0x6c>)
 8006494:	4a10      	ldr	r2, [pc, #64]	; (80064d8 <prvCheckForValidListAndQueue+0x64>)
 8006496:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006498:	4b12      	ldr	r3, [pc, #72]	; (80064e4 <prvCheckForValidListAndQueue+0x70>)
 800649a:	4a10      	ldr	r2, [pc, #64]	; (80064dc <prvCheckForValidListAndQueue+0x68>)
 800649c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800649e:	2300      	movs	r3, #0
 80064a0:	9300      	str	r3, [sp, #0]
 80064a2:	4b11      	ldr	r3, [pc, #68]	; (80064e8 <prvCheckForValidListAndQueue+0x74>)
 80064a4:	4a11      	ldr	r2, [pc, #68]	; (80064ec <prvCheckForValidListAndQueue+0x78>)
 80064a6:	2110      	movs	r1, #16
 80064a8:	200a      	movs	r0, #10
 80064aa:	f7fe f953 	bl	8004754 <xQueueGenericCreateStatic>
 80064ae:	4603      	mov	r3, r0
 80064b0:	4a08      	ldr	r2, [pc, #32]	; (80064d4 <prvCheckForValidListAndQueue+0x60>)
 80064b2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80064b4:	4b07      	ldr	r3, [pc, #28]	; (80064d4 <prvCheckForValidListAndQueue+0x60>)
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d005      	beq.n	80064c8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80064bc:	4b05      	ldr	r3, [pc, #20]	; (80064d4 <prvCheckForValidListAndQueue+0x60>)
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	490b      	ldr	r1, [pc, #44]	; (80064f0 <prvCheckForValidListAndQueue+0x7c>)
 80064c2:	4618      	mov	r0, r3
 80064c4:	f7fe fd6c 	bl	8004fa0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80064c8:	f000 f974 	bl	80067b4 <vPortExitCritical>
}
 80064cc:	bf00      	nop
 80064ce:	46bd      	mov	sp, r7
 80064d0:	bd80      	pop	{r7, pc}
 80064d2:	bf00      	nop
 80064d4:	200011a4 	.word	0x200011a4
 80064d8:	20001174 	.word	0x20001174
 80064dc:	20001188 	.word	0x20001188
 80064e0:	2000119c 	.word	0x2000119c
 80064e4:	200011a0 	.word	0x200011a0
 80064e8:	20001250 	.word	0x20001250
 80064ec:	200011b0 	.word	0x200011b0
 80064f0:	08008118 	.word	0x08008118

080064f4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80064f4:	b480      	push	{r7}
 80064f6:	b085      	sub	sp, #20
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	60f8      	str	r0, [r7, #12]
 80064fc:	60b9      	str	r1, [r7, #8]
 80064fe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	3b04      	subs	r3, #4
 8006504:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800650c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	3b04      	subs	r3, #4
 8006512:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	f023 0201 	bic.w	r2, r3, #1
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	3b04      	subs	r3, #4
 8006522:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006524:	4a0c      	ldr	r2, [pc, #48]	; (8006558 <pxPortInitialiseStack+0x64>)
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	3b14      	subs	r3, #20
 800652e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006530:	687a      	ldr	r2, [r7, #4]
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	3b04      	subs	r3, #4
 800653a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	f06f 0202 	mvn.w	r2, #2
 8006542:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	3b20      	subs	r3, #32
 8006548:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800654a:	68fb      	ldr	r3, [r7, #12]
}
 800654c:	4618      	mov	r0, r3
 800654e:	3714      	adds	r7, #20
 8006550:	46bd      	mov	sp, r7
 8006552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006556:	4770      	bx	lr
 8006558:	0800655d 	.word	0x0800655d

0800655c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800655c:	b480      	push	{r7}
 800655e:	b085      	sub	sp, #20
 8006560:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006562:	2300      	movs	r3, #0
 8006564:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006566:	4b12      	ldr	r3, [pc, #72]	; (80065b0 <prvTaskExitError+0x54>)
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800656e:	d00a      	beq.n	8006586 <prvTaskExitError+0x2a>
	__asm volatile
 8006570:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006574:	f383 8811 	msr	BASEPRI, r3
 8006578:	f3bf 8f6f 	isb	sy
 800657c:	f3bf 8f4f 	dsb	sy
 8006580:	60fb      	str	r3, [r7, #12]
}
 8006582:	bf00      	nop
 8006584:	e7fe      	b.n	8006584 <prvTaskExitError+0x28>
	__asm volatile
 8006586:	f04f 0350 	mov.w	r3, #80	; 0x50
 800658a:	f383 8811 	msr	BASEPRI, r3
 800658e:	f3bf 8f6f 	isb	sy
 8006592:	f3bf 8f4f 	dsb	sy
 8006596:	60bb      	str	r3, [r7, #8]
}
 8006598:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800659a:	bf00      	nop
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d0fc      	beq.n	800659c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80065a2:	bf00      	nop
 80065a4:	bf00      	nop
 80065a6:	3714      	adds	r7, #20
 80065a8:	46bd      	mov	sp, r7
 80065aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ae:	4770      	bx	lr
 80065b0:	20000014 	.word	0x20000014
	...

080065c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80065c0:	4b07      	ldr	r3, [pc, #28]	; (80065e0 <pxCurrentTCBConst2>)
 80065c2:	6819      	ldr	r1, [r3, #0]
 80065c4:	6808      	ldr	r0, [r1, #0]
 80065c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065ca:	f380 8809 	msr	PSP, r0
 80065ce:	f3bf 8f6f 	isb	sy
 80065d2:	f04f 0000 	mov.w	r0, #0
 80065d6:	f380 8811 	msr	BASEPRI, r0
 80065da:	4770      	bx	lr
 80065dc:	f3af 8000 	nop.w

080065e0 <pxCurrentTCBConst2>:
 80065e0:	20000c74 	.word	0x20000c74
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80065e4:	bf00      	nop
 80065e6:	bf00      	nop

080065e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80065e8:	4808      	ldr	r0, [pc, #32]	; (800660c <prvPortStartFirstTask+0x24>)
 80065ea:	6800      	ldr	r0, [r0, #0]
 80065ec:	6800      	ldr	r0, [r0, #0]
 80065ee:	f380 8808 	msr	MSP, r0
 80065f2:	f04f 0000 	mov.w	r0, #0
 80065f6:	f380 8814 	msr	CONTROL, r0
 80065fa:	b662      	cpsie	i
 80065fc:	b661      	cpsie	f
 80065fe:	f3bf 8f4f 	dsb	sy
 8006602:	f3bf 8f6f 	isb	sy
 8006606:	df00      	svc	0
 8006608:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800660a:	bf00      	nop
 800660c:	e000ed08 	.word	0xe000ed08

08006610 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006610:	b580      	push	{r7, lr}
 8006612:	b086      	sub	sp, #24
 8006614:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006616:	4b46      	ldr	r3, [pc, #280]	; (8006730 <xPortStartScheduler+0x120>)
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	4a46      	ldr	r2, [pc, #280]	; (8006734 <xPortStartScheduler+0x124>)
 800661c:	4293      	cmp	r3, r2
 800661e:	d10a      	bne.n	8006636 <xPortStartScheduler+0x26>
	__asm volatile
 8006620:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006624:	f383 8811 	msr	BASEPRI, r3
 8006628:	f3bf 8f6f 	isb	sy
 800662c:	f3bf 8f4f 	dsb	sy
 8006630:	613b      	str	r3, [r7, #16]
}
 8006632:	bf00      	nop
 8006634:	e7fe      	b.n	8006634 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006636:	4b3e      	ldr	r3, [pc, #248]	; (8006730 <xPortStartScheduler+0x120>)
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	4a3f      	ldr	r2, [pc, #252]	; (8006738 <xPortStartScheduler+0x128>)
 800663c:	4293      	cmp	r3, r2
 800663e:	d10a      	bne.n	8006656 <xPortStartScheduler+0x46>
	__asm volatile
 8006640:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006644:	f383 8811 	msr	BASEPRI, r3
 8006648:	f3bf 8f6f 	isb	sy
 800664c:	f3bf 8f4f 	dsb	sy
 8006650:	60fb      	str	r3, [r7, #12]
}
 8006652:	bf00      	nop
 8006654:	e7fe      	b.n	8006654 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006656:	4b39      	ldr	r3, [pc, #228]	; (800673c <xPortStartScheduler+0x12c>)
 8006658:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800665a:	697b      	ldr	r3, [r7, #20]
 800665c:	781b      	ldrb	r3, [r3, #0]
 800665e:	b2db      	uxtb	r3, r3
 8006660:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006662:	697b      	ldr	r3, [r7, #20]
 8006664:	22ff      	movs	r2, #255	; 0xff
 8006666:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006668:	697b      	ldr	r3, [r7, #20]
 800666a:	781b      	ldrb	r3, [r3, #0]
 800666c:	b2db      	uxtb	r3, r3
 800666e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006670:	78fb      	ldrb	r3, [r7, #3]
 8006672:	b2db      	uxtb	r3, r3
 8006674:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006678:	b2da      	uxtb	r2, r3
 800667a:	4b31      	ldr	r3, [pc, #196]	; (8006740 <xPortStartScheduler+0x130>)
 800667c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800667e:	4b31      	ldr	r3, [pc, #196]	; (8006744 <xPortStartScheduler+0x134>)
 8006680:	2207      	movs	r2, #7
 8006682:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006684:	e009      	b.n	800669a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8006686:	4b2f      	ldr	r3, [pc, #188]	; (8006744 <xPortStartScheduler+0x134>)
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	3b01      	subs	r3, #1
 800668c:	4a2d      	ldr	r2, [pc, #180]	; (8006744 <xPortStartScheduler+0x134>)
 800668e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006690:	78fb      	ldrb	r3, [r7, #3]
 8006692:	b2db      	uxtb	r3, r3
 8006694:	005b      	lsls	r3, r3, #1
 8006696:	b2db      	uxtb	r3, r3
 8006698:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800669a:	78fb      	ldrb	r3, [r7, #3]
 800669c:	b2db      	uxtb	r3, r3
 800669e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066a2:	2b80      	cmp	r3, #128	; 0x80
 80066a4:	d0ef      	beq.n	8006686 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80066a6:	4b27      	ldr	r3, [pc, #156]	; (8006744 <xPortStartScheduler+0x134>)
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f1c3 0307 	rsb	r3, r3, #7
 80066ae:	2b04      	cmp	r3, #4
 80066b0:	d00a      	beq.n	80066c8 <xPortStartScheduler+0xb8>
	__asm volatile
 80066b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066b6:	f383 8811 	msr	BASEPRI, r3
 80066ba:	f3bf 8f6f 	isb	sy
 80066be:	f3bf 8f4f 	dsb	sy
 80066c2:	60bb      	str	r3, [r7, #8]
}
 80066c4:	bf00      	nop
 80066c6:	e7fe      	b.n	80066c6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80066c8:	4b1e      	ldr	r3, [pc, #120]	; (8006744 <xPortStartScheduler+0x134>)
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	021b      	lsls	r3, r3, #8
 80066ce:	4a1d      	ldr	r2, [pc, #116]	; (8006744 <xPortStartScheduler+0x134>)
 80066d0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80066d2:	4b1c      	ldr	r3, [pc, #112]	; (8006744 <xPortStartScheduler+0x134>)
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80066da:	4a1a      	ldr	r2, [pc, #104]	; (8006744 <xPortStartScheduler+0x134>)
 80066dc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	b2da      	uxtb	r2, r3
 80066e2:	697b      	ldr	r3, [r7, #20]
 80066e4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80066e6:	4b18      	ldr	r3, [pc, #96]	; (8006748 <xPortStartScheduler+0x138>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	4a17      	ldr	r2, [pc, #92]	; (8006748 <xPortStartScheduler+0x138>)
 80066ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80066f0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80066f2:	4b15      	ldr	r3, [pc, #84]	; (8006748 <xPortStartScheduler+0x138>)
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	4a14      	ldr	r2, [pc, #80]	; (8006748 <xPortStartScheduler+0x138>)
 80066f8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80066fc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80066fe:	f000 f8dd 	bl	80068bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006702:	4b12      	ldr	r3, [pc, #72]	; (800674c <xPortStartScheduler+0x13c>)
 8006704:	2200      	movs	r2, #0
 8006706:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006708:	f000 f8fc 	bl	8006904 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800670c:	4b10      	ldr	r3, [pc, #64]	; (8006750 <xPortStartScheduler+0x140>)
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	4a0f      	ldr	r2, [pc, #60]	; (8006750 <xPortStartScheduler+0x140>)
 8006712:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006716:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006718:	f7ff ff66 	bl	80065e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800671c:	f7ff f850 	bl	80057c0 <vTaskSwitchContext>
	prvTaskExitError();
 8006720:	f7ff ff1c 	bl	800655c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006724:	2300      	movs	r3, #0
}
 8006726:	4618      	mov	r0, r3
 8006728:	3718      	adds	r7, #24
 800672a:	46bd      	mov	sp, r7
 800672c:	bd80      	pop	{r7, pc}
 800672e:	bf00      	nop
 8006730:	e000ed00 	.word	0xe000ed00
 8006734:	410fc271 	.word	0x410fc271
 8006738:	410fc270 	.word	0x410fc270
 800673c:	e000e400 	.word	0xe000e400
 8006740:	200012a0 	.word	0x200012a0
 8006744:	200012a4 	.word	0x200012a4
 8006748:	e000ed20 	.word	0xe000ed20
 800674c:	20000014 	.word	0x20000014
 8006750:	e000ef34 	.word	0xe000ef34

08006754 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006754:	b480      	push	{r7}
 8006756:	b083      	sub	sp, #12
 8006758:	af00      	add	r7, sp, #0
	__asm volatile
 800675a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800675e:	f383 8811 	msr	BASEPRI, r3
 8006762:	f3bf 8f6f 	isb	sy
 8006766:	f3bf 8f4f 	dsb	sy
 800676a:	607b      	str	r3, [r7, #4]
}
 800676c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800676e:	4b0f      	ldr	r3, [pc, #60]	; (80067ac <vPortEnterCritical+0x58>)
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	3301      	adds	r3, #1
 8006774:	4a0d      	ldr	r2, [pc, #52]	; (80067ac <vPortEnterCritical+0x58>)
 8006776:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006778:	4b0c      	ldr	r3, [pc, #48]	; (80067ac <vPortEnterCritical+0x58>)
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	2b01      	cmp	r3, #1
 800677e:	d10f      	bne.n	80067a0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006780:	4b0b      	ldr	r3, [pc, #44]	; (80067b0 <vPortEnterCritical+0x5c>)
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	b2db      	uxtb	r3, r3
 8006786:	2b00      	cmp	r3, #0
 8006788:	d00a      	beq.n	80067a0 <vPortEnterCritical+0x4c>
	__asm volatile
 800678a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800678e:	f383 8811 	msr	BASEPRI, r3
 8006792:	f3bf 8f6f 	isb	sy
 8006796:	f3bf 8f4f 	dsb	sy
 800679a:	603b      	str	r3, [r7, #0]
}
 800679c:	bf00      	nop
 800679e:	e7fe      	b.n	800679e <vPortEnterCritical+0x4a>
	}
}
 80067a0:	bf00      	nop
 80067a2:	370c      	adds	r7, #12
 80067a4:	46bd      	mov	sp, r7
 80067a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067aa:	4770      	bx	lr
 80067ac:	20000014 	.word	0x20000014
 80067b0:	e000ed04 	.word	0xe000ed04

080067b4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80067b4:	b480      	push	{r7}
 80067b6:	b083      	sub	sp, #12
 80067b8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80067ba:	4b12      	ldr	r3, [pc, #72]	; (8006804 <vPortExitCritical+0x50>)
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d10a      	bne.n	80067d8 <vPortExitCritical+0x24>
	__asm volatile
 80067c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067c6:	f383 8811 	msr	BASEPRI, r3
 80067ca:	f3bf 8f6f 	isb	sy
 80067ce:	f3bf 8f4f 	dsb	sy
 80067d2:	607b      	str	r3, [r7, #4]
}
 80067d4:	bf00      	nop
 80067d6:	e7fe      	b.n	80067d6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80067d8:	4b0a      	ldr	r3, [pc, #40]	; (8006804 <vPortExitCritical+0x50>)
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	3b01      	subs	r3, #1
 80067de:	4a09      	ldr	r2, [pc, #36]	; (8006804 <vPortExitCritical+0x50>)
 80067e0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80067e2:	4b08      	ldr	r3, [pc, #32]	; (8006804 <vPortExitCritical+0x50>)
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d105      	bne.n	80067f6 <vPortExitCritical+0x42>
 80067ea:	2300      	movs	r3, #0
 80067ec:	603b      	str	r3, [r7, #0]
	__asm volatile
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	f383 8811 	msr	BASEPRI, r3
}
 80067f4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80067f6:	bf00      	nop
 80067f8:	370c      	adds	r7, #12
 80067fa:	46bd      	mov	sp, r7
 80067fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006800:	4770      	bx	lr
 8006802:	bf00      	nop
 8006804:	20000014 	.word	0x20000014
	...

08006810 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006810:	f3ef 8009 	mrs	r0, PSP
 8006814:	f3bf 8f6f 	isb	sy
 8006818:	4b15      	ldr	r3, [pc, #84]	; (8006870 <pxCurrentTCBConst>)
 800681a:	681a      	ldr	r2, [r3, #0]
 800681c:	f01e 0f10 	tst.w	lr, #16
 8006820:	bf08      	it	eq
 8006822:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006826:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800682a:	6010      	str	r0, [r2, #0]
 800682c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006830:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006834:	f380 8811 	msr	BASEPRI, r0
 8006838:	f3bf 8f4f 	dsb	sy
 800683c:	f3bf 8f6f 	isb	sy
 8006840:	f7fe ffbe 	bl	80057c0 <vTaskSwitchContext>
 8006844:	f04f 0000 	mov.w	r0, #0
 8006848:	f380 8811 	msr	BASEPRI, r0
 800684c:	bc09      	pop	{r0, r3}
 800684e:	6819      	ldr	r1, [r3, #0]
 8006850:	6808      	ldr	r0, [r1, #0]
 8006852:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006856:	f01e 0f10 	tst.w	lr, #16
 800685a:	bf08      	it	eq
 800685c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006860:	f380 8809 	msr	PSP, r0
 8006864:	f3bf 8f6f 	isb	sy
 8006868:	4770      	bx	lr
 800686a:	bf00      	nop
 800686c:	f3af 8000 	nop.w

08006870 <pxCurrentTCBConst>:
 8006870:	20000c74 	.word	0x20000c74
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006874:	bf00      	nop
 8006876:	bf00      	nop

08006878 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006878:	b580      	push	{r7, lr}
 800687a:	b082      	sub	sp, #8
 800687c:	af00      	add	r7, sp, #0
	__asm volatile
 800687e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006882:	f383 8811 	msr	BASEPRI, r3
 8006886:	f3bf 8f6f 	isb	sy
 800688a:	f3bf 8f4f 	dsb	sy
 800688e:	607b      	str	r3, [r7, #4]
}
 8006890:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006892:	f7fe fedb 	bl	800564c <xTaskIncrementTick>
 8006896:	4603      	mov	r3, r0
 8006898:	2b00      	cmp	r3, #0
 800689a:	d003      	beq.n	80068a4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800689c:	4b06      	ldr	r3, [pc, #24]	; (80068b8 <xPortSysTickHandler+0x40>)
 800689e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80068a2:	601a      	str	r2, [r3, #0]
 80068a4:	2300      	movs	r3, #0
 80068a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	f383 8811 	msr	BASEPRI, r3
}
 80068ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80068b0:	bf00      	nop
 80068b2:	3708      	adds	r7, #8
 80068b4:	46bd      	mov	sp, r7
 80068b6:	bd80      	pop	{r7, pc}
 80068b8:	e000ed04 	.word	0xe000ed04

080068bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80068bc:	b480      	push	{r7}
 80068be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80068c0:	4b0b      	ldr	r3, [pc, #44]	; (80068f0 <vPortSetupTimerInterrupt+0x34>)
 80068c2:	2200      	movs	r2, #0
 80068c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80068c6:	4b0b      	ldr	r3, [pc, #44]	; (80068f4 <vPortSetupTimerInterrupt+0x38>)
 80068c8:	2200      	movs	r2, #0
 80068ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80068cc:	4b0a      	ldr	r3, [pc, #40]	; (80068f8 <vPortSetupTimerInterrupt+0x3c>)
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4a0a      	ldr	r2, [pc, #40]	; (80068fc <vPortSetupTimerInterrupt+0x40>)
 80068d2:	fba2 2303 	umull	r2, r3, r2, r3
 80068d6:	099b      	lsrs	r3, r3, #6
 80068d8:	4a09      	ldr	r2, [pc, #36]	; (8006900 <vPortSetupTimerInterrupt+0x44>)
 80068da:	3b01      	subs	r3, #1
 80068dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80068de:	4b04      	ldr	r3, [pc, #16]	; (80068f0 <vPortSetupTimerInterrupt+0x34>)
 80068e0:	2207      	movs	r2, #7
 80068e2:	601a      	str	r2, [r3, #0]
}
 80068e4:	bf00      	nop
 80068e6:	46bd      	mov	sp, r7
 80068e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ec:	4770      	bx	lr
 80068ee:	bf00      	nop
 80068f0:	e000e010 	.word	0xe000e010
 80068f4:	e000e018 	.word	0xe000e018
 80068f8:	20000008 	.word	0x20000008
 80068fc:	10624dd3 	.word	0x10624dd3
 8006900:	e000e014 	.word	0xe000e014

08006904 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006904:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006914 <vPortEnableVFP+0x10>
 8006908:	6801      	ldr	r1, [r0, #0]
 800690a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800690e:	6001      	str	r1, [r0, #0]
 8006910:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006912:	bf00      	nop
 8006914:	e000ed88 	.word	0xe000ed88

08006918 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006918:	b480      	push	{r7}
 800691a:	b085      	sub	sp, #20
 800691c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800691e:	f3ef 8305 	mrs	r3, IPSR
 8006922:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	2b0f      	cmp	r3, #15
 8006928:	d914      	bls.n	8006954 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800692a:	4a17      	ldr	r2, [pc, #92]	; (8006988 <vPortValidateInterruptPriority+0x70>)
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	4413      	add	r3, r2
 8006930:	781b      	ldrb	r3, [r3, #0]
 8006932:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006934:	4b15      	ldr	r3, [pc, #84]	; (800698c <vPortValidateInterruptPriority+0x74>)
 8006936:	781b      	ldrb	r3, [r3, #0]
 8006938:	7afa      	ldrb	r2, [r7, #11]
 800693a:	429a      	cmp	r2, r3
 800693c:	d20a      	bcs.n	8006954 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800693e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006942:	f383 8811 	msr	BASEPRI, r3
 8006946:	f3bf 8f6f 	isb	sy
 800694a:	f3bf 8f4f 	dsb	sy
 800694e:	607b      	str	r3, [r7, #4]
}
 8006950:	bf00      	nop
 8006952:	e7fe      	b.n	8006952 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006954:	4b0e      	ldr	r3, [pc, #56]	; (8006990 <vPortValidateInterruptPriority+0x78>)
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800695c:	4b0d      	ldr	r3, [pc, #52]	; (8006994 <vPortValidateInterruptPriority+0x7c>)
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	429a      	cmp	r2, r3
 8006962:	d90a      	bls.n	800697a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8006964:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006968:	f383 8811 	msr	BASEPRI, r3
 800696c:	f3bf 8f6f 	isb	sy
 8006970:	f3bf 8f4f 	dsb	sy
 8006974:	603b      	str	r3, [r7, #0]
}
 8006976:	bf00      	nop
 8006978:	e7fe      	b.n	8006978 <vPortValidateInterruptPriority+0x60>
	}
 800697a:	bf00      	nop
 800697c:	3714      	adds	r7, #20
 800697e:	46bd      	mov	sp, r7
 8006980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006984:	4770      	bx	lr
 8006986:	bf00      	nop
 8006988:	e000e3f0 	.word	0xe000e3f0
 800698c:	200012a0 	.word	0x200012a0
 8006990:	e000ed0c 	.word	0xe000ed0c
 8006994:	200012a4 	.word	0x200012a4

08006998 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006998:	b580      	push	{r7, lr}
 800699a:	b08a      	sub	sp, #40	; 0x28
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80069a0:	2300      	movs	r3, #0
 80069a2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80069a4:	f7fe fd96 	bl	80054d4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80069a8:	4b5b      	ldr	r3, [pc, #364]	; (8006b18 <pvPortMalloc+0x180>)
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d101      	bne.n	80069b4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80069b0:	f000 f920 	bl	8006bf4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80069b4:	4b59      	ldr	r3, [pc, #356]	; (8006b1c <pvPortMalloc+0x184>)
 80069b6:	681a      	ldr	r2, [r3, #0]
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	4013      	ands	r3, r2
 80069bc:	2b00      	cmp	r3, #0
 80069be:	f040 8093 	bne.w	8006ae8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d01d      	beq.n	8006a04 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80069c8:	2208      	movs	r2, #8
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	4413      	add	r3, r2
 80069ce:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	f003 0307 	and.w	r3, r3, #7
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d014      	beq.n	8006a04 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	f023 0307 	bic.w	r3, r3, #7
 80069e0:	3308      	adds	r3, #8
 80069e2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	f003 0307 	and.w	r3, r3, #7
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d00a      	beq.n	8006a04 <pvPortMalloc+0x6c>
	__asm volatile
 80069ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069f2:	f383 8811 	msr	BASEPRI, r3
 80069f6:	f3bf 8f6f 	isb	sy
 80069fa:	f3bf 8f4f 	dsb	sy
 80069fe:	617b      	str	r3, [r7, #20]
}
 8006a00:	bf00      	nop
 8006a02:	e7fe      	b.n	8006a02 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d06e      	beq.n	8006ae8 <pvPortMalloc+0x150>
 8006a0a:	4b45      	ldr	r3, [pc, #276]	; (8006b20 <pvPortMalloc+0x188>)
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	687a      	ldr	r2, [r7, #4]
 8006a10:	429a      	cmp	r2, r3
 8006a12:	d869      	bhi.n	8006ae8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006a14:	4b43      	ldr	r3, [pc, #268]	; (8006b24 <pvPortMalloc+0x18c>)
 8006a16:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006a18:	4b42      	ldr	r3, [pc, #264]	; (8006b24 <pvPortMalloc+0x18c>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006a1e:	e004      	b.n	8006a2a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a22:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a2c:	685b      	ldr	r3, [r3, #4]
 8006a2e:	687a      	ldr	r2, [r7, #4]
 8006a30:	429a      	cmp	r2, r3
 8006a32:	d903      	bls.n	8006a3c <pvPortMalloc+0xa4>
 8006a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d1f1      	bne.n	8006a20 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006a3c:	4b36      	ldr	r3, [pc, #216]	; (8006b18 <pvPortMalloc+0x180>)
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a42:	429a      	cmp	r2, r3
 8006a44:	d050      	beq.n	8006ae8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006a46:	6a3b      	ldr	r3, [r7, #32]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	2208      	movs	r2, #8
 8006a4c:	4413      	add	r3, r2
 8006a4e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a52:	681a      	ldr	r2, [r3, #0]
 8006a54:	6a3b      	ldr	r3, [r7, #32]
 8006a56:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a5a:	685a      	ldr	r2, [r3, #4]
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	1ad2      	subs	r2, r2, r3
 8006a60:	2308      	movs	r3, #8
 8006a62:	005b      	lsls	r3, r3, #1
 8006a64:	429a      	cmp	r2, r3
 8006a66:	d91f      	bls.n	8006aa8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006a68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	4413      	add	r3, r2
 8006a6e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006a70:	69bb      	ldr	r3, [r7, #24]
 8006a72:	f003 0307 	and.w	r3, r3, #7
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d00a      	beq.n	8006a90 <pvPortMalloc+0xf8>
	__asm volatile
 8006a7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a7e:	f383 8811 	msr	BASEPRI, r3
 8006a82:	f3bf 8f6f 	isb	sy
 8006a86:	f3bf 8f4f 	dsb	sy
 8006a8a:	613b      	str	r3, [r7, #16]
}
 8006a8c:	bf00      	nop
 8006a8e:	e7fe      	b.n	8006a8e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a92:	685a      	ldr	r2, [r3, #4]
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	1ad2      	subs	r2, r2, r3
 8006a98:	69bb      	ldr	r3, [r7, #24]
 8006a9a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a9e:	687a      	ldr	r2, [r7, #4]
 8006aa0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006aa2:	69b8      	ldr	r0, [r7, #24]
 8006aa4:	f000 f908 	bl	8006cb8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006aa8:	4b1d      	ldr	r3, [pc, #116]	; (8006b20 <pvPortMalloc+0x188>)
 8006aaa:	681a      	ldr	r2, [r3, #0]
 8006aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aae:	685b      	ldr	r3, [r3, #4]
 8006ab0:	1ad3      	subs	r3, r2, r3
 8006ab2:	4a1b      	ldr	r2, [pc, #108]	; (8006b20 <pvPortMalloc+0x188>)
 8006ab4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006ab6:	4b1a      	ldr	r3, [pc, #104]	; (8006b20 <pvPortMalloc+0x188>)
 8006ab8:	681a      	ldr	r2, [r3, #0]
 8006aba:	4b1b      	ldr	r3, [pc, #108]	; (8006b28 <pvPortMalloc+0x190>)
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	429a      	cmp	r2, r3
 8006ac0:	d203      	bcs.n	8006aca <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006ac2:	4b17      	ldr	r3, [pc, #92]	; (8006b20 <pvPortMalloc+0x188>)
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	4a18      	ldr	r2, [pc, #96]	; (8006b28 <pvPortMalloc+0x190>)
 8006ac8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006acc:	685a      	ldr	r2, [r3, #4]
 8006ace:	4b13      	ldr	r3, [pc, #76]	; (8006b1c <pvPortMalloc+0x184>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	431a      	orrs	r2, r3
 8006ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ad6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ada:	2200      	movs	r2, #0
 8006adc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006ade:	4b13      	ldr	r3, [pc, #76]	; (8006b2c <pvPortMalloc+0x194>)
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	3301      	adds	r3, #1
 8006ae4:	4a11      	ldr	r2, [pc, #68]	; (8006b2c <pvPortMalloc+0x194>)
 8006ae6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006ae8:	f7fe fd02 	bl	80054f0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006aec:	69fb      	ldr	r3, [r7, #28]
 8006aee:	f003 0307 	and.w	r3, r3, #7
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d00a      	beq.n	8006b0c <pvPortMalloc+0x174>
	__asm volatile
 8006af6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006afa:	f383 8811 	msr	BASEPRI, r3
 8006afe:	f3bf 8f6f 	isb	sy
 8006b02:	f3bf 8f4f 	dsb	sy
 8006b06:	60fb      	str	r3, [r7, #12]
}
 8006b08:	bf00      	nop
 8006b0a:	e7fe      	b.n	8006b0a <pvPortMalloc+0x172>
	return pvReturn;
 8006b0c:	69fb      	ldr	r3, [r7, #28]
}
 8006b0e:	4618      	mov	r0, r3
 8006b10:	3728      	adds	r7, #40	; 0x28
 8006b12:	46bd      	mov	sp, r7
 8006b14:	bd80      	pop	{r7, pc}
 8006b16:	bf00      	nop
 8006b18:	20004eb0 	.word	0x20004eb0
 8006b1c:	20004ec4 	.word	0x20004ec4
 8006b20:	20004eb4 	.word	0x20004eb4
 8006b24:	20004ea8 	.word	0x20004ea8
 8006b28:	20004eb8 	.word	0x20004eb8
 8006b2c:	20004ebc 	.word	0x20004ebc

08006b30 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b086      	sub	sp, #24
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d04d      	beq.n	8006bde <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006b42:	2308      	movs	r3, #8
 8006b44:	425b      	negs	r3, r3
 8006b46:	697a      	ldr	r2, [r7, #20]
 8006b48:	4413      	add	r3, r2
 8006b4a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006b4c:	697b      	ldr	r3, [r7, #20]
 8006b4e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006b50:	693b      	ldr	r3, [r7, #16]
 8006b52:	685a      	ldr	r2, [r3, #4]
 8006b54:	4b24      	ldr	r3, [pc, #144]	; (8006be8 <vPortFree+0xb8>)
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	4013      	ands	r3, r2
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d10a      	bne.n	8006b74 <vPortFree+0x44>
	__asm volatile
 8006b5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b62:	f383 8811 	msr	BASEPRI, r3
 8006b66:	f3bf 8f6f 	isb	sy
 8006b6a:	f3bf 8f4f 	dsb	sy
 8006b6e:	60fb      	str	r3, [r7, #12]
}
 8006b70:	bf00      	nop
 8006b72:	e7fe      	b.n	8006b72 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006b74:	693b      	ldr	r3, [r7, #16]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d00a      	beq.n	8006b92 <vPortFree+0x62>
	__asm volatile
 8006b7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b80:	f383 8811 	msr	BASEPRI, r3
 8006b84:	f3bf 8f6f 	isb	sy
 8006b88:	f3bf 8f4f 	dsb	sy
 8006b8c:	60bb      	str	r3, [r7, #8]
}
 8006b8e:	bf00      	nop
 8006b90:	e7fe      	b.n	8006b90 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006b92:	693b      	ldr	r3, [r7, #16]
 8006b94:	685a      	ldr	r2, [r3, #4]
 8006b96:	4b14      	ldr	r3, [pc, #80]	; (8006be8 <vPortFree+0xb8>)
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	4013      	ands	r3, r2
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d01e      	beq.n	8006bde <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006ba0:	693b      	ldr	r3, [r7, #16]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d11a      	bne.n	8006bde <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006ba8:	693b      	ldr	r3, [r7, #16]
 8006baa:	685a      	ldr	r2, [r3, #4]
 8006bac:	4b0e      	ldr	r3, [pc, #56]	; (8006be8 <vPortFree+0xb8>)
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	43db      	mvns	r3, r3
 8006bb2:	401a      	ands	r2, r3
 8006bb4:	693b      	ldr	r3, [r7, #16]
 8006bb6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006bb8:	f7fe fc8c 	bl	80054d4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006bbc:	693b      	ldr	r3, [r7, #16]
 8006bbe:	685a      	ldr	r2, [r3, #4]
 8006bc0:	4b0a      	ldr	r3, [pc, #40]	; (8006bec <vPortFree+0xbc>)
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	4413      	add	r3, r2
 8006bc6:	4a09      	ldr	r2, [pc, #36]	; (8006bec <vPortFree+0xbc>)
 8006bc8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006bca:	6938      	ldr	r0, [r7, #16]
 8006bcc:	f000 f874 	bl	8006cb8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006bd0:	4b07      	ldr	r3, [pc, #28]	; (8006bf0 <vPortFree+0xc0>)
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	3301      	adds	r3, #1
 8006bd6:	4a06      	ldr	r2, [pc, #24]	; (8006bf0 <vPortFree+0xc0>)
 8006bd8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006bda:	f7fe fc89 	bl	80054f0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006bde:	bf00      	nop
 8006be0:	3718      	adds	r7, #24
 8006be2:	46bd      	mov	sp, r7
 8006be4:	bd80      	pop	{r7, pc}
 8006be6:	bf00      	nop
 8006be8:	20004ec4 	.word	0x20004ec4
 8006bec:	20004eb4 	.word	0x20004eb4
 8006bf0:	20004ec0 	.word	0x20004ec0

08006bf4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006bf4:	b480      	push	{r7}
 8006bf6:	b085      	sub	sp, #20
 8006bf8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006bfa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8006bfe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006c00:	4b27      	ldr	r3, [pc, #156]	; (8006ca0 <prvHeapInit+0xac>)
 8006c02:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	f003 0307 	and.w	r3, r3, #7
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d00c      	beq.n	8006c28 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	3307      	adds	r3, #7
 8006c12:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	f023 0307 	bic.w	r3, r3, #7
 8006c1a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006c1c:	68ba      	ldr	r2, [r7, #8]
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	1ad3      	subs	r3, r2, r3
 8006c22:	4a1f      	ldr	r2, [pc, #124]	; (8006ca0 <prvHeapInit+0xac>)
 8006c24:	4413      	add	r3, r2
 8006c26:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006c2c:	4a1d      	ldr	r2, [pc, #116]	; (8006ca4 <prvHeapInit+0xb0>)
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006c32:	4b1c      	ldr	r3, [pc, #112]	; (8006ca4 <prvHeapInit+0xb0>)
 8006c34:	2200      	movs	r2, #0
 8006c36:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	68ba      	ldr	r2, [r7, #8]
 8006c3c:	4413      	add	r3, r2
 8006c3e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006c40:	2208      	movs	r2, #8
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	1a9b      	subs	r3, r3, r2
 8006c46:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	f023 0307 	bic.w	r3, r3, #7
 8006c4e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	4a15      	ldr	r2, [pc, #84]	; (8006ca8 <prvHeapInit+0xb4>)
 8006c54:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006c56:	4b14      	ldr	r3, [pc, #80]	; (8006ca8 <prvHeapInit+0xb4>)
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006c5e:	4b12      	ldr	r3, [pc, #72]	; (8006ca8 <prvHeapInit+0xb4>)
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	2200      	movs	r2, #0
 8006c64:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	68fa      	ldr	r2, [r7, #12]
 8006c6e:	1ad2      	subs	r2, r2, r3
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006c74:	4b0c      	ldr	r3, [pc, #48]	; (8006ca8 <prvHeapInit+0xb4>)
 8006c76:	681a      	ldr	r2, [r3, #0]
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	685b      	ldr	r3, [r3, #4]
 8006c80:	4a0a      	ldr	r2, [pc, #40]	; (8006cac <prvHeapInit+0xb8>)
 8006c82:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	685b      	ldr	r3, [r3, #4]
 8006c88:	4a09      	ldr	r2, [pc, #36]	; (8006cb0 <prvHeapInit+0xbc>)
 8006c8a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006c8c:	4b09      	ldr	r3, [pc, #36]	; (8006cb4 <prvHeapInit+0xc0>)
 8006c8e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006c92:	601a      	str	r2, [r3, #0]
}
 8006c94:	bf00      	nop
 8006c96:	3714      	adds	r7, #20
 8006c98:	46bd      	mov	sp, r7
 8006c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9e:	4770      	bx	lr
 8006ca0:	200012a8 	.word	0x200012a8
 8006ca4:	20004ea8 	.word	0x20004ea8
 8006ca8:	20004eb0 	.word	0x20004eb0
 8006cac:	20004eb8 	.word	0x20004eb8
 8006cb0:	20004eb4 	.word	0x20004eb4
 8006cb4:	20004ec4 	.word	0x20004ec4

08006cb8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006cb8:	b480      	push	{r7}
 8006cba:	b085      	sub	sp, #20
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006cc0:	4b28      	ldr	r3, [pc, #160]	; (8006d64 <prvInsertBlockIntoFreeList+0xac>)
 8006cc2:	60fb      	str	r3, [r7, #12]
 8006cc4:	e002      	b.n	8006ccc <prvInsertBlockIntoFreeList+0x14>
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	60fb      	str	r3, [r7, #12]
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	687a      	ldr	r2, [r7, #4]
 8006cd2:	429a      	cmp	r2, r3
 8006cd4:	d8f7      	bhi.n	8006cc6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	685b      	ldr	r3, [r3, #4]
 8006cde:	68ba      	ldr	r2, [r7, #8]
 8006ce0:	4413      	add	r3, r2
 8006ce2:	687a      	ldr	r2, [r7, #4]
 8006ce4:	429a      	cmp	r2, r3
 8006ce6:	d108      	bne.n	8006cfa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	685a      	ldr	r2, [r3, #4]
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	685b      	ldr	r3, [r3, #4]
 8006cf0:	441a      	add	r2, r3
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	685b      	ldr	r3, [r3, #4]
 8006d02:	68ba      	ldr	r2, [r7, #8]
 8006d04:	441a      	add	r2, r3
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	429a      	cmp	r2, r3
 8006d0c:	d118      	bne.n	8006d40 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	681a      	ldr	r2, [r3, #0]
 8006d12:	4b15      	ldr	r3, [pc, #84]	; (8006d68 <prvInsertBlockIntoFreeList+0xb0>)
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	429a      	cmp	r2, r3
 8006d18:	d00d      	beq.n	8006d36 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	685a      	ldr	r2, [r3, #4]
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	685b      	ldr	r3, [r3, #4]
 8006d24:	441a      	add	r2, r3
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	681a      	ldr	r2, [r3, #0]
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	601a      	str	r2, [r3, #0]
 8006d34:	e008      	b.n	8006d48 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006d36:	4b0c      	ldr	r3, [pc, #48]	; (8006d68 <prvInsertBlockIntoFreeList+0xb0>)
 8006d38:	681a      	ldr	r2, [r3, #0]
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	601a      	str	r2, [r3, #0]
 8006d3e:	e003      	b.n	8006d48 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	681a      	ldr	r2, [r3, #0]
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006d48:	68fa      	ldr	r2, [r7, #12]
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	429a      	cmp	r2, r3
 8006d4e:	d002      	beq.n	8006d56 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	687a      	ldr	r2, [r7, #4]
 8006d54:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006d56:	bf00      	nop
 8006d58:	3714      	adds	r7, #20
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d60:	4770      	bx	lr
 8006d62:	bf00      	nop
 8006d64:	20004ea8 	.word	0x20004ea8
 8006d68:	20004eb0 	.word	0x20004eb0

08006d6c <__errno>:
 8006d6c:	4b01      	ldr	r3, [pc, #4]	; (8006d74 <__errno+0x8>)
 8006d6e:	6818      	ldr	r0, [r3, #0]
 8006d70:	4770      	bx	lr
 8006d72:	bf00      	nop
 8006d74:	20000018 	.word	0x20000018

08006d78 <__libc_init_array>:
 8006d78:	b570      	push	{r4, r5, r6, lr}
 8006d7a:	4d0d      	ldr	r5, [pc, #52]	; (8006db0 <__libc_init_array+0x38>)
 8006d7c:	4c0d      	ldr	r4, [pc, #52]	; (8006db4 <__libc_init_array+0x3c>)
 8006d7e:	1b64      	subs	r4, r4, r5
 8006d80:	10a4      	asrs	r4, r4, #2
 8006d82:	2600      	movs	r6, #0
 8006d84:	42a6      	cmp	r6, r4
 8006d86:	d109      	bne.n	8006d9c <__libc_init_array+0x24>
 8006d88:	4d0b      	ldr	r5, [pc, #44]	; (8006db8 <__libc_init_array+0x40>)
 8006d8a:	4c0c      	ldr	r4, [pc, #48]	; (8006dbc <__libc_init_array+0x44>)
 8006d8c:	f001 f95c 	bl	8008048 <_init>
 8006d90:	1b64      	subs	r4, r4, r5
 8006d92:	10a4      	asrs	r4, r4, #2
 8006d94:	2600      	movs	r6, #0
 8006d96:	42a6      	cmp	r6, r4
 8006d98:	d105      	bne.n	8006da6 <__libc_init_array+0x2e>
 8006d9a:	bd70      	pop	{r4, r5, r6, pc}
 8006d9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006da0:	4798      	blx	r3
 8006da2:	3601      	adds	r6, #1
 8006da4:	e7ee      	b.n	8006d84 <__libc_init_array+0xc>
 8006da6:	f855 3b04 	ldr.w	r3, [r5], #4
 8006daa:	4798      	blx	r3
 8006dac:	3601      	adds	r6, #1
 8006dae:	e7f2      	b.n	8006d96 <__libc_init_array+0x1e>
 8006db0:	08008e14 	.word	0x08008e14
 8006db4:	08008e14 	.word	0x08008e14
 8006db8:	08008e14 	.word	0x08008e14
 8006dbc:	08008e18 	.word	0x08008e18

08006dc0 <memcpy>:
 8006dc0:	440a      	add	r2, r1
 8006dc2:	4291      	cmp	r1, r2
 8006dc4:	f100 33ff 	add.w	r3, r0, #4294967295
 8006dc8:	d100      	bne.n	8006dcc <memcpy+0xc>
 8006dca:	4770      	bx	lr
 8006dcc:	b510      	push	{r4, lr}
 8006dce:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006dd2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006dd6:	4291      	cmp	r1, r2
 8006dd8:	d1f9      	bne.n	8006dce <memcpy+0xe>
 8006dda:	bd10      	pop	{r4, pc}

08006ddc <memset>:
 8006ddc:	4402      	add	r2, r0
 8006dde:	4603      	mov	r3, r0
 8006de0:	4293      	cmp	r3, r2
 8006de2:	d100      	bne.n	8006de6 <memset+0xa>
 8006de4:	4770      	bx	lr
 8006de6:	f803 1b01 	strb.w	r1, [r3], #1
 8006dea:	e7f9      	b.n	8006de0 <memset+0x4>

08006dec <siprintf>:
 8006dec:	b40e      	push	{r1, r2, r3}
 8006dee:	b500      	push	{lr}
 8006df0:	b09c      	sub	sp, #112	; 0x70
 8006df2:	ab1d      	add	r3, sp, #116	; 0x74
 8006df4:	9002      	str	r0, [sp, #8]
 8006df6:	9006      	str	r0, [sp, #24]
 8006df8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006dfc:	4809      	ldr	r0, [pc, #36]	; (8006e24 <siprintf+0x38>)
 8006dfe:	9107      	str	r1, [sp, #28]
 8006e00:	9104      	str	r1, [sp, #16]
 8006e02:	4909      	ldr	r1, [pc, #36]	; (8006e28 <siprintf+0x3c>)
 8006e04:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e08:	9105      	str	r1, [sp, #20]
 8006e0a:	6800      	ldr	r0, [r0, #0]
 8006e0c:	9301      	str	r3, [sp, #4]
 8006e0e:	a902      	add	r1, sp, #8
 8006e10:	f000 f8a8 	bl	8006f64 <_svfiprintf_r>
 8006e14:	9b02      	ldr	r3, [sp, #8]
 8006e16:	2200      	movs	r2, #0
 8006e18:	701a      	strb	r2, [r3, #0]
 8006e1a:	b01c      	add	sp, #112	; 0x70
 8006e1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006e20:	b003      	add	sp, #12
 8006e22:	4770      	bx	lr
 8006e24:	20000018 	.word	0x20000018
 8006e28:	ffff0208 	.word	0xffff0208

08006e2c <siscanf>:
 8006e2c:	b40e      	push	{r1, r2, r3}
 8006e2e:	b510      	push	{r4, lr}
 8006e30:	b09f      	sub	sp, #124	; 0x7c
 8006e32:	ac21      	add	r4, sp, #132	; 0x84
 8006e34:	f44f 7101 	mov.w	r1, #516	; 0x204
 8006e38:	f854 2b04 	ldr.w	r2, [r4], #4
 8006e3c:	9201      	str	r2, [sp, #4]
 8006e3e:	f8ad 101c 	strh.w	r1, [sp, #28]
 8006e42:	9004      	str	r0, [sp, #16]
 8006e44:	9008      	str	r0, [sp, #32]
 8006e46:	f7f9 f9cd 	bl	80001e4 <strlen>
 8006e4a:	4b0c      	ldr	r3, [pc, #48]	; (8006e7c <siscanf+0x50>)
 8006e4c:	9005      	str	r0, [sp, #20]
 8006e4e:	9009      	str	r0, [sp, #36]	; 0x24
 8006e50:	930d      	str	r3, [sp, #52]	; 0x34
 8006e52:	480b      	ldr	r0, [pc, #44]	; (8006e80 <siscanf+0x54>)
 8006e54:	9a01      	ldr	r2, [sp, #4]
 8006e56:	6800      	ldr	r0, [r0, #0]
 8006e58:	9403      	str	r4, [sp, #12]
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	9311      	str	r3, [sp, #68]	; 0x44
 8006e5e:	9316      	str	r3, [sp, #88]	; 0x58
 8006e60:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006e64:	f8ad 301e 	strh.w	r3, [sp, #30]
 8006e68:	a904      	add	r1, sp, #16
 8006e6a:	4623      	mov	r3, r4
 8006e6c:	f000 f9d4 	bl	8007218 <__ssvfiscanf_r>
 8006e70:	b01f      	add	sp, #124	; 0x7c
 8006e72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e76:	b003      	add	sp, #12
 8006e78:	4770      	bx	lr
 8006e7a:	bf00      	nop
 8006e7c:	08006e85 	.word	0x08006e85
 8006e80:	20000018 	.word	0x20000018

08006e84 <__seofread>:
 8006e84:	2000      	movs	r0, #0
 8006e86:	4770      	bx	lr

08006e88 <strncpy>:
 8006e88:	b510      	push	{r4, lr}
 8006e8a:	3901      	subs	r1, #1
 8006e8c:	4603      	mov	r3, r0
 8006e8e:	b132      	cbz	r2, 8006e9e <strncpy+0x16>
 8006e90:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006e94:	f803 4b01 	strb.w	r4, [r3], #1
 8006e98:	3a01      	subs	r2, #1
 8006e9a:	2c00      	cmp	r4, #0
 8006e9c:	d1f7      	bne.n	8006e8e <strncpy+0x6>
 8006e9e:	441a      	add	r2, r3
 8006ea0:	2100      	movs	r1, #0
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	d100      	bne.n	8006ea8 <strncpy+0x20>
 8006ea6:	bd10      	pop	{r4, pc}
 8006ea8:	f803 1b01 	strb.w	r1, [r3], #1
 8006eac:	e7f9      	b.n	8006ea2 <strncpy+0x1a>

08006eae <__ssputs_r>:
 8006eae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006eb2:	688e      	ldr	r6, [r1, #8]
 8006eb4:	429e      	cmp	r6, r3
 8006eb6:	4682      	mov	sl, r0
 8006eb8:	460c      	mov	r4, r1
 8006eba:	4690      	mov	r8, r2
 8006ebc:	461f      	mov	r7, r3
 8006ebe:	d838      	bhi.n	8006f32 <__ssputs_r+0x84>
 8006ec0:	898a      	ldrh	r2, [r1, #12]
 8006ec2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006ec6:	d032      	beq.n	8006f2e <__ssputs_r+0x80>
 8006ec8:	6825      	ldr	r5, [r4, #0]
 8006eca:	6909      	ldr	r1, [r1, #16]
 8006ecc:	eba5 0901 	sub.w	r9, r5, r1
 8006ed0:	6965      	ldr	r5, [r4, #20]
 8006ed2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006ed6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006eda:	3301      	adds	r3, #1
 8006edc:	444b      	add	r3, r9
 8006ede:	106d      	asrs	r5, r5, #1
 8006ee0:	429d      	cmp	r5, r3
 8006ee2:	bf38      	it	cc
 8006ee4:	461d      	movcc	r5, r3
 8006ee6:	0553      	lsls	r3, r2, #21
 8006ee8:	d531      	bpl.n	8006f4e <__ssputs_r+0xa0>
 8006eea:	4629      	mov	r1, r5
 8006eec:	f000 ffe4 	bl	8007eb8 <_malloc_r>
 8006ef0:	4606      	mov	r6, r0
 8006ef2:	b950      	cbnz	r0, 8006f0a <__ssputs_r+0x5c>
 8006ef4:	230c      	movs	r3, #12
 8006ef6:	f8ca 3000 	str.w	r3, [sl]
 8006efa:	89a3      	ldrh	r3, [r4, #12]
 8006efc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f00:	81a3      	strh	r3, [r4, #12]
 8006f02:	f04f 30ff 	mov.w	r0, #4294967295
 8006f06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f0a:	6921      	ldr	r1, [r4, #16]
 8006f0c:	464a      	mov	r2, r9
 8006f0e:	f7ff ff57 	bl	8006dc0 <memcpy>
 8006f12:	89a3      	ldrh	r3, [r4, #12]
 8006f14:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006f18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f1c:	81a3      	strh	r3, [r4, #12]
 8006f1e:	6126      	str	r6, [r4, #16]
 8006f20:	6165      	str	r5, [r4, #20]
 8006f22:	444e      	add	r6, r9
 8006f24:	eba5 0509 	sub.w	r5, r5, r9
 8006f28:	6026      	str	r6, [r4, #0]
 8006f2a:	60a5      	str	r5, [r4, #8]
 8006f2c:	463e      	mov	r6, r7
 8006f2e:	42be      	cmp	r6, r7
 8006f30:	d900      	bls.n	8006f34 <__ssputs_r+0x86>
 8006f32:	463e      	mov	r6, r7
 8006f34:	6820      	ldr	r0, [r4, #0]
 8006f36:	4632      	mov	r2, r6
 8006f38:	4641      	mov	r1, r8
 8006f3a:	f000 ff37 	bl	8007dac <memmove>
 8006f3e:	68a3      	ldr	r3, [r4, #8]
 8006f40:	1b9b      	subs	r3, r3, r6
 8006f42:	60a3      	str	r3, [r4, #8]
 8006f44:	6823      	ldr	r3, [r4, #0]
 8006f46:	4433      	add	r3, r6
 8006f48:	6023      	str	r3, [r4, #0]
 8006f4a:	2000      	movs	r0, #0
 8006f4c:	e7db      	b.n	8006f06 <__ssputs_r+0x58>
 8006f4e:	462a      	mov	r2, r5
 8006f50:	f001 f826 	bl	8007fa0 <_realloc_r>
 8006f54:	4606      	mov	r6, r0
 8006f56:	2800      	cmp	r0, #0
 8006f58:	d1e1      	bne.n	8006f1e <__ssputs_r+0x70>
 8006f5a:	6921      	ldr	r1, [r4, #16]
 8006f5c:	4650      	mov	r0, sl
 8006f5e:	f000 ff3f 	bl	8007de0 <_free_r>
 8006f62:	e7c7      	b.n	8006ef4 <__ssputs_r+0x46>

08006f64 <_svfiprintf_r>:
 8006f64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f68:	4698      	mov	r8, r3
 8006f6a:	898b      	ldrh	r3, [r1, #12]
 8006f6c:	061b      	lsls	r3, r3, #24
 8006f6e:	b09d      	sub	sp, #116	; 0x74
 8006f70:	4607      	mov	r7, r0
 8006f72:	460d      	mov	r5, r1
 8006f74:	4614      	mov	r4, r2
 8006f76:	d50e      	bpl.n	8006f96 <_svfiprintf_r+0x32>
 8006f78:	690b      	ldr	r3, [r1, #16]
 8006f7a:	b963      	cbnz	r3, 8006f96 <_svfiprintf_r+0x32>
 8006f7c:	2140      	movs	r1, #64	; 0x40
 8006f7e:	f000 ff9b 	bl	8007eb8 <_malloc_r>
 8006f82:	6028      	str	r0, [r5, #0]
 8006f84:	6128      	str	r0, [r5, #16]
 8006f86:	b920      	cbnz	r0, 8006f92 <_svfiprintf_r+0x2e>
 8006f88:	230c      	movs	r3, #12
 8006f8a:	603b      	str	r3, [r7, #0]
 8006f8c:	f04f 30ff 	mov.w	r0, #4294967295
 8006f90:	e0d1      	b.n	8007136 <_svfiprintf_r+0x1d2>
 8006f92:	2340      	movs	r3, #64	; 0x40
 8006f94:	616b      	str	r3, [r5, #20]
 8006f96:	2300      	movs	r3, #0
 8006f98:	9309      	str	r3, [sp, #36]	; 0x24
 8006f9a:	2320      	movs	r3, #32
 8006f9c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006fa0:	f8cd 800c 	str.w	r8, [sp, #12]
 8006fa4:	2330      	movs	r3, #48	; 0x30
 8006fa6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007150 <_svfiprintf_r+0x1ec>
 8006faa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006fae:	f04f 0901 	mov.w	r9, #1
 8006fb2:	4623      	mov	r3, r4
 8006fb4:	469a      	mov	sl, r3
 8006fb6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006fba:	b10a      	cbz	r2, 8006fc0 <_svfiprintf_r+0x5c>
 8006fbc:	2a25      	cmp	r2, #37	; 0x25
 8006fbe:	d1f9      	bne.n	8006fb4 <_svfiprintf_r+0x50>
 8006fc0:	ebba 0b04 	subs.w	fp, sl, r4
 8006fc4:	d00b      	beq.n	8006fde <_svfiprintf_r+0x7a>
 8006fc6:	465b      	mov	r3, fp
 8006fc8:	4622      	mov	r2, r4
 8006fca:	4629      	mov	r1, r5
 8006fcc:	4638      	mov	r0, r7
 8006fce:	f7ff ff6e 	bl	8006eae <__ssputs_r>
 8006fd2:	3001      	adds	r0, #1
 8006fd4:	f000 80aa 	beq.w	800712c <_svfiprintf_r+0x1c8>
 8006fd8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006fda:	445a      	add	r2, fp
 8006fdc:	9209      	str	r2, [sp, #36]	; 0x24
 8006fde:	f89a 3000 	ldrb.w	r3, [sl]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	f000 80a2 	beq.w	800712c <_svfiprintf_r+0x1c8>
 8006fe8:	2300      	movs	r3, #0
 8006fea:	f04f 32ff 	mov.w	r2, #4294967295
 8006fee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006ff2:	f10a 0a01 	add.w	sl, sl, #1
 8006ff6:	9304      	str	r3, [sp, #16]
 8006ff8:	9307      	str	r3, [sp, #28]
 8006ffa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006ffe:	931a      	str	r3, [sp, #104]	; 0x68
 8007000:	4654      	mov	r4, sl
 8007002:	2205      	movs	r2, #5
 8007004:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007008:	4851      	ldr	r0, [pc, #324]	; (8007150 <_svfiprintf_r+0x1ec>)
 800700a:	f7f9 f8f9 	bl	8000200 <memchr>
 800700e:	9a04      	ldr	r2, [sp, #16]
 8007010:	b9d8      	cbnz	r0, 800704a <_svfiprintf_r+0xe6>
 8007012:	06d0      	lsls	r0, r2, #27
 8007014:	bf44      	itt	mi
 8007016:	2320      	movmi	r3, #32
 8007018:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800701c:	0711      	lsls	r1, r2, #28
 800701e:	bf44      	itt	mi
 8007020:	232b      	movmi	r3, #43	; 0x2b
 8007022:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007026:	f89a 3000 	ldrb.w	r3, [sl]
 800702a:	2b2a      	cmp	r3, #42	; 0x2a
 800702c:	d015      	beq.n	800705a <_svfiprintf_r+0xf6>
 800702e:	9a07      	ldr	r2, [sp, #28]
 8007030:	4654      	mov	r4, sl
 8007032:	2000      	movs	r0, #0
 8007034:	f04f 0c0a 	mov.w	ip, #10
 8007038:	4621      	mov	r1, r4
 800703a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800703e:	3b30      	subs	r3, #48	; 0x30
 8007040:	2b09      	cmp	r3, #9
 8007042:	d94e      	bls.n	80070e2 <_svfiprintf_r+0x17e>
 8007044:	b1b0      	cbz	r0, 8007074 <_svfiprintf_r+0x110>
 8007046:	9207      	str	r2, [sp, #28]
 8007048:	e014      	b.n	8007074 <_svfiprintf_r+0x110>
 800704a:	eba0 0308 	sub.w	r3, r0, r8
 800704e:	fa09 f303 	lsl.w	r3, r9, r3
 8007052:	4313      	orrs	r3, r2
 8007054:	9304      	str	r3, [sp, #16]
 8007056:	46a2      	mov	sl, r4
 8007058:	e7d2      	b.n	8007000 <_svfiprintf_r+0x9c>
 800705a:	9b03      	ldr	r3, [sp, #12]
 800705c:	1d19      	adds	r1, r3, #4
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	9103      	str	r1, [sp, #12]
 8007062:	2b00      	cmp	r3, #0
 8007064:	bfbb      	ittet	lt
 8007066:	425b      	neglt	r3, r3
 8007068:	f042 0202 	orrlt.w	r2, r2, #2
 800706c:	9307      	strge	r3, [sp, #28]
 800706e:	9307      	strlt	r3, [sp, #28]
 8007070:	bfb8      	it	lt
 8007072:	9204      	strlt	r2, [sp, #16]
 8007074:	7823      	ldrb	r3, [r4, #0]
 8007076:	2b2e      	cmp	r3, #46	; 0x2e
 8007078:	d10c      	bne.n	8007094 <_svfiprintf_r+0x130>
 800707a:	7863      	ldrb	r3, [r4, #1]
 800707c:	2b2a      	cmp	r3, #42	; 0x2a
 800707e:	d135      	bne.n	80070ec <_svfiprintf_r+0x188>
 8007080:	9b03      	ldr	r3, [sp, #12]
 8007082:	1d1a      	adds	r2, r3, #4
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	9203      	str	r2, [sp, #12]
 8007088:	2b00      	cmp	r3, #0
 800708a:	bfb8      	it	lt
 800708c:	f04f 33ff 	movlt.w	r3, #4294967295
 8007090:	3402      	adds	r4, #2
 8007092:	9305      	str	r3, [sp, #20]
 8007094:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007160 <_svfiprintf_r+0x1fc>
 8007098:	7821      	ldrb	r1, [r4, #0]
 800709a:	2203      	movs	r2, #3
 800709c:	4650      	mov	r0, sl
 800709e:	f7f9 f8af 	bl	8000200 <memchr>
 80070a2:	b140      	cbz	r0, 80070b6 <_svfiprintf_r+0x152>
 80070a4:	2340      	movs	r3, #64	; 0x40
 80070a6:	eba0 000a 	sub.w	r0, r0, sl
 80070aa:	fa03 f000 	lsl.w	r0, r3, r0
 80070ae:	9b04      	ldr	r3, [sp, #16]
 80070b0:	4303      	orrs	r3, r0
 80070b2:	3401      	adds	r4, #1
 80070b4:	9304      	str	r3, [sp, #16]
 80070b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070ba:	4826      	ldr	r0, [pc, #152]	; (8007154 <_svfiprintf_r+0x1f0>)
 80070bc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80070c0:	2206      	movs	r2, #6
 80070c2:	f7f9 f89d 	bl	8000200 <memchr>
 80070c6:	2800      	cmp	r0, #0
 80070c8:	d038      	beq.n	800713c <_svfiprintf_r+0x1d8>
 80070ca:	4b23      	ldr	r3, [pc, #140]	; (8007158 <_svfiprintf_r+0x1f4>)
 80070cc:	bb1b      	cbnz	r3, 8007116 <_svfiprintf_r+0x1b2>
 80070ce:	9b03      	ldr	r3, [sp, #12]
 80070d0:	3307      	adds	r3, #7
 80070d2:	f023 0307 	bic.w	r3, r3, #7
 80070d6:	3308      	adds	r3, #8
 80070d8:	9303      	str	r3, [sp, #12]
 80070da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070dc:	4433      	add	r3, r6
 80070de:	9309      	str	r3, [sp, #36]	; 0x24
 80070e0:	e767      	b.n	8006fb2 <_svfiprintf_r+0x4e>
 80070e2:	fb0c 3202 	mla	r2, ip, r2, r3
 80070e6:	460c      	mov	r4, r1
 80070e8:	2001      	movs	r0, #1
 80070ea:	e7a5      	b.n	8007038 <_svfiprintf_r+0xd4>
 80070ec:	2300      	movs	r3, #0
 80070ee:	3401      	adds	r4, #1
 80070f0:	9305      	str	r3, [sp, #20]
 80070f2:	4619      	mov	r1, r3
 80070f4:	f04f 0c0a 	mov.w	ip, #10
 80070f8:	4620      	mov	r0, r4
 80070fa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80070fe:	3a30      	subs	r2, #48	; 0x30
 8007100:	2a09      	cmp	r2, #9
 8007102:	d903      	bls.n	800710c <_svfiprintf_r+0x1a8>
 8007104:	2b00      	cmp	r3, #0
 8007106:	d0c5      	beq.n	8007094 <_svfiprintf_r+0x130>
 8007108:	9105      	str	r1, [sp, #20]
 800710a:	e7c3      	b.n	8007094 <_svfiprintf_r+0x130>
 800710c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007110:	4604      	mov	r4, r0
 8007112:	2301      	movs	r3, #1
 8007114:	e7f0      	b.n	80070f8 <_svfiprintf_r+0x194>
 8007116:	ab03      	add	r3, sp, #12
 8007118:	9300      	str	r3, [sp, #0]
 800711a:	462a      	mov	r2, r5
 800711c:	4b0f      	ldr	r3, [pc, #60]	; (800715c <_svfiprintf_r+0x1f8>)
 800711e:	a904      	add	r1, sp, #16
 8007120:	4638      	mov	r0, r7
 8007122:	f3af 8000 	nop.w
 8007126:	1c42      	adds	r2, r0, #1
 8007128:	4606      	mov	r6, r0
 800712a:	d1d6      	bne.n	80070da <_svfiprintf_r+0x176>
 800712c:	89ab      	ldrh	r3, [r5, #12]
 800712e:	065b      	lsls	r3, r3, #25
 8007130:	f53f af2c 	bmi.w	8006f8c <_svfiprintf_r+0x28>
 8007134:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007136:	b01d      	add	sp, #116	; 0x74
 8007138:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800713c:	ab03      	add	r3, sp, #12
 800713e:	9300      	str	r3, [sp, #0]
 8007140:	462a      	mov	r2, r5
 8007142:	4b06      	ldr	r3, [pc, #24]	; (800715c <_svfiprintf_r+0x1f8>)
 8007144:	a904      	add	r1, sp, #16
 8007146:	4638      	mov	r0, r7
 8007148:	f000 fa4c 	bl	80075e4 <_printf_i>
 800714c:	e7eb      	b.n	8007126 <_svfiprintf_r+0x1c2>
 800714e:	bf00      	nop
 8007150:	08008c5c 	.word	0x08008c5c
 8007154:	08008c66 	.word	0x08008c66
 8007158:	00000000 	.word	0x00000000
 800715c:	08006eaf 	.word	0x08006eaf
 8007160:	08008c62 	.word	0x08008c62

08007164 <_sungetc_r>:
 8007164:	b538      	push	{r3, r4, r5, lr}
 8007166:	1c4b      	adds	r3, r1, #1
 8007168:	4614      	mov	r4, r2
 800716a:	d103      	bne.n	8007174 <_sungetc_r+0x10>
 800716c:	f04f 35ff 	mov.w	r5, #4294967295
 8007170:	4628      	mov	r0, r5
 8007172:	bd38      	pop	{r3, r4, r5, pc}
 8007174:	8993      	ldrh	r3, [r2, #12]
 8007176:	f023 0320 	bic.w	r3, r3, #32
 800717a:	8193      	strh	r3, [r2, #12]
 800717c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800717e:	6852      	ldr	r2, [r2, #4]
 8007180:	b2cd      	uxtb	r5, r1
 8007182:	b18b      	cbz	r3, 80071a8 <_sungetc_r+0x44>
 8007184:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007186:	4293      	cmp	r3, r2
 8007188:	dd08      	ble.n	800719c <_sungetc_r+0x38>
 800718a:	6823      	ldr	r3, [r4, #0]
 800718c:	1e5a      	subs	r2, r3, #1
 800718e:	6022      	str	r2, [r4, #0]
 8007190:	f803 5c01 	strb.w	r5, [r3, #-1]
 8007194:	6863      	ldr	r3, [r4, #4]
 8007196:	3301      	adds	r3, #1
 8007198:	6063      	str	r3, [r4, #4]
 800719a:	e7e9      	b.n	8007170 <_sungetc_r+0xc>
 800719c:	4621      	mov	r1, r4
 800719e:	f000 fdc9 	bl	8007d34 <__submore>
 80071a2:	2800      	cmp	r0, #0
 80071a4:	d0f1      	beq.n	800718a <_sungetc_r+0x26>
 80071a6:	e7e1      	b.n	800716c <_sungetc_r+0x8>
 80071a8:	6921      	ldr	r1, [r4, #16]
 80071aa:	6823      	ldr	r3, [r4, #0]
 80071ac:	b151      	cbz	r1, 80071c4 <_sungetc_r+0x60>
 80071ae:	4299      	cmp	r1, r3
 80071b0:	d208      	bcs.n	80071c4 <_sungetc_r+0x60>
 80071b2:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80071b6:	42a9      	cmp	r1, r5
 80071b8:	d104      	bne.n	80071c4 <_sungetc_r+0x60>
 80071ba:	3b01      	subs	r3, #1
 80071bc:	3201      	adds	r2, #1
 80071be:	6023      	str	r3, [r4, #0]
 80071c0:	6062      	str	r2, [r4, #4]
 80071c2:	e7d5      	b.n	8007170 <_sungetc_r+0xc>
 80071c4:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 80071c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80071cc:	6363      	str	r3, [r4, #52]	; 0x34
 80071ce:	2303      	movs	r3, #3
 80071d0:	63a3      	str	r3, [r4, #56]	; 0x38
 80071d2:	4623      	mov	r3, r4
 80071d4:	f803 5f46 	strb.w	r5, [r3, #70]!
 80071d8:	6023      	str	r3, [r4, #0]
 80071da:	2301      	movs	r3, #1
 80071dc:	e7dc      	b.n	8007198 <_sungetc_r+0x34>

080071de <__ssrefill_r>:
 80071de:	b510      	push	{r4, lr}
 80071e0:	460c      	mov	r4, r1
 80071e2:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80071e4:	b169      	cbz	r1, 8007202 <__ssrefill_r+0x24>
 80071e6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80071ea:	4299      	cmp	r1, r3
 80071ec:	d001      	beq.n	80071f2 <__ssrefill_r+0x14>
 80071ee:	f000 fdf7 	bl	8007de0 <_free_r>
 80071f2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80071f4:	6063      	str	r3, [r4, #4]
 80071f6:	2000      	movs	r0, #0
 80071f8:	6360      	str	r0, [r4, #52]	; 0x34
 80071fa:	b113      	cbz	r3, 8007202 <__ssrefill_r+0x24>
 80071fc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80071fe:	6023      	str	r3, [r4, #0]
 8007200:	bd10      	pop	{r4, pc}
 8007202:	6923      	ldr	r3, [r4, #16]
 8007204:	6023      	str	r3, [r4, #0]
 8007206:	2300      	movs	r3, #0
 8007208:	6063      	str	r3, [r4, #4]
 800720a:	89a3      	ldrh	r3, [r4, #12]
 800720c:	f043 0320 	orr.w	r3, r3, #32
 8007210:	81a3      	strh	r3, [r4, #12]
 8007212:	f04f 30ff 	mov.w	r0, #4294967295
 8007216:	e7f3      	b.n	8007200 <__ssrefill_r+0x22>

08007218 <__ssvfiscanf_r>:
 8007218:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800721c:	460c      	mov	r4, r1
 800721e:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8007222:	2100      	movs	r1, #0
 8007224:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8007228:	49a6      	ldr	r1, [pc, #664]	; (80074c4 <__ssvfiscanf_r+0x2ac>)
 800722a:	91a0      	str	r1, [sp, #640]	; 0x280
 800722c:	f10d 0804 	add.w	r8, sp, #4
 8007230:	49a5      	ldr	r1, [pc, #660]	; (80074c8 <__ssvfiscanf_r+0x2b0>)
 8007232:	4fa6      	ldr	r7, [pc, #664]	; (80074cc <__ssvfiscanf_r+0x2b4>)
 8007234:	f8df 9298 	ldr.w	r9, [pc, #664]	; 80074d0 <__ssvfiscanf_r+0x2b8>
 8007238:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800723c:	4606      	mov	r6, r0
 800723e:	91a1      	str	r1, [sp, #644]	; 0x284
 8007240:	9300      	str	r3, [sp, #0]
 8007242:	7813      	ldrb	r3, [r2, #0]
 8007244:	2b00      	cmp	r3, #0
 8007246:	f000 815a 	beq.w	80074fe <__ssvfiscanf_r+0x2e6>
 800724a:	5dd9      	ldrb	r1, [r3, r7]
 800724c:	f011 0108 	ands.w	r1, r1, #8
 8007250:	f102 0501 	add.w	r5, r2, #1
 8007254:	d019      	beq.n	800728a <__ssvfiscanf_r+0x72>
 8007256:	6863      	ldr	r3, [r4, #4]
 8007258:	2b00      	cmp	r3, #0
 800725a:	dd0f      	ble.n	800727c <__ssvfiscanf_r+0x64>
 800725c:	6823      	ldr	r3, [r4, #0]
 800725e:	781a      	ldrb	r2, [r3, #0]
 8007260:	5cba      	ldrb	r2, [r7, r2]
 8007262:	0712      	lsls	r2, r2, #28
 8007264:	d401      	bmi.n	800726a <__ssvfiscanf_r+0x52>
 8007266:	462a      	mov	r2, r5
 8007268:	e7eb      	b.n	8007242 <__ssvfiscanf_r+0x2a>
 800726a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800726c:	3201      	adds	r2, #1
 800726e:	9245      	str	r2, [sp, #276]	; 0x114
 8007270:	6862      	ldr	r2, [r4, #4]
 8007272:	3301      	adds	r3, #1
 8007274:	3a01      	subs	r2, #1
 8007276:	6062      	str	r2, [r4, #4]
 8007278:	6023      	str	r3, [r4, #0]
 800727a:	e7ec      	b.n	8007256 <__ssvfiscanf_r+0x3e>
 800727c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800727e:	4621      	mov	r1, r4
 8007280:	4630      	mov	r0, r6
 8007282:	4798      	blx	r3
 8007284:	2800      	cmp	r0, #0
 8007286:	d0e9      	beq.n	800725c <__ssvfiscanf_r+0x44>
 8007288:	e7ed      	b.n	8007266 <__ssvfiscanf_r+0x4e>
 800728a:	2b25      	cmp	r3, #37	; 0x25
 800728c:	d012      	beq.n	80072b4 <__ssvfiscanf_r+0x9c>
 800728e:	469a      	mov	sl, r3
 8007290:	6863      	ldr	r3, [r4, #4]
 8007292:	2b00      	cmp	r3, #0
 8007294:	f340 8091 	ble.w	80073ba <__ssvfiscanf_r+0x1a2>
 8007298:	6822      	ldr	r2, [r4, #0]
 800729a:	7813      	ldrb	r3, [r2, #0]
 800729c:	4553      	cmp	r3, sl
 800729e:	f040 812e 	bne.w	80074fe <__ssvfiscanf_r+0x2e6>
 80072a2:	6863      	ldr	r3, [r4, #4]
 80072a4:	3b01      	subs	r3, #1
 80072a6:	6063      	str	r3, [r4, #4]
 80072a8:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80072aa:	3201      	adds	r2, #1
 80072ac:	3301      	adds	r3, #1
 80072ae:	6022      	str	r2, [r4, #0]
 80072b0:	9345      	str	r3, [sp, #276]	; 0x114
 80072b2:	e7d8      	b.n	8007266 <__ssvfiscanf_r+0x4e>
 80072b4:	9141      	str	r1, [sp, #260]	; 0x104
 80072b6:	9143      	str	r1, [sp, #268]	; 0x10c
 80072b8:	7853      	ldrb	r3, [r2, #1]
 80072ba:	2b2a      	cmp	r3, #42	; 0x2a
 80072bc:	bf02      	ittt	eq
 80072be:	2310      	moveq	r3, #16
 80072c0:	1c95      	addeq	r5, r2, #2
 80072c2:	9341      	streq	r3, [sp, #260]	; 0x104
 80072c4:	220a      	movs	r2, #10
 80072c6:	46aa      	mov	sl, r5
 80072c8:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80072cc:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 80072d0:	2b09      	cmp	r3, #9
 80072d2:	d91d      	bls.n	8007310 <__ssvfiscanf_r+0xf8>
 80072d4:	487e      	ldr	r0, [pc, #504]	; (80074d0 <__ssvfiscanf_r+0x2b8>)
 80072d6:	2203      	movs	r2, #3
 80072d8:	f7f8 ff92 	bl	8000200 <memchr>
 80072dc:	b140      	cbz	r0, 80072f0 <__ssvfiscanf_r+0xd8>
 80072de:	2301      	movs	r3, #1
 80072e0:	eba0 0009 	sub.w	r0, r0, r9
 80072e4:	fa03 f000 	lsl.w	r0, r3, r0
 80072e8:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80072ea:	4318      	orrs	r0, r3
 80072ec:	9041      	str	r0, [sp, #260]	; 0x104
 80072ee:	4655      	mov	r5, sl
 80072f0:	f815 3b01 	ldrb.w	r3, [r5], #1
 80072f4:	2b78      	cmp	r3, #120	; 0x78
 80072f6:	d806      	bhi.n	8007306 <__ssvfiscanf_r+0xee>
 80072f8:	2b57      	cmp	r3, #87	; 0x57
 80072fa:	d810      	bhi.n	800731e <__ssvfiscanf_r+0x106>
 80072fc:	2b25      	cmp	r3, #37	; 0x25
 80072fe:	d0c6      	beq.n	800728e <__ssvfiscanf_r+0x76>
 8007300:	d856      	bhi.n	80073b0 <__ssvfiscanf_r+0x198>
 8007302:	2b00      	cmp	r3, #0
 8007304:	d064      	beq.n	80073d0 <__ssvfiscanf_r+0x1b8>
 8007306:	2303      	movs	r3, #3
 8007308:	9347      	str	r3, [sp, #284]	; 0x11c
 800730a:	230a      	movs	r3, #10
 800730c:	9342      	str	r3, [sp, #264]	; 0x108
 800730e:	e071      	b.n	80073f4 <__ssvfiscanf_r+0x1dc>
 8007310:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8007312:	fb02 1103 	mla	r1, r2, r3, r1
 8007316:	3930      	subs	r1, #48	; 0x30
 8007318:	9143      	str	r1, [sp, #268]	; 0x10c
 800731a:	4655      	mov	r5, sl
 800731c:	e7d3      	b.n	80072c6 <__ssvfiscanf_r+0xae>
 800731e:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8007322:	2a20      	cmp	r2, #32
 8007324:	d8ef      	bhi.n	8007306 <__ssvfiscanf_r+0xee>
 8007326:	a101      	add	r1, pc, #4	; (adr r1, 800732c <__ssvfiscanf_r+0x114>)
 8007328:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800732c:	080073df 	.word	0x080073df
 8007330:	08007307 	.word	0x08007307
 8007334:	08007307 	.word	0x08007307
 8007338:	0800743d 	.word	0x0800743d
 800733c:	08007307 	.word	0x08007307
 8007340:	08007307 	.word	0x08007307
 8007344:	08007307 	.word	0x08007307
 8007348:	08007307 	.word	0x08007307
 800734c:	08007307 	.word	0x08007307
 8007350:	08007307 	.word	0x08007307
 8007354:	08007307 	.word	0x08007307
 8007358:	08007453 	.word	0x08007453
 800735c:	08007429 	.word	0x08007429
 8007360:	080073b7 	.word	0x080073b7
 8007364:	080073b7 	.word	0x080073b7
 8007368:	080073b7 	.word	0x080073b7
 800736c:	08007307 	.word	0x08007307
 8007370:	0800742d 	.word	0x0800742d
 8007374:	08007307 	.word	0x08007307
 8007378:	08007307 	.word	0x08007307
 800737c:	08007307 	.word	0x08007307
 8007380:	08007307 	.word	0x08007307
 8007384:	08007463 	.word	0x08007463
 8007388:	08007435 	.word	0x08007435
 800738c:	080073d7 	.word	0x080073d7
 8007390:	08007307 	.word	0x08007307
 8007394:	08007307 	.word	0x08007307
 8007398:	0800745f 	.word	0x0800745f
 800739c:	08007307 	.word	0x08007307
 80073a0:	08007429 	.word	0x08007429
 80073a4:	08007307 	.word	0x08007307
 80073a8:	08007307 	.word	0x08007307
 80073ac:	080073df 	.word	0x080073df
 80073b0:	3b45      	subs	r3, #69	; 0x45
 80073b2:	2b02      	cmp	r3, #2
 80073b4:	d8a7      	bhi.n	8007306 <__ssvfiscanf_r+0xee>
 80073b6:	2305      	movs	r3, #5
 80073b8:	e01b      	b.n	80073f2 <__ssvfiscanf_r+0x1da>
 80073ba:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80073bc:	4621      	mov	r1, r4
 80073be:	4630      	mov	r0, r6
 80073c0:	4798      	blx	r3
 80073c2:	2800      	cmp	r0, #0
 80073c4:	f43f af68 	beq.w	8007298 <__ssvfiscanf_r+0x80>
 80073c8:	9844      	ldr	r0, [sp, #272]	; 0x110
 80073ca:	2800      	cmp	r0, #0
 80073cc:	f040 808d 	bne.w	80074ea <__ssvfiscanf_r+0x2d2>
 80073d0:	f04f 30ff 	mov.w	r0, #4294967295
 80073d4:	e08f      	b.n	80074f6 <__ssvfiscanf_r+0x2de>
 80073d6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80073d8:	f042 0220 	orr.w	r2, r2, #32
 80073dc:	9241      	str	r2, [sp, #260]	; 0x104
 80073de:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80073e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80073e4:	9241      	str	r2, [sp, #260]	; 0x104
 80073e6:	2210      	movs	r2, #16
 80073e8:	2b6f      	cmp	r3, #111	; 0x6f
 80073ea:	9242      	str	r2, [sp, #264]	; 0x108
 80073ec:	bf34      	ite	cc
 80073ee:	2303      	movcc	r3, #3
 80073f0:	2304      	movcs	r3, #4
 80073f2:	9347      	str	r3, [sp, #284]	; 0x11c
 80073f4:	6863      	ldr	r3, [r4, #4]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	dd42      	ble.n	8007480 <__ssvfiscanf_r+0x268>
 80073fa:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80073fc:	0659      	lsls	r1, r3, #25
 80073fe:	d404      	bmi.n	800740a <__ssvfiscanf_r+0x1f2>
 8007400:	6823      	ldr	r3, [r4, #0]
 8007402:	781a      	ldrb	r2, [r3, #0]
 8007404:	5cba      	ldrb	r2, [r7, r2]
 8007406:	0712      	lsls	r2, r2, #28
 8007408:	d441      	bmi.n	800748e <__ssvfiscanf_r+0x276>
 800740a:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800740c:	2b02      	cmp	r3, #2
 800740e:	dc50      	bgt.n	80074b2 <__ssvfiscanf_r+0x29a>
 8007410:	466b      	mov	r3, sp
 8007412:	4622      	mov	r2, r4
 8007414:	a941      	add	r1, sp, #260	; 0x104
 8007416:	4630      	mov	r0, r6
 8007418:	f000 fa0a 	bl	8007830 <_scanf_chars>
 800741c:	2801      	cmp	r0, #1
 800741e:	d06e      	beq.n	80074fe <__ssvfiscanf_r+0x2e6>
 8007420:	2802      	cmp	r0, #2
 8007422:	f47f af20 	bne.w	8007266 <__ssvfiscanf_r+0x4e>
 8007426:	e7cf      	b.n	80073c8 <__ssvfiscanf_r+0x1b0>
 8007428:	220a      	movs	r2, #10
 800742a:	e7dd      	b.n	80073e8 <__ssvfiscanf_r+0x1d0>
 800742c:	2300      	movs	r3, #0
 800742e:	9342      	str	r3, [sp, #264]	; 0x108
 8007430:	2303      	movs	r3, #3
 8007432:	e7de      	b.n	80073f2 <__ssvfiscanf_r+0x1da>
 8007434:	2308      	movs	r3, #8
 8007436:	9342      	str	r3, [sp, #264]	; 0x108
 8007438:	2304      	movs	r3, #4
 800743a:	e7da      	b.n	80073f2 <__ssvfiscanf_r+0x1da>
 800743c:	4629      	mov	r1, r5
 800743e:	4640      	mov	r0, r8
 8007440:	f000 fb48 	bl	8007ad4 <__sccl>
 8007444:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007446:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800744a:	9341      	str	r3, [sp, #260]	; 0x104
 800744c:	4605      	mov	r5, r0
 800744e:	2301      	movs	r3, #1
 8007450:	e7cf      	b.n	80073f2 <__ssvfiscanf_r+0x1da>
 8007452:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007454:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007458:	9341      	str	r3, [sp, #260]	; 0x104
 800745a:	2300      	movs	r3, #0
 800745c:	e7c9      	b.n	80073f2 <__ssvfiscanf_r+0x1da>
 800745e:	2302      	movs	r3, #2
 8007460:	e7c7      	b.n	80073f2 <__ssvfiscanf_r+0x1da>
 8007462:	9841      	ldr	r0, [sp, #260]	; 0x104
 8007464:	06c3      	lsls	r3, r0, #27
 8007466:	f53f aefe 	bmi.w	8007266 <__ssvfiscanf_r+0x4e>
 800746a:	9b00      	ldr	r3, [sp, #0]
 800746c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800746e:	1d19      	adds	r1, r3, #4
 8007470:	9100      	str	r1, [sp, #0]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	f010 0f01 	tst.w	r0, #1
 8007478:	bf14      	ite	ne
 800747a:	801a      	strhne	r2, [r3, #0]
 800747c:	601a      	streq	r2, [r3, #0]
 800747e:	e6f2      	b.n	8007266 <__ssvfiscanf_r+0x4e>
 8007480:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007482:	4621      	mov	r1, r4
 8007484:	4630      	mov	r0, r6
 8007486:	4798      	blx	r3
 8007488:	2800      	cmp	r0, #0
 800748a:	d0b6      	beq.n	80073fa <__ssvfiscanf_r+0x1e2>
 800748c:	e79c      	b.n	80073c8 <__ssvfiscanf_r+0x1b0>
 800748e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8007490:	3201      	adds	r2, #1
 8007492:	9245      	str	r2, [sp, #276]	; 0x114
 8007494:	6862      	ldr	r2, [r4, #4]
 8007496:	3a01      	subs	r2, #1
 8007498:	2a00      	cmp	r2, #0
 800749a:	6062      	str	r2, [r4, #4]
 800749c:	dd02      	ble.n	80074a4 <__ssvfiscanf_r+0x28c>
 800749e:	3301      	adds	r3, #1
 80074a0:	6023      	str	r3, [r4, #0]
 80074a2:	e7ad      	b.n	8007400 <__ssvfiscanf_r+0x1e8>
 80074a4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80074a6:	4621      	mov	r1, r4
 80074a8:	4630      	mov	r0, r6
 80074aa:	4798      	blx	r3
 80074ac:	2800      	cmp	r0, #0
 80074ae:	d0a7      	beq.n	8007400 <__ssvfiscanf_r+0x1e8>
 80074b0:	e78a      	b.n	80073c8 <__ssvfiscanf_r+0x1b0>
 80074b2:	2b04      	cmp	r3, #4
 80074b4:	dc0e      	bgt.n	80074d4 <__ssvfiscanf_r+0x2bc>
 80074b6:	466b      	mov	r3, sp
 80074b8:	4622      	mov	r2, r4
 80074ba:	a941      	add	r1, sp, #260	; 0x104
 80074bc:	4630      	mov	r0, r6
 80074be:	f000 fa11 	bl	80078e4 <_scanf_i>
 80074c2:	e7ab      	b.n	800741c <__ssvfiscanf_r+0x204>
 80074c4:	08007165 	.word	0x08007165
 80074c8:	080071df 	.word	0x080071df
 80074cc:	08008cab 	.word	0x08008cab
 80074d0:	08008c62 	.word	0x08008c62
 80074d4:	4b0b      	ldr	r3, [pc, #44]	; (8007504 <__ssvfiscanf_r+0x2ec>)
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	f43f aec5 	beq.w	8007266 <__ssvfiscanf_r+0x4e>
 80074dc:	466b      	mov	r3, sp
 80074de:	4622      	mov	r2, r4
 80074e0:	a941      	add	r1, sp, #260	; 0x104
 80074e2:	4630      	mov	r0, r6
 80074e4:	f3af 8000 	nop.w
 80074e8:	e798      	b.n	800741c <__ssvfiscanf_r+0x204>
 80074ea:	89a3      	ldrh	r3, [r4, #12]
 80074ec:	f013 0f40 	tst.w	r3, #64	; 0x40
 80074f0:	bf18      	it	ne
 80074f2:	f04f 30ff 	movne.w	r0, #4294967295
 80074f6:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 80074fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074fe:	9844      	ldr	r0, [sp, #272]	; 0x110
 8007500:	e7f9      	b.n	80074f6 <__ssvfiscanf_r+0x2de>
 8007502:	bf00      	nop
 8007504:	00000000 	.word	0x00000000

08007508 <_printf_common>:
 8007508:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800750c:	4616      	mov	r6, r2
 800750e:	4699      	mov	r9, r3
 8007510:	688a      	ldr	r2, [r1, #8]
 8007512:	690b      	ldr	r3, [r1, #16]
 8007514:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007518:	4293      	cmp	r3, r2
 800751a:	bfb8      	it	lt
 800751c:	4613      	movlt	r3, r2
 800751e:	6033      	str	r3, [r6, #0]
 8007520:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007524:	4607      	mov	r7, r0
 8007526:	460c      	mov	r4, r1
 8007528:	b10a      	cbz	r2, 800752e <_printf_common+0x26>
 800752a:	3301      	adds	r3, #1
 800752c:	6033      	str	r3, [r6, #0]
 800752e:	6823      	ldr	r3, [r4, #0]
 8007530:	0699      	lsls	r1, r3, #26
 8007532:	bf42      	ittt	mi
 8007534:	6833      	ldrmi	r3, [r6, #0]
 8007536:	3302      	addmi	r3, #2
 8007538:	6033      	strmi	r3, [r6, #0]
 800753a:	6825      	ldr	r5, [r4, #0]
 800753c:	f015 0506 	ands.w	r5, r5, #6
 8007540:	d106      	bne.n	8007550 <_printf_common+0x48>
 8007542:	f104 0a19 	add.w	sl, r4, #25
 8007546:	68e3      	ldr	r3, [r4, #12]
 8007548:	6832      	ldr	r2, [r6, #0]
 800754a:	1a9b      	subs	r3, r3, r2
 800754c:	42ab      	cmp	r3, r5
 800754e:	dc26      	bgt.n	800759e <_printf_common+0x96>
 8007550:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007554:	1e13      	subs	r3, r2, #0
 8007556:	6822      	ldr	r2, [r4, #0]
 8007558:	bf18      	it	ne
 800755a:	2301      	movne	r3, #1
 800755c:	0692      	lsls	r2, r2, #26
 800755e:	d42b      	bmi.n	80075b8 <_printf_common+0xb0>
 8007560:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007564:	4649      	mov	r1, r9
 8007566:	4638      	mov	r0, r7
 8007568:	47c0      	blx	r8
 800756a:	3001      	adds	r0, #1
 800756c:	d01e      	beq.n	80075ac <_printf_common+0xa4>
 800756e:	6823      	ldr	r3, [r4, #0]
 8007570:	68e5      	ldr	r5, [r4, #12]
 8007572:	6832      	ldr	r2, [r6, #0]
 8007574:	f003 0306 	and.w	r3, r3, #6
 8007578:	2b04      	cmp	r3, #4
 800757a:	bf08      	it	eq
 800757c:	1aad      	subeq	r5, r5, r2
 800757e:	68a3      	ldr	r3, [r4, #8]
 8007580:	6922      	ldr	r2, [r4, #16]
 8007582:	bf0c      	ite	eq
 8007584:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007588:	2500      	movne	r5, #0
 800758a:	4293      	cmp	r3, r2
 800758c:	bfc4      	itt	gt
 800758e:	1a9b      	subgt	r3, r3, r2
 8007590:	18ed      	addgt	r5, r5, r3
 8007592:	2600      	movs	r6, #0
 8007594:	341a      	adds	r4, #26
 8007596:	42b5      	cmp	r5, r6
 8007598:	d11a      	bne.n	80075d0 <_printf_common+0xc8>
 800759a:	2000      	movs	r0, #0
 800759c:	e008      	b.n	80075b0 <_printf_common+0xa8>
 800759e:	2301      	movs	r3, #1
 80075a0:	4652      	mov	r2, sl
 80075a2:	4649      	mov	r1, r9
 80075a4:	4638      	mov	r0, r7
 80075a6:	47c0      	blx	r8
 80075a8:	3001      	adds	r0, #1
 80075aa:	d103      	bne.n	80075b4 <_printf_common+0xac>
 80075ac:	f04f 30ff 	mov.w	r0, #4294967295
 80075b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075b4:	3501      	adds	r5, #1
 80075b6:	e7c6      	b.n	8007546 <_printf_common+0x3e>
 80075b8:	18e1      	adds	r1, r4, r3
 80075ba:	1c5a      	adds	r2, r3, #1
 80075bc:	2030      	movs	r0, #48	; 0x30
 80075be:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80075c2:	4422      	add	r2, r4
 80075c4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80075c8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80075cc:	3302      	adds	r3, #2
 80075ce:	e7c7      	b.n	8007560 <_printf_common+0x58>
 80075d0:	2301      	movs	r3, #1
 80075d2:	4622      	mov	r2, r4
 80075d4:	4649      	mov	r1, r9
 80075d6:	4638      	mov	r0, r7
 80075d8:	47c0      	blx	r8
 80075da:	3001      	adds	r0, #1
 80075dc:	d0e6      	beq.n	80075ac <_printf_common+0xa4>
 80075de:	3601      	adds	r6, #1
 80075e0:	e7d9      	b.n	8007596 <_printf_common+0x8e>
	...

080075e4 <_printf_i>:
 80075e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80075e8:	7e0f      	ldrb	r7, [r1, #24]
 80075ea:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80075ec:	2f78      	cmp	r7, #120	; 0x78
 80075ee:	4691      	mov	r9, r2
 80075f0:	4680      	mov	r8, r0
 80075f2:	460c      	mov	r4, r1
 80075f4:	469a      	mov	sl, r3
 80075f6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80075fa:	d807      	bhi.n	800760c <_printf_i+0x28>
 80075fc:	2f62      	cmp	r7, #98	; 0x62
 80075fe:	d80a      	bhi.n	8007616 <_printf_i+0x32>
 8007600:	2f00      	cmp	r7, #0
 8007602:	f000 80d8 	beq.w	80077b6 <_printf_i+0x1d2>
 8007606:	2f58      	cmp	r7, #88	; 0x58
 8007608:	f000 80a3 	beq.w	8007752 <_printf_i+0x16e>
 800760c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007610:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007614:	e03a      	b.n	800768c <_printf_i+0xa8>
 8007616:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800761a:	2b15      	cmp	r3, #21
 800761c:	d8f6      	bhi.n	800760c <_printf_i+0x28>
 800761e:	a101      	add	r1, pc, #4	; (adr r1, 8007624 <_printf_i+0x40>)
 8007620:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007624:	0800767d 	.word	0x0800767d
 8007628:	08007691 	.word	0x08007691
 800762c:	0800760d 	.word	0x0800760d
 8007630:	0800760d 	.word	0x0800760d
 8007634:	0800760d 	.word	0x0800760d
 8007638:	0800760d 	.word	0x0800760d
 800763c:	08007691 	.word	0x08007691
 8007640:	0800760d 	.word	0x0800760d
 8007644:	0800760d 	.word	0x0800760d
 8007648:	0800760d 	.word	0x0800760d
 800764c:	0800760d 	.word	0x0800760d
 8007650:	0800779d 	.word	0x0800779d
 8007654:	080076c1 	.word	0x080076c1
 8007658:	0800777f 	.word	0x0800777f
 800765c:	0800760d 	.word	0x0800760d
 8007660:	0800760d 	.word	0x0800760d
 8007664:	080077bf 	.word	0x080077bf
 8007668:	0800760d 	.word	0x0800760d
 800766c:	080076c1 	.word	0x080076c1
 8007670:	0800760d 	.word	0x0800760d
 8007674:	0800760d 	.word	0x0800760d
 8007678:	08007787 	.word	0x08007787
 800767c:	682b      	ldr	r3, [r5, #0]
 800767e:	1d1a      	adds	r2, r3, #4
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	602a      	str	r2, [r5, #0]
 8007684:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007688:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800768c:	2301      	movs	r3, #1
 800768e:	e0a3      	b.n	80077d8 <_printf_i+0x1f4>
 8007690:	6820      	ldr	r0, [r4, #0]
 8007692:	6829      	ldr	r1, [r5, #0]
 8007694:	0606      	lsls	r6, r0, #24
 8007696:	f101 0304 	add.w	r3, r1, #4
 800769a:	d50a      	bpl.n	80076b2 <_printf_i+0xce>
 800769c:	680e      	ldr	r6, [r1, #0]
 800769e:	602b      	str	r3, [r5, #0]
 80076a0:	2e00      	cmp	r6, #0
 80076a2:	da03      	bge.n	80076ac <_printf_i+0xc8>
 80076a4:	232d      	movs	r3, #45	; 0x2d
 80076a6:	4276      	negs	r6, r6
 80076a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80076ac:	485e      	ldr	r0, [pc, #376]	; (8007828 <_printf_i+0x244>)
 80076ae:	230a      	movs	r3, #10
 80076b0:	e019      	b.n	80076e6 <_printf_i+0x102>
 80076b2:	680e      	ldr	r6, [r1, #0]
 80076b4:	602b      	str	r3, [r5, #0]
 80076b6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80076ba:	bf18      	it	ne
 80076bc:	b236      	sxthne	r6, r6
 80076be:	e7ef      	b.n	80076a0 <_printf_i+0xbc>
 80076c0:	682b      	ldr	r3, [r5, #0]
 80076c2:	6820      	ldr	r0, [r4, #0]
 80076c4:	1d19      	adds	r1, r3, #4
 80076c6:	6029      	str	r1, [r5, #0]
 80076c8:	0601      	lsls	r1, r0, #24
 80076ca:	d501      	bpl.n	80076d0 <_printf_i+0xec>
 80076cc:	681e      	ldr	r6, [r3, #0]
 80076ce:	e002      	b.n	80076d6 <_printf_i+0xf2>
 80076d0:	0646      	lsls	r6, r0, #25
 80076d2:	d5fb      	bpl.n	80076cc <_printf_i+0xe8>
 80076d4:	881e      	ldrh	r6, [r3, #0]
 80076d6:	4854      	ldr	r0, [pc, #336]	; (8007828 <_printf_i+0x244>)
 80076d8:	2f6f      	cmp	r7, #111	; 0x6f
 80076da:	bf0c      	ite	eq
 80076dc:	2308      	moveq	r3, #8
 80076de:	230a      	movne	r3, #10
 80076e0:	2100      	movs	r1, #0
 80076e2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80076e6:	6865      	ldr	r5, [r4, #4]
 80076e8:	60a5      	str	r5, [r4, #8]
 80076ea:	2d00      	cmp	r5, #0
 80076ec:	bfa2      	ittt	ge
 80076ee:	6821      	ldrge	r1, [r4, #0]
 80076f0:	f021 0104 	bicge.w	r1, r1, #4
 80076f4:	6021      	strge	r1, [r4, #0]
 80076f6:	b90e      	cbnz	r6, 80076fc <_printf_i+0x118>
 80076f8:	2d00      	cmp	r5, #0
 80076fa:	d04d      	beq.n	8007798 <_printf_i+0x1b4>
 80076fc:	4615      	mov	r5, r2
 80076fe:	fbb6 f1f3 	udiv	r1, r6, r3
 8007702:	fb03 6711 	mls	r7, r3, r1, r6
 8007706:	5dc7      	ldrb	r7, [r0, r7]
 8007708:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800770c:	4637      	mov	r7, r6
 800770e:	42bb      	cmp	r3, r7
 8007710:	460e      	mov	r6, r1
 8007712:	d9f4      	bls.n	80076fe <_printf_i+0x11a>
 8007714:	2b08      	cmp	r3, #8
 8007716:	d10b      	bne.n	8007730 <_printf_i+0x14c>
 8007718:	6823      	ldr	r3, [r4, #0]
 800771a:	07de      	lsls	r6, r3, #31
 800771c:	d508      	bpl.n	8007730 <_printf_i+0x14c>
 800771e:	6923      	ldr	r3, [r4, #16]
 8007720:	6861      	ldr	r1, [r4, #4]
 8007722:	4299      	cmp	r1, r3
 8007724:	bfde      	ittt	le
 8007726:	2330      	movle	r3, #48	; 0x30
 8007728:	f805 3c01 	strble.w	r3, [r5, #-1]
 800772c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007730:	1b52      	subs	r2, r2, r5
 8007732:	6122      	str	r2, [r4, #16]
 8007734:	f8cd a000 	str.w	sl, [sp]
 8007738:	464b      	mov	r3, r9
 800773a:	aa03      	add	r2, sp, #12
 800773c:	4621      	mov	r1, r4
 800773e:	4640      	mov	r0, r8
 8007740:	f7ff fee2 	bl	8007508 <_printf_common>
 8007744:	3001      	adds	r0, #1
 8007746:	d14c      	bne.n	80077e2 <_printf_i+0x1fe>
 8007748:	f04f 30ff 	mov.w	r0, #4294967295
 800774c:	b004      	add	sp, #16
 800774e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007752:	4835      	ldr	r0, [pc, #212]	; (8007828 <_printf_i+0x244>)
 8007754:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007758:	6829      	ldr	r1, [r5, #0]
 800775a:	6823      	ldr	r3, [r4, #0]
 800775c:	f851 6b04 	ldr.w	r6, [r1], #4
 8007760:	6029      	str	r1, [r5, #0]
 8007762:	061d      	lsls	r5, r3, #24
 8007764:	d514      	bpl.n	8007790 <_printf_i+0x1ac>
 8007766:	07df      	lsls	r7, r3, #31
 8007768:	bf44      	itt	mi
 800776a:	f043 0320 	orrmi.w	r3, r3, #32
 800776e:	6023      	strmi	r3, [r4, #0]
 8007770:	b91e      	cbnz	r6, 800777a <_printf_i+0x196>
 8007772:	6823      	ldr	r3, [r4, #0]
 8007774:	f023 0320 	bic.w	r3, r3, #32
 8007778:	6023      	str	r3, [r4, #0]
 800777a:	2310      	movs	r3, #16
 800777c:	e7b0      	b.n	80076e0 <_printf_i+0xfc>
 800777e:	6823      	ldr	r3, [r4, #0]
 8007780:	f043 0320 	orr.w	r3, r3, #32
 8007784:	6023      	str	r3, [r4, #0]
 8007786:	2378      	movs	r3, #120	; 0x78
 8007788:	4828      	ldr	r0, [pc, #160]	; (800782c <_printf_i+0x248>)
 800778a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800778e:	e7e3      	b.n	8007758 <_printf_i+0x174>
 8007790:	0659      	lsls	r1, r3, #25
 8007792:	bf48      	it	mi
 8007794:	b2b6      	uxthmi	r6, r6
 8007796:	e7e6      	b.n	8007766 <_printf_i+0x182>
 8007798:	4615      	mov	r5, r2
 800779a:	e7bb      	b.n	8007714 <_printf_i+0x130>
 800779c:	682b      	ldr	r3, [r5, #0]
 800779e:	6826      	ldr	r6, [r4, #0]
 80077a0:	6961      	ldr	r1, [r4, #20]
 80077a2:	1d18      	adds	r0, r3, #4
 80077a4:	6028      	str	r0, [r5, #0]
 80077a6:	0635      	lsls	r5, r6, #24
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	d501      	bpl.n	80077b0 <_printf_i+0x1cc>
 80077ac:	6019      	str	r1, [r3, #0]
 80077ae:	e002      	b.n	80077b6 <_printf_i+0x1d2>
 80077b0:	0670      	lsls	r0, r6, #25
 80077b2:	d5fb      	bpl.n	80077ac <_printf_i+0x1c8>
 80077b4:	8019      	strh	r1, [r3, #0]
 80077b6:	2300      	movs	r3, #0
 80077b8:	6123      	str	r3, [r4, #16]
 80077ba:	4615      	mov	r5, r2
 80077bc:	e7ba      	b.n	8007734 <_printf_i+0x150>
 80077be:	682b      	ldr	r3, [r5, #0]
 80077c0:	1d1a      	adds	r2, r3, #4
 80077c2:	602a      	str	r2, [r5, #0]
 80077c4:	681d      	ldr	r5, [r3, #0]
 80077c6:	6862      	ldr	r2, [r4, #4]
 80077c8:	2100      	movs	r1, #0
 80077ca:	4628      	mov	r0, r5
 80077cc:	f7f8 fd18 	bl	8000200 <memchr>
 80077d0:	b108      	cbz	r0, 80077d6 <_printf_i+0x1f2>
 80077d2:	1b40      	subs	r0, r0, r5
 80077d4:	6060      	str	r0, [r4, #4]
 80077d6:	6863      	ldr	r3, [r4, #4]
 80077d8:	6123      	str	r3, [r4, #16]
 80077da:	2300      	movs	r3, #0
 80077dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80077e0:	e7a8      	b.n	8007734 <_printf_i+0x150>
 80077e2:	6923      	ldr	r3, [r4, #16]
 80077e4:	462a      	mov	r2, r5
 80077e6:	4649      	mov	r1, r9
 80077e8:	4640      	mov	r0, r8
 80077ea:	47d0      	blx	sl
 80077ec:	3001      	adds	r0, #1
 80077ee:	d0ab      	beq.n	8007748 <_printf_i+0x164>
 80077f0:	6823      	ldr	r3, [r4, #0]
 80077f2:	079b      	lsls	r3, r3, #30
 80077f4:	d413      	bmi.n	800781e <_printf_i+0x23a>
 80077f6:	68e0      	ldr	r0, [r4, #12]
 80077f8:	9b03      	ldr	r3, [sp, #12]
 80077fa:	4298      	cmp	r0, r3
 80077fc:	bfb8      	it	lt
 80077fe:	4618      	movlt	r0, r3
 8007800:	e7a4      	b.n	800774c <_printf_i+0x168>
 8007802:	2301      	movs	r3, #1
 8007804:	4632      	mov	r2, r6
 8007806:	4649      	mov	r1, r9
 8007808:	4640      	mov	r0, r8
 800780a:	47d0      	blx	sl
 800780c:	3001      	adds	r0, #1
 800780e:	d09b      	beq.n	8007748 <_printf_i+0x164>
 8007810:	3501      	adds	r5, #1
 8007812:	68e3      	ldr	r3, [r4, #12]
 8007814:	9903      	ldr	r1, [sp, #12]
 8007816:	1a5b      	subs	r3, r3, r1
 8007818:	42ab      	cmp	r3, r5
 800781a:	dcf2      	bgt.n	8007802 <_printf_i+0x21e>
 800781c:	e7eb      	b.n	80077f6 <_printf_i+0x212>
 800781e:	2500      	movs	r5, #0
 8007820:	f104 0619 	add.w	r6, r4, #25
 8007824:	e7f5      	b.n	8007812 <_printf_i+0x22e>
 8007826:	bf00      	nop
 8007828:	08008c6d 	.word	0x08008c6d
 800782c:	08008c7e 	.word	0x08008c7e

08007830 <_scanf_chars>:
 8007830:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007834:	4615      	mov	r5, r2
 8007836:	688a      	ldr	r2, [r1, #8]
 8007838:	4680      	mov	r8, r0
 800783a:	460c      	mov	r4, r1
 800783c:	b932      	cbnz	r2, 800784c <_scanf_chars+0x1c>
 800783e:	698a      	ldr	r2, [r1, #24]
 8007840:	2a00      	cmp	r2, #0
 8007842:	bf0c      	ite	eq
 8007844:	2201      	moveq	r2, #1
 8007846:	f04f 32ff 	movne.w	r2, #4294967295
 800784a:	608a      	str	r2, [r1, #8]
 800784c:	6822      	ldr	r2, [r4, #0]
 800784e:	f8df 9090 	ldr.w	r9, [pc, #144]	; 80078e0 <_scanf_chars+0xb0>
 8007852:	06d1      	lsls	r1, r2, #27
 8007854:	bf5f      	itttt	pl
 8007856:	681a      	ldrpl	r2, [r3, #0]
 8007858:	1d11      	addpl	r1, r2, #4
 800785a:	6019      	strpl	r1, [r3, #0]
 800785c:	6816      	ldrpl	r6, [r2, #0]
 800785e:	2700      	movs	r7, #0
 8007860:	69a0      	ldr	r0, [r4, #24]
 8007862:	b188      	cbz	r0, 8007888 <_scanf_chars+0x58>
 8007864:	2801      	cmp	r0, #1
 8007866:	d107      	bne.n	8007878 <_scanf_chars+0x48>
 8007868:	682a      	ldr	r2, [r5, #0]
 800786a:	7811      	ldrb	r1, [r2, #0]
 800786c:	6962      	ldr	r2, [r4, #20]
 800786e:	5c52      	ldrb	r2, [r2, r1]
 8007870:	b952      	cbnz	r2, 8007888 <_scanf_chars+0x58>
 8007872:	2f00      	cmp	r7, #0
 8007874:	d031      	beq.n	80078da <_scanf_chars+0xaa>
 8007876:	e022      	b.n	80078be <_scanf_chars+0x8e>
 8007878:	2802      	cmp	r0, #2
 800787a:	d120      	bne.n	80078be <_scanf_chars+0x8e>
 800787c:	682b      	ldr	r3, [r5, #0]
 800787e:	781b      	ldrb	r3, [r3, #0]
 8007880:	f813 3009 	ldrb.w	r3, [r3, r9]
 8007884:	071b      	lsls	r3, r3, #28
 8007886:	d41a      	bmi.n	80078be <_scanf_chars+0x8e>
 8007888:	6823      	ldr	r3, [r4, #0]
 800788a:	06da      	lsls	r2, r3, #27
 800788c:	bf5e      	ittt	pl
 800788e:	682b      	ldrpl	r3, [r5, #0]
 8007890:	781b      	ldrbpl	r3, [r3, #0]
 8007892:	f806 3b01 	strbpl.w	r3, [r6], #1
 8007896:	682a      	ldr	r2, [r5, #0]
 8007898:	686b      	ldr	r3, [r5, #4]
 800789a:	3201      	adds	r2, #1
 800789c:	602a      	str	r2, [r5, #0]
 800789e:	68a2      	ldr	r2, [r4, #8]
 80078a0:	3b01      	subs	r3, #1
 80078a2:	3a01      	subs	r2, #1
 80078a4:	606b      	str	r3, [r5, #4]
 80078a6:	3701      	adds	r7, #1
 80078a8:	60a2      	str	r2, [r4, #8]
 80078aa:	b142      	cbz	r2, 80078be <_scanf_chars+0x8e>
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	dcd7      	bgt.n	8007860 <_scanf_chars+0x30>
 80078b0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80078b4:	4629      	mov	r1, r5
 80078b6:	4640      	mov	r0, r8
 80078b8:	4798      	blx	r3
 80078ba:	2800      	cmp	r0, #0
 80078bc:	d0d0      	beq.n	8007860 <_scanf_chars+0x30>
 80078be:	6823      	ldr	r3, [r4, #0]
 80078c0:	f013 0310 	ands.w	r3, r3, #16
 80078c4:	d105      	bne.n	80078d2 <_scanf_chars+0xa2>
 80078c6:	68e2      	ldr	r2, [r4, #12]
 80078c8:	3201      	adds	r2, #1
 80078ca:	60e2      	str	r2, [r4, #12]
 80078cc:	69a2      	ldr	r2, [r4, #24]
 80078ce:	b102      	cbz	r2, 80078d2 <_scanf_chars+0xa2>
 80078d0:	7033      	strb	r3, [r6, #0]
 80078d2:	6923      	ldr	r3, [r4, #16]
 80078d4:	443b      	add	r3, r7
 80078d6:	6123      	str	r3, [r4, #16]
 80078d8:	2000      	movs	r0, #0
 80078da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078de:	bf00      	nop
 80078e0:	08008cab 	.word	0x08008cab

080078e4 <_scanf_i>:
 80078e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078e8:	4698      	mov	r8, r3
 80078ea:	4b76      	ldr	r3, [pc, #472]	; (8007ac4 <_scanf_i+0x1e0>)
 80078ec:	460c      	mov	r4, r1
 80078ee:	4682      	mov	sl, r0
 80078f0:	4616      	mov	r6, r2
 80078f2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80078f6:	b087      	sub	sp, #28
 80078f8:	ab03      	add	r3, sp, #12
 80078fa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80078fe:	4b72      	ldr	r3, [pc, #456]	; (8007ac8 <_scanf_i+0x1e4>)
 8007900:	69a1      	ldr	r1, [r4, #24]
 8007902:	4a72      	ldr	r2, [pc, #456]	; (8007acc <_scanf_i+0x1e8>)
 8007904:	2903      	cmp	r1, #3
 8007906:	bf18      	it	ne
 8007908:	461a      	movne	r2, r3
 800790a:	68a3      	ldr	r3, [r4, #8]
 800790c:	9201      	str	r2, [sp, #4]
 800790e:	1e5a      	subs	r2, r3, #1
 8007910:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8007914:	bf88      	it	hi
 8007916:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800791a:	4627      	mov	r7, r4
 800791c:	bf82      	ittt	hi
 800791e:	eb03 0905 	addhi.w	r9, r3, r5
 8007922:	f240 135d 	movwhi	r3, #349	; 0x15d
 8007926:	60a3      	strhi	r3, [r4, #8]
 8007928:	f857 3b1c 	ldr.w	r3, [r7], #28
 800792c:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8007930:	bf98      	it	ls
 8007932:	f04f 0900 	movls.w	r9, #0
 8007936:	6023      	str	r3, [r4, #0]
 8007938:	463d      	mov	r5, r7
 800793a:	f04f 0b00 	mov.w	fp, #0
 800793e:	6831      	ldr	r1, [r6, #0]
 8007940:	ab03      	add	r3, sp, #12
 8007942:	7809      	ldrb	r1, [r1, #0]
 8007944:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8007948:	2202      	movs	r2, #2
 800794a:	f7f8 fc59 	bl	8000200 <memchr>
 800794e:	b328      	cbz	r0, 800799c <_scanf_i+0xb8>
 8007950:	f1bb 0f01 	cmp.w	fp, #1
 8007954:	d159      	bne.n	8007a0a <_scanf_i+0x126>
 8007956:	6862      	ldr	r2, [r4, #4]
 8007958:	b92a      	cbnz	r2, 8007966 <_scanf_i+0x82>
 800795a:	6822      	ldr	r2, [r4, #0]
 800795c:	2308      	movs	r3, #8
 800795e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007962:	6063      	str	r3, [r4, #4]
 8007964:	6022      	str	r2, [r4, #0]
 8007966:	6822      	ldr	r2, [r4, #0]
 8007968:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800796c:	6022      	str	r2, [r4, #0]
 800796e:	68a2      	ldr	r2, [r4, #8]
 8007970:	1e51      	subs	r1, r2, #1
 8007972:	60a1      	str	r1, [r4, #8]
 8007974:	b192      	cbz	r2, 800799c <_scanf_i+0xb8>
 8007976:	6832      	ldr	r2, [r6, #0]
 8007978:	1c51      	adds	r1, r2, #1
 800797a:	6031      	str	r1, [r6, #0]
 800797c:	7812      	ldrb	r2, [r2, #0]
 800797e:	f805 2b01 	strb.w	r2, [r5], #1
 8007982:	6872      	ldr	r2, [r6, #4]
 8007984:	3a01      	subs	r2, #1
 8007986:	2a00      	cmp	r2, #0
 8007988:	6072      	str	r2, [r6, #4]
 800798a:	dc07      	bgt.n	800799c <_scanf_i+0xb8>
 800798c:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8007990:	4631      	mov	r1, r6
 8007992:	4650      	mov	r0, sl
 8007994:	4790      	blx	r2
 8007996:	2800      	cmp	r0, #0
 8007998:	f040 8085 	bne.w	8007aa6 <_scanf_i+0x1c2>
 800799c:	f10b 0b01 	add.w	fp, fp, #1
 80079a0:	f1bb 0f03 	cmp.w	fp, #3
 80079a4:	d1cb      	bne.n	800793e <_scanf_i+0x5a>
 80079a6:	6863      	ldr	r3, [r4, #4]
 80079a8:	b90b      	cbnz	r3, 80079ae <_scanf_i+0xca>
 80079aa:	230a      	movs	r3, #10
 80079ac:	6063      	str	r3, [r4, #4]
 80079ae:	6863      	ldr	r3, [r4, #4]
 80079b0:	4947      	ldr	r1, [pc, #284]	; (8007ad0 <_scanf_i+0x1ec>)
 80079b2:	6960      	ldr	r0, [r4, #20]
 80079b4:	1ac9      	subs	r1, r1, r3
 80079b6:	f000 f88d 	bl	8007ad4 <__sccl>
 80079ba:	f04f 0b00 	mov.w	fp, #0
 80079be:	68a3      	ldr	r3, [r4, #8]
 80079c0:	6822      	ldr	r2, [r4, #0]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d03d      	beq.n	8007a42 <_scanf_i+0x15e>
 80079c6:	6831      	ldr	r1, [r6, #0]
 80079c8:	6960      	ldr	r0, [r4, #20]
 80079ca:	f891 c000 	ldrb.w	ip, [r1]
 80079ce:	f810 000c 	ldrb.w	r0, [r0, ip]
 80079d2:	2800      	cmp	r0, #0
 80079d4:	d035      	beq.n	8007a42 <_scanf_i+0x15e>
 80079d6:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80079da:	d124      	bne.n	8007a26 <_scanf_i+0x142>
 80079dc:	0510      	lsls	r0, r2, #20
 80079de:	d522      	bpl.n	8007a26 <_scanf_i+0x142>
 80079e0:	f10b 0b01 	add.w	fp, fp, #1
 80079e4:	f1b9 0f00 	cmp.w	r9, #0
 80079e8:	d003      	beq.n	80079f2 <_scanf_i+0x10e>
 80079ea:	3301      	adds	r3, #1
 80079ec:	f109 39ff 	add.w	r9, r9, #4294967295
 80079f0:	60a3      	str	r3, [r4, #8]
 80079f2:	6873      	ldr	r3, [r6, #4]
 80079f4:	3b01      	subs	r3, #1
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	6073      	str	r3, [r6, #4]
 80079fa:	dd1b      	ble.n	8007a34 <_scanf_i+0x150>
 80079fc:	6833      	ldr	r3, [r6, #0]
 80079fe:	3301      	adds	r3, #1
 8007a00:	6033      	str	r3, [r6, #0]
 8007a02:	68a3      	ldr	r3, [r4, #8]
 8007a04:	3b01      	subs	r3, #1
 8007a06:	60a3      	str	r3, [r4, #8]
 8007a08:	e7d9      	b.n	80079be <_scanf_i+0xda>
 8007a0a:	f1bb 0f02 	cmp.w	fp, #2
 8007a0e:	d1ae      	bne.n	800796e <_scanf_i+0x8a>
 8007a10:	6822      	ldr	r2, [r4, #0]
 8007a12:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8007a16:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8007a1a:	d1bf      	bne.n	800799c <_scanf_i+0xb8>
 8007a1c:	2310      	movs	r3, #16
 8007a1e:	6063      	str	r3, [r4, #4]
 8007a20:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007a24:	e7a2      	b.n	800796c <_scanf_i+0x88>
 8007a26:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8007a2a:	6022      	str	r2, [r4, #0]
 8007a2c:	780b      	ldrb	r3, [r1, #0]
 8007a2e:	f805 3b01 	strb.w	r3, [r5], #1
 8007a32:	e7de      	b.n	80079f2 <_scanf_i+0x10e>
 8007a34:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007a38:	4631      	mov	r1, r6
 8007a3a:	4650      	mov	r0, sl
 8007a3c:	4798      	blx	r3
 8007a3e:	2800      	cmp	r0, #0
 8007a40:	d0df      	beq.n	8007a02 <_scanf_i+0x11e>
 8007a42:	6823      	ldr	r3, [r4, #0]
 8007a44:	05db      	lsls	r3, r3, #23
 8007a46:	d50d      	bpl.n	8007a64 <_scanf_i+0x180>
 8007a48:	42bd      	cmp	r5, r7
 8007a4a:	d909      	bls.n	8007a60 <_scanf_i+0x17c>
 8007a4c:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8007a50:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007a54:	4632      	mov	r2, r6
 8007a56:	4650      	mov	r0, sl
 8007a58:	4798      	blx	r3
 8007a5a:	f105 39ff 	add.w	r9, r5, #4294967295
 8007a5e:	464d      	mov	r5, r9
 8007a60:	42bd      	cmp	r5, r7
 8007a62:	d02d      	beq.n	8007ac0 <_scanf_i+0x1dc>
 8007a64:	6822      	ldr	r2, [r4, #0]
 8007a66:	f012 0210 	ands.w	r2, r2, #16
 8007a6a:	d113      	bne.n	8007a94 <_scanf_i+0x1b0>
 8007a6c:	702a      	strb	r2, [r5, #0]
 8007a6e:	6863      	ldr	r3, [r4, #4]
 8007a70:	9e01      	ldr	r6, [sp, #4]
 8007a72:	4639      	mov	r1, r7
 8007a74:	4650      	mov	r0, sl
 8007a76:	47b0      	blx	r6
 8007a78:	6821      	ldr	r1, [r4, #0]
 8007a7a:	f8d8 3000 	ldr.w	r3, [r8]
 8007a7e:	f011 0f20 	tst.w	r1, #32
 8007a82:	d013      	beq.n	8007aac <_scanf_i+0x1c8>
 8007a84:	1d1a      	adds	r2, r3, #4
 8007a86:	f8c8 2000 	str.w	r2, [r8]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	6018      	str	r0, [r3, #0]
 8007a8e:	68e3      	ldr	r3, [r4, #12]
 8007a90:	3301      	adds	r3, #1
 8007a92:	60e3      	str	r3, [r4, #12]
 8007a94:	1bed      	subs	r5, r5, r7
 8007a96:	44ab      	add	fp, r5
 8007a98:	6925      	ldr	r5, [r4, #16]
 8007a9a:	445d      	add	r5, fp
 8007a9c:	6125      	str	r5, [r4, #16]
 8007a9e:	2000      	movs	r0, #0
 8007aa0:	b007      	add	sp, #28
 8007aa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007aa6:	f04f 0b00 	mov.w	fp, #0
 8007aaa:	e7ca      	b.n	8007a42 <_scanf_i+0x15e>
 8007aac:	1d1a      	adds	r2, r3, #4
 8007aae:	f8c8 2000 	str.w	r2, [r8]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f011 0f01 	tst.w	r1, #1
 8007ab8:	bf14      	ite	ne
 8007aba:	8018      	strhne	r0, [r3, #0]
 8007abc:	6018      	streq	r0, [r3, #0]
 8007abe:	e7e6      	b.n	8007a8e <_scanf_i+0x1aa>
 8007ac0:	2001      	movs	r0, #1
 8007ac2:	e7ed      	b.n	8007aa0 <_scanf_i+0x1bc>
 8007ac4:	08008120 	.word	0x08008120
 8007ac8:	08007d31 	.word	0x08007d31
 8007acc:	08007c49 	.word	0x08007c49
 8007ad0:	08008ca8 	.word	0x08008ca8

08007ad4 <__sccl>:
 8007ad4:	b570      	push	{r4, r5, r6, lr}
 8007ad6:	780b      	ldrb	r3, [r1, #0]
 8007ad8:	4604      	mov	r4, r0
 8007ada:	2b5e      	cmp	r3, #94	; 0x5e
 8007adc:	bf0b      	itete	eq
 8007ade:	784b      	ldrbeq	r3, [r1, #1]
 8007ae0:	1c48      	addne	r0, r1, #1
 8007ae2:	1c88      	addeq	r0, r1, #2
 8007ae4:	2200      	movne	r2, #0
 8007ae6:	bf08      	it	eq
 8007ae8:	2201      	moveq	r2, #1
 8007aea:	1e61      	subs	r1, r4, #1
 8007aec:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8007af0:	f801 2f01 	strb.w	r2, [r1, #1]!
 8007af4:	42a9      	cmp	r1, r5
 8007af6:	d1fb      	bne.n	8007af0 <__sccl+0x1c>
 8007af8:	b90b      	cbnz	r3, 8007afe <__sccl+0x2a>
 8007afa:	3801      	subs	r0, #1
 8007afc:	bd70      	pop	{r4, r5, r6, pc}
 8007afe:	f082 0201 	eor.w	r2, r2, #1
 8007b02:	54e2      	strb	r2, [r4, r3]
 8007b04:	4605      	mov	r5, r0
 8007b06:	4628      	mov	r0, r5
 8007b08:	f810 1b01 	ldrb.w	r1, [r0], #1
 8007b0c:	292d      	cmp	r1, #45	; 0x2d
 8007b0e:	d006      	beq.n	8007b1e <__sccl+0x4a>
 8007b10:	295d      	cmp	r1, #93	; 0x5d
 8007b12:	d0f3      	beq.n	8007afc <__sccl+0x28>
 8007b14:	b909      	cbnz	r1, 8007b1a <__sccl+0x46>
 8007b16:	4628      	mov	r0, r5
 8007b18:	e7f0      	b.n	8007afc <__sccl+0x28>
 8007b1a:	460b      	mov	r3, r1
 8007b1c:	e7f1      	b.n	8007b02 <__sccl+0x2e>
 8007b1e:	786e      	ldrb	r6, [r5, #1]
 8007b20:	2e5d      	cmp	r6, #93	; 0x5d
 8007b22:	d0fa      	beq.n	8007b1a <__sccl+0x46>
 8007b24:	42b3      	cmp	r3, r6
 8007b26:	dcf8      	bgt.n	8007b1a <__sccl+0x46>
 8007b28:	3502      	adds	r5, #2
 8007b2a:	4619      	mov	r1, r3
 8007b2c:	3101      	adds	r1, #1
 8007b2e:	428e      	cmp	r6, r1
 8007b30:	5462      	strb	r2, [r4, r1]
 8007b32:	dcfb      	bgt.n	8007b2c <__sccl+0x58>
 8007b34:	1af1      	subs	r1, r6, r3
 8007b36:	3901      	subs	r1, #1
 8007b38:	1c58      	adds	r0, r3, #1
 8007b3a:	42b3      	cmp	r3, r6
 8007b3c:	bfa8      	it	ge
 8007b3e:	2100      	movge	r1, #0
 8007b40:	1843      	adds	r3, r0, r1
 8007b42:	e7e0      	b.n	8007b06 <__sccl+0x32>

08007b44 <_strtol_l.constprop.0>:
 8007b44:	2b01      	cmp	r3, #1
 8007b46:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b4a:	d001      	beq.n	8007b50 <_strtol_l.constprop.0+0xc>
 8007b4c:	2b24      	cmp	r3, #36	; 0x24
 8007b4e:	d906      	bls.n	8007b5e <_strtol_l.constprop.0+0x1a>
 8007b50:	f7ff f90c 	bl	8006d6c <__errno>
 8007b54:	2316      	movs	r3, #22
 8007b56:	6003      	str	r3, [r0, #0]
 8007b58:	2000      	movs	r0, #0
 8007b5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b5e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8007c44 <_strtol_l.constprop.0+0x100>
 8007b62:	460d      	mov	r5, r1
 8007b64:	462e      	mov	r6, r5
 8007b66:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007b6a:	f814 700c 	ldrb.w	r7, [r4, ip]
 8007b6e:	f017 0708 	ands.w	r7, r7, #8
 8007b72:	d1f7      	bne.n	8007b64 <_strtol_l.constprop.0+0x20>
 8007b74:	2c2d      	cmp	r4, #45	; 0x2d
 8007b76:	d132      	bne.n	8007bde <_strtol_l.constprop.0+0x9a>
 8007b78:	782c      	ldrb	r4, [r5, #0]
 8007b7a:	2701      	movs	r7, #1
 8007b7c:	1cb5      	adds	r5, r6, #2
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d05b      	beq.n	8007c3a <_strtol_l.constprop.0+0xf6>
 8007b82:	2b10      	cmp	r3, #16
 8007b84:	d109      	bne.n	8007b9a <_strtol_l.constprop.0+0x56>
 8007b86:	2c30      	cmp	r4, #48	; 0x30
 8007b88:	d107      	bne.n	8007b9a <_strtol_l.constprop.0+0x56>
 8007b8a:	782c      	ldrb	r4, [r5, #0]
 8007b8c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007b90:	2c58      	cmp	r4, #88	; 0x58
 8007b92:	d14d      	bne.n	8007c30 <_strtol_l.constprop.0+0xec>
 8007b94:	786c      	ldrb	r4, [r5, #1]
 8007b96:	2310      	movs	r3, #16
 8007b98:	3502      	adds	r5, #2
 8007b9a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8007b9e:	f108 38ff 	add.w	r8, r8, #4294967295
 8007ba2:	f04f 0c00 	mov.w	ip, #0
 8007ba6:	fbb8 f9f3 	udiv	r9, r8, r3
 8007baa:	4666      	mov	r6, ip
 8007bac:	fb03 8a19 	mls	sl, r3, r9, r8
 8007bb0:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8007bb4:	f1be 0f09 	cmp.w	lr, #9
 8007bb8:	d816      	bhi.n	8007be8 <_strtol_l.constprop.0+0xa4>
 8007bba:	4674      	mov	r4, lr
 8007bbc:	42a3      	cmp	r3, r4
 8007bbe:	dd24      	ble.n	8007c0a <_strtol_l.constprop.0+0xc6>
 8007bc0:	f1bc 0f00 	cmp.w	ip, #0
 8007bc4:	db1e      	blt.n	8007c04 <_strtol_l.constprop.0+0xc0>
 8007bc6:	45b1      	cmp	r9, r6
 8007bc8:	d31c      	bcc.n	8007c04 <_strtol_l.constprop.0+0xc0>
 8007bca:	d101      	bne.n	8007bd0 <_strtol_l.constprop.0+0x8c>
 8007bcc:	45a2      	cmp	sl, r4
 8007bce:	db19      	blt.n	8007c04 <_strtol_l.constprop.0+0xc0>
 8007bd0:	fb06 4603 	mla	r6, r6, r3, r4
 8007bd4:	f04f 0c01 	mov.w	ip, #1
 8007bd8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007bdc:	e7e8      	b.n	8007bb0 <_strtol_l.constprop.0+0x6c>
 8007bde:	2c2b      	cmp	r4, #43	; 0x2b
 8007be0:	bf04      	itt	eq
 8007be2:	782c      	ldrbeq	r4, [r5, #0]
 8007be4:	1cb5      	addeq	r5, r6, #2
 8007be6:	e7ca      	b.n	8007b7e <_strtol_l.constprop.0+0x3a>
 8007be8:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8007bec:	f1be 0f19 	cmp.w	lr, #25
 8007bf0:	d801      	bhi.n	8007bf6 <_strtol_l.constprop.0+0xb2>
 8007bf2:	3c37      	subs	r4, #55	; 0x37
 8007bf4:	e7e2      	b.n	8007bbc <_strtol_l.constprop.0+0x78>
 8007bf6:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8007bfa:	f1be 0f19 	cmp.w	lr, #25
 8007bfe:	d804      	bhi.n	8007c0a <_strtol_l.constprop.0+0xc6>
 8007c00:	3c57      	subs	r4, #87	; 0x57
 8007c02:	e7db      	b.n	8007bbc <_strtol_l.constprop.0+0x78>
 8007c04:	f04f 3cff 	mov.w	ip, #4294967295
 8007c08:	e7e6      	b.n	8007bd8 <_strtol_l.constprop.0+0x94>
 8007c0a:	f1bc 0f00 	cmp.w	ip, #0
 8007c0e:	da05      	bge.n	8007c1c <_strtol_l.constprop.0+0xd8>
 8007c10:	2322      	movs	r3, #34	; 0x22
 8007c12:	6003      	str	r3, [r0, #0]
 8007c14:	4646      	mov	r6, r8
 8007c16:	b942      	cbnz	r2, 8007c2a <_strtol_l.constprop.0+0xe6>
 8007c18:	4630      	mov	r0, r6
 8007c1a:	e79e      	b.n	8007b5a <_strtol_l.constprop.0+0x16>
 8007c1c:	b107      	cbz	r7, 8007c20 <_strtol_l.constprop.0+0xdc>
 8007c1e:	4276      	negs	r6, r6
 8007c20:	2a00      	cmp	r2, #0
 8007c22:	d0f9      	beq.n	8007c18 <_strtol_l.constprop.0+0xd4>
 8007c24:	f1bc 0f00 	cmp.w	ip, #0
 8007c28:	d000      	beq.n	8007c2c <_strtol_l.constprop.0+0xe8>
 8007c2a:	1e69      	subs	r1, r5, #1
 8007c2c:	6011      	str	r1, [r2, #0]
 8007c2e:	e7f3      	b.n	8007c18 <_strtol_l.constprop.0+0xd4>
 8007c30:	2430      	movs	r4, #48	; 0x30
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d1b1      	bne.n	8007b9a <_strtol_l.constprop.0+0x56>
 8007c36:	2308      	movs	r3, #8
 8007c38:	e7af      	b.n	8007b9a <_strtol_l.constprop.0+0x56>
 8007c3a:	2c30      	cmp	r4, #48	; 0x30
 8007c3c:	d0a5      	beq.n	8007b8a <_strtol_l.constprop.0+0x46>
 8007c3e:	230a      	movs	r3, #10
 8007c40:	e7ab      	b.n	8007b9a <_strtol_l.constprop.0+0x56>
 8007c42:	bf00      	nop
 8007c44:	08008cab 	.word	0x08008cab

08007c48 <_strtol_r>:
 8007c48:	f7ff bf7c 	b.w	8007b44 <_strtol_l.constprop.0>

08007c4c <_strtoul_l.constprop.0>:
 8007c4c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007c50:	4f36      	ldr	r7, [pc, #216]	; (8007d2c <_strtoul_l.constprop.0+0xe0>)
 8007c52:	4686      	mov	lr, r0
 8007c54:	460d      	mov	r5, r1
 8007c56:	4628      	mov	r0, r5
 8007c58:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007c5c:	5de6      	ldrb	r6, [r4, r7]
 8007c5e:	f016 0608 	ands.w	r6, r6, #8
 8007c62:	d1f8      	bne.n	8007c56 <_strtoul_l.constprop.0+0xa>
 8007c64:	2c2d      	cmp	r4, #45	; 0x2d
 8007c66:	d12f      	bne.n	8007cc8 <_strtoul_l.constprop.0+0x7c>
 8007c68:	782c      	ldrb	r4, [r5, #0]
 8007c6a:	2601      	movs	r6, #1
 8007c6c:	1c85      	adds	r5, r0, #2
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d057      	beq.n	8007d22 <_strtoul_l.constprop.0+0xd6>
 8007c72:	2b10      	cmp	r3, #16
 8007c74:	d109      	bne.n	8007c8a <_strtoul_l.constprop.0+0x3e>
 8007c76:	2c30      	cmp	r4, #48	; 0x30
 8007c78:	d107      	bne.n	8007c8a <_strtoul_l.constprop.0+0x3e>
 8007c7a:	7828      	ldrb	r0, [r5, #0]
 8007c7c:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8007c80:	2858      	cmp	r0, #88	; 0x58
 8007c82:	d149      	bne.n	8007d18 <_strtoul_l.constprop.0+0xcc>
 8007c84:	786c      	ldrb	r4, [r5, #1]
 8007c86:	2310      	movs	r3, #16
 8007c88:	3502      	adds	r5, #2
 8007c8a:	f04f 38ff 	mov.w	r8, #4294967295
 8007c8e:	2700      	movs	r7, #0
 8007c90:	fbb8 f8f3 	udiv	r8, r8, r3
 8007c94:	fb03 f908 	mul.w	r9, r3, r8
 8007c98:	ea6f 0909 	mvn.w	r9, r9
 8007c9c:	4638      	mov	r0, r7
 8007c9e:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8007ca2:	f1bc 0f09 	cmp.w	ip, #9
 8007ca6:	d814      	bhi.n	8007cd2 <_strtoul_l.constprop.0+0x86>
 8007ca8:	4664      	mov	r4, ip
 8007caa:	42a3      	cmp	r3, r4
 8007cac:	dd22      	ble.n	8007cf4 <_strtoul_l.constprop.0+0xa8>
 8007cae:	2f00      	cmp	r7, #0
 8007cb0:	db1d      	blt.n	8007cee <_strtoul_l.constprop.0+0xa2>
 8007cb2:	4580      	cmp	r8, r0
 8007cb4:	d31b      	bcc.n	8007cee <_strtoul_l.constprop.0+0xa2>
 8007cb6:	d101      	bne.n	8007cbc <_strtoul_l.constprop.0+0x70>
 8007cb8:	45a1      	cmp	r9, r4
 8007cba:	db18      	blt.n	8007cee <_strtoul_l.constprop.0+0xa2>
 8007cbc:	fb00 4003 	mla	r0, r0, r3, r4
 8007cc0:	2701      	movs	r7, #1
 8007cc2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007cc6:	e7ea      	b.n	8007c9e <_strtoul_l.constprop.0+0x52>
 8007cc8:	2c2b      	cmp	r4, #43	; 0x2b
 8007cca:	bf04      	itt	eq
 8007ccc:	782c      	ldrbeq	r4, [r5, #0]
 8007cce:	1c85      	addeq	r5, r0, #2
 8007cd0:	e7cd      	b.n	8007c6e <_strtoul_l.constprop.0+0x22>
 8007cd2:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8007cd6:	f1bc 0f19 	cmp.w	ip, #25
 8007cda:	d801      	bhi.n	8007ce0 <_strtoul_l.constprop.0+0x94>
 8007cdc:	3c37      	subs	r4, #55	; 0x37
 8007cde:	e7e4      	b.n	8007caa <_strtoul_l.constprop.0+0x5e>
 8007ce0:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8007ce4:	f1bc 0f19 	cmp.w	ip, #25
 8007ce8:	d804      	bhi.n	8007cf4 <_strtoul_l.constprop.0+0xa8>
 8007cea:	3c57      	subs	r4, #87	; 0x57
 8007cec:	e7dd      	b.n	8007caa <_strtoul_l.constprop.0+0x5e>
 8007cee:	f04f 37ff 	mov.w	r7, #4294967295
 8007cf2:	e7e6      	b.n	8007cc2 <_strtoul_l.constprop.0+0x76>
 8007cf4:	2f00      	cmp	r7, #0
 8007cf6:	da07      	bge.n	8007d08 <_strtoul_l.constprop.0+0xbc>
 8007cf8:	2322      	movs	r3, #34	; 0x22
 8007cfa:	f8ce 3000 	str.w	r3, [lr]
 8007cfe:	f04f 30ff 	mov.w	r0, #4294967295
 8007d02:	b932      	cbnz	r2, 8007d12 <_strtoul_l.constprop.0+0xc6>
 8007d04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007d08:	b106      	cbz	r6, 8007d0c <_strtoul_l.constprop.0+0xc0>
 8007d0a:	4240      	negs	r0, r0
 8007d0c:	2a00      	cmp	r2, #0
 8007d0e:	d0f9      	beq.n	8007d04 <_strtoul_l.constprop.0+0xb8>
 8007d10:	b107      	cbz	r7, 8007d14 <_strtoul_l.constprop.0+0xc8>
 8007d12:	1e69      	subs	r1, r5, #1
 8007d14:	6011      	str	r1, [r2, #0]
 8007d16:	e7f5      	b.n	8007d04 <_strtoul_l.constprop.0+0xb8>
 8007d18:	2430      	movs	r4, #48	; 0x30
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d1b5      	bne.n	8007c8a <_strtoul_l.constprop.0+0x3e>
 8007d1e:	2308      	movs	r3, #8
 8007d20:	e7b3      	b.n	8007c8a <_strtoul_l.constprop.0+0x3e>
 8007d22:	2c30      	cmp	r4, #48	; 0x30
 8007d24:	d0a9      	beq.n	8007c7a <_strtoul_l.constprop.0+0x2e>
 8007d26:	230a      	movs	r3, #10
 8007d28:	e7af      	b.n	8007c8a <_strtoul_l.constprop.0+0x3e>
 8007d2a:	bf00      	nop
 8007d2c:	08008cab 	.word	0x08008cab

08007d30 <_strtoul_r>:
 8007d30:	f7ff bf8c 	b.w	8007c4c <_strtoul_l.constprop.0>

08007d34 <__submore>:
 8007d34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d38:	460c      	mov	r4, r1
 8007d3a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8007d3c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007d40:	4299      	cmp	r1, r3
 8007d42:	d11d      	bne.n	8007d80 <__submore+0x4c>
 8007d44:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007d48:	f000 f8b6 	bl	8007eb8 <_malloc_r>
 8007d4c:	b918      	cbnz	r0, 8007d56 <__submore+0x22>
 8007d4e:	f04f 30ff 	mov.w	r0, #4294967295
 8007d52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007d5a:	63a3      	str	r3, [r4, #56]	; 0x38
 8007d5c:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8007d60:	6360      	str	r0, [r4, #52]	; 0x34
 8007d62:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8007d66:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8007d6a:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8007d6e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8007d72:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8007d76:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8007d7a:	6020      	str	r0, [r4, #0]
 8007d7c:	2000      	movs	r0, #0
 8007d7e:	e7e8      	b.n	8007d52 <__submore+0x1e>
 8007d80:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8007d82:	0077      	lsls	r7, r6, #1
 8007d84:	463a      	mov	r2, r7
 8007d86:	f000 f90b 	bl	8007fa0 <_realloc_r>
 8007d8a:	4605      	mov	r5, r0
 8007d8c:	2800      	cmp	r0, #0
 8007d8e:	d0de      	beq.n	8007d4e <__submore+0x1a>
 8007d90:	eb00 0806 	add.w	r8, r0, r6
 8007d94:	4601      	mov	r1, r0
 8007d96:	4632      	mov	r2, r6
 8007d98:	4640      	mov	r0, r8
 8007d9a:	f7ff f811 	bl	8006dc0 <memcpy>
 8007d9e:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8007da2:	f8c4 8000 	str.w	r8, [r4]
 8007da6:	e7e9      	b.n	8007d7c <__submore+0x48>

08007da8 <__retarget_lock_acquire_recursive>:
 8007da8:	4770      	bx	lr

08007daa <__retarget_lock_release_recursive>:
 8007daa:	4770      	bx	lr

08007dac <memmove>:
 8007dac:	4288      	cmp	r0, r1
 8007dae:	b510      	push	{r4, lr}
 8007db0:	eb01 0402 	add.w	r4, r1, r2
 8007db4:	d902      	bls.n	8007dbc <memmove+0x10>
 8007db6:	4284      	cmp	r4, r0
 8007db8:	4623      	mov	r3, r4
 8007dba:	d807      	bhi.n	8007dcc <memmove+0x20>
 8007dbc:	1e43      	subs	r3, r0, #1
 8007dbe:	42a1      	cmp	r1, r4
 8007dc0:	d008      	beq.n	8007dd4 <memmove+0x28>
 8007dc2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007dc6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007dca:	e7f8      	b.n	8007dbe <memmove+0x12>
 8007dcc:	4402      	add	r2, r0
 8007dce:	4601      	mov	r1, r0
 8007dd0:	428a      	cmp	r2, r1
 8007dd2:	d100      	bne.n	8007dd6 <memmove+0x2a>
 8007dd4:	bd10      	pop	{r4, pc}
 8007dd6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007dda:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007dde:	e7f7      	b.n	8007dd0 <memmove+0x24>

08007de0 <_free_r>:
 8007de0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007de2:	2900      	cmp	r1, #0
 8007de4:	d044      	beq.n	8007e70 <_free_r+0x90>
 8007de6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007dea:	9001      	str	r0, [sp, #4]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	f1a1 0404 	sub.w	r4, r1, #4
 8007df2:	bfb8      	it	lt
 8007df4:	18e4      	addlt	r4, r4, r3
 8007df6:	f000 f913 	bl	8008020 <__malloc_lock>
 8007dfa:	4a1e      	ldr	r2, [pc, #120]	; (8007e74 <_free_r+0x94>)
 8007dfc:	9801      	ldr	r0, [sp, #4]
 8007dfe:	6813      	ldr	r3, [r2, #0]
 8007e00:	b933      	cbnz	r3, 8007e10 <_free_r+0x30>
 8007e02:	6063      	str	r3, [r4, #4]
 8007e04:	6014      	str	r4, [r2, #0]
 8007e06:	b003      	add	sp, #12
 8007e08:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007e0c:	f000 b90e 	b.w	800802c <__malloc_unlock>
 8007e10:	42a3      	cmp	r3, r4
 8007e12:	d908      	bls.n	8007e26 <_free_r+0x46>
 8007e14:	6825      	ldr	r5, [r4, #0]
 8007e16:	1961      	adds	r1, r4, r5
 8007e18:	428b      	cmp	r3, r1
 8007e1a:	bf01      	itttt	eq
 8007e1c:	6819      	ldreq	r1, [r3, #0]
 8007e1e:	685b      	ldreq	r3, [r3, #4]
 8007e20:	1949      	addeq	r1, r1, r5
 8007e22:	6021      	streq	r1, [r4, #0]
 8007e24:	e7ed      	b.n	8007e02 <_free_r+0x22>
 8007e26:	461a      	mov	r2, r3
 8007e28:	685b      	ldr	r3, [r3, #4]
 8007e2a:	b10b      	cbz	r3, 8007e30 <_free_r+0x50>
 8007e2c:	42a3      	cmp	r3, r4
 8007e2e:	d9fa      	bls.n	8007e26 <_free_r+0x46>
 8007e30:	6811      	ldr	r1, [r2, #0]
 8007e32:	1855      	adds	r5, r2, r1
 8007e34:	42a5      	cmp	r5, r4
 8007e36:	d10b      	bne.n	8007e50 <_free_r+0x70>
 8007e38:	6824      	ldr	r4, [r4, #0]
 8007e3a:	4421      	add	r1, r4
 8007e3c:	1854      	adds	r4, r2, r1
 8007e3e:	42a3      	cmp	r3, r4
 8007e40:	6011      	str	r1, [r2, #0]
 8007e42:	d1e0      	bne.n	8007e06 <_free_r+0x26>
 8007e44:	681c      	ldr	r4, [r3, #0]
 8007e46:	685b      	ldr	r3, [r3, #4]
 8007e48:	6053      	str	r3, [r2, #4]
 8007e4a:	4421      	add	r1, r4
 8007e4c:	6011      	str	r1, [r2, #0]
 8007e4e:	e7da      	b.n	8007e06 <_free_r+0x26>
 8007e50:	d902      	bls.n	8007e58 <_free_r+0x78>
 8007e52:	230c      	movs	r3, #12
 8007e54:	6003      	str	r3, [r0, #0]
 8007e56:	e7d6      	b.n	8007e06 <_free_r+0x26>
 8007e58:	6825      	ldr	r5, [r4, #0]
 8007e5a:	1961      	adds	r1, r4, r5
 8007e5c:	428b      	cmp	r3, r1
 8007e5e:	bf04      	itt	eq
 8007e60:	6819      	ldreq	r1, [r3, #0]
 8007e62:	685b      	ldreq	r3, [r3, #4]
 8007e64:	6063      	str	r3, [r4, #4]
 8007e66:	bf04      	itt	eq
 8007e68:	1949      	addeq	r1, r1, r5
 8007e6a:	6021      	streq	r1, [r4, #0]
 8007e6c:	6054      	str	r4, [r2, #4]
 8007e6e:	e7ca      	b.n	8007e06 <_free_r+0x26>
 8007e70:	b003      	add	sp, #12
 8007e72:	bd30      	pop	{r4, r5, pc}
 8007e74:	20004ed0 	.word	0x20004ed0

08007e78 <sbrk_aligned>:
 8007e78:	b570      	push	{r4, r5, r6, lr}
 8007e7a:	4e0e      	ldr	r6, [pc, #56]	; (8007eb4 <sbrk_aligned+0x3c>)
 8007e7c:	460c      	mov	r4, r1
 8007e7e:	6831      	ldr	r1, [r6, #0]
 8007e80:	4605      	mov	r5, r0
 8007e82:	b911      	cbnz	r1, 8007e8a <sbrk_aligned+0x12>
 8007e84:	f000 f8bc 	bl	8008000 <_sbrk_r>
 8007e88:	6030      	str	r0, [r6, #0]
 8007e8a:	4621      	mov	r1, r4
 8007e8c:	4628      	mov	r0, r5
 8007e8e:	f000 f8b7 	bl	8008000 <_sbrk_r>
 8007e92:	1c43      	adds	r3, r0, #1
 8007e94:	d00a      	beq.n	8007eac <sbrk_aligned+0x34>
 8007e96:	1cc4      	adds	r4, r0, #3
 8007e98:	f024 0403 	bic.w	r4, r4, #3
 8007e9c:	42a0      	cmp	r0, r4
 8007e9e:	d007      	beq.n	8007eb0 <sbrk_aligned+0x38>
 8007ea0:	1a21      	subs	r1, r4, r0
 8007ea2:	4628      	mov	r0, r5
 8007ea4:	f000 f8ac 	bl	8008000 <_sbrk_r>
 8007ea8:	3001      	adds	r0, #1
 8007eaa:	d101      	bne.n	8007eb0 <sbrk_aligned+0x38>
 8007eac:	f04f 34ff 	mov.w	r4, #4294967295
 8007eb0:	4620      	mov	r0, r4
 8007eb2:	bd70      	pop	{r4, r5, r6, pc}
 8007eb4:	20004ed4 	.word	0x20004ed4

08007eb8 <_malloc_r>:
 8007eb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ebc:	1ccd      	adds	r5, r1, #3
 8007ebe:	f025 0503 	bic.w	r5, r5, #3
 8007ec2:	3508      	adds	r5, #8
 8007ec4:	2d0c      	cmp	r5, #12
 8007ec6:	bf38      	it	cc
 8007ec8:	250c      	movcc	r5, #12
 8007eca:	2d00      	cmp	r5, #0
 8007ecc:	4607      	mov	r7, r0
 8007ece:	db01      	blt.n	8007ed4 <_malloc_r+0x1c>
 8007ed0:	42a9      	cmp	r1, r5
 8007ed2:	d905      	bls.n	8007ee0 <_malloc_r+0x28>
 8007ed4:	230c      	movs	r3, #12
 8007ed6:	603b      	str	r3, [r7, #0]
 8007ed8:	2600      	movs	r6, #0
 8007eda:	4630      	mov	r0, r6
 8007edc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ee0:	4e2e      	ldr	r6, [pc, #184]	; (8007f9c <_malloc_r+0xe4>)
 8007ee2:	f000 f89d 	bl	8008020 <__malloc_lock>
 8007ee6:	6833      	ldr	r3, [r6, #0]
 8007ee8:	461c      	mov	r4, r3
 8007eea:	bb34      	cbnz	r4, 8007f3a <_malloc_r+0x82>
 8007eec:	4629      	mov	r1, r5
 8007eee:	4638      	mov	r0, r7
 8007ef0:	f7ff ffc2 	bl	8007e78 <sbrk_aligned>
 8007ef4:	1c43      	adds	r3, r0, #1
 8007ef6:	4604      	mov	r4, r0
 8007ef8:	d14d      	bne.n	8007f96 <_malloc_r+0xde>
 8007efa:	6834      	ldr	r4, [r6, #0]
 8007efc:	4626      	mov	r6, r4
 8007efe:	2e00      	cmp	r6, #0
 8007f00:	d140      	bne.n	8007f84 <_malloc_r+0xcc>
 8007f02:	6823      	ldr	r3, [r4, #0]
 8007f04:	4631      	mov	r1, r6
 8007f06:	4638      	mov	r0, r7
 8007f08:	eb04 0803 	add.w	r8, r4, r3
 8007f0c:	f000 f878 	bl	8008000 <_sbrk_r>
 8007f10:	4580      	cmp	r8, r0
 8007f12:	d13a      	bne.n	8007f8a <_malloc_r+0xd2>
 8007f14:	6821      	ldr	r1, [r4, #0]
 8007f16:	3503      	adds	r5, #3
 8007f18:	1a6d      	subs	r5, r5, r1
 8007f1a:	f025 0503 	bic.w	r5, r5, #3
 8007f1e:	3508      	adds	r5, #8
 8007f20:	2d0c      	cmp	r5, #12
 8007f22:	bf38      	it	cc
 8007f24:	250c      	movcc	r5, #12
 8007f26:	4629      	mov	r1, r5
 8007f28:	4638      	mov	r0, r7
 8007f2a:	f7ff ffa5 	bl	8007e78 <sbrk_aligned>
 8007f2e:	3001      	adds	r0, #1
 8007f30:	d02b      	beq.n	8007f8a <_malloc_r+0xd2>
 8007f32:	6823      	ldr	r3, [r4, #0]
 8007f34:	442b      	add	r3, r5
 8007f36:	6023      	str	r3, [r4, #0]
 8007f38:	e00e      	b.n	8007f58 <_malloc_r+0xa0>
 8007f3a:	6822      	ldr	r2, [r4, #0]
 8007f3c:	1b52      	subs	r2, r2, r5
 8007f3e:	d41e      	bmi.n	8007f7e <_malloc_r+0xc6>
 8007f40:	2a0b      	cmp	r2, #11
 8007f42:	d916      	bls.n	8007f72 <_malloc_r+0xba>
 8007f44:	1961      	adds	r1, r4, r5
 8007f46:	42a3      	cmp	r3, r4
 8007f48:	6025      	str	r5, [r4, #0]
 8007f4a:	bf18      	it	ne
 8007f4c:	6059      	strne	r1, [r3, #4]
 8007f4e:	6863      	ldr	r3, [r4, #4]
 8007f50:	bf08      	it	eq
 8007f52:	6031      	streq	r1, [r6, #0]
 8007f54:	5162      	str	r2, [r4, r5]
 8007f56:	604b      	str	r3, [r1, #4]
 8007f58:	4638      	mov	r0, r7
 8007f5a:	f104 060b 	add.w	r6, r4, #11
 8007f5e:	f000 f865 	bl	800802c <__malloc_unlock>
 8007f62:	f026 0607 	bic.w	r6, r6, #7
 8007f66:	1d23      	adds	r3, r4, #4
 8007f68:	1af2      	subs	r2, r6, r3
 8007f6a:	d0b6      	beq.n	8007eda <_malloc_r+0x22>
 8007f6c:	1b9b      	subs	r3, r3, r6
 8007f6e:	50a3      	str	r3, [r4, r2]
 8007f70:	e7b3      	b.n	8007eda <_malloc_r+0x22>
 8007f72:	6862      	ldr	r2, [r4, #4]
 8007f74:	42a3      	cmp	r3, r4
 8007f76:	bf0c      	ite	eq
 8007f78:	6032      	streq	r2, [r6, #0]
 8007f7a:	605a      	strne	r2, [r3, #4]
 8007f7c:	e7ec      	b.n	8007f58 <_malloc_r+0xa0>
 8007f7e:	4623      	mov	r3, r4
 8007f80:	6864      	ldr	r4, [r4, #4]
 8007f82:	e7b2      	b.n	8007eea <_malloc_r+0x32>
 8007f84:	4634      	mov	r4, r6
 8007f86:	6876      	ldr	r6, [r6, #4]
 8007f88:	e7b9      	b.n	8007efe <_malloc_r+0x46>
 8007f8a:	230c      	movs	r3, #12
 8007f8c:	603b      	str	r3, [r7, #0]
 8007f8e:	4638      	mov	r0, r7
 8007f90:	f000 f84c 	bl	800802c <__malloc_unlock>
 8007f94:	e7a1      	b.n	8007eda <_malloc_r+0x22>
 8007f96:	6025      	str	r5, [r4, #0]
 8007f98:	e7de      	b.n	8007f58 <_malloc_r+0xa0>
 8007f9a:	bf00      	nop
 8007f9c:	20004ed0 	.word	0x20004ed0

08007fa0 <_realloc_r>:
 8007fa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007fa4:	4680      	mov	r8, r0
 8007fa6:	4614      	mov	r4, r2
 8007fa8:	460e      	mov	r6, r1
 8007faa:	b921      	cbnz	r1, 8007fb6 <_realloc_r+0x16>
 8007fac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007fb0:	4611      	mov	r1, r2
 8007fb2:	f7ff bf81 	b.w	8007eb8 <_malloc_r>
 8007fb6:	b92a      	cbnz	r2, 8007fc4 <_realloc_r+0x24>
 8007fb8:	f7ff ff12 	bl	8007de0 <_free_r>
 8007fbc:	4625      	mov	r5, r4
 8007fbe:	4628      	mov	r0, r5
 8007fc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007fc4:	f000 f838 	bl	8008038 <_malloc_usable_size_r>
 8007fc8:	4284      	cmp	r4, r0
 8007fca:	4607      	mov	r7, r0
 8007fcc:	d802      	bhi.n	8007fd4 <_realloc_r+0x34>
 8007fce:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007fd2:	d812      	bhi.n	8007ffa <_realloc_r+0x5a>
 8007fd4:	4621      	mov	r1, r4
 8007fd6:	4640      	mov	r0, r8
 8007fd8:	f7ff ff6e 	bl	8007eb8 <_malloc_r>
 8007fdc:	4605      	mov	r5, r0
 8007fde:	2800      	cmp	r0, #0
 8007fe0:	d0ed      	beq.n	8007fbe <_realloc_r+0x1e>
 8007fe2:	42bc      	cmp	r4, r7
 8007fe4:	4622      	mov	r2, r4
 8007fe6:	4631      	mov	r1, r6
 8007fe8:	bf28      	it	cs
 8007fea:	463a      	movcs	r2, r7
 8007fec:	f7fe fee8 	bl	8006dc0 <memcpy>
 8007ff0:	4631      	mov	r1, r6
 8007ff2:	4640      	mov	r0, r8
 8007ff4:	f7ff fef4 	bl	8007de0 <_free_r>
 8007ff8:	e7e1      	b.n	8007fbe <_realloc_r+0x1e>
 8007ffa:	4635      	mov	r5, r6
 8007ffc:	e7df      	b.n	8007fbe <_realloc_r+0x1e>
	...

08008000 <_sbrk_r>:
 8008000:	b538      	push	{r3, r4, r5, lr}
 8008002:	4d06      	ldr	r5, [pc, #24]	; (800801c <_sbrk_r+0x1c>)
 8008004:	2300      	movs	r3, #0
 8008006:	4604      	mov	r4, r0
 8008008:	4608      	mov	r0, r1
 800800a:	602b      	str	r3, [r5, #0]
 800800c:	f7f8 ff8c 	bl	8000f28 <_sbrk>
 8008010:	1c43      	adds	r3, r0, #1
 8008012:	d102      	bne.n	800801a <_sbrk_r+0x1a>
 8008014:	682b      	ldr	r3, [r5, #0]
 8008016:	b103      	cbz	r3, 800801a <_sbrk_r+0x1a>
 8008018:	6023      	str	r3, [r4, #0]
 800801a:	bd38      	pop	{r3, r4, r5, pc}
 800801c:	20004ec8 	.word	0x20004ec8

08008020 <__malloc_lock>:
 8008020:	4801      	ldr	r0, [pc, #4]	; (8008028 <__malloc_lock+0x8>)
 8008022:	f7ff bec1 	b.w	8007da8 <__retarget_lock_acquire_recursive>
 8008026:	bf00      	nop
 8008028:	20004ecc 	.word	0x20004ecc

0800802c <__malloc_unlock>:
 800802c:	4801      	ldr	r0, [pc, #4]	; (8008034 <__malloc_unlock+0x8>)
 800802e:	f7ff bebc 	b.w	8007daa <__retarget_lock_release_recursive>
 8008032:	bf00      	nop
 8008034:	20004ecc 	.word	0x20004ecc

08008038 <_malloc_usable_size_r>:
 8008038:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800803c:	1f18      	subs	r0, r3, #4
 800803e:	2b00      	cmp	r3, #0
 8008040:	bfbc      	itt	lt
 8008042:	580b      	ldrlt	r3, [r1, r0]
 8008044:	18c0      	addlt	r0, r0, r3
 8008046:	4770      	bx	lr

08008048 <_init>:
 8008048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800804a:	bf00      	nop
 800804c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800804e:	bc08      	pop	{r3}
 8008050:	469e      	mov	lr, r3
 8008052:	4770      	bx	lr

08008054 <_fini>:
 8008054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008056:	bf00      	nop
 8008058:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800805a:	bc08      	pop	{r3}
 800805c:	469e      	mov	lr, r3
 800805e:	4770      	bx	lr
