// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r_address0,
        input_r_ce0,
        input_r_q0,
        conv_out_0_address0,
        conv_out_0_ce0,
        conv_out_0_we0,
        conv_out_0_d0,
        conv_out_1_address0,
        conv_out_1_ce0,
        conv_out_1_we0,
        conv_out_1_d0,
        conv_out_2_address0,
        conv_out_2_ce0,
        conv_out_2_we0,
        conv_out_2_d0
);

parameter    ap_ST_fsm_state1 = 17'd1;
parameter    ap_ST_fsm_state2 = 17'd2;
parameter    ap_ST_fsm_state3 = 17'd4;
parameter    ap_ST_fsm_state4 = 17'd8;
parameter    ap_ST_fsm_state5 = 17'd16;
parameter    ap_ST_fsm_state6 = 17'd32;
parameter    ap_ST_fsm_state7 = 17'd64;
parameter    ap_ST_fsm_state8 = 17'd128;
parameter    ap_ST_fsm_state9 = 17'd256;
parameter    ap_ST_fsm_state10 = 17'd512;
parameter    ap_ST_fsm_state11 = 17'd1024;
parameter    ap_ST_fsm_state12 = 17'd2048;
parameter    ap_ST_fsm_state13 = 17'd4096;
parameter    ap_ST_fsm_state14 = 17'd8192;
parameter    ap_ST_fsm_state15 = 17'd16384;
parameter    ap_ST_fsm_state16 = 17'd32768;
parameter    ap_ST_fsm_state17 = 17'd65536;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] input_r_address0;
output   input_r_ce0;
input  [31:0] input_r_q0;
output  [10:0] conv_out_0_address0;
output   conv_out_0_ce0;
output   conv_out_0_we0;
output  [31:0] conv_out_0_d0;
output  [10:0] conv_out_1_address0;
output   conv_out_1_ce0;
output   conv_out_1_we0;
output  [31:0] conv_out_1_d0;
output  [10:0] conv_out_2_address0;
output   conv_out_2_ce0;
output   conv_out_2_we0;
output  [31:0] conv_out_2_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg input_r_ce0;
reg conv_out_0_ce0;
reg conv_out_0_we0;
reg conv_out_1_ce0;
reg conv_out_1_we0;
reg conv_out_2_ce0;
reg conv_out_2_we0;

(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [5:0] conv_1_weights_address0;
reg    conv_1_weights_ce0;
wire   [31:0] conv_1_weights_q0;
wire   [2:0] conv_1_bias_address0;
reg    conv_1_bias_ce0;
wire   [31:0] conv_1_bias_q0;
wire   [4:0] r_fu_302_p2;
reg   [4:0] r_reg_702;
wire    ap_CS_fsm_state2;
wire   [8:0] zext_ln30_1_fu_320_p1;
reg   [8:0] zext_ln30_1_reg_707;
wire   [0:0] icmp_ln8_fu_296_p2;
wire   [8:0] add_ln30_fu_324_p2;
reg   [8:0] add_ln30_reg_712;
wire   [10:0] add_ln11_fu_330_p2;
reg   [10:0] add_ln11_reg_717;
wire    ap_CS_fsm_state3;
wire   [4:0] c_fu_342_p2;
reg   [4:0] c_reg_725;
wire   [2:0] trunc_ln30_fu_348_p1;
reg   [2:0] trunc_ln30_reg_730;
wire   [0:0] icmp_ln11_fu_336_p2;
wire   [11:0] sub_ln30_fu_391_p2;
reg   [11:0] sub_ln30_reg_734;
wire   [11:0] sub_ln30_1_fu_422_p2;
reg   [11:0] sub_ln30_1_reg_739;
wire   [2:0] f_fu_434_p2;
reg   [2:0] f_reg_747;
wire    ap_CS_fsm_state4;
wire   [63:0] zext_ln23_fu_440_p1;
reg   [63:0] zext_ln23_reg_752;
wire   [0:0] icmp_ln14_fu_428_p2;
wire   [6:0] zext_ln30_5_fu_444_p1;
reg   [6:0] zext_ln30_5_reg_757;
reg   [10:0] conv_out_0_addr_reg_762;
reg   [10:0] conv_out_1_addr_reg_767;
reg   [10:0] conv_out_2_addr_reg_772;
wire   [4:0] select_ln35_fu_485_p3;
wire   [1:0] wr_fu_503_p2;
reg   [1:0] wr_reg_785;
wire    ap_CS_fsm_state5;
wire  signed [5:0] sext_ln23_fu_527_p1;
reg  signed [5:0] sext_ln23_reg_790;
wire   [0:0] icmp_ln18_fu_497_p2;
wire   [10:0] sub_ln23_1_fu_561_p2;
reg   [10:0] sub_ln23_1_reg_795;
wire   [1:0] wc_fu_577_p2;
reg   [1:0] wc_reg_808;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln21_fu_571_p2;
wire    ap_CS_fsm_state7;
wire   [31:0] grp_fu_284_p2;
reg   [31:0] tmp_s_reg_833;
wire    ap_CS_fsm_state8;
wire   [31:0] grp_fu_277_p2;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
reg   [31:0] w_sum_reg_848;
wire    ap_CS_fsm_state16;
reg   [4:0] r_0_reg_173;
reg   [4:0] c_0_reg_185;
reg   [10:0] phi_mul_reg_197;
reg   [4:0] phi_urem_reg_208;
reg   [2:0] f_0_reg_220;
wire    ap_CS_fsm_state17;
reg   [31:0] w_sum_0_reg_231;
reg   [1:0] wr_0_reg_243;
reg   [31:0] w_sum_1_reg_254;
reg   [1:0] wc_0_reg_266;
wire   [63:0] zext_ln30_7_fu_457_p1;
wire   [63:0] zext_ln30_8_fu_468_p1;
wire   [63:0] zext_ln23_5_fu_623_p1;
wire  signed [63:0] sext_ln23_1_fu_643_p1;
wire   [31:0] w_sum_5_fu_689_p3;
reg   [31:0] grp_fu_277_p0;
reg   [31:0] grp_fu_277_p1;
wire    ap_CS_fsm_state9;
wire   [7:0] tmp_160_fu_312_p3;
wire   [8:0] zext_ln30_fu_308_p1;
wire   [3:0] tmp_159_fu_352_p4;
wire   [8:0] zext_ln30_2_fu_362_p1;
wire   [8:0] add_ln30_1_fu_366_p2;
wire   [9:0] tmp_161_fu_379_p3;
wire   [11:0] p_shl3_cast_fu_371_p3;
wire   [11:0] zext_ln30_3_fu_387_p1;
wire   [8:0] add_ln30_2_fu_397_p2;
wire   [9:0] tmp_162_fu_410_p3;
wire   [11:0] p_shl1_cast_fu_402_p3;
wire   [11:0] zext_ln30_4_fu_418_p1;
wire   [11:0] zext_ln30_6_fu_448_p1;
wire   [11:0] add_ln30_3_fu_452_p2;
wire   [11:0] add_ln30_4_fu_463_p2;
wire   [4:0] add_ln35_fu_473_p2;
wire   [0:0] icmp_ln35_fu_479_p2;
wire   [3:0] tmp_163_fu_509_p3;
wire   [4:0] zext_ln23_1_fu_517_p1;
wire   [4:0] zext_ln18_fu_493_p1;
wire   [4:0] sub_ln23_fu_521_p2;
wire   [4:0] add_ln23_fu_531_p2;
wire   [9:0] tmp_164_fu_537_p3;
wire   [6:0] tmp_165_fu_549_p3;
wire   [10:0] zext_ln23_2_fu_545_p1;
wire   [10:0] zext_ln23_3_fu_557_p1;
wire   [5:0] zext_ln23_4_fu_583_p1;
wire   [5:0] add_ln23_2_fu_587_p2;
wire   [3:0] trunc_ln23_fu_592_p1;
wire   [6:0] p_shl8_cast_fu_596_p3;
wire   [6:0] p_shl9_cast_fu_604_p3;
wire   [6:0] sub_ln23_2_fu_612_p2;
wire   [6:0] add_ln23_3_fu_618_p2;
wire   [4:0] zext_ln21_fu_567_p1;
wire   [4:0] add_ln23_1_fu_628_p2;
wire   [10:0] zext_ln23_6_fu_634_p1;
wire   [10:0] add_ln23_4_fu_638_p2;
wire   [31:0] bitcast_ln29_fu_648_p1;
wire   [7:0] tmp_fu_651_p4;
wire   [22:0] trunc_ln29_fu_661_p1;
wire   [0:0] icmp_ln29_185_fu_671_p2;
wire   [0:0] icmp_ln29_fu_665_p2;
wire   [0:0] or_ln29_fu_677_p2;
wire   [0:0] grp_fu_290_p2;
wire   [0:0] and_ln29_fu_683_p2;
reg   [16:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 17'd1;
end

conv_1_conv_1_weibkb #(
    .DataWidth( 32 ),
    .AddressRange( 54 ),
    .AddressWidth( 6 ))
conv_1_weights_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_weights_address0),
    .ce0(conv_1_weights_ce0),
    .q0(conv_1_weights_q0)
);

conv_1_conv_1_bias #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv_1_bias_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_bias_address0),
    .ce0(conv_1_bias_ce0),
    .q0(conv_1_bias_q0)
);

cnn_fadd_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32ncud_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_277_p0),
    .din1(grp_fu_277_p1),
    .ce(1'b1),
    .dout(grp_fu_277_p2)
);

cnn_fmul_32ns_32ndEe #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32ndEe_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_1_weights_q0),
    .din1(input_r_q0),
    .ce(1'b1),
    .dout(grp_fu_284_p2)
);

cnn_fcmp_32ns_32neOg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32neOg_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_277_p2),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_290_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln14_fu_428_p2 == 1'd1))) begin
        c_0_reg_185 <= c_reg_725;
    end else if (((icmp_ln8_fu_296_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        c_0_reg_185 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        f_0_reg_220 <= f_reg_747;
    end else if (((icmp_ln11_fu_336_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        f_0_reg_220 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln14_fu_428_p2 == 1'd1))) begin
        phi_mul_reg_197 <= add_ln11_reg_717;
    end else if (((icmp_ln8_fu_296_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        phi_mul_reg_197 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln14_fu_428_p2 == 1'd1))) begin
        phi_urem_reg_208 <= select_ln35_fu_485_p3;
    end else if (((icmp_ln8_fu_296_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        phi_urem_reg_208 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln11_fu_336_p2 == 1'd1))) begin
        r_0_reg_173 <= r_reg_702;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        r_0_reg_173 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln21_fu_571_p2 == 1'd1))) begin
        w_sum_0_reg_231 <= w_sum_1_reg_254;
    end else if (((icmp_ln14_fu_428_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        w_sum_0_reg_231 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        w_sum_1_reg_254 <= grp_fu_277_p2;
    end else if (((icmp_ln18_fu_497_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        w_sum_1_reg_254 <= w_sum_0_reg_231;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        wc_0_reg_266 <= wc_reg_808;
    end else if (((icmp_ln18_fu_497_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        wc_0_reg_266 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln21_fu_571_p2 == 1'd1))) begin
        wr_0_reg_243 <= wr_reg_785;
    end else if (((icmp_ln14_fu_428_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        wr_0_reg_243 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln11_reg_717 <= add_ln11_fu_330_p2;
        c_reg_725 <= c_fu_342_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_fu_296_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        add_ln30_reg_712 <= add_ln30_fu_324_p2;
        zext_ln30_1_reg_707[7 : 3] <= zext_ln30_1_fu_320_p1[7 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln14_fu_428_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        conv_out_0_addr_reg_762 <= zext_ln30_7_fu_457_p1;
        conv_out_1_addr_reg_767 <= zext_ln30_7_fu_457_p1;
        conv_out_2_addr_reg_772 <= zext_ln30_8_fu_468_p1;
        zext_ln23_reg_752[2 : 0] <= zext_ln23_fu_440_p1[2 : 0];
        zext_ln30_5_reg_757[2 : 0] <= zext_ln30_5_fu_444_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        f_reg_747 <= f_fu_434_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        r_reg_702 <= r_fu_302_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln18_fu_497_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        sext_ln23_reg_790 <= sext_ln23_fu_527_p1;
        sub_ln23_1_reg_795[10 : 2] <= sub_ln23_1_fu_561_p2[10 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_fu_336_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        sub_ln30_1_reg_739[11 : 1] <= sub_ln30_1_fu_422_p2[11 : 1];
        sub_ln30_reg_734[11 : 1] <= sub_ln30_fu_391_p2[11 : 1];
        trunc_ln30_reg_730 <= trunc_ln30_fu_348_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        tmp_s_reg_833 <= grp_fu_284_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        w_sum_reg_848 <= grp_fu_277_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        wc_reg_808 <= wc_fu_577_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        wr_reg_785 <= wr_fu_503_p2;
    end
end

always @ (*) begin
    if ((((icmp_ln8_fu_296_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln8_fu_296_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        conv_1_bias_ce0 = 1'b1;
    end else begin
        conv_1_bias_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_weights_ce0 = 1'b1;
    end else begin
        conv_1_weights_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        conv_out_0_ce0 = 1'b1;
    end else begin
        conv_out_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) & (trunc_ln30_reg_730 == 3'd0))) begin
        conv_out_0_we0 = 1'b1;
    end else begin
        conv_out_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        conv_out_1_ce0 = 1'b1;
    end else begin
        conv_out_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) & (trunc_ln30_reg_730 == 3'd1))) begin
        conv_out_1_we0 = 1'b1;
    end else begin
        conv_out_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        conv_out_2_ce0 = 1'b1;
    end else begin
        conv_out_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln30_reg_730 == 3'd0) & ~(trunc_ln30_reg_730 == 3'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        conv_out_2_we0 = 1'b1;
    end else begin
        conv_out_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_277_p0 = w_sum_0_reg_231;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_277_p0 = w_sum_1_reg_254;
    end else begin
        grp_fu_277_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_277_p1 = conv_1_bias_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_277_p1 = tmp_s_reg_833;
    end else begin
        grp_fu_277_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        input_r_ce0 = 1'b1;
    end else begin
        input_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln8_fu_296_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln11_fu_336_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln14_fu_428_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln18_fu_497_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln21_fu_571_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln11_fu_330_p2 = (phi_mul_reg_197 + 11'd43);

assign add_ln23_1_fu_628_p2 = (c_0_reg_185 + zext_ln21_fu_567_p1);

assign add_ln23_2_fu_587_p2 = ($signed(zext_ln23_4_fu_583_p1) + $signed(sext_ln23_reg_790));

assign add_ln23_3_fu_618_p2 = (zext_ln30_5_reg_757 + sub_ln23_2_fu_612_p2);

assign add_ln23_4_fu_638_p2 = (zext_ln23_6_fu_634_p1 + sub_ln23_1_reg_795);

assign add_ln23_fu_531_p2 = (zext_ln18_fu_493_p1 + r_0_reg_173);

assign add_ln30_1_fu_366_p2 = (zext_ln30_2_fu_362_p1 + add_ln30_reg_712);

assign add_ln30_2_fu_397_p2 = (zext_ln30_2_fu_362_p1 + zext_ln30_1_reg_707);

assign add_ln30_3_fu_452_p2 = (sub_ln30_reg_734 + zext_ln30_6_fu_448_p1);

assign add_ln30_4_fu_463_p2 = (sub_ln30_1_reg_739 + zext_ln30_6_fu_448_p1);

assign add_ln30_fu_324_p2 = (zext_ln30_fu_308_p1 + zext_ln30_1_fu_320_p1);

assign add_ln35_fu_473_p2 = (phi_urem_reg_208 + 5'd1);

assign and_ln29_fu_683_p2 = (or_ln29_fu_677_p2 & grp_fu_290_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign bitcast_ln29_fu_648_p1 = w_sum_reg_848;

assign c_fu_342_p2 = (c_0_reg_185 + 5'd1);

assign conv_1_bias_address0 = zext_ln23_reg_752;

assign conv_1_weights_address0 = zext_ln23_5_fu_623_p1;

assign conv_out_0_address0 = conv_out_0_addr_reg_762;

assign conv_out_0_d0 = w_sum_5_fu_689_p3;

assign conv_out_1_address0 = conv_out_1_addr_reg_767;

assign conv_out_1_d0 = w_sum_5_fu_689_p3;

assign conv_out_2_address0 = conv_out_2_addr_reg_772;

assign conv_out_2_d0 = w_sum_5_fu_689_p3;

assign f_fu_434_p2 = (f_0_reg_220 + 3'd1);

assign icmp_ln11_fu_336_p2 = ((c_0_reg_185 == 5'd26) ? 1'b1 : 1'b0);

assign icmp_ln14_fu_428_p2 = ((f_0_reg_220 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln18_fu_497_p2 = ((wr_0_reg_243 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln21_fu_571_p2 = ((wc_0_reg_266 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln29_185_fu_671_p2 = ((trunc_ln29_fu_661_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_fu_665_p2 = ((tmp_fu_651_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln35_fu_479_p2 = ((add_ln35_fu_473_p2 < 5'd3) ? 1'b1 : 1'b0);

assign icmp_ln8_fu_296_p2 = ((r_0_reg_173 == 5'd26) ? 1'b1 : 1'b0);

assign input_r_address0 = sext_ln23_1_fu_643_p1;

assign or_ln29_fu_677_p2 = (icmp_ln29_fu_665_p2 | icmp_ln29_185_fu_671_p2);

assign p_shl1_cast_fu_402_p3 = {{add_ln30_2_fu_397_p2}, {3'd0}};

assign p_shl3_cast_fu_371_p3 = {{add_ln30_1_fu_366_p2}, {3'd0}};

assign p_shl8_cast_fu_596_p3 = {{trunc_ln23_fu_592_p1}, {3'd0}};

assign p_shl9_cast_fu_604_p3 = {{add_ln23_2_fu_587_p2}, {1'd0}};

assign r_fu_302_p2 = (r_0_reg_173 + 5'd1);

assign select_ln35_fu_485_p3 = ((icmp_ln35_fu_479_p2[0:0] === 1'b1) ? add_ln35_fu_473_p2 : 5'd0);

assign sext_ln23_1_fu_643_p1 = $signed(add_ln23_4_fu_638_p2);

assign sext_ln23_fu_527_p1 = $signed(sub_ln23_fu_521_p2);

assign sub_ln23_1_fu_561_p2 = (zext_ln23_2_fu_545_p1 - zext_ln23_3_fu_557_p1);

assign sub_ln23_2_fu_612_p2 = (p_shl8_cast_fu_596_p3 - p_shl9_cast_fu_604_p3);

assign sub_ln23_fu_521_p2 = (zext_ln23_1_fu_517_p1 - zext_ln18_fu_493_p1);

assign sub_ln30_1_fu_422_p2 = (p_shl1_cast_fu_402_p3 - zext_ln30_4_fu_418_p1);

assign sub_ln30_fu_391_p2 = (p_shl3_cast_fu_371_p3 - zext_ln30_3_fu_387_p1);

assign tmp_159_fu_352_p4 = {{phi_mul_reg_197[10:7]}};

assign tmp_160_fu_312_p3 = {{r_0_reg_173}, {3'd0}};

assign tmp_161_fu_379_p3 = {{add_ln30_1_fu_366_p2}, {1'd0}};

assign tmp_162_fu_410_p3 = {{add_ln30_2_fu_397_p2}, {1'd0}};

assign tmp_163_fu_509_p3 = {{wr_0_reg_243}, {2'd0}};

assign tmp_164_fu_537_p3 = {{add_ln23_fu_531_p2}, {5'd0}};

assign tmp_165_fu_549_p3 = {{add_ln23_fu_531_p2}, {2'd0}};

assign tmp_fu_651_p4 = {{bitcast_ln29_fu_648_p1[30:23]}};

assign trunc_ln23_fu_592_p1 = add_ln23_2_fu_587_p2[3:0];

assign trunc_ln29_fu_661_p1 = bitcast_ln29_fu_648_p1[22:0];

assign trunc_ln30_fu_348_p1 = phi_urem_reg_208[2:0];

assign w_sum_5_fu_689_p3 = ((and_ln29_fu_683_p2[0:0] === 1'b1) ? w_sum_reg_848 : 32'd0);

assign wc_fu_577_p2 = (wc_0_reg_266 + 2'd1);

assign wr_fu_503_p2 = (wr_0_reg_243 + 2'd1);

assign zext_ln18_fu_493_p1 = wr_0_reg_243;

assign zext_ln21_fu_567_p1 = wc_0_reg_266;

assign zext_ln23_1_fu_517_p1 = tmp_163_fu_509_p3;

assign zext_ln23_2_fu_545_p1 = tmp_164_fu_537_p3;

assign zext_ln23_3_fu_557_p1 = tmp_165_fu_549_p3;

assign zext_ln23_4_fu_583_p1 = wc_0_reg_266;

assign zext_ln23_5_fu_623_p1 = add_ln23_3_fu_618_p2;

assign zext_ln23_6_fu_634_p1 = add_ln23_1_fu_628_p2;

assign zext_ln23_fu_440_p1 = f_0_reg_220;

assign zext_ln30_1_fu_320_p1 = tmp_160_fu_312_p3;

assign zext_ln30_2_fu_362_p1 = tmp_159_fu_352_p4;

assign zext_ln30_3_fu_387_p1 = tmp_161_fu_379_p3;

assign zext_ln30_4_fu_418_p1 = tmp_162_fu_410_p3;

assign zext_ln30_5_fu_444_p1 = f_0_reg_220;

assign zext_ln30_6_fu_448_p1 = f_0_reg_220;

assign zext_ln30_7_fu_457_p1 = add_ln30_3_fu_452_p2;

assign zext_ln30_8_fu_468_p1 = add_ln30_4_fu_463_p2;

assign zext_ln30_fu_308_p1 = r_0_reg_173;

always @ (posedge ap_clk) begin
    zext_ln30_1_reg_707[2:0] <= 3'b000;
    zext_ln30_1_reg_707[8] <= 1'b0;
    sub_ln30_reg_734[0] <= 1'b0;
    sub_ln30_1_reg_739[0] <= 1'b0;
    zext_ln23_reg_752[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln30_5_reg_757[6:3] <= 4'b0000;
    sub_ln23_1_reg_795[1:0] <= 2'b00;
end

endmodule //conv_1
