<?xml version="1.0"?>
<VerilogTemplate>
   <Date>11/1/2010</Date>
   <Version>2.0</Version>

   <HDLProcessProto>
      <HDLProcessProtoName>Design</HDLProcessProtoName>

      <HDLStatement>
         <HDLText>// Target device: %s</HDLText>
         <HDLArg>
            <HDLArgVal>DEVICE_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>// HDL code generated on: %s</HDLText>
         <HDLArg>
            <HDLArgVal>FULL_TIME_STAMP</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>// by Lattice Diamond MSM HDL generator: Version %s</HDLText>
         <HDLArg>
            <HDLArgVal>HDLGEN_VERSION</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>// (part of Lattice Diamond Version %s)</HDLText>
         <HDLArg>
            <HDLArgVal>DIAMOND_VERSION</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText></HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText></HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>module %s</HDLText>
         <HDLArg>
            <HDLArgVal>TOP_MODULE_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLAlternative>1</HDLAlternative>
         <HDLCondition>B_TIMER_SM</HDLCondition>
         <HDLText>#(</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>\tparameter %s = %s</HDLText>
         <HDLList>LIST_TIMER_DELAY_SET</HDLList>
         <HDLList>LIST_TIMER_DELAY_SET_VALUE</HDLList>
         <HDLSeparater>,</HDLSeparater>
         <HDLSepCondition>TRUE</HDLSepCondition>
       </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>\tparameter %s = %s</HDLText>
         <HDLList>LIST_TIMER_DELAY_WIDTH</HDLList>
         <HDLList>LIST_TIMER_DELAY_WIDTH_VALUE</HDLList>
         <HDLSeparater>,</HDLSeparater>
         <HDLSepCondition>B_NOT_LISTEND</HDLSepCondition>
         <HDLSepCondition>B_STATE_MACHINE</HDLSepCondition>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>\tparameter %s = %s</HDLText>
         <HDLList>LIST_SM_STATE_WIDTH</HDLList>
         <HDLList>LIST_SM_STATE_WIDTH_VALUE</HDLList>
         <HDLSeparater>,</HDLSeparater>
         <HDLSepCondition>TRUE</HDLSepCondition>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>\tparameter %s = %s</HDLText>
         <HDLList>LIST_SM_STEP</HDLList>
         <HDLList>LIST_SM_STEP_VALUE</HDLList>
         <HDLSeparater>,</HDLSeparater>
         <HDLSepCondition>B_NOT_LISTEND</HDLSepCondition>
      </HDLStatement>

      <HDLStatement>
         <HDLAlternative>1</HDLAlternative>
         <HDLCondition>B_TIMER_SM</HDLCondition>
         <HDLText>)</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>(</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLAlternative>1</HDLAlternative>
         <HDLCondition>B_CLOCK_250K_NOTTIMERSRC</HDLCondition>
         <HDLText>\tinput %s</HDLText>
         <HDLArg>
            <HDLArgVal>LGB_CLOCK_NAME</HDLArgVal>
         </HDLArg>
         <HDLSeparater>,</HDLSeparater>
         <HDLSepCondition>B_CLOCK_8M</HDLSepCondition>
         <HDLSepCondition>B_CLOCK_250K</HDLSepCondition>
         <HDLSepCondition>B_HAS_INPUTLIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_TIMERSRCLIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_REG_RANDOM_OUT_LIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_INSEQ_OUT_LIST</HDLSepCondition>
		 <HDLSepCondition>B_HAS_INSEQ_OUT_BUF_LIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_WIRE_RANDOM_OUT_LIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_BUF_RANDOM_OUT_LIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_BUF_WIRE_RANDOM_OUT_LIST</HDLSepCondition>
		 <HDLSepCondition>B_HAS_INOUTLIST</HDLSepCondition>
		 <HDLSepCondition>B_HAS_PROMOTED_IN_NODE</HDLSepCondition>
		 <HDLSepCondition>B_HAS_PROMOTED_OUT_NODE</HDLSepCondition>
      </HDLStatement>

      <HDLStatement>
         <HDLAlternative>1</HDLAlternative>
         <HDLCondition>B_CLOCK_250K_NOTTIMERSRC</HDLCondition>
         <HDLText>\tinput %s</HDLText>
         <HDLArg>
            <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
         </HDLArg>
         <HDLSeparater>,</HDLSeparater>
         <HDLSepCondition>B_CLOCK_8M</HDLSepCondition>
         <HDLSepCondition>B_CLOCK_250K</HDLSepCondition>
         <HDLSepCondition>B_HAS_INPUTLIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_TIMERSRCLIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_REG_RANDOM_OUT_LIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_INSEQ_OUT_LIST</HDLSepCondition>
		 <HDLSepCondition>B_HAS_INSEQ_OUT_BUF_LIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_WIRE_RANDOM_OUT_LIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_BUF_RANDOM_OUT_LIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_BUF_WIRE_RANDOM_OUT_LIST</HDLSepCondition>
		 <HDLSepCondition>B_HAS_INOUTLIST</HDLSepCondition>
		 <HDLSepCondition>B_HAS_PROMOTED_IN_NODE</HDLSepCondition>
		 <HDLSepCondition>B_HAS_PROMOTED_OUT_NODE</HDLSepCondition>
      </HDLStatement>
	  
      <HDLStatement>
         <HDLAlternative>1</HDLAlternative>
         <HDLCondition>B_CLOCK_8M_NOTTIMERSRC</HDLCondition>
         <HDLText>\tinput %s</HDLText>
         <HDLArg>
            <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
         </HDLArg>
         <HDLSeparater>,</HDLSeparater>
         <HDLSepCondition>B_CLOCK_250K</HDLSepCondition>
         <HDLSepCondition>B_HAS_INPUTLIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_TIMERSRCLIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_REG_RANDOM_OUT_LIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_INSEQ_OUT_LIST</HDLSepCondition>
		 <HDLSepCondition>B_HAS_INSEQ_OUT_BUF_LIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_WIRE_RANDOM_OUT_LIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_BUF_RANDOM_OUT_LIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_BUF_WIRE_RANDOM_OUT_LIST</HDLSepCondition>
		 <HDLSepCondition>B_HAS_INOUTLIST</HDLSepCondition>
		 <HDLSepCondition>B_HAS_PROMOTED_IN_NODE</HDLSepCondition>
		 <HDLSepCondition>B_HAS_PROMOTED_OUT_NODE</HDLSepCondition>
      </HDLStatement>

      <HDLStatement>
         <HDLAlternative>1</HDLAlternative>
         <HDLCondition>B_CLOCK_250K</HDLCondition>
         <HDLText>\tinput %s</HDLText>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLSeparater>,</HDLSeparater>
         <HDLSepCondition>B_HAS_INPUTLIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_TIMERSRCLIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_REG_RANDOM_OUT_LIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_INSEQ_OUT_LIST</HDLSepCondition>
		 <HDLSepCondition>B_HAS_INSEQ_OUT_BUF_LIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_WIRE_RANDOM_OUT_LIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_BUF_RANDOM_OUT_LIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_BUF_WIRE_RANDOM_OUT_LIST</HDLSepCondition>
		 <HDLSepCondition>B_HAS_INOUTLIST</HDLSepCondition>
		 <HDLSepCondition>B_HAS_PROMOTED_IN_NODE</HDLSepCondition>
		 <HDLSepCondition>B_HAS_PROMOTED_OUT_NODE</HDLSepCondition>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>\tinput %s</HDLText>
         <HDLList>LIST_INPUT_PINNAME</HDLList>
         <HDLSeparater>,</HDLSeparater>
         <HDLSepCondition>B_NOT_LISTEND</HDLSepCondition>
         <HDLSepCondition>B_HAS_TIMERSRCLIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_REG_RANDOM_OUT_LIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_INSEQ_OUT_LIST</HDLSepCondition>
		 <HDLSepCondition>B_HAS_INSEQ_OUT_BUF_LIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_WIRE_RANDOM_OUT_LIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_BUF_RANDOM_OUT_LIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_BUF_WIRE_RANDOM_OUT_LIST</HDLSepCondition>
		 <HDLSepCondition>B_HAS_INOUTLIST</HDLSepCondition>
		 <HDLSepCondition>B_HAS_PROMOTED_IN_NODE</HDLSepCondition>
		 <HDLSepCondition>B_HAS_PROMOTED_OUT_NODE</HDLSepCondition>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>\tinput %s</HDLText>
         <HDLList>LIST_TIMER_SRC_TYPE</HDLList>
         <HDLSeparater>,</HDLSeparater>
         <HDLSepCondition>B_NOT_LISTEND</HDLSepCondition>
         <HDLSepCondition>B_HAS_REG_RANDOM_OUT_LIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_INSEQ_OUT_LIST</HDLSepCondition>
		 <HDLSepCondition>B_HAS_INSEQ_OUT_BUF_LIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_WIRE_RANDOM_OUT_LIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_BUF_RANDOM_OUT_LIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_BUF_WIRE_RANDOM_OUT_LIST</HDLSepCondition>
		 <HDLSepCondition>B_HAS_INOUTLIST</HDLSepCondition>
		 <HDLSepCondition>B_HAS_PROMOTED_IN_NODE</HDLSepCondition>
		 <HDLSepCondition>B_HAS_PROMOTED_OUT_NODE</HDLSepCondition>
      </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\tinput %s</HDLText>
		 <HDLList>LIST_PROMOTED_IN_NODE</HDLList>
         <HDLSeparater>,</HDLSeparater>
         <HDLSepCondition>B_NOT_LISTEND</HDLSepCondition>
         <HDLSepCondition>B_HAS_REG_RANDOM_OUT_LIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_INSEQ_OUT_LIST</HDLSepCondition>
		 <HDLSepCondition>B_HAS_INSEQ_OUT_BUF_LIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_WIRE_RANDOM_OUT_LIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_BUF_RANDOM_OUT_LIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_BUF_WIRE_RANDOM_OUT_LIST</HDLSepCondition>
		 <HDLSepCondition>B_HAS_INOUTLIST</HDLSepCondition>
		 <HDLSepCondition>B_HAS_PROMOTED_OUT_NODE</HDLSepCondition>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>\toutput reg %s</HDLText>
         <HDLList>LIST_OUTPUT_REG_RANDOM_PINNAME</HDLList>
         <HDLSeparater>,</HDLSeparater>
         <HDLSepCondition>B_NOT_LISTEND</HDLSepCondition>
         <HDLSepCondition>B_HAS_INSEQ_OUT_LIST</HDLSepCondition>
		 <HDLSepCondition>B_HAS_INSEQ_OUT_BUF_LIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_WIRE_RANDOM_OUT_LIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_BUF_RANDOM_OUT_LIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_BUF_WIRE_RANDOM_OUT_LIST</HDLSepCondition>
		 <HDLSepCondition>B_HAS_INOUTLIST</HDLSepCondition>
		 <HDLSepCondition>B_HAS_PROMOTED_OUT_NODE</HDLSepCondition>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>\toutput wire %s</HDLText>
         <HDLList>LIST_OUTPUT_INSEQ_PINNAME</HDLList>
         <HDLSeparater>,</HDLSeparater>
         <HDLSepCondition>B_NOT_LISTEND</HDLSepCondition>
		 <HDLSepCondition>B_HAS_INSEQ_OUT_BUF_LIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_WIRE_RANDOM_OUT_LIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_BUF_RANDOM_OUT_LIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_BUF_WIRE_RANDOM_OUT_LIST</HDLSepCondition>
		 <HDLSepCondition>B_HAS_INOUTLIST</HDLSepCondition>
		 <HDLSepCondition>B_HAS_PROMOTED_OUT_NODE</HDLSepCondition>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>\toutput wire %s</HDLText>
         <HDLList>LIST_OUTPUT_BUF_INSEQ_PINNAME</HDLList>
         <HDLSeparater>,</HDLSeparater>
         <HDLSepCondition>B_NOT_LISTEND</HDLSepCondition>
         <HDLSepCondition>B_HAS_WIRE_RANDOM_OUT_LIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_BUF_RANDOM_OUT_LIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_BUF_WIRE_RANDOM_OUT_LIST</HDLSepCondition>
		 <HDLSepCondition>B_HAS_INOUTLIST</HDLSepCondition>
		 <HDLSepCondition>B_HAS_PROMOTED_OUT_NODE</HDLSepCondition>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>\toutput wire %s</HDLText>
         <HDLList>LIST_OUTPUT_WIRE_RANDOM_PINNAME</HDLList>
         <HDLSeparater>,</HDLSeparater>
         <HDLSepCondition>B_NOT_LISTEND</HDLSepCondition>
         <HDLSepCondition>B_HAS_BUF_RANDOM_OUT_LIST</HDLSepCondition>
         <HDLSepCondition>B_HAS_BUF_WIRE_RANDOM_OUT_LIST</HDLSepCondition>
		 <HDLSepCondition>B_HAS_INOUTLIST</HDLSepCondition>
		 <HDLSepCondition>B_HAS_PROMOTED_OUT_NODE</HDLSepCondition>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>\toutput wire %s</HDLText>
         <HDLList>LIST_OUTPUT_BUF_RANDOM_PINNAME</HDLList>
         <HDLSeparater>,</HDLSeparater>
         <HDLSepCondition>B_NOT_LISTEND</HDLSepCondition>
         <HDLSepCondition>B_HAS_BUF_WIRE_RANDOM_OUT_LIST</HDLSepCondition>
		 <HDLSepCondition>B_HAS_INOUTLIST</HDLSepCondition>
		 <HDLSepCondition>B_HAS_PROMOTED_OUT_NODE</HDLSepCondition>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>\toutput reg %s</HDLText>
         <HDLList>LIST_OUTPUT_BUF_WIRE_RANDOM_PINNAME</HDLList>
         <HDLSeparater>,</HDLSeparater>
         <HDLSepCondition>B_NOT_LISTEND</HDLSepCondition>
		 <HDLSepCondition>B_HAS_INOUTLIST</HDLSepCondition>
		 <HDLSepCondition>B_HAS_PROMOTED_OUT_NODE</HDLSepCondition>
      </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\toutput %s</HDLText>
		 <HDLList>LIST_PROMOTED_OUT_NODE</HDLList>
         <HDLSeparater>,</HDLSeparater>
         <HDLSepCondition>B_NOT_LISTEND</HDLSepCondition>
		 <HDLSepCondition>B_HAS_INOUTLIST</HDLSepCondition>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>\tinout %s</HDLText>
         <HDLList>LIST_INOUT_PINNAME</HDLList>
         <HDLSeparater>,</HDLSeparater>
         <HDLSepCondition>B_NOT_LISTEND</HDLSepCondition>
      </HDLStatement>

      <HDLStatement>
         <HDLText>);</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText></HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>wire %s;</HDLText>
         <HDLList>LIST_NODE_REG_INSEQ</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>reg %s;</HDLText>
         <HDLList>LIST_NODE_REG_INRANDOM</HDLList>
      </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>reg [%s:%s] %s;</HDLText>
		 <HDLList>LIST_NODE_VECTOR_REG_INRANDOM_LEFTIDX</HDLList>
		 <HDLList>LIST_NODE_VECTOR_REG_INRANDOM_RIGHTIDX</HDLList>
		 <HDLList>LIST_NODE_VECTOR_REG_INRANDOM</HDLList>
	  </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>wire %s;</HDLText>
		 <HDLList>LIST_NODE_DNODE_REG_INRANDOM</HDLList>
	  </HDLStatement>
	  
      <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>wire [%s:%s] %s;</HDLText>
		 <HDLList>LIST_NODE_VECTOR_REG_INRANDOM_LEFTIDX</HDLList>
		 <HDLList>LIST_NODE_VECTOR_REG_INRANDOM_RIGHTIDX</HDLList>
		 <HDLList>LIST_NODE_VECTOR_DNODE_REG_INRANDOM</HDLList>
      </HDLStatement>
	  
      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>wire %s;</HDLText>
         <HDLList>LIST_NODE_WIRE</HDLList>
      </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>wire [%s:%s] %s;</HDLText>
		 <HDLList>LIST_NODE_VECTOR_WIRE_LEFTIDX</HDLList>
		 <HDLList>LIST_NODE_VECTOR_WIRE_RIGHTIDX</HDLList>
		 <HDLList>LIST_NODE_VECTOR_WIRE</HDLList>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLCondition>B_CLOCK_8M</HDLCondition>
         <HDLText>reg %s, %s;</HDLText>
         <HDLList>LIST_INPUT_LOGI_BUF0_NAME</HDLList>
         <HDLList>LIST_INPUT_LOGI_BUF1_NAME</HDLList>
      </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLCondition>B_CLOCK_8M</HDLCondition>
		 <HDLText>wire [%s:%s] %s;</HDLText>
		 <HDLList>LIST_INPUT_VECTOR_LOGI_BUF1_LEFTIDX</HDLList>
		 <HDLList>LIST_INPUT_VECTOR_LOGI_BUF1_RIGHTIDX</HDLList>
		 <HDLList>LIST_INPUT_VECTOR_LOGI_BUF1_NAME</HDLList>
	  </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>reg %s, %s;</HDLText>
         <HDLList>LIST_SEQREG_OUTPUT_JNODENAME</HDLList>
         <HDLList>LIST_SEQREG_OUTPUT_KNODENAME</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>wire %s, %s;</HDLText>
         <HDLList>LIST_SEQREG_EXCEPTOUTPUT_JNODENAME</HDLList>
         <HDLList>LIST_SEQREG_EXCEPTOUTPUT_KNODENAME</HDLList>
      </HDLStatement>
	  
	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>reg [%s:%s] %s, %s;</HDLText>
		 <HDLList>LIST_SEQREG_OUTPUT_VECTOR_JNODE_LEFTIDX</HDLList>
		 <HDLList>LIST_SEQREG_OUTPUT_VECTOR_JNODE_RIGHTIDX</HDLList>
		 <HDLList>LIST_SEQREG_OUTPUT_VECTOR_JNODENAME</HDLList>
		 <HDLList>LIST_SEQREG_OUTPUT_VECTOR_KNODENAME</HDLList>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>reg %s, %s;</HDLText>
         <HDLList>LIST_SEQREG_NODE_JNODENAME</HDLList>
         <HDLList>LIST_SEQREG_NODE_KNODENAME</HDLList>
      </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>reg [%s:%s] %s, %s;</HDLText>
		 <HDLList>LIST_SEQREG_NODE_VECTOR_JNODE_LEFTIDX</HDLList>
		 <HDLList>LIST_SEQREG_NODE_VECTOR_JNODE_RIGHTIDX</HDLList>
		 <HDLList>LIST_SEQREG_NODE_VECTOR_JNODENAME</HDLList>
		 <HDLList>LIST_SEQREG_NODE_VECTOR_KNODENAME</HDLList>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>wire %s;</HDLText>
         <HDLList>LIST_TIMER_GATE_INSTART</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>reg %s, %s;</HDLText>
         <HDLList>LIST_TIMER_GATE_INSTART_JNODE</HDLList>
         <HDLList>LIST_TIMER_GATE_INSTART_KNODE</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>reg %s;</HDLText>
         <HDLList>LIST_TIMER_GATE_INSEQ_NOSTART</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>reg %s;</HDLText>
         <HDLList>LIST_TIMER_GATE_IN_RANDOM</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>reg[%s-1:0] %s;</HDLText>
         <HDLList>LIST_SM_STATE_WIDTH</HDLList>
         <HDLList>LIST_SM_STATE_NAME</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>reg[%s-1:0] %s;</HDLText>
         <HDLList>LIST_SM_STATE_WIDTH</HDLList>
         <HDLList>LIST_SM_STATE_NODENAME</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>wire %s;</HDLText>
         <HDLList>LIST_RANDOM_D</HDLList>
      </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>wire [%s:%s] %s;</HDLText>
		 <HDLList>LIST_VECTOR_RANDOM_D_LEFTIDX</HDLList>
		 <HDLList>LIST_VECTOR_RANDOM_D_RIGHTIDX</HDLList>
		 <HDLList>LIST_VECTOR_RANDOM_D</HDLList>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>wire %s;</HDLText>
         <HDLList>LIST_RANDOM_INGROUP_D</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>wire %s;</HDLText>
         <HDLList>LIST_TIMER_TC</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>wire %s;</HDLText>
         <HDLList>LIST_OUTPUT_ARAP_NODE</HDLList>
      </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>wire [%s:%s] %s;</HDLText>
		 <HDLList>LIST_VECTOR_RANDOM_COM_LEFTIDX</HDLList>
		 <HDLList>LIST_VECTOR_RANDOM_COM_RIGHTIDX</HDLList>
		 <HDLList>LIST_VECTOR_RANDOM_COM</HDLList>
	  </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>reg %s;</HDLText>
		 <HDLList>LIST_USERBUF_NAME</HDLList>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText></HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>assign %s = { %s };</HDLText>
		 <HDLList>LIST_INPUT_VECTOR_LOGI_BUF1_NAME</HDLList>
		 <HDLList>LIST_INPUT_VECTOR_VERILOG_CHILD_BUF1_NAME</HDLList>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText></HDLText>
	  </HDLStatement>

	  <HDLStatement>
	     <HDLFunction>1</HDLFunction>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText></HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INPUT_BUF_TWICE</HDLProcessName>
         <HDLList>LIST_INPUT_LOGI_PINNAME</HDLList>
         <HDLList>LIST_INPUT_LOGI_BUF0_NAME</HDLList>
         <HDLList>LIST_INPUT_LOGI_BUF1_NAME</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INI_OUTPUT_GSR</HDLProcessName>
         <HDLList>LIST_RANDOM_OUT_NOARAP_SIG_GSR</HDLList>
         <HDLList>LIST_RANDOM_OUT_NOARAP_DNODE_GSR</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INI_OUTPUT_GSP</HDLProcessName>
         <HDLList>LIST_RANDOM_OUT_NOARAP_SIG_GSP</HDLList>
         <HDLList>LIST_RANDOM_OUT_NOARAP_DNODE_GSP</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INI_OUTPUT_AR_GSR</HDLProcessName>
         <HDLList>LIST_RANDOM_OUT_AR_ARNODE_GSR</HDLList>
         <HDLList>LIST_RANDOM_OUT_AR_SIG_GSR</HDLList>
         <HDLList>LIST_RANDOM_OUT_AR_DNODE_GSR</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INI_OUTPUT_AR_GSP</HDLProcessName>
         <HDLList>LIST_RANDOM_OUT_AR_ARNODE_GSP</HDLList>
         <HDLList>LIST_RANDOM_OUT_AR_SIG_GSP</HDLList>
         <HDLList>LIST_RANDOM_OUT_AR_DNODE_GSP</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INI_OUTPUT_AP_GSR</HDLProcessName>
         <HDLList>LIST_RANDOM_OUT_AP_APNODE_GSR</HDLList>
         <HDLList>LIST_RANDOM_OUT_AP_SIG_GSR</HDLList>
         <HDLList>LIST_RANDOM_OUT_AP_DNODE_GSR</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INI_OUTPUT_AP_GSP</HDLProcessName>
         <HDLList>LIST_RANDOM_OUT_AP_APNODE_GSP</HDLList>
         <HDLList>LIST_RANDOM_OUT_AP_SIG_GSP</HDLList>
         <HDLList>LIST_RANDOM_OUT_AP_DNODE_GSP</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INI_OUTPUT_ARAP_GSR</HDLProcessName>
         <HDLList>LIST_RANDOM_OUT_ARAP_ARNODE_GSR</HDLList>
         <HDLList>LIST_RANDOM_OUT_ARAP_APNODE_GSR</HDLList>
         <HDLList>LIST_RANDOM_OUT_ARAP_SIG_GSR</HDLList>
         <HDLList>LIST_RANDOM_OUT_ARAP_DNODE_GSR</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INI_OUTPUT_ARAP_GSP</HDLProcessName>
         <HDLList>LIST_RANDOM_OUT_ARAP_ARNODE_GSP</HDLList>
         <HDLList>LIST_RANDOM_OUT_ARAP_APNODE_GSP</HDLList>
         <HDLList>LIST_RANDOM_OUT_ARAP_SIG_GSP</HDLList>
         <HDLList>LIST_RANDOM_OUT_ARAP_DNODE_GSP</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INI_OUTPUT_GSR</HDLProcessName>
         <HDLList>LIST_RANDOM_NODE_NOARAP_SIG_GSR</HDLList>
         <HDLList>LIST_RANDOM_NODE_NOARAP_DNODE_GSR</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INI_OUTPUT_GSP</HDLProcessName>
         <HDLList>LIST_RANDOM_NODE_NOARAP_SIG_GSP</HDLList>
         <HDLList>LIST_RANDOM_NODE_NOARAP_DNODE_GSP</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INI_OUTPUT_AR_GSR</HDLProcessName>
         <HDLList>LIST_RANDOM_NODE_AR_ARNODE_GSR</HDLList>
         <HDLList>LIST_RANDOM_NODE_AR_SIG_GSR</HDLList>
         <HDLList>LIST_RANDOM_NODE_AR_DNODE_GSR</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INI_OUTPUT_AR_GSP</HDLProcessName>
         <HDLList>LIST_RANDOM_NODE_AR_ARNODE_GSP</HDLList>
         <HDLList>LIST_RANDOM_NODE_AR_SIG_GSP</HDLList>
         <HDLList>LIST_RANDOM_NODE_AR_DNODE_GSP</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INI_OUTPUT_AP_GSR</HDLProcessName>
         <HDLList>LIST_RANDOM_NODE_AP_APNODE_GSR</HDLList>
         <HDLList>LIST_RANDOM_NODE_AP_SIG_GSR</HDLList>
         <HDLList>LIST_RANDOM_NODE_AP_DNODE_GSR</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INI_OUTPUT_AP_GSP</HDLProcessName>
         <HDLList>LIST_RANDOM_NODE_AP_APNODE_GSP</HDLList>
         <HDLList>LIST_RANDOM_NODE_AP_SIG_GSP</HDLList>
         <HDLList>LIST_RANDOM_NODE_AP_DNODE_GSP</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INI_OUTPUT_ARAP_GSR</HDLProcessName>
         <HDLList>LIST_RANDOM_NODE_ARAP_ARNODE_GSR</HDLList>
         <HDLList>LIST_RANDOM_NODE_ARAP_APNODE_GSR</HDLList>
         <HDLList>LIST_RANDOM_NODE_ARAP_SIG_GSR</HDLList>
         <HDLList>LIST_RANDOM_NODE_ARAP_DNODE_GSR</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INI_OUTPUT_ARAP_GSP</HDLProcessName>
         <HDLList>LIST_RANDOM_NODE_ARAP_ARNODE_GSP</HDLList>
         <HDLList>LIST_RANDOM_NODE_ARAP_APNODE_GSP</HDLList>
         <HDLList>LIST_RANDOM_NODE_ARAP_SIG_GSP</HDLList>
         <HDLList>LIST_RANDOM_NODE_ARAP_DNODE_GSP</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INI_OUTPUT_GSR_SYNC</HDLProcessName>
         <HDLList>LIST_RANDOM_OUT_NOARAP_SIG_GSR_SYNC</HDLList>
         <HDLList>LIST_RANDOM_OUT_NOARAP_DNODE_GSR_SYNC</HDLList>
		 <HDLList>LIST_RANDOM_OUT_NOARAP_SIGBUF_GSR_SYNC</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INI_OUTPUT_GSP_SYNC</HDLProcessName>
         <HDLList>LIST_RANDOM_OUT_NOARAP_SIG_GSP_SYNC</HDLList>
         <HDLList>LIST_RANDOM_OUT_NOARAP_DNODE_GSP_SYNC</HDLList>
		 <HDLList>LIST_RANDOM_OUT_NOARAP_SIGBUF_GSP_SYNC</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INI_OUTPUT_AR_GSR_SYNC</HDLProcessName>
         <HDLList>LIST_RANDOM_OUT_AR_ARNODE_GSR_SYNC</HDLList>
         <HDLList>LIST_RANDOM_OUT_AR_SIG_GSR_SYNC</HDLList>
         <HDLList>LIST_RANDOM_OUT_AR_DNODE_GSR_SYNC</HDLList>
		 <HDLList>LIST_RANDOM_OUT_AR_SIGBUF_GSR_SYNC</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INI_OUTPUT_AR_GSP_SYNC</HDLProcessName>
         <HDLList>LIST_RANDOM_OUT_AR_ARNODE_GSP_SYNC</HDLList>
         <HDLList>LIST_RANDOM_OUT_AR_SIG_GSP_SYNC</HDLList>
         <HDLList>LIST_RANDOM_OUT_AR_DNODE_GSP_SYNC</HDLList>
		 <HDLList>LIST_RANDOM_OUT_AR_SIGBUF_GSP_SYNC</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INI_OUTPUT_AP_GSR_SYNC</HDLProcessName>
         <HDLList>LIST_RANDOM_OUT_AP_APNODE_GSR_SYNC</HDLList>
         <HDLList>LIST_RANDOM_OUT_AP_SIG_GSR_SYNC</HDLList>
         <HDLList>LIST_RANDOM_OUT_AP_DNODE_GSR_SYNC</HDLList>
		 <HDLList>LIST_RANDOM_OUT_AP_SIGBUF_GSR_SYNC</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INI_OUTPUT_AP_GSP_SYNC</HDLProcessName>
         <HDLList>LIST_RANDOM_OUT_AP_APNODE_GSP_SYNC</HDLList>
         <HDLList>LIST_RANDOM_OUT_AP_SIG_GSP_SYNC</HDLList>
         <HDLList>LIST_RANDOM_OUT_AP_DNODE_GSP_SYNC</HDLList>
		 <HDLList>LIST_RANDOM_OUT_AP_SIGBUF_GSP_SYNC</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INI_OUTPUT_ARAP_GSR_SYNC</HDLProcessName>
         <HDLList>LIST_RANDOM_OUT_ARAP_ARNODE_GSR_SYNC</HDLList>
         <HDLList>LIST_RANDOM_OUT_ARAP_APNODE_GSR_SYNC</HDLList>
         <HDLList>LIST_RANDOM_OUT_ARAP_SIG_GSR_SYNC</HDLList>
         <HDLList>LIST_RANDOM_OUT_ARAP_DNODE_GSR_SYNC</HDLList>
		 <HDLList>LIST_RANDOM_OUT_ARAP_SIGBUF_GSR_SYNC</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INI_OUTPUT_ARAP_GSP_SYNC</HDLProcessName>
         <HDLList>LIST_RANDOM_OUT_ARAP_ARNODE_GSP_SYNC</HDLList>
         <HDLList>LIST_RANDOM_OUT_ARAP_APNODE_GSP_SYNC</HDLList>
         <HDLList>LIST_RANDOM_OUT_ARAP_SIG_GSP_SYNC</HDLList>
         <HDLList>LIST_RANDOM_OUT_ARAP_DNODE_GSP_SYNC</HDLList>
		 <HDLList>LIST_RANDOM_OUT_ARAP_SIGBUF_GSP_SYNC</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INI_OUTPUT_GSR_SYNC</HDLProcessName>
         <HDLList>LIST_RANDOM_NODE_NOARAP_SIG_GSR_SYNC</HDLList>
         <HDLList>LIST_RANDOM_NODE_NOARAP_DNODE_GSR_SYNC</HDLList>
		 <HDLList>LIST_RANDOM_NODE_NOARAP_SIGBUF_GSR_SYNC</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INI_OUTPUT_GSP_SYNC</HDLProcessName>
         <HDLList>LIST_RANDOM_NODE_NOARAP_SIG_GSP_SYNC</HDLList>
         <HDLList>LIST_RANDOM_NODE_NOARAP_DNODE_GSP_SYNC</HDLList>
		 <HDLList>LIST_RANDOM_NODE_NOARAP_SIGBUF_GSP_SYNC</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INI_OUTPUT_AR_GSR_SYNC</HDLProcessName>
         <HDLList>LIST_RANDOM_NODE_AR_ARNODE_GSR_SYNC</HDLList>
         <HDLList>LIST_RANDOM_NODE_AR_SIG_GSR_SYNC</HDLList>
         <HDLList>LIST_RANDOM_NODE_AR_DNODE_GSR_SYNC</HDLList>
		 <HDLList>LIST_RANDOM_NODE_AR_SIGBUF_GSR_SYNC</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INI_OUTPUT_AR_GSP_SYNC</HDLProcessName>
         <HDLList>LIST_RANDOM_NODE_AR_ARNODE_GSP_SYNC</HDLList>
         <HDLList>LIST_RANDOM_NODE_AR_SIG_GSP_SYNC</HDLList>
         <HDLList>LIST_RANDOM_NODE_AR_DNODE_GSP_SYNC</HDLList>
		 <HDLList>LIST_RANDOM_NODE_AR_SIGBUF_GSP_SYNC</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INI_OUTPUT_AP_GSR_SYNC</HDLProcessName>
         <HDLList>LIST_RANDOM_NODE_AP_APNODE_GSR_SYNC</HDLList>
         <HDLList>LIST_RANDOM_NODE_AP_SIG_GSR_SYNC</HDLList>
         <HDLList>LIST_RANDOM_NODE_AP_DNODE_GSR_SYNC</HDLList>
		 <HDLList>LIST_RANDOM_NODE_AP_SIGBUF_GSR_SYNC</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INI_OUTPUT_AP_GSP_SYNC</HDLProcessName>
         <HDLList>LIST_RANDOM_NODE_AP_APNODE_GSP_SYNC</HDLList>
         <HDLList>LIST_RANDOM_NODE_AP_SIG_GSP_SYNC</HDLList>
         <HDLList>LIST_RANDOM_NODE_AP_DNODE_GSP_SYNC</HDLList>
		 <HDLList>LIST_RANDOM_NODE_AP_SIGBUF_GSP_SYNC</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INI_OUTPUT_ARAP_GSR_SYNC</HDLProcessName>
         <HDLList>LIST_RANDOM_NODE_ARAP_ARNODE_GSR_SYNC</HDLList>
         <HDLList>LIST_RANDOM_NODE_ARAP_APNODE_GSR_SYNC</HDLList>
         <HDLList>LIST_RANDOM_NODE_ARAP_SIG_GSR_SYNC</HDLList>
         <HDLList>LIST_RANDOM_NODE_ARAP_DNODE_GSR_SYNC</HDLList>
		 <HDLList>LIST_RANDOM_NODE_ARAP_SIGBUF_GSR_SYNC</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INI_OUTPUT_ARAP_GSP_SYNC</HDLProcessName>
         <HDLList>LIST_RANDOM_NODE_ARAP_ARNODE_GSP_SYNC</HDLList>
         <HDLList>LIST_RANDOM_NODE_ARAP_APNODE_GSP_SYNC</HDLList>
         <HDLList>LIST_RANDOM_NODE_ARAP_SIG_GSP_SYNC</HDLList>
         <HDLList>LIST_RANDOM_NODE_ARAP_DNODE_GSP_SYNC</HDLList>
		 <HDLList>LIST_RANDOM_NODE_ARAP_SIGBUF_GSP_SYNC</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_JK_RESET_ARAP_GSR</HDLProcessName>
         <HDLArg>
            <HDLArgVal>REPEAT_INDEX</HDLArgVal>
         </HDLArg>
         <HDLList>LIST_AP_IN_ARAPSEQ_GSR</HDLList>
         <HDLList>LIST_AR_IN_ARAPSEQ_GSR</HDLList>
         <HDLList>LIST_REG_OUTPUT_JNODE_ARAP_GSR</HDLList>
         <HDLList>LIST_REG_OUTPUT_KNODE_ARAP_GSR</HDLList>
         <HDLList>LIST_REG_OUTPUT_ARAP_IN_SEQUENCE_GSR</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_JK_RESET_AR_GSR</HDLProcessName>
         <HDLArg>
            <HDLArgVal>REPEAT_INDEX</HDLArgVal>
         </HDLArg>
         <HDLList>LIST_AR_IN_ARSEQ_GSR</HDLList>
         <HDLList>LIST_REG_OUTPUT_JNODE_AR_GSR</HDLList>
         <HDLList>LIST_REG_OUTPUT_KNODE_AR_GSR</HDLList>
         <HDLList>LIST_REG_OUTPUT_AR_IN_SEQUENCE_GSR</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_JK_RESET_AP_GSR</HDLProcessName>
         <HDLArg>
            <HDLArgVal>REPEAT_INDEX</HDLArgVal>
         </HDLArg>
         <HDLList>LIST_AP_IN_APSEQ_GSR</HDLList>
         <HDLList>LIST_REG_OUTPUT_JNODE_AP_GSR</HDLList>
         <HDLList>LIST_REG_OUTPUT_KNODE_AP_GSR</HDLList>
         <HDLList>LIST_REG_OUTPUT_AP_IN_SEQUENCE_GSR</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_JK_RESET_NOARAP_GSR</HDLProcessName>
         <HDLArg>
            <HDLArgVal>REPEAT_INDEX</HDLArgVal>
         </HDLArg>
         <HDLList>LIST_REG_OUTPUT_JNODE_NOARAP_GSR</HDLList>
         <HDLList>LIST_REG_OUTPUT_KNODE_NOARAP_GSR</HDLList>
         <HDLList>LIST_REG_OUTPUT_NOARAP_IN_SEQUENCE_GSR</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_JK_RESET_ARAP_TIMER_GSR</HDLProcessName>
         <HDLArg>
            <HDLArgVal>REPEAT_INDEX</HDLArgVal>
         </HDLArg>
         <HDLList>LIST_TIMER_GATE_INSTART_ARAP_APNODE_GSR</HDLList>
         <HDLList>LIST_TIMER_GATE_INSTART_ARAP_ARNODE_GSR</HDLList>
         <HDLList>LIST_TIMER_GATE_INSTART_ARAP_JNODE_GSR</HDLList>
         <HDLList>LIST_TIMER_GATE_INSTART_ARAP_KNODE_GSR</HDLList>
         <HDLList>LIST_TIMER_GATE_INSTART_ARAP_SIG_GSR</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_JK_RESET_AR_TIMER_GSR</HDLProcessName>
         <HDLArg>
            <HDLArgVal>REPEAT_INDEX</HDLArgVal>
         </HDLArg>
         <HDLList>LIST_TIMER_GATE_INSTART_AR_ARNODE_GSR</HDLList>
         <HDLList>LIST_TIMER_GATE_INSTART_AR_JNODE_GSR</HDLList>
         <HDLList>LIST_TIMER_GATE_INSTART_AR_KNODE_GSR</HDLList>
         <HDLList>LIST_TIMER_GATE_INSTART_AR_SIG_GSR</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_JK_RESET_AP_TIMER_GSR</HDLProcessName>
         <HDLArg>
            <HDLArgVal>REPEAT_INDEX</HDLArgVal>
         </HDLArg>
         <HDLList>LIST_TIMER_GATE_INSTART_AP_APNODE_GSR</HDLList>
         <HDLList>LIST_TIMER_GATE_INSTART_AP_JNODE_GSR</HDLList>
         <HDLList>LIST_TIMER_GATE_INSTART_AP_KNODE_GSR</HDLList>
         <HDLList>LIST_TIMER_GATE_INSTART_AP_SIG_GSR</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_JK_RESET_NOARAP_TIMER_GSR</HDLProcessName>
         <HDLArg>
            <HDLArgVal>REPEAT_INDEX</HDLArgVal>
         </HDLArg>
         <HDLList>LIST_TIMER_GATE_INSTART_NOARAP_JNODE_GSR</HDLList>
         <HDLList>LIST_TIMER_GATE_INSTART_NOARAP_KNODE_GSR</HDLList>
         <HDLList>LIST_TIMER_GATE_INSTART_NOARAP_SIG_GSR</HDLList>
      </HDLStatement>
	  
      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_JK_RESET_ARAP_GSP</HDLProcessName>
         <HDLArg>
            <HDLArgVal>REPEAT_INDEX</HDLArgVal>
         </HDLArg>
         <HDLList>LIST_AP_IN_ARAPSEQ_GSP</HDLList>
         <HDLList>LIST_AR_IN_ARAPSEQ_GSP</HDLList>
         <HDLList>LIST_REG_OUTPUT_JNODE_ARAP_GSP</HDLList>
         <HDLList>LIST_REG_OUTPUT_KNODE_ARAP_GSP</HDLList>
         <HDLList>LIST_REG_OUTPUT_ARAP_IN_SEQUENCE_GSP</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_JK_RESET_AR_GSP</HDLProcessName>
         <HDLArg>
            <HDLArgVal>REPEAT_INDEX</HDLArgVal>
         </HDLArg>
         <HDLList>LIST_AR_IN_ARSEQ_GSP</HDLList>
         <HDLList>LIST_REG_OUTPUT_JNODE_AR_GSP</HDLList>
         <HDLList>LIST_REG_OUTPUT_KNODE_AR_GSP</HDLList>
         <HDLList>LIST_REG_OUTPUT_AR_IN_SEQUENCE_GSP</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_JK_RESET_AP_GSP</HDLProcessName>
         <HDLArg>
            <HDLArgVal>REPEAT_INDEX</HDLArgVal>
         </HDLArg>
         <HDLList>LIST_AP_IN_APSEQ_GSP</HDLList>
         <HDLList>LIST_REG_OUTPUT_JNODE_AP_GSP</HDLList>
         <HDLList>LIST_REG_OUTPUT_KNODE_AP_GSP</HDLList>
         <HDLList>LIST_REG_OUTPUT_AP_IN_SEQUENCE_GSP</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_JK_RESET_NOARAP_GSP</HDLProcessName>
         <HDLArg>
            <HDLArgVal>REPEAT_INDEX</HDLArgVal>
         </HDLArg>
         <HDLList>LIST_REG_OUTPUT_JNODE_NOARAP_GSP</HDLList>
         <HDLList>LIST_REG_OUTPUT_KNODE_NOARAP_GSP</HDLList>
         <HDLList>LIST_REG_OUTPUT_NOARAP_IN_SEQUENCE_GSP</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_JK_RESET_ARAP_TIMER_GSP</HDLProcessName>
         <HDLArg>
            <HDLArgVal>REPEAT_INDEX</HDLArgVal>
         </HDLArg>
         <HDLList>LIST_TIMER_GATE_INSTART_ARAP_APNODE_GSP</HDLList>
         <HDLList>LIST_TIMER_GATE_INSTART_ARAP_ARNODE_GSP</HDLList>
         <HDLList>LIST_TIMER_GATE_INSTART_ARAP_JNODE_GSP</HDLList>
         <HDLList>LIST_TIMER_GATE_INSTART_ARAP_KNODE_GSP</HDLList>
         <HDLList>LIST_TIMER_GATE_INSTART_ARAP_SIG_GSP</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_JK_RESET_AR_TIMER_GSP</HDLProcessName>
         <HDLArg>
            <HDLArgVal>REPEAT_INDEX</HDLArgVal>
         </HDLArg>
         <HDLList>LIST_TIMER_GATE_INSTART_AR_ARNODE_GSP</HDLList>
         <HDLList>LIST_TIMER_GATE_INSTART_AR_JNODE_GSP</HDLList>
         <HDLList>LIST_TIMER_GATE_INSTART_AR_KNODE_GSP</HDLList>
         <HDLList>LIST_TIMER_GATE_INSTART_AR_SIG_GSP</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_JK_RESET_AP_TIMER_GSP</HDLProcessName>
         <HDLArg>
            <HDLArgVal>REPEAT_INDEX</HDLArgVal>
         </HDLArg>
         <HDLList>LIST_TIMER_GATE_INSTART_AP_APNODE_GSP</HDLList>
         <HDLList>LIST_TIMER_GATE_INSTART_AP_JNODE_GSP</HDLList>
         <HDLList>LIST_TIMER_GATE_INSTART_AP_KNODE_GSP</HDLList>
         <HDLList>LIST_TIMER_GATE_INSTART_AP_SIG_GSP</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_JK_RESET_NOARAP_TIMER_GSP</HDLProcessName>
         <HDLArg>
            <HDLArgVal>REPEAT_INDEX</HDLArgVal>
         </HDLArg>
         <HDLList>LIST_TIMER_GATE_INSTART_NOARAP_JNODE_GSP</HDLList>
         <HDLList>LIST_TIMER_GATE_INSTART_NOARAP_KNODE_GSP</HDLList>
         <HDLList>LIST_TIMER_GATE_INSTART_NOARAP_SIG_GSP</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_JK_RESET_ARAP_GSR_SYNC</HDLProcessName>
         <HDLArg>
            <HDLArgVal>REPEAT_INDEX</HDLArgVal>
         </HDLArg>
         <HDLList>LIST_AP_IN_ARAPSEQ_GSR_SYNC</HDLList>
         <HDLList>LIST_AR_IN_ARAPSEQ_GSR_SYNC</HDLList>
         <HDLList>LIST_REG_OUTPUT_JNODE_ARAP_GSR_SYNC</HDLList>
         <HDLList>LIST_REG_OUTPUT_KNODE_ARAP_GSR_SYNC</HDLList>
         <HDLList>LIST_REG_OUTPUT_ARAP_IN_SEQUENCE_GSR_SYNC</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_JK_RESET_AR_GSR_SYNC</HDLProcessName>
         <HDLArg>
            <HDLArgVal>REPEAT_INDEX</HDLArgVal>
         </HDLArg>
         <HDLList>LIST_AR_IN_ARSEQ_GSR_SYNC</HDLList>
         <HDLList>LIST_REG_OUTPUT_JNODE_AR_GSR_SYNC</HDLList>
         <HDLList>LIST_REG_OUTPUT_KNODE_AR_GSR_SYNC</HDLList>
         <HDLList>LIST_REG_OUTPUT_AR_IN_SEQUENCE_GSR_SYNC</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_JK_RESET_AP_GSR_SYNC</HDLProcessName>
         <HDLArg>
            <HDLArgVal>REPEAT_INDEX</HDLArgVal>
         </HDLArg>
         <HDLList>LIST_AP_IN_APSEQ_GSR_SYNC</HDLList>
         <HDLList>LIST_REG_OUTPUT_JNODE_AP_GSR_SYNC</HDLList>
         <HDLList>LIST_REG_OUTPUT_KNODE_AP_GSR_SYNC</HDLList>
         <HDLList>LIST_REG_OUTPUT_AP_IN_SEQUENCE_GSR_SYNC</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_JK_RESET_NOARAP_GSR_SYNC</HDLProcessName>
         <HDLArg>
            <HDLArgVal>REPEAT_INDEX</HDLArgVal>
         </HDLArg>
         <HDLList>LIST_REG_OUTPUT_JNODE_NOARAP_GSR_SYNC</HDLList>
         <HDLList>LIST_REG_OUTPUT_KNODE_NOARAP_GSR_SYNC</HDLList>
         <HDLList>LIST_REG_OUTPUT_NOARAP_IN_SEQUENCE_GSR_SYNC</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_JK_RESET_ARAP_GSP_SYNC</HDLProcessName>
         <HDLArg>
            <HDLArgVal>REPEAT_INDEX</HDLArgVal>
         </HDLArg>
         <HDLList>LIST_AP_IN_ARAPSEQ_GSP_SYNC</HDLList>
         <HDLList>LIST_AR_IN_ARAPSEQ_GSP_SYNC</HDLList>
         <HDLList>LIST_REG_OUTPUT_JNODE_ARAP_GSP_SYNC</HDLList>
         <HDLList>LIST_REG_OUTPUT_KNODE_ARAP_GSP_SYNC</HDLList>
         <HDLList>LIST_REG_OUTPUT_ARAP_IN_SEQUENCE_GSP_SYNC</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_JK_RESET_AR_GSP_SYNC</HDLProcessName>
         <HDLArg>
            <HDLArgVal>REPEAT_INDEX</HDLArgVal>
         </HDLArg>
         <HDLList>LIST_AR_IN_ARSEQ_GSP_SYNC</HDLList>
         <HDLList>LIST_REG_OUTPUT_JNODE_AR_GSP_SYNC</HDLList>
         <HDLList>LIST_REG_OUTPUT_KNODE_AR_GSP_SYNC</HDLList>
         <HDLList>LIST_REG_OUTPUT_AR_IN_SEQUENCE_GSP_SYNC</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_JK_RESET_AP_GSP_SYNC</HDLProcessName>
         <HDLArg>
            <HDLArgVal>REPEAT_INDEX</HDLArgVal>
         </HDLArg>
         <HDLList>LIST_AP_IN_APSEQ_GSP_SYNC</HDLList>
         <HDLList>LIST_REG_OUTPUT_JNODE_AP_GSP_SYNC</HDLList>
         <HDLList>LIST_REG_OUTPUT_KNODE_AP_GSP_SYNC</HDLList>
         <HDLList>LIST_REG_OUTPUT_AP_IN_SEQUENCE_GSP_SYNC</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_JK_RESET_NOARAP_GSP_SYNC</HDLProcessName>
         <HDLArg>
            <HDLArgVal>REPEAT_INDEX</HDLArgVal>
         </HDLArg>
         <HDLList>LIST_REG_OUTPUT_JNODE_NOARAP_GSP_SYNC</HDLList>
         <HDLList>LIST_REG_OUTPUT_KNODE_NOARAP_GSP_SYNC</HDLList>
         <HDLList>LIST_REG_OUTPUT_NOARAP_IN_SEQUENCE_GSP_SYNC</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLText></HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INI_OUTPUT_GSR</HDLProcessName>
         <HDLList>LIST_TIMER_GATE_IN_RANDOM_GSR</HDLList>
         <HDLList>LIST_TIMER_GATE_IN_RANDOM_NODE_GSR</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INI_OUTPUT_GSP</HDLProcessName>
         <HDLList>LIST_TIMER_GATE_IN_RANDOM_GSP</HDLList>
         <HDLList>LIST_TIMER_GATE_IN_RANDOM_NODE_GSP</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_RESET_STATEMACHINE</HDLProcessName>
         <HDLArg>
            <HDLArgVal>INCREASE_STATEMACHINE_NUM</HDLArgVal>
         </HDLArg>
      </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>assign %s = %s;</HDLText>
		 <HDLList>LIST_EXCEPT_J</HDLList>
		 <HDLList>LIST_EXCEPT_J_VAL</HDLList>
	  </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>assign %s = %s;</HDLText>
		 <HDLList>LIST_EXCEPT_K</HDLList>
		 <HDLList>LIST_EXCEPT_K_VAL</HDLList>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>assign %s = %s;</HDLText>
         <HDLList>LIST_RANDOM_ARAP</HDLList>
         <HDLList>LIST_RANDOM_ARAP_EXPR_VERILOG</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>assign %s = %s;</HDLText>
         <HDLList>LIST_RANDOM_VECTOR_ARAP</HDLList>
         <HDLList>LIST_RANDOM_VECTOR_ARAP_EXPR_VERILOG</HDLList>
      </HDLStatement>
	  
      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>assign %s = %s;</HDLText>
         <HDLList>LIST_RANDOM_D</HDLList>
         <HDLList>LIST_RANDOM_D_EXPR_VERILOG</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>assign %s = %s;</HDLText>
         <HDLList>LIST_VECTOR_RANDOM_D_ASSIGN</HDLList>
         <HDLList>LIST_RANDOM_VECTOR_D_EXPR_VERILOG</HDLList>
      </HDLStatement>
	  
	  <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>assign {%s} = %s;</HDLText>
         <HDLList>LIST_VECTOR_RANDOM_D_CHILDSTR_VERILOG</HDLList>
         <HDLList>LIST_VECTOR_RANDOM_D_ASSIGN</HDLList>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>assign %s = %s;</HDLText>
         <HDLList>LIST_RANDOM_COM</HDLList>
         <HDLList>LIST_RANDOM_COM_EXPR_VERILOG</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>assign %s = %s;</HDLText>
         <HDLList>LIST_RANDOM_VECTOR_COM</HDLList>
         <HDLList>LIST_RANDOM_VECTOR_COM_EXPR_VERILOG</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>assign {%s} = %s;</HDLText>
         <HDLList>LIST_RANDOM_VECTOR_COM_CHILDSTR_VERILOG</HDLList>
         <HDLList>LIST_RANDOM_VECTOR_COM</HDLList>
      </HDLStatement>
	  
      <HDLStatement>
         <HDLText></HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_STATE_MACHINE_NOSTARTSTOP_SEL</HDLProcessName>
         <HDLArg>
            <HDLArgVal>INCREASE_STATEMACHINE_NUM</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_STATE_MACHINE</HDLProcessName>
         <HDLArg>
            <HDLArgVal>INCREASE_STATEMACHINE_NUM</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_TIMER_INSTANCE</HDLProcessName>
         <HDLList>LIST_TIMER_DELAY_SET</HDLList>
         <HDLList>LIST_TIMER_DELAY_WIDTH</HDLList>
         <HDLArg>
            <HDLArgVal>INCREASE_TIMER_NUM</HDLArgVal>
         </HDLArg>
         <HDLList>LIST_TIMER_SOURCE</HDLList>
         <HDLList>LIST_TIMER_GATE</HDLList>
         <HDLList>LIST_TIMER_TC</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLText></HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>endmodule</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText></HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText></HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLProcessAltern>1</HDLProcessAltern>
         <HDLCondition>B_TIMER</HDLCondition>
         <HDLProcessName>P_TIMER_MODULE</HDLProcessName>
      </HDLStatement>

      <HDLStatement>
         <HDLText></HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText></HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLProcessAltern>1</HDLProcessAltern>
         <HDLCondition>B_HAS_REGOUT_STARTTIMER_RESET</HDLCondition>
         <HDLProcessName>P_JKFF_MODULE_GSR</HDLProcessName>
      </HDLStatement>

      <HDLStatement>
         <HDLProcessAltern>1</HDLProcessAltern>
         <HDLCondition>B_HAS_REGOUT_STARTTIMER_PRESET</HDLCondition>
         <HDLProcessName>P_JKFF_MODULE_GSP</HDLProcessName>
      </HDLStatement>

      <HDLStatement>
         <HDLProcessAltern>1</HDLProcessAltern>
         <HDLCondition>B_HAS_REGOUT_STARTTIMER_RESET_SYNC</HDLCondition>
         <HDLProcessName>P_JKFF_MODULE_GSR_SYNC</HDLProcessName>
      </HDLStatement>

      <HDLStatement>
         <HDLProcessAltern>1</HDLProcessAltern>
         <HDLCondition>B_HAS_REGOUT_STARTTIMER_PRESET_SYNC</HDLCondition>
         <HDLProcessName>P_JKFF_MODULE_GSP_SYNC</HDLProcessName>
      </HDLStatement>
	  
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_INPUT_BUF_TWICE</HDLProcessProtoName>
      <HDLNeedSpace>1</HDLNeedSpace>

      <HDLStatement>
         <HDLText>always @(posedge %s)</HDLText>
         <HDLArg>
            <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>begin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>end</HDLText>
      </HDLStatement>
   </HDLProcessProto>

   <HDLProcessProto>
      <HDLProcessProtoName>P_INI_OUTPUT_GSR</HDLProcessProtoName>
      <HDLNeedSpace>1</HDLNeedSpace>

      <HDLStatement>
         <HDLText>always @(posedge %s or negedge %s)</HDLText>
         <HDLArg>
            <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>begin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tif(~%s)</HDLText>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b0;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>
  
      <HDLStatement>
	     <HDLText>\telse</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\tbegin</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tif(%s)</HDLText>
		 <HDLArg>
		    <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
		 </HDLArg>
	  </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\telse</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>end</HDLText>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_INI_OUTPUT_VECTOR_GSR</HDLProcessProtoName>
      <HDLNeedSpace>1</HDLNeedSpace>

      <HDLStatement>
         <HDLText>always @(posedge %s or negedge %s)</HDLText>
         <HDLArg>
            <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>begin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tif(~%s)</HDLText>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= %s'b0;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>PROCESS_ARG2</HDLArgVal>
		 </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>
  
      <HDLStatement>
         <HDLText>\telse</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tif(%s)</HDLText>
		 <HDLArg>
		    <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
		 </HDLArg>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\telse</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>end</HDLText>
      </HDLStatement>
   </HDLProcessProto>

   
   <HDLProcessProto>
      <HDLProcessProtoName>P_INI_OUTPUT_GSP</HDLProcessProtoName>
      <HDLNeedSpace>1</HDLNeedSpace>

      <HDLStatement>
         <HDLText>always @(posedge %s or negedge %s)</HDLText>
         <HDLArg>
            <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>begin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tif(~%s)</HDLText>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b1;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>
  
      <HDLStatement>
         <HDLText>\telse</HDLText>
	  </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

	  <HDLStatement>
		 <HDLText>\t\tif(%s)</HDLText>
		 <HDLArg>
		    <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
		 </HDLArg>
      </HDLStatement>

      <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\telse</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>end</HDLText>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_INI_OUTPUT_VECTOR_GSP</HDLProcessProtoName>
      <HDLNeedSpace>1</HDLNeedSpace>

      <HDLStatement>
         <HDLText>always @(posedge %s or negedge %s)</HDLText>
         <HDLArg>
            <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>begin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tif(~%s)</HDLText>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= %s'b1;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>PROCESS_ARG2</HDLArgVal>
		 </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>
  
      <HDLStatement>
         <HDLText>\telse</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tif(%s)</HDLText>
		 <HDLArg>
		    <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
		 </HDLArg>
	  </HDLStatement>

      <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
      </HDLStatement>	  
	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\telse</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
      </HDLStatement>	  
	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>end</HDLText>
      </HDLStatement>
   </HDLProcessProto>

   
   <HDLProcessProto>
      <HDLProcessProtoName>P_INI_OUTPUT_AR_GSR</HDLProcessProtoName>
      <HDLNeedSpace>1</HDLNeedSpace>

      <HDLStatement>
         <HDLText>always @(posedge %s or negedge %s or posedge %s)</HDLText>
         <HDLArg>
            <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>begin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tif(~%s)</HDLText>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b0;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse if(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>
  
      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b0;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tif(%s)</HDLText>
		 <HDLArg>
		    <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
		 </HDLArg>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>begin</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\telse</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>end</HDLText>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_INI_OUTPUT_VECTOR_AR_GSR</HDLProcessProtoName>
      <HDLNeedSpace>1</HDLNeedSpace>

      <HDLStatement>
         <HDLText>always @(posedge %s or negedge %s or posedge %s)</HDLText>
         <HDLArg>
            <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>begin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tif(~%s)</HDLText>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= %s'b0;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>PROCESS_ARG3</HDLArgVal>
		 </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse if(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>
  
      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= %s'b0;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>PROCESS_ARG3</HDLArgVal>
		 </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tif(%s)</HDLText>
		 <HDLArg>
		    <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
		 </HDLArg>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\telse</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>end</HDLText>
      </HDLStatement>
   </HDLProcessProto>

   
   <HDLProcessProto>
      <HDLProcessProtoName>P_INI_OUTPUT_AR_GSP</HDLProcessProtoName>
      <HDLNeedSpace>1</HDLNeedSpace>

      <HDLStatement>
         <HDLText>always @(posedge %s or negedge %s or posedge %s)</HDLText>
         <HDLArg>
            <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>begin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tif(~%s)</HDLText>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b1;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse if(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>
  
      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b0;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tif(%s)</HDLText>
		 <HDLArg>
		    <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
		 </HDLArg>
	  </HDLStatement>

      <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\telse</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tend</HDLText>
      </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>end</HDLText>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_INI_OUTPUT_VECTOR_AR_GSP</HDLProcessProtoName>
      <HDLNeedSpace>1</HDLNeedSpace>

      <HDLStatement>
         <HDLText>always @(posedge %s or negedge %s or posedge %s)</HDLText>
         <HDLArg>
            <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>begin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tif(~%s)</HDLText>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= %s'b1;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>PROCESS_ARG3</HDLArgVal>
		 </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse if(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>
  
      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= %s'b0;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>PROCESS_ARG3</HDLArgVal>
		 </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tif(%s)</HDLText>
		 <HDLArg>
		    <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
		 </HDLArg>
	  </HDLStatement>

      <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
      </HDLStatement>	  
	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\telse</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
      </HDLStatement>	  
	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>end</HDLText>
      </HDLStatement>
   </HDLProcessProto>

   
   <HDLProcessProto>
      <HDLProcessProtoName>P_INI_OUTPUT_AP_GSR</HDLProcessProtoName>
      <HDLNeedSpace>1</HDLNeedSpace>

      <HDLStatement>
         <HDLText>always @(posedge %s or negedge %s or posedge %s)</HDLText>
         <HDLArg>
            <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>begin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tif(~%s)</HDLText>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b0;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse if(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>
  
      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b1;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tif(%s)</HDLText>
		 <HDLArg>
		    <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
		 </HDLArg>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
	     <HDLText>\t\tend</HDLText>
      </HDLStatement>	  
	  
	  <HDLStatement>
	     <HDLText>\t\telse</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>end</HDLText>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_INI_OUTPUT_VECTOR_AP_GSR</HDLProcessProtoName>
      <HDLNeedSpace>1</HDLNeedSpace>

      <HDLStatement>
         <HDLText>always @(posedge %s or negedge %s or posedge %s)</HDLText>
         <HDLArg>
            <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>begin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tif(~%s)</HDLText>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= %s'b0;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>PROCESS_ARG3</HDLArgVal>
		 </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse if(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>
  
      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= %s'b1;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>PROCESS_ARG3</HDLArgVal>
		 </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tif(%s)</HDLText>
		 <HDLArg>
		    <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
		 </HDLArg>
	  </HDLStatement>

      <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
      </HDLStatement>	  
 	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\telse</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
      </HDLStatement>	  
 	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>end</HDLText>
      </HDLStatement>
   </HDLProcessProto>

   
   <HDLProcessProto>
      <HDLProcessProtoName>P_INI_OUTPUT_AP_GSP</HDLProcessProtoName>
      <HDLNeedSpace>1</HDLNeedSpace>

      <HDLStatement>
         <HDLText>always @(posedge %s or negedge %s or posedge %s)</HDLText>
         <HDLArg>
            <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>begin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tif(~%s)</HDLText>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b1;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse if(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>
  
      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b1;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tif(%s)</HDLText>
		 <HDLArg>
		    <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
		 </HDLArg>
	  </HDLStatement>

      <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
      </HDLStatement>	  
	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\telse</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>end</HDLText>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_INI_OUTPUT_VECTOR_AP_GSP</HDLProcessProtoName>
      <HDLNeedSpace>1</HDLNeedSpace>

      <HDLStatement>
         <HDLText>always @(posedge %s or negedge %s or posedge %s)</HDLText>
         <HDLArg>
            <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>begin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tif(~%s)</HDLText>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= %s'b1;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>PROCESS_ARG3</HDLArgVal>
		 </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse if(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>
  
      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= %s'b1;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>PROCESS_ARG3</HDLArgVal>
		 </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tif(%s)</HDLText>
		 <HDLArg>
		    <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
		 </HDLArg>
	  </HDLStatement>

      <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
      </HDLStatement>	  
	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\telse</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
      </HDLStatement>	  
	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>end</HDLText>
      </HDLStatement>
   </HDLProcessProto>

   
   <HDLProcessProto>
      <HDLProcessProtoName>P_INI_OUTPUT_ARAP_GSR</HDLProcessProtoName>
      <HDLNeedSpace>1</HDLNeedSpace>

      <HDLStatement>
         <HDLText>always @(posedge %s or negedge %s or posedge %s or posedge %s)</HDLText>
         <HDLArg>
            <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>begin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tif(~%s)</HDLText>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b0;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse if(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b0;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse if(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>
  
      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b1;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\tif(%s)</HDLText>
		 <HDLArg>
		    <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
		 </HDLArg>
	  </HDLStatement>

      <HDLStatement>
	     <HDLText>\tbegin</HDLText>
      </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
	     <HDLText>\tend</HDLText>
      </HDLStatement>	  
	  
	  <HDLStatement>
	     <HDLText>\telse</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
	     <HDLText>\tbegin</HDLText>
      </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
	     <HDLText>\tend</HDLText>
      </HDLStatement>	  
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>end</HDLText>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_INI_OUTPUT_VECTOR_ARAP_GSR</HDLProcessProtoName>
      <HDLNeedSpace>1</HDLNeedSpace>

      <HDLStatement>
         <HDLText>always @(posedge %s or negedge %s or posedge %s or posedge %s)</HDLText>
         <HDLArg>
            <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>begin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tif(~%s)</HDLText>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= %s'b0;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>PROCESS_ARG4</HDLArgVal>
		 </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse if(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= %s'b0;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>PROCESS_ARG4</HDLArgVal>
		 </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse if(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>
  
      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= %s'b1;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>PROCESS_ARG4</HDLArgVal>
		 </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tif(%s)</HDLText>
		 <HDLArg>
		    <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
		 </HDLArg>
	  </HDLStatement>

      <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
      </HDLStatement>	  
	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
	     <HDLText>\t\tend</HDLText>
      </HDLStatement>	  
	  
	  <HDLStatement>
	     <HDLText>\t\telse</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
      </HDLStatement>	  
	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
	     <HDLText>\t\tend</HDLText>
      </HDLStatement>	  
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>end</HDLText>
      </HDLStatement>
   </HDLProcessProto>

   
   <HDLProcessProto>
      <HDLProcessProtoName>P_INI_OUTPUT_ARAP_GSP</HDLProcessProtoName>
      <HDLNeedSpace>1</HDLNeedSpace>

      <HDLStatement>
         <HDLText>always @(posedge %s or negedge %s or posedge %s or posedge %s)</HDLText>
         <HDLArg>
            <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>begin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tif(~%s)</HDLText>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b1;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse if(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b0;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse if(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>
  
      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b1;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\tif(%s)</HDLText>
		 <HDLArg>
		    <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
		 </HDLArg>
	  </HDLStatement>

      <HDLStatement>
	     <HDLText>\tbegin</HDLText>
      </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
	     <HDLText>\tend</HDLText>
      </HDLStatement>	  
	  
	  <HDLStatement>
	     <HDLText>\telse</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
	     <HDLText>\tbegin</HDLText>
      </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
	     <HDLText>\tend</HDLText>
      </HDLStatement>	  
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>end</HDLText>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_INI_OUTPUT_VECTOR_ARAP_GSP</HDLProcessProtoName>
      <HDLNeedSpace>1</HDLNeedSpace>

      <HDLStatement>
         <HDLText>always @(posedge %s or negedge %s or posedge %s or posedge %s)</HDLText>
         <HDLArg>
            <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>begin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tif(~%s)</HDLText>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= %s'b1;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>PROCESS_ARG4</HDLArgVal>
		 </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse if(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= %s'b0;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>PROCESS_ARG4</HDLArgVal>
		 </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse if(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>
  
      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= %s'b1;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>PROCESS_ARG4</HDLArgVal>
		 </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tif(%s)</HDLText>
		 <HDLArg>
		    <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
		 </HDLArg>
	  </HDLStatement>

      <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
      </HDLStatement>	  
	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
	     <HDLText>\t\tend</HDLText>
      </HDLStatement>	  
	  
	  <HDLStatement>
	     <HDLText>\t\telse</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
      </HDLStatement>	  
	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
	     <HDLText>\t\tend</HDLText>
      </HDLStatement>	  
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>end</HDLText>
      </HDLStatement>
   </HDLProcessProto>

   
   <HDLProcessProto>
      <HDLProcessProtoName>P_INI_OUTPUT_GSR_SYNC</HDLProcessProtoName>
      <HDLNeedSpace>1</HDLNeedSpace>

      <HDLStatement>
         <HDLText>always @(posedge %s or negedge %s)</HDLText>
         <HDLArg>
            <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>begin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tif(~%s)</HDLText>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b0;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\t%s ??= 1'b0;</HDLText>
		 <HDLArg>
		    <HDLArgVal>PROCESS_ARG2</HDLArgVal>
		 </HDLArg>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>
  
      <HDLStatement>
         <HDLText>\telse</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tif(%s)</HDLText>
		 <HDLArg>
		    <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
		 </HDLArg>
	  </HDLStatement>

      <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
      </HDLStatement>	  
	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\t\t%s ??= %s;</HDLText>
		 <HDLArg>
		    <HDLArgVal>PROCESS_ARG0</HDLArgVal>
		 </HDLArg>
		 <HDLArg>
		    <HDLArgVal>PROCESS_ARG2</HDLArgVal>
		 </HDLArg>
	  </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\telse</HDLText>
	  </HDLStatement>

      <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
      </HDLStatement>	  
	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\t\t%s ??= %s;</HDLText>
		 <HDLArg>
		    <HDLArgVal>PROCESS_ARG0</HDLArgVal>
		 </HDLArg>
		 <HDLArg>
		    <HDLArgVal>PROCESS_ARG0</HDLArgVal>
		 </HDLArg>
	  </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>
	  
      <HDLStatement>
         <HDLText>end</HDLText>
      </HDLStatement>
   </HDLProcessProto>

   
   <HDLProcessProto>
      <HDLProcessProtoName>P_INI_OUTPUT_GSP_SYNC</HDLProcessProtoName>
      <HDLNeedSpace>1</HDLNeedSpace>

      <HDLStatement>
         <HDLText>always @(posedge %s or negedge %s)</HDLText>
         <HDLArg>
            <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>begin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tif(~%s)</HDLText>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b1;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b1;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
      </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>
  
      <HDLStatement>
         <HDLText>\telse</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tif(%s)</HDLText>
		 <HDLArg>
		    <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
		 </HDLArg>
	  </HDLStatement>

      <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
      </HDLStatement>	  
	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
      </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\telse</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
      </HDLStatement>	  
	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>end</HDLText>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_INI_OUTPUT_AR_GSR_SYNC</HDLProcessProtoName>
      <HDLNeedSpace>1</HDLNeedSpace>

      <HDLStatement>
         <HDLText>always @(posedge %s or negedge %s or posedge %s)</HDLText>
         <HDLArg>
            <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>begin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tif(~%s)</HDLText>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b0;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b0;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
      </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse if(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>
  
      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b0;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b0;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
      </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tif(%s)</HDLText>
		 <HDLArg>
		    <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
		 </HDLArg>
	  </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
      </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\telse</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>end</HDLText>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_INI_OUTPUT_AR_GSP_SYNC</HDLProcessProtoName>
      <HDLNeedSpace>1</HDLNeedSpace>

      <HDLStatement>
         <HDLText>always @(posedge %s or negedge %s or posedge %s)</HDLText>
         <HDLArg>
            <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>begin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tif(~%s)</HDLText>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b1;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b1;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
      </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse if(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>
  
      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b0;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b0;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
      </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tif(%s)</HDLText>
		 <HDLArg>
		    <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
		 </HDLArg>
	  </HDLStatement>

      <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
      </HDLStatement>	  
	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
      </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\telse</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
      </HDLStatement>	  
	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>end</HDLText>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_INI_OUTPUT_AP_GSR_SYNC</HDLProcessProtoName>
      <HDLNeedSpace>1</HDLNeedSpace>

      <HDLStatement>
         <HDLText>always @(posedge %s or negedge %s or posedge %s)</HDLText>
         <HDLArg>
            <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>begin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tif(~%s)</HDLText>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b0;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b0;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
      </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse if(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>
  
      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b1;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b1;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
      </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tif(%s)</HDLText>
		 <HDLArg>
		    <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
		 </HDLArg>
	  </HDLStatement>

      <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
      </HDLStatement>	  
	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
      </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\telse</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
      </HDLStatement>	  
	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>end</HDLText>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_INI_OUTPUT_AP_GSP_SYNC</HDLProcessProtoName>
      <HDLNeedSpace>1</HDLNeedSpace>

      <HDLStatement>
         <HDLText>always @(posedge %s or negedge %s or posedge %s)</HDLText>
         <HDLArg>
            <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>begin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tif(~%s)</HDLText>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b1;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b1;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
      </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse if(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>
  
      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b1;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b1;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
      </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tif(%s)</HDLText>
		 <HDLArg>
		    <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
		 </HDLArg>
	  </HDLStatement>

      <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
      </HDLStatement>	  
	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
      </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\telse</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
      </HDLStatement>	  
	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>end</HDLText>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_INI_OUTPUT_ARAP_GSR_SYNC</HDLProcessProtoName>
      <HDLNeedSpace>1</HDLNeedSpace>

      <HDLStatement>
         <HDLText>always @(posedge %s or negedge %s or posedge %s or posedge %s)</HDLText>
         <HDLArg>
            <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>begin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tif(~%s)</HDLText>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b0;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b0;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG4</HDLArgVal>
         </HDLArg>
      </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse if(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b0;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b0;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG4</HDLArgVal>
         </HDLArg>
      </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse if(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>
  
      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b1;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b1;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG4</HDLArgVal>
         </HDLArg>
      </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tif(%s)</HDLText>
		 <HDLArg>
		    <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
		 </HDLArg>
	  </HDLStatement>

      <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
      </HDLStatement>	  
	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG4</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG4</HDLArgVal>
         </HDLArg>
      </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\telse</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
      </HDLStatement>	  
	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG4</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG4</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
      </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>end</HDLText>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_INI_OUTPUT_ARAP_GSP_SYNC</HDLProcessProtoName>
      <HDLNeedSpace>1</HDLNeedSpace>

      <HDLStatement>
         <HDLText>always @(posedge %s or negedge %s or posedge %s or posedge %s)</HDLText>
         <HDLArg>
            <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>begin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tif(~%s)</HDLText>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b1;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b1;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG4</HDLArgVal>
         </HDLArg>
      </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse if(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b0;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b0;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG4</HDLArgVal>
         </HDLArg>
      </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse if(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>
  
      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b1;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b1;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG4</HDLArgVal>
         </HDLArg>
      </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tif(%s)</HDLText>
		 <HDLArg>
		    <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
		 </HDLArg>
	  </HDLStatement>

      <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
      </HDLStatement>	  
	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG4</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG4</HDLArgVal>
         </HDLArg>
      </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\telse</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
      </HDLStatement>	  
	  
      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG4</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG4</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\t%s ??= %s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
      </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>end</HDLText>
      </HDLStatement>
   </HDLProcessProto>

   
   <HDLProcessProto>
      <HDLProcessProtoName>P_JK_RESET_ARAP_GSR</HDLProcessProtoName>
      
      <HDLStatement>
         <HDLText>JK_type_outreg arap_gsr_uut%s(.clk(%s),.lb_clk_enable(%s),.rst(%s),.ar(%s),.ap(%s),.j(%s),.k(%s),.q(%s));</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
		 </HDLArg>
         <HDLArg>
            <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG4</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG5</HDLArgVal>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_JK_RESET_ARAP_TIMER_GSR</HDLProcessProtoName>
      
      <HDLStatement>
         <HDLText>JK_type_outreg arap_timer_gsr_uut%s(.clk(%s),.lb_clk_enable(%s),.rst(%s),.ar(%s),.ap(%s),.j(%s),.k(%s),.q(%s));</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
		 </HDLArg>
         <HDLArg>
            <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG4</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG5</HDLArgVal>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_JK_RESET_AR_GSR</HDLProcessProtoName>
      
      <HDLStatement>
         <HDLText>JK_type_outreg ar_gsr_uut%s(.clk(%s),.lb_clk_enable(%s),.rst(%s),.ar(%s),.ap(1'b0),.j(%s),.k(%s),.q(%s));</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
		 </HDLArg>
         <HDLArg>
            <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG4</HDLArgVal>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_JK_RESET_AR_TIMER_GSR</HDLProcessProtoName>
      
      <HDLStatement>
         <HDLText>JK_type_outreg ar_timer_gsr_uut%s(.clk(%s),.lb_clk_enable(%s),.rst(%s),.ar(%s),.ap(1'b0),.j(%s),.k(%s),.q(%s));</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
		 </HDLArg>
         <HDLArg>
            <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG4</HDLArgVal>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_JK_RESET_AP_GSR</HDLProcessProtoName>
      
      <HDLStatement>
         <HDLText>JK_type_outreg ap_gsr_uut%s(.clk(%s),.lb_clk_enable(%s),.rst(%s),.ar(1'b0),.ap(%s),.j(%s),.k(%s),.q(%s));</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
		 </HDLArg>
         <HDLArg>
            <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG4</HDLArgVal>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_JK_RESET_AP_TIMER_GSR</HDLProcessProtoName>
      
      <HDLStatement>
         <HDLText>JK_type_outreg ap_timer_gsr_uut%s(.clk(%s),.lb_clk_enable(%s),.rst(%s),.ar(1'b0),.ap(%s),.j(%s),.k(%s),.q(%s));</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
		 </HDLArg>
         <HDLArg>
            <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG4</HDLArgVal>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_JK_RESET_NOARAP_GSR</HDLProcessProtoName>
      
      <HDLStatement>
         <HDLText>JK_type_outreg noarap_gsr_uut%s(.clk(%s),.lb_clk_enable(%s),.rst(%s),.ar(1'b0),.ap(1'b0),.j(%s),.k(%s),.q(%s));</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
		 </HDLArg>
         <HDLArg>
            <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_JK_RESET_NOARAP_TIMER_GSR</HDLProcessProtoName>
      
      <HDLStatement>
         <HDLText>JK_type_outreg noarap_timer_gsr_uut%s(.clk(%s),.lb_clk_enable(%s),.rst(%s),.ar(1'b0),.ap(1'b0),.j(%s),.k(%s),.q(%s));</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
		 </HDLArg>
         <HDLArg>
            <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_JK_RESET_ARAP_GSP</HDLProcessProtoName>
      
      <HDLStatement>
         <HDLText>JK_type_outreg_preset arap_gsp_uut%s(.clk(%s),.lb_clk_enable(%s),.rst(%s),.ar(%s),.ap(%s),.j(%s),.k(%s),.q(%s));</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
		 </HDLArg>
         <HDLArg>
            <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG4</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG5</HDLArgVal>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_JK_RESET_ARAP_TIMER_GSP</HDLProcessProtoName>
      
      <HDLStatement>
         <HDLText>JK_type_outreg_preset arap_timer_gsp_uut%s(.clk(%s),.lb_clk_enable(%s),.rst(%s),.ar(%s),.ap(%s),.j(%s),.k(%s),.q(%s));</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
		 </HDLArg>
         <HDLArg>
            <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG4</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG5</HDLArgVal>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_JK_RESET_AR_GSP</HDLProcessProtoName>
      
      <HDLStatement>
         <HDLText>JK_type_outreg_preset ar_gsp_uut%s(.clk(%s),.lb_clk_enable(%s),.rst(%s),.ar(%s),.ap(1'b0),.j(%s),.k(%s),.q(%s));</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
		 </HDLArg>
         <HDLArg>
            <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG4</HDLArgVal>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_JK_RESET_AR_TIMER_GSP</HDLProcessProtoName>
      
      <HDLStatement>
         <HDLText>JK_type_outreg_preset ar_timer_gsp_uut%s(.clk(%s),.lb_clk_enable(%s),.rst(%s),.ar(%s),.ap(1'b0),.j(%s),.k(%s),.q(%s));</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
		 </HDLArg>
         <HDLArg>
            <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG4</HDLArgVal>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_JK_RESET_AP_GSP</HDLProcessProtoName>
      
      <HDLStatement>
         <HDLText>JK_type_outreg_preset ap_gsp_uut%s(.clk(%s),.lb_clk_enable(%s),.rst(%s),.ar(1'b0),.ap(%s),.j(%s),.k(%s),.q(%s));</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
		 </HDLArg>
         <HDLArg>
            <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG4</HDLArgVal>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_JK_RESET_AP_TIMER_GSP</HDLProcessProtoName>
      
      <HDLStatement>
         <HDLText>JK_type_outreg_preset ap_timer_gsp_uut%s(.clk(%s),.lb_clk_enable(%s),.rst(%s),.ar(1'b0),.ap(%s),.j(%s),.k(%s),.q(%s));</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
		 </HDLArg>
         <HDLArg>
            <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG4</HDLArgVal>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_JK_RESET_NOARAP_GSP</HDLProcessProtoName>
      
      <HDLStatement>
         <HDLText>JK_type_outreg_preset noarap_gsp_uut%s(.clk(%s),.lb_clk_enable(%s),.rst(%s),.ar(1'b0),.ap(1'b0),.j(%s),.k(%s),.q(%s));</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
		 </HDLArg>
         <HDLArg>
            <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_JK_RESET_NOARAP_TIMER_GSP</HDLProcessProtoName>
      
      <HDLStatement>
         <HDLText>JK_type_outreg_preset noarap_timer_gsp_uut%s(.clk(%s),.lb_clk_enable(%s),.rst(%s),.ar(1'b0),.ap(1'b0),.j(%s),.k(%s),.q(%s));</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
		 </HDLArg>
         <HDLArg>
            <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>

   
   <HDLProcessProto>
      <HDLProcessProtoName>P_JK_RESET_ARAP_GSR_SYNC</HDLProcessProtoName>
      
      <HDLStatement>
         <HDLText>JK_type_outreg_sync arap_gsr_sync_uut%s(.clk(%s),.lb_clk_enable(%s),.rst(%s),.ar(%s),.ap(%s),.j(%s),.k(%s),.q(%s));</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
		 </HDLArg>
         <HDLArg>
            <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG4</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG5</HDLArgVal>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_JK_RESET_AR_GSR_SYNC</HDLProcessProtoName>
      
      <HDLStatement>
         <HDLText>JK_type_outreg_sync ar_gsr_sync_uut%s(.clk(%s),.lb_clk_enable(%s),.rst(%s),.ar(%s),.ap(1'b0),.j(%s),.k(%s),.q(%s));</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
		 </HDLArg>
         <HDLArg>
            <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG4</HDLArgVal>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_JK_RESET_AP_GSR_SYNC</HDLProcessProtoName>
      
      <HDLStatement>
         <HDLText>JK_type_outreg_sync ap_gsr_sync_uut%s(.clk(%s),.lb_clk_enable(%s),.rst(%s),.ar(1'b0),.ap(%s),.j(%s),.k(%s),.q(%s));</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
		 </HDLArg>
         <HDLArg>
            <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG4</HDLArgVal>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_JK_RESET_NOARAP_GSR_SYNC</HDLProcessProtoName>
      
      <HDLStatement>
         <HDLText>JK_type_outreg_sync noarap_gsr_sync_uut%s(.clk(%s),.lb_clk_enable(%s),.rst(%s),.ar(1'b0),.ap(1'b0),.j(%s),.k(%s),.q(%s));</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
		 </HDLArg>
         <HDLArg>
            <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_JK_RESET_ARAP_GSP_SYNC</HDLProcessProtoName>
      
      <HDLStatement>
         <HDLText>JK_type_outreg_preset_sync arap_gsp_sync_uut%s(.clk(%s),.lb_clk_enable(%s),.rst(%s),.ar(%s),.ap(%s),.j(%s),.k(%s),.q(%s));</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
		 </HDLArg>
         <HDLArg>
            <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG4</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG5</HDLArgVal>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_JK_RESET_AR_GSP_SYNC</HDLProcessProtoName>
      
      <HDLStatement>
         <HDLText>JK_type_outreg_preset_sync ar_gsp_sync_uut%s(.clk(%s),.lb_clk_enable(%s),.rst(%s),.ar(%s),.ap(1'b0),.j(%s),.k(%s),.q(%s));</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
		 </HDLArg>
         <HDLArg>
            <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG4</HDLArgVal>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_JK_RESET_AP_GSP_SYNC</HDLProcessProtoName>
      
      <HDLStatement>
         <HDLText>JK_type_outreg_preset_sync ap_gsp_sync_uut%s(.clk(%s),.lb_clk_enable(%s),.rst(%s),.ar(1'b0),.ap(%s),.j(%s),.k(%s),.q(%s));</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
		 </HDLArg>
         <HDLArg>
            <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG4</HDLArgVal>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_JK_RESET_NOARAP_GSP_SYNC</HDLProcessProtoName>
      
      <HDLStatement>
         <HDLText>JK_type_outreg_preset_sync noarap_gsp_sync_uut%s(.clk(%s),.lb_clk_enable(%s),.rst(%s),.ar(1'b0),.ap(1'b0),.j(%s),.k(%s),.q(%s));</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
		 <HDLArg>
		    <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
		 </HDLArg>
         <HDLArg>
            <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>

   
   <HDLProcessProto>
      <HDLProcessProtoName>P_RESET_STATEMACHINE</HDLProcessProtoName>
      <HDLNeedSpace>1</HDLNeedSpace>

      <HDLStatement>
         <HDLText>always @(posedge %s or negedge %s)</HDLText>
         <HDLArg>
            <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>begin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tif(~%s)</HDLText>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tSM%s_STATE ??= {SM%s_STATE_WIDTH{1'b0}};</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\telse</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\tbegin</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\tif(%s)</HDLText>
		 <HDLArg>
		    <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
		 </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\tSM%s_STATE ??= SM%s_STATE_D;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\telse</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\t\tSM%s_STATE ??= SM%s_STATE;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>end</HDLText>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_STATE_MACHINE_NOSTARTSTOP_SEL</HDLProcessProtoName>
      <HDLNeedSpace>1</HDLNeedSpace>

      <HDLStatement>
         <HDLProcessAltern>1</HDLProcessAltern>
         <HDLCondition>SM_B_NO_STARTSTOPTIMER</HDLCondition>
         <HDLProcessName>P_STATE_MACHINE_NOSTARTSTOP</HDLProcessName>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_STATE_MACHINE_NOSTARTSTOP</HDLProcessProtoName>
      <HDLNeedSpace>1</HDLNeedSpace>

      <HDLStatement>
         <HDLText>always @(posedge %s or negedge %s %s)</HDLText>
         <HDLArg>
            <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_DSENSITIVE_LIST_VERILOG</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>begin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tif(~%s)</HDLText>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>\t\t%s ??= 1'b0;</HDLText>
         <HDLList>SMLIST_TIMER_GATE_INSEQ_NOSTART_ARAP_SIG_GSR</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>\t\t%s ??= 1'b0;</HDLText>
         <HDLList>SMLIST_TIMER_GATE_INSEQ_NOSTART_AR_SIG_GSR</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>\t\t%s ??= 1'b0;</HDLText>
         <HDLList>SMLIST_TIMER_GATE_INSEQ_NOSTART_AP_SIG_GSR</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>\t\t%s ??= 1'b0;</HDLText>
         <HDLList>SMLIST_TIMER_GATE_INSEQ_NOSTART_NOARAP_SIG_GSR</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>\t\t%s ??= 1'b1;</HDLText>
         <HDLList>SMLIST_TIMER_GATE_INSEQ_NOSTART_ARAP_SIG_GSP</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>\t\t%s ??= 1'b1;</HDLText>
         <HDLList>SMLIST_TIMER_GATE_INSEQ_NOSTART_AR_SIG_GSP</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>\t\t%s ??= 1'b1;</HDLText>
         <HDLList>SMLIST_TIMER_GATE_INSEQ_NOSTART_AP_SIG_GSP</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>\t\t%s ??= 1'b1;</HDLText>
         <HDLList>SMLIST_TIMER_GATE_INSEQ_NOSTART_NOARAP_SIG_GSP</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLProcessAltern>1</HDLProcessAltern>
         <HDLCondition>SM_B_HAS_NOSTART_TIMER_ARAP_GSR</HDLCondition>
         <HDLProcessName>P_INIT_NOSTART_TIMER_ARAP_GSR</HDLProcessName>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLProcessAltern>1</HDLProcessAltern>
         <HDLCondition>SM_B_HAS_NOSTART_TIMER_AR_GSR</HDLCondition>
         <HDLProcessName>P_INIT_NOSTART_TIMER_AR_GSR</HDLProcessName>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLProcessAltern>1</HDLProcessAltern>
         <HDLCondition>SM_B_HAS_NOSTART_TIMER_AP_GSR</HDLCondition>
         <HDLProcessName>P_INIT_NOSTART_TIMER_AP_GSR</HDLProcessName>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLProcessAltern>1</HDLProcessAltern>
         <HDLCondition>SM_B_HAS_NOSTART_TIMER_NOARAP_GSR</HDLCondition>
         <HDLProcessName>P_INIT_NOSTART_TIMER_NOARAP_GSR</HDLProcessName>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLProcessAltern>1</HDLProcessAltern>
         <HDLCondition>SM_B_HAS_NOSTART_TIMER_ARAP_GSP</HDLCondition>
         <HDLProcessName>P_INIT_NOSTART_TIMER_ARAP_GSP</HDLProcessName>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLProcessAltern>1</HDLProcessAltern>
         <HDLCondition>SM_B_HAS_NOSTART_TIMER_AR_GSP</HDLCondition>
         <HDLProcessName>P_INIT_NOSTART_TIMER_AR_GSP</HDLProcessName>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLProcessAltern>1</HDLProcessAltern>
         <HDLCondition>SM_B_HAS_NOSTART_TIMER_AP_GSP</HDLCondition>
         <HDLProcessName>P_INIT_NOSTART_TIMER_AP_GSP</HDLProcessName>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLProcessAltern>1</HDLProcessAltern>
         <HDLCondition>SM_B_HAS_NOSTART_TIMER_NOARAP_GSP</HDLCondition>
         <HDLProcessName>P_INIT_NOSTART_TIMER_NOARAP_GSP</HDLProcessName>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse if(%s)</HDLText>
		 <HDLArg>
		    <HDLArgVal>CLOCK_250K_ENABLE_NAME</HDLArgVal>
		 </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tcase (SM%s_STATE)</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_SM_STEP_NOSTARTSTOP</HDLProcessName>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>INCREASE_SMSTEP_NUM</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tdefault:</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tendcase</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>end</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText></HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText></HDLText>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_STATE_MACHINE</HDLProcessProtoName>
      <HDLNeedSpace>1</HDLNeedSpace>

      <HDLStatement>
         <HDLText>always @(*)</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>begin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tSM%s_STATE_D = SM%s_STEP_0;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>\t{%s,%s} = 2'b00;</HDLText>
         <HDLList>SMLIST_OUTPUT_JNODE_LIST</HDLList>
         <HDLList>SMLIST_OUTPUT_KNODE_LIST</HDLList>
      </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t{%s,%s} = 2'b00;</HDLText>
		 <HDLList>SMLIST_CHILD_INUSEDGROUP_JNODE_LIST</HDLList>
		 <HDLList>SMLIST_CHILD_INUSEDGROUP_KNODE_LIST</HDLList>
	  </HDLStatement>
	  
	  <HDLStatement>
         <HDLAlternative>1</HDLAlternative>
         <HDLCondition>SM_B_HAS_OUTPUT_VECTOR</HDLCondition>
         <HDLText>\tfork</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t%s = {%s};</HDLText>
		 <HDLList>SMLIST_OUTPUT_VECTOR_JNODE_LIST</HDLList>
		 <HDLList>SMLIST_OUTPUT_VECTOR_VERILOG_CHILD_JNODE_LIST</HDLList>
	  </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t%s = {%s};</HDLText>
		 <HDLList>SMLIST_OUTPUT_VECTOR_KNODE_LIST</HDLList>
		 <HDLList>SMLIST_OUTPUT_VECTOR_VERILOG_CHILD_KNODE_LIST</HDLList>
	  </HDLStatement>
	  
	  <HDLStatement>
         <HDLAlternative>1</HDLAlternative>
         <HDLCondition>SM_B_HAS_OUTPUT_VECTOR</HDLCondition>
         <HDLText>\tjoin</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>\t{%s,%s} = 2'b00;</HDLText>
         <HDLList>SMLIST_TIMER_GATE_J_START</HDLList>
         <HDLList>SMLIST_TIMER_GATE_K_START</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLText></HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tcase (SM%s_STATE)</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_SM_STEP</HDLProcessName>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>INCREASE_SMSTEP_NUM</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tdefault:</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tSM%s_STATE_D = SM%s_STEP_0;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>\t\t{%s,%s} = 2'b00;</HDLText>
         <HDLList>SMLIST_OUTPUT_JNODE_LIST</HDLList>
         <HDLList>SMLIST_OUTPUT_KNODE_LIST</HDLList>
      </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t{%s,%s} = 2'b00;</HDLText>
		 <HDLList>SMLIST_CHILD_INUSEDGROUP_JNODE_LIST</HDLList>
		 <HDLList>SMLIST_CHILD_INUSEDGROUP_KNODE_LIST</HDLList>
	  </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t%s = {%s};</HDLText>
		 <HDLList>SMLIST_OUTPUT_VECTOR_JNODE_LIST</HDLList>
		 <HDLList>SMLIST_OUTPUT_VECTOR_VERILOG_CHILD_JNODE_LIST</HDLList>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t%s = {%s};</HDLText>
		 <HDLList>SMLIST_OUTPUT_VECTOR_KNODE_LIST</HDLList>
		 <HDLList>SMLIST_OUTPUT_VECTOR_VERILOG_CHILD_KNODE_LIST</HDLList>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>\t\t{%s,%s} = 2'b00;</HDLText>
         <HDLList>SMLIST_TIMER_GATE_J_START</HDLList>
         <HDLList>SMLIST_TIMER_GATE_K_START</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tendcase</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>end</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText></HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText></HDLText>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_SM_STEP_NOSTARTSTOP</HDLProcessProtoName>
      <HDLNeedSpace>1</HDLNeedSpace>

      <HDLStatement>
         <HDLText>\tSM%s_STEP_%s:</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLAlternative>1</HDLAlternative>
         <HDLCondition>SM_STEP_B_RESET_NOSTARTTIMER</HDLCondition>
         <HDLText>\t\t%s ??= 1'b0;</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_RSTNAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLSwitch>
            <HDLSwitchCon>SM_INSTRUCT_CODE</HDLSwitchCon>
            <HDLSwitchConDepend>0</HDLSwitchConDepend>
            <HDLSwitchConDepend>1</HDLSwitchConDepend>

            <HDLCase>
               <HDLCaseVal>SM_INSTRUCT_WAIT_TIMER</HDLCaseVal>
               <HDLStatement>
                  <HDLProcessAltern>1</HDLProcessAltern>
                  <HDLCondition>SM_STEP_B_NOSTARTTIMER</HDLCondition>
                  <HDLProcessName>SM_P_INSTRUCT_WAITTIMER_NOSTARTSTOP</HDLProcessName>
                  <HDLArg>
                     <HDLArgVal>PROCESS_ARG0</HDLArgVal>
                  </HDLArg>
                  <HDLArg>
                     <HDLArgVal>PROCESS_ARG1</HDLArgVal>
                  </HDLArg>
               </HDLStatement>
            </HDLCase>

            <HDLCase>
               <HDLCaseVal>SM_INSTRUCT_WAIT_BEXPR_TIMER</HDLCaseVal>
               <HDLStatement>
                  <HDLProcessAltern>1</HDLProcessAltern>
                  <HDLCondition>SM_STEP_B_NOSTARTTIMER</HDLCondition>
                  <HDLProcessName>SM_P_INSTRUCT_WAITBOOLTIMER_NOSTARTSTOP</HDLProcessName>
                  <HDLArg>
                     <HDLArgVal>PROCESS_ARG0</HDLArgVal>
                  </HDLArg>
                  <HDLArg>
                     <HDLArgVal>PROCESS_ARG1</HDLArgVal>
                  </HDLArg>
               </HDLStatement>
            </HDLCase>

         </HDLSwitch>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_SM_STEP</HDLProcessProtoName>
      <HDLNeedSpace>1</HDLNeedSpace>

      <HDLStatement>
         <HDLText>\tSM%s_STEP_%s:</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLAlternative>1</HDLAlternative>
         <HDLCondition>SM_STEP_B_RESET_STARTTIMER</HDLCondition>
         <HDLText>\t\t{%s,%s} = {1'b0, 1'b1};</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_RESET_JNODENAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_RESET_KNODENAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLProcessName>SM_P_OUTPUT_LIST_CONDITION</HDLProcessName>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLSwitch>
            <HDLSwitchCon>SM_INSTRUCT_CODE</HDLSwitchCon>
            <HDLSwitchConDepend>0</HDLSwitchConDepend>
            <HDLSwitchConDepend>1</HDLSwitchConDepend>
            <HDLCase>
               <HDLCaseVal>SM_INSTRUCT_OUTPUTS</HDLCaseVal>
               <HDLStatement>
                  <HDLProcessName>SM_P_INSTRUCT_OUTPUT</HDLProcessName>
                  <HDLArg>
                     <HDLArgVal>PROCESS_ARG0</HDLArgVal>
                  </HDLArg>
                  <HDLArg>
                     <HDLArgVal>PROCESS_ARG1</HDLArgVal>
                  </HDLArg>
               </HDLStatement>
            </HDLCase>

            <HDLCase>
               <HDLCaseVal>SM_INSTRUCT_WAIT_BOOLEXPR</HDLCaseVal>
               <HDLStatement>
                  <HDLProcessName>SM_P_INSTRUCT_WAITBOOL</HDLProcessName>
                  <HDLArg>
                     <HDLArgVal>PROCESS_ARG0</HDLArgVal>
                  </HDLArg>
                  <HDLArg>
                     <HDLArgVal>PROCESS_ARG1</HDLArgVal>
                  </HDLArg>
               </HDLStatement>
            </HDLCase>

            <HDLCase>
               <HDLCaseVal>SM_INSTRUCT_WAIT_TIMER</HDLCaseVal>
               <HDLStatement>
                  <HDLProcessName>SM_P_INSTRUCT_WAITTIMER</HDLProcessName>
                  <HDLArg>
                     <HDLArgVal>PROCESS_ARG0</HDLArgVal>
                  </HDLArg>
                  <HDLArg>
                     <HDLArgVal>PROCESS_ARG1</HDLArgVal>
                  </HDLArg>
               </HDLStatement>
            </HDLCase>

            <HDLCase>
               <HDLCaseVal>SM_INSTRUCT_WAIT_BEXPR_TIMER</HDLCaseVal>
               <HDLStatement>
                  <HDLProcessName>SM_P_INSTRUCT_WAITBOOLTIMER</HDLProcessName>
                  <HDLArg>
                     <HDLArgVal>PROCESS_ARG0</HDLArgVal>
                  </HDLArg>
                  <HDLArg>
                     <HDLArgVal>PROCESS_ARG1</HDLArgVal>
                  </HDLArg>
               </HDLStatement>
            </HDLCase>

            <HDLCase>
               <HDLCaseVal>SM_INSTRUCT_IFTHENELSE</HDLCaseVal>
               <HDLStatement>
                  <HDLProcessName>SM_P_INSTRUCT_IFTHENELSE</HDLProcessName>
                  <HDLArg>
                     <HDLArgVal>PROCESS_ARG0</HDLArgVal>
                  </HDLArg>
                  <HDLArg>
                     <HDLArgVal>PROCESS_ARG1</HDLArgVal>
                  </HDLArg>
               </HDLStatement>
            </HDLCase>

            <HDLCase>
               <HDLCaseVal>SM_INSTRUCT_IFTHENELSE_TIMER</HDLCaseVal>
               <HDLStatement>
                  <HDLProcessName>SM_P_INSTRUCT_IFTHENELSETIME</HDLProcessName>
                  <HDLArg>
                     <HDLArgVal>PROCESS_ARG0</HDLArgVal>
                  </HDLArg>
                  <HDLArg>
                     <HDLArgVal>PROCESS_ARG1</HDLArgVal>
                  </HDLArg>
               </HDLStatement>
            </HDLCase>

            <HDLCase>
               <HDLCaseVal>SM_INSTRUCT_NOP</HDLCaseVal>
               <HDLStatement>
                  <HDLProcessName>SM_P_INSTRUCT_NOP</HDLProcessName>
                  <HDLArg>
                     <HDLArgVal>PROCESS_ARG0</HDLArgVal>
                  </HDLArg>
                  <HDLArg>
                     <HDLArgVal>PROCESS_ARG1</HDLArgVal>
                  </HDLArg>
               </HDLStatement>
            </HDLCase>

            <HDLCase>
               <HDLCaseVal>SM_INSTRUCT_HALT</HDLCaseVal>
               <HDLStatement>
                  <HDLProcessName>SM_P_INSTRUCT_HALT</HDLProcessName>
                  <HDLArg>
                     <HDLArgVal>PROCESS_ARG0</HDLArgVal>
                  </HDLArg>
                  <HDLArg>
                     <HDLArgVal>PROCESS_ARG1</HDLArgVal>
                  </HDLArg>
               </HDLStatement>
            </HDLCase>

            <HDLCase>
               <HDLCaseVal>SM_INSTRUCT_GOTO</HDLCaseVal>
               <HDLStatement>
                  <HDLProcessName>SM_P_INSTRUCT_GOTO</HDLProcessName>
                  <HDLArg>
                     <HDLArgVal>PROCESS_ARG0</HDLArgVal>
                  </HDLArg>
                  <HDLArg>
                     <HDLArgVal>PROCESS_ARG1</HDLArgVal>
                  </HDLArg>
               </HDLStatement>
            </HDLCase>

            <HDLCase>
               <HDLCaseVal>SM_INSTRUCT_STARTTIMER</HDLCaseVal>
               <HDLStatement>
                  <HDLProcessName>SM_P_INSTRUCT_STARTTIMER</HDLProcessName>
                  <HDLArg>
                     <HDLArgVal>PROCESS_ARG0</HDLArgVal>
                  </HDLArg>
                  <HDLArg>
                     <HDLArgVal>PROCESS_ARG1</HDLArgVal>
                  </HDLArg>
               </HDLStatement>
            </HDLCase>

            <HDLCase>
               <HDLCaseVal>SM_INSTRUCT_STOPTIMER</HDLCaseVal>
               <HDLStatement>
                  <HDLProcessName>SM_P_INSTRUCT_STOPTIMER</HDLProcessName>
                  <HDLArg>
                     <HDLArgVal>PROCESS_ARG0</HDLArgVal>
                  </HDLArg>
                  <HDLArg>
                     <HDLArgVal>PROCESS_ARG1</HDLArgVal>
                  </HDLArg>
               </HDLStatement>
            </HDLCase>

            <HDLCase>
               <HDLCaseVal>SM_INSTRUCT_HALT_ENDPRGM</HDLCaseVal>
               <HDLStatement>
                  <HDLProcessName>SM_P_INSTRUCT_ENDPRGM</HDLProcessName>
                  <HDLArg>
                     <HDLArgVal>PROCESS_ARG0</HDLArgVal>
                  </HDLArg>
                  <HDLArg>
                     <HDLArgVal>PROCESS_ARG1</HDLArgVal>
                  </HDLArg>
               </HDLStatement>
            </HDLCase>

            <HDLCase>
               <HDLCaseVal>SM_INSTRUCT_STARTUP</HDLCaseVal>
               <HDLStatement>
                  <HDLProcessName>SM_P_INSTRUCT_STARTUPBEGIN</HDLProcessName>
                  <HDLArg>
                     <HDLArgVal>PROCESS_ARG0</HDLArgVal>
                  </HDLArg>
                  <HDLArg>
                     <HDLArgVal>PROCESS_ARG1</HDLArgVal>
                  </HDLArg>
               </HDLStatement>
            </HDLCase>

            <HDLCase>
               <HDLCaseVal>SM_INSTRUCT_SHUTDOWN</HDLCaseVal>
               <HDLStatement>
                  <HDLProcessName>SM_P_INSTRUCT_SHUTDOWNBEGIN</HDLProcessName>
                  <HDLArg>
                     <HDLArgVal>PROCESS_ARG0</HDLArgVal>
                  </HDLArg>
                  <HDLArg>
                     <HDLArgVal>PROCESS_ARG1</HDLArgVal>
                  </HDLArg>
               </HDLStatement>
            </HDLCase>

         </HDLSwitch>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>
   </HDLProcessProto>

   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_OUTPUT_LIST</HDLProcessProtoName>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>\t\t{%s,%s} = {%s,%s};</HDLText>
         <HDLList>SMLIST_STEP_OUTPUTLIST_J_UNCONDITION</HDLList>
         <HDLList>SMLIST_STEP_OUTPUTLIST_K_UNCONDITION</HDLList>
         <HDLList>SMLIST_STEP_OUTPUTLIST_J_UNCONDITION_VALUE</HDLList>
         <HDLList>SMLIST_STEP_OUTPUTLIST_K_UNCONDITION_VALUE</HDLList>
      </HDLStatement>

      <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t%s = {%s};</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_J_VECSTR_UNCONDITION</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_VERILOG_GROUP_J_UNCONDITION</HDLList>
      </HDLStatement>
	  
	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t%s = {%s};</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_K_VECSTR_UNCONDITION</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_VERILOG_GROUP_K_UNCONDITION</HDLList>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t{%s,%s} = {%s,%s};</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_J_UNCONDITION</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_K_UNCONDITION</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_J_UNCONDITION_VALUE</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_K_UNCONDITION_VALUE</HDLList>
	  </HDLStatement>

	  <HDLStatement>
	     <HDLAlternative>1</HDLAlternative>
		 <HDLCondition>SM_STEP_B_HAS_OUTPUT_VECTOR_J_UNCONDITION</HDLCondition>
		 <HDLText>\t\tfork</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t{%s} = %s;</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_VERILOG_CHILD_J_UNCONDITION</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_J_UNCONDITION</HDLList>
	  </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t{%s} = %s;</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_VERILOG_CHILD_K_UNCONDITION</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_K_UNCONDITION</HDLList>
	  </HDLStatement>

	  <HDLStatement>
	     <HDLAlternative>1</HDLAlternative>
		 <HDLCondition>SM_STEP_B_HAS_OUTPUT_VECTOR_J_UNCONDITION</HDLCondition>
		 <HDLText>\t\tjoin</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t%s(%s);</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_NAME</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_PARAM</HDLList>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_OUTJ</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_SUBJ</HDLList>
	  </HDLStatement>
	  
   	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_OUTK</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_SUBK</HDLList>
	  </HDLStatement>

   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_OUTPUT_LIST_CONDITION</HDLProcessProtoName>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>\t\t{%s,%s} = {%s,%s};</HDLText>
         <HDLList>SMLIST_STEP_OUTPUTLIST_J_CONDITION</HDLList>
         <HDLList>SMLIST_STEP_OUTPUTLIST_K_CONDITION</HDLList>
         <HDLList>SMLIST_STEP_OUTPUTLIST_J_CONDITION_VALUE</HDLList>
         <HDLList>SMLIST_STEP_OUTPUTLIST_K_CONDITION_VALUE</HDLList>
      </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t%s = {%s};</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_J_VECSTR_CONDITION</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_VERILOG_GROUP_J_CONDITION</HDLList>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t%s = {%s};</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_K_VECSTR_CONDITION</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_VERILOG_GROUP_K_CONDITION</HDLList>
	  </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>\t\t{%s,%s} = {%s,%s};</HDLText>
         <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_J_CONDITION</HDLList>
         <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_K_CONDITION</HDLList>
         <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_J_CONDITION_VALUE</HDLList>
         <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_K_CONDITION_VALUE</HDLList>
      </HDLStatement>

	  <HDLStatement>
	     <HDLAlternative>1</HDLAlternative>
		 <HDLCondition>SM_STEP_B_HAS_OUTPUT_VECTOR_J_CONDITION</HDLCondition>
		 <HDLText>\t\tfork</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t{%s} = %s;</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_VERILOG_CHILD_J_CONDITION</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_J_CONDITION</HDLList>
	  </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t{%s} = %s;</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_VERILOG_CHILD_K_CONDITION</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_K_CONDITION</HDLList>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLAlternative>1</HDLAlternative>
		 <HDLCondition>SM_STEP_B_HAS_OUTPUT_VECTOR_J_CONDITION</HDLCondition>
		 <HDLText>\t\tjoin</HDLText>
	  </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t%s(%s);</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_NAME_CON</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_PARAM_CON</HDLList>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_OUTJ_CON</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_SUBJ_CON</HDLList>
	  </HDLStatement>
	  
   	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_OUTK_CON</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_SUBK_CON</HDLList>
	  </HDLStatement>
	  
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_OUTPUT_LIST_THEN</HDLProcessProtoName>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>\t\t\t{%s,%s} = {%s,%s};</HDLText>
         <HDLList>SMLIST_STEP_OUTPUTLIST_J_THEN</HDLList>
         <HDLList>SMLIST_STEP_OUTPUTLIST_K_THEN</HDLList>
         <HDLList>SMLIST_STEP_OUTPUTLIST_J_THEN_VALUE</HDLList>
         <HDLList>SMLIST_STEP_OUTPUTLIST_K_THEN_VALUE</HDLList>
      </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t%s = {%s};</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_J_VECSTR_THEN</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_VERILOG_GROUP_J_THEN</HDLList>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t%s = {%s};</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_K_VECSTR_THEN</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_VERILOG_GROUP_K_THEN</HDLList>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>\t\t\t{%s,%s} = {%s,%s};</HDLText>
         <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_J_THEN</HDLList>
         <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_K_THEN</HDLList>
         <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_J_THEN_VALUE</HDLList>
         <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_K_THEN_VALUE</HDLList>
      </HDLStatement>

	  <HDLStatement>
	     <HDLAlternative>1</HDLAlternative>
		 <HDLCondition>SM_STEP_B_HAS_OUTPUT_VECTOR_J_THEN</HDLCondition>
		 <HDLText>\t\tfork</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t{%s} = %s;</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_VERILOG_CHILD_J_THEN</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_J_THEN</HDLList>
	  </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t{%s} = %s;</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_VERILOG_CHILD_K_THEN</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_K_THEN</HDLList>
	  </HDLStatement>

	  <HDLStatement>
	     <HDLAlternative>1</HDLAlternative>
		 <HDLCondition>SM_STEP_B_HAS_OUTPUT_VECTOR_J_THEN</HDLCondition>
		 <HDLText>\t\tjoin</HDLText>
	  </HDLStatement>
	  
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_OUTPUT_LIST_ELSE</HDLProcessProtoName>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>\t\t\t{%s,%s} = {%s,%s};</HDLText>
         <HDLList>SMLIST_STEP_OUTPUTLIST_J_ELSE</HDLList>
         <HDLList>SMLIST_STEP_OUTPUTLIST_K_ELSE</HDLList>
         <HDLList>SMLIST_STEP_OUTPUTLIST_J_ELSE_VALUE</HDLList>
         <HDLList>SMLIST_STEP_OUTPUTLIST_K_ELSE_VALUE</HDLList>
      </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t%s = {%s};</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_J_VECSTR_ELSE</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_VERILOG_GROUP_J_ELSE</HDLList>
	  </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t%s = {%s};</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_K_VECSTR_ELSE</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_VERILOG_GROUP_K_ELSE</HDLList>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>\t\t\t{%s,%s} = {%s,%s};</HDLText>
         <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_J_ELSE</HDLList>
         <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_K_ELSE</HDLList>
         <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_J_ELSE_VALUE</HDLList>
         <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_K_ELSE_VALUE</HDLList>
      </HDLStatement>

	  <HDLStatement>
	     <HDLAlternative>1</HDLAlternative>
		 <HDLCondition>SM_STEP_B_HAS_OUTPUT_VECTOR_J_ELSE</HDLCondition>
		 <HDLText>\t\tfork</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t{%s} = %s;</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_VERILOG_CHILD_J_ELSE</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_J_ELSE</HDLList>
	  </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t{%s} = %s;</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_VERILOG_CHILD_K_ELSE</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_K_ELSE</HDLList>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLAlternative>1</HDLAlternative>
		 <HDLCondition>SM_STEP_B_HAS_OUTPUT_VECTOR_J_ELSE</HDLCondition>
		 <HDLText>\t\tjoin</HDLText>
	  </HDLStatement>
 
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_OUTPUT_LIST_ELIF</HDLProcessProtoName>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>\t\t\t{%s,%s} = {%s,%s};</HDLText>
         <HDLList>SMLIST_STEP_OUTPUTLIST_J_ELIF</HDLList>
         <HDLList>SMLIST_STEP_OUTPUTLIST_K_ELIF</HDLList>
         <HDLList>SMLIST_STEP_OUTPUTLIST_J_ELIF_VALUE</HDLList>
         <HDLList>SMLIST_STEP_OUTPUTLIST_K_ELIF_VALUE</HDLList>
      </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t%s = {%s};</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_J_VECSTR_ELIF</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_VERILOG_GROUP_J_ELIF</HDLList>
	  </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t%s = {%s};</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_K_VECSTR_ELIF</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_VERILOG_GROUP_K_ELIF</HDLList>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLText>\t\t\t{%s,%s} = {%s,%s};</HDLText>
         <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_J_ELIF</HDLList>
         <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_K_ELIF</HDLList>
         <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_J_ELIF_VALUE</HDLList>
         <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_K_ELIF_VALUE</HDLList>
      </HDLStatement>

	  <HDLStatement>
	     <HDLAlternative>1</HDLAlternative>
		 <HDLCondition>SM_STEP_B_HAS_OUTPUT_VECTOR_J_ELIF</HDLCondition>
		 <HDLText>\t\tfork</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t{%s} = %s;</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_VERILOG_CHILD_J_ELIF</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_J_ELIF</HDLList>
	  </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t{%s} = %s;</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_VERILOG_CHILD_K_ELIF</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUTLIST_VECTOR_K_ELIF</HDLList>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLAlternative>1</HDLAlternative>
		 <HDLCondition>SM_STEP_B_HAS_OUTPUT_VECTOR_J_ELIF</HDLCondition>
		 <HDLText>\t\tjoin</HDLText>
	  </HDLStatement>
	  
	  </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_EXCEPT_NOFIRST</HDLProcessProtoName>

      <HDLStatement>
         <HDLText>\t\telse if(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_INSTRUCT_OUTPUT</HDLProcessProtoName>

      <HDLStatement>
         <HDLIf>
            <HDLIfCon>SM_B_EXCEPT</HDLIfCon>
            <HDLConditionDepend>0</HDLConditionDepend>
            <HDLConditionDepend>1</HDLConditionDepend>
            <HDLStatement>
               <HDLProcessName>SM_P_INSTRUCT_OUTPUT_WITH_EXCEPT</HDLProcessName>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG0</HDLArgVal>
               </HDLArg>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG1</HDLArgVal>
               </HDLArg>
            </HDLStatement>
         </HDLIf>
         <HDLElse>
            <HDLStatement>
               <HDLProcessName>SM_P_INSTRUCT_OUTPUT_WITHOUT_EXCEPT</HDLProcessName>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG0</HDLArgVal>
               </HDLArg>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG1</HDLArgVal>
               </HDLArg>
            </HDLStatement>
         </HDLElse>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_INSTRUCT_OUTPUT_WITH_EXCEPT</HDLProcessProtoName>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>SM_P_OUTPUT_LIST</HDLProcessName>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tif(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>SMLIST_EXCEPT_VERILOG_EXPR_FIRST</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SMLIST_EXCEPT_GOTO_FIRST</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>SM_P_EXCEPT_NOFIRST</HDLProcessName>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLList>SMLIST_EXCEPT_VERILOG_EXPR_NOFIRST</HDLList>
         <HDLList>SMLIST_EXCEPT_GOTO_NOFIRST</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\telse SM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_NEXTSTEP</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_INSTRUCT_OUTPUT_WITHOUT_EXCEPT</HDLProcessProtoName>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>SM_P_OUTPUT_LIST</HDLProcessName>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_NEXTSTEP</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_INSTRUCT_WAITBOOL</HDLProcessProtoName>

      <HDLStatement>
         <HDLIf>
            <HDLIfCon>SM_B_EXCEPT</HDLIfCon>
            <HDLConditionDepend>0</HDLConditionDepend>
            <HDLConditionDepend>1</HDLConditionDepend>
            <HDLStatement>
               <HDLProcessName>SM_P_INSTRUCT_WAITBOOL_WITH_EXCEPT</HDLProcessName>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG0</HDLArgVal>
               </HDLArg>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG1</HDLArgVal>
               </HDLArg>
            </HDLStatement>
         </HDLIf>
         <HDLElse>
            <HDLStatement>
               <HDLProcessName>SM_P_INSTRUCT_WAITBOOL_WITHOUT_EXCEPT</HDLProcessName>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG0</HDLArgVal>
               </HDLArg>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG1</HDLArgVal>
               </HDLArg>
            </HDLStatement>
         </HDLElse>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_INSTRUCT_WAITBOOL_WITH_EXCEPT</HDLProcessProtoName>

      <HDLStatement>
         <HDLText>\t\tif(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>SMLIST_EXCEPT_VERILOG_EXPR_FIRST</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SMLIST_EXCEPT_GOTO_FIRST</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>SM_P_EXCEPT_NOFIRST</HDLProcessName>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLList>SMLIST_EXCEPT_VERILOG_EXPR_NOFIRST</HDLList>
         <HDLList>SMLIST_EXCEPT_GOTO_NOFIRST</HDLList>
      </HDLStatement>

	  <HDLStatement>
		 <HDLText>\t\telse</HDLText>
	  </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t%s(%s);</HDLText>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_NAME</HDLList>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_PARAM</HDLList>
	  </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_OUTJ</HDLList>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_SUBJ</HDLList>
	  </HDLStatement>
	  
   	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_OUTK</HDLList>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_SUBK</HDLList>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\t\tif(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_VERILOG_BOOLEXPR</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_NEXTSTEP</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\telse SM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_CURSTEP</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_INSTRUCT_WAITBOOL_WITHOUT_EXCEPT</HDLProcessProtoName>

	  <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t%s(%s);</HDLText>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_NAME</HDLList>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_PARAM</HDLList>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_OUTJ</HDLList>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_SUBJ</HDLList>
	  </HDLStatement>
	  
   	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_OUTK</HDLList>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_SUBK</HDLList>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\tif(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_VERILOG_BOOLEXPR</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_NEXTSTEP</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\telse SM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_CURSTEP</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_INSTRUCT_WAITTIMER</HDLProcessProtoName>

      <HDLStatement>
         <HDLIf>
            <HDLIfCon>SM_B_EXCEPT</HDLIfCon>
            <HDLConditionDepend>0</HDLConditionDepend>
            <HDLConditionDepend>1</HDLConditionDepend>
            <HDLStatement>
               <HDLProcessName>SM_P_INSTRUCT_WAITTIMER_WITH_EXCEPT</HDLProcessName>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG0</HDLArgVal>
               </HDLArg>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG1</HDLArgVal>
               </HDLArg>
            </HDLStatement>
         </HDLIf>
         <HDLElse>
            <HDLStatement>
               <HDLProcessName>SM_P_INSTRUCT_WAITTIMER_WITHOUT_EXCEPT</HDLProcessName>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG0</HDLArgVal>
               </HDLArg>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG1</HDLArgVal>
               </HDLArg>
            </HDLStatement>
         </HDLElse>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_INSTRUCT_WAITTIMER_WITH_EXCEPT</HDLProcessProtoName>

      <HDLStatement>
         <HDLAlternative>1</HDLAlternative>
         <HDLCondition>SM_STEP_B_STARTTIMER</HDLCondition>
         <HDLText>\t\t{%s, %s} = {1'b1, 1'b0};</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_JNODENAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_KNODENAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tif(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>SMLIST_EXCEPT_VERILOG_EXPR_FIRST</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SMLIST_EXCEPT_GOTO_FIRST</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>SM_P_EXCEPT_NOFIRST</HDLProcessName>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLList>SMLIST_EXCEPT_VERILOG_EXPR_NOFIRST</HDLList>
         <HDLList>SMLIST_EXCEPT_GOTO_NOFIRST</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\telse if(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERTC_NAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLAlternative>1</HDLAlternative>
         <HDLCondition>SM_STEP_B_STARTTIMER</HDLCondition>
         <HDLText>\t\t\t{%s,%s} = {1'b0,1'b1};</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_JNODENAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_KNODENAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_NEXTSTEP</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\telse</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLAlternative>1</HDLAlternative>
         <HDLCondition>SM_STEP_B_STARTTIMER</HDLCondition>
         <HDLText>\t\t\t{%s,%s} = {1'b1,1'b0};</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_JNODENAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_KNODENAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_CURSTEP</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tend</HDLText>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_INSTRUCT_WAITTIMER_WITHOUT_EXCEPT</HDLProcessProtoName>

      <HDLStatement>
         <HDLAlternative>1</HDLAlternative>
         <HDLCondition>SM_STEP_B_STARTTIMER</HDLCondition>
         <HDLText>\t\t{%s,%s} = {1'b1,1'b0};</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_JNODENAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_KNODENAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tif(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERTC_NAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLAlternative>1</HDLAlternative>
         <HDLCondition>SM_STEP_B_STARTTIMER</HDLCondition>
         <HDLText>\t\t\t{%s,%s} = {1'b0,1'b1};</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_JNODENAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_KNODENAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_NEXTSTEP</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\telse</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLAlternative>1</HDLAlternative>
         <HDLCondition>SM_STEP_B_STARTTIMER</HDLCondition>
         <HDLText>\t\t\t{%s,%s} = {1'b1,1'b0};</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_JNODENAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_KNODENAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_CURSTEP</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tend</HDLText>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_INSTRUCT_WAITTIMER_NOSTARTSTOP</HDLProcessProtoName>

      <HDLStatement>
         <HDLText>\t\tif(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERTC_NAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\t%s ??= 1'b0;</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_NAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\telse %s ??= 1'b1;</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_NAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_INSTRUCT_WAITBOOLTIMER</HDLProcessProtoName>

      <HDLStatement>
         <HDLIf>
            <HDLIfCon>SM_B_EXCEPT</HDLIfCon>
            <HDLConditionDepend>0</HDLConditionDepend>
            <HDLConditionDepend>1</HDLConditionDepend>
            <HDLStatement>
               <HDLProcessName>SM_P_INSTRUCT_WAITBOOLTIMER_WITH_EXCEPT</HDLProcessName>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG0</HDLArgVal>
               </HDLArg>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG1</HDLArgVal>
               </HDLArg>
            </HDLStatement>
         </HDLIf>
         <HDLElse>
            <HDLStatement>
               <HDLProcessName>SM_P_INSTRUCT_WAITBOOLTIMER_WITHOUT_EXCEPT</HDLProcessName>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG0</HDLArgVal>
               </HDLArg>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG1</HDLArgVal>
               </HDLArg>
            </HDLStatement>
         </HDLElse>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_INSTRUCT_WAITBOOLTIMER_WITH_EXCEPT</HDLProcessProtoName>

      <HDLStatement>
         <HDLAlternative>1</HDLAlternative>
         <HDLCondition>SM_STEP_B_STARTTIMER</HDLCondition>
         <HDLText>\t\t{%s,%s} = {1'b1,1'b0};</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_JNODENAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_KNODENAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tif(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>SMLIST_EXCEPT_VERILOG_EXPR_FIRST</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SMLIST_EXCEPT_GOTO_FIRST</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>SM_P_EXCEPT_NOFIRST</HDLProcessName>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLList>SMLIST_EXCEPT_VERILOG_EXPR_NOFIRST</HDLList>
         <HDLList>SMLIST_EXCEPT_GOTO_NOFIRST</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\telse if(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERTC_NAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLAlternative>1</HDLAlternative>
         <HDLCondition>SM_STEP_B_STARTTIMER</HDLCondition>
         <HDLText>\t\t\t{%s,%s} = {1'b0,1'b1};</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_JNODENAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_KNODENAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>SM_P_OUTPUT_LIST_ELIF</HDLProcessName>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t%s(%s);</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_NAME_ELIF</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_PARAM_ELIF</HDLList>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_OUTJ_ELIF</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_SUBJ_ELIF</HDLList>
	  </HDLStatement>
	  
   	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_OUTK_ELIF</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_SUBK_ELIF</HDLList>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_TOUTSTEP</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tend</HDLText>
      </HDLStatement>
 
      <HDLStatement>
	     <HDLText>\t\telse</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t%s(%s);</HDLText>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_NAME</HDLList>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_PARAM</HDLList>
	  </HDLStatement>
 
	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_OUTJ</HDLList>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_SUBJ</HDLList>
	  </HDLStatement>
	  
   	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_OUTK</HDLList>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_SUBK</HDLList>
	  </HDLStatement>
 
      <HDLStatement>
         <HDLText>\t\t\tif(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_VERILOG_BOOLEXPR</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLAlternative>1</HDLAlternative>
         <HDLCondition>SM_STEP_B_STARTTIMER</HDLCondition>
         <HDLText>\t\t\t\t{%s,%s} = {1'b0,1'b1};</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_JNODENAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_KNODENAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_NEXTSTEP</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\telse</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLAlternative>1</HDLAlternative>
         <HDLCondition>SM_STEP_B_STARTTIMER</HDLCondition>
         <HDLText>\t\t\t\t{%s,%s} = {1'b1,1'b0};</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_JNODENAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_KNODENAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_CURSTEP</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\tend</HDLText>
      </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_INSTRUCT_WAITBOOLTIMER_WITHOUT_EXCEPT</HDLProcessProtoName>

      <HDLStatement>
         <HDLAlternative>1</HDLAlternative>
         <HDLCondition>SM_STEP_B_STARTTIMER</HDLCondition>
         <HDLText>\t\t{%s,%s} = {1'b1,1'b0};</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_JNODENAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_KNODENAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

	  <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t%s(%s);</HDLText>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_NAME</HDLList>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_PARAM</HDLList>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_OUTJ</HDLList>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_SUBJ</HDLList>
	  </HDLStatement>
	  
   	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_OUTK</HDLList>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_SUBK</HDLList>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\tif(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERTC_NAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLAlternative>1</HDLAlternative>
         <HDLCondition>SM_STEP_B_STARTTIMER</HDLCondition>
         <HDLText>\t\t\t{%s,%s} = {1'b0,1'b1};</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_JNODENAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_KNODENAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>SM_P_OUTPUT_LIST_ELIF</HDLProcessName>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t%s(%s);</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_NAME_ELIF</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_PARAM_ELIF</HDLList>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_OUTJ_ELIF</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_SUBJ_ELIF</HDLList>
	  </HDLStatement>
	  
   	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_OUTK_ELIF</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_SUBK_ELIF</HDLList>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_TOUTSTEP</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\telse if(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_VERILOG_BOOLEXPR</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLAlternative>1</HDLAlternative>
         <HDLCondition>SM_STEP_B_STARTTIMER</HDLCondition>
         <HDLText>\t\t\t{%s,%s} = {1'b0,1'b1};</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_JNODENAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_KNODENAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_NEXTSTEP</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\telse</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLAlternative>1</HDLAlternative>
         <HDLCondition>SM_STEP_B_STARTTIMER</HDLCondition>
         <HDLText>\t\t\t{%s,%s} = {1'b1,1'b0};</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_JNODENAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_KNODENAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_CURSTEP</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tend</HDLText>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_INSTRUCT_WAITBOOLTIMER_NOSTARTSTOP</HDLProcessProtoName>

      <HDLStatement>
         <HDLText>\t\tif (%s)</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERTC_NAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\t%s ??= 1'b0;</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_NAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\telse if(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_VERILOG_BOOLEXPR</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\t%s ??=1'b0;</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_NAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\telse</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\t%s ??= 1'b1;</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_NAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tend</HDLText>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_INSTRUCT_IFTHENELSE</HDLProcessProtoName>

      <HDLStatement>
         <HDLIf>
            <HDLIfCon>SM_B_EXCEPT</HDLIfCon>
            <HDLConditionDepend>0</HDLConditionDepend>
            <HDLConditionDepend>1</HDLConditionDepend>
            <HDLStatement>
               <HDLProcessName>SM_P_INSTRUCT_IFTHENELSE_WITH_EXCEPT</HDLProcessName>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG0</HDLArgVal>
               </HDLArg>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG1</HDLArgVal>
               </HDLArg>
            </HDLStatement>
         </HDLIf>
         <HDLElse>
            <HDLStatement>
               <HDLProcessName>SM_P_INSTRUCT_IFTHENELSE_WITHOUT_EXCEPT</HDLProcessName>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG0</HDLArgVal>
               </HDLArg>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG1</HDLArgVal>
               </HDLArg>
            </HDLStatement>
         </HDLElse>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_INSTRUCT_IFTHENELSE_WITH_EXCEPT</HDLProcessProtoName>

      <HDLStatement>
         <HDLText>\t\tif(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>SMLIST_EXCEPT_VERILOG_EXPR_FIRST</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SMLIST_EXCEPT_GOTO_FIRST</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>SM_P_EXCEPT_NOFIRST</HDLProcessName>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLList>SMLIST_EXCEPT_VERILOG_EXPR_NOFIRST</HDLList>
         <HDLList>SMLIST_EXCEPT_GOTO_NOFIRST</HDLList>
      </HDLStatement>

	  <HDLStatement>
         <HDLText>\t\telse</HDLText>	     
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t%s(%s);</HDLText>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_NAME</HDLList>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_PARAM</HDLList>
	  </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_OUTJ</HDLList>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_SUBJ</HDLList>
	  </HDLStatement>
	  
   	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_OUTK</HDLList>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_SUBK</HDLList>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\t\tif(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_VERILOG_BOOLEXPR</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>SM_P_OUTPUT_LIST_THEN</HDLProcessName>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t\t%s(%s);</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_NAME_THEN</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_PARAM_THEN</HDLList>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_OUTJ_THEN</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_SUBJ_THEN</HDLList>
	  </HDLStatement>
	  
   	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_OUTK_THEN</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_SUBK_THEN</HDLList>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\t\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_IFSTEP</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\telse</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>SM_P_OUTPUT_LIST_ELSE</HDLProcessName>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t\t%s(%s);</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_NAME_ELSE</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_PARAM_ELSE</HDLList>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_OUTJ_ELSE</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_SUBJ_ELSE</HDLList>
	  </HDLStatement>
	  
   	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_OUTK_ELSE</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_SUBK_ELSE</HDLList>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\t\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_ELSESTEP</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\tend</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_INSTRUCT_IFTHENELSE_WITHOUT_EXCEPT</HDLProcessProtoName>

	  <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t%s(%s);</HDLText>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_NAME</HDLList>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_PARAM</HDLList>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_OUTJ</HDLList>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_SUBJ</HDLList>
	  </HDLStatement>
	  
   	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_OUTK</HDLList>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_SUBK</HDLList>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\tif(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_VERILOG_BOOLEXPR</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>SM_P_OUTPUT_LIST_THEN</HDLProcessName>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t%s(%s);</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_NAME_THEN</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_PARAM_THEN</HDLList>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_OUTJ_THEN</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_SUBJ_THEN</HDLList>
	  </HDLStatement>
	  
   	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_OUTK_THEN</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_SUBK_THEN</HDLList>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_IFSTEP</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\telse</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>SM_P_OUTPUT_LIST_ELSE</HDLProcessName>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t%s(%s);</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_NAME_ELSE</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_PARAM_ELSE</HDLList>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_OUTJ_ELSE</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_SUBJ_ELSE</HDLList>
	  </HDLStatement>
	  
   	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_OUTK_ELSE</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_SUBK_ELSE</HDLList>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_ELSESTEP</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tend</HDLText>
      </HDLStatement>

   </HDLProcessProto>

   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_INSTRUCT_IFTHENELSETIME</HDLProcessProtoName>

      <HDLStatement>
         <HDLIf>
            <HDLIfCon>SM_B_EXCEPT</HDLIfCon>
            <HDLConditionDepend>0</HDLConditionDepend>
            <HDLConditionDepend>1</HDLConditionDepend>
            <HDLStatement>
               <HDLProcessName>SM_P_INSTRUCT_IFTHENELSETIME_WITH_EXCEPT</HDLProcessName>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG0</HDLArgVal>
               </HDLArg>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG1</HDLArgVal>
               </HDLArg>
            </HDLStatement>
         </HDLIf>
         <HDLElse>
            <HDLStatement>
               <HDLProcessName>SM_P_INSTRUCT_IFTHENELSETIME_WITHOUT_EXCEPT</HDLProcessName>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG0</HDLArgVal>
               </HDLArg>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG1</HDLArgVal>
               </HDLArg>
            </HDLStatement>
         </HDLElse>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_INSTRUCT_IFTHENELSETIME_WITH_EXCEPT</HDLProcessProtoName>

      <HDLStatement>
         <HDLText>\t\tif(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>SMLIST_EXCEPT_VERILOG_EXPR_FIRST</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SMLIST_EXCEPT_GOTO_FIRST</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>SM_P_EXCEPT_NOFIRST</HDLProcessName>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLList>SMLIST_EXCEPT_VERILOG_EXPR_NOFIRST</HDLList>
         <HDLList>SMLIST_EXCEPT_GOTO_NOFIRST</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\telse if(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERTC_NAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>SM_P_OUTPUT_LIST_ELIF</HDLProcessName>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t%s(%s);</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_NAME_ELIF</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_PARAM_ELIF</HDLList>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_OUTJ_ELIF</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_SUBJ_ELIF</HDLList>
	  </HDLStatement>
	  
   	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_OUTK_ELIF</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_SUBK_ELIF</HDLList>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_TOUTSTEP</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tend</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\telse</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t%s(%s);</HDLText>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_NAME</HDLList>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_PARAM</HDLList>
	  </HDLStatement>
	
	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_OUTJ</HDLList>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_SUBJ</HDLList>
	  </HDLStatement>
	  
   	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_OUTK</HDLList>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_SUBK</HDLList>
	  </HDLStatement>
	
      <HDLStatement>
         <HDLText>\t\t\tif(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_VERILOG_BOOLEXPR</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>SM_P_OUTPUT_LIST_THEN</HDLProcessName>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t\t%s(%s);</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_NAME_THEN</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_PARAM_THEN</HDLList>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_OUTJ_THEN</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_SUBJ_THEN</HDLList>
	  </HDLStatement>
	  
   	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_OUTK_THEN</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_SUBK_THEN</HDLList>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\t\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_IFSTEP</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\telse</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>SM_P_OUTPUT_LIST_ELSE</HDLProcessName>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t\t%s(%s);</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_NAME_ELSE</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_PARAM_ELSE</HDLList>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_OUTJ_ELSE</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_SUBJ_ELSE</HDLList>
	  </HDLStatement>
	  
   	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_OUTK_ELSE</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_SUBK_ELSE</HDLList>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\t\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_ELSESTEP</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\tend</HDLText>
      </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_INSTRUCT_IFTHENELSETIME_WITHOUT_EXCEPT</HDLProcessProtoName>

	  <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t%s(%s);</HDLText>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_NAME</HDLList>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_PARAM</HDLList>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_OUTJ</HDLList>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_SUBJ</HDLList>
	  </HDLStatement>
	  
   	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_OUTK</HDLList>
		 <HDLList>SMLIST_STEP_BOOLEXPR_INCDEC_SUBK</HDLList>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\tif(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERTC_NAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>SM_P_OUTPUT_LIST_ELIF</HDLProcessName>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>
 
	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t%s(%s);</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_NAME_ELIF</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_PARAM_ELIF</HDLList>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_OUTJ_ELIF</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_SUBJ_ELIF</HDLList>
	  </HDLStatement>
	  
   	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_OUTK_ELIF</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_SUBK_ELIF</HDLList>
	  </HDLStatement>
 
      <HDLStatement>
         <HDLText>\t\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_TOUTSTEP</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\telse if(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_VERILOG_BOOLEXPR</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>SM_P_OUTPUT_LIST_THEN</HDLProcessName>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t%s(%s);</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_NAME_THEN</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_PARAM_THEN</HDLList>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_OUTJ_THEN</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_SUBJ_THEN</HDLList>
	  </HDLStatement>
	  
   	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_OUTK_THEN</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_SUBK_THEN</HDLList>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_IFSTEP</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\telse</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>SM_P_OUTPUT_LIST_ELSE</HDLProcessName>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t%s(%s);</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_NAME_ELSE</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_PARAM_ELSE</HDLList>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_OUTJ_ELSE</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_SUBJ_ELSE</HDLList>
	  </HDLStatement>
	  
   	  <HDLStatement>
	     <HDLRepeat>1</HDLRepeat>
		 <HDLText>\t\t\t%s = %s;</HDLText>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_OUTK_ELSE</HDLList>
		 <HDLList>SMLIST_STEP_OUTPUT_INCDEC_SUBK_ELSE</HDLList>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_ELSESTEP</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tend</HDLText>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_INSTRUCT_NOP</HDLProcessProtoName>

      <HDLStatement>
         <HDLIf>
            <HDLIfCon>SM_B_EXCEPT</HDLIfCon>
            <HDLConditionDepend>0</HDLConditionDepend>
            <HDLConditionDepend>1</HDLConditionDepend>
            <HDLStatement>
               <HDLProcessName>SM_P_INSTRUCT_NOP_WITH_EXCEPT</HDLProcessName>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG0</HDLArgVal>
               </HDLArg>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG1</HDLArgVal>
               </HDLArg>
            </HDLStatement>
         </HDLIf>
         <HDLElse>
            <HDLStatement>
               <HDLProcessName>SM_P_INSTRUCT_NOP_WITHOUT_EXCEPT</HDLProcessName>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG0</HDLArgVal>
               </HDLArg>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG1</HDLArgVal>
               </HDLArg>
            </HDLStatement>
         </HDLElse>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_INSTRUCT_NOP_WITH_EXCEPT</HDLProcessProtoName>

      <HDLStatement>
         <HDLText>\t\tif(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>SMLIST_EXCEPT_VERILOG_EXPR_FIRST</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SMLIST_EXCEPT_GOTO_FIRST</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>SM_P_EXCEPT_NOFIRST</HDLProcessName>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLList>SMLIST_EXCEPT_VERILOG_EXPR_NOFIRST</HDLList>
         <HDLList>SMLIST_EXCEPT_GOTO_NOFIRST</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\telse SM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_NEXTSTEP</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_INSTRUCT_NOP_WITHOUT_EXCEPT</HDLProcessProtoName>

      <HDLStatement>
         <HDLText>\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_NEXTSTEP</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_INSTRUCT_HALT</HDLProcessProtoName>

      <HDLStatement>
         <HDLIf>
            <HDLIfCon>SM_B_EXCEPT</HDLIfCon>
            <HDLConditionDepend>0</HDLConditionDepend>
            <HDLConditionDepend>1</HDLConditionDepend>
            <HDLStatement>
               <HDLProcessName>SM_P_INSTRUCT_HALT_WITH_EXCEPT</HDLProcessName>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG0</HDLArgVal>
               </HDLArg>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG1</HDLArgVal>
               </HDLArg>
            </HDLStatement>
         </HDLIf>
         <HDLElse>
            <HDLStatement>
               <HDLProcessName>SM_P_INSTRUCT_HALT_WITHOUT_EXCEPT</HDLProcessName>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG0</HDLArgVal>
               </HDLArg>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG1</HDLArgVal>
               </HDLArg>
            </HDLStatement>
         </HDLElse>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_INSTRUCT_HALT_WITH_EXCEPT</HDLProcessProtoName>

      <HDLStatement>
         <HDLText>\t\tif(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>SMLIST_EXCEPT_VERILOG_EXPR_FIRST</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SMLIST_EXCEPT_GOTO_FIRST</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>SM_P_EXCEPT_NOFIRST</HDLProcessName>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLList>SMLIST_EXCEPT_VERILOG_EXPR_NOFIRST</HDLList>
         <HDLList>SMLIST_EXCEPT_GOTO_NOFIRST</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\telse SM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_CURSTEP</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_INSTRUCT_HALT_WITHOUT_EXCEPT</HDLProcessProtoName>

      <HDLStatement>
         <HDLText>\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_CURSTEP</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_INSTRUCT_GOTO</HDLProcessProtoName>

      <HDLStatement>
         <HDLIf>
            <HDLIfCon>SM_B_EXCEPT</HDLIfCon>
            <HDLConditionDepend>0</HDLConditionDepend>
            <HDLConditionDepend>1</HDLConditionDepend>
            <HDLStatement>
               <HDLProcessName>SM_P_INSTRUCT_GOTO_WITH_EXCEPT</HDLProcessName>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG0</HDLArgVal>
               </HDLArg>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG1</HDLArgVal>
               </HDLArg>
            </HDLStatement>
         </HDLIf>
         <HDLElse>
            <HDLStatement>
               <HDLProcessName>SM_P_INSTRUCT_GOTO_WITHOUT_EXCEPT</HDLProcessName>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG0</HDLArgVal>
               </HDLArg>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG1</HDLArgVal>
               </HDLArg>
            </HDLStatement>
         </HDLElse>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_INSTRUCT_GOTO_WITH_EXCEPT</HDLProcessProtoName>

      <HDLStatement>
         <HDLText>\t\tif(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>SMLIST_EXCEPT_VERILOG_EXPR_FIRST</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SMLIST_EXCEPT_GOTO_FIRST</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>SM_P_EXCEPT_NOFIRST</HDLProcessName>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLList>SMLIST_EXCEPT_VERILOG_EXPR_NOFIRST</HDLList>
         <HDLList>SMLIST_EXCEPT_GOTO_NOFIRST</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\telse SM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_GOTOSTEP</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_INSTRUCT_GOTO_WITHOUT_EXCEPT</HDLProcessProtoName>

      <HDLStatement>
         <HDLText>\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_GOTOSTEP</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_INSTRUCT_STARTTIMER</HDLProcessProtoName>

      <HDLStatement>
         <HDLIf>
            <HDLIfCon>SM_B_EXCEPT</HDLIfCon>
            <HDLConditionDepend>0</HDLConditionDepend>
            <HDLConditionDepend>1</HDLConditionDepend>
            <HDLStatement>
               <HDLProcessName>SM_P_INSTRUCT_STARTTIMER_WITH_EXCEPT</HDLProcessName>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG0</HDLArgVal>
               </HDLArg>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG1</HDLArgVal>
               </HDLArg>
            </HDLStatement>
         </HDLIf>
         <HDLElse>
            <HDLStatement>
               <HDLProcessName>SM_P_INSTRUCT_STARTTIMER_WITHOUT_EXCEPT</HDLProcessName>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG0</HDLArgVal>
               </HDLArg>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG1</HDLArgVal>
               </HDLArg>
            </HDLStatement>
         </HDLElse>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_INSTRUCT_STARTTIMER_WITH_EXCEPT</HDLProcessProtoName>

      <HDLStatement>
         <HDLText>\t\t{%s,%s} = {1'b1,1'b0};</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_JNODENAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_KNODENAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tif(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>SMLIST_EXCEPT_VERILOG_EXPR_FIRST</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SMLIST_EXCEPT_GOTO_FIRST</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>SM_P_EXCEPT_NOFIRST</HDLProcessName>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLList>SMLIST_EXCEPT_VERILOG_EXPR_NOFIRST</HDLList>
         <HDLList>SMLIST_EXCEPT_GOTO_NOFIRST</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\telse SM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_NEXTSTEP</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_INSTRUCT_STARTTIMER_WITHOUT_EXCEPT</HDLProcessProtoName>

      <HDLStatement>
         <HDLText>\t\t{%s,%s} = {1'b1,1'b0};</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_JNODENAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_KNODENAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_NEXTSTEP</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_INSTRUCT_STOPTIMER</HDLProcessProtoName>

      <HDLStatement>
         <HDLIf>
            <HDLIfCon>SM_B_EXCEPT</HDLIfCon>
            <HDLConditionDepend>0</HDLConditionDepend>
            <HDLConditionDepend>1</HDLConditionDepend>
            <HDLStatement>
               <HDLProcessName>SM_P_INSTRUCT_STOPTIMER_WITH_EXCEPT</HDLProcessName>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG0</HDLArgVal>
               </HDLArg>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG1</HDLArgVal>
               </HDLArg>
            </HDLStatement>
         </HDLIf>
         <HDLElse>
            <HDLStatement>
               <HDLProcessName>SM_P_INSTRUCT_STOPTIMER_WITHOUT_EXCEPT</HDLProcessName>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG0</HDLArgVal>
               </HDLArg>
               <HDLArg>
                  <HDLArgVal>PROCESS_ARG1</HDLArgVal>
               </HDLArg>
            </HDLStatement>
         </HDLElse>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_INSTRUCT_STOPTIMER_WITH_EXCEPT</HDLProcessProtoName>

      <HDLStatement>
         <HDLText>\t\t{%s,%s} = {1'b0,1'b1};</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_JNODENAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_KNODENAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tif(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>SMLIST_EXCEPT_VERILOG_EXPR_FIRST</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SMLIST_EXCEPT_GOTO_FIRST</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>SM_P_EXCEPT_NOFIRST</HDLProcessName>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLList>SMLIST_EXCEPT_VERILOG_EXPR_NOFIRST</HDLList>
         <HDLList>SMLIST_EXCEPT_GOTO_NOFIRST</HDLList>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\telse SM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_NEXTSTEP</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_INSTRUCT_STOPTIMER_WITHOUT_EXCEPT</HDLProcessProtoName>

      <HDLStatement>
         <HDLText>\t\t{%s,%s} = {1'b0,1'b1};</HDLText>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_JNODENAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_TIMERGATE_KNODENAME</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_NEXTSTEP</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_INSTRUCT_ENDPRGM</HDLProcessProtoName>

      <HDLStatement>
         <HDLText>\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_CURSTEP</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_INSTRUCT_STARTUPBEGIN</HDLProcessProtoName>

      <HDLStatement>
         <HDLText>\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_NEXTSTEP</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>SM_P_INSTRUCT_SHUTDOWNBEGIN</HDLProcessProtoName>

      <HDLStatement>
         <HDLText>\t\tSM%s_STATE_D = SM%s_STEP_%s;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
         <HDLArg>
            <HDLArgVal>SM_STEP_NEXTSTEP</HDLArgVal>
            <HDLArgDepend>0</HDLArgDepend>
            <HDLArgDepend>1</HDLArgDepend>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_TIMER_INSTANCE</HDLProcessProtoName>
      <HDLNeedSpace>1</HDLNeedSpace>

      <HDLStatement>
         <HDLText>Timer #(</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t.Timer_set(%s),</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t.Timer_delay_width(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t)</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tUUT%s</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t(</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t.clk_in ( %s ),</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG3</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t.Clk_sys ( %s ),</HDLText>
         <HDLArg>
            <HDLArgVal>CLOCK_8M_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t.reset ( %s ),</HDLText>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t.timer_gate ( %s ),</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG4</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t.timer_tc ( %s )</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG5</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t);</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText></HDLText>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_TIMER_MODULE</HDLProcessProtoName>
      <HDLNeedSpace>1</HDLNeedSpace>

      <HDLStatement>
         <HDLText>module Timer</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>#(</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tparameter Timer_set = 0,</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tparameter Timer_delay_width = 12</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>)</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>(</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tinput clk_in,</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tinput Clk_sys,</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tinput reset,</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tinput timer_gate,</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\toutput reg timer_tc</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>);</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText></HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>reg [Timer_delay_width-1:0] timer_delay_count;</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText></HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>reg clk_in_ff1, clk_in_ff2;</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>wire clk_in_detect;</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>assign clk_in_detect = clk_in_ff1 vlg_logic_and (!clk_in_ff2);</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText></HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>always @(posedge Clk_sys or negedge reset)</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>begin</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\tif(!reset)</HDLText>
	  </HDLStatement>

	  <HDLStatement>
	     <HDLText>\tbegin</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tclk_in_ff1 ??= 1'b0;</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tclk_in_ff2 ??= 1'b0;</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\tend</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\telse</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\tbegin</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tclk_in_ff1 ??= clk_in;</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tclk_in_ff2 ??= clk_in_ff1;</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\tend</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>end</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText></HDLText>
	  </HDLStatement>

	  <HDLStatement>
	     <HDLText>always @(posedge Clk_sys or negedge reset)</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>begin</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\tif(!reset || !timer_gate)</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\tbegin</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\ttimer_delay_count ??= {Timer_delay_width{1'b0}};</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\ttimer_tc ??= 1'b0;</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\tend</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\telse if(timer_delay_count == Timer_set)</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\tbegin</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\ttimer_tc ??= 1'b1;</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\tend</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\telse if(timer_gate vlg_bit_and clk_in_detect)</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\ttimer_delay_count ??= timer_delay_count + 1'b1;</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>end</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText></HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>endmodule</HDLText>
	  </HDLStatement>
   </HDLProcessProto>
	  

   <HDLProcessProto>
      <HDLProcessProtoName>P_JKFF_MODULE_GSR</HDLProcessProtoName>
      <HDLNeedSpace>1</HDLNeedSpace>

      <HDLStatement>
         <HDLText>module JK_type_outreg</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>(</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tinput clk,</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\tinput lb_clk_enable,</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tinput rst,</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tinput ar,</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tinput ap,</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tinput j,</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tinput k,</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\toutput reg q</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>);</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText></HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>always @(posedge clk or negedge rst or posedge ar or posedge ap)</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>begin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tif(~rst | ar)</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tq ??= 1'b0;</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse if(ap)</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tq ??= 1'b1;</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\telse</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\tbegin</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\tif(lb_clk_enable)</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tcase ({j,k})</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\t2'b00 : q ??= q;</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\t2'b01 : q ??= 1'b0;</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\t2'b10 : q ??= 1'b1;</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\t2'b11 : q ??= ~q;</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tendcase</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tend</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\telse</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\t\tq ??= q;</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\tend</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>end</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>endmodule</HDLText>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_JKFF_MODULE_GSP</HDLProcessProtoName>
      <HDLNeedSpace>1</HDLNeedSpace>

      <HDLStatement>
         <HDLText>module JK_type_outreg_preset</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>(</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tinput clk,</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\tinput lb_clk_enable,</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tinput rst,</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tinput ar,</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tinput ap,</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tinput j,</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tinput k,</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\toutput reg q</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>);</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText></HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>always @(posedge clk or negedge rst or posedge ar or posedge ap)</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>begin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tif(~rst)</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tq ??= 1'b1;</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse if(ar)</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tq ??= 1'b0;</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse if(ap)</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tq ??= 1'b1;</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\telse</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\tbegin</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tif(lb_clk_enable)</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\tcase ({j,k})</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\t2'b00 : q ??= q;</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\t2'b01 : q ??= 1'b0;</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\t2'b10 : q ??= 1'b1;</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\t2'b11 : q ??= ~q;</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tendcase</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tend</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\telse</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\t\tq ??= q;</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\tend</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>end</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>endmodule</HDLText>
      </HDLStatement>
   </HDLProcessProto>

   
   <HDLProcessProto>
      <HDLProcessProtoName>P_INIT_NOSTART_TIMER_ARAP_GSR</HDLProcessProtoName>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INIT_NOSTART_TIMER_ARAP_GSR_SINGLE</HDLProcessName>
         <HDLList>SMLIST_TIMER_GATE_INSEQ_NOSTART_ARAP_ARNODE_GSR</HDLList>
         <HDLList>SMLIST_TIMER_GATE_INSEQ_NOSTART_ARAP_APNODE_GSR</HDLList>
         <HDLList>SMLIST_TIMER_GATE_INSEQ_NOSTART_ARAP_SIG_GSR</HDLList>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_INIT_NOSTART_TIMER_ARAP_GSR_SINGLE</HDLProcessProtoName>

      <HDLStatement>
         <HDLText>\telse if(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b1;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_INIT_NOSTART_TIMER_AR_GSR</HDLProcessProtoName>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INIT_NOSTART_TIMER_AR_GSR_SINGLE</HDLProcessName>
         <HDLList>SMLIST_TIMER_GATE_INSEQ_NOSTART_AR_ARNODE_GSR</HDLList>
         <HDLList>SMLIST_TIMER_GATE_INSEQ_NOSTART_AR_SIG_GSR</HDLList>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_INIT_NOSTART_TIMER_AR_GSR_SINGLE</HDLProcessProtoName>

      <HDLStatement>
         <HDLText>\telse if(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b0;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_INIT_NOSTART_TIMER_AP_GSR</HDLProcessProtoName>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INIT_NOSTART_TIMER_AP_GSR_SINGLE</HDLProcessName>
         <HDLList>SMLIST_TIMER_GATE_INSEQ_NOSTART_AP_APNODE_GSR</HDLList>
         <HDLList>SMLIST_TIMER_GATE_INSEQ_NOSTART_AP_SIG_GSR</HDLList>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_INIT_NOSTART_TIMER_AP_GSR_SINGLE</HDLProcessProtoName>

      <HDLStatement>
         <HDLText>\telse if(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b1;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_INIT_NOSTART_TIMER_NOARAP_GSR</HDLProcessProtoName>

   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_INIT_NOSTART_TIMER_NOARAP_GSR_SINGLE</HDLProcessProtoName>

      <HDLStatement>
         <HDLText>\tif(~%s)</HDLText>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b0;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_INIT_NOSTART_TIMER_ARAP_GSP</HDLProcessProtoName>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INIT_NOSTART_TIMER_ARAP_GSP_SINGLE</HDLProcessName>
         <HDLList>SMLIST_TIMER_GATE_INSEQ_NOSTART_ARAP_ARNODE_GSP</HDLList>
         <HDLList>SMLIST_TIMER_GATE_INSEQ_NOSTART_ARAP_APNODE_GSP</HDLList>
         <HDLList>SMLIST_TIMER_GATE_INSEQ_NOSTART_ARAP_SIG_GSP</HDLList>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_INIT_NOSTART_TIMER_ARAP_GSP_SINGLE</HDLProcessProtoName>

      <HDLStatement>
         <HDLText>\telse if(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b0;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse if(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b1;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG2</HDLArgVal>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_INIT_NOSTART_TIMER_AR_GSP</HDLProcessProtoName>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INIT_NOSTART_TIMER_AR_GSP_SINGLE</HDLProcessName>
         <HDLList>SMLIST_TIMER_GATE_INSEQ_NOSTART_AR_ARNODE_GSP</HDLList>
         <HDLList>SMLIST_TIMER_GATE_INSEQ_NOSTART_AR_SIG_GSP</HDLList>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_INIT_NOSTART_TIMER_AR_GSP_SINGLE</HDLProcessProtoName>

      <HDLStatement>
         <HDLText>\telse if(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b0;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_INIT_NOSTART_TIMER_AP_GSP</HDLProcessProtoName>

      <HDLStatement>
         <HDLRepeat>1</HDLRepeat>
         <HDLProcessName>P_INIT_NOSTART_TIMER_AP_GSP_SINGLE</HDLProcessName>
         <HDLList>SMLIST_TIMER_GATE_INSEQ_NOSTART_AP_APNODE_GSP</HDLList>
         <HDLList>SMLIST_TIMER_GATE_INSEQ_NOSTART_AP_SIG_GSP</HDLList>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_INIT_NOSTART_TIMER_AP_GSP_SINGLE</HDLProcessProtoName>

      <HDLStatement>
         <HDLText>\telse if(%s)</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b1;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG1</HDLArgVal>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_INIT_NOSTART_TIMER_NOARAP_GSP</HDLProcessProtoName>

   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_INIT_NOSTART_TIMER_NOARAP_GSP_SINGLE</HDLProcessProtoName>

      <HDLStatement>
         <HDLText>\tif(~%s)</HDLText>
         <HDLArg>
            <HDLArgVal>RESET_NAME</HDLArgVal>
         </HDLArg>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t%s ??= 1'b1;</HDLText>
         <HDLArg>
            <HDLArgVal>PROCESS_ARG0</HDLArgVal>
         </HDLArg>
      </HDLStatement>
   </HDLProcessProto>

   
   <HDLProcessProto>
      <HDLProcessProtoName>P_JKFF_MODULE_GSR_SYNC</HDLProcessProtoName>
      <HDLNeedSpace>1</HDLNeedSpace>

      <HDLStatement>
         <HDLText>module JK_type_outreg_sync</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>(</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tinput clk,</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\tinput lb_clk_enable,</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tinput rst,</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tinput ar,</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tinput ap,</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tinput j,</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tinput k,</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\toutput reg q</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>);</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText></HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>reg q_bb;</HDLText>
	  </HDLStatement>

      <HDLStatement>
         <HDLText></HDLText>
      </HDLStatement>
	  
      <HDLStatement>
         <HDLText>always @(posedge clk or negedge rst or posedge ar or posedge ap)</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>begin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tif(~rst | ar)</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tq ??= 1'b0;</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tq_bb ??= 1'b0;</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse if(ap)</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tq ??= 1'b1;</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tq_bb ??= 1'b1;</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\telse</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\tbegin</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tif(lb_clk_enable)</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\tcase ({j,k})</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\t2'b00 : q_bb ??= q_bb;</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\t2'b01 : q_bb ??= 1'b0;</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\t2'b10 : q_bb ??= 1'b1;</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\t2'b11 : q_bb ??= ~q_bb;</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tendcase</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\telse</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\t\tq ??= q;</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText></HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tq ??= q_bb;</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>end</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>endmodule</HDLText>
      </HDLStatement>
   </HDLProcessProto>


   <HDLProcessProto>
      <HDLProcessProtoName>P_JKFF_MODULE_GSP_SYNC</HDLProcessProtoName>
      <HDLNeedSpace>1</HDLNeedSpace>

      <HDLStatement>
         <HDLText>module JK_type_outreg_preset_sync</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>(</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tinput clk,</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\tinput lb_clk_enable,</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tinput rst,</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tinput ar,</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tinput ap,</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tinput j,</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tinput k,</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\toutput reg q</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>);</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText></HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>reg q_bb;</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText></HDLText>
      </HDLStatement>
	  
      <HDLStatement>
         <HDLText>always @(posedge clk or negedge rst or posedge ar or posedge ap)</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>begin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tif(~rst)</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tq ??= 1'b1;</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tq_bb ??= 1'b1;</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse if(ar)</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tq ??= 1'b0;</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tq_bb ??= 1'b0;</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\telse if(ap)</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tq ??= 1'b1;</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tq_bb ??= 1'b1;</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\telse</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\tbegin</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tif(lb_clk_enable)</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText>\t\tbegin</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tcase ({j,k})</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\t2'b00 : q_bb ??= q_bb;</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\t2'b01 : q_bb ??= 1'b0;</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\t2'b10 : q_bb ??= 1'b1;</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\t\t2'b11 : q_bb ??= ~q_bb;</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tendcase</HDLText>
      </HDLStatement>

	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\telse</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tbegin</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\t\tq??= q;</HDLText>
	  </HDLStatement>
	  
	  <HDLStatement>
	     <HDLText>\t\tend</HDLText>
	  </HDLStatement>
	  
      <HDLStatement>
         <HDLText></HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\t\tq ??= q_bb;</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>\tend</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>end</HDLText>
      </HDLStatement>

      <HDLStatement>
         <HDLText>endmodule</HDLText>
      </HDLStatement>
   </HDLProcessProto>
   
</VerilogTemplate>
