# fpga_verilog_practice
# Vivado2025.1