;Codewright Project File (do not remove or modify this line)
[ProjInit]
ConfigSetExtMode=2
ProjSetConfigFlags=0x04110940

[State]
SysSetCwd='X:\COCO3_Mister\CoCO3FPGA_Common\sram'
SrchSetFlags=0x0410680a
SrchSetAgainFlags=0x00006002,0
SrchSetAgainFlags=0x06100003,1
FileSortMode=0x0
_StateView='X:\COCO3_Mister\CoCO3FPGA_Common\coco3fpga_top.v',0,0,1400,524,0,724,129,3,124,1,1,'',0x0010004c,0,80,0,0,''
_StateView='X:\COCO3_Mister\CoCO3FPGA_Common\UART_CLK.v',182,182,1295,524,-1,-1,64,81,64,1,5,'',0x0010004c,0,80,0,0,''
_StateView='X:\COCO3_DE2-115\CoCO3FPGA_Common\UART_CLK.v',182,182,1295,524,199,724,5,1,5,1,6,'',0x0010006c,0,80,0,0,''
_StateView='X:\COCO3_Mister\CoCO3FPGA_Common\sram\coco_ram.vhd',318,292,1295,524,-1,-1,110,45,83,1,3,'',0x0010004c,0,80,0,0,''
_StateView='X:\COCO3_Mister\CoCO3FPGA_Common\rom\coco_rom.vhd',156,156,1295,524,-1,-1,75,43,73,1,4,'',0x0010004c,0,80,0,0,''
_StateView='X:\COCO3_Mister\CoCo3FPGA\coco3fpga_dw.v',102,128,1295,524,-1,-1,113,8,111,1,2,'',0x0010004c,0,80,0,0,''
_StateBuffer='X:\COCO3_Mister\CoCO3FPGA_Common\coco3fpga_top.v',0x04001c8e,129,3,25,'5 9','',0x0,'',1,72,0,0
_StateBuffer='X:\COCO3_Mister\CoCO3FPGA_Common\UART_CLK.v',0x0c001c8e,64,81,25,'5 9','',0x0,'',1,72,0,0
_StateBuffer='X:\COCO3_DE2-115\CoCO3FPGA_Common\UART_CLK.v',0x04001c8e,5,1,25,'5 9','',0x0,'',1,72,0,0
_StateBuffer='X:\COCO3_Mister\CoCO3FPGA_Common\sram\coco_ram.vhd',0x0c00048e,110,45,25,'5 9','',0x0,'',1,72,0,0
_StateBuffer='X:\COCO3_Mister\CoCO3FPGA_Common\rom\coco_rom.vhd',0x0400048e,75,43,25,'5 9','',0x0,'',1,72,0,0
_StateBuffer='X:\COCO3_Mister\CoCo3FPGA\coco3fpga_dw.v',0x04001c8e,113,8,25,'5 9','',0x0,'',1,72,0,0
_StateHistory=FILELIST,'X:\COCO3_Mister\CoCO3FPGA_Common\UART_CLK.ppf','X:\COCO3_Mister\CoCO3FPGA_Common\UART_CLK.qip','X:\COCO3_Mister\CoCO3FPGA_Common\sram\coco_ram.vhd','X:\COCO3_Mister\CoCO3FPGA_Common\rom\coco_rom.vhd','P:\Altera\CoCo\orig_4.1\CoCo3FPGA\coco3fpga_dw.v','P:\Altera\CoCo\orig_4.1\CoCO3FPGA_Common\coco3fpga_top.v','X:\COCO3_Mister\CoCo3FPGA\coco3fpga_dw.cdf','X:\COCO3_Mister\CoCo3FPGA\coco3fpga_dw.qpf','X:\COCO3_Mister\CoCo3FPGA\coco3fpga_dw.qsf'
_StateHistory=SEARCH,'SAM01','SAM_EXT','512K','BUTTON_N','RAM0_DATA','MISTer','RAM0_CS_N','RAM0_OE_N','RAM0_ADDRESS','test_address'
_StateHistory=EDITFILE,'X:\COCO3_Mister\COCO3_MISTer','X:\COCO3_Mister\CoCO3FPGA_Common\UART_CLK_bb.v','X:\COCO3_Mister\CoCO3FPGA_Common\sram\coco_ram.vhd'
_StateHistory=DOCUMENTVISIT,'180         39          X:\COCO3_Mister\CoCo3FPGA\coco3fpga_dw.qsf','110         45          X:\COCO3_Mister\CoCO3FPGA_Common\sram\coco_ram.vhd','180         39          X:\COCO3_Mister\CoCo3FPGA\coco3fpga_dw.qsf','110         45          X:\COCO3_Mister\CoCO3FPGA_Common\sram\coco_ram.vhd','1363        57          X:\COCO3_Mister\CoCO3FPGA_Common\coco3fpga_top.v','113         8           X:\COCO3_Mister\CoCo3FPGA\coco3fpga_dw.v','1380        7           X:\COCO3_Mister\CoCO3FPGA_Common\coco3fpga_top.v','180         39          X:\COCO3_Mister\CoCo3FPGA\coco3fpga_dw.qsf','129         129         X:\COCO3_Mister\CoCO3FPGA_Common\coco3fpga_top.v','180         39          X:\COCO3_Mister\CoCo3FPGA\coco3fpga_dw.qsf'
_StateDocumentVisit=10

[Editor]
FilterProjDeleteList 
FilterProjAdd='Source Files','*.c;*.cs;*.cpp;*.cxx;*.hxx;*.prg;*.pas;*.asm;*.bas;*.sc;*.jav*;*.htm*;*.shtm*',-1
FilterProjAdd='Header Files','*.h;*.hpp;*.inc',-1
FilterProjAdd='Resources','*.rc;*.bmp;*.ico;*.cur;*.dlg',-1
FilterProjAdd='Other Files','*.*',-1
_RestoreSysFlags=0x43097fc8, 0xfffffffc, 0
VCSProject=''
VCSProjectPath=''
VCSProjectLocalPath=''
ScrapSetCount=1
ClipboardSetCount=1
ClipboardEnableSepStr=1
ClipboardSetSepStr='\r\n',0
ClipboardEnableTermStr=1
ClipboardSetTermStr='\r\n',0

[Tools]
ToolDeleteList 
ToolAddCmd='$_custom_tool_$_1','API Database Editor',1342177312,'cwtedit.exe'
ToolAddCmd='$_custom_tool_$_2','Paint',1342177312,'pbrush.exe'

[Compiler]
TagSetCmd='"${HOME}${WTAGS}" -oc -d -t"${TAGFILE}.tag" -p"${TAGFILE}.ptg"',0x8000060
BrowseSetFile='C:\Users\Stan.HODGEHOUSE\Desktop\CodeWright\tagfile.ptg'
TagSetFile='C:\Users\Stan.HODGEHOUSE\Desktop\CodeWright\tagfile.tag'
CompilerAddCmdEx='$_cw_proj_hash_$','',1073741904,'',80,'${FTEE} nmake',176,'${FTEE} nmake',176,'${FTEE} nmake',176,'${FTEE} nmake',176,'',0,'',0,'_ErrorInfoDefault','','','proj.err','%x'
CompilerAddResponse='$_cw_proj_hash_$',
CompilerNewExt=.v
CompilerNewExt=.htm
CompilerNewExt=.bas
CompilerNewExt=.awk
CompilerNewExt=.jsp
CompilerNewExt=.cfml
CompilerNewExt=.adb
CompilerNewExt=.vhd
CompilerNewExt=.pl
CompilerNewExt=.pas
CompilerNewExt=.tk
CompilerNewExt=.rul
CompilerNewExt=.asp
CompilerNewExt=.js
CompilerNewExt=.cob
CompilerNewExt=.tcl
CompilerNewExt=.rc
CompilerNewExt=.php
CompilerNewExt=.ini
CompilerNewExt=.html
CompilerNewExt=.bat
CompilerNewExt=.cs
CompilerNewExt=.txt
CompilerNewExt=.nrx
CompilerNewExt=.xml
CompilerNewExt=.sqlj
CompilerNewExt=.java

[VersionControl:PVCS]
VCSSetCmd=VCS_CHECKIN_ID,'put -n -T@"%Q" -M@"%Q" "%b%e"',0x8000040
VCSSetCmd=VCS_CHECKINLOCK_ID,'put -n -T@"%Q" -M@"%Q" -l "%b%e"',0x8000040
VCSSetCmd=VCS_CHECKOUT_ID,'get -y "%b%e"',0x8000040
VCSSetCmd=VCS_CHECKOUTLOCK_ID,'get -y -l "%b%e"',0x8000040
VCSSetCmd=VCS_CHECKLOCK_ID,'vcs -y -l "%b%e"',0x8000040
VCSSetCmd=VCS_CHECKUNLOCK_ID,'vcs -y -u "%b%e"',0x8000040
VCSSetCmd=VCS_CHECKLABEL_ID,'vcs -y -v"${VCSLABEL}" "%b%e"',0x8000040
VCSSetCmd=VCS_CHECKLOG_ID,'vlog "%b%e"',0x8000040
VCSSetCmd=VCS_CHECKPROP_ID,'vlog -b "%b%e"',0x8000040
VCSSetCmd=VCS_CHECKDIFF_ID,'vdiff -r "%b%e"',0x8000040
VCSSetCmd=VCS_CHECKMENU_ID,'pvcsvmwn',0x8000000
VCSSetCmd=VCS_ADD_ID,'vcs -i -t@"%Q" "%b%e"',0x8000040
VCSSetCmd=VCS_REMOVE_ID,'del /f "%b%{??v|___}e"',0x8000040

[Project]
ConfigSetLinkDBFilename='C:\Users\stan.HODGEHOUSE\Desktop\CodeWright\cwright.ldb'
ConfigSetMarkDBFilename='C:\Users\stan.HODGEHOUSE\Desktop\CodeWright\cwright.mrk'
ConfigSetSymbolDBFilename='X:\COCO3_Mister\COCO3_MISTer.sbl'
EditSetPath=''

[Files]
.\CoCo3FPGA\coco3fpga_dw.v
.\CoCO3FPGA_Common\coco3fpga_top.v
.\CoCO3FPGA_Common\VDAC.v
.\CoCO3FPGA_Common\buffer_dp.v
.\CoCO3FPGA_Common\COCO3GEN.v
.\CoCO3FPGA_Common\COCO3GEN_bb.v
.\CoCO3FPGA_Common\COCO3GEN_inst.v
.\CoCO3FPGA_Common\CoCo3IO.v
.\CoCO3FPGA_Common\coco3vid.v
.\CoCO3FPGA_Common\cocokey.v
.\CoCO3FPGA_Common\disk02.v
.\CoCO3FPGA_Common\disk02_02.v
.\CoCO3FPGA_Common\disk02_02_bb.v
.\CoCO3FPGA_Common\disk02_02_inst.v
.\CoCO3FPGA_Common\disk02_bb.v
.\CoCO3FPGA_Common\disk02_inst.v
.\CoCO3FPGA_Common\FIFO_1024.v
.\CoCO3FPGA_Common\FIFO_READ.v
.\CoCO3FPGA_Common\FIFO_WRITE.v
.\CoCO3FPGA_Common\i2c.v
.\CoCO3FPGA_Common\paddles.v
.\CoCO3FPGA_Common\PH2_CLK.v
.\CoCO3FPGA_Common\sound.v
.\CoCO3FPGA_Common\UART_CLK.v
.\CoCO3FPGA_Common\UART_CLK_bb.v
.\CoCO3FPGA_Common\UART_CLK_inst.v
.\CoCO3FPGA_Common\SDRAM_CONTROLLER\SDRAM.v
.\CoCO3FPGA_Common\SDRAM_CONTROLLER\sdramcntl.vhd
.\CoCO3FPGA_Common\SDRAM_CONTROLLER\common.vhd
.\CoCO3FPGA_Common\SPI\SDCard.v
.\CoCO3FPGA_Common\PS2_Key\ps2_keyboard.v
.\CoCO3FPGA_Common\rom\coco_rom.vhd
.\CoCO3FPGA_Common\sram\coco_ram.vhd

