# compile vhdl design source files
vhdl xil_defaultlib  "../../../project3207.srcs/sources_1/imports/Lab_2_VHDL/Decoder.vhd"
vhdl xil_defaultlib  "../../../project3207.srcs/sim_1/new/test_decoder.vhd"

# Do not sort compile order
nosort
