<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:////proj/gsd/ids/13.1/ISE_DS/ISE/xbr/data/xmlReportxbr.dtd">
<document><ascFile>CPLDLoaderSteph.rpt</ascFile><devFile>/proj/gsd/ids/13.1/ISE_DS/ISE/xbr/data/xc2c256.chp</devFile><mfdFile>CPLDLoaderSteph.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="coolrunnerII_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 6-28-2011" design="CPLDLoaderSteph" device="XC2C256" eqnType="1" pkg="PQ208" speed="-6" status="1" statusStr="Successful" swVersion="O.40d" time="  5:11PM" version="1.0"/><inputs id="DONE" userloc="87"/><inputs id="FPGA_A0_SPECSIG"/><inputs id="FPGA_A10_SPECSIG"/><inputs id="FPGA_A11_SPECSIG"/><inputs id="FPGA_A12_SPECSIG"/><inputs id="FPGA_A13_SPECSIG"/><inputs id="FPGA_A14_SPECSIG"/><inputs id="FPGA_A15_SPECSIG"/><inputs id="FPGA_A16_SPECSIG"/><inputs id="FPGA_A17_SPECSIG"/><inputs id="FPGA_A18_SPECSIG"/><inputs id="FPGA_A19_SPECSIG"/><inputs id="FPGA_A1_SPECSIG"/><inputs id="FPGA_A20_SPECSIG"/><inputs id="FPGA_A21_SPECSIG"/><inputs id="FPGA_A22_SPECSIG"/><inputs id="FPGA_A2_SPECSIG"/><inputs id="FPGA_A3_SPECSIG"/><inputs id="FPGA_A4_SPECSIG"/><inputs id="FPGA_A5_SPECSIG"/><inputs id="FPGA_A6_SPECSIG"/><inputs id="FPGA_A7_SPECSIG"/><inputs id="FPGA_A8_SPECSIG"/><inputs id="FPGA_A9_SPECSIG"/><inputs id="FPGA_data0PIN_SPECSIG"/><inputs id="FPGA_data10PIN_SPECSIG"/><inputs id="FPGA_data11PIN_SPECSIG"/><inputs id="FPGA_data12PIN_SPECSIG"/><inputs id="FPGA_data13PIN_SPECSIG"/><inputs id="FPGA_data14PIN_SPECSIG"/><inputs id="FPGA_data15PIN_SPECSIG"/><inputs id="FPGA_data1PIN_SPECSIG"/><inputs id="FPGA_data2PIN_SPECSIG"/><inputs id="FPGA_data3PIN_SPECSIG"/><inputs id="FPGA_data4PIN_SPECSIG"/><inputs id="FPGA_data5PIN_SPECSIG"/><inputs id="FPGA_data6PIN_SPECSIG"/><inputs id="FPGA_data7PIN_SPECSIG"/><inputs id="FPGA_data8PIN_SPECSIG"/><inputs id="FPGA_data9PIN_SPECSIG"/><inputs id="FPGA_E" userloc="144"/><inputs id="FPGA_G" userloc="143"/><inputs id="Program_B"/><inputs id="INIT_B"/><inputs id="FPGA_L" userloc="145"/><inputs id="FPGA_W" userloc="142"/><inputs id="FLASH_A_DQ0PIN_SPECSIG"/><inputs id="FLASH_A_DQ15PIN_SPECSIG"/><inputs id="FLASH_A_DQ7PIN_SPECSIG"/><inputs id="FLASH_A_DQ10PIN_SPECSIG"/><inputs id="FLASH_A_DQ11PIN_SPECSIG"/><inputs id="FLASH_A_DQ12PIN_SPECSIG"/><inputs id="FLASH_A_DQ13PIN_SPECSIG"/><inputs id="FLASH_A_DQ14PIN_SPECSIG"/><inputs id="FLASH_A_DQ1PIN_SPECSIG"/><inputs id="FLASH_A_DQ6PIN_SPECSIG"/><inputs id="FLASH_A_DQ2PIN_SPECSIG"/><inputs id="FLASH_A_DQ5PIN_SPECSIG"/><inputs id="FLASH_A_DQ3PIN_SPECSIG"/><inputs id="FLASH_A_DQ4PIN_SPECSIG"/><inputs id="FLASH_A_DQ9PIN_SPECSIG"/><inputs id="FLASH_A_DQ8PIN_SPECSIG"/><global_inputs id="CPLD_100MHZ" use="GCK" userloc="55"/><pin id="FB1_MC1_PIN2" iostd="LVCMOS33" pinnum="2" signal="FLASH_A_A23_SPECSIG" use="O"/><pin id="FB1_MC2_PIN208" pinnum="208" signal="FLASH_A_DQ_buffered3_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC3_PIN206" pinnum="206" signal="FPGAData4_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC4_PIN205" pinnum="205" signal="FLASH_A_DQ_buffered11_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC5_PIN203" pinnum="203" signal="FLASH_A_DQ_buffered2_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC6_PIN202" pinnum="202" signal="FPGAData5_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC12_PIN201" pinnum="201" signal="FLASH_A_DQ_buffered10_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC13_PIN200" pinnum="200" signal="FLASH_A_DQ_buffered8_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC14_PIN199" pinnum="199" signal="FPGAData7_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC15_PIN198" pinnum="198" signal="FLASH_A_DQ_buffered0_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC16_PIN197" pinnum="197" signal="FLASH_AK" use="b_SPECSIG"/><pin id="FB2_MC1_PIN3" pinnum="3"/><pin id="FB2_MC2_PIN4" pinnum="4"/><pin id="FB2_MC3_PIN5" pinnum="5"/><pin id="FB2_MC4_PIN6" pinnum="6"/><pin id="FB2_MC5_PIN7" pinnum="7" signal="pause4_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC6_PIN8" pinnum="8" signal="pause18_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC12_PIN9" pinnum="9" signal="pause3_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC13_PIN10" pinnum="10" signal="pause19_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC14_PIN12" pinnum="12" signal="pause2_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC15_PIN14" pinnum="14" signal="pause20_SPECSIG" use="b_SPECSIG"/><pin id="FB3_MC1_PIN196" pinnum="196"/><pin id="FB3_MC2_PIN195" pinnum="195"/><pin id="FB3_MC3_PIN194" pinnum="194"/><pin id="FB3_MC4_PIN193" pinnum="193"/><pin id="FB3_MC5_PIN192" pinnum="192"/><pin id="FB3_MC6_PIN191" pinnum="191"/><pin id="FB3_MC12_PIN189" pinnum="189"/><pin id="FB3_MC13_PIN188" pinnum="188"/><pin id="FB3_MC14_PIN187" pinnum="187" signal="pause6_SPECSIG" use="b_SPECSIG"/><pin id="FB3_MC15_PIN186" pinnum="186" signal="pause16_SPECSIG" use="b_SPECSIG"/><pin id="FB3_MC16_PIN185" pinnum="185" signal="pause5_SPECSIG" use="b_SPECSIG"/><pin id="FB4_MC1_PIN15" pinnum="15"/><pin id="FB4_MC2_PIN16" pinnum="16"/><pin id="FB4_MC3_PIN17" pinnum="17"/><pin id="FB4_MC4_PIN18" pinnum="18"/><pin id="FB4_MC5_PIN19" pinnum="19"/><pin id="FB4_MC6_PIN20" pinnum="20"/><pin id="FB4_MC12_PIN21" pinnum="21"/><pin id="FB4_MC13_PIN22" pinnum="22"/><pin id="FB4_MC14_PIN23" pinnum="23" signal="FLASH_A_DQ_buffered4_SPECSIG" use="b_SPECSIG"/><pin id="FB4_MC16_PIN25" pinnum="25" signal="FPGAData3_SPECSIG" use="b_SPECSIG"/><pin id="FB5_MC1_PIN49" iostd="LVCMOS33" pinnum="49" signal="FLASH_A_A7_SPECSIG" use="O"/><pin id="FB5_MC2_PIN48" iostd="LVCMOS33" pinnum="48" signal="FLASH_A_A6_SPECSIG" use="O"/><pin id="FB5_MC3_PIN47" iostd="LVCMOS33" pinnum="47" signal="FLASH_A_A5_SPECSIG" use="O"/><pin id="FB5_MC4_PIN46" pinnum="46" signal="FPGAData0_SPECSIG" use="b_SPECSIG"/><pin id="FB5_MC5_PIN45" iostd="LVCMOS33" pinnum="45" signal="FLASH_A_A4_SPECSIG" use="O"/><pin id="FB5_MC6_PIN44" pinnum="44" signal="FLASH_A_DQ_buffered15_SPECSIG" use="b_SPECSIG"/><pin id="FB5_MC12_PIN43" iostd="LVCMOS33" pinnum="43" signal="FLASH_A_A3_SPECSIG" use="O"/><pin id="FB5_MC13_PIN41" iostd="LVCMOS33" pinnum="41" signal="FLASH_A_A2_SPECSIG" use="O"/><pin id="FB5_MC14_PIN40" iostd="LVCMOS33" pinnum="40" signal="FLASH_A_A1_SPECSIG" use="O"/><pin id="FB5_MC15_PIN39" iostd="LVCMOS33" pinnum="39" signal="FLASH_A_A0_SPECSIG" use="O"/><pin id="FB5_MC16_PIN38" pinnum="38" signal="FLASH_A_DQ_buffered6_SPECSIG" use="b_SPECSIG"/><pin id="FB6_MC1_PIN50" iostd="LVCMOS33" pinnum="50" signal="FLASH_A_A8_SPECSIG" use="O"/><pin id="FB6_MC2_PIN51" iostd="LVCMOS33" pinnum="51" signal="FLASH_A_A9_SPECSIG" use="O"/><pin id="FB6_MC3_PIN54" iostd="LVCMOS33" pinnum="54" signal="FLASH_A_A10_SPECSIG" use="O"/><pin id="FB6_MC4_PIN55" iostd="LVCMOS33" iostyle="KPR" pinnum="55" signal="CPLD_100MHZ" use="GCKI_SPECSIG"/><pin id="FB6_MC5_PIN56" iostd="LVCMOS33" pinnum="56" signal="FLASH_A_A11_SPECSIG" use="O"/><pin id="FB6_MC6_PIN57" iostd="LVCMOS33" pinnum="57" signal="FLASH_A_A12_SPECSIG" use="O"/><pin id="FB6_MC12_PIN58" iostd="LVCMOS33" pinnum="58" signal="FLASH_A_A13_SPECSIG" use="O"/><pin id="FB6_MC13_PIN60" iostd="LVCMOS33" pinnum="60" signal="FLASH_A_A14_SPECSIG" use="O"/><pin id="FB6_MC14_PIN61" iostd="LVCMOS33" pinnum="61" signal="FLASH_A_A15_SPECSIG" use="O"/><pin id="FB6_MC15_PIN62" iostd="LVCMOS33" pinnum="62" signal="FLASH_A_A16_SPECSIG" use="O"/><pin id="FB6_MC16_PIN63" iostd="LVCMOS33" pinnum="63" signal="FLASH_A_A17_SPECSIG" use="O"/><pin id="FB7_MC1_PIN37" iostd="LVCMOS33" pinnum="37" signal="FLASH_A_RP" use="O"/><pin id="FB7_MC2_PIN36" iostd="LVCMOS33" pinnum="36" signal="FLASH_A_K" use="O"/><pin id="FB7_MC3_PIN35" iostd="LVCMOS33" pinnum="35" signal="FLASH_A_G" use="O"/><pin id="FB7_MC4_PIN34" iostd="LVCMOS33" pinnum="34" signal="FLASH_A_E" use="O"/><pin id="FB7_MC5_PIN32" pinnum="32"/><pin id="FB7_MC6_PIN31" iostd="LVCMOS33" pinnum="31" signal="FLASH_A_A22_SPECSIG" use="O"/><pin id="FB7_MC11_PIN30" iostd="LVCMOS33" pinnum="30" signal="FLASH_A_A21_SPECSIG" use="O"/><pin id="FB7_MC12_PIN29" iostd="LVCMOS33" pinnum="29" signal="FLASH_A_A20_SPECSIG" use="O"/><pin id="FB7_MC13_PIN28" iostd="LVCMOS33" pinnum="28" signal="FLASH_A_A19_SPECSIG" use="O"/><pin id="FB7_MC14_PIN27" iostd="LVCMOS33" pinnum="27" signal="FLASH_A_A18_SPECSIG" use="O"/><pin id="FB8_MC1_PIN64" iostd="LVCMOS33" pinnum="64" signal="FLASH_A_WP" use="O"/><pin id="FB8_MC2_PIN65" iostd="LVCMOS33" pinnum="65" signal="FLASH_A_W" use="O"/><pin id="FB8_MC3_PIN66" iostd="LVCMOS33" pinnum="66" signal="FLASH_A_L" use="O"/><pin id="FB8_MC4_PIN67" iostd="LVCMOS33" pinnum="67" signal="FLASH_A_RW" use="O"/><pin id="FB8_MC5_PIN69" pinnum="69"/><pin id="FB8_MC6_PIN70" pinnum="70"/><pin id="FB8_MC11_PIN71" pinnum="71"/><pin id="FB8_MC12_PIN72" pinnum="72"/><pin id="FB8_MC13_PIN73" pinnum="73"/><pin id="FB8_MC14_PIN74" pinnum="74"/><pin id="FB8_MC15_PIN75" pinnum="75"/><pin id="FB8_MC16_PIN76" pinnum="76"/><pin id="FB9_MC1_PIN160" iostd="LVCMOS33" iostyle="KPR" pinnum="160" signal="FPGA_data0_SPECSIG" use="IO_SPECSIG"/><pin id="FB9_MC2_PIN161" iostd="LVCMOS33" iostyle="KPR" pinnum="161" signal="FPGA_data1_SPECSIG" use="IO_SPECSIG"/><pin id="FB9_MC3_PIN162" iostd="LVCMOS33" iostyle="KPR" pinnum="162" signal="FPGA_data2_SPECSIG" use="IO_SPECSIG"/><pin id="FB9_MC4_PIN163" iostd="LVCMOS33" iostyle="KPR" pinnum="163" signal="FPGA_data3_SPECSIG" use="IO_SPECSIG"/><pin id="FB9_MC5_PIN164" iostd="LVCMOS33" iostyle="KPR" pinnum="164" signal="FPGA_data4_SPECSIG" use="IO_SPECSIG"/><pin id="FB9_MC6_PIN165" iostd="LVCMOS33" iostyle="KPR" pinnum="165" signal="FPGA_data5_SPECSIG" use="IO_SPECSIG"/><pin id="FB9_MC11_PIN166" iostd="LVCMOS33" iostyle="KPR" pinnum="166" signal="FPGA_data6_SPECSIG" use="IO_SPECSIG"/><pin id="FB9_MC12_PIN167" iostd="LVCMOS33" iostyle="KPR" pinnum="167" signal="FPGA_data7_SPECSIG" use="IO_SPECSIG"/><pin id="FB9_MC13_PIN168" iostd="LVCMOS33" iostyle="KPR" pinnum="168" signal="FPGA_data8_SPECSIG" use="IO_SPECSIG"/><pin id="FB9_MC14_PIN169" iostd="LVCMOS33" iostyle="KPR" pinnum="169" signal="FPGA_data9_SPECSIG" use="IO_SPECSIG"/><pin id="FB9_MC15_PIN170" iostd="LVCMOS33" iostyle="KPR" pinnum="170" signal="FPGA_data10_SPECSIG" use="IO_SPECSIG"/><pin id="FB9_MC16_PIN171" iostd="LVCMOS33" iostyle="KPR" pinnum="171" signal="FPGA_data11_SPECSIG" use="IO_SPECSIG"/><pin id="FB10_MC1_PIN159" iostd="LVCMOS33" iostyle="KPR" pinnum="159" signal="FPGA_A7_SPECSIG" use="I"/><pin id="FB10_MC2_PIN158" iostd="LVCMOS33" iostyle="KPR" pinnum="158" signal="FPGA_A6_SPECSIG" use="I"/><pin id="FB10_MC3_PIN155" iostd="LVCMOS33" iostyle="KPR" pinnum="155" signal="FPGA_A5_SPECSIG" use="I"/><pin id="FB10_MC4_PIN154" iostd="LVCMOS33" iostyle="KPR" pinnum="154" signal="FPGA_A4_SPECSIG" use="I"/><pin id="FB10_MC5_PIN153" iostd="LVCMOS33" iostyle="KPR" pinnum="153" signal="FPGA_A3_SPECSIG" use="I"/><pin id="FB10_MC6_PIN152" iostd="LVCMOS33" iostyle="KPR" pinnum="152" signal="FPGA_A2_SPECSIG" use="I"/><pin id="FB10_MC11_PIN151" iostd="LVCMOS33" iostyle="KPR" pinnum="151" signal="FPGA_A1_SPECSIG" use="I"/><pin id="FB10_MC12_PIN150" iostd="LVCMOS33" iostyle="KPR" pinnum="150" signal="FPGA_A0_SPECSIG" use="I"/><pin id="FB10_MC13_PIN149" iostd="LVCMOS33" iostyle="KPR" pinnum="149" signal="FPGA_data15_SPECSIG" use="IO_SPECSIG"/><pin id="FB10_MC14_PIN148" iostd="LVCMOS33" iostyle="KPR" pinnum="148" signal="FPGA_data14_SPECSIG" use="IO_SPECSIG"/><pin id="FB10_MC15_PIN147" iostd="LVCMOS33" iostyle="KPR" pinnum="147" signal="FPGA_data13_SPECSIG" use="IO_SPECSIG"/><pin id="FB10_MC16_PIN146" iostd="LVCMOS33" iostyle="KPR" pinnum="146" signal="FPGA_data12_SPECSIG" use="IO_SPECSIG"/><pin id="FB11_MC2_PIN173" iostd="LVCMOS33" iostyle="KPR" pinnum="173" signal="FPGA_A8_SPECSIG" use="I"/><pin id="FB11_MC3_PIN174" iostd="LVCMOS33" iostyle="KPR" pinnum="174" signal="FPGA_A9_SPECSIG" use="I"/><pin id="FB11_MC4_PIN175" iostd="LVCMOS33" iostyle="KPR" pinnum="175" signal="FPGA_A10_SPECSIG" use="I"/><pin id="FB11_MC11_PIN178" iostd="LVCMOS33" iostyle="KPR" pinnum="178" signal="FPGA_A11_SPECSIG" use="I"/><pin id="FB11_MC12_PIN179" iostd="LVCMOS33" iostyle="KPR" pinnum="179" signal="FPGA_A12_SPECSIG" use="I"/><pin id="FB11_MC13_PIN180" iostd="LVCMOS33" iostyle="KPR" pinnum="180" signal="FPGA_A13_SPECSIG" use="I"/><pin id="FB11_MC14_PIN182" iostd="LVCMOS33" iostyle="KPR" pinnum="182" signal="FPGA_A14_SPECSIG" use="I"/><pin id="FB11_MC15_PIN183" iostd="LVCMOS33" iostyle="KPR" pinnum="183" signal="FPGA_A15_SPECSIG" use="I"/><pin id="FB11_MC16_PIN184" iostd="LVCMOS33" iostyle="KPR" pinnum="184" signal="FPGA_A16_SPECSIG" use="I"/><pin id="FB12_MC1_PIN145" iostd="LVCMOS33" iostyle="KPR" pinnum="145" signal="FPGA_L" use="I"/><pin id="FB12_MC2_PIN144" iostd="LVCMOS33" iostyle="KPR" pinnum="144" signal="FPGA_E" use="I"/><pin id="FB12_MC3_PIN143" iostd="LVCMOS33" iostyle="KPR" pinnum="143" signal="FPGA_G" use="I"/><pin id="FB12_MC4_PIN142" iostd="LVCMOS33" iostyle="KPR" pinnum="142" signal="FPGA_W" use="I"/><pin id="FB12_MC5_PIN140" pinnum="140"/><pin id="FB12_MC6_PIN139" iostd="LVCMOS33" iostyle="KPR" pinnum="139" signal="FPGA_A22_SPECSIG" use="I"/><pin id="FB12_MC11_PIN138" iostd="LVCMOS33" iostyle="KPR" pinnum="138" signal="FPGA_A21_SPECSIG" use="I"/><pin id="FB12_MC12_PIN137" iostd="LVCMOS33" iostyle="KPR" pinnum="137" signal="FPGA_A20_SPECSIG" use="I"/><pin id="FB12_MC13_PIN136" iostd="LVCMOS33" iostyle="KPR" pinnum="136" signal="FPGA_A19_SPECSIG" use="I"/><pin id="FB12_MC14_PIN135" iostd="LVCMOS33" iostyle="KPR" pinnum="135" signal="FPGA_A18_SPECSIG" use="I"/><pin id="FB12_MC15_PIN134" iostd="LVCMOS33" iostyle="KPR" pinnum="134" signal="FPGA_A17_SPECSIG" use="I"/><pin id="FB13_MC1_PIN107" iostd="LVCMOS33" pinnum="107" signal="FLASH_B_DQ0_SPECSIG" use="O"/><pin id="FB13_MC2_PIN108" iostd="LVCMOS33" pinnum="108" signal="FLASH_B_DQ1_SPECSIG" use="O"/><pin id="FB13_MC3_PIN109" iostd="LVCMOS33" pinnum="109" signal="FLASH_B_DQ2_SPECSIG" use="O"/><pin id="FB13_MC4_PIN110" iostd="LVCMOS33" pinnum="110" signal="FLASH_B_DQ3_SPECSIG" use="O"/><pin id="FB13_MC5_PIN111" iostd="LVCMOS33" pinnum="111" signal="FLASH_B_DQ4_SPECSIG" use="O"/><pin id="FB13_MC6_PIN112" iostd="LVCMOS33" pinnum="112" signal="FLASH_B_DQ5_SPECSIG" use="O"/><pin id="FB13_MC12_PIN113" iostd="LVCMOS33" pinnum="113" signal="FLASH_B_DQ6_SPECSIG" use="O"/><pin id="FB13_MC13_PIN114" iostd="LVCMOS33" pinnum="114" signal="FLASH_B_DQ7_SPECSIG" use="O"/><pin id="FB13_MC14_PIN115" iostd="LVCMOS33" pinnum="115" signal="FLASH_B_DQ8_SPECSIG" use="O"/><pin id="FB13_MC15_PIN116" iostd="LVCMOS33" pinnum="116" signal="FLASH_B_DQ9_SPECSIG" use="O"/><pin id="FB13_MC16_PIN117" iostd="LVCMOS33" pinnum="117" signal="FLASH_B_DQ10_SPECSIG" use="O"/><pin id="FB14_MC1_PIN106" iostd="LVCMOS33" iostyle="KPR" pinnum="106" signal="FLASH_A_DQ3_SPECSIG" use="IO_SPECSIG"/><pin id="FB14_MC2_PIN103" iostd="LVCMOS33" iostyle="KPR" pinnum="103" signal="FLASH_A_DQ2_SPECSIG" use="IO_SPECSIG"/><pin id="FB14_MC3_PIN102" iostd="LVCMOS33" iostyle="KPR" pinnum="102" signal="FLASH_A_DQ1_SPECSIG" use="IO_SPECSIG"/><pin id="FB14_MC4_PIN101" iostd="LVCMOS33" iostyle="KPR" pinnum="101" signal="FLASH_A_DQ0_SPECSIG" use="IO_SPECSIG"/><pin id="FB14_MC5_PIN100" iostd="LVCMOS33" pinnum="100" signal="FLASH_B_DQ15_SPECSIG" use="O"/><pin id="FB14_MC12_PIN99" iostd="LVCMOS33" pinnum="99" signal="FLASH_B_DQ14_SPECSIG" use="O"/><pin id="FB14_MC13_PIN97" iostd="LVCMOS33" pinnum="97" signal="FLASH_B_DQ13_SPECSIG" use="O"/><pin id="FB14_MC14_PIN95" iostd="LVCMOS33" pinnum="95" signal="FLASH_B_DQ12_SPECSIG" use="O"/><pin id="FB14_MC16_PIN91" iostd="LVCMOS33" pinnum="91" signal="FLASH_B_DQ11_SPECSIG" use="O"/><pin id="FB15_MC1_PIN118" iostd="LVCMOS33" iostyle="KPR" pinnum="118" signal="FLASH_A_DQ4_SPECSIG" use="IO_SPECSIG"/><pin id="FB15_MC2_PIN119" iostd="LVCMOS33" iostyle="KPR" pinnum="119" signal="FLASH_A_DQ5_SPECSIG" use="IO_SPECSIG"/><pin id="FB15_MC3_PIN120" iostd="LVCMOS33" iostyle="KPR" pinnum="120" signal="FLASH_A_DQ6_SPECSIG" use="IO_SPECSIG"/><pin id="FB15_MC4_PIN121" iostd="LVCMOS33" iostyle="KPR" pinnum="121" signal="FLASH_A_DQ7_SPECSIG" use="IO_SPECSIG"/><pin id="FB15_MC5_PIN122" iostd="LVCMOS33" iostyle="KPR" pinnum="122" signal="FLASH_A_DQ8_SPECSIG" use="IO_SPECSIG"/><pin id="FB15_MC6_PIN123" iostd="LVCMOS33" iostyle="KPR" pinnum="123" signal="FLASH_A_DQ9_SPECSIG" use="IO_SPECSIG"/><pin id="FB15_MC11_PIN125" iostd="LVCMOS33" iostyle="KPR" pinnum="125" signal="FLASH_A_DQ10_SPECSIG" use="IO_SPECSIG"/><pin id="FB15_MC12_PIN126" iostd="LVCMOS33" iostyle="KPR" pinnum="126" signal="FLASH_A_DQ11_SPECSIG" use="IO_SPECSIG"/><pin id="FB15_MC13_PIN127" iostd="LVCMOS33" iostyle="KPR" pinnum="127" signal="FLASH_A_DQ12_SPECSIG" use="IO_SPECSIG"/><pin id="FB15_MC14_PIN128" iostd="LVCMOS33" iostyle="KPR" pinnum="128" signal="FLASH_A_DQ13_SPECSIG" use="IO_SPECSIG"/><pin id="FB15_MC16_PIN131" iostd="LVCMOS33" iostyle="KPR" pinnum="131" signal="FLASH_A_DQ14_SPECSIG" use="IO_SPECSIG"/><pin id="FB16_MC1_PIN90" iostd="LVCMOS33" iostyle="KPR" pinnum="90" signal="Program_B" use="I"/><pin id="FB16_MC2_PIN89" iostd="LVCMOS33" iostyle="KPR" pinnum="89" signal="INIT_B" use="I"/><pin id="FB16_MC3_PIN88" iostd="LVCMOS33" pinnum="88" signal="FPGA_CCLK" use="O"/><pin id="FB16_MC4_PIN87" iostd="LVCMOS33" iostyle="KPR" pinnum="87" signal="DONE" use="I"/><pin id="FB16_MC5_PIN86" iostd="LVCMOS33" pinnum="86" signal="FPGA_clock" use="O"/><pin id="FB16_MC6_PIN85" pinnum="85"/><pin id="FB16_MC11_PIN84" pinnum="84"/><pin id="FB16_MC12_PIN83" iostd="LVCMOS33" pinnum="83" signal="LEDs0_SPECSIG" use="O"/><pin id="FB16_MC13_PIN82" iostd="LVCMOS33" pinnum="82" signal="LEDs1_SPECSIG" use="O"/><pin id="FB16_MC14_PIN80" iostd="LVCMOS33" pinnum="80" signal="LEDs2_SPECSIG" use="O"/><pin id="FB16_MC15_PIN78" iostd="LVCMOS33" pinnum="78" signal="LEDs3_SPECSIG" use="O"/><pin id="FB16_MC16_PIN77" iostd="LVCMOS33" iostyle="KPR" pinnum="77" signal="FLASH_A_DQ15_SPECSIG" use="IO_SPECSIG"/><pin id="FB_PIN11" pinnum="11" use="VCCAUX"/><pin id="FB_PIN26" pinnum="26" use="VCCIO-3.3"/><pin id="FB_PIN33" pinnum="33" use="VCCIO-3.3"/><pin id="FB_PIN53" pinnum="53" use="VCC"/><pin id="FB_PIN59" pinnum="59" use="VCCIO-3.3"/><pin id="FB_PIN79" pinnum="79" use="VCCIO-3.3"/><pin id="FB_PIN92" pinnum="92" use="VCCIO-3.3"/><pin id="FB_PIN105" pinnum="105" use="VCCIO-3.3"/><pin id="FB_PIN124" pinnum="124" use="VCC"/><pin id="FB_PIN132" pinnum="132" use="VCCIO-3.3"/><pin id="FB_PIN133" pinnum="133" use="VCCIO-3.3"/><pin id="FB_PIN157" pinnum="157" use="VCCIO-3.3"/><pin id="FB_PIN172" pinnum="172" use="VCCIO-3.3"/><pin id="FB_PIN181" pinnum="181" use="VCCIO-3.3"/><pin id="FB_PIN204" pinnum="204" use="VCCIO-3.3"/><pin id="FB_PIN1" pinnum="1" use="VCC"/><fblock id="FB1" pinUse="1"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN2" sigUse="0" signal="FLASH_A_A23_SPECSIG"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN208" sigUse="6" signal="FLASH_A_DQ_buffered3_SPECSIG"><eq_pterm ptindx="FB1_28"/><eq_pterm ptindx="FB1_29"/><eq_pterm ptindx="FB1_26"/></macrocell><macrocell id="FB1_MC3" pin="FB1_MC3_PIN206" sigUse="7" signal="FPGAData4_SPECSIG"><eq_pterm ptindx="FB1_27"/><eq_pterm ptindx="FB1_25"/><eq_pterm ptindx="FB1_26"/></macrocell><macrocell id="FB1_MC4" pin="FB1_MC4_PIN205" sigUse="6" signal="FLASH_A_DQ_buffered11_SPECSIG"><eq_pterm ptindx="FB1_22"/><eq_pterm ptindx="FB1_23"/><eq_pterm ptindx="FB1_24"/></macrocell><macrocell id="FB1_MC5" pin="FB1_MC5_PIN203" sigUse="6" signal="FLASH_A_DQ_buffered2_SPECSIG"><eq_pterm ptindx="FB1_20"/><eq_pterm ptindx="FB1_21"/><eq_pterm ptindx="FB1_18"/></macrocell><macrocell id="FB1_MC6" pin="FB1_MC6_PIN202" sigUse="7" signal="FPGAData5_SPECSIG"><eq_pterm ptindx="FB1_19"/><eq_pterm ptindx="FB1_17"/><eq_pterm ptindx="FB1_18"/></macrocell><macrocell id="FB1_MC7" sigUse="4" signal="AlternateCycle"><eq_pterm ptindx="FB1_2"/><eq_pterm ptindx="FB1_3"/></macrocell><macrocell id="FB1_MC8" sigUse="3" signal="N_PZ_761"><eq_pterm ptindx="FB1_1"/><eq_pterm ptindx="FB1_0"/></macrocell><macrocell id="FB1_MC9" sigUse="2" signal="N_PZ_680"><eq_pterm ptindx="FB1_34"/></macrocell><macrocell id="FB1_MC10" sigUse="1" signal="clk_cnt_i1_SPECSIG"><eq_pterm ptindx="FB1_37"/></macrocell><macrocell id="FB1_MC11" sigUse="0" signal="clk_cnt_i0_SPECSIG"/><macrocell id="FB1_MC12" pin="FB1_MC12_PIN201" sigUse="6" signal="FLASH_A_DQ_buffered10_SPECSIG"><eq_pterm ptindx="FB1_14"/><eq_pterm ptindx="FB1_15"/><eq_pterm ptindx="FB1_16"/></macrocell><macrocell id="FB1_MC13" pin="FB1_MC13_PIN200" sigUse="6" signal="FLASH_A_DQ_buffered8_SPECSIG"><eq_pterm ptindx="FB1_11"/><eq_pterm ptindx="FB1_12"/><eq_pterm ptindx="FB1_13"/></macrocell><macrocell id="FB1_MC14" pin="FB1_MC14_PIN199" sigUse="7" signal="FPGAData7_SPECSIG"><eq_pterm ptindx="FB1_10"/><eq_pterm ptindx="FB1_9"/><eq_pterm ptindx="FB1_8"/></macrocell><macrocell id="FB1_MC15" pin="FB1_MC15_PIN198" sigUse="6" signal="FLASH_A_DQ_buffered0_SPECSIG"><eq_pterm ptindx="FB1_6"/><eq_pterm ptindx="FB1_7"/><eq_pterm ptindx="FB1_8"/></macrocell><macrocell id="FB1_MC16" pin="FB1_MC16_PIN197" sigUse="4" signal="FLASH_AK"><eq_pterm ptindx="FB1_5"/><eq_pterm ptindx="FB1_55"/></macrocell><fbinput id="FB1_I1" signal="AlternateCycle"/><fbinput id="FB1_I2" signal="CPLD_100MHZ"/><fbinput id="FB1_I3" signal="DONE"/><fbinput id="FB1_I4" signal="DelayedPause"/><fbinput fbk="PIN" id="FB1_I5" signal="FLASH_A_DQ0PIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I6" signal="FLASH_A_DQ10PIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I7" signal="FLASH_A_DQ11PIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I8" signal="FLASH_A_DQ2PIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I9" signal="FLASH_A_DQ3PIN_SPECSIG"/><fbinput fbk="PIN" id="FB1_I10" signal="FLASH_A_DQ8PIN_SPECSIG"/><fbinput id="FB1_I11" signal="FLASH_A_DQ_buffered0_SPECSIG"/><fbinput id="FB1_I12" signal="FLASH_A_DQ_buffered10_SPECSIG"/><fbinput id="FB1_I13" signal="FLASH_A_DQ_buffered11_SPECSIG"/><fbinput id="FB1_I14" signal="FLASH_A_DQ_buffered2_SPECSIG"/><fbinput id="FB1_I15" signal="FLASH_A_DQ_buffered3_SPECSIG"/><fbinput id="FB1_I16" signal="FLASH_A_DQ_buffered8_SPECSIG"/><fbinput id="FB1_I17" signal="FPGAData4_SPECSIG"/><fbinput id="FB1_I18" signal="FPGAData5_SPECSIG"/><fbinput id="FB1_I19" signal="FPGAData7_SPECSIG"/><fbinput id="FB1_I20" signal="Flash_A_G_buffered"/><fbinput id="FB1_I21" signal="N_PZ_761"/><fbinput id="FB1_I22" signal="clk_cnt_i0_SPECSIG"/><fbinput id="FB1_I23" signal="clk_cnt_i1_SPECSIG"/><PAL><pterm id="FB1_0"><signal id="DONE" negated="ON"/><signal id="CPLD_100MHZ"/></pterm><pterm id="FB1_1"><signal id="DONE"/><signal id="clk_cnt_i1_SPECSIG"/></pterm><pterm id="FB1_2"><signal id="DONE"/><signal id="AlternateCycle"/></pterm><pterm id="FB1_3"><signal id="DONE" negated="ON"/><signal id="AlternateCycle" negated="ON"/><signal id="DelayedPause" negated="ON"/></pterm><pterm id="FB1_4"><signal id="N_PZ_761"/></pterm><pterm id="FB1_5"><signal id="AlternateCycle"/></pterm><pterm id="FB1_6"><signal id="DONE"/><signal id="FLASH_A_DQ0PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB1_7"><signal id="AlternateCycle"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ0PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB1_8"><signal id="DONE" negated="ON"/><signal id="AlternateCycle" negated="ON"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ_buffered0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_9"><signal id="DONE" negated="ON"/><signal id="AlternateCycle"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ_buffered8_SPECSIG" negated="ON"/></pterm><pterm id="FB1_10"><signal id="DONE"/><signal id="FPGAData7_SPECSIG" negated="ON"/></pterm><pterm id="FB1_11"><signal id="DONE"/><signal id="FLASH_A_DQ8PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB1_12"><signal id="AlternateCycle"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ8PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB1_13"><signal id="DONE" negated="ON"/><signal id="AlternateCycle" negated="ON"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ_buffered8_SPECSIG" negated="ON"/></pterm><pterm id="FB1_14"><signal id="DONE"/><signal id="FLASH_A_DQ10PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB1_15"><signal id="AlternateCycle"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ10PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB1_16"><signal id="DONE" negated="ON"/><signal id="AlternateCycle" negated="ON"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ_buffered10_SPECSIG" negated="ON"/></pterm><pterm id="FB1_17"><signal id="DONE" negated="ON"/><signal id="AlternateCycle"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ_buffered10_SPECSIG" negated="ON"/></pterm><pterm id="FB1_18"><signal id="DONE" negated="ON"/><signal id="AlternateCycle" negated="ON"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ_buffered2_SPECSIG" negated="ON"/></pterm><pterm id="FB1_19"><signal id="DONE"/><signal id="FPGAData5_SPECSIG" negated="ON"/></pterm><pterm id="FB1_20"><signal id="DONE"/><signal id="FLASH_A_DQ2PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB1_21"><signal id="AlternateCycle"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ2PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB1_22"><signal id="DONE"/><signal id="FLASH_A_DQ11PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB1_23"><signal id="AlternateCycle"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ11PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB1_24"><signal id="DONE" negated="ON"/><signal id="AlternateCycle" negated="ON"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ_buffered11_SPECSIG" negated="ON"/></pterm><pterm id="FB1_25"><signal id="DONE" negated="ON"/><signal id="AlternateCycle"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ_buffered11_SPECSIG" negated="ON"/></pterm><pterm id="FB1_26"><signal id="DONE" negated="ON"/><signal id="AlternateCycle" negated="ON"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ_buffered3_SPECSIG" negated="ON"/></pterm><pterm id="FB1_27"><signal id="DONE"/><signal id="FPGAData4_SPECSIG" negated="ON"/></pterm><pterm id="FB1_28"><signal id="DONE"/><signal id="FLASH_A_DQ3PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB1_29"><signal id="AlternateCycle"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ3PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB1_34"><signal id="DONE"/><signal id="Flash_A_G_buffered"/></pterm><pterm id="FB1_37"><signal id="clk_cnt_i0_SPECSIG"/></pterm><pterm id="FB1_55"><signal id="DONE" negated="ON"/><signal id="DelayedPause" negated="ON"/></pterm></PAL><bct id="FB1_bct4" use="CTC"><eq_pterm ptindx="FB1_4"/></bct><equation id="FLASH_A_A23_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="FLASH_A_DQ_buffered3_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB1_28"/><eq_pterm ptindx="FB1_29"/><eq_pterm ptindx="FB1_26"/></d2><clk><eq_pterm ptindx="FB1_4"/></clk><prld ptindx="GND"/></equation><equation id="FPGAData4_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB1_27"/><eq_pterm ptindx="FB1_25"/><eq_pterm ptindx="FB1_26"/></d2><clk><eq_pterm ptindx="FB1_4"/></clk><prld ptindx="GND"/></equation><equation id="FLASH_A_DQ_buffered11_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB1_22"/><eq_pterm ptindx="FB1_23"/><eq_pterm ptindx="FB1_24"/></d2><clk><eq_pterm ptindx="FB1_4"/></clk><prld ptindx="GND"/></equation><equation id="FLASH_A_DQ_buffered2_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB1_20"/><eq_pterm ptindx="FB1_21"/><eq_pterm ptindx="FB1_18"/></d2><clk><eq_pterm ptindx="FB1_4"/></clk><prld ptindx="GND"/></equation><equation id="FPGAData5_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB1_19"/><eq_pterm ptindx="FB1_17"/><eq_pterm ptindx="FB1_18"/></d2><clk><eq_pterm ptindx="FB1_4"/></clk><prld ptindx="GND"/></equation><equation id="AlternateCycle" regUse="DFF"><d2><eq_pterm ptindx="FB1_2"/><eq_pterm ptindx="FB1_3"/></d2><clk><eq_pterm ptindx="FB1_4"/></clk><prld ptindx="GND"/></equation><equation id="N_PZ_761"><d2><eq_pterm ptindx="FB1_1"/><eq_pterm ptindx="FB1_0"/></d2></equation><equation id="N_PZ_680"><d1><eq_pterm ptindx="FB1_34"/></d1></equation><equation id="clk_cnt_i1_SPECSIG" regUse="TFF"><d1><eq_pterm ptindx="FB1_37"/></d1><clk><fastsig signal="CPLD_100MHZ"/></clk><prld ptindx="GND"/></equation><equation id="clk_cnt_i0_SPECSIG" negated="ON" regUse="TFF"><d2><eq_pterm ptindx="GND"/></d2><clk><fastsig signal="CPLD_100MHZ"/></clk><prld ptindx="GND"/></equation><equation id="FLASH_A_DQ_buffered10_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB1_14"/><eq_pterm ptindx="FB1_15"/><eq_pterm ptindx="FB1_16"/></d2><clk><eq_pterm ptindx="FB1_4"/></clk><prld ptindx="GND"/></equation><equation id="FLASH_A_DQ_buffered8_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB1_11"/><eq_pterm ptindx="FB1_12"/><eq_pterm ptindx="FB1_13"/></d2><clk><eq_pterm ptindx="FB1_4"/></clk><prld ptindx="GND"/></equation><equation id="FPGAData7_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB1_10"/><eq_pterm ptindx="FB1_9"/><eq_pterm ptindx="FB1_8"/></d2><clk><eq_pterm ptindx="FB1_4"/></clk><prld ptindx="GND"/></equation><equation id="FLASH_A_DQ_buffered0_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB1_6"/><eq_pterm ptindx="FB1_7"/><eq_pterm ptindx="FB1_8"/></d2><clk><eq_pterm ptindx="FB1_4"/></clk><prld ptindx="GND"/></equation><equation id="FLASH_AK" regUse="DEFF"><d2><eq_pterm ptindx="FB1_5"/></d2><clk><eq_pterm ptindx="FB1_4"/></clk><ce><eq_pterm ptindx="FB1_55"/></ce><prld ptindx="GND"/></equation></fblock><fblock id="FB2" pinUse="0"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN3"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN4"/><macrocell id="FB2_MC3" pin="FB2_MC3_PIN5"/><macrocell id="FB2_MC4" pin="FB2_MC4_PIN6"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN7" sigUse="27" signal="pause4_SPECSIG"><eq_pterm ptindx="FB2_49"/><eq_pterm ptindx="FB2_50"/><eq_pterm ptindx="FB2_51"/><eq_pterm ptindx="FB2_52"/><eq_pterm ptindx="FB2_53"/><eq_pterm ptindx="FB2_48"/><eq_pterm ptindx="FB2_54"/></macrocell><macrocell id="FB2_MC6" pin="FB2_MC6_PIN8" sigUse="27" signal="pause18_SPECSIG"><eq_pterm ptindx="FB2_41"/><eq_pterm ptindx="FB2_42"/><eq_pterm ptindx="FB2_43"/><eq_pterm ptindx="FB2_44"/><eq_pterm ptindx="FB2_45"/><eq_pterm ptindx="FB2_46"/><eq_pterm ptindx="FB2_47"/></macrocell><macrocell id="FB2_MC7" sigUse="27" signal="pause21_SPECSIG"><eq_pterm ptindx="FB2_15"/><eq_pterm ptindx="FB2_16"/><eq_pterm ptindx="FB2_17"/><eq_pterm ptindx="FB2_18"/></macrocell><macrocell id="FB2_MC8" sigUse="27" signal="pause1_SPECSIG"><eq_pterm ptindx="FB2_12"/><eq_pterm ptindx="FB2_13"/><eq_pterm ptindx="FB2_11"/><eq_pterm ptindx="FB2_14"/></macrocell><macrocell id="FB2_MC9" sigUse="27" signal="pause22_SPECSIG"><eq_pterm ptindx="FB2_8"/><eq_pterm ptindx="FB2_9"/><eq_pterm ptindx="FB2_10"/></macrocell><macrocell id="FB2_MC10" sigUse="27" signal="pause0_SPECSIG"><eq_pterm ptindx="FB2_6"/><eq_pterm ptindx="FB2_5"/><eq_pterm ptindx="FB2_7"/></macrocell><macrocell id="FB2_MC11" sigUse="27" signal="pause23_SPECSIG"><eq_pterm ptindx="FB2_2"/><eq_pterm ptindx="FB2_3"/></macrocell><macrocell id="FB2_MC12" pin="FB2_MC12_PIN9" sigUse="27" signal="pause3_SPECSIG"><eq_pterm ptindx="FB2_36"/><eq_pterm ptindx="FB2_37"/><eq_pterm ptindx="FB2_38"/><eq_pterm ptindx="FB2_39"/><eq_pterm ptindx="FB2_35"/><eq_pterm ptindx="FB2_40"/></macrocell><macrocell id="FB2_MC13" pin="FB2_MC13_PIN10" sigUse="27" signal="pause19_SPECSIG"><eq_pterm ptindx="FB2_29"/><eq_pterm ptindx="FB2_30"/><eq_pterm ptindx="FB2_31"/><eq_pterm ptindx="FB2_32"/><eq_pterm ptindx="FB2_33"/><eq_pterm ptindx="FB2_34"/></macrocell><macrocell id="FB2_MC14" pin="FB2_MC14_PIN12" sigUse="27" signal="pause2_SPECSIG"><eq_pterm ptindx="FB2_25"/><eq_pterm ptindx="FB2_26"/><eq_pterm ptindx="FB2_27"/><eq_pterm ptindx="FB2_24"/><eq_pterm ptindx="FB2_28"/></macrocell><macrocell id="FB2_MC15" pin="FB2_MC15_PIN14" sigUse="27" signal="pause20_SPECSIG"><eq_pterm ptindx="FB2_19"/><eq_pterm ptindx="FB2_20"/><eq_pterm ptindx="FB2_21"/><eq_pterm ptindx="FB2_22"/><eq_pterm ptindx="FB2_23"/></macrocell><macrocell id="FB2_MC16" sigUse="28" signal="DelayedPause"><eq_pterm ptindx="FB2_0"/><eq_pterm ptindx="FB2_1"/></macrocell><fbinput id="FB2_I1" signal="ConfProceed"/><fbinput id="FB2_I2" signal="DONE"/><fbinput id="FB2_I3" signal="DelayedPause"/><fbinput id="FB2_I4" signal="N_PZ_761"/><fbinput id="FB2_I5" signal="pause0_SPECSIG"/><fbinput id="FB2_I6" signal="pause10_SPECSIG"/><fbinput id="FB2_I7" signal="pause11_SPECSIG"/><fbinput id="FB2_I8" signal="pause12_SPECSIG"/><fbinput id="FB2_I9" signal="pause13_SPECSIG"/><fbinput id="FB2_I10" signal="pause14_SPECSIG"/><fbinput id="FB2_I11" signal="pause15_SPECSIG"/><fbinput id="FB2_I12" signal="pause16_SPECSIG"/><fbinput id="FB2_I13" signal="pause17_SPECSIG"/><fbinput id="FB2_I14" signal="pause18_SPECSIG"/><fbinput id="FB2_I15" signal="pause19_SPECSIG"/><fbinput id="FB2_I16" signal="pause1_SPECSIG"/><fbinput id="FB2_I17" signal="pause20_SPECSIG"/><fbinput id="FB2_I18" signal="pause21_SPECSIG"/><fbinput id="FB2_I19" signal="pause22_SPECSIG"/><fbinput id="FB2_I20" signal="pause23_SPECSIG"/><fbinput id="FB2_I21" signal="pause2_SPECSIG"/><fbinput id="FB2_I22" signal="pause3_SPECSIG"/><fbinput id="FB2_I23" signal="pause4_SPECSIG"/><fbinput id="FB2_I24" signal="pause5_SPECSIG"/><fbinput id="FB2_I25" signal="pause6_SPECSIG"/><fbinput id="FB2_I26" signal="pause7_SPECSIG"/><fbinput id="FB2_I27" signal="pause8_SPECSIG"/><fbinput id="FB2_I28" signal="pause9_SPECSIG"/><PAL><pterm id="FB2_0"><signal id="DONE"/><signal id="DelayedPause" negated="ON"/></pterm><pterm id="FB2_1"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause18_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause19_SPECSIG" negated="ON"/><signal id="pause20_SPECSIG" negated="ON"/><signal id="pause21_SPECSIG" negated="ON"/><signal id="pause22_SPECSIG" negated="ON"/><signal id="pause23_SPECSIG" negated="ON"/></pterm><pterm id="FB2_2"><signal id="DONE" negated="ON"/><signal id="ConfProceed" negated="ON"/><signal id="pause23_SPECSIG"/></pterm><pterm id="FB2_3"><signal id="DONE" negated="ON"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause18_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause19_SPECSIG" negated="ON"/><signal id="pause20_SPECSIG" negated="ON"/><signal id="pause21_SPECSIG" negated="ON"/><signal id="pause22_SPECSIG" negated="ON"/><signal id="pause23_SPECSIG"/></pterm><pterm id="FB2_4"><signal id="N_PZ_761"/></pterm><pterm id="FB2_5"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG"/></pterm><pterm id="FB2_6"><signal id="DONE"/><signal id="pause0_SPECSIG" negated="ON"/></pterm><pterm id="FB2_7"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause18_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause19_SPECSIG" negated="ON"/><signal id="pause20_SPECSIG" negated="ON"/><signal id="pause21_SPECSIG" negated="ON"/><signal id="pause22_SPECSIG" negated="ON"/><signal id="pause23_SPECSIG" negated="ON"/></pterm><pterm id="FB2_8"><signal id="DONE" negated="ON"/><signal id="ConfProceed" negated="ON"/><signal id="pause22_SPECSIG"/></pterm><pterm id="FB2_9"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause18_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause19_SPECSIG" negated="ON"/><signal id="pause20_SPECSIG" negated="ON"/><signal id="pause21_SPECSIG" negated="ON"/><signal id="pause22_SPECSIG"/></pterm><pterm id="FB2_10"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause18_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause19_SPECSIG" negated="ON"/><signal id="pause20_SPECSIG" negated="ON"/><signal id="pause21_SPECSIG" negated="ON"/><signal id="pause23_SPECSIG"/></pterm><pterm id="FB2_11"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG"/></pterm><pterm id="FB2_12"><signal id="DONE"/><signal id="pause1_SPECSIG" negated="ON"/></pterm><pterm id="FB2_13"><signal id="ConfProceed"/><signal id="pause0_SPECSIG"/><signal id="pause1_SPECSIG" negated="ON"/></pterm><pterm id="FB2_14"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause18_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause19_SPECSIG" negated="ON"/><signal id="pause20_SPECSIG" negated="ON"/><signal id="pause21_SPECSIG" negated="ON"/><signal id="pause22_SPECSIG" negated="ON"/><signal id="pause23_SPECSIG" negated="ON"/></pterm><pterm id="FB2_15"><signal id="DONE" negated="ON"/><signal id="ConfProceed" negated="ON"/><signal id="pause21_SPECSIG"/></pterm><pterm id="FB2_16"><signal id="DONE" negated="ON"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause18_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause19_SPECSIG" negated="ON"/><signal id="pause20_SPECSIG" negated="ON"/><signal id="pause21_SPECSIG"/></pterm><pterm id="FB2_17"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause18_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause19_SPECSIG" negated="ON"/><signal id="pause20_SPECSIG" negated="ON"/><signal id="pause22_SPECSIG"/></pterm><pterm id="FB2_18"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause18_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause19_SPECSIG" negated="ON"/><signal id="pause20_SPECSIG" negated="ON"/><signal id="pause23_SPECSIG"/></pterm><pterm id="FB2_19"><signal id="DONE" negated="ON"/><signal id="ConfProceed" negated="ON"/><signal id="pause20_SPECSIG"/></pterm><pterm id="FB2_20"><signal id="DONE" negated="ON"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause18_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause19_SPECSIG" negated="ON"/><signal id="pause20_SPECSIG"/></pterm><pterm id="FB2_21"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause18_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause19_SPECSIG" negated="ON"/><signal id="pause21_SPECSIG"/></pterm><pterm id="FB2_22"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause18_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause19_SPECSIG" negated="ON"/><signal id="pause22_SPECSIG"/></pterm><pterm id="FB2_23"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause18_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause19_SPECSIG" negated="ON"/><signal id="pause23_SPECSIG"/></pterm><pterm id="FB2_24"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG"/></pterm><pterm id="FB2_25"><signal id="DONE"/><signal id="pause2_SPECSIG" negated="ON"/></pterm><pterm id="FB2_26"><signal id="ConfProceed"/><signal id="pause0_SPECSIG"/><signal id="pause2_SPECSIG" negated="ON"/></pterm><pterm id="FB2_27"><signal id="ConfProceed"/><signal id="pause1_SPECSIG"/><signal id="pause2_SPECSIG" negated="ON"/></pterm><pterm id="FB2_28"><signal id="ConfProceed"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause18_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause19_SPECSIG" negated="ON"/><signal id="pause20_SPECSIG" negated="ON"/><signal id="pause21_SPECSIG" negated="ON"/><signal id="pause22_SPECSIG" negated="ON"/><signal id="pause23_SPECSIG" negated="ON"/></pterm><pterm id="FB2_29"><signal id="DONE" negated="ON"/><signal id="ConfProceed" negated="ON"/><signal id="pause19_SPECSIG"/></pterm><pterm id="FB2_30"><signal id="DONE" negated="ON"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause18_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause19_SPECSIG"/></pterm><pterm id="FB2_31"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause18_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause20_SPECSIG"/></pterm><pterm id="FB2_32"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause18_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause21_SPECSIG"/></pterm><pterm id="FB2_33"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause18_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause22_SPECSIG"/></pterm><pterm id="FB2_34"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause18_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause23_SPECSIG"/></pterm><pterm id="FB2_35"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG"/></pterm><pterm id="FB2_36"><signal id="DONE"/><signal id="pause3_SPECSIG" negated="ON"/></pterm><pterm id="FB2_37"><signal id="ConfProceed"/><signal id="pause0_SPECSIG"/><signal id="pause3_SPECSIG" negated="ON"/></pterm><pterm id="FB2_38"><signal id="ConfProceed"/><signal id="pause1_SPECSIG"/><signal id="pause3_SPECSIG" negated="ON"/></pterm><pterm id="FB2_39"><signal id="ConfProceed"/><signal id="pause2_SPECSIG"/><signal id="pause3_SPECSIG" negated="ON"/></pterm><pterm id="FB2_40"><signal id="ConfProceed"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause18_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause19_SPECSIG" negated="ON"/><signal id="pause20_SPECSIG" negated="ON"/><signal id="pause21_SPECSIG" negated="ON"/><signal id="pause22_SPECSIG" negated="ON"/><signal id="pause23_SPECSIG" negated="ON"/></pterm><pterm id="FB2_41"><signal id="DONE" negated="ON"/><signal id="ConfProceed" negated="ON"/><signal id="pause18_SPECSIG"/></pterm><pterm id="FB2_42"><signal id="DONE" negated="ON"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause18_SPECSIG"/><signal id="pause9_SPECSIG" negated="ON"/></pterm><pterm id="FB2_43"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause19_SPECSIG"/></pterm><pterm id="FB2_44"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause20_SPECSIG"/></pterm><pterm id="FB2_45"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause21_SPECSIG"/></pterm><pterm id="FB2_46"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause22_SPECSIG"/></pterm><pterm id="FB2_47"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause23_SPECSIG"/></pterm><pterm id="FB2_48"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG"/></pterm><pterm id="FB2_49"><signal id="DONE"/><signal id="pause4_SPECSIG" negated="ON"/></pterm><pterm id="FB2_50"><signal id="ConfProceed"/><signal id="pause0_SPECSIG"/><signal id="pause4_SPECSIG" negated="ON"/></pterm><pterm id="FB2_51"><signal id="ConfProceed"/><signal id="pause1_SPECSIG"/><signal id="pause4_SPECSIG" negated="ON"/></pterm><pterm id="FB2_52"><signal id="ConfProceed"/><signal id="pause2_SPECSIG"/><signal id="pause4_SPECSIG" negated="ON"/></pterm><pterm id="FB2_53"><signal id="ConfProceed"/><signal id="pause3_SPECSIG"/><signal id="pause4_SPECSIG" negated="ON"/></pterm><pterm id="FB2_54"><signal id="ConfProceed"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause18_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause19_SPECSIG" negated="ON"/><signal id="pause20_SPECSIG" negated="ON"/><signal id="pause21_SPECSIG" negated="ON"/><signal id="pause22_SPECSIG" negated="ON"/><signal id="pause23_SPECSIG" negated="ON"/></pterm></PAL><bct id="FB2_bct4" use="CTC"><eq_pterm ptindx="FB2_4"/></bct><equation id="pause4_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB2_49"/><eq_pterm ptindx="FB2_50"/><eq_pterm ptindx="FB2_51"/><eq_pterm ptindx="FB2_52"/><eq_pterm ptindx="FB2_53"/><eq_pterm ptindx="FB2_48"/><eq_pterm ptindx="FB2_54"/></d2><clk><eq_pterm ptindx="FB2_4"/></clk><prld ptindx="GND"/></equation><equation id="pause18_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB2_41"/><eq_pterm ptindx="FB2_42"/><eq_pterm ptindx="FB2_43"/><eq_pterm ptindx="FB2_44"/><eq_pterm ptindx="FB2_45"/><eq_pterm ptindx="FB2_46"/><eq_pterm ptindx="FB2_47"/></d2><clk><eq_pterm ptindx="FB2_4"/></clk><prld ptindx="GND"/></equation><equation id="pause21_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB2_15"/><eq_pterm ptindx="FB2_16"/><eq_pterm ptindx="FB2_17"/><eq_pterm ptindx="FB2_18"/></d2><clk><eq_pterm ptindx="FB2_4"/></clk><prld ptindx="GND"/></equation><equation id="pause1_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB2_12"/><eq_pterm ptindx="FB2_13"/><eq_pterm ptindx="FB2_11"/><eq_pterm ptindx="FB2_14"/></d2><clk><eq_pterm ptindx="FB2_4"/></clk><prld ptindx="GND"/></equation><equation id="pause22_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB2_8"/><eq_pterm ptindx="FB2_9"/><eq_pterm ptindx="FB2_10"/></d2><clk><eq_pterm ptindx="FB2_4"/></clk><prld ptindx="GND"/></equation><equation id="pause0_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB2_6"/><eq_pterm ptindx="FB2_5"/><eq_pterm ptindx="FB2_7"/></d2><clk><eq_pterm ptindx="FB2_4"/></clk><prld ptindx="GND"/></equation><equation id="pause23_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB2_2"/><eq_pterm ptindx="FB2_3"/></d2><clk><eq_pterm ptindx="FB2_4"/></clk><prld ptindx="GND"/></equation><equation id="pause3_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB2_36"/><eq_pterm ptindx="FB2_37"/><eq_pterm ptindx="FB2_38"/><eq_pterm ptindx="FB2_39"/><eq_pterm ptindx="FB2_35"/><eq_pterm ptindx="FB2_40"/></d2><clk><eq_pterm ptindx="FB2_4"/></clk><prld ptindx="GND"/></equation><equation id="pause19_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB2_29"/><eq_pterm ptindx="FB2_30"/><eq_pterm ptindx="FB2_31"/><eq_pterm ptindx="FB2_32"/><eq_pterm ptindx="FB2_33"/><eq_pterm ptindx="FB2_34"/></d2><clk><eq_pterm ptindx="FB2_4"/></clk><prld ptindx="GND"/></equation><equation id="pause2_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB2_25"/><eq_pterm ptindx="FB2_26"/><eq_pterm ptindx="FB2_27"/><eq_pterm ptindx="FB2_24"/><eq_pterm ptindx="FB2_28"/></d2><clk><eq_pterm ptindx="FB2_4"/></clk><prld ptindx="GND"/></equation><equation id="pause20_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB2_19"/><eq_pterm ptindx="FB2_20"/><eq_pterm ptindx="FB2_21"/><eq_pterm ptindx="FB2_22"/><eq_pterm ptindx="FB2_23"/></d2><clk><eq_pterm ptindx="FB2_4"/></clk><prld ptindx="GND"/></equation><equation id="DelayedPause" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB2_0"/><eq_pterm ptindx="FB2_1"/></d2><clk><eq_pterm ptindx="FB2_4"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB3" pinUse="0"><macrocell id="FB3_MC1" pin="FB3_MC1_PIN196"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN195"/><macrocell id="FB3_MC3" pin="FB3_MC3_PIN194"/><macrocell id="FB3_MC4" pin="FB3_MC4_PIN193"/><macrocell id="FB3_MC5" pin="FB3_MC5_PIN192"/><macrocell id="FB3_MC6" pin="FB3_MC6_PIN191"/><macrocell id="FB3_MC7" sigUse="27" signal="pause17_SPECSIG"><eq_pterm ptindx="FB3_21"/><eq_pterm ptindx="FB3_22"/><eq_pterm ptindx="FB3_23"/><eq_pterm ptindx="FB3_24"/><eq_pterm ptindx="FB3_25"/><eq_pterm ptindx="FB3_26"/><eq_pterm ptindx="FB3_27"/><eq_pterm ptindx="FB3_28"/></macrocell><macrocell id="FB3_MC8" sigUse="27" signal="pause8_SPECSIG"><eq_pterm ptindx="FB3_0"/><eq_pterm ptindx="FB3_1"/><eq_pterm ptindx="FB3_5"/><eq_pterm ptindx="FB3_6"/><eq_pterm ptindx="FB3_7"/><eq_pterm ptindx="FB3_8"/><eq_pterm ptindx="FB3_9"/><eq_pterm ptindx="FB3_10"/><eq_pterm ptindx="FB3_11"/><eq_pterm ptindx="FB3_19"/><eq_pterm ptindx="FB3_20"/></macrocell><macrocell id="FB3_MC9" sigUse="27" signal="pause9_SPECSIG"><eq_pterm ptindx="FB3_0"/><eq_pterm ptindx="FB3_1"/><eq_pterm ptindx="FB3_5"/><eq_pterm ptindx="FB3_6"/><eq_pterm ptindx="FB3_7"/><eq_pterm ptindx="FB3_8"/><eq_pterm ptindx="FB3_9"/><eq_pterm ptindx="FB3_10"/><eq_pterm ptindx="FB3_11"/><eq_pterm ptindx="FB3_12"/><eq_pterm ptindx="FB3_17"/><eq_pterm ptindx="FB3_18"/></macrocell><macrocell id="FB3_MC10" sigUse="27" signal="pause10_SPECSIG"><eq_pterm ptindx="FB3_0"/><eq_pterm ptindx="FB3_1"/><eq_pterm ptindx="FB3_5"/><eq_pterm ptindx="FB3_6"/><eq_pterm ptindx="FB3_7"/><eq_pterm ptindx="FB3_8"/><eq_pterm ptindx="FB3_9"/><eq_pterm ptindx="FB3_10"/><eq_pterm ptindx="FB3_11"/><eq_pterm ptindx="FB3_12"/><eq_pterm ptindx="FB3_13"/><eq_pterm ptindx="FB3_15"/><eq_pterm ptindx="FB3_16"/></macrocell><macrocell id="FB3_MC11" sigUse="27" signal="pause11_SPECSIG"><eq_pterm ptindx="FB3_0"/><eq_pterm ptindx="FB3_1"/><eq_pterm ptindx="FB3_2"/><eq_pterm ptindx="FB3_5"/><eq_pterm ptindx="FB3_6"/><eq_pterm ptindx="FB3_7"/><eq_pterm ptindx="FB3_8"/><eq_pterm ptindx="FB3_9"/><eq_pterm ptindx="FB3_10"/><eq_pterm ptindx="FB3_11"/><eq_pterm ptindx="FB3_12"/><eq_pterm ptindx="FB3_13"/><eq_pterm ptindx="FB3_3"/><eq_pterm ptindx="FB3_14"/></macrocell><macrocell id="FB3_MC12" pin="FB3_MC12_PIN189"/><macrocell id="FB3_MC13" pin="FB3_MC13_PIN188"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN187" sigUse="27" signal="pause6_SPECSIG"><eq_pterm ptindx="FB3_47"/><eq_pterm ptindx="FB3_48"/><eq_pterm ptindx="FB3_49"/><eq_pterm ptindx="FB3_50"/><eq_pterm ptindx="FB3_51"/><eq_pterm ptindx="FB3_52"/><eq_pterm ptindx="FB3_53"/><eq_pterm ptindx="FB3_46"/><eq_pterm ptindx="FB3_54"/></macrocell><macrocell id="FB3_MC15" pin="FB3_MC15_PIN186" sigUse="27" signal="pause16_SPECSIG"><eq_pterm ptindx="FB3_37"/><eq_pterm ptindx="FB3_38"/><eq_pterm ptindx="FB3_39"/><eq_pterm ptindx="FB3_40"/><eq_pterm ptindx="FB3_41"/><eq_pterm ptindx="FB3_42"/><eq_pterm ptindx="FB3_43"/><eq_pterm ptindx="FB3_44"/><eq_pterm ptindx="FB3_45"/></macrocell><macrocell id="FB3_MC16" pin="FB3_MC16_PIN185" sigUse="27" signal="pause5_SPECSIG"><eq_pterm ptindx="FB3_30"/><eq_pterm ptindx="FB3_31"/><eq_pterm ptindx="FB3_32"/><eq_pterm ptindx="FB3_33"/><eq_pterm ptindx="FB3_34"/><eq_pterm ptindx="FB3_35"/><eq_pterm ptindx="FB3_29"/><eq_pterm ptindx="FB3_36"/></macrocell><fbinput id="FB3_I1" signal="ConfProceed"/><fbinput id="FB3_I2" signal="DONE"/><fbinput id="FB3_I3" signal="N_PZ_761"/><fbinput id="FB3_I4" signal="pause0_SPECSIG"/><fbinput id="FB3_I5" signal="pause10_SPECSIG"/><fbinput id="FB3_I6" signal="pause11_SPECSIG"/><fbinput id="FB3_I7" signal="pause12_SPECSIG"/><fbinput id="FB3_I8" signal="pause13_SPECSIG"/><fbinput id="FB3_I9" signal="pause14_SPECSIG"/><fbinput id="FB3_I10" signal="pause15_SPECSIG"/><fbinput id="FB3_I11" signal="pause16_SPECSIG"/><fbinput id="FB3_I12" signal="pause17_SPECSIG"/><fbinput id="FB3_I13" signal="pause18_SPECSIG"/><fbinput id="FB3_I14" signal="pause19_SPECSIG"/><fbinput id="FB3_I15" signal="pause1_SPECSIG"/><fbinput id="FB3_I16" signal="pause20_SPECSIG"/><fbinput id="FB3_I17" signal="pause21_SPECSIG"/><fbinput id="FB3_I18" signal="pause22_SPECSIG"/><fbinput id="FB3_I19" signal="pause23_SPECSIG"/><fbinput id="FB3_I20" signal="pause2_SPECSIG"/><fbinput id="FB3_I21" signal="pause3_SPECSIG"/><fbinput id="FB3_I22" signal="pause4_SPECSIG"/><fbinput id="FB3_I23" signal="pause5_SPECSIG"/><fbinput id="FB3_I24" signal="pause6_SPECSIG"/><fbinput id="FB3_I25" signal="pause7_SPECSIG"/><fbinput id="FB3_I26" signal="pause8_SPECSIG"/><fbinput id="FB3_I27" signal="pause9_SPECSIG"/><PAL><pterm id="FB3_0"><signal id="DONE"/></pterm><pterm id="FB3_1"><signal id="ConfProceed"/><signal id="pause0_SPECSIG"/></pterm><pterm id="FB3_2"><signal id="ConfProceed"/><signal id="pause10_SPECSIG"/></pterm><pterm id="FB3_3"><signal id="ConfProceed" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/></pterm><pterm id="FB3_4"><signal id="N_PZ_761"/></pterm><pterm id="FB3_5"><signal id="ConfProceed"/><signal id="pause1_SPECSIG"/></pterm><pterm id="FB3_6"><signal id="ConfProceed"/><signal id="pause2_SPECSIG"/></pterm><pterm id="FB3_7"><signal id="ConfProceed"/><signal id="pause3_SPECSIG"/></pterm><pterm id="FB3_8"><signal id="ConfProceed"/><signal id="pause4_SPECSIG"/></pterm><pterm id="FB3_9"><signal id="ConfProceed"/><signal id="pause5_SPECSIG"/></pterm><pterm id="FB3_10"><signal id="ConfProceed"/><signal id="pause6_SPECSIG"/></pterm><pterm id="FB3_11"><signal id="ConfProceed"/><signal id="pause7_SPECSIG"/></pterm><pterm id="FB3_12"><signal id="ConfProceed"/><signal id="pause8_SPECSIG"/></pterm><pterm id="FB3_13"><signal id="ConfProceed"/><signal id="pause9_SPECSIG"/></pterm><pterm id="FB3_14"><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG" negated="ON"/><signal id="pause18_SPECSIG" negated="ON"/><signal id="pause19_SPECSIG" negated="ON"/><signal id="pause20_SPECSIG" negated="ON"/><signal id="pause21_SPECSIG" negated="ON"/><signal id="pause22_SPECSIG" negated="ON"/><signal id="pause23_SPECSIG" negated="ON"/></pterm><pterm id="FB3_15"><signal id="ConfProceed" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/></pterm><pterm id="FB3_16"><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG" negated="ON"/><signal id="pause18_SPECSIG" negated="ON"/><signal id="pause19_SPECSIG" negated="ON"/><signal id="pause20_SPECSIG" negated="ON"/><signal id="pause21_SPECSIG" negated="ON"/><signal id="pause22_SPECSIG" negated="ON"/><signal id="pause23_SPECSIG" negated="ON"/></pterm><pterm id="FB3_17"><signal id="ConfProceed" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/></pterm><pterm id="FB3_18"><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG" negated="ON"/><signal id="pause18_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause19_SPECSIG" negated="ON"/><signal id="pause20_SPECSIG" negated="ON"/><signal id="pause21_SPECSIG" negated="ON"/><signal id="pause22_SPECSIG" negated="ON"/><signal id="pause23_SPECSIG" negated="ON"/></pterm><pterm id="FB3_19"><signal id="ConfProceed" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/></pterm><pterm id="FB3_20"><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause18_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause19_SPECSIG" negated="ON"/><signal id="pause20_SPECSIG" negated="ON"/><signal id="pause21_SPECSIG" negated="ON"/><signal id="pause22_SPECSIG" negated="ON"/><signal id="pause23_SPECSIG" negated="ON"/></pterm><pterm id="FB3_21"><signal id="DONE" negated="ON"/><signal id="ConfProceed" negated="ON"/><signal id="pause17_SPECSIG"/></pterm><pterm id="FB3_22"><signal id="DONE" negated="ON"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/></pterm><pterm id="FB3_23"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause18_SPECSIG"/><signal id="pause9_SPECSIG" negated="ON"/></pterm><pterm id="FB3_24"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause19_SPECSIG"/></pterm><pterm id="FB3_25"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause20_SPECSIG"/></pterm><pterm id="FB3_26"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause21_SPECSIG"/></pterm><pterm id="FB3_27"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause22_SPECSIG"/></pterm><pterm id="FB3_28"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause23_SPECSIG"/></pterm><pterm id="FB3_29"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG"/></pterm><pterm id="FB3_30"><signal id="DONE"/><signal id="pause5_SPECSIG" negated="ON"/></pterm><pterm id="FB3_31"><signal id="ConfProceed"/><signal id="pause0_SPECSIG"/><signal id="pause5_SPECSIG" negated="ON"/></pterm><pterm id="FB3_32"><signal id="ConfProceed"/><signal id="pause1_SPECSIG"/><signal id="pause5_SPECSIG" negated="ON"/></pterm><pterm id="FB3_33"><signal id="ConfProceed"/><signal id="pause2_SPECSIG"/><signal id="pause5_SPECSIG" negated="ON"/></pterm><pterm id="FB3_34"><signal id="ConfProceed"/><signal id="pause3_SPECSIG"/><signal id="pause5_SPECSIG" negated="ON"/></pterm><pterm id="FB3_35"><signal id="ConfProceed"/><signal id="pause4_SPECSIG"/><signal id="pause5_SPECSIG" negated="ON"/></pterm><pterm id="FB3_36"><signal id="ConfProceed"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause18_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause19_SPECSIG" negated="ON"/><signal id="pause20_SPECSIG" negated="ON"/><signal id="pause21_SPECSIG" negated="ON"/><signal id="pause22_SPECSIG" negated="ON"/><signal id="pause23_SPECSIG" negated="ON"/></pterm><pterm id="FB3_37"><signal id="DONE" negated="ON"/><signal id="ConfProceed" negated="ON"/><signal id="pause16_SPECSIG"/></pterm><pterm id="FB3_38"><signal id="DONE" negated="ON"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/></pterm><pterm id="FB3_39"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/></pterm><pterm id="FB3_40"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause18_SPECSIG"/><signal id="pause9_SPECSIG" negated="ON"/></pterm><pterm id="FB3_41"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause19_SPECSIG"/></pterm><pterm id="FB3_42"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause20_SPECSIG"/></pterm><pterm id="FB3_43"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause21_SPECSIG"/></pterm><pterm id="FB3_44"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause22_SPECSIG"/></pterm><pterm id="FB3_45"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause23_SPECSIG"/></pterm><pterm id="FB3_46"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG"/></pterm><pterm id="FB3_47"><signal id="DONE"/><signal id="pause6_SPECSIG" negated="ON"/></pterm><pterm id="FB3_48"><signal id="ConfProceed"/><signal id="pause0_SPECSIG"/><signal id="pause6_SPECSIG" negated="ON"/></pterm><pterm id="FB3_49"><signal id="ConfProceed"/><signal id="pause1_SPECSIG"/><signal id="pause6_SPECSIG" negated="ON"/></pterm><pterm id="FB3_50"><signal id="ConfProceed"/><signal id="pause2_SPECSIG"/><signal id="pause6_SPECSIG" negated="ON"/></pterm><pterm id="FB3_51"><signal id="ConfProceed"/><signal id="pause3_SPECSIG"/><signal id="pause6_SPECSIG" negated="ON"/></pterm><pterm id="FB3_52"><signal id="ConfProceed"/><signal id="pause4_SPECSIG"/><signal id="pause6_SPECSIG" negated="ON"/></pterm><pterm id="FB3_53"><signal id="ConfProceed"/><signal id="pause5_SPECSIG"/><signal id="pause6_SPECSIG" negated="ON"/></pterm><pterm id="FB3_54"><signal id="ConfProceed"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause18_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause19_SPECSIG" negated="ON"/><signal id="pause20_SPECSIG" negated="ON"/><signal id="pause21_SPECSIG" negated="ON"/><signal id="pause22_SPECSIG" negated="ON"/><signal id="pause23_SPECSIG" negated="ON"/></pterm></PAL><bct id="FB3_bct4" use="CTC"><eq_pterm ptindx="FB3_4"/></bct><equation id="pause17_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB3_21"/><eq_pterm ptindx="FB3_22"/><eq_pterm ptindx="FB3_23"/><eq_pterm ptindx="FB3_24"/><eq_pterm ptindx="FB3_25"/><eq_pterm ptindx="FB3_26"/><eq_pterm ptindx="FB3_27"/><eq_pterm ptindx="FB3_28"/></d2><clk><eq_pterm ptindx="FB3_4"/></clk><prld ptindx="GND"/></equation><equation id="pause8_SPECSIG" negated="ON" regUse="TFF"><d2><eq_pterm ptindx="FB3_0"/><eq_pterm ptindx="FB3_1"/><eq_pterm ptindx="FB3_5"/><eq_pterm ptindx="FB3_6"/><eq_pterm ptindx="FB3_7"/><eq_pterm ptindx="FB3_8"/><eq_pterm ptindx="FB3_9"/><eq_pterm ptindx="FB3_10"/><eq_pterm ptindx="FB3_11"/><eq_pterm ptindx="FB3_19"/><eq_pterm ptindx="FB3_20"/></d2><clk><eq_pterm ptindx="FB3_4"/></clk><prld ptindx="GND"/></equation><equation id="pause9_SPECSIG" negated="ON" regUse="TFF"><d2><eq_pterm ptindx="FB3_0"/><eq_pterm ptindx="FB3_1"/><eq_pterm ptindx="FB3_5"/><eq_pterm ptindx="FB3_6"/><eq_pterm ptindx="FB3_7"/><eq_pterm ptindx="FB3_8"/><eq_pterm ptindx="FB3_9"/><eq_pterm ptindx="FB3_10"/><eq_pterm ptindx="FB3_11"/><eq_pterm ptindx="FB3_12"/><eq_pterm ptindx="FB3_17"/><eq_pterm ptindx="FB3_18"/></d2><clk><eq_pterm ptindx="FB3_4"/></clk><prld ptindx="GND"/></equation><equation id="pause10_SPECSIG" negated="ON" regUse="TFF"><d2><eq_pterm ptindx="FB3_0"/><eq_pterm ptindx="FB3_1"/><eq_pterm ptindx="FB3_5"/><eq_pterm ptindx="FB3_6"/><eq_pterm ptindx="FB3_7"/><eq_pterm ptindx="FB3_8"/><eq_pterm ptindx="FB3_9"/><eq_pterm ptindx="FB3_10"/><eq_pterm ptindx="FB3_11"/><eq_pterm ptindx="FB3_12"/><eq_pterm ptindx="FB3_13"/><eq_pterm ptindx="FB3_15"/><eq_pterm ptindx="FB3_16"/></d2><clk><eq_pterm ptindx="FB3_4"/></clk><prld ptindx="GND"/></equation><equation id="pause11_SPECSIG" negated="ON" regUse="TFF"><d2><eq_pterm ptindx="FB3_0"/><eq_pterm ptindx="FB3_1"/><eq_pterm ptindx="FB3_2"/><eq_pterm ptindx="FB3_5"/><eq_pterm ptindx="FB3_6"/><eq_pterm ptindx="FB3_7"/><eq_pterm ptindx="FB3_8"/><eq_pterm ptindx="FB3_9"/><eq_pterm ptindx="FB3_10"/><eq_pterm ptindx="FB3_11"/><eq_pterm ptindx="FB3_12"/><eq_pterm ptindx="FB3_13"/><eq_pterm ptindx="FB3_3"/><eq_pterm ptindx="FB3_14"/></d2><clk><eq_pterm ptindx="FB3_4"/></clk><prld ptindx="GND"/></equation><equation id="pause6_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB3_47"/><eq_pterm ptindx="FB3_48"/><eq_pterm ptindx="FB3_49"/><eq_pterm ptindx="FB3_50"/><eq_pterm ptindx="FB3_51"/><eq_pterm ptindx="FB3_52"/><eq_pterm ptindx="FB3_53"/><eq_pterm ptindx="FB3_46"/><eq_pterm ptindx="FB3_54"/></d2><clk><eq_pterm ptindx="FB3_4"/></clk><prld ptindx="GND"/></equation><equation id="pause16_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB3_37"/><eq_pterm ptindx="FB3_38"/><eq_pterm ptindx="FB3_39"/><eq_pterm ptindx="FB3_40"/><eq_pterm ptindx="FB3_41"/><eq_pterm ptindx="FB3_42"/><eq_pterm ptindx="FB3_43"/><eq_pterm ptindx="FB3_44"/><eq_pterm ptindx="FB3_45"/></d2><clk><eq_pterm ptindx="FB3_4"/></clk><prld ptindx="GND"/></equation><equation id="pause5_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB3_30"/><eq_pterm ptindx="FB3_31"/><eq_pterm ptindx="FB3_32"/><eq_pterm ptindx="FB3_33"/><eq_pterm ptindx="FB3_34"/><eq_pterm ptindx="FB3_35"/><eq_pterm ptindx="FB3_29"/><eq_pterm ptindx="FB3_36"/></d2><clk><eq_pterm ptindx="FB3_4"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB4" pinUse="0"><macrocell id="FB4_MC1" pin="FB4_MC1_PIN15"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN16"/><macrocell id="FB4_MC3" pin="FB4_MC3_PIN17"/><macrocell id="FB4_MC4" pin="FB4_MC4_PIN18"/><macrocell id="FB4_MC5" pin="FB4_MC5_PIN19"/><macrocell id="FB4_MC6" pin="FB4_MC6_PIN20"/><macrocell id="FB4_MC7" sigUse="6" signal="FLASH_A_DQ_buffered12_SPECSIG"><eq_pterm ptindx="FB4_48"/><eq_pterm ptindx="FB4_49"/><eq_pterm ptindx="FB4_50"/></macrocell><macrocell id="FB4_MC8" sigUse="6" signal="ConfProceed"><eq_pterm ptindx="FB4_45"/><eq_pterm ptindx="FB4_46"/><eq_pterm ptindx="FB4_47"/></macrocell><macrocell id="FB4_MC9" sigUse="27" signal="pause14_SPECSIG"><eq_pterm ptindx="FB4_34"/><eq_pterm ptindx="FB4_35"/><eq_pterm ptindx="FB4_36"/><eq_pterm ptindx="FB4_37"/><eq_pterm ptindx="FB4_38"/><eq_pterm ptindx="FB4_39"/><eq_pterm ptindx="FB4_40"/><eq_pterm ptindx="FB4_41"/><eq_pterm ptindx="FB4_42"/><eq_pterm ptindx="FB4_43"/><eq_pterm ptindx="FB4_44"/></macrocell><macrocell id="FB4_MC10" sigUse="27" signal="pause7_SPECSIG"><eq_pterm ptindx="FB4_25"/><eq_pterm ptindx="FB4_26"/><eq_pterm ptindx="FB4_27"/><eq_pterm ptindx="FB4_28"/><eq_pterm ptindx="FB4_29"/><eq_pterm ptindx="FB4_30"/><eq_pterm ptindx="FB4_31"/><eq_pterm ptindx="FB4_32"/><eq_pterm ptindx="FB4_24"/><eq_pterm ptindx="FB4_33"/></macrocell><macrocell id="FB4_MC11" sigUse="27" signal="pause15_SPECSIG"><eq_pterm ptindx="FB4_14"/><eq_pterm ptindx="FB4_15"/><eq_pterm ptindx="FB4_16"/><eq_pterm ptindx="FB4_17"/><eq_pterm ptindx="FB4_18"/><eq_pterm ptindx="FB4_19"/><eq_pterm ptindx="FB4_20"/><eq_pterm ptindx="FB4_21"/><eq_pterm ptindx="FB4_22"/><eq_pterm ptindx="FB4_23"/></macrocell><macrocell id="FB4_MC12" pin="FB4_MC12_PIN21"/><macrocell id="FB4_MC13" pin="FB4_MC13_PIN22"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN23" sigUse="6" signal="FLASH_A_DQ_buffered4_SPECSIG"><eq_pterm ptindx="FB4_54"/><eq_pterm ptindx="FB4_55"/><eq_pterm ptindx="FB4_52"/></macrocell><macrocell id="FB4_MC15" sigUse="27" signal="pause12_SPECSIG"><eq_pterm ptindx="FB4_0"/><eq_pterm ptindx="FB4_1"/><eq_pterm ptindx="FB4_2"/><eq_pterm ptindx="FB4_3"/><eq_pterm ptindx="FB4_5"/><eq_pterm ptindx="FB4_6"/><eq_pterm ptindx="FB4_7"/><eq_pterm ptindx="FB4_8"/><eq_pterm ptindx="FB4_9"/><eq_pterm ptindx="FB4_10"/><eq_pterm ptindx="FB4_11"/><eq_pterm ptindx="FB4_12"/><eq_pterm ptindx="FB4_13"/></macrocell><macrocell id="FB4_MC16" pin="FB4_MC16_PIN25" sigUse="7" signal="FPGAData3_SPECSIG"><eq_pterm ptindx="FB4_53"/><eq_pterm ptindx="FB4_51"/><eq_pterm ptindx="FB4_52"/></macrocell><fbinput id="FB4_I1" signal="AlternateCycle"/><fbinput id="FB4_I2" signal="ConfProceed"/><fbinput id="FB4_I3" signal="DONE"/><fbinput id="FB4_I4" signal="DelayedPause"/><fbinput fbk="PIN" id="FB4_I5" signal="FLASH_A_DQ12PIN_SPECSIG"/><fbinput fbk="PIN" id="FB4_I6" signal="FLASH_A_DQ4PIN_SPECSIG"/><fbinput id="FB4_I7" signal="FLASH_A_DQ_buffered12_SPECSIG"/><fbinput id="FB4_I8" signal="FLASH_A_DQ_buffered4_SPECSIG"/><fbinput id="FB4_I9" signal="FPGAData3_SPECSIG"/><fbinput id="FB4_I10" signal="INIT_B"/><fbinput id="FB4_I11" signal="N_PZ_761"/><fbinput id="FB4_I12" signal="PrevInit_B"/><fbinput id="FB4_I13" signal="Program_B"/><fbinput id="FB4_I14" signal="pause0_SPECSIG"/><fbinput id="FB4_I15" signal="pause10_SPECSIG"/><fbinput id="FB4_I16" signal="pause11_SPECSIG"/><fbinput id="FB4_I17" signal="pause12_SPECSIG"/><fbinput id="FB4_I18" signal="pause13_SPECSIG"/><fbinput id="FB4_I19" signal="pause14_SPECSIG"/><fbinput id="FB4_I20" signal="pause15_SPECSIG"/><fbinput id="FB4_I21" signal="pause16_SPECSIG"/><fbinput id="FB4_I22" signal="pause17_SPECSIG"/><fbinput id="FB4_I23" signal="pause18_SPECSIG"/><fbinput id="FB4_I24" signal="pause19_SPECSIG"/><fbinput id="FB4_I25" signal="pause1_SPECSIG"/><fbinput id="FB4_I26" signal="pause20_SPECSIG"/><fbinput id="FB4_I27" signal="pause21_SPECSIG"/><fbinput id="FB4_I28" signal="pause22_SPECSIG"/><fbinput id="FB4_I29" signal="pause23_SPECSIG"/><fbinput id="FB4_I30" signal="pause2_SPECSIG"/><fbinput id="FB4_I31" signal="pause3_SPECSIG"/><fbinput id="FB4_I32" signal="pause4_SPECSIG"/><fbinput id="FB4_I33" signal="pause5_SPECSIG"/><fbinput id="FB4_I34" signal="pause6_SPECSIG"/><fbinput id="FB4_I35" signal="pause7_SPECSIG"/><fbinput id="FB4_I36" signal="pause8_SPECSIG"/><fbinput id="FB4_I37" signal="pause9_SPECSIG"/><PAL><pterm id="FB4_0"><signal id="DONE" negated="ON"/><signal id="ConfProceed" negated="ON"/><signal id="pause12_SPECSIG"/></pterm><pterm id="FB4_1"><signal id="DONE" negated="ON"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/></pterm><pterm id="FB4_2"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/></pterm><pterm id="FB4_3"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/></pterm><pterm id="FB4_4"><signal id="N_PZ_761"/></pterm><pterm id="FB4_5"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/></pterm><pterm id="FB4_6"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/></pterm><pterm id="FB4_7"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/></pterm><pterm id="FB4_8"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause18_SPECSIG"/><signal id="pause9_SPECSIG" negated="ON"/></pterm><pterm id="FB4_9"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause19_SPECSIG"/></pterm><pterm id="FB4_10"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause20_SPECSIG"/></pterm><pterm id="FB4_11"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause21_SPECSIG"/></pterm><pterm id="FB4_12"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause22_SPECSIG"/></pterm><pterm id="FB4_13"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause23_SPECSIG"/></pterm><pterm id="FB4_14"><signal id="DONE" negated="ON"/><signal id="ConfProceed" negated="ON"/><signal id="pause15_SPECSIG"/></pterm><pterm id="FB4_15"><signal id="DONE" negated="ON"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/></pterm><pterm id="FB4_16"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/></pterm><pterm id="FB4_17"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/></pterm><pterm id="FB4_18"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause18_SPECSIG"/><signal id="pause9_SPECSIG" negated="ON"/></pterm><pterm id="FB4_19"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause19_SPECSIG"/></pterm><pterm id="FB4_20"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause20_SPECSIG"/></pterm><pterm id="FB4_21"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause21_SPECSIG"/></pterm><pterm id="FB4_22"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause22_SPECSIG"/></pterm><pterm id="FB4_23"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause23_SPECSIG"/></pterm><pterm id="FB4_24"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG"/></pterm><pterm id="FB4_25"><signal id="DONE"/><signal id="pause7_SPECSIG" negated="ON"/></pterm><pterm id="FB4_26"><signal id="ConfProceed"/><signal id="pause0_SPECSIG"/><signal id="pause7_SPECSIG" negated="ON"/></pterm><pterm id="FB4_27"><signal id="ConfProceed"/><signal id="pause1_SPECSIG"/><signal id="pause7_SPECSIG" negated="ON"/></pterm><pterm id="FB4_28"><signal id="ConfProceed"/><signal id="pause2_SPECSIG"/><signal id="pause7_SPECSIG" negated="ON"/></pterm><pterm id="FB4_29"><signal id="ConfProceed"/><signal id="pause3_SPECSIG"/><signal id="pause7_SPECSIG" negated="ON"/></pterm><pterm id="FB4_30"><signal id="ConfProceed"/><signal id="pause4_SPECSIG"/><signal id="pause7_SPECSIG" negated="ON"/></pterm><pterm id="FB4_31"><signal id="ConfProceed"/><signal id="pause5_SPECSIG"/><signal id="pause7_SPECSIG" negated="ON"/></pterm><pterm id="FB4_32"><signal id="ConfProceed"/><signal id="pause6_SPECSIG"/><signal id="pause7_SPECSIG" negated="ON"/></pterm><pterm id="FB4_33"><signal id="ConfProceed"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause18_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause19_SPECSIG" negated="ON"/><signal id="pause20_SPECSIG" negated="ON"/><signal id="pause21_SPECSIG" negated="ON"/><signal id="pause22_SPECSIG" negated="ON"/><signal id="pause23_SPECSIG" negated="ON"/></pterm><pterm id="FB4_34"><signal id="DONE" negated="ON"/><signal id="ConfProceed" negated="ON"/><signal id="pause14_SPECSIG"/></pterm><pterm id="FB4_35"><signal id="DONE" negated="ON"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/></pterm><pterm id="FB4_36"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/></pterm><pterm id="FB4_37"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/></pterm><pterm id="FB4_38"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/></pterm><pterm id="FB4_39"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause18_SPECSIG"/><signal id="pause9_SPECSIG" negated="ON"/></pterm><pterm id="FB4_40"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause19_SPECSIG"/></pterm><pterm id="FB4_41"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause20_SPECSIG"/></pterm><pterm id="FB4_42"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause21_SPECSIG"/></pterm><pterm id="FB4_43"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause22_SPECSIG"/></pterm><pterm id="FB4_44"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause23_SPECSIG"/></pterm><pterm id="FB4_45"><signal id="DONE"/><signal id="ConfProceed"/></pterm><pterm id="FB4_46"><signal id="ConfProceed"/><signal id="Program_B"/></pterm><pterm id="FB4_47"><signal id="DONE" negated="ON"/><signal id="INIT_B"/><signal id="PrevInit_B" negated="ON"/></pterm><pterm id="FB4_48"><signal id="DONE"/><signal id="FLASH_A_DQ12PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB4_49"><signal id="AlternateCycle"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ12PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB4_50"><signal id="DONE" negated="ON"/><signal id="AlternateCycle" negated="ON"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ_buffered12_SPECSIG" negated="ON"/></pterm><pterm id="FB4_51"><signal id="DONE" negated="ON"/><signal id="AlternateCycle"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ_buffered12_SPECSIG" negated="ON"/></pterm><pterm id="FB4_52"><signal id="DONE" negated="ON"/><signal id="AlternateCycle" negated="ON"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ_buffered4_SPECSIG" negated="ON"/></pterm><pterm id="FB4_53"><signal id="DONE"/><signal id="FPGAData3_SPECSIG" negated="ON"/></pterm><pterm id="FB4_54"><signal id="DONE"/><signal id="FLASH_A_DQ4PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB4_55"><signal id="AlternateCycle"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ4PIN_SPECSIG" negated="ON"/></pterm></PAL><bct id="FB4_bct4" use="CTC"><eq_pterm ptindx="FB4_4"/></bct><equation id="FLASH_A_DQ_buffered12_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB4_48"/><eq_pterm ptindx="FB4_49"/><eq_pterm ptindx="FB4_50"/></d2><clk><eq_pterm ptindx="FB4_4"/></clk><prld ptindx="GND"/></equation><equation id="ConfProceed" regUse="DFF"><d2><eq_pterm ptindx="FB4_45"/><eq_pterm ptindx="FB4_46"/><eq_pterm ptindx="FB4_47"/></d2><clk><eq_pterm ptindx="FB4_4"/></clk><prld ptindx="GND"/></equation><equation id="pause14_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB4_34"/><eq_pterm ptindx="FB4_35"/><eq_pterm ptindx="FB4_36"/><eq_pterm ptindx="FB4_37"/><eq_pterm ptindx="FB4_38"/><eq_pterm ptindx="FB4_39"/><eq_pterm ptindx="FB4_40"/><eq_pterm ptindx="FB4_41"/><eq_pterm ptindx="FB4_42"/><eq_pterm ptindx="FB4_43"/><eq_pterm ptindx="FB4_44"/></d2><clk><eq_pterm ptindx="FB4_4"/></clk><prld ptindx="GND"/></equation><equation id="pause7_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB4_25"/><eq_pterm ptindx="FB4_26"/><eq_pterm ptindx="FB4_27"/><eq_pterm ptindx="FB4_28"/><eq_pterm ptindx="FB4_29"/><eq_pterm ptindx="FB4_30"/><eq_pterm ptindx="FB4_31"/><eq_pterm ptindx="FB4_32"/><eq_pterm ptindx="FB4_24"/><eq_pterm ptindx="FB4_33"/></d2><clk><eq_pterm ptindx="FB4_4"/></clk><prld ptindx="GND"/></equation><equation id="pause15_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB4_14"/><eq_pterm ptindx="FB4_15"/><eq_pterm ptindx="FB4_16"/><eq_pterm ptindx="FB4_17"/><eq_pterm ptindx="FB4_18"/><eq_pterm ptindx="FB4_19"/><eq_pterm ptindx="FB4_20"/><eq_pterm ptindx="FB4_21"/><eq_pterm ptindx="FB4_22"/><eq_pterm ptindx="FB4_23"/></d2><clk><eq_pterm ptindx="FB4_4"/></clk><prld ptindx="GND"/></equation><equation id="FLASH_A_DQ_buffered4_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB4_54"/><eq_pterm ptindx="FB4_55"/><eq_pterm ptindx="FB4_52"/></d2><clk><eq_pterm ptindx="FB4_4"/></clk><prld ptindx="GND"/></equation><equation id="pause12_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB4_0"/><eq_pterm ptindx="FB4_1"/><eq_pterm ptindx="FB4_2"/><eq_pterm ptindx="FB4_3"/><eq_pterm ptindx="FB4_5"/><eq_pterm ptindx="FB4_6"/><eq_pterm ptindx="FB4_7"/><eq_pterm ptindx="FB4_8"/><eq_pterm ptindx="FB4_9"/><eq_pterm ptindx="FB4_10"/><eq_pterm ptindx="FB4_11"/><eq_pterm ptindx="FB4_12"/><eq_pterm ptindx="FB4_13"/></d2><clk><eq_pterm ptindx="FB4_4"/></clk><prld ptindx="GND"/></equation><equation id="FPGAData3_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB4_53"/><eq_pterm ptindx="FB4_51"/><eq_pterm ptindx="FB4_52"/></d2><clk><eq_pterm ptindx="FB4_4"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB5" pinUse="8"><macrocell id="FB5_MC1" pin="FB5_MC1_PIN49" sigUse="3" signal="FLASH_A_A7_SPECSIG"><eq_pterm ptindx="FB5_8"/><eq_pterm ptindx="FB5_10"/></macrocell><macrocell id="FB5_MC2" pin="FB5_MC2_PIN48" sigUse="3" signal="FLASH_A_A6_SPECSIG"><eq_pterm ptindx="FB5_7"/><eq_pterm ptindx="FB5_10"/></macrocell><macrocell id="FB5_MC3" pin="FB5_MC3_PIN47" sigUse="3" signal="FLASH_A_A5_SPECSIG"><eq_pterm ptindx="FB5_6"/><eq_pterm ptindx="FB5_10"/></macrocell><macrocell id="FB5_MC4" pin="FB5_MC4_PIN46" sigUse="7" signal="FPGAData0_SPECSIG"><eq_pterm ptindx="FB5_34"/><eq_pterm ptindx="FB5_32"/><eq_pterm ptindx="FB5_33"/></macrocell><macrocell id="FB5_MC5" pin="FB5_MC5_PIN45" sigUse="3" signal="FLASH_A_A4_SPECSIG"><eq_pterm ptindx="FB5_5"/><eq_pterm ptindx="FB5_10"/></macrocell><macrocell id="FB5_MC6" pin="FB5_MC6_PIN44" sigUse="6" signal="FLASH_A_DQ_buffered15_SPECSIG"><eq_pterm ptindx="FB5_29"/><eq_pterm ptindx="FB5_30"/><eq_pterm ptindx="FB5_31"/></macrocell><macrocell id="FB5_MC7" sigUse="7" signal="FPGAData1_SPECSIG"><eq_pterm ptindx="FB5_26"/><eq_pterm ptindx="FB5_24"/><eq_pterm ptindx="FB5_25"/></macrocell><macrocell id="FB5_MC8" sigUse="6" signal="FLASH_A_DQ_buffered14_SPECSIG"><eq_pterm ptindx="FB5_20"/><eq_pterm ptindx="FB5_21"/><eq_pterm ptindx="FB5_23"/></macrocell><macrocell id="FB5_MC9" sigUse="6" signal="FLASH_A_DQ_buffered5_SPECSIG"><eq_pterm ptindx="FB5_18"/><eq_pterm ptindx="FB5_19"/><eq_pterm ptindx="FB5_15"/></macrocell><macrocell id="FB5_MC10" sigUse="7" signal="FPGAData2_SPECSIG"><eq_pterm ptindx="FB5_17"/><eq_pterm ptindx="FB5_14"/><eq_pterm ptindx="FB5_15"/></macrocell><macrocell id="FB5_MC11" sigUse="6" signal="FLASH_A_DQ_buffered13_SPECSIG"><eq_pterm ptindx="FB5_9"/><eq_pterm ptindx="FB5_11"/><eq_pterm ptindx="FB5_12"/></macrocell><macrocell id="FB5_MC12" pin="FB5_MC12_PIN43" sigUse="3" signal="FLASH_A_A3_SPECSIG"><eq_pterm ptindx="FB5_3"/><eq_pterm ptindx="FB5_10"/></macrocell><macrocell id="FB5_MC13" pin="FB5_MC13_PIN41" sigUse="3" signal="FLASH_A_A2_SPECSIG"><eq_pterm ptindx="FB5_2"/><eq_pterm ptindx="FB5_10"/></macrocell><macrocell id="FB5_MC14" pin="FB5_MC14_PIN40" sigUse="3" signal="FLASH_A_A1_SPECSIG"><eq_pterm ptindx="FB5_1"/><eq_pterm ptindx="FB5_10"/></macrocell><macrocell id="FB5_MC15" pin="FB5_MC15_PIN39" sigUse="3" signal="FLASH_A_A0_SPECSIG"><eq_pterm ptindx="FB5_0"/><eq_pterm ptindx="FB5_10"/></macrocell><macrocell id="FB5_MC16" pin="FB5_MC16_PIN38" sigUse="6" signal="FLASH_A_DQ_buffered6_SPECSIG"><eq_pterm ptindx="FB5_27"/><eq_pterm ptindx="FB5_28"/><eq_pterm ptindx="FB5_25"/></macrocell><fbinput id="FB5_I1" signal="AlternateCycle"/><fbinput id="FB5_I2" signal="DONE"/><fbinput id="FB5_I3" signal="DelayedPause"/><fbinput fbk="PIN" id="FB5_I4" signal="FLASH_A_DQ13PIN_SPECSIG"/><fbinput fbk="PIN" id="FB5_I5" signal="FLASH_A_DQ14PIN_SPECSIG"/><fbinput fbk="PIN" id="FB5_I6" signal="FLASH_A_DQ15PIN_SPECSIG"/><fbinput fbk="PIN" id="FB5_I7" signal="FLASH_A_DQ5PIN_SPECSIG"/><fbinput fbk="PIN" id="FB5_I8" signal="FLASH_A_DQ6PIN_SPECSIG"/><fbinput id="FB5_I9" signal="FLASH_A_DQ_buffered13_SPECSIG"/><fbinput id="FB5_I10" signal="FLASH_A_DQ_buffered14_SPECSIG"/><fbinput id="FB5_I11" signal="FLASH_A_DQ_buffered15_SPECSIG"/><fbinput id="FB5_I12" signal="FLASH_A_DQ_buffered5_SPECSIG"/><fbinput id="FB5_I13" signal="FLASH_A_DQ_buffered6_SPECSIG"/><fbinput id="FB5_I14" signal="FLASH_A_DQ_buffered7_SPECSIG"/><fbinput id="FB5_I15" signal="FPGAData0_SPECSIG"/><fbinput id="FB5_I16" signal="FPGAData1_SPECSIG"/><fbinput id="FB5_I17" signal="FPGAData2_SPECSIG"/><fbinput id="FB5_I18" signal="FPGA_A0_SPECSIG"/><fbinput id="FB5_I19" signal="FPGA_A1_SPECSIG"/><fbinput id="FB5_I20" signal="FPGA_A2_SPECSIG"/><fbinput id="FB5_I21" signal="FPGA_A3_SPECSIG"/><fbinput id="FB5_I22" signal="FPGA_A4_SPECSIG"/><fbinput id="FB5_I23" signal="FPGA_A5_SPECSIG"/><fbinput id="FB5_I24" signal="FPGA_A6_SPECSIG"/><fbinput id="FB5_I25" signal="FPGA_A7_SPECSIG"/><fbinput id="FB5_I26" signal="N_PZ_761"/><PAL><pterm id="FB5_0"><signal id="FPGA_A0_SPECSIG"/></pterm><pterm id="FB5_1"><signal id="FPGA_A1_SPECSIG"/></pterm><pterm id="FB5_2"><signal id="FPGA_A2_SPECSIG"/></pterm><pterm id="FB5_3"><signal id="FPGA_A3_SPECSIG"/></pterm><pterm id="FB5_4"><signal id="N_PZ_761"/></pterm><pterm id="FB5_5"><signal id="FPGA_A4_SPECSIG"/></pterm><pterm id="FB5_6"><signal id="FPGA_A5_SPECSIG"/></pterm><pterm id="FB5_7"><signal id="FPGA_A6_SPECSIG"/></pterm><pterm id="FB5_8"><signal id="FPGA_A7_SPECSIG"/></pterm><pterm id="FB5_9"><signal id="DONE"/><signal id="FLASH_A_DQ13PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB5_10"><signal id="DONE"/></pterm><pterm id="FB5_11"><signal id="AlternateCycle"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ13PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB5_12"><signal id="DONE" negated="ON"/><signal id="AlternateCycle" negated="ON"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ_buffered13_SPECSIG" negated="ON"/></pterm><pterm id="FB5_13"><signal id="DONE"/></pterm><pterm id="FB5_14"><signal id="DONE" negated="ON"/><signal id="AlternateCycle"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ_buffered13_SPECSIG" negated="ON"/></pterm><pterm id="FB5_15"><signal id="DONE" negated="ON"/><signal id="AlternateCycle" negated="ON"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ_buffered5_SPECSIG" negated="ON"/></pterm><pterm id="FB5_16"><signal id="DONE"/></pterm><pterm id="FB5_17"><signal id="DONE"/><signal id="FPGAData2_SPECSIG" negated="ON"/></pterm><pterm id="FB5_18"><signal id="DONE"/><signal id="FLASH_A_DQ5PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB5_19"><signal id="AlternateCycle"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ5PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB5_20"><signal id="DONE"/><signal id="FLASH_A_DQ14PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB5_21"><signal id="AlternateCycle"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ14PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB5_22"><signal id="DONE"/></pterm><pterm id="FB5_23"><signal id="DONE" negated="ON"/><signal id="AlternateCycle" negated="ON"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ_buffered14_SPECSIG" negated="ON"/></pterm><pterm id="FB5_24"><signal id="DONE" negated="ON"/><signal id="AlternateCycle"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ_buffered14_SPECSIG" negated="ON"/></pterm><pterm id="FB5_25"><signal id="DONE" negated="ON"/><signal id="AlternateCycle" negated="ON"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ_buffered6_SPECSIG" negated="ON"/></pterm><pterm id="FB5_26"><signal id="DONE"/><signal id="FPGAData1_SPECSIG" negated="ON"/></pterm><pterm id="FB5_27"><signal id="DONE"/><signal id="FLASH_A_DQ6PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB5_28"><signal id="AlternateCycle"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ6PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB5_29"><signal id="DONE"/><signal id="FLASH_A_DQ15PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB5_30"><signal id="AlternateCycle"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ15PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB5_31"><signal id="DONE" negated="ON"/><signal id="AlternateCycle" negated="ON"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ_buffered15_SPECSIG" negated="ON"/></pterm><pterm id="FB5_32"><signal id="DONE" negated="ON"/><signal id="AlternateCycle"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ_buffered15_SPECSIG" negated="ON"/></pterm><pterm id="FB5_33"><signal id="DONE" negated="ON"/><signal id="AlternateCycle" negated="ON"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ_buffered7_SPECSIG" negated="ON"/></pterm><pterm id="FB5_34"><signal id="DONE"/><signal id="FPGAData0_SPECSIG" negated="ON"/></pterm><pterm id="FB5_43"><signal id="DONE"/></pterm><pterm id="FB5_46"><signal id="DONE"/></pterm><pterm id="FB5_49"><signal id="DONE"/></pterm><pterm id="FB5_52"><signal id="DONE"/></pterm></PAL><bct id="FB5_bct4" use="CTC"><eq_pterm ptindx="FB5_4"/></bct><equation id="FLASH_A_A7_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB5_8"/></d2><clk><eq_pterm ptindx="FB5_4"/></clk><ce><eq_pterm ptindx="FB5_10"/></ce><prld ptindx="GND"/></equation><equation id="FLASH_A_A6_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB5_7"/></d2><clk><eq_pterm ptindx="FB5_4"/></clk><ce><eq_pterm ptindx="FB5_10"/></ce><prld ptindx="GND"/></equation><equation id="FLASH_A_A5_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB5_6"/></d2><clk><eq_pterm ptindx="FB5_4"/></clk><ce><eq_pterm ptindx="FB5_10"/></ce><prld ptindx="GND"/></equation><equation id="FPGAData0_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB5_34"/><eq_pterm ptindx="FB5_32"/><eq_pterm ptindx="FB5_33"/></d2><clk><eq_pterm ptindx="FB5_4"/></clk><prld ptindx="GND"/></equation><equation id="FLASH_A_A4_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB5_5"/></d2><clk><eq_pterm ptindx="FB5_4"/></clk><ce><eq_pterm ptindx="FB5_10"/></ce><prld ptindx="GND"/></equation><equation id="FLASH_A_DQ_buffered15_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB5_29"/><eq_pterm ptindx="FB5_30"/><eq_pterm ptindx="FB5_31"/></d2><clk><eq_pterm ptindx="FB5_4"/></clk><prld ptindx="GND"/></equation><equation id="FPGAData1_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB5_26"/><eq_pterm ptindx="FB5_24"/><eq_pterm ptindx="FB5_25"/></d2><clk><eq_pterm ptindx="FB5_4"/></clk><prld ptindx="GND"/></equation><equation id="FLASH_A_DQ_buffered14_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB5_20"/><eq_pterm ptindx="FB5_21"/><eq_pterm ptindx="FB5_23"/></d2><clk><eq_pterm ptindx="FB5_4"/></clk><prld ptindx="GND"/></equation><equation id="FLASH_A_DQ_buffered5_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB5_18"/><eq_pterm ptindx="FB5_19"/><eq_pterm ptindx="FB5_15"/></d2><clk><eq_pterm ptindx="FB5_4"/></clk><prld ptindx="GND"/></equation><equation id="FPGAData2_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB5_17"/><eq_pterm ptindx="FB5_14"/><eq_pterm ptindx="FB5_15"/></d2><clk><eq_pterm ptindx="FB5_4"/></clk><prld ptindx="GND"/></equation><equation id="FLASH_A_DQ_buffered13_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB5_9"/><eq_pterm ptindx="FB5_11"/><eq_pterm ptindx="FB5_12"/></d2><clk><eq_pterm ptindx="FB5_4"/></clk><prld ptindx="GND"/></equation><equation id="FLASH_A_A3_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB5_3"/></d2><clk><eq_pterm ptindx="FB5_4"/></clk><ce><eq_pterm ptindx="FB5_10"/></ce><prld ptindx="GND"/></equation><equation id="FLASH_A_A2_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB5_2"/></d2><clk><eq_pterm ptindx="FB5_4"/></clk><ce><eq_pterm ptindx="FB5_10"/></ce><prld ptindx="GND"/></equation><equation id="FLASH_A_A1_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB5_1"/></d2><clk><eq_pterm ptindx="FB5_4"/></clk><ce><eq_pterm ptindx="FB5_10"/></ce><prld ptindx="GND"/></equation><equation id="FLASH_A_A0_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB5_0"/></d2><clk><eq_pterm ptindx="FB5_4"/></clk><ce><eq_pterm ptindx="FB5_10"/></ce><prld ptindx="GND"/></equation><equation id="FLASH_A_DQ_buffered6_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB5_27"/><eq_pterm ptindx="FB5_28"/><eq_pterm ptindx="FB5_25"/></d2><clk><eq_pterm ptindx="FB5_4"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB6" pinUse="11"><macrocell id="FB6_MC1" pin="FB6_MC1_PIN50" sigUse="3" signal="FLASH_A_A8_SPECSIG"><eq_pterm ptindx="FB6_9"/><eq_pterm ptindx="FB6_10"/></macrocell><macrocell id="FB6_MC2" pin="FB6_MC2_PIN51" sigUse="3" signal="FLASH_A_A9_SPECSIG"><eq_pterm ptindx="FB6_11"/><eq_pterm ptindx="FB6_10"/></macrocell><macrocell id="FB6_MC3" pin="FB6_MC3_PIN54" sigUse="3" signal="FLASH_A_A10_SPECSIG"><eq_pterm ptindx="FB6_0"/><eq_pterm ptindx="FB6_10"/></macrocell><macrocell id="FB6_MC4" pin="FB6_MC4_PIN55"/><macrocell id="FB6_MC5" pin="FB6_MC5_PIN56" sigUse="3" signal="FLASH_A_A11_SPECSIG"><eq_pterm ptindx="FB6_1"/><eq_pterm ptindx="FB6_10"/></macrocell><macrocell id="FB6_MC6" pin="FB6_MC6_PIN57" sigUse="3" signal="FLASH_A_A12_SPECSIG"><eq_pterm ptindx="FB6_2"/><eq_pterm ptindx="FB6_10"/></macrocell><macrocell id="FB6_MC7"/><macrocell id="FB6_MC8" sigUse="6" signal="FLASH_A_DQ_buffered7_SPECSIG"><eq_pterm ptindx="FB6_23"/><eq_pterm ptindx="FB6_24"/><eq_pterm ptindx="FB6_26"/></macrocell><macrocell id="FB6_MC9" sigUse="6" signal="FLASH_A_DQ_buffered9_SPECSIG"><eq_pterm ptindx="FB6_19"/><eq_pterm ptindx="FB6_20"/><eq_pterm ptindx="FB6_21"/></macrocell><macrocell id="FB6_MC10" sigUse="7" signal="FPGAData6_SPECSIG"><eq_pterm ptindx="FB6_18"/><eq_pterm ptindx="FB6_17"/><eq_pterm ptindx="FB6_15"/></macrocell><macrocell id="FB6_MC11" sigUse="6" signal="FLASH_A_DQ_buffered1_SPECSIG"><eq_pterm ptindx="FB6_12"/><eq_pterm ptindx="FB6_14"/><eq_pterm ptindx="FB6_15"/></macrocell><macrocell id="FB6_MC12" pin="FB6_MC12_PIN58" sigUse="3" signal="FLASH_A_A13_SPECSIG"><eq_pterm ptindx="FB6_3"/><eq_pterm ptindx="FB6_10"/></macrocell><macrocell id="FB6_MC13" pin="FB6_MC13_PIN60" sigUse="3" signal="FLASH_A_A14_SPECSIG"><eq_pterm ptindx="FB6_5"/><eq_pterm ptindx="FB6_10"/></macrocell><macrocell id="FB6_MC14" pin="FB6_MC14_PIN61" sigUse="3" signal="FLASH_A_A15_SPECSIG"><eq_pterm ptindx="FB6_6"/><eq_pterm ptindx="FB6_10"/></macrocell><macrocell id="FB6_MC15" pin="FB6_MC15_PIN62" sigUse="3" signal="FLASH_A_A16_SPECSIG"><eq_pterm ptindx="FB6_7"/><eq_pterm ptindx="FB6_10"/></macrocell><macrocell id="FB6_MC16" pin="FB6_MC16_PIN63" sigUse="3" signal="FLASH_A_A17_SPECSIG"><eq_pterm ptindx="FB6_8"/><eq_pterm ptindx="FB6_10"/></macrocell><fbinput id="FB6_I1" signal="AlternateCycle"/><fbinput id="FB6_I2" signal="DONE"/><fbinput id="FB6_I3" signal="DelayedPause"/><fbinput fbk="PIN" id="FB6_I4" signal="FLASH_A_DQ1PIN_SPECSIG"/><fbinput fbk="PIN" id="FB6_I5" signal="FLASH_A_DQ7PIN_SPECSIG"/><fbinput fbk="PIN" id="FB6_I6" signal="FLASH_A_DQ9PIN_SPECSIG"/><fbinput id="FB6_I7" signal="FLASH_A_DQ_buffered1_SPECSIG"/><fbinput id="FB6_I8" signal="FLASH_A_DQ_buffered7_SPECSIG"/><fbinput id="FB6_I9" signal="FLASH_A_DQ_buffered9_SPECSIG"/><fbinput id="FB6_I10" signal="FPGAData6_SPECSIG"/><fbinput id="FB6_I11" signal="FPGA_A10_SPECSIG"/><fbinput id="FB6_I12" signal="FPGA_A11_SPECSIG"/><fbinput id="FB6_I13" signal="FPGA_A12_SPECSIG"/><fbinput id="FB6_I14" signal="FPGA_A13_SPECSIG"/><fbinput id="FB6_I15" signal="FPGA_A14_SPECSIG"/><fbinput id="FB6_I16" signal="FPGA_A15_SPECSIG"/><fbinput id="FB6_I17" signal="FPGA_A16_SPECSIG"/><fbinput id="FB6_I18" signal="FPGA_A17_SPECSIG"/><fbinput id="FB6_I19" signal="FPGA_A8_SPECSIG"/><fbinput id="FB6_I20" signal="FPGA_A9_SPECSIG"/><fbinput id="FB6_I21" signal="N_PZ_761"/><PAL><pterm id="FB6_0"><signal id="FPGA_A10_SPECSIG"/></pterm><pterm id="FB6_1"><signal id="FPGA_A11_SPECSIG"/></pterm><pterm id="FB6_2"><signal id="FPGA_A12_SPECSIG"/></pterm><pterm id="FB6_3"><signal id="FPGA_A13_SPECSIG"/></pterm><pterm id="FB6_4"><signal id="N_PZ_761"/></pterm><pterm id="FB6_5"><signal id="FPGA_A14_SPECSIG"/></pterm><pterm id="FB6_6"><signal id="FPGA_A15_SPECSIG"/></pterm><pterm id="FB6_7"><signal id="FPGA_A16_SPECSIG"/></pterm><pterm id="FB6_8"><signal id="FPGA_A17_SPECSIG"/></pterm><pterm id="FB6_9"><signal id="FPGA_A8_SPECSIG"/></pterm><pterm id="FB6_10"><signal id="DONE"/></pterm><pterm id="FB6_11"><signal id="FPGA_A9_SPECSIG"/></pterm><pterm id="FB6_12"><signal id="DONE"/><signal id="FLASH_A_DQ1PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB6_13"><signal id="DONE"/></pterm><pterm id="FB6_14"><signal id="AlternateCycle"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ1PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB6_15"><signal id="DONE" negated="ON"/><signal id="AlternateCycle" negated="ON"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ_buffered1_SPECSIG" negated="ON"/></pterm><pterm id="FB6_16"><signal id="DONE"/></pterm><pterm id="FB6_17"><signal id="DONE" negated="ON"/><signal id="AlternateCycle"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ_buffered9_SPECSIG" negated="ON"/></pterm><pterm id="FB6_18"><signal id="DONE"/><signal id="FPGAData6_SPECSIG" negated="ON"/></pterm><pterm id="FB6_19"><signal id="DONE"/><signal id="FLASH_A_DQ9PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB6_20"><signal id="AlternateCycle"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ9PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB6_21"><signal id="DONE" negated="ON"/><signal id="AlternateCycle" negated="ON"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ_buffered9_SPECSIG" negated="ON"/></pterm><pterm id="FB6_22"><signal id="DONE"/></pterm><pterm id="FB6_23"><signal id="DONE"/><signal id="FLASH_A_DQ7PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB6_24"><signal id="AlternateCycle"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ7PIN_SPECSIG" negated="ON"/></pterm><pterm id="FB6_25"><signal id="DONE"/></pterm><pterm id="FB6_26"><signal id="DONE" negated="ON"/><signal id="AlternateCycle" negated="ON"/><signal id="DelayedPause" negated="ON"/><signal id="FLASH_A_DQ_buffered7_SPECSIG" negated="ON"/></pterm><pterm id="FB6_43"><signal id="DONE"/></pterm><pterm id="FB6_46"><signal id="DONE"/></pterm><pterm id="FB6_49"><signal id="DONE"/></pterm><pterm id="FB6_52"><signal id="DONE"/></pterm><pterm id="FB6_55"><signal id="DONE"/></pterm></PAL><bct id="FB6_bct4" use="CTC"><eq_pterm ptindx="FB6_4"/></bct><equation id="FLASH_A_A8_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB6_9"/></d2><clk><eq_pterm ptindx="FB6_4"/></clk><ce><eq_pterm ptindx="FB6_10"/></ce><prld ptindx="GND"/></equation><equation id="FLASH_A_A9_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB6_11"/></d2><clk><eq_pterm ptindx="FB6_4"/></clk><ce><eq_pterm ptindx="FB6_10"/></ce><prld ptindx="GND"/></equation><equation id="FLASH_A_A10_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB6_0"/></d2><clk><eq_pterm ptindx="FB6_4"/></clk><ce><eq_pterm ptindx="FB6_10"/></ce><prld ptindx="GND"/></equation><equation id="FLASH_A_A11_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB6_1"/></d2><clk><eq_pterm ptindx="FB6_4"/></clk><ce><eq_pterm ptindx="FB6_10"/></ce><prld ptindx="GND"/></equation><equation id="FLASH_A_A12_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB6_2"/></d2><clk><eq_pterm ptindx="FB6_4"/></clk><ce><eq_pterm ptindx="FB6_10"/></ce><prld ptindx="GND"/></equation><equation id="FLASH_A_DQ_buffered7_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB6_23"/><eq_pterm ptindx="FB6_24"/><eq_pterm ptindx="FB6_26"/></d2><clk><eq_pterm ptindx="FB6_4"/></clk><prld ptindx="GND"/></equation><equation id="FLASH_A_DQ_buffered9_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB6_19"/><eq_pterm ptindx="FB6_20"/><eq_pterm ptindx="FB6_21"/></d2><clk><eq_pterm ptindx="FB6_4"/></clk><prld ptindx="GND"/></equation><equation id="FPGAData6_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB6_18"/><eq_pterm ptindx="FB6_17"/><eq_pterm ptindx="FB6_15"/></d2><clk><eq_pterm ptindx="FB6_4"/></clk><prld ptindx="GND"/></equation><equation id="FLASH_A_DQ_buffered1_SPECSIG" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="FB6_12"/><eq_pterm ptindx="FB6_14"/><eq_pterm ptindx="FB6_15"/></d2><clk><eq_pterm ptindx="FB6_4"/></clk><prld ptindx="GND"/></equation><equation id="FLASH_A_A13_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB6_3"/></d2><clk><eq_pterm ptindx="FB6_4"/></clk><ce><eq_pterm ptindx="FB6_10"/></ce><prld ptindx="GND"/></equation><equation id="FLASH_A_A14_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB6_5"/></d2><clk><eq_pterm ptindx="FB6_4"/></clk><ce><eq_pterm ptindx="FB6_10"/></ce><prld ptindx="GND"/></equation><equation id="FLASH_A_A15_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB6_6"/></d2><clk><eq_pterm ptindx="FB6_4"/></clk><ce><eq_pterm ptindx="FB6_10"/></ce><prld ptindx="GND"/></equation><equation id="FLASH_A_A16_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB6_7"/></d2><clk><eq_pterm ptindx="FB6_4"/></clk><ce><eq_pterm ptindx="FB6_10"/></ce><prld ptindx="GND"/></equation><equation id="FLASH_A_A17_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB6_8"/></d2><clk><eq_pterm ptindx="FB6_4"/></clk><ce><eq_pterm ptindx="FB6_10"/></ce><prld ptindx="GND"/></equation></fblock><fblock id="FB7" pinUse="9"><macrocell id="FB7_MC1" pin="FB7_MC1_PIN37" sigUse="0" signal="FLASH_A_RP"/><macrocell id="FB7_MC2" pin="FB7_MC2_PIN36" sigUse="3" signal="FLASH_A_K"><eq_pterm ptindx="FB7_7"/><eq_pterm ptindx="FB7_6"/></macrocell><macrocell id="FB7_MC3" pin="FB7_MC3_PIN35" sigUse="3" signal="FLASH_A_G"><eq_pterm ptindx="FB7_16"/></macrocell><macrocell id="FB7_MC4" pin="FB7_MC4_PIN34" sigUse="3" signal="FLASH_A_E"><eq_pterm ptindx="FB7_19"/></macrocell><macrocell id="FB7_MC5" pin="FB7_MC5_PIN32"/><macrocell id="FB7_MC6" pin="FB7_MC6_PIN31" sigUse="3" signal="FLASH_A_A22_SPECSIG"><eq_pterm ptindx="FB7_5"/><eq_pterm ptindx="FB7_25"/></macrocell><macrocell id="FB7_MC7"/><macrocell id="FB7_MC8"/><macrocell id="FB7_MC9"/><macrocell id="FB7_MC10"/><macrocell id="FB7_MC11" pin="FB7_MC11_PIN30" sigUse="3" signal="FLASH_A_A21_SPECSIG"><eq_pterm ptindx="FB7_3"/><eq_pterm ptindx="FB7_25"/></macrocell><macrocell id="FB7_MC12" pin="FB7_MC12_PIN29" sigUse="3" signal="FLASH_A_A20_SPECSIG"><eq_pterm ptindx="FB7_2"/><eq_pterm ptindx="FB7_25"/></macrocell><macrocell id="FB7_MC13" pin="FB7_MC13_PIN28" sigUse="3" signal="FLASH_A_A19_SPECSIG"><eq_pterm ptindx="FB7_1"/><eq_pterm ptindx="FB7_25"/></macrocell><macrocell id="FB7_MC14" pin="FB7_MC14_PIN27" sigUse="3" signal="FLASH_A_A18_SPECSIG"><eq_pterm ptindx="FB7_0"/><eq_pterm ptindx="FB7_25"/></macrocell><macrocell id="FB7_MC15"/><macrocell id="FB7_MC16" sigUse="27" signal="pause13_SPECSIG"><eq_pterm ptindx="FB7_8"/><eq_pterm ptindx="FB7_9"/><eq_pterm ptindx="FB7_10"/><eq_pterm ptindx="FB7_11"/><eq_pterm ptindx="FB7_12"/><eq_pterm ptindx="FB7_13"/><eq_pterm ptindx="FB7_14"/><eq_pterm ptindx="FB7_15"/><eq_pterm ptindx="FB7_17"/><eq_pterm ptindx="FB7_18"/><eq_pterm ptindx="FB7_20"/><eq_pterm ptindx="FB7_21"/></macrocell><fbinput id="FB7_I1" signal="ConfProceed"/><fbinput id="FB7_I2" signal="DONE"/><fbinput id="FB7_I3" signal="FLASH_AK"/><fbinput id="FB7_I4" signal="FPGA_A18_SPECSIG"/><fbinput id="FB7_I5" signal="FPGA_A19_SPECSIG"/><fbinput id="FB7_I6" signal="FPGA_A20_SPECSIG"/><fbinput id="FB7_I7" signal="FPGA_A21_SPECSIG"/><fbinput id="FB7_I8" signal="FPGA_A22_SPECSIG"/><fbinput id="FB7_I9" signal="FPGA_E"/><fbinput id="FB7_I10" signal="FPGA_G"/><fbinput id="FB7_I11" signal="N_PZ_761"/><fbinput id="FB7_I12" signal="clk_cnt_i1_SPECSIG"/><fbinput id="FB7_I13" signal="pause0_SPECSIG"/><fbinput id="FB7_I14" signal="pause10_SPECSIG"/><fbinput id="FB7_I15" signal="pause11_SPECSIG"/><fbinput id="FB7_I16" signal="pause12_SPECSIG"/><fbinput id="FB7_I17" signal="pause13_SPECSIG"/><fbinput id="FB7_I18" signal="pause14_SPECSIG"/><fbinput id="FB7_I19" signal="pause15_SPECSIG"/><fbinput id="FB7_I20" signal="pause16_SPECSIG"/><fbinput id="FB7_I21" signal="pause17_SPECSIG"/><fbinput id="FB7_I22" signal="pause18_SPECSIG"/><fbinput id="FB7_I23" signal="pause19_SPECSIG"/><fbinput id="FB7_I24" signal="pause1_SPECSIG"/><fbinput id="FB7_I25" signal="pause20_SPECSIG"/><fbinput id="FB7_I26" signal="pause21_SPECSIG"/><fbinput id="FB7_I27" signal="pause22_SPECSIG"/><fbinput id="FB7_I28" signal="pause23_SPECSIG"/><fbinput id="FB7_I29" signal="pause2_SPECSIG"/><fbinput id="FB7_I30" signal="pause3_SPECSIG"/><fbinput id="FB7_I31" signal="pause4_SPECSIG"/><fbinput id="FB7_I32" signal="pause5_SPECSIG"/><fbinput id="FB7_I33" signal="pause6_SPECSIG"/><fbinput id="FB7_I34" signal="pause7_SPECSIG"/><fbinput id="FB7_I35" signal="pause8_SPECSIG"/><fbinput id="FB7_I36" signal="pause9_SPECSIG"/><PAL><pterm id="FB7_0"><signal id="FPGA_A18_SPECSIG"/></pterm><pterm id="FB7_1"><signal id="FPGA_A19_SPECSIG"/></pterm><pterm id="FB7_2"><signal id="FPGA_A20_SPECSIG"/></pterm><pterm id="FB7_3"><signal id="FPGA_A21_SPECSIG"/></pterm><pterm id="FB7_4"><signal id="N_PZ_761"/></pterm><pterm id="FB7_5"><signal id="FPGA_A22_SPECSIG"/></pterm><pterm id="FB7_6"><signal id="DONE" negated="ON"/><signal id="FLASH_AK" negated="ON"/></pterm><pterm id="FB7_7"><signal id="DONE"/><signal id="clk_cnt_i1_SPECSIG" negated="ON"/></pterm><pterm id="FB7_8"><signal id="DONE" negated="ON"/><signal id="ConfProceed" negated="ON"/><signal id="pause13_SPECSIG"/></pterm><pterm id="FB7_9"><signal id="DONE" negated="ON"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause13_SPECSIG"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/></pterm><pterm id="FB7_10"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause14_SPECSIG"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/></pterm><pterm id="FB7_11"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause15_SPECSIG"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/></pterm><pterm id="FB7_12"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause16_SPECSIG"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/></pterm><pterm id="FB7_13"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause17_SPECSIG"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/></pterm><pterm id="FB7_14"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause18_SPECSIG"/><signal id="pause9_SPECSIG" negated="ON"/></pterm><pterm id="FB7_15"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause19_SPECSIG"/></pterm><pterm id="FB7_16"><signal id="DONE"/><signal id="FPGA_G"/></pterm><pterm id="FB7_17"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause20_SPECSIG"/></pterm><pterm id="FB7_18"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause21_SPECSIG"/></pterm><pterm id="FB7_19"><signal id="DONE"/><signal id="FPGA_E"/></pterm><pterm id="FB7_20"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause22_SPECSIG"/></pterm><pterm id="FB7_21"><signal id="DONE" negated="ON"/><signal id="ConfProceed"/><signal id="pause0_SPECSIG" negated="ON"/><signal id="pause10_SPECSIG" negated="ON"/><signal id="pause1_SPECSIG" negated="ON"/><signal id="pause11_SPECSIG" negated="ON"/><signal id="pause2_SPECSIG" negated="ON"/><signal id="pause12_SPECSIG" negated="ON"/><signal id="pause3_SPECSIG" negated="ON"/><signal id="pause4_SPECSIG" negated="ON"/><signal id="pause5_SPECSIG" negated="ON"/><signal id="pause6_SPECSIG" negated="ON"/><signal id="pause7_SPECSIG" negated="ON"/><signal id="pause8_SPECSIG" negated="ON"/><signal id="pause9_SPECSIG" negated="ON"/><signal id="pause23_SPECSIG"/></pterm><pterm id="FB7_25"><signal id="DONE"/></pterm><pterm id="FB7_40"><signal id="DONE"/></pterm><pterm id="FB7_43"><signal id="DONE"/></pterm><pterm id="FB7_46"><signal id="DONE"/></pterm><pterm id="FB7_49"><signal id="DONE"/></pterm></PAL><bct id="FB7_bct4" use="CTC"><eq_pterm ptindx="FB7_4"/></bct><equation id="FLASH_A_RP" negated="ON"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="FLASH_A_K" negated="ON"><d2><eq_pterm ptindx="FB7_7"/><eq_pterm ptindx="FB7_6"/></d2></equation><equation id="FLASH_A_G" regUse="DFF"><d1><eq_pterm ptindx="FB7_16"/></d1><clk><eq_pterm ptindx="FB7_4"/></clk><prld ptindx="GND"/></equation><equation id="FLASH_A_E" regUse="DFF"><d1><eq_pterm ptindx="FB7_19"/></d1><clk><eq_pterm ptindx="FB7_4"/></clk><prld ptindx="GND"/></equation><equation id="FLASH_A_A22_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB7_5"/></d2><clk><eq_pterm ptindx="FB7_4"/></clk><ce><eq_pterm ptindx="FB7_25"/></ce><prld ptindx="GND"/></equation><equation id="FLASH_A_A21_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB7_3"/></d2><clk><eq_pterm ptindx="FB7_4"/></clk><ce><eq_pterm ptindx="FB7_25"/></ce><prld ptindx="GND"/></equation><equation id="FLASH_A_A20_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB7_2"/></d2><clk><eq_pterm ptindx="FB7_4"/></clk><ce><eq_pterm ptindx="FB7_25"/></ce><prld ptindx="GND"/></equation><equation id="FLASH_A_A19_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB7_1"/></d2><clk><eq_pterm ptindx="FB7_4"/></clk><ce><eq_pterm ptindx="FB7_25"/></ce><prld ptindx="GND"/></equation><equation id="FLASH_A_A18_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB7_0"/></d2><clk><eq_pterm ptindx="FB7_4"/></clk><ce><eq_pterm ptindx="FB7_25"/></ce><prld ptindx="GND"/></equation><equation id="pause13_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB7_8"/><eq_pterm ptindx="FB7_9"/><eq_pterm ptindx="FB7_10"/><eq_pterm ptindx="FB7_11"/><eq_pterm ptindx="FB7_12"/><eq_pterm ptindx="FB7_13"/><eq_pterm ptindx="FB7_14"/><eq_pterm ptindx="FB7_15"/><eq_pterm ptindx="FB7_17"/><eq_pterm ptindx="FB7_18"/><eq_pterm ptindx="FB7_20"/><eq_pterm ptindx="FB7_21"/></d2><clk><eq_pterm ptindx="FB7_4"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB8" pinUse="4"><macrocell id="FB8_MC1" pin="FB8_MC1_PIN64" sigUse="0" signal="FLASH_A_WP"/><macrocell id="FB8_MC2" pin="FB8_MC2_PIN65" sigUse="3" signal="FLASH_A_W"><eq_pterm ptindx="FB8_13"/></macrocell><macrocell id="FB8_MC3" pin="FB8_MC3_PIN66" sigUse="3" signal="FLASH_A_L"><eq_pterm ptindx="FB8_16"/></macrocell><macrocell id="FB8_MC4" pin="FB8_MC4_PIN67" sigUse="0" signal="FLASH_A_RW"/><macrocell id="FB8_MC5" pin="FB8_MC5_PIN69"/><macrocell id="FB8_MC6" pin="FB8_MC6_PIN70"/><macrocell id="FB8_MC7"/><macrocell id="FB8_MC8"/><macrocell id="FB8_MC9"/><macrocell id="FB8_MC10"/><macrocell id="FB8_MC11" pin="FB8_MC11_PIN71"/><macrocell id="FB8_MC12" pin="FB8_MC12_PIN72"/><macrocell id="FB8_MC13" pin="FB8_MC13_PIN73"/><macrocell id="FB8_MC14" pin="FB8_MC14_PIN74"/><macrocell id="FB8_MC15" pin="FB8_MC15_PIN75"/><macrocell id="FB8_MC16" pin="FB8_MC16_PIN76"/><fbinput id="FB8_I1" signal="DONE"/><fbinput id="FB8_I2" signal="FPGA_L"/><fbinput id="FB8_I3" signal="FPGA_W"/><fbinput id="FB8_I4" signal="N_PZ_761"/><PAL><pterm id="FB8_4"><signal id="N_PZ_761"/></pterm><pterm id="FB8_13"><signal id="DONE"/><signal id="FPGA_W" negated="ON"/></pterm><pterm id="FB8_16"><signal id="DONE"/><signal id="FPGA_L"/></pterm></PAL><bct id="FB8_bct4" use="CTC"><eq_pterm ptindx="FB8_4"/></bct><equation id="FLASH_A_WP" negated="ON"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="FLASH_A_W" negated="ON" regUse="DFF"><d1><eq_pterm ptindx="FB8_13"/></d1><clk><eq_pterm ptindx="FB8_4"/></clk><prld ptindx="GND"/></equation><equation id="FLASH_A_L" regUse="DFF"><d1><eq_pterm ptindx="FB8_16"/></d1><clk><eq_pterm ptindx="FB8_4"/></clk><prld ptindx="GND"/></equation><equation id="FLASH_A_RW" negated="ON"><d2><eq_pterm ptindx="GND"/></d2></equation></fblock><fblock id="FB9" pinUse="12"><macrocell id="FB9_MC1" pin="FB9_MC1_PIN160" sigUse="4" signal="FPGA_data0_SPECSIG"><eq_pterm ptindx="FB9_0"/><eq_pterm ptindx="FB9_1"/></macrocell><macrocell id="FB9_MC2" pin="FB9_MC2_PIN161" sigUse="4" signal="FPGA_data1_SPECSIG"><eq_pterm ptindx="FB9_2"/><eq_pterm ptindx="FB9_3"/></macrocell><macrocell id="FB9_MC3" pin="FB9_MC3_PIN162" sigUse="4" signal="FPGA_data2_SPECSIG"><eq_pterm ptindx="FB9_4"/><eq_pterm ptindx="FB9_5"/></macrocell><macrocell id="FB9_MC4" pin="FB9_MC4_PIN163" sigUse="4" signal="FPGA_data3_SPECSIG"><eq_pterm ptindx="FB9_6"/><eq_pterm ptindx="FB9_8"/></macrocell><macrocell id="FB9_MC5" pin="FB9_MC5_PIN164" sigUse="4" signal="FPGA_data4_SPECSIG"><eq_pterm ptindx="FB9_9"/><eq_pterm ptindx="FB9_10"/></macrocell><macrocell id="FB9_MC6" pin="FB9_MC6_PIN165" sigUse="4" signal="FPGA_data5_SPECSIG"><eq_pterm ptindx="FB9_11"/><eq_pterm ptindx="FB9_12"/></macrocell><macrocell id="FB9_MC7"/><macrocell id="FB9_MC8"/><macrocell id="FB9_MC9"/><macrocell id="FB9_MC10"/><macrocell id="FB9_MC11" pin="FB9_MC11_PIN166" sigUse="4" signal="FPGA_data6_SPECSIG"><eq_pterm ptindx="FB9_13"/><eq_pterm ptindx="FB9_14"/></macrocell><macrocell id="FB9_MC12" pin="FB9_MC12_PIN167" sigUse="4" signal="FPGA_data7_SPECSIG"><eq_pterm ptindx="FB9_15"/><eq_pterm ptindx="FB9_16"/></macrocell><macrocell id="FB9_MC13" pin="FB9_MC13_PIN168" sigUse="3" signal="FPGA_data8_SPECSIG"><eq_pterm ptindx="FB9_46"/></macrocell><macrocell id="FB9_MC14" pin="FB9_MC14_PIN169" sigUse="3" signal="FPGA_data9_SPECSIG"><eq_pterm ptindx="FB9_49"/></macrocell><macrocell id="FB9_MC15" pin="FB9_MC15_PIN170" sigUse="3" signal="FPGA_data10_SPECSIG"><eq_pterm ptindx="FB9_52"/></macrocell><macrocell id="FB9_MC16" pin="FB9_MC16_PIN171" sigUse="3" signal="FPGA_data11_SPECSIG"><eq_pterm ptindx="FB9_55"/></macrocell><fbinput id="FB9_I1" signal="DONE"/><fbinput id="FB9_I2" signal="FLASH_A_DQ_buffered0_SPECSIG"/><fbinput id="FB9_I3" signal="FLASH_A_DQ_buffered10_SPECSIG"/><fbinput id="FB9_I4" signal="FLASH_A_DQ_buffered11_SPECSIG"/><fbinput id="FB9_I5" signal="FLASH_A_DQ_buffered1_SPECSIG"/><fbinput id="FB9_I6" signal="FLASH_A_DQ_buffered2_SPECSIG"/><fbinput id="FB9_I7" signal="FLASH_A_DQ_buffered3_SPECSIG"/><fbinput id="FB9_I8" signal="FLASH_A_DQ_buffered4_SPECSIG"/><fbinput id="FB9_I9" signal="FLASH_A_DQ_buffered5_SPECSIG"/><fbinput id="FB9_I10" signal="FLASH_A_DQ_buffered6_SPECSIG"/><fbinput id="FB9_I11" signal="FLASH_A_DQ_buffered7_SPECSIG"/><fbinput id="FB9_I12" signal="FLASH_A_DQ_buffered8_SPECSIG"/><fbinput id="FB9_I13" signal="FLASH_A_DQ_buffered9_SPECSIG"/><fbinput id="FB9_I14" signal="FPGAData0_SPECSIG"/><fbinput id="FB9_I15" signal="FPGAData1_SPECSIG"/><fbinput id="FB9_I16" signal="FPGAData2_SPECSIG"/><fbinput id="FB9_I17" signal="FPGAData3_SPECSIG"/><fbinput id="FB9_I18" signal="FPGAData4_SPECSIG"/><fbinput id="FB9_I19" signal="FPGAData5_SPECSIG"/><fbinput id="FB9_I20" signal="FPGAData6_SPECSIG"/><fbinput id="FB9_I21" signal="FPGAData7_SPECSIG"/><fbinput id="FB9_I22" signal="N_PZ_680"/><PAL><pterm id="FB9_0"><signal id="DONE"/><signal id="FLASH_A_DQ_buffered0_SPECSIG" negated="ON"/></pterm><pterm id="FB9_1"><signal id="DONE" negated="ON"/><signal id="FPGAData0_SPECSIG" negated="ON"/></pterm><pterm id="FB9_2"><signal id="DONE"/><signal id="FLASH_A_DQ_buffered1_SPECSIG" negated="ON"/></pterm><pterm id="FB9_3"><signal id="DONE" negated="ON"/><signal id="FPGAData1_SPECSIG" negated="ON"/></pterm><pterm id="FB9_4"><signal id="DONE"/><signal id="FLASH_A_DQ_buffered2_SPECSIG" negated="ON"/></pterm><pterm id="FB9_5"><signal id="DONE" negated="ON"/><signal id="FPGAData2_SPECSIG" negated="ON"/></pterm><pterm id="FB9_6"><signal id="DONE"/><signal id="FLASH_A_DQ_buffered3_SPECSIG" negated="ON"/></pterm><pterm id="FB9_7"><signal id="N_PZ_680" negated="ON"/></pterm><pterm id="FB9_8"><signal id="DONE" negated="ON"/><signal id="FPGAData3_SPECSIG" negated="ON"/></pterm><pterm id="FB9_9"><signal id="DONE"/><signal id="FLASH_A_DQ_buffered4_SPECSIG" negated="ON"/></pterm><pterm id="FB9_10"><signal id="DONE" negated="ON"/><signal id="FPGAData4_SPECSIG" negated="ON"/></pterm><pterm id="FB9_11"><signal id="DONE"/><signal id="FLASH_A_DQ_buffered5_SPECSIG" negated="ON"/></pterm><pterm id="FB9_12"><signal id="DONE" negated="ON"/><signal id="FPGAData5_SPECSIG" negated="ON"/></pterm><pterm id="FB9_13"><signal id="DONE"/><signal id="FLASH_A_DQ_buffered6_SPECSIG" negated="ON"/></pterm><pterm id="FB9_14"><signal id="DONE" negated="ON"/><signal id="FPGAData6_SPECSIG" negated="ON"/></pterm><pterm id="FB9_15"><signal id="DONE"/><signal id="FLASH_A_DQ_buffered7_SPECSIG" negated="ON"/></pterm><pterm id="FB9_16"><signal id="DONE" negated="ON"/><signal id="FPGAData7_SPECSIG" negated="ON"/></pterm><pterm id="FB9_46"><signal id="DONE"/><signal id="FLASH_A_DQ_buffered8_SPECSIG" negated="ON"/></pterm><pterm id="FB9_49"><signal id="DONE"/><signal id="FLASH_A_DQ_buffered9_SPECSIG" negated="ON"/></pterm><pterm id="FB9_52"><signal id="DONE"/><signal id="FLASH_A_DQ_buffered10_SPECSIG" negated="ON"/></pterm><pterm id="FB9_55"><signal id="DONE"/><signal id="FLASH_A_DQ_buffered11_SPECSIG" negated="ON"/></pterm></PAL><bct id="FB9_bct7" use="CTE"><eq_pterm ptindx="FB9_7"/></bct><equation id="FPGA_data0_SPECSIG" negated="ON"><d2><eq_pterm ptindx="FB9_0"/><eq_pterm ptindx="FB9_1"/></d2><oe><eq_pterm ptindx="FB9_7"/></oe></equation><equation id="FPGA_data1_SPECSIG" negated="ON"><d2><eq_pterm ptindx="FB9_2"/><eq_pterm ptindx="FB9_3"/></d2><oe><eq_pterm ptindx="FB9_7"/></oe></equation><equation id="FPGA_data2_SPECSIG" negated="ON"><d2><eq_pterm ptindx="FB9_4"/><eq_pterm ptindx="FB9_5"/></d2><oe><eq_pterm ptindx="FB9_7"/></oe></equation><equation id="FPGA_data3_SPECSIG" negated="ON"><d2><eq_pterm ptindx="FB9_6"/><eq_pterm ptindx="FB9_8"/></d2><oe><eq_pterm ptindx="FB9_7"/></oe></equation><equation id="FPGA_data4_SPECSIG" negated="ON"><d2><eq_pterm ptindx="FB9_9"/><eq_pterm ptindx="FB9_10"/></d2><oe><eq_pterm ptindx="FB9_7"/></oe></equation><equation id="FPGA_data5_SPECSIG" negated="ON"><d2><eq_pterm ptindx="FB9_11"/><eq_pterm ptindx="FB9_12"/></d2><oe><eq_pterm ptindx="FB9_7"/></oe></equation><equation id="FPGA_data6_SPECSIG" negated="ON"><d2><eq_pterm ptindx="FB9_13"/><eq_pterm ptindx="FB9_14"/></d2><oe><eq_pterm ptindx="FB9_7"/></oe></equation><equation id="FPGA_data7_SPECSIG" negated="ON"><d2><eq_pterm ptindx="FB9_15"/><eq_pterm ptindx="FB9_16"/></d2><oe><eq_pterm ptindx="FB9_7"/></oe></equation><equation id="FPGA_data8_SPECSIG" negated="ON"><d1><eq_pterm ptindx="FB9_46"/></d1><oe><eq_pterm ptindx="FB9_7"/></oe></equation><equation id="FPGA_data9_SPECSIG" negated="ON"><d1><eq_pterm ptindx="FB9_49"/></d1><oe><eq_pterm ptindx="FB9_7"/></oe></equation><equation id="FPGA_data10_SPECSIG" negated="ON"><d1><eq_pterm ptindx="FB9_52"/></d1><oe><eq_pterm ptindx="FB9_7"/></oe></equation><equation id="FPGA_data11_SPECSIG" negated="ON"><d1><eq_pterm ptindx="FB9_55"/></d1><oe><eq_pterm ptindx="FB9_7"/></oe></equation></fblock><fblock id="FB10" pinUse="12"><macrocell id="FB10_MC1" pin="FB10_MC1_PIN159"/><macrocell id="FB10_MC2" pin="FB10_MC2_PIN158"/><macrocell id="FB10_MC3" pin="FB10_MC3_PIN155"/><macrocell id="FB10_MC4" pin="FB10_MC4_PIN154"/><macrocell id="FB10_MC5" pin="FB10_MC5_PIN153"/><macrocell id="FB10_MC6" pin="FB10_MC6_PIN152"/><macrocell id="FB10_MC7"/><macrocell id="FB10_MC8"/><macrocell id="FB10_MC9"/><macrocell id="FB10_MC10"/><macrocell id="FB10_MC11" pin="FB10_MC11_PIN151"/><macrocell id="FB10_MC12" pin="FB10_MC12_PIN150"/><macrocell id="FB10_MC13" pin="FB10_MC13_PIN149" sigUse="3" signal="FPGA_data15_SPECSIG"><eq_pterm ptindx="FB10_46"/></macrocell><macrocell id="FB10_MC14" pin="FB10_MC14_PIN148" sigUse="3" signal="FPGA_data14_SPECSIG"><eq_pterm ptindx="FB10_49"/></macrocell><macrocell id="FB10_MC15" pin="FB10_MC15_PIN147" sigUse="3" signal="FPGA_data13_SPECSIG"><eq_pterm ptindx="FB10_52"/></macrocell><macrocell id="FB10_MC16" pin="FB10_MC16_PIN146" sigUse="3" signal="FPGA_data12_SPECSIG"><eq_pterm ptindx="FB10_55"/></macrocell><fbinput id="FB10_I1" signal="DONE"/><fbinput id="FB10_I2" signal="FLASH_A_DQ_buffered12_SPECSIG"/><fbinput id="FB10_I3" signal="FLASH_A_DQ_buffered13_SPECSIG"/><fbinput id="FB10_I4" signal="FLASH_A_DQ_buffered14_SPECSIG"/><fbinput id="FB10_I5" signal="FLASH_A_DQ_buffered15_SPECSIG"/><fbinput id="FB10_I6" signal="N_PZ_680"/><PAL><pterm id="FB10_7"><signal id="N_PZ_680" negated="ON"/></pterm><pterm id="FB10_46"><signal id="DONE"/><signal id="FLASH_A_DQ_buffered15_SPECSIG" negated="ON"/></pterm><pterm id="FB10_49"><signal id="DONE"/><signal id="FLASH_A_DQ_buffered14_SPECSIG" negated="ON"/></pterm><pterm id="FB10_52"><signal id="DONE"/><signal id="FLASH_A_DQ_buffered13_SPECSIG" negated="ON"/></pterm><pterm id="FB10_55"><signal id="DONE"/><signal id="FLASH_A_DQ_buffered12_SPECSIG" negated="ON"/></pterm></PAL><bct id="FB10_bct7" use="CTE"><eq_pterm ptindx="FB10_7"/></bct><equation id="FPGA_data15_SPECSIG" negated="ON"><d1><eq_pterm ptindx="FB10_46"/></d1><oe><eq_pterm ptindx="FB10_7"/></oe></equation><equation id="FPGA_data14_SPECSIG" negated="ON"><d1><eq_pterm ptindx="FB10_49"/></d1><oe><eq_pterm ptindx="FB10_7"/></oe></equation><equation id="FPGA_data13_SPECSIG" negated="ON"><d1><eq_pterm ptindx="FB10_52"/></d1><oe><eq_pterm ptindx="FB10_7"/></oe></equation><equation id="FPGA_data12_SPECSIG" negated="ON"><d1><eq_pterm ptindx="FB10_55"/></d1><oe><eq_pterm ptindx="FB10_7"/></oe></equation></fblock><fblock id="FB11" pinUse="9"><macrocell id="FB11_MC1"/><macrocell id="FB11_MC2" pin="FB11_MC2_PIN173"/><macrocell id="FB11_MC3" pin="FB11_MC3_PIN174"/><macrocell id="FB11_MC4" pin="FB11_MC4_PIN175"/><macrocell id="FB11_MC5"/><macrocell id="FB11_MC6"/><macrocell id="FB11_MC7"/><macrocell id="FB11_MC8"/><macrocell id="FB11_MC9"/><macrocell id="FB11_MC10"/><macrocell id="FB11_MC11" pin="FB11_MC11_PIN178"/><macrocell id="FB11_MC12" pin="FB11_MC12_PIN179"/><macrocell id="FB11_MC13" pin="FB11_MC13_PIN180"/><macrocell id="FB11_MC14" pin="FB11_MC14_PIN182"/><macrocell id="FB11_MC15" pin="FB11_MC15_PIN183"/><macrocell id="FB11_MC16" pin="FB11_MC16_PIN184"/><PAL/></fblock><fblock id="FB12" pinUse="10"><macrocell id="FB12_MC1" pin="FB12_MC1_PIN145"/><macrocell id="FB12_MC2" pin="FB12_MC2_PIN144"/><macrocell id="FB12_MC3" inreg="Flash_A_G_buffered" pin="FB12_MC3_PIN143" sigUse="2"><eq_pterm ptindx="FB12_16"/></macrocell><macrocell id="FB12_MC4" pin="FB12_MC4_PIN142"/><macrocell id="FB12_MC5" pin="FB12_MC5_PIN140"/><macrocell id="FB12_MC6" pin="FB12_MC6_PIN139"/><macrocell id="FB12_MC7"/><macrocell id="FB12_MC8"/><macrocell id="FB12_MC9"/><macrocell id="FB12_MC10"/><macrocell id="FB12_MC11" pin="FB12_MC11_PIN138"/><macrocell id="FB12_MC12" pin="FB12_MC12_PIN137"/><macrocell id="FB12_MC13" pin="FB12_MC13_PIN136"/><macrocell id="FB12_MC14" pin="FB12_MC14_PIN135"/><macrocell id="FB12_MC15" pin="FB12_MC15_PIN134"/><macrocell id="FB12_MC16"/><fbinput id="FB12_I1" signal="DONE"/><fbinput id="FB12_I2" signal="N_PZ_761"/><PAL><pterm id="FB12_4"><signal id="N_PZ_761"/></pterm><pterm id="FB12_16"><signal id="DONE"/></pterm></PAL><bct id="FB12_bct4" use="CTC"><eq_pterm ptindx="FB12_4"/></bct><equation id="Flash_A_G_buffered" regUse="DEFF"><inreg inputs="FPGA_G"/><clk><eq_pterm ptindx="FB12_4"/></clk><ce><eq_pterm ptindx="FB12_16"/></ce><prld ptindx="GND"/></equation></fblock><fblock id="FB13" pinUse="11"><macrocell id="FB13_MC1" pin="FB13_MC1_PIN107" sigUse="0" signal="FLASH_B_DQ0_SPECSIG"/><macrocell id="FB13_MC2" pin="FB13_MC2_PIN108" sigUse="0" signal="FLASH_B_DQ1_SPECSIG"/><macrocell id="FB13_MC3" pin="FB13_MC3_PIN109" sigUse="0" signal="FLASH_B_DQ2_SPECSIG"/><macrocell id="FB13_MC4" pin="FB13_MC4_PIN110" sigUse="0" signal="FLASH_B_DQ3_SPECSIG"/><macrocell id="FB13_MC5" pin="FB13_MC5_PIN111" sigUse="0" signal="FLASH_B_DQ4_SPECSIG"/><macrocell id="FB13_MC6" pin="FB13_MC6_PIN112" sigUse="0" signal="FLASH_B_DQ5_SPECSIG"/><macrocell id="FB13_MC7"/><macrocell id="FB13_MC8"/><macrocell id="FB13_MC9"/><macrocell id="FB13_MC10"/><macrocell id="FB13_MC11"/><macrocell id="FB13_MC12" pin="FB13_MC12_PIN113" sigUse="0" signal="FLASH_B_DQ6_SPECSIG"/><macrocell id="FB13_MC13" pin="FB13_MC13_PIN114" sigUse="0" signal="FLASH_B_DQ7_SPECSIG"/><macrocell id="FB13_MC14" pin="FB13_MC14_PIN115" sigUse="0" signal="FLASH_B_DQ8_SPECSIG"/><macrocell id="FB13_MC15" pin="FB13_MC15_PIN116" sigUse="0" signal="FLASH_B_DQ9_SPECSIG"/><macrocell id="FB13_MC16" pin="FB13_MC16_PIN117" sigUse="0" signal="FLASH_B_DQ10_SPECSIG"/><PAL/><equation id="FLASH_B_DQ0_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="FLASH_B_DQ1_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="FLASH_B_DQ2_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="FLASH_B_DQ3_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="FLASH_B_DQ4_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="FLASH_B_DQ5_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="FLASH_B_DQ6_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="FLASH_B_DQ7_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="FLASH_B_DQ8_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="FLASH_B_DQ9_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="FLASH_B_DQ10_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation></fblock><fblock id="FB14" pinUse="9"><macrocell id="FB14_MC1" pin="FB14_MC1_PIN106" sigUse="4" signal="FLASH_A_DQ3_SPECSIG"><eq_pterm ptindx="FB14_3"/><eq_pterm ptindx="FB14_10"/></macrocell><macrocell id="FB14_MC2" pin="FB14_MC2_PIN103" sigUse="4" signal="FLASH_A_DQ2_SPECSIG"><eq_pterm ptindx="FB14_2"/><eq_pterm ptindx="FB14_10"/></macrocell><macrocell id="FB14_MC3" pin="FB14_MC3_PIN102" sigUse="4" signal="FLASH_A_DQ1_SPECSIG"><eq_pterm ptindx="FB14_1"/><eq_pterm ptindx="FB14_10"/></macrocell><macrocell id="FB14_MC4" pin="FB14_MC4_PIN101" sigUse="4" signal="FLASH_A_DQ0_SPECSIG"><eq_pterm ptindx="FB14_0"/><eq_pterm ptindx="FB14_10"/></macrocell><macrocell id="FB14_MC5" pin="FB14_MC5_PIN100" sigUse="0" signal="FLASH_B_DQ15_SPECSIG"/><macrocell id="FB14_MC6"/><macrocell id="FB14_MC7"/><macrocell id="FB14_MC8"/><macrocell id="FB14_MC9"/><macrocell id="FB14_MC10"/><macrocell id="FB14_MC11"/><macrocell id="FB14_MC12" pin="FB14_MC12_PIN99" sigUse="0" signal="FLASH_B_DQ14_SPECSIG"/><macrocell id="FB14_MC13" pin="FB14_MC13_PIN97" sigUse="0" signal="FLASH_B_DQ13_SPECSIG"/><macrocell id="FB14_MC14" pin="FB14_MC14_PIN95" sigUse="0" signal="FLASH_B_DQ12_SPECSIG"/><macrocell id="FB14_MC15"/><macrocell id="FB14_MC16" pin="FB14_MC16_PIN91" sigUse="0" signal="FLASH_B_DQ11_SPECSIG"/><fbinput id="FB14_I1" signal="DONE"/><fbinput fbk="PIN" id="FB14_I2" signal="FPGA_data0PIN_SPECSIG"/><fbinput fbk="PIN" id="FB14_I3" signal="FPGA_data1PIN_SPECSIG"/><fbinput fbk="PIN" id="FB14_I4" signal="FPGA_data2PIN_SPECSIG"/><fbinput fbk="PIN" id="FB14_I5" signal="FPGA_data3PIN_SPECSIG"/><fbinput id="FB14_I6" signal="Flash_A_G_buffered"/><fbinput id="FB14_I7" signal="N_PZ_761"/><PAL><pterm id="FB14_0"><signal id="FPGA_data0PIN_SPECSIG"/></pterm><pterm id="FB14_1"><signal id="FPGA_data1PIN_SPECSIG"/></pterm><pterm id="FB14_2"><signal id="FPGA_data2PIN_SPECSIG"/></pterm><pterm id="FB14_3"><signal id="FPGA_data3PIN_SPECSIG"/></pterm><pterm id="FB14_4"><signal id="N_PZ_761"/></pterm><pterm id="FB14_7"><signal id="DONE"/><signal id="Flash_A_G_buffered"/></pterm><pterm id="FB14_10"><signal id="DONE"/></pterm><pterm id="FB14_13"><signal id="DONE"/></pterm><pterm id="FB14_16"><signal id="DONE"/></pterm><pterm id="FB14_19"><signal id="DONE"/></pterm></PAL><bct id="FB14_bct4" use="CTC"><eq_pterm ptindx="FB14_4"/></bct><bct id="FB14_bct7" use="CTE"><eq_pterm ptindx="FB14_7"/></bct><equation id="FLASH_A_DQ3_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB14_3"/></d2><clk><eq_pterm ptindx="FB14_4"/></clk><oe><eq_pterm ptindx="FB14_7"/></oe><ce><eq_pterm ptindx="FB14_10"/></ce><prld ptindx="GND"/></equation><equation id="FLASH_A_DQ2_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB14_2"/></d2><clk><eq_pterm ptindx="FB14_4"/></clk><oe><eq_pterm ptindx="FB14_7"/></oe><ce><eq_pterm ptindx="FB14_10"/></ce><prld ptindx="GND"/></equation><equation id="FLASH_A_DQ1_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB14_1"/></d2><clk><eq_pterm ptindx="FB14_4"/></clk><oe><eq_pterm ptindx="FB14_7"/></oe><ce><eq_pterm ptindx="FB14_10"/></ce><prld ptindx="GND"/></equation><equation id="FLASH_A_DQ0_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB14_0"/></d2><clk><eq_pterm ptindx="FB14_4"/></clk><oe><eq_pterm ptindx="FB14_7"/></oe><ce><eq_pterm ptindx="FB14_10"/></ce><prld ptindx="GND"/></equation><equation id="FLASH_B_DQ15_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="FLASH_B_DQ14_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="FLASH_B_DQ13_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="FLASH_B_DQ12_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="FLASH_B_DQ11_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation></fblock><fblock id="FB15" pinUse="11"><macrocell id="FB15_MC1" pin="FB15_MC1_PIN118" sigUse="4" signal="FLASH_A_DQ4_SPECSIG"><eq_pterm ptindx="FB15_6"/><eq_pterm ptindx="FB15_10"/></macrocell><macrocell id="FB15_MC2" pin="FB15_MC2_PIN119" sigUse="4" signal="FLASH_A_DQ5_SPECSIG"><eq_pterm ptindx="FB15_8"/><eq_pterm ptindx="FB15_10"/></macrocell><macrocell id="FB15_MC3" pin="FB15_MC3_PIN120" sigUse="4" signal="FLASH_A_DQ6_SPECSIG"><eq_pterm ptindx="FB15_9"/><eq_pterm ptindx="FB15_10"/></macrocell><macrocell id="FB15_MC4" pin="FB15_MC4_PIN121" sigUse="4" signal="FLASH_A_DQ7_SPECSIG"><eq_pterm ptindx="FB15_11"/><eq_pterm ptindx="FB15_10"/></macrocell><macrocell id="FB15_MC5" pin="FB15_MC5_PIN122" sigUse="4" signal="FLASH_A_DQ8_SPECSIG"><eq_pterm ptindx="FB15_12"/><eq_pterm ptindx="FB15_10"/></macrocell><macrocell id="FB15_MC6" pin="FB15_MC6_PIN123" sigUse="4" signal="FLASH_A_DQ9_SPECSIG"><eq_pterm ptindx="FB15_14"/><eq_pterm ptindx="FB15_10"/></macrocell><macrocell id="FB15_MC7"/><macrocell id="FB15_MC8"/><macrocell id="FB15_MC9"/><macrocell id="FB15_MC10"/><macrocell id="FB15_MC11" pin="FB15_MC11_PIN125" sigUse="4" signal="FLASH_A_DQ10_SPECSIG"><eq_pterm ptindx="FB15_0"/><eq_pterm ptindx="FB15_10"/></macrocell><macrocell id="FB15_MC12" pin="FB15_MC12_PIN126" sigUse="4" signal="FLASH_A_DQ11_SPECSIG"><eq_pterm ptindx="FB15_1"/><eq_pterm ptindx="FB15_10"/></macrocell><macrocell id="FB15_MC13" pin="FB15_MC13_PIN127" sigUse="4" signal="FLASH_A_DQ12_SPECSIG"><eq_pterm ptindx="FB15_2"/><eq_pterm ptindx="FB15_10"/></macrocell><macrocell id="FB15_MC14" pin="FB15_MC14_PIN128" sigUse="4" signal="FLASH_A_DQ13_SPECSIG"><eq_pterm ptindx="FB15_3"/><eq_pterm ptindx="FB15_10"/></macrocell><macrocell id="FB15_MC15"/><macrocell id="FB15_MC16" pin="FB15_MC16_PIN131" sigUse="4" signal="FLASH_A_DQ14_SPECSIG"><eq_pterm ptindx="FB15_5"/><eq_pterm ptindx="FB15_10"/></macrocell><fbinput id="FB15_I1" signal="DONE"/><fbinput fbk="PIN" id="FB15_I2" signal="FPGA_data10PIN_SPECSIG"/><fbinput fbk="PIN" id="FB15_I3" signal="FPGA_data11PIN_SPECSIG"/><fbinput fbk="PIN" id="FB15_I4" signal="FPGA_data12PIN_SPECSIG"/><fbinput fbk="PIN" id="FB15_I5" signal="FPGA_data13PIN_SPECSIG"/><fbinput fbk="PIN" id="FB15_I6" signal="FPGA_data14PIN_SPECSIG"/><fbinput fbk="PIN" id="FB15_I7" signal="FPGA_data4PIN_SPECSIG"/><fbinput fbk="PIN" id="FB15_I8" signal="FPGA_data5PIN_SPECSIG"/><fbinput fbk="PIN" id="FB15_I9" signal="FPGA_data6PIN_SPECSIG"/><fbinput fbk="PIN" id="FB15_I10" signal="FPGA_data7PIN_SPECSIG"/><fbinput fbk="PIN" id="FB15_I11" signal="FPGA_data8PIN_SPECSIG"/><fbinput fbk="PIN" id="FB15_I12" signal="FPGA_data9PIN_SPECSIG"/><fbinput id="FB15_I13" signal="Flash_A_G_buffered"/><fbinput id="FB15_I14" signal="N_PZ_761"/><PAL><pterm id="FB15_0"><signal id="FPGA_data10PIN_SPECSIG"/></pterm><pterm id="FB15_1"><signal id="FPGA_data11PIN_SPECSIG"/></pterm><pterm id="FB15_2"><signal id="FPGA_data12PIN_SPECSIG"/></pterm><pterm id="FB15_3"><signal id="FPGA_data13PIN_SPECSIG"/></pterm><pterm id="FB15_4"><signal id="N_PZ_761"/></pterm><pterm id="FB15_5"><signal id="FPGA_data14PIN_SPECSIG"/></pterm><pterm id="FB15_6"><signal id="FPGA_data4PIN_SPECSIG"/></pterm><pterm id="FB15_7"><signal id="DONE"/><signal id="Flash_A_G_buffered"/></pterm><pterm id="FB15_8"><signal id="FPGA_data5PIN_SPECSIG"/></pterm><pterm id="FB15_9"><signal id="FPGA_data6PIN_SPECSIG"/></pterm><pterm id="FB15_10"><signal id="DONE"/></pterm><pterm id="FB15_11"><signal id="FPGA_data7PIN_SPECSIG"/></pterm><pterm id="FB15_12"><signal id="FPGA_data8PIN_SPECSIG"/></pterm><pterm id="FB15_13"><signal id="DONE"/></pterm><pterm id="FB15_14"><signal id="FPGA_data9PIN_SPECSIG"/></pterm><pterm id="FB15_16"><signal id="DONE"/></pterm><pterm id="FB15_19"><signal id="DONE"/></pterm><pterm id="FB15_22"><signal id="DONE"/></pterm><pterm id="FB15_25"><signal id="DONE"/></pterm><pterm id="FB15_40"><signal id="DONE"/></pterm><pterm id="FB15_43"><signal id="DONE"/></pterm><pterm id="FB15_46"><signal id="DONE"/></pterm><pterm id="FB15_49"><signal id="DONE"/></pterm><pterm id="FB15_55"><signal id="DONE"/></pterm></PAL><bct id="FB15_bct4" use="CTC"><eq_pterm ptindx="FB15_4"/></bct><bct id="FB15_bct7" use="CTE"><eq_pterm ptindx="FB15_7"/></bct><equation id="FLASH_A_DQ4_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB15_6"/></d2><clk><eq_pterm ptindx="FB15_4"/></clk><oe><eq_pterm ptindx="FB15_7"/></oe><ce><eq_pterm ptindx="FB15_10"/></ce><prld ptindx="GND"/></equation><equation id="FLASH_A_DQ5_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB15_8"/></d2><clk><eq_pterm ptindx="FB15_4"/></clk><oe><eq_pterm ptindx="FB15_7"/></oe><ce><eq_pterm ptindx="FB15_10"/></ce><prld ptindx="GND"/></equation><equation id="FLASH_A_DQ6_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB15_9"/></d2><clk><eq_pterm ptindx="FB15_4"/></clk><oe><eq_pterm ptindx="FB15_7"/></oe><ce><eq_pterm ptindx="FB15_10"/></ce><prld ptindx="GND"/></equation><equation id="FLASH_A_DQ7_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB15_11"/></d2><clk><eq_pterm ptindx="FB15_4"/></clk><oe><eq_pterm ptindx="FB15_7"/></oe><ce><eq_pterm ptindx="FB15_10"/></ce><prld ptindx="GND"/></equation><equation id="FLASH_A_DQ8_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB15_12"/></d2><clk><eq_pterm ptindx="FB15_4"/></clk><oe><eq_pterm ptindx="FB15_7"/></oe><ce><eq_pterm ptindx="FB15_10"/></ce><prld ptindx="GND"/></equation><equation id="FLASH_A_DQ9_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB15_14"/></d2><clk><eq_pterm ptindx="FB15_4"/></clk><oe><eq_pterm ptindx="FB15_7"/></oe><ce><eq_pterm ptindx="FB15_10"/></ce><prld ptindx="GND"/></equation><equation id="FLASH_A_DQ10_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB15_0"/></d2><clk><eq_pterm ptindx="FB15_4"/></clk><oe><eq_pterm ptindx="FB15_7"/></oe><ce><eq_pterm ptindx="FB15_10"/></ce><prld ptindx="GND"/></equation><equation id="FLASH_A_DQ11_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB15_1"/></d2><clk><eq_pterm ptindx="FB15_4"/></clk><oe><eq_pterm ptindx="FB15_7"/></oe><ce><eq_pterm ptindx="FB15_10"/></ce><prld ptindx="GND"/></equation><equation id="FLASH_A_DQ12_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB15_2"/></d2><clk><eq_pterm ptindx="FB15_4"/></clk><oe><eq_pterm ptindx="FB15_7"/></oe><ce><eq_pterm ptindx="FB15_10"/></ce><prld ptindx="GND"/></equation><equation id="FLASH_A_DQ13_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB15_3"/></d2><clk><eq_pterm ptindx="FB15_4"/></clk><oe><eq_pterm ptindx="FB15_7"/></oe><ce><eq_pterm ptindx="FB15_10"/></ce><prld ptindx="GND"/></equation><equation id="FLASH_A_DQ14_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB15_5"/></d2><clk><eq_pterm ptindx="FB15_4"/></clk><oe><eq_pterm ptindx="FB15_7"/></oe><ce><eq_pterm ptindx="FB15_10"/></ce><prld ptindx="GND"/></equation></fblock><fblock id="FB16" pinUse="10"><macrocell id="FB16_MC1" pin="FB16_MC1_PIN90"/><macrocell id="FB16_MC2" inreg="PrevInit_B" pin="FB16_MC2_PIN89" sigUse="2"><eq_pterm ptindx="FB16_13"/></macrocell><macrocell id="FB16_MC3" pin="FB16_MC3_PIN88" sigUse="3" signal="FPGA_CCLK"><eq_pterm ptindx="FB16_2"/><eq_pterm ptindx="FB16_1"/></macrocell><macrocell id="FB16_MC4" pin="FB16_MC4_PIN87"/><macrocell id="FB16_MC5" pin="FB16_MC5_PIN86" sigUse="3" signal="FPGA_clock"><eq_pterm ptindx="FB16_2"/><eq_pterm ptindx="FB16_1"/></macrocell><macrocell id="FB16_MC6" pin="FB16_MC6_PIN85"/><macrocell id="FB16_MC7"/><macrocell id="FB16_MC8"/><macrocell id="FB16_MC9"/><macrocell id="FB16_MC10"/><macrocell id="FB16_MC11" pin="FB16_MC11_PIN84"/><macrocell id="FB16_MC12" pin="FB16_MC12_PIN83" sigUse="1" signal="LEDs0_SPECSIG"><eq_pterm ptindx="FB16_43"/></macrocell><macrocell id="FB16_MC13" pin="FB16_MC13_PIN82" sigUse="1" signal="LEDs1_SPECSIG"><eq_pterm ptindx="FB16_46"/></macrocell><macrocell id="FB16_MC14" pin="FB16_MC14_PIN80" sigUse="0" signal="LEDs2_SPECSIG"/><macrocell id="FB16_MC15" pin="FB16_MC15_PIN78" sigUse="1" signal="LEDs3_SPECSIG"><eq_pterm ptindx="FB16_52"/></macrocell><macrocell id="FB16_MC16" pin="FB16_MC16_PIN77" sigUse="4" signal="FLASH_A_DQ15_SPECSIG"><eq_pterm ptindx="FB16_0"/><eq_pterm ptindx="FB16_55"/></macrocell><fbinput id="FB16_I1" signal="CPLD_100MHZ"/><fbinput id="FB16_I2" signal="DONE"/><fbinput fbk="PIN" id="FB16_I3" signal="FPGA_data0PIN_SPECSIG"/><fbinput fbk="PIN" id="FB16_I4" signal="FPGA_data15PIN_SPECSIG"/><fbinput id="FB16_I5" signal="Flash_A_G_buffered"/><fbinput id="FB16_I6" signal="INIT_B"/><fbinput id="FB16_I7" signal="N_PZ_761"/><fbinput id="FB16_I8" signal="Program_B"/><fbinput id="FB16_I9" signal="clk_cnt_i1_SPECSIG"/><PAL><pterm id="FB16_0"><signal id="FPGA_data15PIN_SPECSIG"/></pterm><pterm id="FB16_1"><signal id="DONE" negated="ON"/><signal id="CPLD_100MHZ" negated="ON"/></pterm><pterm id="FB16_2"><signal id="DONE"/><signal id="clk_cnt_i1_SPECSIG" negated="ON"/></pterm><pterm id="FB16_4"><signal id="N_PZ_761"/></pterm><pterm id="FB16_7"><signal id="DONE"/><signal id="Flash_A_G_buffered"/></pterm><pterm id="FB16_13"><signal id="DONE" negated="ON"/></pterm><pterm id="FB16_43"><signal id="Program_B"/></pterm><pterm id="FB16_46"><signal id="INIT_B"/></pterm><pterm id="FB16_52"><signal id="FPGA_data0PIN_SPECSIG"/></pterm><pterm id="FB16_55"><signal id="DONE"/></pterm></PAL><bct id="FB16_bct4" use="CTC"><eq_pterm ptindx="FB16_4"/></bct><bct id="FB16_bct7" use="CTE"><eq_pterm ptindx="FB16_7"/></bct><equation id="PrevInit_B" regUse="DEFF"><inreg inputs="INIT_B"/><clk><eq_pterm ptindx="FB16_4"/></clk><ce><eq_pterm ptindx="FB16_13"/></ce><prld ptindx="GND"/></equation><equation id="FPGA_CCLK"><d2><eq_pterm ptindx="FB16_2"/><eq_pterm ptindx="FB16_1"/></d2></equation><equation id="FPGA_clock" negated="ON"><d2><eq_pterm ptindx="FB16_2"/><eq_pterm ptindx="FB16_1"/></d2></equation><equation id="LEDs0_SPECSIG"><d1><eq_pterm ptindx="FB16_43"/></d1></equation><equation id="LEDs1_SPECSIG"><d1><eq_pterm ptindx="FB16_46"/></d1></equation><equation id="LEDs2_SPECSIG"><d2><eq_pterm ptindx="GND"/></d2></equation><equation id="LEDs3_SPECSIG"><d1><eq_pterm ptindx="FB16_52"/></d1></equation><equation id="FLASH_A_DQ15_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="FB16_0"/></d2><clk><eq_pterm ptindx="FB16_4"/></clk><oe><eq_pterm ptindx="FB16_7"/></oe><ce><eq_pterm ptindx="FB16_55"/></ce><prld ptindx="GND"/></equation></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'CPLDLoaderSteph.ise'.</warning><warning>Cpld:936 - The output buffer 'FLASH_B_W_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:936 - The output buffer 'FLASH_B_WP_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:936 - The output buffer 'FLASH_B_RP_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:936 - The output buffer 'FLASH_B_L_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:936 - The output buffer 'FLASH_B_K_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:936 - The output buffer 'FLASH_B_G_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:936 - The output buffer 'FLASH_B_E_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:1007 - Removing unused input(s) 'FLASH_B_RW'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'FPGA_RP'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'reboot'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning><warning>Cpld - Clock 'CPLD_100MHZ' is used in an OFFSET timespec, this clock   should be explicitly declared as a global clock input (BUFG) in your design   in order for the OFFSET timespec to be properly analyzed. This software may   attempt to place this signal on a pin that can drive a BUFG if it does not   already have a pin assigned, however if the LOC constraint is not specified   by the user then the OFFSET timespec will not be applied. OFFSET constraints   on clocks that do not drive a BUFG will be ignored. In this case a FROM:TO   constraint should be used instead.</warning></messages><compOpts blkfanin="38" datagate="ON" exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignoredg="OFF" ignorets="OFF" inputs="32" inreg="ON" iostd="LVCMOS33" keepio="OFF" loc="ON" mlopt="ON" optimize="SPEED" part="xc2c256-6-PQ208" prld="LOW" pterms="36" slew="FAST" terminate="KEEPER" unused="KEEPER" wysiwyg="OFF"/><specSig signal="FPGA_A0_SPECSIG" value="FPGA_A&lt;0&gt;"/><specSig signal="FPGA_A10_SPECSIG" value="FPGA_A&lt;10&gt;"/><specSig signal="FPGA_A11_SPECSIG" value="FPGA_A&lt;11&gt;"/><specSig signal="FPGA_A12_SPECSIG" value="FPGA_A&lt;12&gt;"/><specSig signal="FPGA_A13_SPECSIG" value="FPGA_A&lt;13&gt;"/><specSig signal="FPGA_A14_SPECSIG" value="FPGA_A&lt;14&gt;"/><specSig signal="FPGA_A15_SPECSIG" value="FPGA_A&lt;15&gt;"/><specSig signal="FPGA_A16_SPECSIG" value="FPGA_A&lt;16&gt;"/><specSig signal="FPGA_A17_SPECSIG" value="FPGA_A&lt;17&gt;"/><specSig signal="FPGA_A18_SPECSIG" value="FPGA_A&lt;18&gt;"/><specSig signal="FPGA_A19_SPECSIG" value="FPGA_A&lt;19&gt;"/><specSig signal="FPGA_A1_SPECSIG" value="FPGA_A&lt;1&gt;"/><specSig signal="FPGA_A20_SPECSIG" value="FPGA_A&lt;20&gt;"/><specSig signal="FPGA_A21_SPECSIG" value="FPGA_A&lt;21&gt;"/><specSig signal="FPGA_A22_SPECSIG" value="FPGA_A&lt;22&gt;"/><specSig signal="FPGA_A2_SPECSIG" value="FPGA_A&lt;2&gt;"/><specSig signal="FPGA_A3_SPECSIG" value="FPGA_A&lt;3&gt;"/><specSig signal="FPGA_A4_SPECSIG" value="FPGA_A&lt;4&gt;"/><specSig signal="FPGA_A5_SPECSIG" value="FPGA_A&lt;5&gt;"/><specSig signal="FPGA_A6_SPECSIG" value="FPGA_A&lt;6&gt;"/><specSig signal="FPGA_A7_SPECSIG" value="FPGA_A&lt;7&gt;"/><specSig signal="FPGA_A8_SPECSIG" value="FPGA_A&lt;8&gt;"/><specSig signal="FPGA_A9_SPECSIG" value="FPGA_A&lt;9&gt;"/><specSig signal="FPGA_data0PIN_SPECSIG" value="FPGA_data&lt;0&gt;.PIN"/><specSig signal="FPGA_data10PIN_SPECSIG" value="FPGA_data&lt;10&gt;.PIN"/><specSig signal="FPGA_data11PIN_SPECSIG" value="FPGA_data&lt;11&gt;.PIN"/><specSig signal="FPGA_data12PIN_SPECSIG" value="FPGA_data&lt;12&gt;.PIN"/><specSig signal="FPGA_data13PIN_SPECSIG" value="FPGA_data&lt;13&gt;.PIN"/><specSig signal="FPGA_data14PIN_SPECSIG" value="FPGA_data&lt;14&gt;.PIN"/><specSig signal="FPGA_data15PIN_SPECSIG" value="FPGA_data&lt;15&gt;.PIN"/><specSig signal="FPGA_data1PIN_SPECSIG" value="FPGA_data&lt;1&gt;.PIN"/><specSig signal="FPGA_data2PIN_SPECSIG" value="FPGA_data&lt;2&gt;.PIN"/><specSig signal="FPGA_data3PIN_SPECSIG" value="FPGA_data&lt;3&gt;.PIN"/><specSig signal="FPGA_data4PIN_SPECSIG" value="FPGA_data&lt;4&gt;.PIN"/><specSig signal="FPGA_data5PIN_SPECSIG" value="FPGA_data&lt;5&gt;.PIN"/><specSig signal="FPGA_data6PIN_SPECSIG" value="FPGA_data&lt;6&gt;.PIN"/><specSig signal="FPGA_data7PIN_SPECSIG" value="FPGA_data&lt;7&gt;.PIN"/><specSig signal="FPGA_data8PIN_SPECSIG" value="FPGA_data&lt;8&gt;.PIN"/><specSig signal="FPGA_data9PIN_SPECSIG" value="FPGA_data&lt;9&gt;.PIN"/><specSig signal="FLASH_A_DQ0PIN_SPECSIG" value="FLASH_A_DQ&lt;0&gt;.PIN"/><specSig signal="FLASH_A_DQ15PIN_SPECSIG" value="FLASH_A_DQ&lt;15&gt;.PIN"/><specSig signal="FLASH_A_DQ7PIN_SPECSIG" value="FLASH_A_DQ&lt;7&gt;.PIN"/><specSig signal="FLASH_A_DQ10PIN_SPECSIG" value="FLASH_A_DQ&lt;10&gt;.PIN"/><specSig signal="FLASH_A_DQ11PIN_SPECSIG" value="FLASH_A_DQ&lt;11&gt;.PIN"/><specSig signal="FLASH_A_DQ12PIN_SPECSIG" value="FLASH_A_DQ&lt;12&gt;.PIN"/><specSig signal="FLASH_A_DQ13PIN_SPECSIG" value="FLASH_A_DQ&lt;13&gt;.PIN"/><specSig signal="FLASH_A_DQ14PIN_SPECSIG" value="FLASH_A_DQ&lt;14&gt;.PIN"/><specSig signal="FLASH_A_DQ1PIN_SPECSIG" value="FLASH_A_DQ&lt;1&gt;.PIN"/><specSig signal="FLASH_A_DQ6PIN_SPECSIG" value="FLASH_A_DQ&lt;6&gt;.PIN"/><specSig signal="FLASH_A_DQ2PIN_SPECSIG" value="FLASH_A_DQ&lt;2&gt;.PIN"/><specSig signal="FLASH_A_DQ5PIN_SPECSIG" value="FLASH_A_DQ&lt;5&gt;.PIN"/><specSig signal="FLASH_A_DQ3PIN_SPECSIG" value="FLASH_A_DQ&lt;3&gt;.PIN"/><specSig signal="FLASH_A_DQ4PIN_SPECSIG" value="FLASH_A_DQ&lt;4&gt;.PIN"/><specSig signal="FLASH_A_DQ9PIN_SPECSIG" value="FLASH_A_DQ&lt;9&gt;.PIN"/><specSig signal="FLASH_A_DQ8PIN_SPECSIG" value="FLASH_A_DQ&lt;8&gt;.PIN"/><specSig signal="FLASH_A_A23_SPECSIG" value="FLASH_A_A&lt;23&gt;"/><specSig signal="b_SPECSIG" value="(b)"/><specSig signal="FLASH_A_DQ_buffered3_SPECSIG" value="FLASH_A_DQ_buffered&lt;3&gt;"/><specSig signal="FPGAData4_SPECSIG" value="FPGAData&lt;4&gt;"/><specSig signal="FLASH_A_DQ_buffered11_SPECSIG" value="FLASH_A_DQ_buffered&lt;11&gt;"/><specSig signal="FLASH_A_DQ_buffered2_SPECSIG" value="FLASH_A_DQ_buffered&lt;2&gt;"/><specSig signal="FPGAData5_SPECSIG" value="FPGAData&lt;5&gt;"/><specSig signal="FLASH_A_DQ_buffered10_SPECSIG" value="FLASH_A_DQ_buffered&lt;10&gt;"/><specSig signal="FLASH_A_DQ_buffered8_SPECSIG" value="FLASH_A_DQ_buffered&lt;8&gt;"/><specSig signal="FPGAData7_SPECSIG" value="FPGAData&lt;7&gt;"/><specSig signal="FLASH_A_DQ_buffered0_SPECSIG" value="FLASH_A_DQ_buffered&lt;0&gt;"/><specSig signal="pause4_SPECSIG" value="pause&lt;4&gt;"/><specSig signal="pause18_SPECSIG" value="pause&lt;18&gt;"/><specSig signal="pause3_SPECSIG" value="pause&lt;3&gt;"/><specSig signal="pause19_SPECSIG" value="pause&lt;19&gt;"/><specSig signal="pause2_SPECSIG" value="pause&lt;2&gt;"/><specSig signal="pause20_SPECSIG" value="pause&lt;20&gt;"/><specSig signal="pause6_SPECSIG" value="pause&lt;6&gt;"/><specSig signal="pause16_SPECSIG" value="pause&lt;16&gt;"/><specSig signal="pause5_SPECSIG" value="pause&lt;5&gt;"/><specSig signal="FLASH_A_DQ_buffered4_SPECSIG" value="FLASH_A_DQ_buffered&lt;4&gt;"/><specSig signal="FPGAData3_SPECSIG" value="FPGAData&lt;3&gt;"/><specSig signal="FLASH_A_A7_SPECSIG" value="FLASH_A_A&lt;7&gt;"/><specSig signal="FLASH_A_A6_SPECSIG" value="FLASH_A_A&lt;6&gt;"/><specSig signal="FLASH_A_A5_SPECSIG" value="FLASH_A_A&lt;5&gt;"/><specSig signal="FPGAData0_SPECSIG" value="FPGAData&lt;0&gt;"/><specSig signal="FLASH_A_A4_SPECSIG" value="FLASH_A_A&lt;4&gt;"/><specSig signal="FLASH_A_DQ_buffered15_SPECSIG" value="FLASH_A_DQ_buffered&lt;15&gt;"/><specSig signal="FLASH_A_A3_SPECSIG" value="FLASH_A_A&lt;3&gt;"/><specSig signal="FLASH_A_A2_SPECSIG" value="FLASH_A_A&lt;2&gt;"/><specSig signal="FLASH_A_A1_SPECSIG" value="FLASH_A_A&lt;1&gt;"/><specSig signal="FLASH_A_A0_SPECSIG" value="FLASH_A_A&lt;0&gt;"/><specSig signal="FLASH_A_DQ_buffered6_SPECSIG" value="FLASH_A_DQ_buffered&lt;6&gt;"/><specSig signal="FLASH_A_A8_SPECSIG" value="FLASH_A_A&lt;8&gt;"/><specSig signal="FLASH_A_A9_SPECSIG" value="FLASH_A_A&lt;9&gt;"/><specSig signal="FLASH_A_A10_SPECSIG" value="FLASH_A_A&lt;10&gt;"/><specSig signal="GCKI_SPECSIG" value="GCK/I"/><specSig signal="FLASH_A_A11_SPECSIG" value="FLASH_A_A&lt;11&gt;"/><specSig signal="FLASH_A_A12_SPECSIG" value="FLASH_A_A&lt;12&gt;"/><specSig signal="FLASH_A_A13_SPECSIG" value="FLASH_A_A&lt;13&gt;"/><specSig signal="FLASH_A_A14_SPECSIG" value="FLASH_A_A&lt;14&gt;"/><specSig signal="FLASH_A_A15_SPECSIG" value="FLASH_A_A&lt;15&gt;"/><specSig signal="FLASH_A_A16_SPECSIG" value="FLASH_A_A&lt;16&gt;"/><specSig signal="FLASH_A_A17_SPECSIG" value="FLASH_A_A&lt;17&gt;"/><specSig signal="FLASH_A_A22_SPECSIG" value="FLASH_A_A&lt;22&gt;"/><specSig signal="FLASH_A_A21_SPECSIG" value="FLASH_A_A&lt;21&gt;"/><specSig signal="FLASH_A_A20_SPECSIG" value="FLASH_A_A&lt;20&gt;"/><specSig signal="FLASH_A_A19_SPECSIG" value="FLASH_A_A&lt;19&gt;"/><specSig signal="FLASH_A_A18_SPECSIG" value="FLASH_A_A&lt;18&gt;"/><specSig signal="IO_SPECSIG" value="I/O"/><specSig signal="FPGA_data0_SPECSIG" value="FPGA_data&lt;0&gt;"/><specSig signal="FPGA_data1_SPECSIG" value="FPGA_data&lt;1&gt;"/><specSig signal="FPGA_data2_SPECSIG" value="FPGA_data&lt;2&gt;"/><specSig signal="FPGA_data3_SPECSIG" value="FPGA_data&lt;3&gt;"/><specSig signal="FPGA_data4_SPECSIG" value="FPGA_data&lt;4&gt;"/><specSig signal="FPGA_data5_SPECSIG" value="FPGA_data&lt;5&gt;"/><specSig signal="FPGA_data6_SPECSIG" value="FPGA_data&lt;6&gt;"/><specSig signal="FPGA_data7_SPECSIG" value="FPGA_data&lt;7&gt;"/><specSig signal="FPGA_data8_SPECSIG" value="FPGA_data&lt;8&gt;"/><specSig signal="FPGA_data9_SPECSIG" value="FPGA_data&lt;9&gt;"/><specSig signal="FPGA_data10_SPECSIG" value="FPGA_data&lt;10&gt;"/><specSig signal="FPGA_data11_SPECSIG" value="FPGA_data&lt;11&gt;"/><specSig signal="FPGA_data15_SPECSIG" value="FPGA_data&lt;15&gt;"/><specSig signal="FPGA_data14_SPECSIG" value="FPGA_data&lt;14&gt;"/><specSig signal="FPGA_data13_SPECSIG" value="FPGA_data&lt;13&gt;"/><specSig signal="FPGA_data12_SPECSIG" value="FPGA_data&lt;12&gt;"/><specSig signal="FLASH_B_DQ0_SPECSIG" value="FLASH_B_DQ&lt;0&gt;"/><specSig signal="FLASH_B_DQ1_SPECSIG" value="FLASH_B_DQ&lt;1&gt;"/><specSig signal="FLASH_B_DQ2_SPECSIG" value="FLASH_B_DQ&lt;2&gt;"/><specSig signal="FLASH_B_DQ3_SPECSIG" value="FLASH_B_DQ&lt;3&gt;"/><specSig signal="FLASH_B_DQ4_SPECSIG" value="FLASH_B_DQ&lt;4&gt;"/><specSig signal="FLASH_B_DQ5_SPECSIG" value="FLASH_B_DQ&lt;5&gt;"/><specSig signal="FLASH_B_DQ6_SPECSIG" value="FLASH_B_DQ&lt;6&gt;"/><specSig signal="FLASH_B_DQ7_SPECSIG" value="FLASH_B_DQ&lt;7&gt;"/><specSig signal="FLASH_B_DQ8_SPECSIG" value="FLASH_B_DQ&lt;8&gt;"/><specSig signal="FLASH_B_DQ9_SPECSIG" value="FLASH_B_DQ&lt;9&gt;"/><specSig signal="FLASH_B_DQ10_SPECSIG" value="FLASH_B_DQ&lt;10&gt;"/><specSig signal="FLASH_A_DQ3_SPECSIG" value="FLASH_A_DQ&lt;3&gt;"/><specSig signal="FLASH_A_DQ2_SPECSIG" value="FLASH_A_DQ&lt;2&gt;"/><specSig signal="FLASH_A_DQ1_SPECSIG" value="FLASH_A_DQ&lt;1&gt;"/><specSig signal="FLASH_A_DQ0_SPECSIG" value="FLASH_A_DQ&lt;0&gt;"/><specSig signal="FLASH_B_DQ15_SPECSIG" value="FLASH_B_DQ&lt;15&gt;"/><specSig signal="FLASH_B_DQ14_SPECSIG" value="FLASH_B_DQ&lt;14&gt;"/><specSig signal="FLASH_B_DQ13_SPECSIG" value="FLASH_B_DQ&lt;13&gt;"/><specSig signal="FLASH_B_DQ12_SPECSIG" value="FLASH_B_DQ&lt;12&gt;"/><specSig signal="FLASH_B_DQ11_SPECSIG" value="FLASH_B_DQ&lt;11&gt;"/><specSig signal="FLASH_A_DQ4_SPECSIG" value="FLASH_A_DQ&lt;4&gt;"/><specSig signal="FLASH_A_DQ5_SPECSIG" value="FLASH_A_DQ&lt;5&gt;"/><specSig signal="FLASH_A_DQ6_SPECSIG" value="FLASH_A_DQ&lt;6&gt;"/><specSig signal="FLASH_A_DQ7_SPECSIG" value="FLASH_A_DQ&lt;7&gt;"/><specSig signal="FLASH_A_DQ8_SPECSIG" value="FLASH_A_DQ&lt;8&gt;"/><specSig signal="FLASH_A_DQ9_SPECSIG" value="FLASH_A_DQ&lt;9&gt;"/><specSig signal="FLASH_A_DQ10_SPECSIG" value="FLASH_A_DQ&lt;10&gt;"/><specSig signal="FLASH_A_DQ11_SPECSIG" value="FLASH_A_DQ&lt;11&gt;"/><specSig signal="FLASH_A_DQ12_SPECSIG" value="FLASH_A_DQ&lt;12&gt;"/><specSig signal="FLASH_A_DQ13_SPECSIG" value="FLASH_A_DQ&lt;13&gt;"/><specSig signal="FLASH_A_DQ14_SPECSIG" value="FLASH_A_DQ&lt;14&gt;"/><specSig signal="LEDs0_SPECSIG" value="LEDs&lt;0&gt;"/><specSig signal="LEDs1_SPECSIG" value="LEDs&lt;1&gt;"/><specSig signal="LEDs2_SPECSIG" value="LEDs&lt;2&gt;"/><specSig signal="LEDs3_SPECSIG" value="LEDs&lt;3&gt;"/><specSig signal="FLASH_A_DQ15_SPECSIG" value="FLASH_A_DQ&lt;15&gt;"/><specSig signal="clk_cnt_i1_SPECSIG" value="clk_cnt_i&lt;1&gt;"/><specSig signal="clk_cnt_i0_SPECSIG" value="clk_cnt_i&lt;0&gt;"/><specSig signal="pause21_SPECSIG" value="pause&lt;21&gt;"/><specSig signal="pause1_SPECSIG" value="pause&lt;1&gt;"/><specSig signal="pause22_SPECSIG" value="pause&lt;22&gt;"/><specSig signal="pause0_SPECSIG" value="pause&lt;0&gt;"/><specSig signal="pause23_SPECSIG" value="pause&lt;23&gt;"/><specSig signal="pause10_SPECSIG" value="pause&lt;10&gt;"/><specSig signal="pause11_SPECSIG" value="pause&lt;11&gt;"/><specSig signal="pause12_SPECSIG" value="pause&lt;12&gt;"/><specSig signal="pause13_SPECSIG" value="pause&lt;13&gt;"/><specSig signal="pause14_SPECSIG" value="pause&lt;14&gt;"/><specSig signal="pause15_SPECSIG" value="pause&lt;15&gt;"/><specSig signal="pause17_SPECSIG" value="pause&lt;17&gt;"/><specSig signal="pause7_SPECSIG" value="pause&lt;7&gt;"/><specSig signal="pause8_SPECSIG" value="pause&lt;8&gt;"/><specSig signal="pause9_SPECSIG" value="pause&lt;9&gt;"/><specSig signal="FLASH_A_DQ_buffered12_SPECSIG" value="FLASH_A_DQ_buffered&lt;12&gt;"/><specSig signal="FPGAData1_SPECSIG" value="FPGAData&lt;1&gt;"/><specSig signal="FLASH_A_DQ_buffered14_SPECSIG" value="FLASH_A_DQ_buffered&lt;14&gt;"/><specSig signal="FLASH_A_DQ_buffered5_SPECSIG" value="FLASH_A_DQ_buffered&lt;5&gt;"/><specSig signal="FPGAData2_SPECSIG" value="FPGAData&lt;2&gt;"/><specSig signal="FLASH_A_DQ_buffered13_SPECSIG" value="FLASH_A_DQ_buffered&lt;13&gt;"/><specSig signal="FLASH_A_DQ_buffered7_SPECSIG" value="FLASH_A_DQ_buffered&lt;7&gt;"/><specSig signal="FLASH_A_DQ_buffered9_SPECSIG" value="FLASH_A_DQ_buffered&lt;9&gt;"/><specSig signal="FPGAData6_SPECSIG" value="FPGAData&lt;6&gt;"/><specSig signal="FLASH_A_DQ_buffered1_SPECSIG" value="FLASH_A_DQ_buffered&lt;1&gt;"/></document>
