Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 47e68fc2f36f4f52a9cf6dcc6e905901 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Pratica_2_completa_behav xil_defaultlib.tb_Pratica_2_completa -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Pratica_2_completa [pratica_2_completa_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_pratica_2_completa
Built simulation snapshot tb_Pratica_2_completa_behav
