FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"V3P3\G";
2"VEE\G";
3"FOX_CLK_LVPECL_P";
4"UN$1$RSMD0805$I39$A";
5"FOX_CLK_LVPECL_N";
6"V3P3\G";
7"UN$1$Z4KE$I37$CAT";
8"V3P3\G";
9"GND\G";
10"EN_CLK_DIV_ECL";
11"DEFAULT_CLK";
12"BCKP_CLK";
13"VEE\G";
14"BCKP_CLK*";
15"GND\G";
16"GND\G";
17"GND\G";
18"RESET";
19"CLK_SEL";
20"RESET_ECL_P";
21"UN$1$RSMD0805$I16$B";
22"UN$1$RSMD0805$I17$B";
23"GND\G";
24"VEE\G";
25"GND\G";
26"VCC\G";
27"VCC\G";
28"FOX_100MHZ_P";
29"VEE\G";
30"UN$1$MC10H104$I4$A2";
31"VEE\G";
32"GND\G";
33"TUB_CLK_IN_N";
34"TUB_CLK_IN_P";
35"CLK_SEL_ECL_N";
36"CLK_SEL_ECL_P";
37"RESET_CLK_DIV_ECL";
38"VTT\G";
%"FOXCLOCK"
"1","(-3800,3450)","0","misc","I1";
;
$LOCATION"U26"
ROOM"CLK_PICK"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125"
CDS_LOCATION"U26"
$SEC"1"
CDS_SEC"1";
"GND"
$PN"3"9;
"VDD"
$PN"6"6;
"ED"
$PN"1"0;
"OUT* \B"
$PN"5"5;
"OUT"
$PN"4"3;
%"RSMD0805"
"1","(-775,3075)","1","resistors","I10";
;
VALUE"50"
$LOCATION"R26"
ROOM"CLK_PICK"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R26"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"38;
"B<0>"
$PN"2"36;
%"RSMD0805"
"1","(-975,3175)","1","resistors","I11";
;
VALUE"50"
$LOCATION"R24"
ROOM"CLK_PICK"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LOCATION"R24"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"38;
"B<0>"
$PN"2"28;
%"RSMD0805"
"1","(-825,3100)","1","resistors","I12";
;
VALUE"50"
$LOCATION"R25"
ROOM"CLK_PICK"
POSTOL"5%"
CDS_LIB"resistors"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
CDS_LOCATION"R25"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"38;
"B<0>"
$PN"2"35;
%"OUTPORT"
"1","(1075,3625)","0","standard","I13";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"11;
%"OUTPORT"
"1","(1075,3475)","0","standard","I14";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"12;
%"SY100EL91L"
"1","(-2450,3275)","0","ecl","I15";
;
$LOCATION"U27"
ROOM"CLK_PICK"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-150,325,150,-200"
CDS_LOCATION"U27"
$SEC"1"
CDS_SEC"1";
"VCC2"
$PN"20"1;
"VCC1"
$PN"11"1;
"GND1"
$PN"17"15;
"GND0"
$PN"14"15;
"VCC0"
$PN"1"1;
"PECL_VBB0"
$PN"4"0;
"PECL_VBB1"
$PN"7"0;
"Q2* \B"
$PN"12"0;
"Q1* \B"
$PN"15"0;
"Q0* \B"
$PN"18"22;
"Q2"
$PN"13"0;
"Q1"
$PN"16"0;
"Q0"
$PN"19"21;
"D2* \B"
$PN"9"0;
"D1* \B"
$PN"6"0;
"D0* \B"
$PN"3"5;
"D2"
$PN"8"0;
"D1"
$PN"5"0;
"D0"
$PN"2"3;
"VEE"
$PN"10"2;
%"RSMD0805"
"1","(-2025,2975)","1","resistors","I16";
;
VALUE"50"
$LOCATION"R20"
ROOM"CLK_PICK"
POSTOL"5%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
NEEDS_NO_SIZE"TRUE"
PACKTYPE"0805"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LOCATION"R20"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"38;
"B<0>"
$PN"2"21;
%"RSMD0805"
"1","(-1975,3000)","1","resistors","I17";
;
VALUE"50"
$LOCATION"R21"
ROOM"CLK_PICK"
POSTOL"5%"
PACKTYPE"0805"
CDS_LIB"resistors"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LOCATION"R21"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"38;
"B<0>"
$PN"2"22;
%"RSMD0805"
"1","(-1750,2850)","1","resistors","I18";
;
VALUE"50"
$LOCATION"R22"
ROOM"CLK_PICK"
POSTOL"5%"
CDS_LIB"resistors"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TOL_ON_OFF"ON"
PACKTYPE"0805"
CDS_LOCATION"R22"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"38;
"B<0>"
$PN"2"37;
%"RSMD0805"
"1","(-1600,2850)","1","resistors","I19";
;
VALUE"50"
$LOCATION"R23"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
PACKTYPE"0805"
POSTOL"5%"
ROOM"CLK_PICK"
CDS_LOCATION"R23"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"38;
"B<0>"
$PN"2"10;
%"INPORT"
"1","(-2000,4500)","0","standard","I20";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"18;
%"CSMD0603"
"1","(-425,3950)","0","capacitors","I21";
;
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
VALUE"0.1UF"
$LOCATION"C37"
TOL"10%"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
POSTOL"10%"
ROOM"CLK_PICK"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LOCATION"C37"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"24;
"A<0>"
$PN"1"23;
%"CSMD0603"
"1","(-1075,3900)","0","capacitors","I22";
;
PART_NAME"CSMD0603"
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
$LOCATION"C36"
ROOM"CLK_PICK"
TOL"10%"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
CDS_LOCATION"C36"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"29;
"A<0>"
$PN"1"17;
%"CSMD0603"
"1","(-1425,3900)","0","capacitors","I23";
;
PART_NAME"CSMD0603"
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
$LOCATION"C35"
ROOM"CLK_PICK"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"10%"
CDS_LIB"capacitors"
CDS_LOCATION"C35"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"17;
"A<0>"
$PN"1"27;
%"CSMD0603"
"1","(-1700,3750)","0","capacitors","I24";
;
VALUE"0.1UF"
PART_NAME"CSMD0603"
VOLTAGE"50V"
PACKTYPE"0603"
$LOCATION"C34"
ROOM"CLK_PICK"
TOL"10%"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
POSTOL"10%"
CDS_LOCATION"C34"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"13;
"A<0>"
$PN"1"25;
%"CSMD0603"
"1","(-2300,3775)","0","capacitors","I25";
;
PART_NAME"CSMD0603"
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
$LOCATION"C33"
ROOM"CLK_PICK"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
CDS_LIB"capacitors"
TOL"10%"
POSTOL"10%"
CDS_LOCATION"C33"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"1;
"A<0>"
$PN"1"15;
%"CSMD0603"
"1","(-2725,3775)","0","capacitors","I26";
;
VALUE"0.1UF"
PART_NAME"CSMD0603"
VOLTAGE"50V"
PACKTYPE"0603"
$LOCATION"C32"
ROOM"CLK_PICK"
POSTOL"10%"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"10%"
CDS_LOCATION"C32"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"15;
"A<0>"
$PN"1"2;
%"CSMD0603"
"1","(-3800,3825)","0","capacitors","I27";
;
VOLTAGE"25V"
VALUE"10NF"
PART_NAME"CSMD0603"
PACKTYPE"0603"
$LOCATION"C31"
ROOM"CLK_PICK"
TOL"10%"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LOCATION"C31"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"9;
"A<0>"
$PN"1"6;
%"SY100EL34L"
"1","(-1650,3300)","0","misc","I3";
;
$LOCATION"U28"
ROOM"CLK_PICK"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-175"
CDS_LIB"misc"
CDS_LOCATION"U28"
$SEC"1"
CDS_SEC"1";
"Q0"
$PN"1"28;
"Q1"
$PN"4"0;
"Q2"
$PN"7"0;
"Q0* \B"
$PN"2"0;
"Q1* \B"
$PN"5"0;
"Q2* \B"
$PN"8"0;
"VEE"
$PN"9"13;
"EN* \B"
$PN"15"10;
"CLK* \B"
$PN"12"22;
"CLK"
$PN"13"21;
"VBB"
$PN"11"0;
"MR"
$PN"10"37;
"GND0"
$PN"3"25;
"GND1"
$PN"6"25;
"GND2"
$PN"16"25;
%"OUTPORT"
"1","(-350,4250)","0","standard","I30";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"20;
%"RSMD0805"
"1","(-600,3075)","1","resistors","I31";
;
VALUE"50"
$LOCATION"R349"
ROOM"CLK_PICK"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
TC2"RTMPO"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
MAX_TEMP"RTMAX"
CDS_LOCATION"R349"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"38;
"B<0>"
$PN"2"30;
%"MC10H116"
"1","(-875,2025)","0","ecl","I32";
;
$LOCATION"U153"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-175"
CDS_LOCATION"U153"
$SEC"1"
CDS_SEC"1";
"Q1"
$PN"4"30;
"Q1* \B"
$PN"3"0;
"Q3"
$PN"19"0;
"Q3* \B"
$PN"18"0;
"D1"
$PN"7"34;
"D1* \B"
$PN"5"33;
"D3* \B"
$PN"15"0;
"GND2"
$PN"20"32;
"GND1"
$PN"2"32;
"VEE"
$PN"10"31;
"VBB"
$PN"14"0;
"Q2"
$PN"9"0;
"Q2* \B"
$PN"8"0;
"D3"
$PN"17"0;
"D2* \B"
$PN"12"0;
"D2"
$PN"13"0;
%"CSMD0603"
"1","(-925,2450)","0","capacitors","I33";
;
VOLTAGE"50V"
VALUE"0.1UF"
PACKTYPE"0603"
PART_NAME"CSMD0603"
$LOCATION"C184"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
ROOM"CLK_PICK"
POSTOL"10%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
TOL"10%"
CDS_LOCATION"C184"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"32;
"A<0>"
$PN"1"31;
%"INPORT"
"1","(-1650,2125)","0","standard","I34";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"33;
%"RSMD0805"
"1","(-1375,2500)","1","resistors","I35";
;
VALUE"50"
$LOCATION"R369"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
PACKTYPE"0805"
POSTOL"5%"
ROOM"CLK_PICK"
CDS_LOCATION"R369"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"34;
"B<0>"
$PN"2"38;
%"RSMD0805"
"1","(-1300,2500)","1","resistors","I36";
;
VALUE"50"
$LOCATION"R370"
ROOM"CLK_PICK"
POSTOL"5%"
PACKTYPE"0805"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R370"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"33;
"B<0>"
$PN"2"38;
%"Z4KE"
"1","(-3625,3050)","0","diodes","I37";
;
CDS_LIB"diodes"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"CAT"7;
"AND"8;
%"Z4KE"
"1","(-3375,3050)","0","diodes","I38";
;
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"diodes";
"CAT"4;
"AND"7;
%"RSMD0805"
"1","(-3075,3250)","1","resistors","I39";
;
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805"
$LOCATION"?"
VALUE"50";
"A<0>"4;
"B<0>"3;
%"MC10H104"
"1","(-400,3450)","0","ecl","I4";
;
$LOCATION"U30"
ROOM"CLK_PICK"
CDS_LMAN_SYM_OUTLINE"-125,325,125,-200"
CDS_LIB"ecl"
CDS_LOCATION"U30"
$SEC"1"
CDS_SEC"1";
"VEE"
$PN"10"24;
"GND2"
$PN"20"23;
"GND1"
$PN"2"23;
"Q4* \B"
$PN"12"14;
"Q4"
$PN"19"12;
"Q3"
$PN"18"12;
"Q2"
$PN"4"11;
"Q1"
$PN"3"11;
"B4"
$PN"17"36;
"B3"
$PN"14"35;
"B2"
$PN"9"35;
"B1"
$PN"7"36;
"A4"
$PN"15"30;
"A3"
$PN"13"28;
"A2"
$PN"8"30;
"A1"
$PN"5"28;
%"RSMD0805"
"1","(-3200,3250)","1","resistors","I40";
;
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805"
$LOCATION"?"
VALUE"50";
"A<0>"4;
"B<0>"5;
%"MC10H124"
"1","(-1300,4325)","0","ecl","I5";
;
$LOCATION"U29"
ROOM"CLK_PICK"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-175,375,175,-200"
CDS_LOCATION"U29"
$SEC"1"
CDS_SEC"1";
"COMMON"
$PN"8"26;
"GND"
$PN"20"17;
"VCC"
$PN"12"27;
"VEE"
$PN"10"29;
"D_OUT* \B"
$PN"17"0;
"C_OUT* \B"
$PN"15"0;
"B_OUT* \B"
$PN"4"0;
"A_OUT* \B"
$PN"5"35;
"D_OUT"
$PN"18"20;
"C_OUT"
$PN"19"10;
"B_OUT"
$PN"2"37;
"A_OUT"
$PN"3"36;
"D_IN"
$PN"14"18;
"C_IN"
$PN"13"16;
"B_IN"
$PN"9"18;
"A_IN"
$PN"7"19;
%"INPORT"
"1","(-2000,4575)","0","standard","I6";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"19;
%"INPORT"
"1","(-1650,2175)","0","standard","I7";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"34;
%"TESTPOINT_L"
"1","(150,3350)","0","misc","I8";
;
$LOCATION"TP12"
ROOM"CLK_PICK"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc"
CDS_LOCATION"TP12"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"14;
%"RSMD0805"
"1","(-100,3050)","1","resistors","I9";
;
VALUE"50"
$LOCATION"R27"
ROOM"CLK_PICK"
MAX_TEMP"RTMAX"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
TC2"RTMPO"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
POSTOL"5%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LOCATION"R27"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"38;
"B<0>"
$PN"2"14;
END.
