module top_module(
    input [31:0] a,
    input [31:0] b,
    input sub,
    output [31:0] sum
);
    wire c1,c2;  
    wire [31:0]w1,w2;
    assign w1={32{sub}};
    assign w2=w1^b;
    add16 instance1(a[15:0],w2[15:0],sub,sum[15:0],c1);
    add16 instance2(a[31:16],w2[31:16],c1,sum[31:16],c2);
    
endmodule
