library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity IFetch is
    Port (Jump : in STD_LOGIC;
          JumpAddress : in STD_LOGIC_VECTOR(31 downto 0);
          PCSrc : in STD_LOGIC;
          BranchAddress : in STD_LOGIC_VECTOR(31 downto 0);
          En : in STD_LOGIC;
          RST : in STD_LOGIC;
          clk : in STD_LOGIC;
          PC : out STD_LOGIC_VECTOR(31 downto 0);
          Instruction : out STD_LOGIC_VECTOR(31 downto 0));
end IFetch;



architecture Behavioral of IFetch is
type rom_t is array(0 to 31) of STD_LOGIC_VECTOR(31 downto 0);
signal mem : rom_t := (
    -- INIT
    B"100011_00000_00011_0000000000000000", -- 00: LW $3, 0($0)       -- $3 <- mem[0] (incarca adresa vectorului A)
    B"100011_00000_00010_0000000000000100", -- 01: LW $2, 4($0)       -- $2 <- mem[4] (incarca numarul de elemente N)
    B"001000_00000_00110_0000000000000001", -- 02: ADDI $6, $0, 1     -- $6 <- 1 (sirul presupus ordonat)
    B"001000_00000_00001_0000000000000000", -- 03: ADDI $1, $0, 0     -- $1 <- 0 (indexul i)
    B"001000_00010_01000_1111111111111111", -- 04: ADDI $8, $2, -1    -- $8 <- N - 1

    -- LOOP:
    B"000100_00001_01000_0000000000000111", -- 05: BEQ $1, $8, +7     -- daca i = N-1, sari la FINISH
    B"000000_00001_00000_00010_00000_000100", -- 06: SLL $2, $1, 2    -- $2 <- i * 4 (offsetul)
    B"000000_00011_00010_00011_00000_100000", -- 07: ADD $3, $3, $2   -- $3 <- A + i*4
    B"100011_00011_00100_0000000000000000", -- 08: LW $4, 0($3)       -- $4 <- mem[A[i]]
    B"100011_00011_00101_0000000000000100", -- 09: LW $5, 4($3)       -- $5 <- mem[A[i+1]]
    B"000000_00100_00101_00100_00000_101010", -- 0A: SLT $4, $4, $5   -- $4 <- (A[i] < A[i+1]) ? 1 : 0
    B"000100_00100_00000_0000000000000010", -- 0B: BEQ $4, $0, +2     -- daca A[i] >= A[i+1], sari la SET0
    B"001000_00001_00001_0000000000000001", -- 0C: ADDI $1, $1, 1     -- i++
    B"000010_00000_00000_0000000000000101", -- 0D: J 5                -- sari inapoi la LOOP

    -- SET0:
    B"001000_00000_00110_0000000000000000", -- 0E: ADDI $6, $0, 0     -- sirul nu e ordonat

    -- FINISH:
    B"101011_00000_00110_0000000000001000", -- 0F: SW $6, 8($0)       -- mem[8] <- $6

    -- Umplere cu 0
    others => (others => '0')
);

signal Q : STD_LOGIC_VECTOR(31 downto 0);
signal D : STD_LOGIC_VECTOR(31 downto 0);
signal Mux1 : STD_LOGIC_VECTOR(31 downto 0);

begin
    process(clk, RST)
    begin
        if RST = '1' then Q <= (others => '0');
        elsif rising_edge(clk) then 
            if En = '1' then Q <= D;
            end if;
        end if;     
    end process;
    
    PC <= Q + X"00000004";  

    with PCSrc SELECT 
        Mux1 <= Q + 4 when '0',
        BranchAddress when '1'; 
    
    with Jump SELECT
        D <= Mux1 when '0',
        JumpAddress when '1';
    
    Instruction <= mem(conv_integer(Q(6 downto 2)));
end Behavioral;