Simulator report for lab4
Sun Oct 20 16:41:46 2013
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |main|memory:inst|lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ALTSYNCRAM
  6. |main|memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 361 nodes    ;
; Simulation Coverage         ;      37.77 % ;
; Total Number of Transitions ; 1979         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                        ;
+--------------------------------------------------------------------------------------------+--------------+---------------+
; Option                                                                                     ; Setting      ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------+---------------+
; Simulation mode                                                                            ; Functional   ; Timing        ;
; Start time                                                                                 ; 0 ns         ; 0 ns          ;
; Simulation results format                                                                  ; CVWF         ;               ;
; Vector input source                                                                        ; Waveform.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On           ; On            ;
; Check outputs                                                                              ; Off          ; Off           ;
; Report simulation coverage                                                                 ; On           ; On            ;
; Display complete 1/0 value coverage report                                                 ; On           ; On            ;
; Display missing 1-value coverage report                                                    ; On           ; On            ;
; Display missing 0-value coverage report                                                    ; On           ; On            ;
; Detect setup and hold time violations                                                      ; Off          ; Off           ;
; Detect glitches                                                                            ; Off          ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off          ; Off           ;
; Generate Signal Activity File                                                              ; Off          ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off          ; Off           ;
; Group bus channels in simulation results                                                   ; Off          ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On           ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE   ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off          ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off          ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto         ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+-------------------------------------------------------------------------------------------------------------+
; |main|memory:inst|lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ALTSYNCRAM ;
+-------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+---------------------------------------------------------------------------------------------------------+
; |main|memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ALTSYNCRAM ;
+---------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      37.77 % ;
; Total nodes checked                                 ; 361          ;
; Total output ports checked                          ; 376          ;
; Total output ports with complete 1/0-value coverage ; 142          ;
; Total output ports with no 1/0-value coverage       ; 177          ;
; Total output ports with no 1-value coverage         ; 215          ;
; Total output ports with no 0-value coverage         ; 196          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                           ; Output Port Name                                                                                                                                                    ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |main|dataFromMemory[3]                                                                                                                                             ; |main|dataFromMemory[3]                                                                                                                                             ; pin_out          ;
; |main|dataFromMemory[1]                                                                                                                                             ; |main|dataFromMemory[1]                                                                                                                                             ; pin_out          ;
; |main|dataFromMemory[0]                                                                                                                                             ; |main|dataFromMemory[0]                                                                                                                                             ; pin_out          ;
; |main|inst3                                                                                                                                                         ; |main|inst3                                                                                                                                                         ; out0             ;
; |main|inst4                                                                                                                                                         ; |main|inst4                                                                                                                                                         ; out0             ;
; |main|clk                                                                                                                                                           ; |main|clk                                                                                                                                                           ; out              ;
; |main|control:inst2|inst14                                                                                                                                          ; |main|control:inst2|inst14                                                                                                                                          ; out0             ;
; |main|control:inst2|inst4                                                                                                                                           ; |main|control:inst2|inst4                                                                                                                                           ; regout           ;
; |main|control:inst2|inst4~0                                                                                                                                         ; |main|control:inst2|inst4~0                                                                                                                                         ; out0             ;
; |main|control:inst2|inst16                                                                                                                                          ; |main|control:inst2|inst16                                                                                                                                          ; out0             ;
; |main|control:inst2|IPreg:inst|inst1                                                                                                                                ; |main|control:inst2|IPreg:inst|inst1                                                                                                                                ; out0             ;
; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita0                                       ; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita0                                       ; sumout           ;
; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita0                                       ; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita0~COUT                                  ; cout             ;
; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita1                                       ; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita1                                       ; sumout           ;
; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita1                                       ; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita1~COUT                                  ; cout             ;
; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita2                                       ; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita2                                       ; sumout           ;
; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita2                                       ; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita2~COUT                                  ; cout             ;
; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita3                                       ; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita3                                       ; sumout           ;
; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita3                                       ; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita3~COUT                                  ; cout             ;
; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita4                                       ; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita4                                       ; sumout           ;
; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_reg_bit1a[3]                                     ; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[3]                                                ; regout           ;
; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_reg_bit1a[2]                                     ; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[2]                                                ; regout           ;
; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_reg_bit1a[1]                                     ; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[1]                                                ; regout           ;
; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_reg_bit1a[0]                                     ; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[0]                                                ; regout           ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~1                                                          ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~1                                                          ; out0             ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout                                                            ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout                                                            ; out0             ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~1                                                          ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~1                                                          ; out0             ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout                                                            ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout                                                            ; out0             ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~1                                                          ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~1                                                          ; out0             ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout                                                            ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout                                                            ; out0             ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~1                                                          ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~1                                                          ; out0             ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout                                                            ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout                                                            ; out0             ;
; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                             ; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                                             ; regout           ;
; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                                              ; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0]                                                                              ; regout           ;
; |main|control:inst2|CommandDecoder:inst1|inst8                                                                                                                      ; |main|control:inst2|CommandDecoder:inst1|inst8                                                                                                                      ; out0             ;
; |main|control:inst2|CommandDecoder:inst1|inst7                                                                                                                      ; |main|control:inst2|CommandDecoder:inst1|inst7                                                                                                                      ; out0             ;
; |main|control:inst2|CommandDecoder:inst1|inst4                                                                                                                      ; |main|control:inst2|CommandDecoder:inst1|inst4                                                                                                                      ; regout           ;
; |main|control:inst2|CommandDecoder:inst1|inst4~0                                                                                                                    ; |main|control:inst2|CommandDecoder:inst1|inst4~0                                                                                                                    ; out0             ;
; |main|control:inst2|CommandDecoder:inst1|inst12                                                                                                                     ; |main|control:inst2|CommandDecoder:inst1|inst12                                                                                                                     ; out0             ;
; |main|control:inst2|CommandDecoder:inst1|RtoM:inst9|inst8                                                                                                           ; |main|control:inst2|CommandDecoder:inst1|RtoM:inst9|inst8                                                                                                           ; out0             ;
; |main|control:inst2|CommandDecoder:inst1|RtoM:inst9|inst5                                                                                                           ; |main|control:inst2|CommandDecoder:inst1|RtoM:inst9|inst5                                                                                                           ; regout           ;
; |main|control:inst2|CommandDecoder:inst1|RtoM:inst9|inst5~0                                                                                                         ; |main|control:inst2|CommandDecoder:inst1|RtoM:inst9|inst5~0                                                                                                         ; out0             ;
; |main|control:inst2|CommandDecoder:inst1|RtoM:inst9|inst12                                                                                                          ; |main|control:inst2|CommandDecoder:inst1|RtoM:inst9|inst12                                                                                                          ; out0             ;
; |main|control:inst2|CommandDecoder:inst1|RtoM:inst9|inst26                                                                                                          ; |main|control:inst2|CommandDecoder:inst1|RtoM:inst9|inst26                                                                                                          ; out0             ;
; |main|control:inst2|CommandDecoder:inst1|RtoM:inst9|inst11                                                                                                          ; |main|control:inst2|CommandDecoder:inst1|RtoM:inst9|inst11                                                                                                          ; out0             ;
; |main|control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|counter_comb_bita0                  ; |main|control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|counter_comb_bita0~COMBOUT          ; combout          ;
; |main|control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|counter_reg_bit1a[0]                ; |main|control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]                           ; regout           ;
; |main|control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|cout_actual                        ; |main|control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|cout_actual                        ; out0             ;
; |main|control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|counter_comb_bita0                 ; |main|control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|counter_comb_bita0                 ; sumout           ;
; |main|control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|counter_comb_bita0                 ; |main|control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|counter_comb_bita0~COUT            ; cout             ;
; |main|control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|counter_comb_bita1                 ; |main|control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|counter_comb_bita1                 ; sumout           ;
; |main|control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|counter_reg_bit1a[0]               ; |main|control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[0]                          ; regout           ;
; |main|control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|cmpr_8dc:cmpr2|aneb_result_wire[0] ; |main|control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|cmpr_8dc:cmpr2|aneb_result_wire[0] ; out0             ;
; |main|control:inst2|CommandDecoder:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]                                   ; |main|control:inst2|CommandDecoder:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3]                                   ; out0             ;
; |main|control:inst2|CommandDecoder:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2]                                   ; |main|control:inst2|CommandDecoder:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[2]                                   ; out0             ;
; |main|control:inst2|CommandDecoder:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]                                    ; |main|control:inst2|CommandDecoder:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[3]                                    ; out0             ;
; |main|control:inst2|CommandDecoder:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[2]                                    ; |main|control:inst2|CommandDecoder:inst1|lpm_decode0:inst|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode1w[2]                                    ; out0             ;
; |main|control:inst2|CommandDecoder:inst1|JMP:inst3|inst10                                                                                                           ; |main|control:inst2|CommandDecoder:inst1|JMP:inst3|inst10                                                                                                           ; out0             ;
; |main|control:inst2|CommandDecoder:inst1|JMP:inst3|inst8                                                                                                            ; |main|control:inst2|CommandDecoder:inst1|JMP:inst3|inst8                                                                                                            ; out0             ;
; |main|control:inst2|CommandDecoder:inst1|JMP:inst3|inst4                                                                                                            ; |main|control:inst2|CommandDecoder:inst1|JMP:inst3|inst4                                                                                                            ; regout           ;
; |main|control:inst2|CommandDecoder:inst1|JMP:inst3|inst4~0                                                                                                          ; |main|control:inst2|CommandDecoder:inst1|JMP:inst3|inst4~0                                                                                                          ; out0             ;
; |main|control:inst2|CommandDecoder:inst1|JMP:inst3|inst11                                                                                                           ; |main|control:inst2|CommandDecoder:inst1|JMP:inst3|inst11                                                                                                           ; out0             ;
; |main|control:inst2|CommandDecoder:inst1|JMP:inst3|inst26                                                                                                           ; |main|control:inst2|CommandDecoder:inst1|JMP:inst3|inst26                                                                                                           ; out0             ;
; |main|control:inst2|CommandDecoder:inst1|JMP:inst3|inst9                                                                                                            ; |main|control:inst2|CommandDecoder:inst1|JMP:inst3|inst9                                                                                                            ; out0             ;
; |main|control:inst2|CommandDecoder:inst1|JMP:inst3|inst13                                                                                                           ; |main|control:inst2|CommandDecoder:inst1|JMP:inst3|inst13                                                                                                           ; out0             ;
; |main|control:inst2|CommandDecoder:inst1|JMP:inst3|inst12                                                                                                           ; |main|control:inst2|CommandDecoder:inst1|JMP:inst3|inst12                                                                                                           ; out0             ;
; |main|control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|counter_comb_bita0                   ; |main|control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|counter_comb_bita0~COMBOUT           ; combout          ;
; |main|control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|counter_reg_bit1a[0]                 ; |main|control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]                            ; regout           ;
; |main|control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|cout_actual                        ; |main|control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|cout_actual                        ; out0             ;
; |main|control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|counter_comb_bita0                 ; |main|control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|counter_comb_bita0                 ; sumout           ;
; |main|control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|counter_comb_bita0                 ; |main|control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|counter_comb_bita0~COUT            ; cout             ;
; |main|control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|counter_comb_bita1                 ; |main|control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|counter_comb_bita1                 ; sumout           ;
; |main|control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|counter_comb_bita1                 ; |main|control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|counter_comb_bita1~COUT            ; cout             ;
; |main|control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|counter_reg_bit1a[1]               ; |main|control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                          ; regout           ;
; |main|control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|counter_reg_bit1a[0]               ; |main|control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                          ; regout           ;
; |main|control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|cmpr_8dc:cmpr2|aneb_result_wire[0] ; |main|control:inst2|CommandDecoder:inst1|JMP:inst3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|cmpr_8dc:cmpr2|aneb_result_wire[0] ; out0             ;
; |main|control:inst2|clkRouter1:inst3|inst12                                                                                                                         ; |main|control:inst2|clkRouter1:inst3|inst12                                                                                                                         ; out0             ;
; |main|control:inst2|clkRouter1:inst3|inst13                                                                                                                         ; |main|control:inst2|clkRouter1:inst3|inst13                                                                                                                         ; out0             ;
; |main|control:inst2|clkRouter1:inst3|inst10                                                                                                                         ; |main|control:inst2|clkRouter1:inst3|inst10                                                                                                                         ; out0             ;
; |main|control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0                                ; |main|control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0                                ; sumout           ;
; |main|control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0                                ; |main|control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT                           ; cout             ;
; |main|control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1                                ; |main|control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1                                ; sumout           ;
; |main|control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_reg_bit1a[1]                              ; |main|control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                         ; regout           ;
; |main|control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_reg_bit1a[0]                              ; |main|control:inst2|clkRouter1:inst3|lpm_counter7:inst9|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                         ; regout           ;
; |main|control:inst2|ClkRouter:inst15|inst8                                                                                                                          ; |main|control:inst2|ClkRouter:inst15|inst8                                                                                                                          ; out0             ;
; |main|control:inst2|ClkRouter:inst15|inst4                                                                                                                          ; |main|control:inst2|ClkRouter:inst15|inst4                                                                                                                          ; regout           ;
; |main|control:inst2|ClkRouter:inst15|inst4~0                                                                                                                        ; |main|control:inst2|ClkRouter:inst15|inst4~0                                                                                                                        ; out0             ;
; |main|control:inst2|ClkRouter:inst15|inst12                                                                                                                         ; |main|control:inst2|ClkRouter:inst15|inst12                                                                                                                         ; out0             ;
; |main|control:inst2|ClkRouter:inst15|inst26                                                                                                                         ; |main|control:inst2|ClkRouter:inst15|inst26                                                                                                                         ; out0             ;
; |main|control:inst2|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_comb_bita0                                ; |main|control:inst2|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_comb_bita0~COMBOUT                        ; combout          ;
; |main|control:inst2|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|counter_reg_bit1a[0]                              ; |main|control:inst2|ClkRouter:inst15|lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_nlh:auto_generated|safe_q[0]                                         ; regout           ;
; |main|control:inst2|ClkRouter:inst15|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|counter_comb_bita0                                 ; |main|control:inst2|ClkRouter:inst15|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|counter_comb_bita0~COMBOUT                         ; combout          ;
; |main|control:inst2|ClkRouter:inst15|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|counter_reg_bit1a[0]                               ; |main|control:inst2|ClkRouter:inst15|lpm_counter8:inst|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]                                          ; regout           ;
; |main|control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|cout_actual                                       ; |main|control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|cout_actual                                       ; out0             ;
; |main|control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|counter_comb_bita0                                ; |main|control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|counter_comb_bita0                                ; sumout           ;
; |main|control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|counter_comb_bita0                                ; |main|control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|counter_comb_bita0~COUT                           ; cout             ;
; |main|control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|counter_comb_bita1                                ; |main|control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|counter_comb_bita1                                ; sumout           ;
; |main|control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|counter_comb_bita1                                ; |main|control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|counter_comb_bita1~COUT                           ; cout             ;
; |main|control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|counter_reg_bit1a[1]                              ; |main|control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[1]                                         ; regout           ;
; |main|control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|counter_reg_bit1a[0]                              ; |main|control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|safe_q[0]                                         ; regout           ;
; |main|control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|cmpr_8dc:cmpr2|aneb_result_wire[0]                ; |main|control:inst2|ClkRouter:inst15|lpm_counter2:inst5|lpm_counter:lpm_counter_component|cntr_pvi:auto_generated|cmpr_8dc:cmpr2|aneb_result_wire[0]                ; out0             ;
; |main|Ron:inst1|inst14                                                                                                                                              ; |main|Ron:inst1|inst14                                                                                                                                              ; out0             ;
; |main|Ron:inst1|inst18                                                                                                                                              ; |main|Ron:inst1|inst18                                                                                                                                              ; out0             ;
; |main|Ron:inst1|inst8                                                                                                                                               ; |main|Ron:inst1|inst8                                                                                                                                               ; out0             ;
; |main|Ron:inst1|inst7                                                                                                                                               ; |main|Ron:inst1|inst7                                                                                                                                               ; regout           ;
; |main|Ron:inst1|inst7~0                                                                                                                                             ; |main|Ron:inst1|inst7~0                                                                                                                                             ; out0             ;
; |main|Ron:inst1|inst12                                                                                                                                              ; |main|Ron:inst1|inst12                                                                                                                                              ; out0             ;
; |main|Ron:inst1|inst26                                                                                                                                              ; |main|Ron:inst1|inst26                                                                                                                                              ; out0             ;
; |main|Ron:inst1|inst20                                                                                                                                              ; |main|Ron:inst1|inst20                                                                                                                                              ; out0             ;
; |main|Ron:inst1|inst16                                                                                                                                              ; |main|Ron:inst1|inst16                                                                                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~22                                                                                        ; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~22                                                                                        ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~21                                                                                        ; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~21                                                                                        ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~22                                                                                        ; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~22                                                                                        ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~24                                                                                        ; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~24                                                                                        ; out0             ;
; |main|Ron:inst1|lpm_counter8:inst6|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|counter_comb_bita0                                                     ; |main|Ron:inst1|lpm_counter8:inst6|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|counter_comb_bita0~COMBOUT                                             ; combout          ;
; |main|Ron:inst1|lpm_counter8:inst6|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|counter_reg_bit1a[0]                                                   ; |main|Ron:inst1|lpm_counter8:inst6|lpm_counter:lpm_counter_component|cntr_p3i:auto_generated|safe_q[0]                                                              ; regout           ;
; |main|Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0                                                    ; |main|Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0                                                    ; sumout           ;
; |main|Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0                                                    ; |main|Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita0~COUT                                               ; cout             ;
; |main|Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1                                                    ; |main|Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_comb_bita1                                                    ; sumout           ;
; |main|Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_reg_bit1a[1]                                                  ; |main|Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]                                                             ; regout           ;
; |main|Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|counter_reg_bit1a[0]                                                  ; |main|Ron:inst1|lpm_counter7:inst15|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]                                                             ; regout           ;
; |main|memory:inst|inst2                                                                                                                                             ; |main|memory:inst|inst2                                                                                                                                             ; out0             ;
; |main|memory:inst|gdfx_temp0[3]                                                                                                                                     ; |main|memory:inst|gdfx_temp0[3]                                                                                                                                     ; out0             ;
; |main|memory:inst|gdfx_temp0[1]                                                                                                                                     ; |main|memory:inst|gdfx_temp0[1]                                                                                                                                     ; out0             ;
; |main|memory:inst|inst5                                                                                                                                             ; |main|memory:inst|inst5                                                                                                                                             ; out0             ;
; |main|memory:inst|inst8                                                                                                                                             ; |main|memory:inst|inst8                                                                                                                                             ; out0             ;
; |main|memory:inst|lpm_bustri:inst1|dout[3]                                                                                                                          ; |main|memory:inst|lpm_bustri:inst1|dout[3]                                                                                                                          ; out              ;
; |main|memory:inst|lpm_bustri:inst1|dout[1]                                                                                                                          ; |main|memory:inst|lpm_bustri:inst1|dout[1]                                                                                                                          ; out              ;
; |main|memory:inst|lpm_bustri:inst1|din[3]                                                                                                                           ; |main|memory:inst|lpm_bustri:inst1|din[3]                                                                                                                           ; out              ;
; |main|memory:inst|lpm_bustri:inst1|din[1]                                                                                                                           ; |main|memory:inst|lpm_bustri:inst1|din[1]                                                                                                                           ; out              ;
; |main|memory:inst|lpm_rom:rom|otri[3]                                                                                                                               ; |main|memory:inst|lpm_rom:rom|otri[3]                                                                                                                               ; out              ;
; |main|memory:inst|lpm_rom:rom|otri[1]                                                                                                                               ; |main|memory:inst|lpm_rom:rom|otri[1]                                                                                                                               ; out              ;
; |main|memory:inst|lpm_rom:rom|otri[0]                                                                                                                               ; |main|memory:inst|lpm_rom:rom|otri[0]                                                                                                                               ; out              ;
; |main|memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a0                                                           ; |main|memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|q_a[0]                                                                 ; portadataout0    ;
; |main|memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a1                                                           ; |main|memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|q_a[1]                                                                 ; portadataout0    ;
; |main|memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a3                                                           ; |main|memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|q_a[3]                                                                 ; portadataout0    ;
; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w0_n0_mux_dataout~1                                                                         ; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w0_n0_mux_dataout~1                                                                         ; out0             ;
; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w0_n0_mux_dataout                                                                           ; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w0_n0_mux_dataout                                                                           ; out0             ;
; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w1_n0_mux_dataout~1                                                                         ; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w1_n0_mux_dataout~1                                                                         ; out0             ;
; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w1_n0_mux_dataout                                                                           ; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w1_n0_mux_dataout                                                                           ; out0             ;
; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w3_n0_mux_dataout~1                                                                         ; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w3_n0_mux_dataout~1                                                                         ; out0             ;
; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w3_n0_mux_dataout                                                                           ; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w3_n0_mux_dataout                                                                           ; out0             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                             ; Output Port Name                                                                                                                                         ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |main|dataFromMemory[7]                                                                                                                               ; |main|dataFromMemory[7]                                                                                                                                  ; pin_out          ;
; |main|dataFromMemory[6]                                                                                                                               ; |main|dataFromMemory[6]                                                                                                                                  ; pin_out          ;
; |main|dataFromMemory[5]                                                                                                                               ; |main|dataFromMemory[5]                                                                                                                                  ; pin_out          ;
; |main|dataFromMemory[4]                                                                                                                               ; |main|dataFromMemory[4]                                                                                                                                  ; pin_out          ;
; |main|dataFromMemory[2]                                                                                                                               ; |main|dataFromMemory[2]                                                                                                                                  ; pin_out          ;
; |main|start/stop                                                                                                                                      ; |main|start/stop                                                                                                                                         ; out              ;
; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita4                         ; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita4~COUT                       ; cout             ;
; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita5                         ; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita5                            ; sumout           ;
; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita5                         ; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita5~COUT                       ; cout             ;
; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita6                         ; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita6                            ; sumout           ;
; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita6                         ; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita6~COUT                       ; cout             ;
; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita7                         ; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita7                            ; sumout           ;
; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_reg_bit1a[7]                       ; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                                     ; regout           ;
; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_reg_bit1a[6]                       ; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                                     ; regout           ;
; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_reg_bit1a[5]                       ; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                                     ; regout           ;
; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_reg_bit1a[4]                       ; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                                     ; regout           ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0                                            ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0                                               ; out0             ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~0                                            ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~0                                               ; out0             ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0                                            ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0                                               ; out0             ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~0                                            ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~0                                               ; out0             ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0                                            ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0                                               ; out0             ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~1                                            ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~1                                               ; out0             ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout                                              ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout                                                 ; out0             ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~0                                            ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~0                                               ; out0             ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~1                                            ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~1                                               ; out0             ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout                                              ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout                                                 ; out0             ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~0                                            ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~0                                               ; out0             ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~1                                            ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~1                                               ; out0             ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout                                              ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout                                                 ; out0             ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~0                                            ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~0                                               ; out0             ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~1                                            ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~1                                               ; out0             ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout                                              ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout                                                 ; out0             ;
; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                               ; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                                  ; regout           ;
; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                               ; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                                  ; regout           ;
; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                               ; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                  ; regout           ;
; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                               ; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                  ; regout           ;
; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                               ; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                  ; regout           ;
; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                               ; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; regout           ;
; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                                ; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; regout           ;
; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                                ; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; regout           ;
; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                                ; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; regout           ;
; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                                ; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; regout           ;
; |main|control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|counter_comb_bita1   ; |main|control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |main|control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|counter_reg_bit1a[1] ; |main|control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1]               ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~2                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~2                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~3                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~3                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~4                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~4                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~6                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~6                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~7                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~7                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~8                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~8                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~2                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~2                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~3                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~3                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~5                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~5                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~6                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~6                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~7                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~7                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~8                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~8                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|_~2                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|_~2                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|_~3                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|_~3                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|_~4                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|_~4                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|_~5                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|_~5                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|_~6                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|_~6                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~2                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~2                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~3                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~3                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~4                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~4                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~6                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~6                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~8                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~8                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w0_n0_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w0_n0_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w0_n0_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w0_n0_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w0_n1_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w0_n1_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w0_n1_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w0_n1_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w0_n1_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w0_n1_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w1_n1_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w1_n1_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w1_n1_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w1_n1_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w1_n1_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w1_n1_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w2_n0_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w2_n0_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w2_n0_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w2_n0_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w2_n0_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w2_n0_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w2_n1_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w2_n1_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w2_n1_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w2_n1_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w2_n1_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w2_n1_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w3_n0_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w3_n0_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w3_n1_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w3_n1_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w3_n1_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w3_n1_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w3_n1_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w3_n1_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w4_n0_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w4_n0_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w4_n0_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w4_n0_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w4_n0_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w4_n0_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w4_n1_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w4_n1_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w5_n0_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w5_n0_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w5_n0_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w5_n0_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w5_n0_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w5_n0_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w5_n1_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w5_n1_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w5_n1_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w5_n1_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w5_n1_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w5_n1_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w6_n0_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w6_n0_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w6_n0_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w6_n0_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w6_n0_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w6_n0_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w6_n1_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w6_n1_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w6_n1_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w6_n1_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w6_n1_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w6_n1_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w7_n0_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w7_n0_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w7_n0_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w7_n0_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w7_n0_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w7_n0_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w7_n1_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w7_n1_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w7_n1_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w7_n1_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w7_n1_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w7_n1_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w1_n0_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w1_n0_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w2_n0_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w2_n0_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w2_n0_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w2_n0_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w2_n0_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w2_n0_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout                                                      ; out0             ;
; |main|memory:inst|gdfx_temp0[7]                                                                                                                       ; |main|memory:inst|gdfx_temp0[7]                                                                                                                          ; out0             ;
; |main|memory:inst|gdfx_temp0[6]                                                                                                                       ; |main|memory:inst|gdfx_temp0[6]                                                                                                                          ; out0             ;
; |main|memory:inst|gdfx_temp0[5]                                                                                                                       ; |main|memory:inst|gdfx_temp0[5]                                                                                                                          ; out0             ;
; |main|memory:inst|gdfx_temp0[4]                                                                                                                       ; |main|memory:inst|gdfx_temp0[4]                                                                                                                          ; out0             ;
; |main|memory:inst|gdfx_temp0[2]                                                                                                                       ; |main|memory:inst|gdfx_temp0[2]                                                                                                                          ; out0             ;
; |main|memory:inst|gdfx_temp0[0]                                                                                                                       ; |main|memory:inst|gdfx_temp0[0]                                                                                                                          ; out0             ;
; |main|memory:inst|inst7                                                                                                                               ; |main|memory:inst|inst7                                                                                                                                  ; out0             ;
; |main|memory:inst|lpm_ram_io:ram|datatri[7]                                                                                                           ; |main|memory:inst|lpm_ram_io:ram|datatri[7]                                                                                                              ; out              ;
; |main|memory:inst|lpm_ram_io:ram|datatri[6]                                                                                                           ; |main|memory:inst|lpm_ram_io:ram|datatri[6]                                                                                                              ; out              ;
; |main|memory:inst|lpm_ram_io:ram|datatri[5]                                                                                                           ; |main|memory:inst|lpm_ram_io:ram|datatri[5]                                                                                                              ; out              ;
; |main|memory:inst|lpm_ram_io:ram|datatri[4]                                                                                                           ; |main|memory:inst|lpm_ram_io:ram|datatri[4]                                                                                                              ; out              ;
; |main|memory:inst|lpm_ram_io:ram|datatri[3]                                                                                                           ; |main|memory:inst|lpm_ram_io:ram|datatri[3]                                                                                                              ; out              ;
; |main|memory:inst|lpm_ram_io:ram|datatri[2]                                                                                                           ; |main|memory:inst|lpm_ram_io:ram|datatri[2]                                                                                                              ; out              ;
; |main|memory:inst|lpm_ram_io:ram|datatri[1]                                                                                                           ; |main|memory:inst|lpm_ram_io:ram|datatri[1]                                                                                                              ; out              ;
; |main|memory:inst|lpm_ram_io:ram|datatri[0]                                                                                                           ; |main|memory:inst|lpm_ram_io:ram|datatri[0]                                                                                                              ; out              ;
; |main|memory:inst|lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0                                         ; |main|memory:inst|lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0]                                                  ; portadataout0    ;
; |main|memory:inst|lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a1                                         ; |main|memory:inst|lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[1]                                                  ; portadataout0    ;
; |main|memory:inst|lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a2                                         ; |main|memory:inst|lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[2]                                                  ; portadataout0    ;
; |main|memory:inst|lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a3                                         ; |main|memory:inst|lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[3]                                                  ; portadataout0    ;
; |main|memory:inst|lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a4                                         ; |main|memory:inst|lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[4]                                                  ; portadataout0    ;
; |main|memory:inst|lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a5                                         ; |main|memory:inst|lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[5]                                                  ; portadataout0    ;
; |main|memory:inst|lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a6                                         ; |main|memory:inst|lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[6]                                                  ; portadataout0    ;
; |main|memory:inst|lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a7                                         ; |main|memory:inst|lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[7]                                                  ; portadataout0    ;
; |main|memory:inst|lpm_bustri:inst1|dout[7]                                                                                                            ; |main|memory:inst|lpm_bustri:inst1|dout[7]                                                                                                               ; out              ;
; |main|memory:inst|lpm_bustri:inst1|dout[6]                                                                                                            ; |main|memory:inst|lpm_bustri:inst1|dout[6]                                                                                                               ; out              ;
; |main|memory:inst|lpm_bustri:inst1|dout[5]                                                                                                            ; |main|memory:inst|lpm_bustri:inst1|dout[5]                                                                                                               ; out              ;
; |main|memory:inst|lpm_bustri:inst1|dout[4]                                                                                                            ; |main|memory:inst|lpm_bustri:inst1|dout[4]                                                                                                               ; out              ;
; |main|memory:inst|lpm_bustri:inst1|dout[2]                                                                                                            ; |main|memory:inst|lpm_bustri:inst1|dout[2]                                                                                                               ; out              ;
; |main|memory:inst|lpm_bustri:inst1|dout[0]                                                                                                            ; |main|memory:inst|lpm_bustri:inst1|dout[0]                                                                                                               ; out              ;
; |main|memory:inst|lpm_bustri:inst1|din[7]                                                                                                             ; |main|memory:inst|lpm_bustri:inst1|din[7]                                                                                                                ; out              ;
; |main|memory:inst|lpm_bustri:inst1|din[6]                                                                                                             ; |main|memory:inst|lpm_bustri:inst1|din[6]                                                                                                                ; out              ;
; |main|memory:inst|lpm_bustri:inst1|din[5]                                                                                                             ; |main|memory:inst|lpm_bustri:inst1|din[5]                                                                                                                ; out              ;
; |main|memory:inst|lpm_bustri:inst1|din[4]                                                                                                             ; |main|memory:inst|lpm_bustri:inst1|din[4]                                                                                                                ; out              ;
; |main|memory:inst|lpm_bustri:inst1|din[2]                                                                                                             ; |main|memory:inst|lpm_bustri:inst1|din[2]                                                                                                                ; out              ;
; |main|memory:inst|lpm_bustri:inst1|din[0]                                                                                                             ; |main|memory:inst|lpm_bustri:inst1|din[0]                                                                                                                ; out              ;
; |main|memory:inst|lpm_rom:rom|otri[7]                                                                                                                 ; |main|memory:inst|lpm_rom:rom|otri[7]                                                                                                                    ; out              ;
; |main|memory:inst|lpm_rom:rom|otri[6]                                                                                                                 ; |main|memory:inst|lpm_rom:rom|otri[6]                                                                                                                    ; out              ;
; |main|memory:inst|lpm_rom:rom|otri[5]                                                                                                                 ; |main|memory:inst|lpm_rom:rom|otri[5]                                                                                                                    ; out              ;
; |main|memory:inst|lpm_rom:rom|otri[4]                                                                                                                 ; |main|memory:inst|lpm_rom:rom|otri[4]                                                                                                                    ; out              ;
; |main|memory:inst|lpm_rom:rom|otri[2]                                                                                                                 ; |main|memory:inst|lpm_rom:rom|otri[2]                                                                                                                    ; out              ;
; |main|memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a2                                             ; |main|memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|q_a[2]                                                      ; portadataout0    ;
; |main|memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a4                                             ; |main|memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|q_a[4]                                                      ; portadataout0    ;
; |main|memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a5                                             ; |main|memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|q_a[5]                                                      ; portadataout0    ;
; |main|memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a6                                             ; |main|memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|q_a[6]                                                      ; portadataout0    ;
; |main|memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a7                                             ; |main|memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|q_a[7]                                                      ; portadataout0    ;
; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0                                                           ; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0                                                              ; out0             ;
; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w1_n0_mux_dataout~0                                                           ; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w1_n0_mux_dataout~0                                                              ; out0             ;
; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0                                                           ; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0                                                              ; out0             ;
; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w2_n0_mux_dataout~1                                                           ; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w2_n0_mux_dataout~1                                                              ; out0             ;
; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w2_n0_mux_dataout                                                             ; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w2_n0_mux_dataout                                                                ; out0             ;
; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w3_n0_mux_dataout~0                                                           ; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w3_n0_mux_dataout~0                                                              ; out0             ;
; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0                                                           ; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0                                                              ; out0             ;
; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w4_n0_mux_dataout~1                                                           ; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w4_n0_mux_dataout~1                                                              ; out0             ;
; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w4_n0_mux_dataout                                                             ; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w4_n0_mux_dataout                                                                ; out0             ;
; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w5_n0_mux_dataout~0                                                           ; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w5_n0_mux_dataout~0                                                              ; out0             ;
; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w5_n0_mux_dataout~1                                                           ; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w5_n0_mux_dataout~1                                                              ; out0             ;
; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w5_n0_mux_dataout                                                             ; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w5_n0_mux_dataout                                                                ; out0             ;
; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w6_n0_mux_dataout~0                                                           ; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w6_n0_mux_dataout~0                                                              ; out0             ;
; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w6_n0_mux_dataout~1                                                           ; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w6_n0_mux_dataout~1                                                              ; out0             ;
; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w6_n0_mux_dataout                                                             ; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w6_n0_mux_dataout                                                                ; out0             ;
; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w7_n0_mux_dataout~0                                                           ; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w7_n0_mux_dataout~0                                                              ; out0             ;
; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w7_n0_mux_dataout~1                                                           ; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w7_n0_mux_dataout~1                                                              ; out0             ;
; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w7_n0_mux_dataout                                                             ; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w7_n0_mux_dataout                                                                ; out0             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                             ; Output Port Name                                                                                                                                         ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |main|start/stop                                                                                                                                      ; |main|start/stop                                                                                                                                         ; out              ;
; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita4                         ; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita4~COUT                       ; cout             ;
; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita5                         ; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita5                            ; sumout           ;
; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita5                         ; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita5~COUT                       ; cout             ;
; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita6                         ; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita6                            ; sumout           ;
; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita6                         ; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita6~COUT                       ; cout             ;
; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita7                         ; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_comb_bita7                            ; sumout           ;
; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_reg_bit1a[7]                       ; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[7]                                     ; regout           ;
; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_reg_bit1a[6]                       ; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[6]                                     ; regout           ;
; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_reg_bit1a[5]                       ; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[5]                                     ; regout           ;
; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|counter_reg_bit1a[4]                       ; |main|control:inst2|IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_bli:auto_generated|safe_q[4]                                     ; regout           ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0                                            ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0                                               ; out0             ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~0                                            ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w1_n0_mux_dataout~0                                               ; out0             ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0                                            ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0                                               ; out0             ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~0                                            ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w3_n0_mux_dataout~0                                               ; out0             ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0                                            ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~0                                               ; out0             ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~1                                            ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout~1                                               ; out0             ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout                                              ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w4_n0_mux_dataout                                                 ; out0             ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~0                                            ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~0                                               ; out0             ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~1                                            ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout~1                                               ; out0             ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout                                              ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w5_n0_mux_dataout                                                 ; out0             ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~0                                            ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~0                                               ; out0             ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~1                                            ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout~1                                               ; out0             ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout                                              ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w6_n0_mux_dataout                                                 ; out0             ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~0                                            ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~0                                               ; out0             ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~1                                            ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout~1                                               ; out0             ;
; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout                                              ; |main|control:inst2|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w7_n0_mux_dataout                                                 ; out0             ;
; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                               ; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                                  ; regout           ;
; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                               ; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                                  ; regout           ;
; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                               ; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                                  ; regout           ;
; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                               ; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                                  ; regout           ;
; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                               ; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                                  ; regout           ;
; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                               ; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                                  ; regout           ;
; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                               ; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; regout           ;
; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                                ; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; regout           ;
; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                                ; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; regout           ;
; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                                ; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; regout           ;
; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                                ; |main|control:inst2|CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; regout           ;
; |main|control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|counter_comb_bita1   ; |main|control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |main|control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|counter_reg_bit1a[1] ; |main|control:inst2|CommandDecoder:inst1|RtoM:inst9|lpm_counter1:inst6|lpm_counter:lpm_counter_component|cntr_ovi:auto_generated|safe_q[1]               ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~2                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~2                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~3                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~3                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~4                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~4                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~5                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~5                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~6                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~6                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~7                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~7                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~8                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~8                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~2                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~2                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~3                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~3                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~4                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~4                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~5                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~5                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~6                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~6                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~7                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~7                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~8                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~8                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|_~2                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|_~2                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|_~3                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|_~3                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|_~4                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|_~4                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|_~5                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|_~5                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|_~6                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|_~6                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~2                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~2                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~3                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~3                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~4                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~4                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~5                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~5                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~6                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~6                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~7                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~7                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~8                                                                           ; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~8                                                                              ; out0             ;
; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                       ; |main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                                                          ; regout           ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w0_n0_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w0_n0_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w0_n0_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w0_n0_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w0_n1_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w0_n1_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w0_n1_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w0_n1_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w0_n1_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w0_n1_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w1_n0_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w1_n0_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w1_n0_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w1_n0_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w1_n1_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w1_n1_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w1_n1_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w1_n1_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w1_n1_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w1_n1_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w2_n0_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w2_n0_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w2_n0_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w2_n0_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w2_n0_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w2_n0_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w2_n1_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w2_n1_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w2_n1_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w2_n1_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w2_n1_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w2_n1_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w3_n0_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w3_n0_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w3_n0_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w3_n0_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w3_n0_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w3_n0_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w3_n1_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w3_n1_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w3_n1_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w3_n1_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w3_n1_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w3_n1_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w4_n0_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w4_n0_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w4_n0_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w4_n0_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w4_n0_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w4_n0_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w4_n1_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w4_n1_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w4_n1_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w4_n1_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w4_n1_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w4_n1_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w5_n0_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w5_n0_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w5_n0_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w5_n0_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w5_n0_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w5_n0_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w5_n1_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w5_n1_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w5_n1_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w5_n1_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w5_n1_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w5_n1_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w6_n0_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w6_n0_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w6_n0_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w6_n0_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w6_n0_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w6_n0_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w6_n1_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w6_n1_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w6_n1_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w6_n1_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w6_n1_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w6_n1_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w7_n0_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w7_n0_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w7_n0_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w7_n0_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w7_n0_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w7_n0_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w7_n1_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w7_n1_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w7_n1_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w7_n1_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w7_n1_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l1_w7_n1_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w0_n0_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w1_n0_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w1_n0_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w1_n0_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w1_n0_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w1_n0_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w1_n0_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w2_n0_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w2_n0_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w2_n0_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w2_n0_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w2_n0_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w2_n0_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w3_n0_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w5_n0_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w6_n0_mux_dataout                                                      ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~0                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~0                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~1                                                 ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout~1                                                    ; out0             ;
; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout                                                   ; |main|Ron:inst1|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w7_n0_mux_dataout                                                      ; out0             ;
; |main|memory:inst|gdfx_temp0[7]                                                                                                                       ; |main|memory:inst|gdfx_temp0[7]                                                                                                                          ; out0             ;
; |main|memory:inst|gdfx_temp0[6]                                                                                                                       ; |main|memory:inst|gdfx_temp0[6]                                                                                                                          ; out0             ;
; |main|memory:inst|gdfx_temp0[5]                                                                                                                       ; |main|memory:inst|gdfx_temp0[5]                                                                                                                          ; out0             ;
; |main|memory:inst|gdfx_temp0[4]                                                                                                                       ; |main|memory:inst|gdfx_temp0[4]                                                                                                                          ; out0             ;
; |main|memory:inst|gdfx_temp0[2]                                                                                                                       ; |main|memory:inst|gdfx_temp0[2]                                                                                                                          ; out0             ;
; |main|memory:inst|gdfx_temp0[0]                                                                                                                       ; |main|memory:inst|gdfx_temp0[0]                                                                                                                          ; out0             ;
; |main|memory:inst|inst7                                                                                                                               ; |main|memory:inst|inst7                                                                                                                                  ; out0             ;
; |main|memory:inst|lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0                                         ; |main|memory:inst|lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0]                                                  ; portadataout0    ;
; |main|memory:inst|lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a1                                         ; |main|memory:inst|lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[1]                                                  ; portadataout0    ;
; |main|memory:inst|lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a2                                         ; |main|memory:inst|lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[2]                                                  ; portadataout0    ;
; |main|memory:inst|lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a3                                         ; |main|memory:inst|lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[3]                                                  ; portadataout0    ;
; |main|memory:inst|lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a4                                         ; |main|memory:inst|lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[4]                                                  ; portadataout0    ;
; |main|memory:inst|lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a5                                         ; |main|memory:inst|lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[5]                                                  ; portadataout0    ;
; |main|memory:inst|lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a6                                         ; |main|memory:inst|lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[6]                                                  ; portadataout0    ;
; |main|memory:inst|lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a7                                         ; |main|memory:inst|lpm_ram_io:ram|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[7]                                                  ; portadataout0    ;
; |main|memory:inst|lpm_rom:rom|otri[7]                                                                                                                 ; |main|memory:inst|lpm_rom:rom|otri[7]                                                                                                                    ; out              ;
; |main|memory:inst|lpm_rom:rom|otri[6]                                                                                                                 ; |main|memory:inst|lpm_rom:rom|otri[6]                                                                                                                    ; out              ;
; |main|memory:inst|lpm_rom:rom|otri[5]                                                                                                                 ; |main|memory:inst|lpm_rom:rom|otri[5]                                                                                                                    ; out              ;
; |main|memory:inst|lpm_rom:rom|otri[4]                                                                                                                 ; |main|memory:inst|lpm_rom:rom|otri[4]                                                                                                                    ; out              ;
; |main|memory:inst|lpm_rom:rom|otri[2]                                                                                                                 ; |main|memory:inst|lpm_rom:rom|otri[2]                                                                                                                    ; out              ;
; |main|memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a2                                             ; |main|memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|q_a[2]                                                      ; portadataout0    ;
; |main|memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a4                                             ; |main|memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|q_a[4]                                                      ; portadataout0    ;
; |main|memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a5                                             ; |main|memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|q_a[5]                                                      ; portadataout0    ;
; |main|memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a6                                             ; |main|memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|q_a[6]                                                      ; portadataout0    ;
; |main|memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|ram_block1a7                                             ; |main|memory:inst|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_nrv:auto_generated|q_a[7]                                                      ; portadataout0    ;
; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w2_n0_mux_dataout~1                                                           ; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w2_n0_mux_dataout~1                                                              ; out0             ;
; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w4_n0_mux_dataout~1                                                           ; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w4_n0_mux_dataout~1                                                              ; out0             ;
; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w5_n0_mux_dataout~1                                                           ; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w5_n0_mux_dataout~1                                                              ; out0             ;
; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w6_n0_mux_dataout~1                                                           ; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w6_n0_mux_dataout~1                                                              ; out0             ;
; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w7_n0_mux_dataout~1                                                           ; |main|memory:inst|busmux:inst4|lpm_mux:$00000|mux_unc:auto_generated|l1_w7_n0_mux_dataout~1                                                              ; out0             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sun Oct 20 16:41:45 2013
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off lab4 -c lab4
Warning: Tcl Script File ../quartus1/lpm_shiftreg0.qip not found
    Info: set_global_assignment -name QIP_FILE ../quartus1/lpm_shiftreg0.qip
Info: Using vector source file "D:/repositories/Sifo5/lab5/Waveform.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock-sensitive change during active clock edge at time 130.0 ns on register "|main|control:inst2|ClkRouter:inst15|inst4"
Warning: Found clock-sensitive change during active clock edge at time 130.0 ns on register "|main|control:inst2|CommandDecoder:inst1|JMP:inst3|inst4"
Warning: Found clock-sensitive change during active clock edge at time 130.0 ns on register "|main|control:inst2|inst4"
Warning: Found clock-sensitive change during active clock edge at time 290.0 ns on register "|main|control:inst2|CommandDecoder:inst1|RtoM:inst9|inst5"
Warning: Found clock-sensitive change during active clock edge at time 290.0 ns on register "|main|control:inst2|CommandDecoder:inst1|inst4"
Warning: Found clock-sensitive change during active clock edge at time 290.0 ns on register "|main|Ron:inst1|inst7"
Warning: Found clock-sensitive change during active clock edge at time 290.0 ns on register "|main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3]"
Warning: Found clock-sensitive change during active clock edge at time 290.0 ns on register "|main|Ron:inst1|lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[0]"
Warning: Found clock-sensitive change during active clock edge at time 290.0 ns on register "|main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[4]"
Warning: Found clock-sensitive change during active clock edge at time 290.0 ns on register "|main|Ron:inst1|lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0]"
Warning: Found clock-sensitive change during active clock edge at time 290.0 ns on register "|main|Ron:inst1|lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]"
Warning: Found clock-sensitive change during active clock edge at time 290.0 ns on register "|main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]"
Warning: Found clock-sensitive change during active clock edge at time 290.0 ns on register "|main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]"
Warning: Found clock-sensitive change during active clock edge at time 290.0 ns on register "|main|Ron:inst1|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      37.77 %
Info: Number of transitions in simulation is 1979
Info: Quartus II Simulator was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 126 megabytes
    Info: Processing ended: Sun Oct 20 16:41:46 2013
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


