INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab10/lab10.srcs/sources_1/imports/new/LS163.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LS163
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab10/lab10.srcs/sources_1/new/LS573.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LS573
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab10/lab10.srcs/sources_1/imports/new/LS74.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LS74
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab10/lab10.srcs/sources_1/new/counter_8bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab10/lab10.srcs/sources_1/new/FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab10/lab10.srcs/sources_1/new/clk_500k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_500k
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab10/lab10.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab10/lab10.srcs/sources_1/new/LS573_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LS573_be
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab10/lab10.srcs/sources_1/new/demo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab10/lab10.srcs/sources_1/new/nFlagGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nFlagGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab10/lab10.srcs/sim_1/new/FSM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab10/lab10.srcs/sim_1/new/LS573_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LS573_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab10/lab10.srcs/sim_1/new/counter_8bits_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8bits_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab10/lab10.srcs/sim_1/new/clk_500k_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_500k_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab10/lab10.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab10/lab10.srcs/sim_1/new/top_tb.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab10/lab10.srcs/sim_1/new/nFlagGen_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nFlagGen_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documents/Github/sailinglove/personal-general/Vivado/EE_BasicExpr/lab10/lab10.srcs/sim_1/new/demo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demo_tb
