Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Oct  7 14:13:59 2022
| Host         : LAPTOP-CULLAKHA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file nand_gate_control_sets_placed.rpt
| Design       : nand_gate
| Device       : xc7a35ti
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |               2 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               2 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------+-------------------+------------------+----------------+--------------+
|   Clock Signal   | Enable Signal |  Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+---------------+-------------------+------------------+----------------+--------------+
| ~btnC_IBUF_BUFG  |               |                   |                1 |              1 |         1.00 |
| ~btnC_IBUF_BUFG  |               | A_reg_LDC_i_2_n_0 |                1 |              1 |         1.00 |
| ~btnC_IBUF_BUFG  |               | B_reg_LDC_i_2_n_0 |                1 |              1 |         1.00 |
| ~btnC_IBUF_BUFG  | A0            | A_reg_LDC_i_1_n_0 |                1 |              1 |         1.00 |
| ~btnC_IBUF_BUFG  | A0            | B_reg_LDC_i_1_n_0 |                1 |              1 |         1.00 |
| ~sw_IBUF_BUFG[3] |               | B_reg_LDC_i_2_n_0 |                1 |              1 |         1.00 |
| ~sw_IBUF_BUFG[2] |               | A_reg_LDC_i_2_n_0 |                1 |              1 |         1.00 |
+------------------+---------------+-------------------+------------------+----------------+--------------+


