{
  "Top": "diamond",
  "RtlTop": "diamond",
  "RtlPrefix": "",
  "RtlSubPrefix": "diamond_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "vec_in": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "vec_in_address0",
          "name": "vec_in_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "vec_in_ce0",
          "name": "vec_in_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "vec_in_d0",
          "name": "vec_in_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "vec_in_q0",
          "name": "vec_in_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "vec_in_we0",
          "name": "vec_in_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "vec_in_address1",
          "name": "vec_in_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "vec_in_ce1",
          "name": "vec_in_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "vec_in_d1",
          "name": "vec_in_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "vec_in_q1",
          "name": "vec_in_q1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "vec_in_we1",
          "name": "vec_in_we1",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "vec_out": {
      "index": "1",
      "direction": "out",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "vec_out_address0",
          "name": "vec_out_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "vec_out_ce0",
          "name": "vec_out_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "vec_out_d0",
          "name": "vec_out_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "vec_out_q0",
          "name": "vec_out_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "vec_out_we0",
          "name": "vec_out_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "vec_out_address1",
          "name": "vec_out_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "vec_out_ce1",
          "name": "vec_out_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "vec_out_d1",
          "name": "vec_out_d1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "vec_out_q1",
          "name": "vec_out_q1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "vec_out_we1",
          "name": "vec_out_we1",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=\/media\/omer\/52A00DEFA00DDA7D\/KAIST\/MS-PhD\/Projects\/Vitis_HLS_Projects\/My_Projects\/Tutorials\/foo",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_top diamond -name diamond"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "diamond"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "50",
    "Latency": "152"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "diamond",
    "Version": "1.0",
    "DisplayName": "Diamond",
    "Revision": "2112862662",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_diamond_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/foo.cpp"],
    "Vhdl": [
      "impl\/vhdl\/diamond_a1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/diamond_a1_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/diamond_a2_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/diamond_a2_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/diamond_a4_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/diamond_a4_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/diamond_funcA.vhd",
      "impl\/vhdl\/diamond_funcB.vhd",
      "impl\/vhdl\/diamond_funcC.vhd",
      "impl\/vhdl\/diamond_funcD.vhd",
      "impl\/vhdl\/diamond.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/diamond_a1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/diamond_a1_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/diamond_a2_RAM_AUTO_1R1W.v",
      "impl\/verilog\/diamond_a2_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/diamond_a4_RAM_AUTO_1R1W.v",
      "impl\/verilog\/diamond_a4_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/diamond_funcA.v",
      "impl\/verilog\/diamond_funcB.v",
      "impl\/verilog\/diamond_funcC.v",
      "impl\/verilog\/diamond_funcD.v",
      "impl\/verilog\/diamond.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [
      ".debug\/diamond.protoinst",
      ".debug\/odds_and_evens.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_ready": "ready",
        "ap_idle": "idle"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "vec_in_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"vec_in_address0": "DATA"},
      "ports": ["vec_in_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "vec_in"
        }]
    },
    "vec_in_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"vec_in_d0": "DATA"},
      "ports": ["vec_in_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "vec_in"
        }]
    },
    "vec_in_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"vec_in_q0": "DATA"},
      "ports": ["vec_in_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "vec_in"
        }]
    },
    "vec_in_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"vec_in_address1": "DATA"},
      "ports": ["vec_in_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "vec_in"
        }]
    },
    "vec_in_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"vec_in_d1": "DATA"},
      "ports": ["vec_in_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "vec_in"
        }]
    },
    "vec_in_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"vec_in_q1": "DATA"},
      "ports": ["vec_in_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "vec_in"
        }]
    },
    "vec_out_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"vec_out_address0": "DATA"},
      "ports": ["vec_out_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "vec_out"
        }]
    },
    "vec_out_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"vec_out_d0": "DATA"},
      "ports": ["vec_out_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "vec_out"
        }]
    },
    "vec_out_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"vec_out_q0": "DATA"},
      "ports": ["vec_out_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "vec_out"
        }]
    },
    "vec_out_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "7",
      "portMap": {"vec_out_address1": "DATA"},
      "ports": ["vec_out_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "vec_out"
        }]
    },
    "vec_out_d1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"vec_out_d1": "DATA"},
      "ports": ["vec_out_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "vec_out"
        }]
    },
    "vec_out_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"vec_out_q1": "DATA"},
      "ports": ["vec_out_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "vec_out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "vec_in_address0": {
      "dir": "out",
      "width": "7"
    },
    "vec_in_ce0": {
      "dir": "out",
      "width": "1"
    },
    "vec_in_d0": {
      "dir": "out",
      "width": "8"
    },
    "vec_in_q0": {
      "dir": "in",
      "width": "8"
    },
    "vec_in_we0": {
      "dir": "out",
      "width": "1"
    },
    "vec_in_address1": {
      "dir": "out",
      "width": "7"
    },
    "vec_in_ce1": {
      "dir": "out",
      "width": "1"
    },
    "vec_in_d1": {
      "dir": "out",
      "width": "8"
    },
    "vec_in_q1": {
      "dir": "in",
      "width": "8"
    },
    "vec_in_we1": {
      "dir": "out",
      "width": "1"
    },
    "vec_out_address0": {
      "dir": "out",
      "width": "7"
    },
    "vec_out_ce0": {
      "dir": "out",
      "width": "1"
    },
    "vec_out_d0": {
      "dir": "out",
      "width": "8"
    },
    "vec_out_q0": {
      "dir": "in",
      "width": "8"
    },
    "vec_out_we0": {
      "dir": "out",
      "width": "1"
    },
    "vec_out_address1": {
      "dir": "out",
      "width": "7"
    },
    "vec_out_ce1": {
      "dir": "out",
      "width": "1"
    },
    "vec_out_d1": {
      "dir": "out",
      "width": "8"
    },
    "vec_out_q1": {
      "dir": "in",
      "width": "8"
    },
    "vec_out_we1": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "diamond",
      "Instances": [
        {
          "ModuleName": "funcA",
          "InstanceName": "funcA_U0"
        },
        {
          "ModuleName": "funcB",
          "InstanceName": "funcB_U0"
        },
        {
          "ModuleName": "funcC",
          "InstanceName": "funcC_U0"
        },
        {
          "ModuleName": "funcD",
          "InstanceName": "funcD_U0"
        }
      ]
    },
    "Info": {
      "funcA": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "funcB": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "funcC": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "funcD": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "diamond": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "funcA": {
        "Latency": {
          "LatencyBest": "50",
          "LatencyAvg": "50",
          "LatencyWorst": "51",
          "PipelineII": "50",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.119"
        },
        "Loops": [{
            "Name": "Loop0",
            "TripCount": "50",
            "Latency": "50",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "32",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "122",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "funcB": {
        "Latency": {
          "LatencyBest": "50",
          "LatencyAvg": "50",
          "LatencyWorst": "51",
          "PipelineII": "50",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.119"
        },
        "Loops": [{
            "Name": "Loop0",
            "TripCount": "50",
            "Latency": "50",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "32",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "122",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "funcC": {
        "Latency": {
          "LatencyBest": "50",
          "LatencyAvg": "50",
          "LatencyWorst": "51",
          "PipelineII": "50",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.590"
        },
        "Loops": [{
            "Name": "Loop0",
            "TripCount": "50",
            "Latency": "50",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "32",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "92",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "funcD": {
        "Latency": {
          "LatencyBest": "50",
          "LatencyAvg": "50",
          "LatencyWorst": "51",
          "PipelineII": "50",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.119"
        },
        "Loops": [{
            "Name": "Loop0",
            "TripCount": "50",
            "Latency": "50",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "32",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "122",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "diamond": {
        "Latency": {
          "LatencyBest": "152",
          "LatencyAvg": "152",
          "LatencyWorst": "155",
          "PipelineII": "50",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.119"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "FF": "246",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "584",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-01-18 03:42:16 KST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
