$date
	Fri May  5 15:50:10 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module rom_tb $end
$var wire 16 ! data [15:0] $end
$var reg 15 " addr [14:0] $end
$scope module u_rom $end
$var wire 15 # addr_i [14:0] $end
$var wire 16 $ data_o [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
b0 #
b0 "
bx !
$end
#20000
b1 "
b1 #
#30000
b10 "
b10 #
#40000
b11 "
b11 #
#50000
b100 "
b100 #
#60000
b101 "
b101 #
#70000
b110 "
b110 #
#170000
