Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr 15 06:31:45 2022
| Host         : Bryan running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (60)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (60)
----------------------
 There are 60 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -26.365    -9593.719                    423                 1412        0.165        0.000                      0                 1412        4.500        0.000                       0                   509  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0             -26.365    -9593.719                    423                 1412        0.165        0.000                      0                 1412        4.500        0.000                       0                   509  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          423  Failing Endpoints,  Worst Slack      -26.365ns,  Total Violation    -9593.718ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -26.365ns  (required time - arrival time)
  Source:                 keyboard_controller/e_/button_cond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_4_letter_4_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        36.075ns  (logic 11.178ns (30.985%)  route 24.897ns (69.015%))
  Logic Levels:           59  (CARRY4=9 LUT2=9 LUT3=2 LUT4=8 LUT5=8 LUT6=22 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.570     5.154    keyboard_controller/e_/button_cond/CLK
    SLICE_X56Y41         FDRE                                         r  keyboard_controller/e_/button_cond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  keyboard_controller/e_/button_cond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.997     6.669    keyboard_controller/e_/button_cond/M_ctr_q_reg[12]
    SLICE_X57Y35         LUT4 (Prop_lut4_I3_O)        0.124     6.793 r  keyboard_controller/e_/button_cond/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.660     7.454    keyboard_controller/e_/button_cond/M_last_q_i_5__1_n_0
    SLICE_X56Y37         LUT5 (Prop_lut5_I3_O)        0.124     7.578 r  keyboard_controller/e_/button_cond/M_last_q_i_1__1/O
                         net (fo=5, routed)           0.444     8.022    keyboard_controller/e_/L_edge/M_button_cond_out_1
    SLICE_X56Y37         LUT4 (Prop_lut4_I1_O)        0.124     8.146 r  keyboard_controller/e_/L_edge/FSM_onehot_M_game_fsm_q[36]_i_3/O
                         net (fo=7, routed)           1.039     9.184    betaCPU/control_unit/M_betaCPU_keyboard_input[0]
    SLICE_X51Y31         LUT6 (Prop_lut6_I3_O)        0.124     9.308 f  betaCPU/control_unit/out1_carry_i_32/O
                         net (fo=15, routed)          0.887    10.195    betaCPU/control_unit/M_stage_q_reg[3]_10
    SLICE_X56Y30         LUT2 (Prop_lut2_I0_O)        0.124    10.319 f  betaCPU/control_unit/out1_carry_i_12/O
                         net (fo=4, routed)           0.648    10.968    betaCPU/control_unit/M_stage_q_reg[3]_6
    SLICE_X57Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.092 r  betaCPU/control_unit/out1_carry_i_1/O
                         net (fo=26, routed)          0.473    11.564    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[0]
    SLICE_X54Y30         LUT5 (Prop_lut5_I0_O)        0.124    11.688 f  betaCPU/control_unit/i__carry__0_i_7/O
                         net (fo=3, routed)           0.656    12.344    reset_cond/i__carry_i_13__0
    SLICE_X57Y30         LUT2 (Prop_lut2_I1_O)        0.124    12.468 f  reset_cond/i__carry__0_i_6/O
                         net (fo=77, routed)          0.357    12.826    betaCPU/control_unit/i__carry_i_16__1_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    12.950 r  betaCPU/control_unit/i__carry_i_38/O
                         net (fo=1, routed)           0.165    13.115    betaCPU/control_unit/i__carry_i_38_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I3_O)        0.124    13.239 f  betaCPU/control_unit/i__carry_i_16__1/O
                         net (fo=3, routed)           0.427    13.666    betaCPU/control_unit/i__carry_i_16__1_n_0
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.124    13.790 r  betaCPU/control_unit/i__carry_i_1__0/O
                         net (fo=8, routed)           0.478    14.268    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X53Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.392 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    14.392    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[3]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.640 f  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=8, routed)           0.602    15.242    betaCPU/control_unit/M_word_index_q_reg[3][2]
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.306    15.548 r  betaCPU/control_unit/i__carry_i_31/O
                         net (fo=2, routed)           0.305    15.853    reset_cond/i__carry_i_14
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124    15.977 f  reset_cond/i__carry_i_10__1/O
                         net (fo=22, routed)          0.308    16.285    reset_cond/M_stage_q_reg[3]_9
    SLICE_X49Y31         LUT6 (Prop_lut6_I5_O)        0.124    16.409 r  reset_cond/i__carry_i_12__1/O
                         net (fo=1, routed)           0.302    16.712    reset_cond/i__carry_i_12__1_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124    16.836 r  reset_cond/i__carry_i_9/O
                         net (fo=2, routed)           0.430    17.266    betaCPU/control_unit/M_word_index_q_reg[2]_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124    17.390 f  betaCPU/control_unit/i__carry_i_1/O
                         net (fo=9, routed)           0.308    17.698    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124    17.822 r  betaCPU/control_unit/out1_carry_i_21/O
                         net (fo=2, routed)           0.404    18.226    betaCPU/control_unit/adder/p_0_out[2]
    SLICE_X53Y33         LUT3 (Prop_lut3_I1_O)        0.124    18.350 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    18.350    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[2]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.598 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=8, routed)           0.447    19.045    betaCPU/control_unit/M_word_index_q_reg[3][1]
    SLICE_X53Y31         LUT6 (Prop_lut6_I4_O)        0.302    19.347 f  betaCPU/control_unit/i__carry_i_45/O
                         net (fo=1, routed)           0.154    19.501    reset_cond/i__carry_i_16__1
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124    19.625 r  reset_cond/i__carry_i_22/O
                         net (fo=25, routed)          0.502    20.126    reset_cond/M_stage_q_reg[3]_10
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124    20.250 f  reset_cond/i__carry_i_46/O
                         net (fo=1, routed)           0.311    20.562    reset_cond/i__carry_i_46_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I0_O)        0.124    20.686 f  reset_cond/i__carry_i_25/O
                         net (fo=1, routed)           0.414    21.100    reset_cond/i__carry_i_25_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I3_O)        0.124    21.224 f  reset_cond/i__carry_i_7__1/O
                         net (fo=4, routed)           0.743    21.967    betaCPU/r/M_matrix2_letter_address_dff_q_reg[4]
    SLICE_X52Y34         LUT2 (Prop_lut2_I1_O)        0.124    22.091 r  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_9/O
                         net (fo=8, routed)           0.296    22.386    betaCPU/control_unit/M_word_index_q_reg[5][0]
    SLICE_X51Y34         LUT5 (Prop_lut5_I4_O)        0.124    22.510 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=1, routed)           0.324    22.834    betaCPU/game_alu/i__carry_i_17__1_0[0]
    SLICE_X53Y34         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    23.241 f  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.559    23.800    betaCPU/control_unit/M_word_index_q_reg[7]_2[1]
    SLICE_X56Y30         LUT5 (Prop_lut5_I2_O)        0.303    24.103 f  betaCPU/control_unit/i__carry_i_15__1/O
                         net (fo=13, routed)          0.458    24.562    betaCPU/control_unit/M_stage_q_reg[3]_1
    SLICE_X55Y30         LUT2 (Prop_lut2_I1_O)        0.124    24.686 r  betaCPU/control_unit/i__carry_i_8__1/O
                         net (fo=5, routed)           0.425    25.110    betaCPU/control_unit/M_stage_q_reg[3]_3
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124    25.234 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_2/O
                         net (fo=6, routed)           0.328    25.563    betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_2_n_0
    SLICE_X54Y32         LUT5 (Prop_lut5_I4_O)        0.124    25.687 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.552    26.239    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[0]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    26.787 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=3, routed)           0.424    27.211    betaCPU/control_unit/M_word_index_q_reg[3][0]
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.303    27.514 r  betaCPU/control_unit/i__carry_i_77/O
                         net (fo=1, routed)           0.508    28.022    betaCPU/control_unit/i__carry_i_77_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I0_O)        0.124    28.146 f  betaCPU/control_unit/i__carry_i_65/O
                         net (fo=1, routed)           0.149    28.295    betaCPU/control_unit/i__carry_i_65_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I5_O)        0.124    28.419 r  betaCPU/control_unit/i__carry_i_50/O
                         net (fo=4, routed)           0.193    28.611    reset_cond/i__carry_i_25_2
    SLICE_X55Y29         LUT2 (Prop_lut2_I1_O)        0.124    28.735 r  reset_cond/i__carry_i_34/O
                         net (fo=50, routed)          0.400    29.135    betaCPU/r/i__carry_i_5__0
    SLICE_X56Y29         LUT6 (Prop_lut6_I2_O)        0.124    29.259 f  betaCPU/r/i__carry_i_16__0/O
                         net (fo=1, routed)           0.000    29.259    betaCPU/r/i__carry_i_16__0_n_0
    SLICE_X56Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    29.473 f  betaCPU/r/i__carry_i_10__0/O
                         net (fo=1, routed)           0.293    29.766    reset_cond/M_matrix1_letter_address_dff_q[1]_i_2_1
    SLICE_X57Y30         LUT6 (Prop_lut6_I5_O)        0.297    30.063 r  reset_cond/i__carry_i_6__0/O
                         net (fo=2, routed)           0.567    30.630    betaCPU/control_unit/M_word_index_q_reg[1]_0
    SLICE_X55Y32         LUT4 (Prop_lut4_I2_O)        0.124    30.754 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=7, routed)           0.176    30.930    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X55Y32         LUT6 (Prop_lut6_I5_O)        0.124    31.054 r  betaCPU/control_unit/out1_carry_i_25/O
                         net (fo=1, routed)           0.569    31.623    betaCPU/control_unit/out1_carry_i_25_n_0
    SLICE_X53Y33         LUT2 (Prop_lut2_I0_O)        0.124    31.747 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    31.747    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[1]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.297 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    32.297    betaCPU/game_alu/out1_carry_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.519 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=3, routed)           0.529    33.048    betaCPU/control_unit/M_word_index_q_reg[7]_2[0]
    SLICE_X52Y32         LUT5 (Prop_lut5_I2_O)        0.299    33.347 f  betaCPU/control_unit/i__carry_i_17__1/O
                         net (fo=14, routed)          0.634    33.981    betaCPU/control_unit/M_stage_q_reg[3]_2
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124    34.105 r  betaCPU/control_unit/i__carry_i_14/O
                         net (fo=6, routed)           0.650    34.754    betaCPU/r/M_word_index_q_reg[5]_1
    SLICE_X51Y34         LUT6 (Prop_lut6_I5_O)        0.124    34.878 r  betaCPU/r/out1_carry__0_i_10/O
                         net (fo=5, routed)           0.424    35.303    betaCPU/control_unit/M_word_index_q_reg[5][1]
    SLICE_X53Y34         LUT4 (Prop_lut4_I1_O)        0.124    35.427 r  betaCPU/control_unit/out1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    35.427    betaCPU/game_alu/i__carry_i_17__1_1[1]
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.977 r  betaCPU/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.977    betaCPU/game_alu/out1_carry__0_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.091 r  betaCPU/game_alu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.091    betaCPU/game_alu/out1_carry__1_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.330 f  betaCPU/game_alu/out1_carry__2/O[2]
                         net (fo=1, routed)           0.671    37.000    betaCPU/game_alu/out1_carry__2_n_5
    SLICE_X52Y36         LUT4 (Prop_lut4_I1_O)        0.302    37.302 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_5/O
                         net (fo=3, routed)           0.443    37.746    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.124    37.870 f  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_27/O
                         net (fo=2, routed)           0.553    38.422    betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_3_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.124    38.546 r  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_6/O
                         net (fo=1, routed)           0.309    38.855    betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_6_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    38.979 f  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_3/O
                         net (fo=22, routed)          0.535    39.514    betaCPU/control_unit/M_temp_guess_g_letter_i_q_reg[1]
    SLICE_X48Y34         LUT3 (Prop_lut3_I2_O)        0.124    39.638 r  betaCPU/control_unit/M_guess_1_letter_4_q[6]_i_2/O
                         net (fo=8, routed)           0.847    40.485    betaCPU/control_unit/M_guess_1_letter_4_q[6]_i_2_n_0
    SLICE_X51Y31         LUT5 (Prop_lut5_I3_O)        0.124    40.609 r  betaCPU/control_unit/M_guess_4_letter_4_q[6]_i_1/O
                         net (fo=7, routed)           0.621    41.230    betaCPU/r/M_guess_4_letter_4_q_reg[6]_0[0]
    SLICE_X51Y30         FDRE                                         r  betaCPU/r/M_guess_4_letter_4_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.441    14.846    betaCPU/r/clk_IBUF_BUFG
    SLICE_X51Y30         FDRE                                         r  betaCPU/r/M_guess_4_letter_4_q_reg[3]/C
                         clock pessimism              0.259    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X51Y30         FDRE (Setup_fdre_C_CE)      -0.205    14.865    betaCPU/r/M_guess_4_letter_4_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -41.230    
  -------------------------------------------------------------------
                         slack                                -26.365    

Slack (VIOLATED) :        -26.347ns  (required time - arrival time)
  Source:                 keyboard_controller/e_/button_cond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_2_letter_4_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        36.112ns  (logic 11.178ns (30.954%)  route 24.934ns (69.046%))
  Logic Levels:           59  (CARRY4=9 LUT2=9 LUT3=2 LUT4=8 LUT5=8 LUT6=22 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.570     5.154    keyboard_controller/e_/button_cond/CLK
    SLICE_X56Y41         FDRE                                         r  keyboard_controller/e_/button_cond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  keyboard_controller/e_/button_cond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.997     6.669    keyboard_controller/e_/button_cond/M_ctr_q_reg[12]
    SLICE_X57Y35         LUT4 (Prop_lut4_I3_O)        0.124     6.793 r  keyboard_controller/e_/button_cond/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.660     7.454    keyboard_controller/e_/button_cond/M_last_q_i_5__1_n_0
    SLICE_X56Y37         LUT5 (Prop_lut5_I3_O)        0.124     7.578 r  keyboard_controller/e_/button_cond/M_last_q_i_1__1/O
                         net (fo=5, routed)           0.444     8.022    keyboard_controller/e_/L_edge/M_button_cond_out_1
    SLICE_X56Y37         LUT4 (Prop_lut4_I1_O)        0.124     8.146 r  keyboard_controller/e_/L_edge/FSM_onehot_M_game_fsm_q[36]_i_3/O
                         net (fo=7, routed)           1.039     9.184    betaCPU/control_unit/M_betaCPU_keyboard_input[0]
    SLICE_X51Y31         LUT6 (Prop_lut6_I3_O)        0.124     9.308 f  betaCPU/control_unit/out1_carry_i_32/O
                         net (fo=15, routed)          0.887    10.195    betaCPU/control_unit/M_stage_q_reg[3]_10
    SLICE_X56Y30         LUT2 (Prop_lut2_I0_O)        0.124    10.319 f  betaCPU/control_unit/out1_carry_i_12/O
                         net (fo=4, routed)           0.648    10.968    betaCPU/control_unit/M_stage_q_reg[3]_6
    SLICE_X57Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.092 r  betaCPU/control_unit/out1_carry_i_1/O
                         net (fo=26, routed)          0.473    11.564    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[0]
    SLICE_X54Y30         LUT5 (Prop_lut5_I0_O)        0.124    11.688 f  betaCPU/control_unit/i__carry__0_i_7/O
                         net (fo=3, routed)           0.656    12.344    reset_cond/i__carry_i_13__0
    SLICE_X57Y30         LUT2 (Prop_lut2_I1_O)        0.124    12.468 f  reset_cond/i__carry__0_i_6/O
                         net (fo=77, routed)          0.357    12.826    betaCPU/control_unit/i__carry_i_16__1_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    12.950 r  betaCPU/control_unit/i__carry_i_38/O
                         net (fo=1, routed)           0.165    13.115    betaCPU/control_unit/i__carry_i_38_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I3_O)        0.124    13.239 f  betaCPU/control_unit/i__carry_i_16__1/O
                         net (fo=3, routed)           0.427    13.666    betaCPU/control_unit/i__carry_i_16__1_n_0
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.124    13.790 r  betaCPU/control_unit/i__carry_i_1__0/O
                         net (fo=8, routed)           0.478    14.268    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X53Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.392 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    14.392    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[3]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.640 f  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=8, routed)           0.602    15.242    betaCPU/control_unit/M_word_index_q_reg[3][2]
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.306    15.548 r  betaCPU/control_unit/i__carry_i_31/O
                         net (fo=2, routed)           0.305    15.853    reset_cond/i__carry_i_14
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124    15.977 f  reset_cond/i__carry_i_10__1/O
                         net (fo=22, routed)          0.308    16.285    reset_cond/M_stage_q_reg[3]_9
    SLICE_X49Y31         LUT6 (Prop_lut6_I5_O)        0.124    16.409 r  reset_cond/i__carry_i_12__1/O
                         net (fo=1, routed)           0.302    16.712    reset_cond/i__carry_i_12__1_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124    16.836 r  reset_cond/i__carry_i_9/O
                         net (fo=2, routed)           0.430    17.266    betaCPU/control_unit/M_word_index_q_reg[2]_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124    17.390 f  betaCPU/control_unit/i__carry_i_1/O
                         net (fo=9, routed)           0.308    17.698    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124    17.822 r  betaCPU/control_unit/out1_carry_i_21/O
                         net (fo=2, routed)           0.404    18.226    betaCPU/control_unit/adder/p_0_out[2]
    SLICE_X53Y33         LUT3 (Prop_lut3_I1_O)        0.124    18.350 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    18.350    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[2]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.598 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=8, routed)           0.447    19.045    betaCPU/control_unit/M_word_index_q_reg[3][1]
    SLICE_X53Y31         LUT6 (Prop_lut6_I4_O)        0.302    19.347 f  betaCPU/control_unit/i__carry_i_45/O
                         net (fo=1, routed)           0.154    19.501    reset_cond/i__carry_i_16__1
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124    19.625 r  reset_cond/i__carry_i_22/O
                         net (fo=25, routed)          0.502    20.126    reset_cond/M_stage_q_reg[3]_10
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124    20.250 f  reset_cond/i__carry_i_46/O
                         net (fo=1, routed)           0.311    20.562    reset_cond/i__carry_i_46_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I0_O)        0.124    20.686 f  reset_cond/i__carry_i_25/O
                         net (fo=1, routed)           0.414    21.100    reset_cond/i__carry_i_25_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I3_O)        0.124    21.224 f  reset_cond/i__carry_i_7__1/O
                         net (fo=4, routed)           0.743    21.967    betaCPU/r/M_matrix2_letter_address_dff_q_reg[4]
    SLICE_X52Y34         LUT2 (Prop_lut2_I1_O)        0.124    22.091 r  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_9/O
                         net (fo=8, routed)           0.296    22.386    betaCPU/control_unit/M_word_index_q_reg[5][0]
    SLICE_X51Y34         LUT5 (Prop_lut5_I4_O)        0.124    22.510 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=1, routed)           0.324    22.834    betaCPU/game_alu/i__carry_i_17__1_0[0]
    SLICE_X53Y34         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    23.241 f  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.559    23.800    betaCPU/control_unit/M_word_index_q_reg[7]_2[1]
    SLICE_X56Y30         LUT5 (Prop_lut5_I2_O)        0.303    24.103 f  betaCPU/control_unit/i__carry_i_15__1/O
                         net (fo=13, routed)          0.458    24.562    betaCPU/control_unit/M_stage_q_reg[3]_1
    SLICE_X55Y30         LUT2 (Prop_lut2_I1_O)        0.124    24.686 r  betaCPU/control_unit/i__carry_i_8__1/O
                         net (fo=5, routed)           0.425    25.110    betaCPU/control_unit/M_stage_q_reg[3]_3
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124    25.234 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_2/O
                         net (fo=6, routed)           0.328    25.563    betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_2_n_0
    SLICE_X54Y32         LUT5 (Prop_lut5_I4_O)        0.124    25.687 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.552    26.239    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[0]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    26.787 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=3, routed)           0.424    27.211    betaCPU/control_unit/M_word_index_q_reg[3][0]
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.303    27.514 r  betaCPU/control_unit/i__carry_i_77/O
                         net (fo=1, routed)           0.508    28.022    betaCPU/control_unit/i__carry_i_77_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I0_O)        0.124    28.146 f  betaCPU/control_unit/i__carry_i_65/O
                         net (fo=1, routed)           0.149    28.295    betaCPU/control_unit/i__carry_i_65_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I5_O)        0.124    28.419 r  betaCPU/control_unit/i__carry_i_50/O
                         net (fo=4, routed)           0.193    28.611    reset_cond/i__carry_i_25_2
    SLICE_X55Y29         LUT2 (Prop_lut2_I1_O)        0.124    28.735 r  reset_cond/i__carry_i_34/O
                         net (fo=50, routed)          0.400    29.135    betaCPU/r/i__carry_i_5__0
    SLICE_X56Y29         LUT6 (Prop_lut6_I2_O)        0.124    29.259 f  betaCPU/r/i__carry_i_16__0/O
                         net (fo=1, routed)           0.000    29.259    betaCPU/r/i__carry_i_16__0_n_0
    SLICE_X56Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    29.473 f  betaCPU/r/i__carry_i_10__0/O
                         net (fo=1, routed)           0.293    29.766    reset_cond/M_matrix1_letter_address_dff_q[1]_i_2_1
    SLICE_X57Y30         LUT6 (Prop_lut6_I5_O)        0.297    30.063 r  reset_cond/i__carry_i_6__0/O
                         net (fo=2, routed)           0.567    30.630    betaCPU/control_unit/M_word_index_q_reg[1]_0
    SLICE_X55Y32         LUT4 (Prop_lut4_I2_O)        0.124    30.754 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=7, routed)           0.176    30.930    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X55Y32         LUT6 (Prop_lut6_I5_O)        0.124    31.054 r  betaCPU/control_unit/out1_carry_i_25/O
                         net (fo=1, routed)           0.569    31.623    betaCPU/control_unit/out1_carry_i_25_n_0
    SLICE_X53Y33         LUT2 (Prop_lut2_I0_O)        0.124    31.747 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    31.747    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[1]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.297 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    32.297    betaCPU/game_alu/out1_carry_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.519 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=3, routed)           0.529    33.048    betaCPU/control_unit/M_word_index_q_reg[7]_2[0]
    SLICE_X52Y32         LUT5 (Prop_lut5_I2_O)        0.299    33.347 f  betaCPU/control_unit/i__carry_i_17__1/O
                         net (fo=14, routed)          0.634    33.981    betaCPU/control_unit/M_stage_q_reg[3]_2
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124    34.105 r  betaCPU/control_unit/i__carry_i_14/O
                         net (fo=6, routed)           0.650    34.754    betaCPU/r/M_word_index_q_reg[5]_1
    SLICE_X51Y34         LUT6 (Prop_lut6_I5_O)        0.124    34.878 r  betaCPU/r/out1_carry__0_i_10/O
                         net (fo=5, routed)           0.424    35.303    betaCPU/control_unit/M_word_index_q_reg[5][1]
    SLICE_X53Y34         LUT4 (Prop_lut4_I1_O)        0.124    35.427 r  betaCPU/control_unit/out1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    35.427    betaCPU/game_alu/i__carry_i_17__1_1[1]
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.977 r  betaCPU/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.977    betaCPU/game_alu/out1_carry__0_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.091 r  betaCPU/game_alu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.091    betaCPU/game_alu/out1_carry__1_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.330 f  betaCPU/game_alu/out1_carry__2/O[2]
                         net (fo=1, routed)           0.671    37.000    betaCPU/game_alu/out1_carry__2_n_5
    SLICE_X52Y36         LUT4 (Prop_lut4_I1_O)        0.302    37.302 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_5/O
                         net (fo=3, routed)           0.443    37.746    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.124    37.870 f  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_27/O
                         net (fo=2, routed)           0.553    38.422    betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_3_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.124    38.546 r  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_6/O
                         net (fo=1, routed)           0.309    38.855    betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_6_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    38.979 f  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_3/O
                         net (fo=22, routed)          0.535    39.514    betaCPU/control_unit/M_temp_guess_g_letter_i_q_reg[1]
    SLICE_X48Y34         LUT3 (Prop_lut3_I2_O)        0.124    39.638 r  betaCPU/control_unit/M_guess_1_letter_4_q[6]_i_2/O
                         net (fo=8, routed)           0.867    40.505    betaCPU/control_unit/M_guess_1_letter_4_q[6]_i_2_n_0
    SLICE_X50Y33         LUT5 (Prop_lut5_I3_O)        0.124    40.629 r  betaCPU/control_unit/M_guess_2_letter_4_q[6]_i_1/O
                         net (fo=7, routed)           0.637    41.266    betaCPU/r/M_guess_2_letter_4_q_reg[6]_0[0]
    SLICE_X56Y33         FDRE                                         r  betaCPU/r/M_guess_2_letter_4_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.446    14.851    betaCPU/r/clk_IBUF_BUFG
    SLICE_X56Y33         FDRE                                         r  betaCPU/r/M_guess_2_letter_4_q_reg[2]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X56Y33         FDRE (Setup_fdre_C_CE)      -0.169    14.919    betaCPU/r/M_guess_2_letter_4_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -41.266    
  -------------------------------------------------------------------
                         slack                                -26.347    

Slack (VIOLATED) :        -26.347ns  (required time - arrival time)
  Source:                 keyboard_controller/e_/button_cond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_2_letter_4_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        36.112ns  (logic 11.178ns (30.954%)  route 24.934ns (69.046%))
  Logic Levels:           59  (CARRY4=9 LUT2=9 LUT3=2 LUT4=8 LUT5=8 LUT6=22 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.570     5.154    keyboard_controller/e_/button_cond/CLK
    SLICE_X56Y41         FDRE                                         r  keyboard_controller/e_/button_cond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  keyboard_controller/e_/button_cond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.997     6.669    keyboard_controller/e_/button_cond/M_ctr_q_reg[12]
    SLICE_X57Y35         LUT4 (Prop_lut4_I3_O)        0.124     6.793 r  keyboard_controller/e_/button_cond/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.660     7.454    keyboard_controller/e_/button_cond/M_last_q_i_5__1_n_0
    SLICE_X56Y37         LUT5 (Prop_lut5_I3_O)        0.124     7.578 r  keyboard_controller/e_/button_cond/M_last_q_i_1__1/O
                         net (fo=5, routed)           0.444     8.022    keyboard_controller/e_/L_edge/M_button_cond_out_1
    SLICE_X56Y37         LUT4 (Prop_lut4_I1_O)        0.124     8.146 r  keyboard_controller/e_/L_edge/FSM_onehot_M_game_fsm_q[36]_i_3/O
                         net (fo=7, routed)           1.039     9.184    betaCPU/control_unit/M_betaCPU_keyboard_input[0]
    SLICE_X51Y31         LUT6 (Prop_lut6_I3_O)        0.124     9.308 f  betaCPU/control_unit/out1_carry_i_32/O
                         net (fo=15, routed)          0.887    10.195    betaCPU/control_unit/M_stage_q_reg[3]_10
    SLICE_X56Y30         LUT2 (Prop_lut2_I0_O)        0.124    10.319 f  betaCPU/control_unit/out1_carry_i_12/O
                         net (fo=4, routed)           0.648    10.968    betaCPU/control_unit/M_stage_q_reg[3]_6
    SLICE_X57Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.092 r  betaCPU/control_unit/out1_carry_i_1/O
                         net (fo=26, routed)          0.473    11.564    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[0]
    SLICE_X54Y30         LUT5 (Prop_lut5_I0_O)        0.124    11.688 f  betaCPU/control_unit/i__carry__0_i_7/O
                         net (fo=3, routed)           0.656    12.344    reset_cond/i__carry_i_13__0
    SLICE_X57Y30         LUT2 (Prop_lut2_I1_O)        0.124    12.468 f  reset_cond/i__carry__0_i_6/O
                         net (fo=77, routed)          0.357    12.826    betaCPU/control_unit/i__carry_i_16__1_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    12.950 r  betaCPU/control_unit/i__carry_i_38/O
                         net (fo=1, routed)           0.165    13.115    betaCPU/control_unit/i__carry_i_38_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I3_O)        0.124    13.239 f  betaCPU/control_unit/i__carry_i_16__1/O
                         net (fo=3, routed)           0.427    13.666    betaCPU/control_unit/i__carry_i_16__1_n_0
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.124    13.790 r  betaCPU/control_unit/i__carry_i_1__0/O
                         net (fo=8, routed)           0.478    14.268    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X53Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.392 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    14.392    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[3]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.640 f  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=8, routed)           0.602    15.242    betaCPU/control_unit/M_word_index_q_reg[3][2]
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.306    15.548 r  betaCPU/control_unit/i__carry_i_31/O
                         net (fo=2, routed)           0.305    15.853    reset_cond/i__carry_i_14
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124    15.977 f  reset_cond/i__carry_i_10__1/O
                         net (fo=22, routed)          0.308    16.285    reset_cond/M_stage_q_reg[3]_9
    SLICE_X49Y31         LUT6 (Prop_lut6_I5_O)        0.124    16.409 r  reset_cond/i__carry_i_12__1/O
                         net (fo=1, routed)           0.302    16.712    reset_cond/i__carry_i_12__1_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124    16.836 r  reset_cond/i__carry_i_9/O
                         net (fo=2, routed)           0.430    17.266    betaCPU/control_unit/M_word_index_q_reg[2]_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124    17.390 f  betaCPU/control_unit/i__carry_i_1/O
                         net (fo=9, routed)           0.308    17.698    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124    17.822 r  betaCPU/control_unit/out1_carry_i_21/O
                         net (fo=2, routed)           0.404    18.226    betaCPU/control_unit/adder/p_0_out[2]
    SLICE_X53Y33         LUT3 (Prop_lut3_I1_O)        0.124    18.350 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    18.350    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[2]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.598 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=8, routed)           0.447    19.045    betaCPU/control_unit/M_word_index_q_reg[3][1]
    SLICE_X53Y31         LUT6 (Prop_lut6_I4_O)        0.302    19.347 f  betaCPU/control_unit/i__carry_i_45/O
                         net (fo=1, routed)           0.154    19.501    reset_cond/i__carry_i_16__1
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124    19.625 r  reset_cond/i__carry_i_22/O
                         net (fo=25, routed)          0.502    20.126    reset_cond/M_stage_q_reg[3]_10
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124    20.250 f  reset_cond/i__carry_i_46/O
                         net (fo=1, routed)           0.311    20.562    reset_cond/i__carry_i_46_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I0_O)        0.124    20.686 f  reset_cond/i__carry_i_25/O
                         net (fo=1, routed)           0.414    21.100    reset_cond/i__carry_i_25_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I3_O)        0.124    21.224 f  reset_cond/i__carry_i_7__1/O
                         net (fo=4, routed)           0.743    21.967    betaCPU/r/M_matrix2_letter_address_dff_q_reg[4]
    SLICE_X52Y34         LUT2 (Prop_lut2_I1_O)        0.124    22.091 r  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_9/O
                         net (fo=8, routed)           0.296    22.386    betaCPU/control_unit/M_word_index_q_reg[5][0]
    SLICE_X51Y34         LUT5 (Prop_lut5_I4_O)        0.124    22.510 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=1, routed)           0.324    22.834    betaCPU/game_alu/i__carry_i_17__1_0[0]
    SLICE_X53Y34         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    23.241 f  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.559    23.800    betaCPU/control_unit/M_word_index_q_reg[7]_2[1]
    SLICE_X56Y30         LUT5 (Prop_lut5_I2_O)        0.303    24.103 f  betaCPU/control_unit/i__carry_i_15__1/O
                         net (fo=13, routed)          0.458    24.562    betaCPU/control_unit/M_stage_q_reg[3]_1
    SLICE_X55Y30         LUT2 (Prop_lut2_I1_O)        0.124    24.686 r  betaCPU/control_unit/i__carry_i_8__1/O
                         net (fo=5, routed)           0.425    25.110    betaCPU/control_unit/M_stage_q_reg[3]_3
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124    25.234 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_2/O
                         net (fo=6, routed)           0.328    25.563    betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_2_n_0
    SLICE_X54Y32         LUT5 (Prop_lut5_I4_O)        0.124    25.687 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.552    26.239    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[0]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    26.787 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=3, routed)           0.424    27.211    betaCPU/control_unit/M_word_index_q_reg[3][0]
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.303    27.514 r  betaCPU/control_unit/i__carry_i_77/O
                         net (fo=1, routed)           0.508    28.022    betaCPU/control_unit/i__carry_i_77_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I0_O)        0.124    28.146 f  betaCPU/control_unit/i__carry_i_65/O
                         net (fo=1, routed)           0.149    28.295    betaCPU/control_unit/i__carry_i_65_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I5_O)        0.124    28.419 r  betaCPU/control_unit/i__carry_i_50/O
                         net (fo=4, routed)           0.193    28.611    reset_cond/i__carry_i_25_2
    SLICE_X55Y29         LUT2 (Prop_lut2_I1_O)        0.124    28.735 r  reset_cond/i__carry_i_34/O
                         net (fo=50, routed)          0.400    29.135    betaCPU/r/i__carry_i_5__0
    SLICE_X56Y29         LUT6 (Prop_lut6_I2_O)        0.124    29.259 f  betaCPU/r/i__carry_i_16__0/O
                         net (fo=1, routed)           0.000    29.259    betaCPU/r/i__carry_i_16__0_n_0
    SLICE_X56Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    29.473 f  betaCPU/r/i__carry_i_10__0/O
                         net (fo=1, routed)           0.293    29.766    reset_cond/M_matrix1_letter_address_dff_q[1]_i_2_1
    SLICE_X57Y30         LUT6 (Prop_lut6_I5_O)        0.297    30.063 r  reset_cond/i__carry_i_6__0/O
                         net (fo=2, routed)           0.567    30.630    betaCPU/control_unit/M_word_index_q_reg[1]_0
    SLICE_X55Y32         LUT4 (Prop_lut4_I2_O)        0.124    30.754 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=7, routed)           0.176    30.930    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X55Y32         LUT6 (Prop_lut6_I5_O)        0.124    31.054 r  betaCPU/control_unit/out1_carry_i_25/O
                         net (fo=1, routed)           0.569    31.623    betaCPU/control_unit/out1_carry_i_25_n_0
    SLICE_X53Y33         LUT2 (Prop_lut2_I0_O)        0.124    31.747 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    31.747    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[1]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.297 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    32.297    betaCPU/game_alu/out1_carry_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.519 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=3, routed)           0.529    33.048    betaCPU/control_unit/M_word_index_q_reg[7]_2[0]
    SLICE_X52Y32         LUT5 (Prop_lut5_I2_O)        0.299    33.347 f  betaCPU/control_unit/i__carry_i_17__1/O
                         net (fo=14, routed)          0.634    33.981    betaCPU/control_unit/M_stage_q_reg[3]_2
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124    34.105 r  betaCPU/control_unit/i__carry_i_14/O
                         net (fo=6, routed)           0.650    34.754    betaCPU/r/M_word_index_q_reg[5]_1
    SLICE_X51Y34         LUT6 (Prop_lut6_I5_O)        0.124    34.878 r  betaCPU/r/out1_carry__0_i_10/O
                         net (fo=5, routed)           0.424    35.303    betaCPU/control_unit/M_word_index_q_reg[5][1]
    SLICE_X53Y34         LUT4 (Prop_lut4_I1_O)        0.124    35.427 r  betaCPU/control_unit/out1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    35.427    betaCPU/game_alu/i__carry_i_17__1_1[1]
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.977 r  betaCPU/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.977    betaCPU/game_alu/out1_carry__0_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.091 r  betaCPU/game_alu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.091    betaCPU/game_alu/out1_carry__1_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.330 f  betaCPU/game_alu/out1_carry__2/O[2]
                         net (fo=1, routed)           0.671    37.000    betaCPU/game_alu/out1_carry__2_n_5
    SLICE_X52Y36         LUT4 (Prop_lut4_I1_O)        0.302    37.302 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_5/O
                         net (fo=3, routed)           0.443    37.746    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.124    37.870 f  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_27/O
                         net (fo=2, routed)           0.553    38.422    betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_3_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.124    38.546 r  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_6/O
                         net (fo=1, routed)           0.309    38.855    betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_6_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    38.979 f  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_3/O
                         net (fo=22, routed)          0.535    39.514    betaCPU/control_unit/M_temp_guess_g_letter_i_q_reg[1]
    SLICE_X48Y34         LUT3 (Prop_lut3_I2_O)        0.124    39.638 r  betaCPU/control_unit/M_guess_1_letter_4_q[6]_i_2/O
                         net (fo=8, routed)           0.867    40.505    betaCPU/control_unit/M_guess_1_letter_4_q[6]_i_2_n_0
    SLICE_X50Y33         LUT5 (Prop_lut5_I3_O)        0.124    40.629 r  betaCPU/control_unit/M_guess_2_letter_4_q[6]_i_1/O
                         net (fo=7, routed)           0.637    41.266    betaCPU/r/M_guess_2_letter_4_q_reg[6]_0[0]
    SLICE_X56Y33         FDRE                                         r  betaCPU/r/M_guess_2_letter_4_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.446    14.851    betaCPU/r/clk_IBUF_BUFG
    SLICE_X56Y33         FDRE                                         r  betaCPU/r/M_guess_2_letter_4_q_reg[4]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X56Y33         FDRE (Setup_fdre_C_CE)      -0.169    14.919    betaCPU/r/M_guess_2_letter_4_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -41.266    
  -------------------------------------------------------------------
                         slack                                -26.347    

Slack (VIOLATED) :        -26.305ns  (required time - arrival time)
  Source:                 keyboard_controller/e_/button_cond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_4_letter_3_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        36.183ns  (logic 11.178ns (30.893%)  route 25.005ns (69.107%))
  Logic Levels:           59  (CARRY4=9 LUT2=9 LUT3=1 LUT4=8 LUT5=9 LUT6=22 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.570     5.154    keyboard_controller/e_/button_cond/CLK
    SLICE_X56Y41         FDRE                                         r  keyboard_controller/e_/button_cond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  keyboard_controller/e_/button_cond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.997     6.669    keyboard_controller/e_/button_cond/M_ctr_q_reg[12]
    SLICE_X57Y35         LUT4 (Prop_lut4_I3_O)        0.124     6.793 r  keyboard_controller/e_/button_cond/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.660     7.454    keyboard_controller/e_/button_cond/M_last_q_i_5__1_n_0
    SLICE_X56Y37         LUT5 (Prop_lut5_I3_O)        0.124     7.578 r  keyboard_controller/e_/button_cond/M_last_q_i_1__1/O
                         net (fo=5, routed)           0.444     8.022    keyboard_controller/e_/L_edge/M_button_cond_out_1
    SLICE_X56Y37         LUT4 (Prop_lut4_I1_O)        0.124     8.146 r  keyboard_controller/e_/L_edge/FSM_onehot_M_game_fsm_q[36]_i_3/O
                         net (fo=7, routed)           1.039     9.184    betaCPU/control_unit/M_betaCPU_keyboard_input[0]
    SLICE_X51Y31         LUT6 (Prop_lut6_I3_O)        0.124     9.308 f  betaCPU/control_unit/out1_carry_i_32/O
                         net (fo=15, routed)          0.887    10.195    betaCPU/control_unit/M_stage_q_reg[3]_10
    SLICE_X56Y30         LUT2 (Prop_lut2_I0_O)        0.124    10.319 f  betaCPU/control_unit/out1_carry_i_12/O
                         net (fo=4, routed)           0.648    10.968    betaCPU/control_unit/M_stage_q_reg[3]_6
    SLICE_X57Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.092 r  betaCPU/control_unit/out1_carry_i_1/O
                         net (fo=26, routed)          0.473    11.564    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[0]
    SLICE_X54Y30         LUT5 (Prop_lut5_I0_O)        0.124    11.688 f  betaCPU/control_unit/i__carry__0_i_7/O
                         net (fo=3, routed)           0.656    12.344    reset_cond/i__carry_i_13__0
    SLICE_X57Y30         LUT2 (Prop_lut2_I1_O)        0.124    12.468 f  reset_cond/i__carry__0_i_6/O
                         net (fo=77, routed)          0.357    12.826    betaCPU/control_unit/i__carry_i_16__1_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    12.950 r  betaCPU/control_unit/i__carry_i_38/O
                         net (fo=1, routed)           0.165    13.115    betaCPU/control_unit/i__carry_i_38_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I3_O)        0.124    13.239 f  betaCPU/control_unit/i__carry_i_16__1/O
                         net (fo=3, routed)           0.427    13.666    betaCPU/control_unit/i__carry_i_16__1_n_0
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.124    13.790 r  betaCPU/control_unit/i__carry_i_1__0/O
                         net (fo=8, routed)           0.478    14.268    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X53Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.392 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    14.392    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[3]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.640 f  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=8, routed)           0.602    15.242    betaCPU/control_unit/M_word_index_q_reg[3][2]
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.306    15.548 r  betaCPU/control_unit/i__carry_i_31/O
                         net (fo=2, routed)           0.305    15.853    reset_cond/i__carry_i_14
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124    15.977 f  reset_cond/i__carry_i_10__1/O
                         net (fo=22, routed)          0.308    16.285    reset_cond/M_stage_q_reg[3]_9
    SLICE_X49Y31         LUT6 (Prop_lut6_I5_O)        0.124    16.409 r  reset_cond/i__carry_i_12__1/O
                         net (fo=1, routed)           0.302    16.712    reset_cond/i__carry_i_12__1_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124    16.836 r  reset_cond/i__carry_i_9/O
                         net (fo=2, routed)           0.430    17.266    betaCPU/control_unit/M_word_index_q_reg[2]_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124    17.390 f  betaCPU/control_unit/i__carry_i_1/O
                         net (fo=9, routed)           0.308    17.698    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124    17.822 r  betaCPU/control_unit/out1_carry_i_21/O
                         net (fo=2, routed)           0.404    18.226    betaCPU/control_unit/adder/p_0_out[2]
    SLICE_X53Y33         LUT3 (Prop_lut3_I1_O)        0.124    18.350 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    18.350    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[2]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.598 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=8, routed)           0.447    19.045    betaCPU/control_unit/M_word_index_q_reg[3][1]
    SLICE_X53Y31         LUT6 (Prop_lut6_I4_O)        0.302    19.347 f  betaCPU/control_unit/i__carry_i_45/O
                         net (fo=1, routed)           0.154    19.501    reset_cond/i__carry_i_16__1
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124    19.625 r  reset_cond/i__carry_i_22/O
                         net (fo=25, routed)          0.502    20.126    reset_cond/M_stage_q_reg[3]_10
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124    20.250 f  reset_cond/i__carry_i_46/O
                         net (fo=1, routed)           0.311    20.562    reset_cond/i__carry_i_46_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I0_O)        0.124    20.686 f  reset_cond/i__carry_i_25/O
                         net (fo=1, routed)           0.414    21.100    reset_cond/i__carry_i_25_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I3_O)        0.124    21.224 f  reset_cond/i__carry_i_7__1/O
                         net (fo=4, routed)           0.743    21.967    betaCPU/r/M_matrix2_letter_address_dff_q_reg[4]
    SLICE_X52Y34         LUT2 (Prop_lut2_I1_O)        0.124    22.091 r  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_9/O
                         net (fo=8, routed)           0.296    22.386    betaCPU/control_unit/M_word_index_q_reg[5][0]
    SLICE_X51Y34         LUT5 (Prop_lut5_I4_O)        0.124    22.510 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=1, routed)           0.324    22.834    betaCPU/game_alu/i__carry_i_17__1_0[0]
    SLICE_X53Y34         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    23.241 f  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.559    23.800    betaCPU/control_unit/M_word_index_q_reg[7]_2[1]
    SLICE_X56Y30         LUT5 (Prop_lut5_I2_O)        0.303    24.103 f  betaCPU/control_unit/i__carry_i_15__1/O
                         net (fo=13, routed)          0.458    24.562    betaCPU/control_unit/M_stage_q_reg[3]_1
    SLICE_X55Y30         LUT2 (Prop_lut2_I1_O)        0.124    24.686 r  betaCPU/control_unit/i__carry_i_8__1/O
                         net (fo=5, routed)           0.425    25.110    betaCPU/control_unit/M_stage_q_reg[3]_3
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124    25.234 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_2/O
                         net (fo=6, routed)           0.328    25.563    betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_2_n_0
    SLICE_X54Y32         LUT5 (Prop_lut5_I4_O)        0.124    25.687 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.552    26.239    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[0]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    26.787 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=3, routed)           0.424    27.211    betaCPU/control_unit/M_word_index_q_reg[3][0]
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.303    27.514 r  betaCPU/control_unit/i__carry_i_77/O
                         net (fo=1, routed)           0.508    28.022    betaCPU/control_unit/i__carry_i_77_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I0_O)        0.124    28.146 f  betaCPU/control_unit/i__carry_i_65/O
                         net (fo=1, routed)           0.149    28.295    betaCPU/control_unit/i__carry_i_65_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I5_O)        0.124    28.419 r  betaCPU/control_unit/i__carry_i_50/O
                         net (fo=4, routed)           0.193    28.611    reset_cond/i__carry_i_25_2
    SLICE_X55Y29         LUT2 (Prop_lut2_I1_O)        0.124    28.735 r  reset_cond/i__carry_i_34/O
                         net (fo=50, routed)          0.400    29.135    betaCPU/r/i__carry_i_5__0
    SLICE_X56Y29         LUT6 (Prop_lut6_I2_O)        0.124    29.259 f  betaCPU/r/i__carry_i_16__0/O
                         net (fo=1, routed)           0.000    29.259    betaCPU/r/i__carry_i_16__0_n_0
    SLICE_X56Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    29.473 f  betaCPU/r/i__carry_i_10__0/O
                         net (fo=1, routed)           0.293    29.766    reset_cond/M_matrix1_letter_address_dff_q[1]_i_2_1
    SLICE_X57Y30         LUT6 (Prop_lut6_I5_O)        0.297    30.063 r  reset_cond/i__carry_i_6__0/O
                         net (fo=2, routed)           0.567    30.630    betaCPU/control_unit/M_word_index_q_reg[1]_0
    SLICE_X55Y32         LUT4 (Prop_lut4_I2_O)        0.124    30.754 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=7, routed)           0.176    30.930    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X55Y32         LUT6 (Prop_lut6_I5_O)        0.124    31.054 r  betaCPU/control_unit/out1_carry_i_25/O
                         net (fo=1, routed)           0.569    31.623    betaCPU/control_unit/out1_carry_i_25_n_0
    SLICE_X53Y33         LUT2 (Prop_lut2_I0_O)        0.124    31.747 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    31.747    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[1]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.297 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    32.297    betaCPU/game_alu/out1_carry_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.519 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=3, routed)           0.529    33.048    betaCPU/control_unit/M_word_index_q_reg[7]_2[0]
    SLICE_X52Y32         LUT5 (Prop_lut5_I2_O)        0.299    33.347 f  betaCPU/control_unit/i__carry_i_17__1/O
                         net (fo=14, routed)          0.634    33.981    betaCPU/control_unit/M_stage_q_reg[3]_2
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124    34.105 r  betaCPU/control_unit/i__carry_i_14/O
                         net (fo=6, routed)           0.650    34.754    betaCPU/r/M_word_index_q_reg[5]_1
    SLICE_X51Y34         LUT6 (Prop_lut6_I5_O)        0.124    34.878 r  betaCPU/r/out1_carry__0_i_10/O
                         net (fo=5, routed)           0.424    35.303    betaCPU/control_unit/M_word_index_q_reg[5][1]
    SLICE_X53Y34         LUT4 (Prop_lut4_I1_O)        0.124    35.427 r  betaCPU/control_unit/out1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    35.427    betaCPU/game_alu/i__carry_i_17__1_1[1]
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.977 r  betaCPU/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.977    betaCPU/game_alu/out1_carry__0_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.091 r  betaCPU/game_alu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.091    betaCPU/game_alu/out1_carry__1_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.330 f  betaCPU/game_alu/out1_carry__2/O[2]
                         net (fo=1, routed)           0.671    37.000    betaCPU/game_alu/out1_carry__2_n_5
    SLICE_X52Y36         LUT4 (Prop_lut4_I1_O)        0.302    37.302 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_5/O
                         net (fo=3, routed)           0.573    37.875    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_n_0
    SLICE_X49Y37         LUT5 (Prop_lut5_I1_O)        0.124    37.999 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_3/O
                         net (fo=4, routed)           0.332    38.331    betaCPU/game_alu/io_led_OBUF[21]_inst_i_3_n_0
    SLICE_X48Y36         LUT6 (Prop_lut6_I0_O)        0.124    38.455 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_11/O
                         net (fo=11, routed)          0.952    39.408    betaCPU/game_alu/M_stage_q_reg[3]_2
    SLICE_X61Y35         LUT6 (Prop_lut6_I0_O)        0.124    39.532 r  betaCPU/game_alu/M_guess_1_letter_1_q[2]_i_3/O
                         net (fo=1, routed)           0.291    39.823    betaCPU/control_unit/M_num_correct_q_reg[2]_0
    SLICE_X58Y35         LUT6 (Prop_lut6_I5_O)        0.124    39.947 r  betaCPU/control_unit/M_guess_1_letter_1_q[2]_i_2/O
                         net (fo=5, routed)           0.199    40.146    betaCPU/control_unit/M_guess_1_letter_1_q[2]_i_2_n_0
    SLICE_X58Y35         LUT5 (Prop_lut5_I0_O)        0.124    40.270 r  betaCPU/control_unit/M_guess_1_letter_1_q[2]_i_1/O
                         net (fo=25, routed)          1.067    41.338    betaCPU/r/D[2]
    SLICE_X49Y32         FDRE                                         r  betaCPU/r/M_guess_4_letter_3_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.443    14.848    betaCPU/r/clk_IBUF_BUFG
    SLICE_X49Y32         FDRE                                         r  betaCPU/r/M_guess_4_letter_3_q_reg[2]/C
                         clock pessimism              0.259    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X49Y32         FDRE (Setup_fdre_C_D)       -0.040    15.032    betaCPU/r/M_guess_4_letter_3_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -41.338    
  -------------------------------------------------------------------
                         slack                                -26.305    

Slack (VIOLATED) :        -26.294ns  (required time - arrival time)
  Source:                 keyboard_controller/e_/button_cond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_4_letter_4_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        36.006ns  (logic 11.178ns (31.045%)  route 24.828ns (68.955%))
  Logic Levels:           59  (CARRY4=9 LUT2=9 LUT3=2 LUT4=8 LUT5=8 LUT6=22 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.570     5.154    keyboard_controller/e_/button_cond/CLK
    SLICE_X56Y41         FDRE                                         r  keyboard_controller/e_/button_cond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  keyboard_controller/e_/button_cond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.997     6.669    keyboard_controller/e_/button_cond/M_ctr_q_reg[12]
    SLICE_X57Y35         LUT4 (Prop_lut4_I3_O)        0.124     6.793 r  keyboard_controller/e_/button_cond/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.660     7.454    keyboard_controller/e_/button_cond/M_last_q_i_5__1_n_0
    SLICE_X56Y37         LUT5 (Prop_lut5_I3_O)        0.124     7.578 r  keyboard_controller/e_/button_cond/M_last_q_i_1__1/O
                         net (fo=5, routed)           0.444     8.022    keyboard_controller/e_/L_edge/M_button_cond_out_1
    SLICE_X56Y37         LUT4 (Prop_lut4_I1_O)        0.124     8.146 r  keyboard_controller/e_/L_edge/FSM_onehot_M_game_fsm_q[36]_i_3/O
                         net (fo=7, routed)           1.039     9.184    betaCPU/control_unit/M_betaCPU_keyboard_input[0]
    SLICE_X51Y31         LUT6 (Prop_lut6_I3_O)        0.124     9.308 f  betaCPU/control_unit/out1_carry_i_32/O
                         net (fo=15, routed)          0.887    10.195    betaCPU/control_unit/M_stage_q_reg[3]_10
    SLICE_X56Y30         LUT2 (Prop_lut2_I0_O)        0.124    10.319 f  betaCPU/control_unit/out1_carry_i_12/O
                         net (fo=4, routed)           0.648    10.968    betaCPU/control_unit/M_stage_q_reg[3]_6
    SLICE_X57Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.092 r  betaCPU/control_unit/out1_carry_i_1/O
                         net (fo=26, routed)          0.473    11.564    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[0]
    SLICE_X54Y30         LUT5 (Prop_lut5_I0_O)        0.124    11.688 f  betaCPU/control_unit/i__carry__0_i_7/O
                         net (fo=3, routed)           0.656    12.344    reset_cond/i__carry_i_13__0
    SLICE_X57Y30         LUT2 (Prop_lut2_I1_O)        0.124    12.468 f  reset_cond/i__carry__0_i_6/O
                         net (fo=77, routed)          0.357    12.826    betaCPU/control_unit/i__carry_i_16__1_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    12.950 r  betaCPU/control_unit/i__carry_i_38/O
                         net (fo=1, routed)           0.165    13.115    betaCPU/control_unit/i__carry_i_38_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I3_O)        0.124    13.239 f  betaCPU/control_unit/i__carry_i_16__1/O
                         net (fo=3, routed)           0.427    13.666    betaCPU/control_unit/i__carry_i_16__1_n_0
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.124    13.790 r  betaCPU/control_unit/i__carry_i_1__0/O
                         net (fo=8, routed)           0.478    14.268    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X53Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.392 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    14.392    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[3]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.640 f  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=8, routed)           0.602    15.242    betaCPU/control_unit/M_word_index_q_reg[3][2]
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.306    15.548 r  betaCPU/control_unit/i__carry_i_31/O
                         net (fo=2, routed)           0.305    15.853    reset_cond/i__carry_i_14
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124    15.977 f  reset_cond/i__carry_i_10__1/O
                         net (fo=22, routed)          0.308    16.285    reset_cond/M_stage_q_reg[3]_9
    SLICE_X49Y31         LUT6 (Prop_lut6_I5_O)        0.124    16.409 r  reset_cond/i__carry_i_12__1/O
                         net (fo=1, routed)           0.302    16.712    reset_cond/i__carry_i_12__1_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124    16.836 r  reset_cond/i__carry_i_9/O
                         net (fo=2, routed)           0.430    17.266    betaCPU/control_unit/M_word_index_q_reg[2]_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124    17.390 f  betaCPU/control_unit/i__carry_i_1/O
                         net (fo=9, routed)           0.308    17.698    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124    17.822 r  betaCPU/control_unit/out1_carry_i_21/O
                         net (fo=2, routed)           0.404    18.226    betaCPU/control_unit/adder/p_0_out[2]
    SLICE_X53Y33         LUT3 (Prop_lut3_I1_O)        0.124    18.350 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    18.350    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[2]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.598 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=8, routed)           0.447    19.045    betaCPU/control_unit/M_word_index_q_reg[3][1]
    SLICE_X53Y31         LUT6 (Prop_lut6_I4_O)        0.302    19.347 f  betaCPU/control_unit/i__carry_i_45/O
                         net (fo=1, routed)           0.154    19.501    reset_cond/i__carry_i_16__1
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124    19.625 r  reset_cond/i__carry_i_22/O
                         net (fo=25, routed)          0.502    20.126    reset_cond/M_stage_q_reg[3]_10
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124    20.250 f  reset_cond/i__carry_i_46/O
                         net (fo=1, routed)           0.311    20.562    reset_cond/i__carry_i_46_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I0_O)        0.124    20.686 f  reset_cond/i__carry_i_25/O
                         net (fo=1, routed)           0.414    21.100    reset_cond/i__carry_i_25_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I3_O)        0.124    21.224 f  reset_cond/i__carry_i_7__1/O
                         net (fo=4, routed)           0.743    21.967    betaCPU/r/M_matrix2_letter_address_dff_q_reg[4]
    SLICE_X52Y34         LUT2 (Prop_lut2_I1_O)        0.124    22.091 r  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_9/O
                         net (fo=8, routed)           0.296    22.386    betaCPU/control_unit/M_word_index_q_reg[5][0]
    SLICE_X51Y34         LUT5 (Prop_lut5_I4_O)        0.124    22.510 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=1, routed)           0.324    22.834    betaCPU/game_alu/i__carry_i_17__1_0[0]
    SLICE_X53Y34         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    23.241 f  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.559    23.800    betaCPU/control_unit/M_word_index_q_reg[7]_2[1]
    SLICE_X56Y30         LUT5 (Prop_lut5_I2_O)        0.303    24.103 f  betaCPU/control_unit/i__carry_i_15__1/O
                         net (fo=13, routed)          0.458    24.562    betaCPU/control_unit/M_stage_q_reg[3]_1
    SLICE_X55Y30         LUT2 (Prop_lut2_I1_O)        0.124    24.686 r  betaCPU/control_unit/i__carry_i_8__1/O
                         net (fo=5, routed)           0.425    25.110    betaCPU/control_unit/M_stage_q_reg[3]_3
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124    25.234 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_2/O
                         net (fo=6, routed)           0.328    25.563    betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_2_n_0
    SLICE_X54Y32         LUT5 (Prop_lut5_I4_O)        0.124    25.687 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.552    26.239    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[0]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    26.787 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=3, routed)           0.424    27.211    betaCPU/control_unit/M_word_index_q_reg[3][0]
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.303    27.514 r  betaCPU/control_unit/i__carry_i_77/O
                         net (fo=1, routed)           0.508    28.022    betaCPU/control_unit/i__carry_i_77_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I0_O)        0.124    28.146 f  betaCPU/control_unit/i__carry_i_65/O
                         net (fo=1, routed)           0.149    28.295    betaCPU/control_unit/i__carry_i_65_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I5_O)        0.124    28.419 r  betaCPU/control_unit/i__carry_i_50/O
                         net (fo=4, routed)           0.193    28.611    reset_cond/i__carry_i_25_2
    SLICE_X55Y29         LUT2 (Prop_lut2_I1_O)        0.124    28.735 r  reset_cond/i__carry_i_34/O
                         net (fo=50, routed)          0.400    29.135    betaCPU/r/i__carry_i_5__0
    SLICE_X56Y29         LUT6 (Prop_lut6_I2_O)        0.124    29.259 f  betaCPU/r/i__carry_i_16__0/O
                         net (fo=1, routed)           0.000    29.259    betaCPU/r/i__carry_i_16__0_n_0
    SLICE_X56Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    29.473 f  betaCPU/r/i__carry_i_10__0/O
                         net (fo=1, routed)           0.293    29.766    reset_cond/M_matrix1_letter_address_dff_q[1]_i_2_1
    SLICE_X57Y30         LUT6 (Prop_lut6_I5_O)        0.297    30.063 r  reset_cond/i__carry_i_6__0/O
                         net (fo=2, routed)           0.567    30.630    betaCPU/control_unit/M_word_index_q_reg[1]_0
    SLICE_X55Y32         LUT4 (Prop_lut4_I2_O)        0.124    30.754 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=7, routed)           0.176    30.930    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X55Y32         LUT6 (Prop_lut6_I5_O)        0.124    31.054 r  betaCPU/control_unit/out1_carry_i_25/O
                         net (fo=1, routed)           0.569    31.623    betaCPU/control_unit/out1_carry_i_25_n_0
    SLICE_X53Y33         LUT2 (Prop_lut2_I0_O)        0.124    31.747 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    31.747    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[1]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.297 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    32.297    betaCPU/game_alu/out1_carry_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.519 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=3, routed)           0.529    33.048    betaCPU/control_unit/M_word_index_q_reg[7]_2[0]
    SLICE_X52Y32         LUT5 (Prop_lut5_I2_O)        0.299    33.347 f  betaCPU/control_unit/i__carry_i_17__1/O
                         net (fo=14, routed)          0.634    33.981    betaCPU/control_unit/M_stage_q_reg[3]_2
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124    34.105 r  betaCPU/control_unit/i__carry_i_14/O
                         net (fo=6, routed)           0.650    34.754    betaCPU/r/M_word_index_q_reg[5]_1
    SLICE_X51Y34         LUT6 (Prop_lut6_I5_O)        0.124    34.878 r  betaCPU/r/out1_carry__0_i_10/O
                         net (fo=5, routed)           0.424    35.303    betaCPU/control_unit/M_word_index_q_reg[5][1]
    SLICE_X53Y34         LUT4 (Prop_lut4_I1_O)        0.124    35.427 r  betaCPU/control_unit/out1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    35.427    betaCPU/game_alu/i__carry_i_17__1_1[1]
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.977 r  betaCPU/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.977    betaCPU/game_alu/out1_carry__0_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.091 r  betaCPU/game_alu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.091    betaCPU/game_alu/out1_carry__1_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.330 f  betaCPU/game_alu/out1_carry__2/O[2]
                         net (fo=1, routed)           0.671    37.000    betaCPU/game_alu/out1_carry__2_n_5
    SLICE_X52Y36         LUT4 (Prop_lut4_I1_O)        0.302    37.302 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_5/O
                         net (fo=3, routed)           0.443    37.746    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.124    37.870 f  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_27/O
                         net (fo=2, routed)           0.553    38.422    betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_3_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.124    38.546 r  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_6/O
                         net (fo=1, routed)           0.309    38.855    betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_6_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    38.979 f  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_3/O
                         net (fo=22, routed)          0.535    39.514    betaCPU/control_unit/M_temp_guess_g_letter_i_q_reg[1]
    SLICE_X48Y34         LUT3 (Prop_lut3_I2_O)        0.124    39.638 r  betaCPU/control_unit/M_guess_1_letter_4_q[6]_i_2/O
                         net (fo=8, routed)           0.847    40.485    betaCPU/control_unit/M_guess_1_letter_4_q[6]_i_2_n_0
    SLICE_X51Y31         LUT5 (Prop_lut5_I3_O)        0.124    40.609 r  betaCPU/control_unit/M_guess_4_letter_4_q[6]_i_1/O
                         net (fo=7, routed)           0.551    41.160    betaCPU/r/M_guess_4_letter_4_q_reg[6]_0[0]
    SLICE_X53Y31         FDRE                                         r  betaCPU/r/M_guess_4_letter_4_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.442    14.847    betaCPU/r/clk_IBUF_BUFG
    SLICE_X53Y31         FDRE                                         r  betaCPU/r/M_guess_4_letter_4_q_reg[0]/C
                         clock pessimism              0.259    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X53Y31         FDRE (Setup_fdre_C_CE)      -0.205    14.866    betaCPU/r/M_guess_4_letter_4_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -41.160    
  -------------------------------------------------------------------
                         slack                                -26.294    

Slack (VIOLATED) :        -26.294ns  (required time - arrival time)
  Source:                 keyboard_controller/e_/button_cond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_4_letter_4_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        36.006ns  (logic 11.178ns (31.045%)  route 24.828ns (68.955%))
  Logic Levels:           59  (CARRY4=9 LUT2=9 LUT3=2 LUT4=8 LUT5=8 LUT6=22 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.570     5.154    keyboard_controller/e_/button_cond/CLK
    SLICE_X56Y41         FDRE                                         r  keyboard_controller/e_/button_cond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  keyboard_controller/e_/button_cond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.997     6.669    keyboard_controller/e_/button_cond/M_ctr_q_reg[12]
    SLICE_X57Y35         LUT4 (Prop_lut4_I3_O)        0.124     6.793 r  keyboard_controller/e_/button_cond/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.660     7.454    keyboard_controller/e_/button_cond/M_last_q_i_5__1_n_0
    SLICE_X56Y37         LUT5 (Prop_lut5_I3_O)        0.124     7.578 r  keyboard_controller/e_/button_cond/M_last_q_i_1__1/O
                         net (fo=5, routed)           0.444     8.022    keyboard_controller/e_/L_edge/M_button_cond_out_1
    SLICE_X56Y37         LUT4 (Prop_lut4_I1_O)        0.124     8.146 r  keyboard_controller/e_/L_edge/FSM_onehot_M_game_fsm_q[36]_i_3/O
                         net (fo=7, routed)           1.039     9.184    betaCPU/control_unit/M_betaCPU_keyboard_input[0]
    SLICE_X51Y31         LUT6 (Prop_lut6_I3_O)        0.124     9.308 f  betaCPU/control_unit/out1_carry_i_32/O
                         net (fo=15, routed)          0.887    10.195    betaCPU/control_unit/M_stage_q_reg[3]_10
    SLICE_X56Y30         LUT2 (Prop_lut2_I0_O)        0.124    10.319 f  betaCPU/control_unit/out1_carry_i_12/O
                         net (fo=4, routed)           0.648    10.968    betaCPU/control_unit/M_stage_q_reg[3]_6
    SLICE_X57Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.092 r  betaCPU/control_unit/out1_carry_i_1/O
                         net (fo=26, routed)          0.473    11.564    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[0]
    SLICE_X54Y30         LUT5 (Prop_lut5_I0_O)        0.124    11.688 f  betaCPU/control_unit/i__carry__0_i_7/O
                         net (fo=3, routed)           0.656    12.344    reset_cond/i__carry_i_13__0
    SLICE_X57Y30         LUT2 (Prop_lut2_I1_O)        0.124    12.468 f  reset_cond/i__carry__0_i_6/O
                         net (fo=77, routed)          0.357    12.826    betaCPU/control_unit/i__carry_i_16__1_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    12.950 r  betaCPU/control_unit/i__carry_i_38/O
                         net (fo=1, routed)           0.165    13.115    betaCPU/control_unit/i__carry_i_38_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I3_O)        0.124    13.239 f  betaCPU/control_unit/i__carry_i_16__1/O
                         net (fo=3, routed)           0.427    13.666    betaCPU/control_unit/i__carry_i_16__1_n_0
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.124    13.790 r  betaCPU/control_unit/i__carry_i_1__0/O
                         net (fo=8, routed)           0.478    14.268    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X53Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.392 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    14.392    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[3]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.640 f  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=8, routed)           0.602    15.242    betaCPU/control_unit/M_word_index_q_reg[3][2]
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.306    15.548 r  betaCPU/control_unit/i__carry_i_31/O
                         net (fo=2, routed)           0.305    15.853    reset_cond/i__carry_i_14
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124    15.977 f  reset_cond/i__carry_i_10__1/O
                         net (fo=22, routed)          0.308    16.285    reset_cond/M_stage_q_reg[3]_9
    SLICE_X49Y31         LUT6 (Prop_lut6_I5_O)        0.124    16.409 r  reset_cond/i__carry_i_12__1/O
                         net (fo=1, routed)           0.302    16.712    reset_cond/i__carry_i_12__1_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124    16.836 r  reset_cond/i__carry_i_9/O
                         net (fo=2, routed)           0.430    17.266    betaCPU/control_unit/M_word_index_q_reg[2]_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124    17.390 f  betaCPU/control_unit/i__carry_i_1/O
                         net (fo=9, routed)           0.308    17.698    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124    17.822 r  betaCPU/control_unit/out1_carry_i_21/O
                         net (fo=2, routed)           0.404    18.226    betaCPU/control_unit/adder/p_0_out[2]
    SLICE_X53Y33         LUT3 (Prop_lut3_I1_O)        0.124    18.350 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    18.350    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[2]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.598 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=8, routed)           0.447    19.045    betaCPU/control_unit/M_word_index_q_reg[3][1]
    SLICE_X53Y31         LUT6 (Prop_lut6_I4_O)        0.302    19.347 f  betaCPU/control_unit/i__carry_i_45/O
                         net (fo=1, routed)           0.154    19.501    reset_cond/i__carry_i_16__1
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124    19.625 r  reset_cond/i__carry_i_22/O
                         net (fo=25, routed)          0.502    20.126    reset_cond/M_stage_q_reg[3]_10
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124    20.250 f  reset_cond/i__carry_i_46/O
                         net (fo=1, routed)           0.311    20.562    reset_cond/i__carry_i_46_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I0_O)        0.124    20.686 f  reset_cond/i__carry_i_25/O
                         net (fo=1, routed)           0.414    21.100    reset_cond/i__carry_i_25_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I3_O)        0.124    21.224 f  reset_cond/i__carry_i_7__1/O
                         net (fo=4, routed)           0.743    21.967    betaCPU/r/M_matrix2_letter_address_dff_q_reg[4]
    SLICE_X52Y34         LUT2 (Prop_lut2_I1_O)        0.124    22.091 r  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_9/O
                         net (fo=8, routed)           0.296    22.386    betaCPU/control_unit/M_word_index_q_reg[5][0]
    SLICE_X51Y34         LUT5 (Prop_lut5_I4_O)        0.124    22.510 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=1, routed)           0.324    22.834    betaCPU/game_alu/i__carry_i_17__1_0[0]
    SLICE_X53Y34         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    23.241 f  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.559    23.800    betaCPU/control_unit/M_word_index_q_reg[7]_2[1]
    SLICE_X56Y30         LUT5 (Prop_lut5_I2_O)        0.303    24.103 f  betaCPU/control_unit/i__carry_i_15__1/O
                         net (fo=13, routed)          0.458    24.562    betaCPU/control_unit/M_stage_q_reg[3]_1
    SLICE_X55Y30         LUT2 (Prop_lut2_I1_O)        0.124    24.686 r  betaCPU/control_unit/i__carry_i_8__1/O
                         net (fo=5, routed)           0.425    25.110    betaCPU/control_unit/M_stage_q_reg[3]_3
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124    25.234 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_2/O
                         net (fo=6, routed)           0.328    25.563    betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_2_n_0
    SLICE_X54Y32         LUT5 (Prop_lut5_I4_O)        0.124    25.687 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.552    26.239    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[0]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    26.787 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=3, routed)           0.424    27.211    betaCPU/control_unit/M_word_index_q_reg[3][0]
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.303    27.514 r  betaCPU/control_unit/i__carry_i_77/O
                         net (fo=1, routed)           0.508    28.022    betaCPU/control_unit/i__carry_i_77_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I0_O)        0.124    28.146 f  betaCPU/control_unit/i__carry_i_65/O
                         net (fo=1, routed)           0.149    28.295    betaCPU/control_unit/i__carry_i_65_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I5_O)        0.124    28.419 r  betaCPU/control_unit/i__carry_i_50/O
                         net (fo=4, routed)           0.193    28.611    reset_cond/i__carry_i_25_2
    SLICE_X55Y29         LUT2 (Prop_lut2_I1_O)        0.124    28.735 r  reset_cond/i__carry_i_34/O
                         net (fo=50, routed)          0.400    29.135    betaCPU/r/i__carry_i_5__0
    SLICE_X56Y29         LUT6 (Prop_lut6_I2_O)        0.124    29.259 f  betaCPU/r/i__carry_i_16__0/O
                         net (fo=1, routed)           0.000    29.259    betaCPU/r/i__carry_i_16__0_n_0
    SLICE_X56Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    29.473 f  betaCPU/r/i__carry_i_10__0/O
                         net (fo=1, routed)           0.293    29.766    reset_cond/M_matrix1_letter_address_dff_q[1]_i_2_1
    SLICE_X57Y30         LUT6 (Prop_lut6_I5_O)        0.297    30.063 r  reset_cond/i__carry_i_6__0/O
                         net (fo=2, routed)           0.567    30.630    betaCPU/control_unit/M_word_index_q_reg[1]_0
    SLICE_X55Y32         LUT4 (Prop_lut4_I2_O)        0.124    30.754 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=7, routed)           0.176    30.930    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X55Y32         LUT6 (Prop_lut6_I5_O)        0.124    31.054 r  betaCPU/control_unit/out1_carry_i_25/O
                         net (fo=1, routed)           0.569    31.623    betaCPU/control_unit/out1_carry_i_25_n_0
    SLICE_X53Y33         LUT2 (Prop_lut2_I0_O)        0.124    31.747 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    31.747    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[1]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.297 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    32.297    betaCPU/game_alu/out1_carry_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.519 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=3, routed)           0.529    33.048    betaCPU/control_unit/M_word_index_q_reg[7]_2[0]
    SLICE_X52Y32         LUT5 (Prop_lut5_I2_O)        0.299    33.347 f  betaCPU/control_unit/i__carry_i_17__1/O
                         net (fo=14, routed)          0.634    33.981    betaCPU/control_unit/M_stage_q_reg[3]_2
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124    34.105 r  betaCPU/control_unit/i__carry_i_14/O
                         net (fo=6, routed)           0.650    34.754    betaCPU/r/M_word_index_q_reg[5]_1
    SLICE_X51Y34         LUT6 (Prop_lut6_I5_O)        0.124    34.878 r  betaCPU/r/out1_carry__0_i_10/O
                         net (fo=5, routed)           0.424    35.303    betaCPU/control_unit/M_word_index_q_reg[5][1]
    SLICE_X53Y34         LUT4 (Prop_lut4_I1_O)        0.124    35.427 r  betaCPU/control_unit/out1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    35.427    betaCPU/game_alu/i__carry_i_17__1_1[1]
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.977 r  betaCPU/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.977    betaCPU/game_alu/out1_carry__0_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.091 r  betaCPU/game_alu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.091    betaCPU/game_alu/out1_carry__1_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.330 f  betaCPU/game_alu/out1_carry__2/O[2]
                         net (fo=1, routed)           0.671    37.000    betaCPU/game_alu/out1_carry__2_n_5
    SLICE_X52Y36         LUT4 (Prop_lut4_I1_O)        0.302    37.302 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_5/O
                         net (fo=3, routed)           0.443    37.746    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.124    37.870 f  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_27/O
                         net (fo=2, routed)           0.553    38.422    betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_3_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.124    38.546 r  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_6/O
                         net (fo=1, routed)           0.309    38.855    betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_6_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    38.979 f  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_3/O
                         net (fo=22, routed)          0.535    39.514    betaCPU/control_unit/M_temp_guess_g_letter_i_q_reg[1]
    SLICE_X48Y34         LUT3 (Prop_lut3_I2_O)        0.124    39.638 r  betaCPU/control_unit/M_guess_1_letter_4_q[6]_i_2/O
                         net (fo=8, routed)           0.847    40.485    betaCPU/control_unit/M_guess_1_letter_4_q[6]_i_2_n_0
    SLICE_X51Y31         LUT5 (Prop_lut5_I3_O)        0.124    40.609 r  betaCPU/control_unit/M_guess_4_letter_4_q[6]_i_1/O
                         net (fo=7, routed)           0.551    41.160    betaCPU/r/M_guess_4_letter_4_q_reg[6]_0[0]
    SLICE_X53Y31         FDRE                                         r  betaCPU/r/M_guess_4_letter_4_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.442    14.847    betaCPU/r/clk_IBUF_BUFG
    SLICE_X53Y31         FDRE                                         r  betaCPU/r/M_guess_4_letter_4_q_reg[1]/C
                         clock pessimism              0.259    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X53Y31         FDRE (Setup_fdre_C_CE)      -0.205    14.866    betaCPU/r/M_guess_4_letter_4_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -41.160    
  -------------------------------------------------------------------
                         slack                                -26.294    

Slack (VIOLATED) :        -26.294ns  (required time - arrival time)
  Source:                 keyboard_controller/e_/button_cond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_4_letter_4_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        36.006ns  (logic 11.178ns (31.045%)  route 24.828ns (68.955%))
  Logic Levels:           59  (CARRY4=9 LUT2=9 LUT3=2 LUT4=8 LUT5=8 LUT6=22 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.570     5.154    keyboard_controller/e_/button_cond/CLK
    SLICE_X56Y41         FDRE                                         r  keyboard_controller/e_/button_cond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  keyboard_controller/e_/button_cond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.997     6.669    keyboard_controller/e_/button_cond/M_ctr_q_reg[12]
    SLICE_X57Y35         LUT4 (Prop_lut4_I3_O)        0.124     6.793 r  keyboard_controller/e_/button_cond/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.660     7.454    keyboard_controller/e_/button_cond/M_last_q_i_5__1_n_0
    SLICE_X56Y37         LUT5 (Prop_lut5_I3_O)        0.124     7.578 r  keyboard_controller/e_/button_cond/M_last_q_i_1__1/O
                         net (fo=5, routed)           0.444     8.022    keyboard_controller/e_/L_edge/M_button_cond_out_1
    SLICE_X56Y37         LUT4 (Prop_lut4_I1_O)        0.124     8.146 r  keyboard_controller/e_/L_edge/FSM_onehot_M_game_fsm_q[36]_i_3/O
                         net (fo=7, routed)           1.039     9.184    betaCPU/control_unit/M_betaCPU_keyboard_input[0]
    SLICE_X51Y31         LUT6 (Prop_lut6_I3_O)        0.124     9.308 f  betaCPU/control_unit/out1_carry_i_32/O
                         net (fo=15, routed)          0.887    10.195    betaCPU/control_unit/M_stage_q_reg[3]_10
    SLICE_X56Y30         LUT2 (Prop_lut2_I0_O)        0.124    10.319 f  betaCPU/control_unit/out1_carry_i_12/O
                         net (fo=4, routed)           0.648    10.968    betaCPU/control_unit/M_stage_q_reg[3]_6
    SLICE_X57Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.092 r  betaCPU/control_unit/out1_carry_i_1/O
                         net (fo=26, routed)          0.473    11.564    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[0]
    SLICE_X54Y30         LUT5 (Prop_lut5_I0_O)        0.124    11.688 f  betaCPU/control_unit/i__carry__0_i_7/O
                         net (fo=3, routed)           0.656    12.344    reset_cond/i__carry_i_13__0
    SLICE_X57Y30         LUT2 (Prop_lut2_I1_O)        0.124    12.468 f  reset_cond/i__carry__0_i_6/O
                         net (fo=77, routed)          0.357    12.826    betaCPU/control_unit/i__carry_i_16__1_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    12.950 r  betaCPU/control_unit/i__carry_i_38/O
                         net (fo=1, routed)           0.165    13.115    betaCPU/control_unit/i__carry_i_38_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I3_O)        0.124    13.239 f  betaCPU/control_unit/i__carry_i_16__1/O
                         net (fo=3, routed)           0.427    13.666    betaCPU/control_unit/i__carry_i_16__1_n_0
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.124    13.790 r  betaCPU/control_unit/i__carry_i_1__0/O
                         net (fo=8, routed)           0.478    14.268    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X53Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.392 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    14.392    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[3]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.640 f  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=8, routed)           0.602    15.242    betaCPU/control_unit/M_word_index_q_reg[3][2]
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.306    15.548 r  betaCPU/control_unit/i__carry_i_31/O
                         net (fo=2, routed)           0.305    15.853    reset_cond/i__carry_i_14
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124    15.977 f  reset_cond/i__carry_i_10__1/O
                         net (fo=22, routed)          0.308    16.285    reset_cond/M_stage_q_reg[3]_9
    SLICE_X49Y31         LUT6 (Prop_lut6_I5_O)        0.124    16.409 r  reset_cond/i__carry_i_12__1/O
                         net (fo=1, routed)           0.302    16.712    reset_cond/i__carry_i_12__1_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124    16.836 r  reset_cond/i__carry_i_9/O
                         net (fo=2, routed)           0.430    17.266    betaCPU/control_unit/M_word_index_q_reg[2]_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124    17.390 f  betaCPU/control_unit/i__carry_i_1/O
                         net (fo=9, routed)           0.308    17.698    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124    17.822 r  betaCPU/control_unit/out1_carry_i_21/O
                         net (fo=2, routed)           0.404    18.226    betaCPU/control_unit/adder/p_0_out[2]
    SLICE_X53Y33         LUT3 (Prop_lut3_I1_O)        0.124    18.350 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    18.350    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[2]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.598 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=8, routed)           0.447    19.045    betaCPU/control_unit/M_word_index_q_reg[3][1]
    SLICE_X53Y31         LUT6 (Prop_lut6_I4_O)        0.302    19.347 f  betaCPU/control_unit/i__carry_i_45/O
                         net (fo=1, routed)           0.154    19.501    reset_cond/i__carry_i_16__1
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124    19.625 r  reset_cond/i__carry_i_22/O
                         net (fo=25, routed)          0.502    20.126    reset_cond/M_stage_q_reg[3]_10
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124    20.250 f  reset_cond/i__carry_i_46/O
                         net (fo=1, routed)           0.311    20.562    reset_cond/i__carry_i_46_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I0_O)        0.124    20.686 f  reset_cond/i__carry_i_25/O
                         net (fo=1, routed)           0.414    21.100    reset_cond/i__carry_i_25_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I3_O)        0.124    21.224 f  reset_cond/i__carry_i_7__1/O
                         net (fo=4, routed)           0.743    21.967    betaCPU/r/M_matrix2_letter_address_dff_q_reg[4]
    SLICE_X52Y34         LUT2 (Prop_lut2_I1_O)        0.124    22.091 r  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_9/O
                         net (fo=8, routed)           0.296    22.386    betaCPU/control_unit/M_word_index_q_reg[5][0]
    SLICE_X51Y34         LUT5 (Prop_lut5_I4_O)        0.124    22.510 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=1, routed)           0.324    22.834    betaCPU/game_alu/i__carry_i_17__1_0[0]
    SLICE_X53Y34         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    23.241 f  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.559    23.800    betaCPU/control_unit/M_word_index_q_reg[7]_2[1]
    SLICE_X56Y30         LUT5 (Prop_lut5_I2_O)        0.303    24.103 f  betaCPU/control_unit/i__carry_i_15__1/O
                         net (fo=13, routed)          0.458    24.562    betaCPU/control_unit/M_stage_q_reg[3]_1
    SLICE_X55Y30         LUT2 (Prop_lut2_I1_O)        0.124    24.686 r  betaCPU/control_unit/i__carry_i_8__1/O
                         net (fo=5, routed)           0.425    25.110    betaCPU/control_unit/M_stage_q_reg[3]_3
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124    25.234 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_2/O
                         net (fo=6, routed)           0.328    25.563    betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_2_n_0
    SLICE_X54Y32         LUT5 (Prop_lut5_I4_O)        0.124    25.687 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.552    26.239    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[0]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    26.787 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=3, routed)           0.424    27.211    betaCPU/control_unit/M_word_index_q_reg[3][0]
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.303    27.514 r  betaCPU/control_unit/i__carry_i_77/O
                         net (fo=1, routed)           0.508    28.022    betaCPU/control_unit/i__carry_i_77_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I0_O)        0.124    28.146 f  betaCPU/control_unit/i__carry_i_65/O
                         net (fo=1, routed)           0.149    28.295    betaCPU/control_unit/i__carry_i_65_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I5_O)        0.124    28.419 r  betaCPU/control_unit/i__carry_i_50/O
                         net (fo=4, routed)           0.193    28.611    reset_cond/i__carry_i_25_2
    SLICE_X55Y29         LUT2 (Prop_lut2_I1_O)        0.124    28.735 r  reset_cond/i__carry_i_34/O
                         net (fo=50, routed)          0.400    29.135    betaCPU/r/i__carry_i_5__0
    SLICE_X56Y29         LUT6 (Prop_lut6_I2_O)        0.124    29.259 f  betaCPU/r/i__carry_i_16__0/O
                         net (fo=1, routed)           0.000    29.259    betaCPU/r/i__carry_i_16__0_n_0
    SLICE_X56Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    29.473 f  betaCPU/r/i__carry_i_10__0/O
                         net (fo=1, routed)           0.293    29.766    reset_cond/M_matrix1_letter_address_dff_q[1]_i_2_1
    SLICE_X57Y30         LUT6 (Prop_lut6_I5_O)        0.297    30.063 r  reset_cond/i__carry_i_6__0/O
                         net (fo=2, routed)           0.567    30.630    betaCPU/control_unit/M_word_index_q_reg[1]_0
    SLICE_X55Y32         LUT4 (Prop_lut4_I2_O)        0.124    30.754 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=7, routed)           0.176    30.930    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X55Y32         LUT6 (Prop_lut6_I5_O)        0.124    31.054 r  betaCPU/control_unit/out1_carry_i_25/O
                         net (fo=1, routed)           0.569    31.623    betaCPU/control_unit/out1_carry_i_25_n_0
    SLICE_X53Y33         LUT2 (Prop_lut2_I0_O)        0.124    31.747 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    31.747    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[1]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.297 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    32.297    betaCPU/game_alu/out1_carry_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.519 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=3, routed)           0.529    33.048    betaCPU/control_unit/M_word_index_q_reg[7]_2[0]
    SLICE_X52Y32         LUT5 (Prop_lut5_I2_O)        0.299    33.347 f  betaCPU/control_unit/i__carry_i_17__1/O
                         net (fo=14, routed)          0.634    33.981    betaCPU/control_unit/M_stage_q_reg[3]_2
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124    34.105 r  betaCPU/control_unit/i__carry_i_14/O
                         net (fo=6, routed)           0.650    34.754    betaCPU/r/M_word_index_q_reg[5]_1
    SLICE_X51Y34         LUT6 (Prop_lut6_I5_O)        0.124    34.878 r  betaCPU/r/out1_carry__0_i_10/O
                         net (fo=5, routed)           0.424    35.303    betaCPU/control_unit/M_word_index_q_reg[5][1]
    SLICE_X53Y34         LUT4 (Prop_lut4_I1_O)        0.124    35.427 r  betaCPU/control_unit/out1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    35.427    betaCPU/game_alu/i__carry_i_17__1_1[1]
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.977 r  betaCPU/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.977    betaCPU/game_alu/out1_carry__0_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.091 r  betaCPU/game_alu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.091    betaCPU/game_alu/out1_carry__1_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.330 f  betaCPU/game_alu/out1_carry__2/O[2]
                         net (fo=1, routed)           0.671    37.000    betaCPU/game_alu/out1_carry__2_n_5
    SLICE_X52Y36         LUT4 (Prop_lut4_I1_O)        0.302    37.302 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_5/O
                         net (fo=3, routed)           0.443    37.746    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.124    37.870 f  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_27/O
                         net (fo=2, routed)           0.553    38.422    betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_3_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.124    38.546 r  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_6/O
                         net (fo=1, routed)           0.309    38.855    betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_6_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    38.979 f  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_3/O
                         net (fo=22, routed)          0.535    39.514    betaCPU/control_unit/M_temp_guess_g_letter_i_q_reg[1]
    SLICE_X48Y34         LUT3 (Prop_lut3_I2_O)        0.124    39.638 r  betaCPU/control_unit/M_guess_1_letter_4_q[6]_i_2/O
                         net (fo=8, routed)           0.847    40.485    betaCPU/control_unit/M_guess_1_letter_4_q[6]_i_2_n_0
    SLICE_X51Y31         LUT5 (Prop_lut5_I3_O)        0.124    40.609 r  betaCPU/control_unit/M_guess_4_letter_4_q[6]_i_1/O
                         net (fo=7, routed)           0.551    41.160    betaCPU/r/M_guess_4_letter_4_q_reg[6]_0[0]
    SLICE_X53Y31         FDRE                                         r  betaCPU/r/M_guess_4_letter_4_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.442    14.847    betaCPU/r/clk_IBUF_BUFG
    SLICE_X53Y31         FDRE                                         r  betaCPU/r/M_guess_4_letter_4_q_reg[2]/C
                         clock pessimism              0.259    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X53Y31         FDRE (Setup_fdre_C_CE)      -0.205    14.866    betaCPU/r/M_guess_4_letter_4_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -41.160    
  -------------------------------------------------------------------
                         slack                                -26.294    

Slack (VIOLATED) :        -26.294ns  (required time - arrival time)
  Source:                 keyboard_controller/e_/button_cond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_4_letter_4_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        36.006ns  (logic 11.178ns (31.045%)  route 24.828ns (68.955%))
  Logic Levels:           59  (CARRY4=9 LUT2=9 LUT3=2 LUT4=8 LUT5=8 LUT6=22 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.570     5.154    keyboard_controller/e_/button_cond/CLK
    SLICE_X56Y41         FDRE                                         r  keyboard_controller/e_/button_cond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  keyboard_controller/e_/button_cond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.997     6.669    keyboard_controller/e_/button_cond/M_ctr_q_reg[12]
    SLICE_X57Y35         LUT4 (Prop_lut4_I3_O)        0.124     6.793 r  keyboard_controller/e_/button_cond/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.660     7.454    keyboard_controller/e_/button_cond/M_last_q_i_5__1_n_0
    SLICE_X56Y37         LUT5 (Prop_lut5_I3_O)        0.124     7.578 r  keyboard_controller/e_/button_cond/M_last_q_i_1__1/O
                         net (fo=5, routed)           0.444     8.022    keyboard_controller/e_/L_edge/M_button_cond_out_1
    SLICE_X56Y37         LUT4 (Prop_lut4_I1_O)        0.124     8.146 r  keyboard_controller/e_/L_edge/FSM_onehot_M_game_fsm_q[36]_i_3/O
                         net (fo=7, routed)           1.039     9.184    betaCPU/control_unit/M_betaCPU_keyboard_input[0]
    SLICE_X51Y31         LUT6 (Prop_lut6_I3_O)        0.124     9.308 f  betaCPU/control_unit/out1_carry_i_32/O
                         net (fo=15, routed)          0.887    10.195    betaCPU/control_unit/M_stage_q_reg[3]_10
    SLICE_X56Y30         LUT2 (Prop_lut2_I0_O)        0.124    10.319 f  betaCPU/control_unit/out1_carry_i_12/O
                         net (fo=4, routed)           0.648    10.968    betaCPU/control_unit/M_stage_q_reg[3]_6
    SLICE_X57Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.092 r  betaCPU/control_unit/out1_carry_i_1/O
                         net (fo=26, routed)          0.473    11.564    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[0]
    SLICE_X54Y30         LUT5 (Prop_lut5_I0_O)        0.124    11.688 f  betaCPU/control_unit/i__carry__0_i_7/O
                         net (fo=3, routed)           0.656    12.344    reset_cond/i__carry_i_13__0
    SLICE_X57Y30         LUT2 (Prop_lut2_I1_O)        0.124    12.468 f  reset_cond/i__carry__0_i_6/O
                         net (fo=77, routed)          0.357    12.826    betaCPU/control_unit/i__carry_i_16__1_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    12.950 r  betaCPU/control_unit/i__carry_i_38/O
                         net (fo=1, routed)           0.165    13.115    betaCPU/control_unit/i__carry_i_38_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I3_O)        0.124    13.239 f  betaCPU/control_unit/i__carry_i_16__1/O
                         net (fo=3, routed)           0.427    13.666    betaCPU/control_unit/i__carry_i_16__1_n_0
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.124    13.790 r  betaCPU/control_unit/i__carry_i_1__0/O
                         net (fo=8, routed)           0.478    14.268    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X53Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.392 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    14.392    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[3]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.640 f  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=8, routed)           0.602    15.242    betaCPU/control_unit/M_word_index_q_reg[3][2]
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.306    15.548 r  betaCPU/control_unit/i__carry_i_31/O
                         net (fo=2, routed)           0.305    15.853    reset_cond/i__carry_i_14
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124    15.977 f  reset_cond/i__carry_i_10__1/O
                         net (fo=22, routed)          0.308    16.285    reset_cond/M_stage_q_reg[3]_9
    SLICE_X49Y31         LUT6 (Prop_lut6_I5_O)        0.124    16.409 r  reset_cond/i__carry_i_12__1/O
                         net (fo=1, routed)           0.302    16.712    reset_cond/i__carry_i_12__1_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124    16.836 r  reset_cond/i__carry_i_9/O
                         net (fo=2, routed)           0.430    17.266    betaCPU/control_unit/M_word_index_q_reg[2]_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124    17.390 f  betaCPU/control_unit/i__carry_i_1/O
                         net (fo=9, routed)           0.308    17.698    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124    17.822 r  betaCPU/control_unit/out1_carry_i_21/O
                         net (fo=2, routed)           0.404    18.226    betaCPU/control_unit/adder/p_0_out[2]
    SLICE_X53Y33         LUT3 (Prop_lut3_I1_O)        0.124    18.350 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    18.350    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[2]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.598 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=8, routed)           0.447    19.045    betaCPU/control_unit/M_word_index_q_reg[3][1]
    SLICE_X53Y31         LUT6 (Prop_lut6_I4_O)        0.302    19.347 f  betaCPU/control_unit/i__carry_i_45/O
                         net (fo=1, routed)           0.154    19.501    reset_cond/i__carry_i_16__1
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124    19.625 r  reset_cond/i__carry_i_22/O
                         net (fo=25, routed)          0.502    20.126    reset_cond/M_stage_q_reg[3]_10
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124    20.250 f  reset_cond/i__carry_i_46/O
                         net (fo=1, routed)           0.311    20.562    reset_cond/i__carry_i_46_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I0_O)        0.124    20.686 f  reset_cond/i__carry_i_25/O
                         net (fo=1, routed)           0.414    21.100    reset_cond/i__carry_i_25_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I3_O)        0.124    21.224 f  reset_cond/i__carry_i_7__1/O
                         net (fo=4, routed)           0.743    21.967    betaCPU/r/M_matrix2_letter_address_dff_q_reg[4]
    SLICE_X52Y34         LUT2 (Prop_lut2_I1_O)        0.124    22.091 r  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_9/O
                         net (fo=8, routed)           0.296    22.386    betaCPU/control_unit/M_word_index_q_reg[5][0]
    SLICE_X51Y34         LUT5 (Prop_lut5_I4_O)        0.124    22.510 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=1, routed)           0.324    22.834    betaCPU/game_alu/i__carry_i_17__1_0[0]
    SLICE_X53Y34         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    23.241 f  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.559    23.800    betaCPU/control_unit/M_word_index_q_reg[7]_2[1]
    SLICE_X56Y30         LUT5 (Prop_lut5_I2_O)        0.303    24.103 f  betaCPU/control_unit/i__carry_i_15__1/O
                         net (fo=13, routed)          0.458    24.562    betaCPU/control_unit/M_stage_q_reg[3]_1
    SLICE_X55Y30         LUT2 (Prop_lut2_I1_O)        0.124    24.686 r  betaCPU/control_unit/i__carry_i_8__1/O
                         net (fo=5, routed)           0.425    25.110    betaCPU/control_unit/M_stage_q_reg[3]_3
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124    25.234 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_2/O
                         net (fo=6, routed)           0.328    25.563    betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_2_n_0
    SLICE_X54Y32         LUT5 (Prop_lut5_I4_O)        0.124    25.687 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.552    26.239    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[0]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    26.787 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=3, routed)           0.424    27.211    betaCPU/control_unit/M_word_index_q_reg[3][0]
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.303    27.514 r  betaCPU/control_unit/i__carry_i_77/O
                         net (fo=1, routed)           0.508    28.022    betaCPU/control_unit/i__carry_i_77_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I0_O)        0.124    28.146 f  betaCPU/control_unit/i__carry_i_65/O
                         net (fo=1, routed)           0.149    28.295    betaCPU/control_unit/i__carry_i_65_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I5_O)        0.124    28.419 r  betaCPU/control_unit/i__carry_i_50/O
                         net (fo=4, routed)           0.193    28.611    reset_cond/i__carry_i_25_2
    SLICE_X55Y29         LUT2 (Prop_lut2_I1_O)        0.124    28.735 r  reset_cond/i__carry_i_34/O
                         net (fo=50, routed)          0.400    29.135    betaCPU/r/i__carry_i_5__0
    SLICE_X56Y29         LUT6 (Prop_lut6_I2_O)        0.124    29.259 f  betaCPU/r/i__carry_i_16__0/O
                         net (fo=1, routed)           0.000    29.259    betaCPU/r/i__carry_i_16__0_n_0
    SLICE_X56Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    29.473 f  betaCPU/r/i__carry_i_10__0/O
                         net (fo=1, routed)           0.293    29.766    reset_cond/M_matrix1_letter_address_dff_q[1]_i_2_1
    SLICE_X57Y30         LUT6 (Prop_lut6_I5_O)        0.297    30.063 r  reset_cond/i__carry_i_6__0/O
                         net (fo=2, routed)           0.567    30.630    betaCPU/control_unit/M_word_index_q_reg[1]_0
    SLICE_X55Y32         LUT4 (Prop_lut4_I2_O)        0.124    30.754 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=7, routed)           0.176    30.930    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X55Y32         LUT6 (Prop_lut6_I5_O)        0.124    31.054 r  betaCPU/control_unit/out1_carry_i_25/O
                         net (fo=1, routed)           0.569    31.623    betaCPU/control_unit/out1_carry_i_25_n_0
    SLICE_X53Y33         LUT2 (Prop_lut2_I0_O)        0.124    31.747 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    31.747    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[1]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.297 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    32.297    betaCPU/game_alu/out1_carry_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.519 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=3, routed)           0.529    33.048    betaCPU/control_unit/M_word_index_q_reg[7]_2[0]
    SLICE_X52Y32         LUT5 (Prop_lut5_I2_O)        0.299    33.347 f  betaCPU/control_unit/i__carry_i_17__1/O
                         net (fo=14, routed)          0.634    33.981    betaCPU/control_unit/M_stage_q_reg[3]_2
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124    34.105 r  betaCPU/control_unit/i__carry_i_14/O
                         net (fo=6, routed)           0.650    34.754    betaCPU/r/M_word_index_q_reg[5]_1
    SLICE_X51Y34         LUT6 (Prop_lut6_I5_O)        0.124    34.878 r  betaCPU/r/out1_carry__0_i_10/O
                         net (fo=5, routed)           0.424    35.303    betaCPU/control_unit/M_word_index_q_reg[5][1]
    SLICE_X53Y34         LUT4 (Prop_lut4_I1_O)        0.124    35.427 r  betaCPU/control_unit/out1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    35.427    betaCPU/game_alu/i__carry_i_17__1_1[1]
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.977 r  betaCPU/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.977    betaCPU/game_alu/out1_carry__0_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.091 r  betaCPU/game_alu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.091    betaCPU/game_alu/out1_carry__1_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.330 f  betaCPU/game_alu/out1_carry__2/O[2]
                         net (fo=1, routed)           0.671    37.000    betaCPU/game_alu/out1_carry__2_n_5
    SLICE_X52Y36         LUT4 (Prop_lut4_I1_O)        0.302    37.302 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_5/O
                         net (fo=3, routed)           0.443    37.746    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.124    37.870 f  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_27/O
                         net (fo=2, routed)           0.553    38.422    betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_3_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.124    38.546 r  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_6/O
                         net (fo=1, routed)           0.309    38.855    betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_6_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    38.979 f  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_3/O
                         net (fo=22, routed)          0.535    39.514    betaCPU/control_unit/M_temp_guess_g_letter_i_q_reg[1]
    SLICE_X48Y34         LUT3 (Prop_lut3_I2_O)        0.124    39.638 r  betaCPU/control_unit/M_guess_1_letter_4_q[6]_i_2/O
                         net (fo=8, routed)           0.847    40.485    betaCPU/control_unit/M_guess_1_letter_4_q[6]_i_2_n_0
    SLICE_X51Y31         LUT5 (Prop_lut5_I3_O)        0.124    40.609 r  betaCPU/control_unit/M_guess_4_letter_4_q[6]_i_1/O
                         net (fo=7, routed)           0.551    41.160    betaCPU/r/M_guess_4_letter_4_q_reg[6]_0[0]
    SLICE_X53Y31         FDRE                                         r  betaCPU/r/M_guess_4_letter_4_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.442    14.847    betaCPU/r/clk_IBUF_BUFG
    SLICE_X53Y31         FDRE                                         r  betaCPU/r/M_guess_4_letter_4_q_reg[6]/C
                         clock pessimism              0.259    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X53Y31         FDRE (Setup_fdre_C_CE)      -0.205    14.866    betaCPU/r/M_guess_4_letter_4_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -41.160    
  -------------------------------------------------------------------
                         slack                                -26.294    

Slack (VIOLATED) :        -26.280ns  (required time - arrival time)
  Source:                 keyboard_controller/e_/button_cond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_correct_letter_4_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        36.128ns  (logic 11.178ns (30.940%)  route 24.950ns (69.060%))
  Logic Levels:           59  (CARRY4=9 LUT2=9 LUT3=1 LUT4=9 LUT5=8 LUT6=22 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.570     5.154    keyboard_controller/e_/button_cond/CLK
    SLICE_X56Y41         FDRE                                         r  keyboard_controller/e_/button_cond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  keyboard_controller/e_/button_cond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.997     6.669    keyboard_controller/e_/button_cond/M_ctr_q_reg[12]
    SLICE_X57Y35         LUT4 (Prop_lut4_I3_O)        0.124     6.793 r  keyboard_controller/e_/button_cond/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.660     7.454    keyboard_controller/e_/button_cond/M_last_q_i_5__1_n_0
    SLICE_X56Y37         LUT5 (Prop_lut5_I3_O)        0.124     7.578 r  keyboard_controller/e_/button_cond/M_last_q_i_1__1/O
                         net (fo=5, routed)           0.444     8.022    keyboard_controller/e_/L_edge/M_button_cond_out_1
    SLICE_X56Y37         LUT4 (Prop_lut4_I1_O)        0.124     8.146 r  keyboard_controller/e_/L_edge/FSM_onehot_M_game_fsm_q[36]_i_3/O
                         net (fo=7, routed)           1.039     9.184    betaCPU/control_unit/M_betaCPU_keyboard_input[0]
    SLICE_X51Y31         LUT6 (Prop_lut6_I3_O)        0.124     9.308 f  betaCPU/control_unit/out1_carry_i_32/O
                         net (fo=15, routed)          0.887    10.195    betaCPU/control_unit/M_stage_q_reg[3]_10
    SLICE_X56Y30         LUT2 (Prop_lut2_I0_O)        0.124    10.319 f  betaCPU/control_unit/out1_carry_i_12/O
                         net (fo=4, routed)           0.648    10.968    betaCPU/control_unit/M_stage_q_reg[3]_6
    SLICE_X57Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.092 r  betaCPU/control_unit/out1_carry_i_1/O
                         net (fo=26, routed)          0.473    11.564    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[0]
    SLICE_X54Y30         LUT5 (Prop_lut5_I0_O)        0.124    11.688 f  betaCPU/control_unit/i__carry__0_i_7/O
                         net (fo=3, routed)           0.656    12.344    reset_cond/i__carry_i_13__0
    SLICE_X57Y30         LUT2 (Prop_lut2_I1_O)        0.124    12.468 f  reset_cond/i__carry__0_i_6/O
                         net (fo=77, routed)          0.357    12.826    betaCPU/control_unit/i__carry_i_16__1_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    12.950 r  betaCPU/control_unit/i__carry_i_38/O
                         net (fo=1, routed)           0.165    13.115    betaCPU/control_unit/i__carry_i_38_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I3_O)        0.124    13.239 f  betaCPU/control_unit/i__carry_i_16__1/O
                         net (fo=3, routed)           0.427    13.666    betaCPU/control_unit/i__carry_i_16__1_n_0
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.124    13.790 r  betaCPU/control_unit/i__carry_i_1__0/O
                         net (fo=8, routed)           0.478    14.268    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X53Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.392 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    14.392    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[3]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.640 f  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=8, routed)           0.602    15.242    betaCPU/control_unit/M_word_index_q_reg[3][2]
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.306    15.548 r  betaCPU/control_unit/i__carry_i_31/O
                         net (fo=2, routed)           0.305    15.853    reset_cond/i__carry_i_14
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124    15.977 f  reset_cond/i__carry_i_10__1/O
                         net (fo=22, routed)          0.308    16.285    reset_cond/M_stage_q_reg[3]_9
    SLICE_X49Y31         LUT6 (Prop_lut6_I5_O)        0.124    16.409 r  reset_cond/i__carry_i_12__1/O
                         net (fo=1, routed)           0.302    16.712    reset_cond/i__carry_i_12__1_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124    16.836 r  reset_cond/i__carry_i_9/O
                         net (fo=2, routed)           0.430    17.266    betaCPU/control_unit/M_word_index_q_reg[2]_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124    17.390 f  betaCPU/control_unit/i__carry_i_1/O
                         net (fo=9, routed)           0.308    17.698    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124    17.822 r  betaCPU/control_unit/out1_carry_i_21/O
                         net (fo=2, routed)           0.404    18.226    betaCPU/control_unit/adder/p_0_out[2]
    SLICE_X53Y33         LUT3 (Prop_lut3_I1_O)        0.124    18.350 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    18.350    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[2]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.598 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=8, routed)           0.447    19.045    betaCPU/control_unit/M_word_index_q_reg[3][1]
    SLICE_X53Y31         LUT6 (Prop_lut6_I4_O)        0.302    19.347 f  betaCPU/control_unit/i__carry_i_45/O
                         net (fo=1, routed)           0.154    19.501    reset_cond/i__carry_i_16__1
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124    19.625 r  reset_cond/i__carry_i_22/O
                         net (fo=25, routed)          0.502    20.126    reset_cond/M_stage_q_reg[3]_10
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124    20.250 f  reset_cond/i__carry_i_46/O
                         net (fo=1, routed)           0.311    20.562    reset_cond/i__carry_i_46_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I0_O)        0.124    20.686 f  reset_cond/i__carry_i_25/O
                         net (fo=1, routed)           0.414    21.100    reset_cond/i__carry_i_25_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I3_O)        0.124    21.224 f  reset_cond/i__carry_i_7__1/O
                         net (fo=4, routed)           0.743    21.967    betaCPU/r/M_matrix2_letter_address_dff_q_reg[4]
    SLICE_X52Y34         LUT2 (Prop_lut2_I1_O)        0.124    22.091 r  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_9/O
                         net (fo=8, routed)           0.296    22.386    betaCPU/control_unit/M_word_index_q_reg[5][0]
    SLICE_X51Y34         LUT5 (Prop_lut5_I4_O)        0.124    22.510 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=1, routed)           0.324    22.834    betaCPU/game_alu/i__carry_i_17__1_0[0]
    SLICE_X53Y34         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    23.241 f  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.559    23.800    betaCPU/control_unit/M_word_index_q_reg[7]_2[1]
    SLICE_X56Y30         LUT5 (Prop_lut5_I2_O)        0.303    24.103 f  betaCPU/control_unit/i__carry_i_15__1/O
                         net (fo=13, routed)          0.458    24.562    betaCPU/control_unit/M_stage_q_reg[3]_1
    SLICE_X55Y30         LUT2 (Prop_lut2_I1_O)        0.124    24.686 r  betaCPU/control_unit/i__carry_i_8__1/O
                         net (fo=5, routed)           0.425    25.110    betaCPU/control_unit/M_stage_q_reg[3]_3
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124    25.234 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_2/O
                         net (fo=6, routed)           0.328    25.563    betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_2_n_0
    SLICE_X54Y32         LUT5 (Prop_lut5_I4_O)        0.124    25.687 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.552    26.239    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[0]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    26.787 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=3, routed)           0.424    27.211    betaCPU/control_unit/M_word_index_q_reg[3][0]
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.303    27.514 r  betaCPU/control_unit/i__carry_i_77/O
                         net (fo=1, routed)           0.508    28.022    betaCPU/control_unit/i__carry_i_77_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I0_O)        0.124    28.146 f  betaCPU/control_unit/i__carry_i_65/O
                         net (fo=1, routed)           0.149    28.295    betaCPU/control_unit/i__carry_i_65_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I5_O)        0.124    28.419 r  betaCPU/control_unit/i__carry_i_50/O
                         net (fo=4, routed)           0.193    28.611    reset_cond/i__carry_i_25_2
    SLICE_X55Y29         LUT2 (Prop_lut2_I1_O)        0.124    28.735 r  reset_cond/i__carry_i_34/O
                         net (fo=50, routed)          0.400    29.135    betaCPU/r/i__carry_i_5__0
    SLICE_X56Y29         LUT6 (Prop_lut6_I2_O)        0.124    29.259 f  betaCPU/r/i__carry_i_16__0/O
                         net (fo=1, routed)           0.000    29.259    betaCPU/r/i__carry_i_16__0_n_0
    SLICE_X56Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    29.473 f  betaCPU/r/i__carry_i_10__0/O
                         net (fo=1, routed)           0.293    29.766    reset_cond/M_matrix1_letter_address_dff_q[1]_i_2_1
    SLICE_X57Y30         LUT6 (Prop_lut6_I5_O)        0.297    30.063 r  reset_cond/i__carry_i_6__0/O
                         net (fo=2, routed)           0.567    30.630    betaCPU/control_unit/M_word_index_q_reg[1]_0
    SLICE_X55Y32         LUT4 (Prop_lut4_I2_O)        0.124    30.754 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=7, routed)           0.176    30.930    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X55Y32         LUT6 (Prop_lut6_I5_O)        0.124    31.054 r  betaCPU/control_unit/out1_carry_i_25/O
                         net (fo=1, routed)           0.569    31.623    betaCPU/control_unit/out1_carry_i_25_n_0
    SLICE_X53Y33         LUT2 (Prop_lut2_I0_O)        0.124    31.747 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    31.747    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[1]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.297 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    32.297    betaCPU/game_alu/out1_carry_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.519 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=3, routed)           0.529    33.048    betaCPU/control_unit/M_word_index_q_reg[7]_2[0]
    SLICE_X52Y32         LUT5 (Prop_lut5_I2_O)        0.299    33.347 f  betaCPU/control_unit/i__carry_i_17__1/O
                         net (fo=14, routed)          0.634    33.981    betaCPU/control_unit/M_stage_q_reg[3]_2
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124    34.105 r  betaCPU/control_unit/i__carry_i_14/O
                         net (fo=6, routed)           0.650    34.754    betaCPU/r/M_word_index_q_reg[5]_1
    SLICE_X51Y34         LUT6 (Prop_lut6_I5_O)        0.124    34.878 r  betaCPU/r/out1_carry__0_i_10/O
                         net (fo=5, routed)           0.424    35.303    betaCPU/control_unit/M_word_index_q_reg[5][1]
    SLICE_X53Y34         LUT4 (Prop_lut4_I1_O)        0.124    35.427 r  betaCPU/control_unit/out1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    35.427    betaCPU/game_alu/i__carry_i_17__1_1[1]
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.977 r  betaCPU/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.977    betaCPU/game_alu/out1_carry__0_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.091 r  betaCPU/game_alu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.091    betaCPU/game_alu/out1_carry__1_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.330 f  betaCPU/game_alu/out1_carry__2/O[2]
                         net (fo=1, routed)           0.671    37.000    betaCPU/game_alu/out1_carry__2_n_5
    SLICE_X52Y36         LUT4 (Prop_lut4_I1_O)        0.302    37.302 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_5/O
                         net (fo=3, routed)           0.443    37.746    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.124    37.870 f  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_27/O
                         net (fo=2, routed)           0.553    38.422    betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_3_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I1_O)        0.124    38.546 r  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_6/O
                         net (fo=1, routed)           0.309    38.855    betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_6_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.124    38.979 f  betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_3/O
                         net (fo=22, routed)          0.764    39.743    betaCPU/control_unit/M_temp_guess_g_letter_i_q_reg[1]
    SLICE_X49Y34         LUT4 (Prop_lut4_I2_O)        0.124    39.867 f  betaCPU/control_unit/M_guess_3_letter_3_q[6]_i_2_comp/O
                         net (fo=2, routed)           0.718    40.585    betaCPU/control_unit/M_guess_3_letter_3_q[6]_i_2_n_0
    SLICE_X48Y31         LUT5 (Prop_lut5_I3_O)        0.124    40.709 r  betaCPU/control_unit/M_correct_letter_4_q[1]_i_1/O
                         net (fo=1, routed)           0.574    41.283    betaCPU/r/M_correct_letter_4_q_reg[1]_1
    SLICE_X48Y31         FDRE                                         r  betaCPU/r/M_correct_letter_4_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.441    14.846    betaCPU/r/clk_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  betaCPU/r/M_correct_letter_4_q_reg[1]/C
                         clock pessimism              0.259    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X48Y31         FDRE (Setup_fdre_C_D)       -0.067    15.003    betaCPU/r/M_correct_letter_4_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -41.283    
  -------------------------------------------------------------------
                         slack                                -26.280    

Slack (VIOLATED) :        -26.268ns  (required time - arrival time)
  Source:                 keyboard_controller/e_/button_cond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_4_letter_1_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        36.141ns  (logic 11.178ns (30.929%)  route 24.963ns (69.071%))
  Logic Levels:           59  (CARRY4=9 LUT2=9 LUT3=1 LUT4=8 LUT5=9 LUT6=22 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.570     5.154    keyboard_controller/e_/button_cond/CLK
    SLICE_X56Y41         FDRE                                         r  keyboard_controller/e_/button_cond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y41         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  keyboard_controller/e_/button_cond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.997     6.669    keyboard_controller/e_/button_cond/M_ctr_q_reg[12]
    SLICE_X57Y35         LUT4 (Prop_lut4_I3_O)        0.124     6.793 r  keyboard_controller/e_/button_cond/M_last_q_i_5__1/O
                         net (fo=1, routed)           0.660     7.454    keyboard_controller/e_/button_cond/M_last_q_i_5__1_n_0
    SLICE_X56Y37         LUT5 (Prop_lut5_I3_O)        0.124     7.578 r  keyboard_controller/e_/button_cond/M_last_q_i_1__1/O
                         net (fo=5, routed)           0.444     8.022    keyboard_controller/e_/L_edge/M_button_cond_out_1
    SLICE_X56Y37         LUT4 (Prop_lut4_I1_O)        0.124     8.146 r  keyboard_controller/e_/L_edge/FSM_onehot_M_game_fsm_q[36]_i_3/O
                         net (fo=7, routed)           1.039     9.184    betaCPU/control_unit/M_betaCPU_keyboard_input[0]
    SLICE_X51Y31         LUT6 (Prop_lut6_I3_O)        0.124     9.308 f  betaCPU/control_unit/out1_carry_i_32/O
                         net (fo=15, routed)          0.887    10.195    betaCPU/control_unit/M_stage_q_reg[3]_10
    SLICE_X56Y30         LUT2 (Prop_lut2_I0_O)        0.124    10.319 f  betaCPU/control_unit/out1_carry_i_12/O
                         net (fo=4, routed)           0.648    10.968    betaCPU/control_unit/M_stage_q_reg[3]_6
    SLICE_X57Y29         LUT6 (Prop_lut6_I2_O)        0.124    11.092 r  betaCPU/control_unit/out1_carry_i_1/O
                         net (fo=26, routed)          0.473    11.564    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[35]_0[0]
    SLICE_X54Y30         LUT5 (Prop_lut5_I0_O)        0.124    11.688 f  betaCPU/control_unit/i__carry__0_i_7/O
                         net (fo=3, routed)           0.656    12.344    reset_cond/i__carry_i_13__0
    SLICE_X57Y30         LUT2 (Prop_lut2_I1_O)        0.124    12.468 f  reset_cond/i__carry__0_i_6/O
                         net (fo=77, routed)          0.357    12.826    betaCPU/control_unit/i__carry_i_16__1_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I0_O)        0.124    12.950 r  betaCPU/control_unit/i__carry_i_38/O
                         net (fo=1, routed)           0.165    13.115    betaCPU/control_unit/i__carry_i_38_n_0
    SLICE_X54Y30         LUT6 (Prop_lut6_I3_O)        0.124    13.239 f  betaCPU/control_unit/i__carry_i_16__1/O
                         net (fo=3, routed)           0.427    13.666    betaCPU/control_unit/i__carry_i_16__1_n_0
    SLICE_X54Y31         LUT5 (Prop_lut5_I1_O)        0.124    13.790 r  betaCPU/control_unit/i__carry_i_1__0/O
                         net (fo=8, routed)           0.478    14.268    betaCPU/control_unit/M_control_unit_regfile_out_b[3]
    SLICE_X53Y33         LUT4 (Prop_lut4_I0_O)        0.124    14.392 r  betaCPU/control_unit/out1_carry_i_6/O
                         net (fo=1, routed)           0.000    14.392    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[3]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.640 f  betaCPU/game_alu/out1_carry/O[3]
                         net (fo=8, routed)           0.602    15.242    betaCPU/control_unit/M_word_index_q_reg[3][2]
    SLICE_X49Y32         LUT4 (Prop_lut4_I2_O)        0.306    15.548 r  betaCPU/control_unit/i__carry_i_31/O
                         net (fo=2, routed)           0.305    15.853    reset_cond/i__carry_i_14
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124    15.977 f  reset_cond/i__carry_i_10__1/O
                         net (fo=22, routed)          0.308    16.285    reset_cond/M_stage_q_reg[3]_9
    SLICE_X49Y31         LUT6 (Prop_lut6_I5_O)        0.124    16.409 r  reset_cond/i__carry_i_12__1/O
                         net (fo=1, routed)           0.302    16.712    reset_cond/i__carry_i_12__1_n_0
    SLICE_X48Y30         LUT6 (Prop_lut6_I0_O)        0.124    16.836 r  reset_cond/i__carry_i_9/O
                         net (fo=2, routed)           0.430    17.266    betaCPU/control_unit/M_word_index_q_reg[2]_1
    SLICE_X51Y31         LUT6 (Prop_lut6_I5_O)        0.124    17.390 f  betaCPU/control_unit/i__carry_i_1/O
                         net (fo=9, routed)           0.308    17.698    betaCPU/control_unit/M_control_unit_regfile_out_b[2]
    SLICE_X53Y32         LUT6 (Prop_lut6_I5_O)        0.124    17.822 r  betaCPU/control_unit/out1_carry_i_21/O
                         net (fo=2, routed)           0.404    18.226    betaCPU/control_unit/adder/p_0_out[2]
    SLICE_X53Y33         LUT3 (Prop_lut3_I1_O)        0.124    18.350 r  betaCPU/control_unit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    18.350    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[2]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    18.598 r  betaCPU/game_alu/out1_carry/O[2]
                         net (fo=8, routed)           0.447    19.045    betaCPU/control_unit/M_word_index_q_reg[3][1]
    SLICE_X53Y31         LUT6 (Prop_lut6_I4_O)        0.302    19.347 f  betaCPU/control_unit/i__carry_i_45/O
                         net (fo=1, routed)           0.154    19.501    reset_cond/i__carry_i_16__1
    SLICE_X53Y31         LUT2 (Prop_lut2_I1_O)        0.124    19.625 r  reset_cond/i__carry_i_22/O
                         net (fo=25, routed)          0.502    20.126    reset_cond/M_stage_q_reg[3]_10
    SLICE_X52Y30         LUT6 (Prop_lut6_I3_O)        0.124    20.250 f  reset_cond/i__carry_i_46/O
                         net (fo=1, routed)           0.311    20.562    reset_cond/i__carry_i_46_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I0_O)        0.124    20.686 f  reset_cond/i__carry_i_25/O
                         net (fo=1, routed)           0.414    21.100    reset_cond/i__carry_i_25_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I3_O)        0.124    21.224 f  reset_cond/i__carry_i_7__1/O
                         net (fo=4, routed)           0.743    21.967    betaCPU/r/M_matrix2_letter_address_dff_q_reg[4]
    SLICE_X52Y34         LUT2 (Prop_lut2_I1_O)        0.124    22.091 r  betaCPU/r/M_matrix1_letter_address_dff_q[4]_i_9/O
                         net (fo=8, routed)           0.296    22.386    betaCPU/control_unit/M_word_index_q_reg[5][0]
    SLICE_X51Y34         LUT5 (Prop_lut5_I4_O)        0.124    22.510 r  betaCPU/control_unit/out1_carry__0_i_4/O
                         net (fo=1, routed)           0.324    22.834    betaCPU/game_alu/i__carry_i_17__1_0[0]
    SLICE_X53Y34         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    23.241 f  betaCPU/game_alu/out1_carry__0/O[1]
                         net (fo=3, routed)           0.559    23.800    betaCPU/control_unit/M_word_index_q_reg[7]_2[1]
    SLICE_X56Y30         LUT5 (Prop_lut5_I2_O)        0.303    24.103 f  betaCPU/control_unit/i__carry_i_15__1/O
                         net (fo=13, routed)          0.458    24.562    betaCPU/control_unit/M_stage_q_reg[3]_1
    SLICE_X55Y30         LUT2 (Prop_lut2_I1_O)        0.124    24.686 r  betaCPU/control_unit/i__carry_i_8__1/O
                         net (fo=5, routed)           0.425    25.110    betaCPU/control_unit/M_stage_q_reg[3]_3
    SLICE_X55Y30         LUT6 (Prop_lut6_I1_O)        0.124    25.234 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_2/O
                         net (fo=6, routed)           0.328    25.563    betaCPU/control_unit/M_matrix1_letter_address_dff_q[0]_i_2_n_0
    SLICE_X54Y32         LUT5 (Prop_lut5_I4_O)        0.124    25.687 r  betaCPU/control_unit/out1_carry_i_9/O
                         net (fo=1, routed)           0.552    26.239    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[0]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    26.787 f  betaCPU/game_alu/out1_carry/O[1]
                         net (fo=3, routed)           0.424    27.211    betaCPU/control_unit/M_word_index_q_reg[3][0]
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.303    27.514 r  betaCPU/control_unit/i__carry_i_77/O
                         net (fo=1, routed)           0.508    28.022    betaCPU/control_unit/i__carry_i_77_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I0_O)        0.124    28.146 f  betaCPU/control_unit/i__carry_i_65/O
                         net (fo=1, routed)           0.149    28.295    betaCPU/control_unit/i__carry_i_65_n_0
    SLICE_X55Y29         LUT6 (Prop_lut6_I5_O)        0.124    28.419 r  betaCPU/control_unit/i__carry_i_50/O
                         net (fo=4, routed)           0.193    28.611    reset_cond/i__carry_i_25_2
    SLICE_X55Y29         LUT2 (Prop_lut2_I1_O)        0.124    28.735 r  reset_cond/i__carry_i_34/O
                         net (fo=50, routed)          0.400    29.135    betaCPU/r/i__carry_i_5__0
    SLICE_X56Y29         LUT6 (Prop_lut6_I2_O)        0.124    29.259 f  betaCPU/r/i__carry_i_16__0/O
                         net (fo=1, routed)           0.000    29.259    betaCPU/r/i__carry_i_16__0_n_0
    SLICE_X56Y29         MUXF7 (Prop_muxf7_I1_O)      0.214    29.473 f  betaCPU/r/i__carry_i_10__0/O
                         net (fo=1, routed)           0.293    29.766    reset_cond/M_matrix1_letter_address_dff_q[1]_i_2_1
    SLICE_X57Y30         LUT6 (Prop_lut6_I5_O)        0.297    30.063 r  reset_cond/i__carry_i_6__0/O
                         net (fo=2, routed)           0.567    30.630    betaCPU/control_unit/M_word_index_q_reg[1]_0
    SLICE_X55Y32         LUT4 (Prop_lut4_I2_O)        0.124    30.754 r  betaCPU/control_unit/M_matrix1_letter_address_dff_q[1]_i_2/O
                         net (fo=7, routed)           0.176    30.930    betaCPU/control_unit/M_control_unit_regfile_out_b[1]
    SLICE_X55Y32         LUT6 (Prop_lut6_I5_O)        0.124    31.054 r  betaCPU/control_unit/out1_carry_i_25/O
                         net (fo=1, routed)           0.569    31.623    betaCPU/control_unit/out1_carry_i_25_n_0
    SLICE_X53Y33         LUT2 (Prop_lut2_I0_O)        0.124    31.747 r  betaCPU/control_unit/out1_carry_i_8/O
                         net (fo=1, routed)           0.000    31.747    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2_0[1]
    SLICE_X53Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.297 r  betaCPU/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    32.297    betaCPU/game_alu/out1_carry_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    32.519 f  betaCPU/game_alu/out1_carry__0/O[0]
                         net (fo=3, routed)           0.529    33.048    betaCPU/control_unit/M_word_index_q_reg[7]_2[0]
    SLICE_X52Y32         LUT5 (Prop_lut5_I2_O)        0.299    33.347 f  betaCPU/control_unit/i__carry_i_17__1/O
                         net (fo=14, routed)          0.634    33.981    betaCPU/control_unit/M_stage_q_reg[3]_2
    SLICE_X52Y33         LUT4 (Prop_lut4_I1_O)        0.124    34.105 r  betaCPU/control_unit/i__carry_i_14/O
                         net (fo=6, routed)           0.650    34.754    betaCPU/r/M_word_index_q_reg[5]_1
    SLICE_X51Y34         LUT6 (Prop_lut6_I5_O)        0.124    34.878 r  betaCPU/r/out1_carry__0_i_10/O
                         net (fo=5, routed)           0.424    35.303    betaCPU/control_unit/M_word_index_q_reg[5][1]
    SLICE_X53Y34         LUT4 (Prop_lut4_I1_O)        0.124    35.427 r  betaCPU/control_unit/out1_carry__0_i_7/O
                         net (fo=1, routed)           0.000    35.427    betaCPU/game_alu/i__carry_i_17__1_1[1]
    SLICE_X53Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.977 r  betaCPU/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.977    betaCPU/game_alu/out1_carry__0_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.091 r  betaCPU/game_alu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.091    betaCPU/game_alu/out1_carry__1_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.330 f  betaCPU/game_alu/out1_carry__2/O[2]
                         net (fo=1, routed)           0.671    37.000    betaCPU/game_alu/out1_carry__2_n_5
    SLICE_X52Y36         LUT4 (Prop_lut4_I1_O)        0.302    37.302 f  betaCPU/game_alu/io_led_OBUF[21]_inst_i_5/O
                         net (fo=3, routed)           0.573    37.875    betaCPU/game_alu/io_led_OBUF[21]_inst_i_5_n_0
    SLICE_X49Y37         LUT5 (Prop_lut5_I1_O)        0.124    37.999 r  betaCPU/game_alu/io_led_OBUF[21]_inst_i_3/O
                         net (fo=4, routed)           0.332    38.331    betaCPU/game_alu/io_led_OBUF[21]_inst_i_3_n_0
    SLICE_X48Y36         LUT6 (Prop_lut6_I0_O)        0.124    38.455 r  betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_11/O
                         net (fo=11, routed)          0.952    39.408    betaCPU/game_alu/M_stage_q_reg[3]_2
    SLICE_X61Y35         LUT6 (Prop_lut6_I0_O)        0.124    39.532 r  betaCPU/game_alu/M_guess_1_letter_1_q[2]_i_3/O
                         net (fo=1, routed)           0.291    39.823    betaCPU/control_unit/M_num_correct_q_reg[2]_0
    SLICE_X58Y35         LUT6 (Prop_lut6_I5_O)        0.124    39.947 r  betaCPU/control_unit/M_guess_1_letter_1_q[2]_i_2/O
                         net (fo=5, routed)           0.199    40.146    betaCPU/control_unit/M_guess_1_letter_1_q[2]_i_2_n_0
    SLICE_X58Y35         LUT5 (Prop_lut5_I0_O)        0.124    40.270 r  betaCPU/control_unit/M_guess_1_letter_1_q[2]_i_1/O
                         net (fo=25, routed)          1.025    41.295    betaCPU/r/D[2]
    SLICE_X55Y29         FDRE                                         r  betaCPU/r/M_guess_4_letter_1_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         1.441    14.846    betaCPU/r/clk_IBUF_BUFG
    SLICE_X55Y29         FDRE                                         r  betaCPU/r/M_guess_4_letter_1_q_reg[2]/C
                         clock pessimism              0.259    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X55Y29         FDRE (Setup_fdre_C_D)       -0.043    15.027    betaCPU/r/M_guess_4_letter_1_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -41.295    
  -------------------------------------------------------------------
                         slack                                -26.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.124%)  route 0.120ns (38.876%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.595     1.539    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X61Y47         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q_reg[1]/Q
                         net (fo=7, routed)           0.120     1.800    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q[1]
    SLICE_X60Y47         LUT3 (Prop_lut3_I2_O)        0.048     1.848 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.848    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q[2]_i_1__2_n_0
    SLICE_X60Y47         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.865     2.055    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X60Y47         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q_reg[2]/C
                         clock pessimism             -0.503     1.552    
    SLICE_X60Y47         FDRE (Hold_fdre_C_D)         0.131     1.683    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_bit_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.343%)  route 0.124ns (39.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.595     1.539    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X61Y48         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[1]/Q
                         net (fo=6, routed)           0.124     1.804    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q[1]
    SLICE_X60Y48         LUT5 (Prop_lut5_I1_O)        0.048     1.852 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q[3]_i_1__2/O
                         net (fo=1, routed)           0.000     1.852    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q[3]_i_1__2_n_0
    SLICE_X60Y48         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.865     2.055    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[3]/C
                         clock pessimism             -0.503     1.552    
    SLICE_X60Y48         FDRE (Hold_fdre_C_D)         0.131     1.683    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.303%)  route 0.124ns (39.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.582     1.526    betaCPU/bottom_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[1]/Q
                         net (fo=6, routed)           0.124     1.791    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q[1]
    SLICE_X64Y25         LUT5 (Prop_lut5_I1_O)        0.048     1.839 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.839    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q[3]_i_1__0_n_0
    SLICE_X64Y25         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.850     2.040    betaCPU/bottom_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[3]/C
                         clock pessimism             -0.501     1.539    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.131     1.670    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.959%)  route 0.124ns (40.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.595     1.539    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X61Y48         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[1]/Q
                         net (fo=6, routed)           0.124     1.804    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q[1]
    SLICE_X60Y48         LUT4 (Prop_lut4_I2_O)        0.045     1.849 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.849    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q[2]_i_1__2_n_0
    SLICE_X60Y48         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.865     2.055    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[2]/C
                         clock pessimism             -0.503     1.552    
    SLICE_X60Y48         FDRE (Hold_fdre_C_D)         0.121     1.673    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.582     1.526    betaCPU/bottom_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X65Y25         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[1]/Q
                         net (fo=6, routed)           0.124     1.791    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q[1]
    SLICE_X64Y25         LUT4 (Prop_lut4_I2_O)        0.045     1.836 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.836    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q[2]_i_1__0_n_0
    SLICE_X64Y25         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.850     2.040    betaCPU/bottom_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[2]/C
                         clock pessimism             -0.501     1.539    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.121     1.660    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.240%)  route 0.136ns (41.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.584     1.528    betaCPU/bottom_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_bit_ctr_q_reg[0]/Q
                         net (fo=8, routed)           0.136     1.804    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_bit_ctr_q[0]
    SLICE_X60Y28         LUT5 (Prop_lut5_I1_O)        0.048     1.852 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_bit_ctr_q[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.852    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_bit_ctr_q[4]_i_2__0_n_0
    SLICE_X60Y28         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.852     2.042    betaCPU/bottom_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X60Y28         FDRE (Hold_fdre_C_D)         0.131     1.672    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.240%)  route 0.136ns (41.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.583     1.527    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[0]/Q
                         net (fo=8, routed)           0.136     1.803    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q[0]
    SLICE_X64Y26         LUT5 (Prop_lut5_I1_O)        0.048     1.851 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q[4]_i_2__1/O
                         net (fo=1, routed)           0.000     1.851    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q[4]_i_2__1_n_0
    SLICE_X64Y26         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.851     2.041    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.131     1.671    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_pixel_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_pixel_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.189ns (57.679%)  route 0.139ns (42.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.584     1.528    betaCPU/bottom_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_pixel_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_pixel_ctr_q_reg[0]/Q
                         net (fo=19, routed)          0.139     1.807    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_pixel_ctr_q[0]
    SLICE_X60Y27         LUT3 (Prop_lut3_I2_O)        0.048     1.855 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_pixel_ctr_q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.855    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_pixel_ctr_q[2]_i_1__0_n_0
    SLICE_X60Y27         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_pixel_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.851     2.041    betaCPU/bottom_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X60Y27         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_pixel_ctr_q_reg[2]/C
                         clock pessimism             -0.500     1.541    
    SLICE_X60Y27         FDRE (Hold_fdre_C_D)         0.131     1.672    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_pixel_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_bit_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.584     1.528    betaCPU/bottom_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_bit_ctr_q_reg[0]/Q
                         net (fo=8, routed)           0.132     1.800    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_bit_ctr_q[0]
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.845 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_bit_ctr_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.845    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_bit_ctr_q[1]_i_1__0_n_0
    SLICE_X60Y28         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_bit_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.852     2.042    betaCPU/bottom_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_bit_ctr_q_reg[1]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X60Y28         FDRE (Hold_fdre_C_D)         0.120     1.661    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_bit_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.583     1.527    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[0]/Q
                         net (fo=8, routed)           0.132     1.799    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q[0]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.844 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.844    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q[1]_i_1__1_n_0
    SLICE_X64Y26         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=508, routed)         0.851     2.041    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[1]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.120     1.660    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_bit_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y30   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y29   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y29   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y31   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y31   betaCPU/bottom_matrix_control/M_matrix1_letter_address_dff_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y30   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y29   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y29   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y30   betaCPU/bottom_matrix_control/M_matrix2_letter_address_dff_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y43   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_rst_ctr_q_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y43   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_rst_ctr_q_reg[9]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X64Y43   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_q_reg_inv/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y43   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y43   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y43   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y43   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y43   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_bit_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y46   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y46   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y29   betaCPU/bottom_matrix_control/M_matrix3_letter_address_dff_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y29   betaCPU/bottom_matrix_control/M_matrix3_letter_address_dff_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y29   betaCPU/bottom_matrix_control/M_matrix3_letter_address_dff_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y29   betaCPU/bottom_matrix_control/M_matrix3_letter_address_dff_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y29   betaCPU/bottom_matrix_control/M_matrix3_letter_address_dff_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y34   betaCPU/bottom_matrix_control/M_matrix4_letter_address_dff_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y34   betaCPU/bottom_matrix_control/M_matrix4_letter_address_dff_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y34   betaCPU/bottom_matrix_control/M_matrix4_letter_address_dff_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y34   betaCPU/bottom_matrix_control/M_matrix4_letter_address_dff_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y43   betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_rst_ctr_q_reg[8]/C



