#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu May 27 17:26:27 2021
# Process ID: 1970
# Current directory: /home/catalin
# Command line: vivado
# Log file: /home/catalin/vivado.log
# Journal file: /home/catalin/vivado.jou
#-----------------------------------------------------------
start_gui
create_project Lab6 /home/catalin/Desktop/CN1/Lab6/Lab6 -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 7277.234 ; gain = 40.023 ; free physical = 113 ; free virtual = 4021
file mkdir /home/catalin/Desktop/CN1/Lab6/Lab6/Lab6.srcs/sources_1/new
close [ open /home/catalin/Desktop/CN1/Lab6/Lab6/Lab6.srcs/sources_1/new/dpr.v w ]
add_files /home/catalin/Desktop/CN1/Lab6/Lab6/Lab6.srcs/sources_1/new/dpr.v
update_compile_order -fileset sources_1
file mkdir /home/catalin/Desktop/CN1/Lab6/Lab6/Lab6.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/catalin/Desktop/CN1/Lab6/Lab6/Lab6.srcs/sim_1/new/sim_dpr.v w ]
add_files -fileset sim_1 /home/catalin/Desktop/CN1/Lab6/Lab6/Lab6.srcs/sim_1/new/sim_dpr.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/catalin/Desktop/CN1/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_dpr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/catalin/Desktop/CN1/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj sim_dpr_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/Lab6/Lab6/Lab6.srcs/sources_1/new/dpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/Lab6/Lab6/Lab6.srcs/sim_1/new/sim_dpr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_dpr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/catalin/Desktop/CN1/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
xelab -wto b44c14441f9240cb8db85486019e5141 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_dpr_behav xil_defaultlib.sim_dpr xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto b44c14441f9240cb8db85486019e5141 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_dpr_behav xil_defaultlib.sim_dpr xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dpr
Compiling module xil_defaultlib.sim_dpr
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_dpr_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/catalin/Desktop/CN1/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim/xsim.dir/sim_dpr_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May 27 17:44:49 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/catalin/Desktop/CN1/Lab6/Lab6/Lab6.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_dpr_behav -key {Behavioral:sim_1:Functional:sim_dpr} -tclbatch {sim_dpr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source sim_dpr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 240 ns : File "/home/catalin/Desktop/CN1/Lab6/Lab6/Lab6.srcs/sim_1/new/sim_dpr.v" Line 58
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_dpr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 7495.246 ; gain = 92.816 ; free physical = 166 ; free virtual = 4002
close_sim
INFO: [Simtcl 6-16] Simulation closed
archive_project /home/catalin/Desktop/Lab6.xpr.zip -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-1970-catalin-vm' for archiving project
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/catalin/Desktop/CN1/Lab6/Lab6/Lab6.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
