Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Nov 22 08:45:24 2019
| Host         : DESKTOP-CH10RHM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pl_top_control_sets_placed.rpt
| Design       : pl_top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   153 |
| Unused register locations in slices containing registers |   488 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             839 |          256 |
| No           | No                    | Yes                    |             169 |           71 |
| No           | Yes                   | No                     |             750 |          202 |
| Yes          | No                    | No                     |           21553 |         4048 |
| Yes          | No                    | Yes                    |              78 |           22 |
| Yes          | Yes                   | No                     |            1363 |          470 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Clock Signal  |                                                                                Enable Signal                                                                               |                                                                                   Set/Reset Signal                                                                                  | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                                                                                                                                                            | multipler1/chinal2_tb2/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/reset_sustained_raw[0]                       |                1 |              1 |
|  clk_IBUF_BUFG |                                                                                                                                                                            | multipler1/chinal1_tb1/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/reset_sustained_raw[0]                       |                1 |              1 |
|  clk_IBUF_BUFG |                                                                                                                                                                            | multipler1/ifft1_tb/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/reset_sustained_raw[0]                        |                1 |              1 |
|  clk_IBUF_BUFG |                                                                                                                                                                            | multipler1/chinal1_tb1/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/need_sclr_lut.real_shift_ram.FF_gen[0].reg                    |                1 |              1 |
|  clk_IBUF_BUFG | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                        |                                                                                                                                                                                     |                1 |              1 |
|  clk_IBUF_BUFG |                                                                                                                                                                            | multipler1/chinal1_tb1/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/reset_sustained_raw[0]                       |                1 |              1 |
|  clk_IBUF_BUFG |                                                                                                                                                                            | multipler1/chinal1_tb1/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[5].delay_reset_pe/reset_sustained_raw[0]                       |                1 |              1 |
|  clk_IBUF_BUFG |                                                                                                                                                                            | multipler1/chinal1_tb1/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/reset_sustained_raw[0]                       |                1 |              1 |
|  clk_IBUF_BUFG |                                                                                                                                                                            | multipler1/ifft1_tb/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/need_sclr_lut.real_shift_ram.FF_gen[0].reg                     |                1 |              1 |
|  clk_IBUF_BUFG |                                                                                                                                                                            | multipler1/ifft1_tb/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/need_sclr_lut.real_shift_ram.FF_gen[0].reg[0] |                1 |              1 |
|  clk_IBUF_BUFG |                                                                                                                                                                            | multipler1/ifft1_tb/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[5].delay_reset_pe/reset_sustained_raw[0]                        |                1 |              1 |
|  clk_IBUF_BUFG | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                        |                                                                                                                                                                                     |                1 |              1 |
|  clk_IBUF_BUFG |                                                                                                                                                                            | multipler1/ifft1_tb/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/need_sclr_lut.real_shift_ram.FF_gen[0].reg[0] |                1 |              1 |
|  clk_IBUF_BUFG |                                                                                                                                                                            | multipler1/chinal1_tb1/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/reset_sustained_raw[0]                       |                1 |              1 |
|  clk_IBUF_BUFG |                                                                                                                                                                            | multipler1/chinal1_tb1/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/reset_sustained_raw[0]                       |                1 |              1 |
|  clk_IBUF_BUFG |                                                                                                                                                                            | multipler1/chinal2_tb2/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/need_sclr_lut.real_shift_ram.FF_gen[0].reg                    |                1 |              1 |
|  clk_IBUF_BUFG |                                                                                                                                                                            | multipler1/ifft1_tb/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/need_sclr_lut.real_shift_ram.FF_gen[0].reg[0] |                1 |              1 |
|  clk_IBUF_BUFG |                                                                                                                                                                            | multipler1/chinal2_tb2/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/reset_sustained_raw[0]                       |                1 |              1 |
|  clk_IBUF_BUFG |                                                                                                                                                                            | multipler1/chinal2_tb2/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/reset_sustained_raw[0]                       |                1 |              1 |
|  clk_IBUF_BUFG |                                                                                                                                                                            | multipler1/ifft1_tb/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/need_sclr_lut.real_shift_ram.FF_gen[0].reg[0] |                1 |              1 |
|  clk_IBUF_BUFG |                                                                                                                                                                            | multipler1/chinal2_tb2/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/reset_sustained_raw[0]                       |                1 |              1 |
|  clk_IBUF_BUFG |                                                                                                                                                                            | multipler1/chinal2_tb2/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/reset_sustained_raw[0]                       |                1 |              1 |
|  clk_IBUF_BUFG |                                                                                                                                                                            | multipler1/chinal2_tb2/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[5].delay_reset_pe/reset_sustained_raw[0]                       |                1 |              1 |
|  clk_IBUF_BUFG |                                                                                                                                                                            | multipler1/chinal2_tb2/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/need_sclr_lut.real_shift_ram.FF_gen[0].reg                    |                2 |              2 |
|  clk_IBUF_BUFG |                                                                                                                                                                            | multipler1/chinal1_tb1/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/need_sclr_lut.real_shift_ram.FF_gen[0].reg                    |                1 |              2 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/tc_reg                                                                                                                   | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/SCLR                                                                                                                              |                2 |              3 |
|  clk_IBUF_BUFG | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/count_ce                                                                                                                | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                         |                2 |              3 |
|  clk_IBUF_BUFG | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/count_ce                                                                                                                | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                         |                2 |              3 |
|  clk_IBUF_BUFG | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/count_ce_0                                                                                                              | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                         |                2 |              4 |
|  clk_IBUF_BUFG | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/count_ce_0                                                                                                              | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                         |                2 |              4 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                   | multipler1/ifft1_tb/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                        |                4 |              4 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                   | multipler1/ifft1_tb/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                     |                4 |              4 |
|  clk_IBUF_BUFG |                                                                                                                                                                            | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                         |                2 |              4 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                   | multipler1/ifft1_tb/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                     |                4 |              4 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                   | multipler1/ifft1_tb/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                     |                4 |              4 |
|  clk_IBUF_BUFG | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                  | multipler1/chinal1_tb1/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                    |                4 |              4 |
|  clk_IBUF_BUFG | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                  | multipler1/chinal1_tb1/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                       |                4 |              4 |
|  clk_IBUF_BUFG | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                  | multipler1/chinal1_tb1/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                    |                3 |              4 |
|  clk_IBUF_BUFG | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                  | multipler1/chinal1_tb1/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                    |                3 |              4 |
|  clk_IBUF_BUFG | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                  | multipler1/chinal1_tb1/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                    |                4 |              4 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                   | multipler1/ifft1_tb/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                     |                4 |              4 |
|  clk_IBUF_BUFG | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                  | multipler1/chinal2_tb2/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                       |                4 |              4 |
|  clk_IBUF_BUFG | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                  | multipler1/chinal2_tb2/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                    |                3 |              4 |
|  clk_IBUF_BUFG | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                  | multipler1/chinal2_tb2/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                    |                4 |              4 |
|  clk_IBUF_BUFG | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                  | multipler1/chinal2_tb2/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                    |                4 |              4 |
|  clk_IBUF_BUFG |                                                                                                                                                                            | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                         |                2 |              4 |
|  clk_IBUF_BUFG | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                  | multipler1/chinal2_tb2/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                    |                3 |              4 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/tc_reg_0                                                                                                                 | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/SCLR                                                                                                                              |                2 |              4 |
|  clk_IBUF_BUFG | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/count_ce_1                                                                                                              | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                         |                2 |              5 |
|  clk_IBUF_BUFG | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/count_ce_1                                                                                                              | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                         |                2 |              5 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/tc_reg_1                                                                                                                 | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/SCLR                                                                                                                              |                2 |              5 |
|  clk_IBUF_BUFG | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/count_ce_6                                                                                                              | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                         |                3 |              6 |
|  clk_IBUF_BUFG | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/count_ce_5                                                                                                              | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                         |                3 |              6 |
|  clk_IBUF_BUFG | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/count_ce_4                                                                                                              | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                         |                3 |              6 |
|  clk_IBUF_BUFG | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/count_ce_5                                                                                                              | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                         |                3 |              6 |
|  clk_IBUF_BUFG | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/count_ce_4                                                                                                              | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                         |                3 |              6 |
|  clk_IBUF_BUFG | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/count_ce_6                                                                                                              | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                         |                3 |              6 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/tc_reg_6                                                                                                                 | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/SCLR                                                                                                                              |                3 |              6 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/tc_reg_5                                                                                                                 | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/SCLR                                                                                                                              |                3 |              6 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/tc_reg_4                                                                                                                 | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/SCLR                                                                                                                              |                3 |              6 |
|  clk_IBUF_BUFG | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/count_ce_2                                                                                                              | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                         |                3 |              7 |
|  clk_IBUF_BUFG | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/count_ce_3                                                                                                              | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                         |                3 |              7 |
|  clk_IBUF_BUFG | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                  | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                    |                3 |              7 |
|  clk_IBUF_BUFG | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                  | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                    |                2 |              7 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                   | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                     |                5 |              7 |
|  clk_IBUF_BUFG | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/count_ce_2                                                                                                              | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                         |                3 |              7 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/tc_reg_3                                                                                                                 | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/SCLR                                                                                                                              |                3 |              7 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/tc_reg_2                                                                                                                 | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/SCLR                                                                                                                              |                3 |              7 |
|  clk_IBUF_BUFG | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/count_ce_3                                                                                                              | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                         |                3 |              7 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[0]                                                                | multipler1/ifft1_tb/ifft_tlast_cnt[7]_i_1_n_0                                                                                                                                       |                2 |              8 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/chinal3_time_reg[0][0]                                                                                                                                 | multipler1/ifft1_tb/s_axis_data_tdata_reg[0]_0                                                                                                                                      |                3 |             10 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/chinal2_time_reg[0][0]                                                                                                                                 | multipler1/ifft1_tb/s_axis_data_tdata_reg[0]_0                                                                                                                                      |                4 |             10 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/chinal1_time_reg[0][0]                                                                                                                                 | multipler1/ifft1_tb/s_axis_data_tdata_reg[0]_0                                                                                                                                      |                3 |             10 |
|  clk_IBUF_BUFG | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[0][0]      | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                    |                2 |             12 |
|  clk_IBUF_BUFG | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_1_n_0                                                                                       | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                    |                3 |             12 |
|  clk_IBUF_BUFG | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                       |                                                                                                                                                                                     |                2 |             12 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_1_n_0                                                                                        | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                     |                3 |             12 |
|  clk_IBUF_BUFG | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_1_reg[0][0]      | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                    |                4 |             12 |
|  clk_IBUF_BUFG | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                       |                                                                                                                                                                                     |                2 |             12 |
|  clk_IBUF_BUFG | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_1_n_0                                                                                       | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                    |                3 |             12 |
|  clk_IBUF_BUFG | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[0][0]      | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                    |                2 |             12 |
|  clk_IBUF_BUFG | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_1_reg[0][0]      | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                    |                3 |             12 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.no_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1/cnt/cnt_addsub_i_13__5_n_0 | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/SCLR                                                                                                                              |                5 |             14 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_addsub_i_13__7_n_0  | multipler1/ifft1_tb/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                     |                5 |             14 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_addsub_i_13__9_n_0   | multipler1/ifft1_tb/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                     |                5 |             14 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_addsub_i_13__3_n_0  | multipler1/ifft1_tb/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                     |                5 |             14 |
|  clk_IBUF_BUFG | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/i_tc_compare_reg_1                                                                                                      | multipler1/chinal1_tb1/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                    |                5 |             14 |
|  clk_IBUF_BUFG | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/i_tc_reg_0                                                                                                              | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                         |                5 |             14 |
|  clk_IBUF_BUFG | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/cnt_ce_7                                                                                                                | multipler1/chinal2_tb2/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                    |                5 |             14 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_addsub_i_13__2_n_0   | multipler1/ifft1_tb/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                     |                5 |             14 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_addsub_i_13__0_n_0  | multipler1/ifft1_tb/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                     |                5 |             14 |
|  clk_IBUF_BUFG | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/i_tc_compare_reg_2                                                                                                      | multipler1/chinal1_tb1/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                    |                5 |             14 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_addsub_i_13_n_0      | multipler1/ifft1_tb/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                     |                5 |             14 |
|  clk_IBUF_BUFG | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/i_tc_compare_reg_0                                                                                                      | multipler1/chinal1_tb1/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                       |                5 |             14 |
|  clk_IBUF_BUFG | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/i_tc_reg                                                                                                                | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                         |                5 |             14 |
|  clk_IBUF_BUFG | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/i_tc_compare_reg                                                                                                        | multipler1/chinal1_tb1/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                       |                6 |             14 |
|  clk_IBUF_BUFG | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/i_tc_compare_reg_6                                                                                                      | multipler1/chinal1_tb1/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                    |                5 |             14 |
|  clk_IBUF_BUFG | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/i_tc_compare_reg_5                                                                                                      | multipler1/chinal1_tb1/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                    |                5 |             14 |
|  clk_IBUF_BUFG | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/i_tc_compare_reg_4                                                                                                      | multipler1/chinal1_tb1/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                    |                5 |             14 |
|  clk_IBUF_BUFG | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/i_tc_compare_reg_3                                                                                                      | multipler1/chinal1_tb1/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                    |                5 |             14 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/i___10_n_0                                            | multipler1/ifft1_tb/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                     |                5 |             14 |
|  clk_IBUF_BUFG | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/cnt_ce_7                                                                                                                | multipler1/chinal1_tb1/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                    |                5 |             14 |
|  clk_IBUF_BUFG | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/cnt_ce                                                                                                                  | multipler1/chinal1_tb1/fft1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                    |                5 |             14 |
|  clk_IBUF_BUFG | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/CE                                                                                                                      | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                         |                5 |             14 |
|  clk_IBUF_BUFG | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/i_tc_reg_0                                                                                                              | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                         |                5 |             14 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/DOUT_CNT_CTRL_0/cnt/cnt_addsub_i_13__4_n_0                                             | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/SCLR                                                                                                                              |                5 |             14 |
|  clk_IBUF_BUFG | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/i_tc_compare_reg                                                                                                        | multipler1/chinal2_tb2/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                       |                5 |             14 |
|  clk_IBUF_BUFG | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/i_tc_compare_reg_0                                                                                                      | multipler1/chinal2_tb2/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                       |                5 |             14 |
|  clk_IBUF_BUFG | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/i_tc_compare_reg_1                                                                                                      | multipler1/chinal2_tb2/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                    |                5 |             14 |
|  clk_IBUF_BUFG | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/i_tc_compare_reg_2                                                                                                      | multipler1/chinal2_tb2/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                                                    |                5 |             14 |
|  clk_IBUF_BUFG | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/i_tc_compare_reg_3                                                                                                      | multipler1/chinal2_tb2/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                    |                5 |             14 |
|  clk_IBUF_BUFG | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/i_tc_compare_reg_4                                                                                                      | multipler1/chinal2_tb2/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                                                    |                5 |             14 |
|  clk_IBUF_BUFG | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/i_tc_compare_reg_5                                                                                                      | multipler1/chinal2_tb2/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                    |                5 |             14 |
|  clk_IBUF_BUFG | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/i_tc_compare_reg_6                                                                                                      | multipler1/chinal2_tb2/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                    |                5 |             14 |
|  clk_IBUF_BUFG | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/CE                                                                                                                      | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                         |                5 |             14 |
|  clk_IBUF_BUFG | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/cnt_ce                                                                                                                  | multipler1/chinal2_tb2/fft2/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[3].other.reset_del_reg_n_0_[3]                                                    |                5 |             14 |
|  clk_IBUF_BUFG |                                                                                                                                                                            | multipler1/ifft1_tb/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/need_sclr_lut.real_shift_ram.FF_gen[0].reg                     |                5 |             14 |
|  clk_IBUF_BUFG | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/i_tc_reg                                                                                                                | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                         |                5 |             14 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/cnt_addsub_i_13__1_n_0                                              | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/SCLR                                                                                                                              |                5 |             14 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/i___11_n_0                                            | multipler1/ifft1_tb/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[4].other.reset_del_reg_n_0_[4]                                                     |                5 |             14 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_addsub_i_13__8_n_0  | multipler1/ifft1_tb/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                        |                5 |             14 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_addsub_i_13__6_n_0   | multipler1/ifft1_tb/ifft_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                                        |                5 |             14 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/cnt[0]_i_1__1_n_0                                                                                                                                      | multipler1/ifft1_tb/cnt_reg[0]_0                                                                                                                                                    |                4 |             16 |
|  clk_IBUF_BUFG | multipler1/chinal2_tb2/cnt[0]_i_1__0_n_0                                                                                                                                   | multipler1/ifft1_tb/cnt_reg[0]_0                                                                                                                                                    |                4 |             16 |
|  clk_IBUF_BUFG | multipler1/chinal1_tb1/sel                                                                                                                                                 | multipler1/ifft1_tb/cnt_reg[0]_0                                                                                                                                                    |                4 |             16 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                   | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/SCLR                                                                                                                              |                8 |             18 |
|  clk_IBUF_BUFG | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                  | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                         |                7 |             20 |
|  clk_IBUF_BUFG | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                  | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                                         |                8 |             20 |
|  clk_IBUF_BUFG |                                                                                                                                                                            | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                    |                8 |             27 |
|  clk_IBUF_BUFG |                                                                                                                                                                            | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                     |               11 |             27 |
|  clk_IBUF_BUFG |                                                                                                                                                                            | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                    |                8 |             27 |
|  clk_IBUF_BUFG |                                                                                                                                                                            | multipler1/ifft1_tb/n1_reg[0]                                                                                                                                                       |                8 |             32 |
|  clk_IBUF_BUFG |                                                                                                                                                                            | multipler1/ifft1_tb/n_reg[0]                                                                                                                                                        |                8 |             32 |
|  clk_IBUF_BUFG |                                                                                                                                                                            | multipler1/ifft1_tb/n2_reg[0]                                                                                                                                                       |                8 |             32 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                   | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/SR[0]                                                                                                                             |               12 |             45 |
|  clk_IBUF_BUFG | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo_i_1_n_0                                                                         |                                                                                                                                                                                     |                8 |             54 |
|  clk_IBUF_BUFG | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo_i_1_n_0                                                                         |                                                                                                                                                                                     |                8 |             54 |
|  clk_IBUF_BUFG | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                  | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/SR[0]                                                                                                                            |               14 |             54 |
|  clk_IBUF_BUFG | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                  | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/SR[0]                                                                                                                            |               10 |             54 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/E[0]                                                                                                                                                   | multipler1/ifft1_tb/n2_reg[0]                                                                                                                                                       |               14 |             55 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/max1_time_reg[0][0]                                                                                                                                    | multipler1/ifft1_tb/n1_reg[0]                                                                                                                                                       |               13 |             55 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/max_time_reg[0][0]                                                                                                                                     | multipler1/ifft1_tb/n_reg[0]                                                                                                                                                        |               13 |             55 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                                                                     |                                                                                                                                                                                     |                8 |             58 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                        |                                                                                                                                                                                     |                9 |             68 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[0][0]       | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                     |               11 |             68 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/E[0]                                                             | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                     |               13 |             68 |
|  clk_IBUF_BUFG |                                                                                                                                                                            | multipler1/ifft1_tb/cnt_reg[0]_0                                                                                                                                                    |               27 |             77 |
|  clk_IBUF_BUFG |                                                                                                                                                                            | multipler1/ifft1_tb/s_axis_data_tdata_reg[0]_0                                                                                                                                      |               44 |             92 |
|  clk_IBUF_BUFG |                                                                                                                                                                            | multipler1/cmpy_0_tb/U0/i_synth/i_has_aresetn.i_reg_reset/dout_i[0]                                                                                                                 |              118 |            526 |
|  clk_IBUF_BUFG |                                                                                                                                                                            |                                                                                                                                                                                     |              329 |           1124 |
|  clk_IBUF_BUFG | multipler1/chinal2_tb2/fft2/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                  |                                                                                                                                                                                     |             1227 |           6605 |
|  clk_IBUF_BUFG | multipler1/chinal1_tb1/fft1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                  |                                                                                                                                                                                     |             1208 |           6605 |
|  clk_IBUF_BUFG | multipler1/ifft1_tb/ifft_1/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                   |                                                                                                                                                                                     |             2736 |          15328 |
+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    23 |
| 2      |                     2 |
| 3      |                     3 |
| 4      |                    20 |
| 5      |                     3 |
| 6      |                     9 |
| 7      |                     9 |
| 8      |                     1 |
| 10     |                     3 |
| 12     |                     9 |
| 14     |                    40 |
| 16+    |                    31 |
+--------+-----------------------+


