(S (NP (DT This) (NN paper)) (VP (VBZ outlines) (NP (NP (DT an) (NML (NNP FPGA) (NNP VLSI)) (NN design) (NN methodology)) (SBAR (WHNP (WDT that)) (S (VP (VBD was) (VP (VBN used) (S (VP (TO to) (VP (VB realize) (NP (NP (DT a) (ADJP (RB fully) (VBG functioning)) (NNP FPGA) (NN chip)) (PP (IN in) (NP (NP (CD 130nm) (NN CMOS)) (PP (IN with) (NP (VBN improved) (NML (NN routability) (CC and) (NN memory)) (NN robustness))))))))))))))) (. .))
(S (NP (DT The) (JJ architectural) (NML (NN design) (NN space)) (NML (NN exploration) (CC and) (NN synthesis)) (NN capability)) (VP (VBD were) (VP (VBN enabled) (PP (IN by) (NP (NP (DT the) (NNP Verilog)) (HYPH -) (PP (IN to) (HYPH -) (NP (VBG Routing) (NN CAD) (NN tool))))))) (. .))
(S (NP (NP (DT The) (NNS capabilities)) (PP (IN of) (NP (DT this) (NN tool)))) (VP (VBD were) (VP (VBN extended) (S (VP (TO to) (VP (VB enable) (NP (NN bitstream) (NN generation) (CC and) (NN deployment))))))) (. .))
(S (S (VP (TO To) (VP (VB validate) (NP (NP (DT the) (NML (NN architecture) (CC and) (NN bitstream)) (NN implementation)) (, ,) (NP (NP (DT a) (NN Chisel)) (-LRB- -LRB-) (VP (VBG Constructing) (NP (NN Hardware)) (PP (IN in) (NP (NP (DT the) (VBN Embedded) (NML (NNP Scala) (NNP Language)) (-RRB- -RRB-) (NN model)) (PP (IN of) (NP (DT the) (NNP FPGA))))))))))) (VP (VBD was) (VP (VBN created) (S (VP (TO to) (ADVP (RB rapidly)) (VP (VB verify) (NP (NP (DT the) (JJ microarchitectural) (NNS details)) (PP (IN of) (NP (DT the) (NN device)))) (ADVP (RB prior) (PP (IN to) (NP (JJ schematic) (NN design))))))))) (. .))
(S (NP (DT A) (NML (NN custom) (NN carrier)) (NML (NN board) (CC and) (NN configuration)) (NN tool)) (VP (VBD were) (VP (VBN used) (S (VP (TO to) (VP (VB verify) (NP (NP (JJ correct) (JJ operational) (NNS characteristics)) (PP (IN of) (NP (DT the) (NNP FPGA)))) (PP (IN over) (NP (NP (JJ various) (NN resource) (NNS utilizations)) (CC and) (NP (NN clock) (NNS frequencies))))))))) (. .))
