\hypertarget{union__hw__usb__otgicr}{}\section{\+\_\+hw\+\_\+usb\+\_\+otgicr Union Reference}
\label{union__hw__usb__otgicr}\index{\+\_\+hw\+\_\+usb\+\_\+otgicr@{\+\_\+hw\+\_\+usb\+\_\+otgicr}}


H\+W\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+I\+CR -\/ O\+TG Interrupt Control register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+usb.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__usb__otgicr_1_1__hw__usb__otgicr__bitfields}{\+\_\+hw\+\_\+usb\+\_\+otgicr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__usb__otgicr_a82ccab367eb89dbcc3b4279682352f66}{}\label{union__hw__usb__otgicr_a82ccab367eb89dbcc3b4279682352f66}

\item 
struct \hyperlink{struct__hw__usb__otgicr_1_1__hw__usb__otgicr__bitfields}{\+\_\+hw\+\_\+usb\+\_\+otgicr\+::\+\_\+hw\+\_\+usb\+\_\+otgicr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__usb__otgicr_aaff4628d6c51edfede6bfbb7146afde2}{}\label{union__hw__usb__otgicr_aaff4628d6c51edfede6bfbb7146afde2}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+U\+S\+B\+\_\+\+O\+T\+G\+I\+CR -\/ O\+TG Interrupt Control register (RW) 

Reset value\+: 0x00U

Enables the corresponding interrupt status bits defined in the O\+TG Interrupt Status Register. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+usb.\+h\end{DoxyCompactItemize}
