 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -max_paths 10
Design : TOP_PAD
Version: D-2010.03
Date   : Sat Jan 20 20:29:05 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: ADDR[1] (input port clocked by clk)
  Endpoint: top_core/io/Data_reg_reg[60][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_PAD            smic18_wl50           typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             6.00       6.00
  input external delay                                    5.00      11.00 f
  ADDR[1] (in)                                            0.00      11.00 f
  gen_addr_pin[1].PDIN/C (PIW)                            0.93      11.93 f
  U1890/Y (INVX1)                                         1.92      13.85 r
  U16899/Y (CLKINVX3)                                     2.56      16.42 f
  U13667/Y (NOR2X1)                                       2.75      19.17 r
  U16893/Y (AND2X2)                                       1.08      20.25 r
  U326/Y (NAND2X2)                                        1.59      21.84 f
  U9266/Y (CLKINVX2)                                      2.02      23.86 r
  U19373/Y (OAI22X1)                                      0.63      24.49 f
  top_core/io/Data_reg_reg[60][0]/D (DFFRHQX1)            0.00      24.49 f
  data arrival time                                                 24.49

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             6.00      26.00
  clock uncertainty                                      -1.10      24.90
  top_core/io/Data_reg_reg[60][0]/CK (DFFRHQX1)           0.00      24.90 r
  library setup time                                     -0.37      24.53
  data required time                                                24.53
  --------------------------------------------------------------------------
  data required time                                                24.53
  data arrival time                                                -24.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: ADDR[1] (input port clocked by clk)
  Endpoint: top_core/io/Data_reg_reg[60][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_PAD            smic18_wl50           typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             6.00       6.00
  input external delay                                    5.00      11.00 f
  ADDR[1] (in)                                            0.00      11.00 f
  gen_addr_pin[1].PDIN/C (PIW)                            0.93      11.93 f
  U1890/Y (INVX1)                                         1.92      13.85 r
  U16899/Y (CLKINVX3)                                     2.56      16.42 f
  U13667/Y (NOR2X1)                                       2.75      19.17 r
  U16893/Y (AND2X2)                                       1.08      20.25 r
  U326/Y (NAND2X2)                                        1.59      21.84 f
  U9266/Y (CLKINVX2)                                      2.02      23.86 r
  U19370/Y (OAI22X1)                                      0.63      24.49 f
  top_core/io/Data_reg_reg[60][3]/D (DFFRHQX1)            0.00      24.49 f
  data arrival time                                                 24.49

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             6.00      26.00
  clock uncertainty                                      -1.10      24.90
  top_core/io/Data_reg_reg[60][3]/CK (DFFRHQX1)           0.00      24.90 r
  library setup time                                     -0.37      24.53
  data required time                                                24.53
  --------------------------------------------------------------------------
  data required time                                                24.53
  data arrival time                                                -24.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: ADDR[1] (input port clocked by clk)
  Endpoint: top_core/io/Data_reg_reg[60][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_PAD            smic18_wl50           typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             6.00       6.00
  input external delay                                    5.00      11.00 f
  ADDR[1] (in)                                            0.00      11.00 f
  gen_addr_pin[1].PDIN/C (PIW)                            0.93      11.93 f
  U1890/Y (INVX1)                                         1.92      13.85 r
  U16899/Y (CLKINVX3)                                     2.56      16.42 f
  U13667/Y (NOR2X1)                                       2.75      19.17 r
  U16893/Y (AND2X2)                                       1.08      20.25 r
  U326/Y (NAND2X2)                                        1.59      21.84 f
  U9266/Y (CLKINVX2)                                      2.02      23.86 r
  U19369/Y (OAI22X1)                                      0.63      24.49 f
  top_core/io/Data_reg_reg[60][4]/D (DFFRHQX1)            0.00      24.49 f
  data arrival time                                                 24.49

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             6.00      26.00
  clock uncertainty                                      -1.10      24.90
  top_core/io/Data_reg_reg[60][4]/CK (DFFRHQX1)           0.00      24.90 r
  library setup time                                     -0.37      24.53
  data required time                                                24.53
  --------------------------------------------------------------------------
  data required time                                                24.53
  data arrival time                                                -24.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: ADDR[1] (input port clocked by clk)
  Endpoint: top_core/io/Data_reg_reg[60][5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_PAD            smic18_wl50           typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             6.00       6.00
  input external delay                                    5.00      11.00 f
  ADDR[1] (in)                                            0.00      11.00 f
  gen_addr_pin[1].PDIN/C (PIW)                            0.93      11.93 f
  U1890/Y (INVX1)                                         1.92      13.85 r
  U16899/Y (CLKINVX3)                                     2.56      16.42 f
  U13667/Y (NOR2X1)                                       2.75      19.17 r
  U16893/Y (AND2X2)                                       1.08      20.25 r
  U326/Y (NAND2X2)                                        1.59      21.84 f
  U9266/Y (CLKINVX2)                                      2.02      23.86 r
  U19368/Y (OAI22X1)                                      0.63      24.49 f
  top_core/io/Data_reg_reg[60][5]/D (DFFRHQX1)            0.00      24.49 f
  data arrival time                                                 24.49

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             6.00      26.00
  clock uncertainty                                      -1.10      24.90
  top_core/io/Data_reg_reg[60][5]/CK (DFFRHQX1)           0.00      24.90 r
  library setup time                                     -0.37      24.53
  data required time                                                24.53
  --------------------------------------------------------------------------
  data required time                                                24.53
  data arrival time                                                -24.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: ADDR[1] (input port clocked by clk)
  Endpoint: top_core/io/Data_reg_reg[60][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_PAD            smic18_wl50           typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             6.00       6.00
  input external delay                                    5.00      11.00 f
  ADDR[1] (in)                                            0.00      11.00 f
  gen_addr_pin[1].PDIN/C (PIW)                            0.93      11.93 f
  U1890/Y (INVX1)                                         1.92      13.85 r
  U16899/Y (CLKINVX3)                                     2.56      16.42 f
  U13667/Y (NOR2X1)                                       2.75      19.17 r
  U16893/Y (AND2X2)                                       1.08      20.25 r
  U326/Y (NAND2X2)                                        1.59      21.84 f
  U9266/Y (CLKINVX2)                                      2.02      23.86 r
  U19367/Y (OAI22X1)                                      0.63      24.49 f
  top_core/io/Data_reg_reg[60][6]/D (DFFRHQX1)            0.00      24.49 f
  data arrival time                                                 24.49

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             6.00      26.00
  clock uncertainty                                      -1.10      24.90
  top_core/io/Data_reg_reg[60][6]/CK (DFFRHQX1)           0.00      24.90 r
  library setup time                                     -0.37      24.53
  data required time                                                24.53
  --------------------------------------------------------------------------
  data required time                                                24.53
  data arrival time                                                -24.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: ADDR[1] (input port clocked by clk)
  Endpoint: top_core/io/Data_reg_reg[60][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_PAD            smic18_wl50           typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             6.00       6.00
  input external delay                                    5.00      11.00 f
  ADDR[1] (in)                                            0.00      11.00 f
  gen_addr_pin[1].PDIN/C (PIW)                            0.93      11.93 f
  U1890/Y (INVX1)                                         1.92      13.85 r
  U16899/Y (CLKINVX3)                                     2.56      16.42 f
  U13667/Y (NOR2X1)                                       2.75      19.17 r
  U16893/Y (AND2X2)                                       1.08      20.25 r
  U326/Y (NAND2X2)                                        1.59      21.84 f
  U9266/Y (CLKINVX2)                                      2.02      23.86 r
  U19366/Y (OAI22X1)                                      0.63      24.49 f
  top_core/io/Data_reg_reg[60][7]/D (DFFRHQX1)            0.00      24.49 f
  data arrival time                                                 24.49

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             6.00      26.00
  clock uncertainty                                      -1.10      24.90
  top_core/io/Data_reg_reg[60][7]/CK (DFFRHQX1)           0.00      24.90 r
  library setup time                                     -0.37      24.53
  data required time                                                24.53
  --------------------------------------------------------------------------
  data required time                                                24.53
  data arrival time                                                -24.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: ADDR[1] (input port clocked by clk)
  Endpoint: top_core/io/Data_reg_reg[60][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_PAD            smic18_wl50           typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             6.00       6.00
  input external delay                                    5.00      11.00 f
  ADDR[1] (in)                                            0.00      11.00 f
  gen_addr_pin[1].PDIN/C (PIW)                            0.93      11.93 f
  U1890/Y (INVX1)                                         1.92      13.85 r
  U16899/Y (CLKINVX3)                                     2.56      16.42 f
  U13667/Y (NOR2X1)                                       2.75      19.17 r
  U16893/Y (AND2X2)                                       1.08      20.25 r
  U326/Y (NAND2X2)                                        1.59      21.84 f
  U9266/Y (CLKINVX2)                                      2.02      23.86 r
  U19372/Y (OAI22X1)                                      0.63      24.49 f
  top_core/io/Data_reg_reg[60][1]/D (DFFRHQX1)            0.00      24.49 f
  data arrival time                                                 24.49

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             6.00      26.00
  clock uncertainty                                      -1.10      24.90
  top_core/io/Data_reg_reg[60][1]/CK (DFFRHQX1)           0.00      24.90 r
  library setup time                                     -0.37      24.53
  data required time                                                24.53
  --------------------------------------------------------------------------
  data required time                                                24.53
  data arrival time                                                -24.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: ADDR[1] (input port clocked by clk)
  Endpoint: top_core/io/Data_reg_reg[60][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_PAD            smic18_wl50           typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             6.00       6.00
  input external delay                                    5.00      11.00 f
  ADDR[1] (in)                                            0.00      11.00 f
  gen_addr_pin[1].PDIN/C (PIW)                            0.93      11.93 f
  U1890/Y (INVX1)                                         1.92      13.85 r
  U16899/Y (CLKINVX3)                                     2.56      16.42 f
  U13667/Y (NOR2X1)                                       2.75      19.17 r
  U16893/Y (AND2X2)                                       1.08      20.25 r
  U326/Y (NAND2X2)                                        1.59      21.84 f
  U9266/Y (CLKINVX2)                                      2.02      23.86 r
  U19371/Y (OAI22X1)                                      0.63      24.49 f
  top_core/io/Data_reg_reg[60][2]/D (DFFRHQX1)            0.00      24.49 f
  data arrival time                                                 24.49

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             6.00      26.00
  clock uncertainty                                      -1.10      24.90
  top_core/io/Data_reg_reg[60][2]/CK (DFFRHQX1)           0.00      24.90 r
  library setup time                                     -0.37      24.53
  data required time                                                24.53
  --------------------------------------------------------------------------
  data required time                                                24.53
  data arrival time                                                -24.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: ADDR[1] (input port clocked by clk)
  Endpoint: top_core/io/Data_reg_reg[44][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_PAD            smic18_wl50           typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             6.00       6.00
  input external delay                                    5.00      11.00 f
  ADDR[1] (in)                                            0.00      11.00 f
  gen_addr_pin[1].PDIN/C (PIW)                            0.93      11.93 f
  U1890/Y (INVX1)                                         1.92      13.85 r
  U16899/Y (CLKINVX3)                                     2.56      16.42 f
  U13667/Y (NOR2X1)                                       2.75      19.17 r
  U16889/Y (AND2X2)                                       1.01      20.18 r
  U325/Y (NAND2X2)                                        1.59      21.77 f
  U9250/Y (CLKINVX2)                                      2.02      23.79 r
  U19245/Y (OAI22X1)                                      0.63      24.42 f
  top_core/io/Data_reg_reg[44][0]/D (DFFRHQX1)            0.00      24.42 f
  data arrival time                                                 24.42

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             6.00      26.00
  clock uncertainty                                      -1.10      24.90
  top_core/io/Data_reg_reg[44][0]/CK (DFFRHQX1)           0.00      24.90 r
  library setup time                                     -0.37      24.53
  data required time                                                24.53
  --------------------------------------------------------------------------
  data required time                                                24.53
  data arrival time                                                -24.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: ADDR[1] (input port clocked by clk)
  Endpoint: top_core/io/Data_reg_reg[12][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  TOP_PAD            smic18_wl50           typical

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             6.00       6.00
  input external delay                                    5.00      11.00 f
  ADDR[1] (in)                                            0.00      11.00 f
  gen_addr_pin[1].PDIN/C (PIW)                            0.93      11.93 f
  U1890/Y (INVX1)                                         1.92      13.85 r
  U16899/Y (CLKINVX3)                                     2.56      16.42 f
  U13667/Y (NOR2X1)                                       2.75      19.17 r
  U16884/Y (AND2X2)                                       1.01      20.18 r
  U398/Y (NAND2X2)                                        1.59      21.77 f
  U9234/Y (CLKINVX2)                                      2.02      23.79 r
  U19116/Y (OAI22X1)                                      0.63      24.42 f
  top_core/io/Data_reg_reg[12][1]/D (DFFRHQX1)            0.00      24.42 f
  data arrival time                                                 24.42

  clock clk (rise edge)                                  20.00      20.00
  clock network delay (ideal)                             6.00      26.00
  clock uncertainty                                      -1.10      24.90
  top_core/io/Data_reg_reg[12][1]/CK (DFFRHQX1)           0.00      24.90 r
  library setup time                                     -0.37      24.53
  data required time                                                24.53
  --------------------------------------------------------------------------
  data required time                                                24.53
  data arrival time                                                -24.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


1
