
Project1b.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007804  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003bc  080079a8  080079a8  000179a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007d64  08007d64  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  08007d64  08007d64  00017d64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007d6c  08007d6c  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007d6c  08007d6c  00017d6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007d70  08007d70  00017d70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08007d74  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000378  200001d4  08007f48  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000054c  08007f48  0002054c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d701  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001e9d  00000000  00000000  0002d948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000cf0  00000000  00000000  0002f7e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a1d  00000000  00000000  000304d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017066  00000000  00000000  00030ef5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e4db  00000000  00000000  00047f5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008ef16  00000000  00000000  00056436  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004800  00000000  00000000  000e534c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000e9b4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800798c 	.word	0x0800798c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	0800798c 	.word	0x0800798c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c6c:	f000 b970 	b.w	8000f50 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9e08      	ldr	r6, [sp, #32]
 8000c8e:	460d      	mov	r5, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	460f      	mov	r7, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4694      	mov	ip, r2
 8000c9c:	d965      	bls.n	8000d6a <__udivmoddi4+0xe2>
 8000c9e:	fab2 f382 	clz	r3, r2
 8000ca2:	b143      	cbz	r3, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ca8:	f1c3 0220 	rsb	r2, r3, #32
 8000cac:	409f      	lsls	r7, r3
 8000cae:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb2:	4317      	orrs	r7, r2
 8000cb4:	409c      	lsls	r4, r3
 8000cb6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cba:	fa1f f58c 	uxth.w	r5, ip
 8000cbe:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cc2:	0c22      	lsrs	r2, r4, #16
 8000cc4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cc8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ccc:	fb01 f005 	mul.w	r0, r1, r5
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	d90a      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cd8:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000cdc:	f080 811c 	bcs.w	8000f18 <__udivmoddi4+0x290>
 8000ce0:	4290      	cmp	r0, r2
 8000ce2:	f240 8119 	bls.w	8000f18 <__udivmoddi4+0x290>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	4462      	add	r2, ip
 8000cea:	1a12      	subs	r2, r2, r0
 8000cec:	b2a4      	uxth	r4, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cfa:	fb00 f505 	mul.w	r5, r0, r5
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	d90a      	bls.n	8000d18 <__udivmoddi4+0x90>
 8000d02:	eb1c 0404 	adds.w	r4, ip, r4
 8000d06:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d0a:	f080 8107 	bcs.w	8000f1c <__udivmoddi4+0x294>
 8000d0e:	42a5      	cmp	r5, r4
 8000d10:	f240 8104 	bls.w	8000f1c <__udivmoddi4+0x294>
 8000d14:	4464      	add	r4, ip
 8000d16:	3802      	subs	r0, #2
 8000d18:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1c:	1b64      	subs	r4, r4, r5
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11e      	cbz	r6, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40dc      	lsrs	r4, r3
 8000d24:	2300      	movs	r3, #0
 8000d26:	e9c6 4300 	strd	r4, r3, [r6]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0xbc>
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	f000 80ed 	beq.w	8000f12 <__udivmoddi4+0x28a>
 8000d38:	2100      	movs	r1, #0
 8000d3a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d44:	fab3 f183 	clz	r1, r3
 8000d48:	2900      	cmp	r1, #0
 8000d4a:	d149      	bne.n	8000de0 <__udivmoddi4+0x158>
 8000d4c:	42ab      	cmp	r3, r5
 8000d4e:	d302      	bcc.n	8000d56 <__udivmoddi4+0xce>
 8000d50:	4282      	cmp	r2, r0
 8000d52:	f200 80f8 	bhi.w	8000f46 <__udivmoddi4+0x2be>
 8000d56:	1a84      	subs	r4, r0, r2
 8000d58:	eb65 0203 	sbc.w	r2, r5, r3
 8000d5c:	2001      	movs	r0, #1
 8000d5e:	4617      	mov	r7, r2
 8000d60:	2e00      	cmp	r6, #0
 8000d62:	d0e2      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	e9c6 4700 	strd	r4, r7, [r6]
 8000d68:	e7df      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d6a:	b902      	cbnz	r2, 8000d6e <__udivmoddi4+0xe6>
 8000d6c:	deff      	udf	#255	; 0xff
 8000d6e:	fab2 f382 	clz	r3, r2
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f040 8090 	bne.w	8000e98 <__udivmoddi4+0x210>
 8000d78:	1a8a      	subs	r2, r1, r2
 8000d7a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7e:	fa1f fe8c 	uxth.w	lr, ip
 8000d82:	2101      	movs	r1, #1
 8000d84:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d88:	fb07 2015 	mls	r0, r7, r5, r2
 8000d8c:	0c22      	lsrs	r2, r4, #16
 8000d8e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d92:	fb0e f005 	mul.w	r0, lr, r5
 8000d96:	4290      	cmp	r0, r2
 8000d98:	d908      	bls.n	8000dac <__udivmoddi4+0x124>
 8000d9a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d9e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x122>
 8000da4:	4290      	cmp	r0, r2
 8000da6:	f200 80cb 	bhi.w	8000f40 <__udivmoddi4+0x2b8>
 8000daa:	4645      	mov	r5, r8
 8000dac:	1a12      	subs	r2, r2, r0
 8000dae:	b2a4      	uxth	r4, r4
 8000db0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000db4:	fb07 2210 	mls	r2, r7, r0, r2
 8000db8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dbc:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc0:	45a6      	cmp	lr, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x14e>
 8000dc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc8:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x14c>
 8000dce:	45a6      	cmp	lr, r4
 8000dd0:	f200 80bb 	bhi.w	8000f4a <__udivmoddi4+0x2c2>
 8000dd4:	4610      	mov	r0, r2
 8000dd6:	eba4 040e 	sub.w	r4, r4, lr
 8000dda:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dde:	e79f      	b.n	8000d20 <__udivmoddi4+0x98>
 8000de0:	f1c1 0720 	rsb	r7, r1, #32
 8000de4:	408b      	lsls	r3, r1
 8000de6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dea:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dee:	fa05 f401 	lsl.w	r4, r5, r1
 8000df2:	fa20 f307 	lsr.w	r3, r0, r7
 8000df6:	40fd      	lsrs	r5, r7
 8000df8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dfc:	4323      	orrs	r3, r4
 8000dfe:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e02:	fa1f fe8c 	uxth.w	lr, ip
 8000e06:	fb09 5518 	mls	r5, r9, r8, r5
 8000e0a:	0c1c      	lsrs	r4, r3, #16
 8000e0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e10:	fb08 f50e 	mul.w	r5, r8, lr
 8000e14:	42a5      	cmp	r5, r4
 8000e16:	fa02 f201 	lsl.w	r2, r2, r1
 8000e1a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b0>
 8000e20:	eb1c 0404 	adds.w	r4, ip, r4
 8000e24:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e28:	f080 8088 	bcs.w	8000f3c <__udivmoddi4+0x2b4>
 8000e2c:	42a5      	cmp	r5, r4
 8000e2e:	f240 8085 	bls.w	8000f3c <__udivmoddi4+0x2b4>
 8000e32:	f1a8 0802 	sub.w	r8, r8, #2
 8000e36:	4464      	add	r4, ip
 8000e38:	1b64      	subs	r4, r4, r5
 8000e3a:	b29d      	uxth	r5, r3
 8000e3c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e40:	fb09 4413 	mls	r4, r9, r3, r4
 8000e44:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e48:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1da>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000e58:	d26c      	bcs.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5a:	45a6      	cmp	lr, r4
 8000e5c:	d96a      	bls.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5e:	3b02      	subs	r3, #2
 8000e60:	4464      	add	r4, ip
 8000e62:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e66:	fba3 9502 	umull	r9, r5, r3, r2
 8000e6a:	eba4 040e 	sub.w	r4, r4, lr
 8000e6e:	42ac      	cmp	r4, r5
 8000e70:	46c8      	mov	r8, r9
 8000e72:	46ae      	mov	lr, r5
 8000e74:	d356      	bcc.n	8000f24 <__udivmoddi4+0x29c>
 8000e76:	d053      	beq.n	8000f20 <__udivmoddi4+0x298>
 8000e78:	b156      	cbz	r6, 8000e90 <__udivmoddi4+0x208>
 8000e7a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e7e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e82:	fa04 f707 	lsl.w	r7, r4, r7
 8000e86:	40ca      	lsrs	r2, r1
 8000e88:	40cc      	lsrs	r4, r1
 8000e8a:	4317      	orrs	r7, r2
 8000e8c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e90:	4618      	mov	r0, r3
 8000e92:	2100      	movs	r1, #0
 8000e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e98:	f1c3 0120 	rsb	r1, r3, #32
 8000e9c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ea0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ea4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ea8:	409d      	lsls	r5, r3
 8000eaa:	432a      	orrs	r2, r5
 8000eac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb0:	fa1f fe8c 	uxth.w	lr, ip
 8000eb4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000eb8:	fb07 1510 	mls	r5, r7, r0, r1
 8000ebc:	0c11      	lsrs	r1, r2, #16
 8000ebe:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ec2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ec6:	428d      	cmp	r5, r1
 8000ec8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ecc:	d908      	bls.n	8000ee0 <__udivmoddi4+0x258>
 8000ece:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed2:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000ed6:	d22f      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000ed8:	428d      	cmp	r5, r1
 8000eda:	d92d      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000edc:	3802      	subs	r0, #2
 8000ede:	4461      	add	r1, ip
 8000ee0:	1b49      	subs	r1, r1, r5
 8000ee2:	b292      	uxth	r2, r2
 8000ee4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ee8:	fb07 1115 	mls	r1, r7, r5, r1
 8000eec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ef0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ef4:	4291      	cmp	r1, r2
 8000ef6:	d908      	bls.n	8000f0a <__udivmoddi4+0x282>
 8000ef8:	eb1c 0202 	adds.w	r2, ip, r2
 8000efc:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000f00:	d216      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000f02:	4291      	cmp	r1, r2
 8000f04:	d914      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000f06:	3d02      	subs	r5, #2
 8000f08:	4462      	add	r2, ip
 8000f0a:	1a52      	subs	r2, r2, r1
 8000f0c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f10:	e738      	b.n	8000d84 <__udivmoddi4+0xfc>
 8000f12:	4631      	mov	r1, r6
 8000f14:	4630      	mov	r0, r6
 8000f16:	e708      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000f18:	4639      	mov	r1, r7
 8000f1a:	e6e6      	b.n	8000cea <__udivmoddi4+0x62>
 8000f1c:	4610      	mov	r0, r2
 8000f1e:	e6fb      	b.n	8000d18 <__udivmoddi4+0x90>
 8000f20:	4548      	cmp	r0, r9
 8000f22:	d2a9      	bcs.n	8000e78 <__udivmoddi4+0x1f0>
 8000f24:	ebb9 0802 	subs.w	r8, r9, r2
 8000f28:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	e7a3      	b.n	8000e78 <__udivmoddi4+0x1f0>
 8000f30:	4645      	mov	r5, r8
 8000f32:	e7ea      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f34:	462b      	mov	r3, r5
 8000f36:	e794      	b.n	8000e62 <__udivmoddi4+0x1da>
 8000f38:	4640      	mov	r0, r8
 8000f3a:	e7d1      	b.n	8000ee0 <__udivmoddi4+0x258>
 8000f3c:	46d0      	mov	r8, sl
 8000f3e:	e77b      	b.n	8000e38 <__udivmoddi4+0x1b0>
 8000f40:	3d02      	subs	r5, #2
 8000f42:	4462      	add	r2, ip
 8000f44:	e732      	b.n	8000dac <__udivmoddi4+0x124>
 8000f46:	4608      	mov	r0, r1
 8000f48:	e70a      	b.n	8000d60 <__udivmoddi4+0xd8>
 8000f4a:	4464      	add	r4, ip
 8000f4c:	3802      	subs	r0, #2
 8000f4e:	e742      	b.n	8000dd6 <__udivmoddi4+0x14e>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000f54:	b5b0      	push	{r4, r5, r7, lr}
 8000f56:	b088      	sub	sp, #32
 8000f58:	af04      	add	r7, sp, #16
 8000f5a:	6078      	str	r0, [r7, #4]
	if(htim == &htim2){
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	4a2b      	ldr	r2, [pc, #172]	; (800100c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8000f60:	4293      	cmp	r3, r2
 8000f62:	d14e      	bne.n	8001002 <HAL_TIM_PeriodElapsedCallback+0xae>
		oldcounts = counts;
 8000f64:	4b2a      	ldr	r3, [pc, #168]	; (8001010 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000f66:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000f6a:	4b2a      	ldr	r3, [pc, #168]	; (8001014 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8000f6c:	801a      	strh	r2, [r3, #0]
		counts = __HAL_TIM_GET_COUNTER(&htim3);
 8000f6e:	4b2a      	ldr	r3, [pc, #168]	; (8001018 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f74:	b21a      	sxth	r2, r3
 8000f76:	4b26      	ldr	r3, [pc, #152]	; (8001010 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000f78:	801a      	strh	r2, [r3, #0]
		delta = counts - oldcounts;
 8000f7a:	4b25      	ldr	r3, [pc, #148]	; (8001010 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000f7c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f80:	461a      	mov	r2, r3
 8000f82:	4b24      	ldr	r3, [pc, #144]	; (8001014 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8000f84:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f88:	1ad3      	subs	r3, r2, r3
 8000f8a:	4a24      	ldr	r2, [pc, #144]	; (800101c <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8000f8c:	6013      	str	r3, [r2, #0]
	     }
	     else if(delta < -32768){
		  delta = delta + 65536;
	     }
		 */
		rpms = delta/24.0*60.0;
 8000f8e:	4b23      	ldr	r3, [pc, #140]	; (800101c <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	4618      	mov	r0, r3
 8000f94:	f7ff face 	bl	8000534 <__aeabi_i2d>
 8000f98:	f04f 0200 	mov.w	r2, #0
 8000f9c:	4b20      	ldr	r3, [pc, #128]	; (8001020 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8000f9e:	f7ff fc5d 	bl	800085c <__aeabi_ddiv>
 8000fa2:	4602      	mov	r2, r0
 8000fa4:	460b      	mov	r3, r1
 8000fa6:	4610      	mov	r0, r2
 8000fa8:	4619      	mov	r1, r3
 8000faa:	f04f 0200 	mov.w	r2, #0
 8000fae:	4b1d      	ldr	r3, [pc, #116]	; (8001024 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8000fb0:	f7ff fb2a 	bl	8000608 <__aeabi_dmul>
 8000fb4:	4602      	mov	r2, r0
 8000fb6:	460b      	mov	r3, r1
 8000fb8:	4610      	mov	r0, r2
 8000fba:	4619      	mov	r1, r3
 8000fbc:	f7ff fdfc 	bl	8000bb8 <__aeabi_d2f>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	4a19      	ldr	r2, [pc, #100]	; (8001028 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8000fc4:	6013      	str	r3, [r2, #0]
	    int length = snprintf(string,sizeof(string),"Value: %d\r\nDelta: %d\r\nSpeed: %.2f\r\n\r\n",counts,delta,rpms);
 8000fc6:	4b12      	ldr	r3, [pc, #72]	; (8001010 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000fc8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fcc:	461d      	mov	r5, r3
 8000fce:	4b13      	ldr	r3, [pc, #76]	; (800101c <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8000fd0:	681c      	ldr	r4, [r3, #0]
 8000fd2:	4b15      	ldr	r3, [pc, #84]	; (8001028 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f7ff fabe 	bl	8000558 <__aeabi_f2d>
 8000fdc:	4602      	mov	r2, r0
 8000fde:	460b      	mov	r3, r1
 8000fe0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8000fe4:	9400      	str	r4, [sp, #0]
 8000fe6:	462b      	mov	r3, r5
 8000fe8:	4a10      	ldr	r2, [pc, #64]	; (800102c <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8000fea:	21c8      	movs	r1, #200	; 0xc8
 8000fec:	4810      	ldr	r0, [pc, #64]	; (8001030 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8000fee:	f004 fa9b 	bl	8005528 <sniprintf>
 8000ff2:	60f8      	str	r0, [r7, #12]
	    HAL_UART_Transmit_DMA(&huart2,(uint8_t *)string,length);
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	b29b      	uxth	r3, r3
 8000ff8:	461a      	mov	r2, r3
 8000ffa:	490d      	ldr	r1, [pc, #52]	; (8001030 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8000ffc:	480d      	ldr	r0, [pc, #52]	; (8001034 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8000ffe:	f002 fe11 	bl	8003c24 <HAL_UART_Transmit_DMA>
	}
}
 8001002:	bf00      	nop
 8001004:	3710      	adds	r7, #16
 8001006:	46bd      	mov	sp, r7
 8001008:	bdb0      	pop	{r4, r5, r7, pc}
 800100a:	bf00      	nop
 800100c:	200001f0 	.word	0x200001f0
 8001010:	20000324 	.word	0x20000324
 8001014:	20000326 	.word	0x20000326
 8001018:	20000238 	.word	0x20000238
 800101c:	20000328 	.word	0x20000328
 8001020:	40380000 	.word	0x40380000
 8001024:	404e0000 	.word	0x404e0000
 8001028:	200003f4 	.word	0x200003f4
 800102c:	080079a8 	.word	0x080079a8
 8001030:	2000032c 	.word	0x2000032c
 8001034:	20000280 	.word	0x20000280

08001038 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800103c:	f000 fc48 	bl	80018d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001040:	f000 f816 	bl	8001070 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001044:	f000 f96e 	bl	8001324 <MX_GPIO_Init>
  MX_DMA_Init();
 8001048:	f000 f94c 	bl	80012e4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800104c:	f000 f920 	bl	8001290 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8001050:	f000 f87a 	bl	8001148 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001054:	f000 f8c6 	bl	80011e4 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 8001058:	213c      	movs	r1, #60	; 0x3c
 800105a:	4803      	ldr	r0, [pc, #12]	; (8001068 <main+0x30>)
 800105c:	f002 f94c 	bl	80032f8 <HAL_TIM_Encoder_Start>
  HAL_TIM_Base_Start_IT(&htim2);
 8001060:	4802      	ldr	r0, [pc, #8]	; (800106c <main+0x34>)
 8001062:	f002 f841 	bl	80030e8 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001066:	e7fe      	b.n	8001066 <main+0x2e>
 8001068:	20000238 	.word	0x20000238
 800106c:	200001f0 	.word	0x200001f0

08001070 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b094      	sub	sp, #80	; 0x50
 8001074:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001076:	f107 0320 	add.w	r3, r7, #32
 800107a:	2230      	movs	r2, #48	; 0x30
 800107c:	2100      	movs	r1, #0
 800107e:	4618      	mov	r0, r3
 8001080:	f004 fb48 	bl	8005714 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001084:	f107 030c 	add.w	r3, r7, #12
 8001088:	2200      	movs	r2, #0
 800108a:	601a      	str	r2, [r3, #0]
 800108c:	605a      	str	r2, [r3, #4]
 800108e:	609a      	str	r2, [r3, #8]
 8001090:	60da      	str	r2, [r3, #12]
 8001092:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001094:	2300      	movs	r3, #0
 8001096:	60bb      	str	r3, [r7, #8]
 8001098:	4b29      	ldr	r3, [pc, #164]	; (8001140 <SystemClock_Config+0xd0>)
 800109a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800109c:	4a28      	ldr	r2, [pc, #160]	; (8001140 <SystemClock_Config+0xd0>)
 800109e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010a2:	6413      	str	r3, [r2, #64]	; 0x40
 80010a4:	4b26      	ldr	r3, [pc, #152]	; (8001140 <SystemClock_Config+0xd0>)
 80010a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010ac:	60bb      	str	r3, [r7, #8]
 80010ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80010b0:	2300      	movs	r3, #0
 80010b2:	607b      	str	r3, [r7, #4]
 80010b4:	4b23      	ldr	r3, [pc, #140]	; (8001144 <SystemClock_Config+0xd4>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80010bc:	4a21      	ldr	r2, [pc, #132]	; (8001144 <SystemClock_Config+0xd4>)
 80010be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80010c2:	6013      	str	r3, [r2, #0]
 80010c4:	4b1f      	ldr	r3, [pc, #124]	; (8001144 <SystemClock_Config+0xd4>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80010cc:	607b      	str	r3, [r7, #4]
 80010ce:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010d0:	2302      	movs	r3, #2
 80010d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010d4:	2301      	movs	r3, #1
 80010d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010d8:	2310      	movs	r3, #16
 80010da:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010dc:	2302      	movs	r3, #2
 80010de:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010e0:	2300      	movs	r3, #0
 80010e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80010e4:	2310      	movs	r3, #16
 80010e6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80010e8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80010ec:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80010ee:	2304      	movs	r3, #4
 80010f0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80010f2:	2307      	movs	r3, #7
 80010f4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010f6:	f107 0320 	add.w	r3, r7, #32
 80010fa:	4618      	mov	r0, r3
 80010fc:	f001 fb0c 	bl	8002718 <HAL_RCC_OscConfig>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d001      	beq.n	800110a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001106:	f000 f97b 	bl	8001400 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800110a:	230f      	movs	r3, #15
 800110c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800110e:	2302      	movs	r3, #2
 8001110:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001112:	2300      	movs	r3, #0
 8001114:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001116:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800111a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800111c:	2300      	movs	r3, #0
 800111e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001120:	f107 030c 	add.w	r3, r7, #12
 8001124:	2102      	movs	r1, #2
 8001126:	4618      	mov	r0, r3
 8001128:	f001 fd6e 	bl	8002c08 <HAL_RCC_ClockConfig>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001132:	f000 f965 	bl	8001400 <Error_Handler>
  }
}
 8001136:	bf00      	nop
 8001138:	3750      	adds	r7, #80	; 0x50
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	40023800 	.word	0x40023800
 8001144:	40007000 	.word	0x40007000

08001148 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b086      	sub	sp, #24
 800114c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800114e:	f107 0308 	add.w	r3, r7, #8
 8001152:	2200      	movs	r2, #0
 8001154:	601a      	str	r2, [r3, #0]
 8001156:	605a      	str	r2, [r3, #4]
 8001158:	609a      	str	r2, [r3, #8]
 800115a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800115c:	463b      	mov	r3, r7
 800115e:	2200      	movs	r2, #0
 8001160:	601a      	str	r2, [r3, #0]
 8001162:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001164:	4b1e      	ldr	r3, [pc, #120]	; (80011e0 <MX_TIM2_Init+0x98>)
 8001166:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800116a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8399;
 800116c:	4b1c      	ldr	r3, [pc, #112]	; (80011e0 <MX_TIM2_Init+0x98>)
 800116e:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8001172:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001174:	4b1a      	ldr	r3, [pc, #104]	; (80011e0 <MX_TIM2_Init+0x98>)
 8001176:	2200      	movs	r2, #0
 8001178:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 800117a:	4b19      	ldr	r3, [pc, #100]	; (80011e0 <MX_TIM2_Init+0x98>)
 800117c:	f242 720f 	movw	r2, #9999	; 0x270f
 8001180:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001182:	4b17      	ldr	r3, [pc, #92]	; (80011e0 <MX_TIM2_Init+0x98>)
 8001184:	2200      	movs	r2, #0
 8001186:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001188:	4b15      	ldr	r3, [pc, #84]	; (80011e0 <MX_TIM2_Init+0x98>)
 800118a:	2200      	movs	r2, #0
 800118c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800118e:	4814      	ldr	r0, [pc, #80]	; (80011e0 <MX_TIM2_Init+0x98>)
 8001190:	f001 ff5a 	bl	8003048 <HAL_TIM_Base_Init>
 8001194:	4603      	mov	r3, r0
 8001196:	2b00      	cmp	r3, #0
 8001198:	d001      	beq.n	800119e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800119a:	f000 f931 	bl	8001400 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800119e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011a2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80011a4:	f107 0308 	add.w	r3, r7, #8
 80011a8:	4619      	mov	r1, r3
 80011aa:	480d      	ldr	r0, [pc, #52]	; (80011e0 <MX_TIM2_Init+0x98>)
 80011ac:	f002 fa3a 	bl	8003624 <HAL_TIM_ConfigClockSource>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d001      	beq.n	80011ba <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80011b6:	f000 f923 	bl	8001400 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011ba:	2300      	movs	r3, #0
 80011bc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011be:	2300      	movs	r3, #0
 80011c0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011c2:	463b      	mov	r3, r7
 80011c4:	4619      	mov	r1, r3
 80011c6:	4806      	ldr	r0, [pc, #24]	; (80011e0 <MX_TIM2_Init+0x98>)
 80011c8:	f002 fc5c 	bl	8003a84 <HAL_TIMEx_MasterConfigSynchronization>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80011d2:	f000 f915 	bl	8001400 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80011d6:	bf00      	nop
 80011d8:	3718      	adds	r7, #24
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	200001f0 	.word	0x200001f0

080011e4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b08c      	sub	sp, #48	; 0x30
 80011e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80011ea:	f107 030c 	add.w	r3, r7, #12
 80011ee:	2224      	movs	r2, #36	; 0x24
 80011f0:	2100      	movs	r1, #0
 80011f2:	4618      	mov	r0, r3
 80011f4:	f004 fa8e 	bl	8005714 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011f8:	1d3b      	adds	r3, r7, #4
 80011fa:	2200      	movs	r2, #0
 80011fc:	601a      	str	r2, [r3, #0]
 80011fe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001200:	4b21      	ldr	r3, [pc, #132]	; (8001288 <MX_TIM3_Init+0xa4>)
 8001202:	4a22      	ldr	r2, [pc, #136]	; (800128c <MX_TIM3_Init+0xa8>)
 8001204:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001206:	4b20      	ldr	r3, [pc, #128]	; (8001288 <MX_TIM3_Init+0xa4>)
 8001208:	2200      	movs	r2, #0
 800120a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800120c:	4b1e      	ldr	r3, [pc, #120]	; (8001288 <MX_TIM3_Init+0xa4>)
 800120e:	2200      	movs	r2, #0
 8001210:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001212:	4b1d      	ldr	r3, [pc, #116]	; (8001288 <MX_TIM3_Init+0xa4>)
 8001214:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001218:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 800121a:	4b1b      	ldr	r3, [pc, #108]	; (8001288 <MX_TIM3_Init+0xa4>)
 800121c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001220:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001222:	4b19      	ldr	r3, [pc, #100]	; (8001288 <MX_TIM3_Init+0xa4>)
 8001224:	2200      	movs	r2, #0
 8001226:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001228:	2301      	movs	r3, #1
 800122a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 800122c:	2302      	movs	r3, #2
 800122e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001230:	2301      	movs	r3, #1
 8001232:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001234:	2300      	movs	r3, #0
 8001236:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8001238:	230f      	movs	r3, #15
 800123a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800123c:	2300      	movs	r3, #0
 800123e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001240:	2301      	movs	r3, #1
 8001242:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001244:	2300      	movs	r3, #0
 8001246:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 8001248:	230f      	movs	r3, #15
 800124a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800124c:	f107 030c 	add.w	r3, r7, #12
 8001250:	4619      	mov	r1, r3
 8001252:	480d      	ldr	r0, [pc, #52]	; (8001288 <MX_TIM3_Init+0xa4>)
 8001254:	f001 ffaa 	bl	80031ac <HAL_TIM_Encoder_Init>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d001      	beq.n	8001262 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 800125e:	f000 f8cf 	bl	8001400 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001262:	2300      	movs	r3, #0
 8001264:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001266:	2300      	movs	r3, #0
 8001268:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800126a:	1d3b      	adds	r3, r7, #4
 800126c:	4619      	mov	r1, r3
 800126e:	4806      	ldr	r0, [pc, #24]	; (8001288 <MX_TIM3_Init+0xa4>)
 8001270:	f002 fc08 	bl	8003a84 <HAL_TIMEx_MasterConfigSynchronization>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800127a:	f000 f8c1 	bl	8001400 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800127e:	bf00      	nop
 8001280:	3730      	adds	r7, #48	; 0x30
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	20000238 	.word	0x20000238
 800128c:	40000400 	.word	0x40000400

08001290 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001294:	4b11      	ldr	r3, [pc, #68]	; (80012dc <MX_USART2_UART_Init+0x4c>)
 8001296:	4a12      	ldr	r2, [pc, #72]	; (80012e0 <MX_USART2_UART_Init+0x50>)
 8001298:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800129a:	4b10      	ldr	r3, [pc, #64]	; (80012dc <MX_USART2_UART_Init+0x4c>)
 800129c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80012a0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012a2:	4b0e      	ldr	r3, [pc, #56]	; (80012dc <MX_USART2_UART_Init+0x4c>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80012a8:	4b0c      	ldr	r3, [pc, #48]	; (80012dc <MX_USART2_UART_Init+0x4c>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80012ae:	4b0b      	ldr	r3, [pc, #44]	; (80012dc <MX_USART2_UART_Init+0x4c>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80012b4:	4b09      	ldr	r3, [pc, #36]	; (80012dc <MX_USART2_UART_Init+0x4c>)
 80012b6:	220c      	movs	r2, #12
 80012b8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012ba:	4b08      	ldr	r3, [pc, #32]	; (80012dc <MX_USART2_UART_Init+0x4c>)
 80012bc:	2200      	movs	r2, #0
 80012be:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80012c0:	4b06      	ldr	r3, [pc, #24]	; (80012dc <MX_USART2_UART_Init+0x4c>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80012c6:	4805      	ldr	r0, [pc, #20]	; (80012dc <MX_USART2_UART_Init+0x4c>)
 80012c8:	f002 fc5e 	bl	8003b88 <HAL_UART_Init>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d001      	beq.n	80012d6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80012d2:	f000 f895 	bl	8001400 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80012d6:	bf00      	nop
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	20000280 	.word	0x20000280
 80012e0:	40004400 	.word	0x40004400

080012e4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80012ea:	2300      	movs	r3, #0
 80012ec:	607b      	str	r3, [r7, #4]
 80012ee:	4b0c      	ldr	r3, [pc, #48]	; (8001320 <MX_DMA_Init+0x3c>)
 80012f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012f2:	4a0b      	ldr	r2, [pc, #44]	; (8001320 <MX_DMA_Init+0x3c>)
 80012f4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80012f8:	6313      	str	r3, [r2, #48]	; 0x30
 80012fa:	4b09      	ldr	r3, [pc, #36]	; (8001320 <MX_DMA_Init+0x3c>)
 80012fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001302:	607b      	str	r3, [r7, #4]
 8001304:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8001306:	2200      	movs	r2, #0
 8001308:	2100      	movs	r1, #0
 800130a:	2011      	movs	r0, #17
 800130c:	f000 fc2d 	bl	8001b6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001310:	2011      	movs	r0, #17
 8001312:	f000 fc46 	bl	8001ba2 <HAL_NVIC_EnableIRQ>

}
 8001316:	bf00      	nop
 8001318:	3708      	adds	r7, #8
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	40023800 	.word	0x40023800

08001324 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b08a      	sub	sp, #40	; 0x28
 8001328:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800132a:	f107 0314 	add.w	r3, r7, #20
 800132e:	2200      	movs	r2, #0
 8001330:	601a      	str	r2, [r3, #0]
 8001332:	605a      	str	r2, [r3, #4]
 8001334:	609a      	str	r2, [r3, #8]
 8001336:	60da      	str	r2, [r3, #12]
 8001338:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800133a:	2300      	movs	r3, #0
 800133c:	613b      	str	r3, [r7, #16]
 800133e:	4b2d      	ldr	r3, [pc, #180]	; (80013f4 <MX_GPIO_Init+0xd0>)
 8001340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001342:	4a2c      	ldr	r2, [pc, #176]	; (80013f4 <MX_GPIO_Init+0xd0>)
 8001344:	f043 0304 	orr.w	r3, r3, #4
 8001348:	6313      	str	r3, [r2, #48]	; 0x30
 800134a:	4b2a      	ldr	r3, [pc, #168]	; (80013f4 <MX_GPIO_Init+0xd0>)
 800134c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800134e:	f003 0304 	and.w	r3, r3, #4
 8001352:	613b      	str	r3, [r7, #16]
 8001354:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001356:	2300      	movs	r3, #0
 8001358:	60fb      	str	r3, [r7, #12]
 800135a:	4b26      	ldr	r3, [pc, #152]	; (80013f4 <MX_GPIO_Init+0xd0>)
 800135c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135e:	4a25      	ldr	r2, [pc, #148]	; (80013f4 <MX_GPIO_Init+0xd0>)
 8001360:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001364:	6313      	str	r3, [r2, #48]	; 0x30
 8001366:	4b23      	ldr	r3, [pc, #140]	; (80013f4 <MX_GPIO_Init+0xd0>)
 8001368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800136a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800136e:	60fb      	str	r3, [r7, #12]
 8001370:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001372:	2300      	movs	r3, #0
 8001374:	60bb      	str	r3, [r7, #8]
 8001376:	4b1f      	ldr	r3, [pc, #124]	; (80013f4 <MX_GPIO_Init+0xd0>)
 8001378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800137a:	4a1e      	ldr	r2, [pc, #120]	; (80013f4 <MX_GPIO_Init+0xd0>)
 800137c:	f043 0301 	orr.w	r3, r3, #1
 8001380:	6313      	str	r3, [r2, #48]	; 0x30
 8001382:	4b1c      	ldr	r3, [pc, #112]	; (80013f4 <MX_GPIO_Init+0xd0>)
 8001384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001386:	f003 0301 	and.w	r3, r3, #1
 800138a:	60bb      	str	r3, [r7, #8]
 800138c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800138e:	2300      	movs	r3, #0
 8001390:	607b      	str	r3, [r7, #4]
 8001392:	4b18      	ldr	r3, [pc, #96]	; (80013f4 <MX_GPIO_Init+0xd0>)
 8001394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001396:	4a17      	ldr	r2, [pc, #92]	; (80013f4 <MX_GPIO_Init+0xd0>)
 8001398:	f043 0302 	orr.w	r3, r3, #2
 800139c:	6313      	str	r3, [r2, #48]	; 0x30
 800139e:	4b15      	ldr	r3, [pc, #84]	; (80013f4 <MX_GPIO_Init+0xd0>)
 80013a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a2:	f003 0302 	and.w	r3, r3, #2
 80013a6:	607b      	str	r3, [r7, #4]
 80013a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80013aa:	2200      	movs	r2, #0
 80013ac:	2120      	movs	r1, #32
 80013ae:	4812      	ldr	r0, [pc, #72]	; (80013f8 <MX_GPIO_Init+0xd4>)
 80013b0:	f001 f998 	bl	80026e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80013b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80013ba:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80013be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c0:	2300      	movs	r3, #0
 80013c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80013c4:	f107 0314 	add.w	r3, r7, #20
 80013c8:	4619      	mov	r1, r3
 80013ca:	480c      	ldr	r0, [pc, #48]	; (80013fc <MX_GPIO_Init+0xd8>)
 80013cc:	f001 f806 	bl	80023dc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80013d0:	2320      	movs	r3, #32
 80013d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013d4:	2301      	movs	r3, #1
 80013d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d8:	2300      	movs	r3, #0
 80013da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013dc:	2300      	movs	r3, #0
 80013de:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80013e0:	f107 0314 	add.w	r3, r7, #20
 80013e4:	4619      	mov	r1, r3
 80013e6:	4804      	ldr	r0, [pc, #16]	; (80013f8 <MX_GPIO_Init+0xd4>)
 80013e8:	f000 fff8 	bl	80023dc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80013ec:	bf00      	nop
 80013ee:	3728      	adds	r7, #40	; 0x28
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	40023800 	.word	0x40023800
 80013f8:	40020000 	.word	0x40020000
 80013fc:	40020800 	.word	0x40020800

08001400 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001404:	b672      	cpsid	i
}
 8001406:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001408:	e7fe      	b.n	8001408 <Error_Handler+0x8>
	...

0800140c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001412:	2300      	movs	r3, #0
 8001414:	607b      	str	r3, [r7, #4]
 8001416:	4b10      	ldr	r3, [pc, #64]	; (8001458 <HAL_MspInit+0x4c>)
 8001418:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800141a:	4a0f      	ldr	r2, [pc, #60]	; (8001458 <HAL_MspInit+0x4c>)
 800141c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001420:	6453      	str	r3, [r2, #68]	; 0x44
 8001422:	4b0d      	ldr	r3, [pc, #52]	; (8001458 <HAL_MspInit+0x4c>)
 8001424:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001426:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800142a:	607b      	str	r3, [r7, #4]
 800142c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800142e:	2300      	movs	r3, #0
 8001430:	603b      	str	r3, [r7, #0]
 8001432:	4b09      	ldr	r3, [pc, #36]	; (8001458 <HAL_MspInit+0x4c>)
 8001434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001436:	4a08      	ldr	r2, [pc, #32]	; (8001458 <HAL_MspInit+0x4c>)
 8001438:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800143c:	6413      	str	r3, [r2, #64]	; 0x40
 800143e:	4b06      	ldr	r3, [pc, #24]	; (8001458 <HAL_MspInit+0x4c>)
 8001440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001442:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001446:	603b      	str	r3, [r7, #0]
 8001448:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800144a:	2007      	movs	r0, #7
 800144c:	f000 fb82 	bl	8001b54 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001450:	bf00      	nop
 8001452:	3708      	adds	r7, #8
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}
 8001458:	40023800 	.word	0x40023800

0800145c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b084      	sub	sp, #16
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800146c:	d115      	bne.n	800149a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800146e:	2300      	movs	r3, #0
 8001470:	60fb      	str	r3, [r7, #12]
 8001472:	4b0c      	ldr	r3, [pc, #48]	; (80014a4 <HAL_TIM_Base_MspInit+0x48>)
 8001474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001476:	4a0b      	ldr	r2, [pc, #44]	; (80014a4 <HAL_TIM_Base_MspInit+0x48>)
 8001478:	f043 0301 	orr.w	r3, r3, #1
 800147c:	6413      	str	r3, [r2, #64]	; 0x40
 800147e:	4b09      	ldr	r3, [pc, #36]	; (80014a4 <HAL_TIM_Base_MspInit+0x48>)
 8001480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001482:	f003 0301 	and.w	r3, r3, #1
 8001486:	60fb      	str	r3, [r7, #12]
 8001488:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800148a:	2200      	movs	r2, #0
 800148c:	2100      	movs	r1, #0
 800148e:	201c      	movs	r0, #28
 8001490:	f000 fb6b 	bl	8001b6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001494:	201c      	movs	r0, #28
 8001496:	f000 fb84 	bl	8001ba2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800149a:	bf00      	nop
 800149c:	3710      	adds	r7, #16
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	40023800 	.word	0x40023800

080014a8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b08a      	sub	sp, #40	; 0x28
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b0:	f107 0314 	add.w	r3, r7, #20
 80014b4:	2200      	movs	r2, #0
 80014b6:	601a      	str	r2, [r3, #0]
 80014b8:	605a      	str	r2, [r3, #4]
 80014ba:	609a      	str	r2, [r3, #8]
 80014bc:	60da      	str	r2, [r3, #12]
 80014be:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a19      	ldr	r2, [pc, #100]	; (800152c <HAL_TIM_Encoder_MspInit+0x84>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d12b      	bne.n	8001522 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80014ca:	2300      	movs	r3, #0
 80014cc:	613b      	str	r3, [r7, #16]
 80014ce:	4b18      	ldr	r3, [pc, #96]	; (8001530 <HAL_TIM_Encoder_MspInit+0x88>)
 80014d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d2:	4a17      	ldr	r2, [pc, #92]	; (8001530 <HAL_TIM_Encoder_MspInit+0x88>)
 80014d4:	f043 0302 	orr.w	r3, r3, #2
 80014d8:	6413      	str	r3, [r2, #64]	; 0x40
 80014da:	4b15      	ldr	r3, [pc, #84]	; (8001530 <HAL_TIM_Encoder_MspInit+0x88>)
 80014dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014de:	f003 0302 	and.w	r3, r3, #2
 80014e2:	613b      	str	r3, [r7, #16]
 80014e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014e6:	2300      	movs	r3, #0
 80014e8:	60fb      	str	r3, [r7, #12]
 80014ea:	4b11      	ldr	r3, [pc, #68]	; (8001530 <HAL_TIM_Encoder_MspInit+0x88>)
 80014ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ee:	4a10      	ldr	r2, [pc, #64]	; (8001530 <HAL_TIM_Encoder_MspInit+0x88>)
 80014f0:	f043 0304 	orr.w	r3, r3, #4
 80014f4:	6313      	str	r3, [r2, #48]	; 0x30
 80014f6:	4b0e      	ldr	r3, [pc, #56]	; (8001530 <HAL_TIM_Encoder_MspInit+0x88>)
 80014f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fa:	f003 0304 	and.w	r3, r3, #4
 80014fe:	60fb      	str	r3, [r7, #12]
 8001500:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001502:	23c0      	movs	r3, #192	; 0xc0
 8001504:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001506:	2302      	movs	r3, #2
 8001508:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150a:	2300      	movs	r3, #0
 800150c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800150e:	2300      	movs	r3, #0
 8001510:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001512:	2302      	movs	r3, #2
 8001514:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001516:	f107 0314 	add.w	r3, r7, #20
 800151a:	4619      	mov	r1, r3
 800151c:	4805      	ldr	r0, [pc, #20]	; (8001534 <HAL_TIM_Encoder_MspInit+0x8c>)
 800151e:	f000 ff5d 	bl	80023dc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001522:	bf00      	nop
 8001524:	3728      	adds	r7, #40	; 0x28
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	40000400 	.word	0x40000400
 8001530:	40023800 	.word	0x40023800
 8001534:	40020800 	.word	0x40020800

08001538 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b08a      	sub	sp, #40	; 0x28
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001540:	f107 0314 	add.w	r3, r7, #20
 8001544:	2200      	movs	r2, #0
 8001546:	601a      	str	r2, [r3, #0]
 8001548:	605a      	str	r2, [r3, #4]
 800154a:	609a      	str	r2, [r3, #8]
 800154c:	60da      	str	r2, [r3, #12]
 800154e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a34      	ldr	r2, [pc, #208]	; (8001628 <HAL_UART_MspInit+0xf0>)
 8001556:	4293      	cmp	r3, r2
 8001558:	d161      	bne.n	800161e <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800155a:	2300      	movs	r3, #0
 800155c:	613b      	str	r3, [r7, #16]
 800155e:	4b33      	ldr	r3, [pc, #204]	; (800162c <HAL_UART_MspInit+0xf4>)
 8001560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001562:	4a32      	ldr	r2, [pc, #200]	; (800162c <HAL_UART_MspInit+0xf4>)
 8001564:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001568:	6413      	str	r3, [r2, #64]	; 0x40
 800156a:	4b30      	ldr	r3, [pc, #192]	; (800162c <HAL_UART_MspInit+0xf4>)
 800156c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800156e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001572:	613b      	str	r3, [r7, #16]
 8001574:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001576:	2300      	movs	r3, #0
 8001578:	60fb      	str	r3, [r7, #12]
 800157a:	4b2c      	ldr	r3, [pc, #176]	; (800162c <HAL_UART_MspInit+0xf4>)
 800157c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157e:	4a2b      	ldr	r2, [pc, #172]	; (800162c <HAL_UART_MspInit+0xf4>)
 8001580:	f043 0301 	orr.w	r3, r3, #1
 8001584:	6313      	str	r3, [r2, #48]	; 0x30
 8001586:	4b29      	ldr	r3, [pc, #164]	; (800162c <HAL_UART_MspInit+0xf4>)
 8001588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800158a:	f003 0301 	and.w	r3, r3, #1
 800158e:	60fb      	str	r3, [r7, #12]
 8001590:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001592:	230c      	movs	r3, #12
 8001594:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001596:	2302      	movs	r3, #2
 8001598:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159a:	2300      	movs	r3, #0
 800159c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800159e:	2300      	movs	r3, #0
 80015a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80015a2:	2307      	movs	r3, #7
 80015a4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015a6:	f107 0314 	add.w	r3, r7, #20
 80015aa:	4619      	mov	r1, r3
 80015ac:	4820      	ldr	r0, [pc, #128]	; (8001630 <HAL_UART_MspInit+0xf8>)
 80015ae:	f000 ff15 	bl	80023dc <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80015b2:	4b20      	ldr	r3, [pc, #128]	; (8001634 <HAL_UART_MspInit+0xfc>)
 80015b4:	4a20      	ldr	r2, [pc, #128]	; (8001638 <HAL_UART_MspInit+0x100>)
 80015b6:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80015b8:	4b1e      	ldr	r3, [pc, #120]	; (8001634 <HAL_UART_MspInit+0xfc>)
 80015ba:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80015be:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80015c0:	4b1c      	ldr	r3, [pc, #112]	; (8001634 <HAL_UART_MspInit+0xfc>)
 80015c2:	2240      	movs	r2, #64	; 0x40
 80015c4:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80015c6:	4b1b      	ldr	r3, [pc, #108]	; (8001634 <HAL_UART_MspInit+0xfc>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80015cc:	4b19      	ldr	r3, [pc, #100]	; (8001634 <HAL_UART_MspInit+0xfc>)
 80015ce:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80015d2:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80015d4:	4b17      	ldr	r3, [pc, #92]	; (8001634 <HAL_UART_MspInit+0xfc>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80015da:	4b16      	ldr	r3, [pc, #88]	; (8001634 <HAL_UART_MspInit+0xfc>)
 80015dc:	2200      	movs	r2, #0
 80015de:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80015e0:	4b14      	ldr	r3, [pc, #80]	; (8001634 <HAL_UART_MspInit+0xfc>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80015e6:	4b13      	ldr	r3, [pc, #76]	; (8001634 <HAL_UART_MspInit+0xfc>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80015ec:	4b11      	ldr	r3, [pc, #68]	; (8001634 <HAL_UART_MspInit+0xfc>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80015f2:	4810      	ldr	r0, [pc, #64]	; (8001634 <HAL_UART_MspInit+0xfc>)
 80015f4:	f000 faf0 	bl	8001bd8 <HAL_DMA_Init>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d001      	beq.n	8001602 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 80015fe:	f7ff feff 	bl	8001400 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4a0b      	ldr	r2, [pc, #44]	; (8001634 <HAL_UART_MspInit+0xfc>)
 8001606:	635a      	str	r2, [r3, #52]	; 0x34
 8001608:	4a0a      	ldr	r2, [pc, #40]	; (8001634 <HAL_UART_MspInit+0xfc>)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800160e:	2200      	movs	r2, #0
 8001610:	2100      	movs	r1, #0
 8001612:	2026      	movs	r0, #38	; 0x26
 8001614:	f000 faa9 	bl	8001b6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001618:	2026      	movs	r0, #38	; 0x26
 800161a:	f000 fac2 	bl	8001ba2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800161e:	bf00      	nop
 8001620:	3728      	adds	r7, #40	; 0x28
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	40004400 	.word	0x40004400
 800162c:	40023800 	.word	0x40023800
 8001630:	40020000 	.word	0x40020000
 8001634:	200002c4 	.word	0x200002c4
 8001638:	400260a0 	.word	0x400260a0

0800163c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001640:	e7fe      	b.n	8001640 <NMI_Handler+0x4>

08001642 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001642:	b480      	push	{r7}
 8001644:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001646:	e7fe      	b.n	8001646 <HardFault_Handler+0x4>

08001648 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800164c:	e7fe      	b.n	800164c <MemManage_Handler+0x4>

0800164e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800164e:	b480      	push	{r7}
 8001650:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001652:	e7fe      	b.n	8001652 <BusFault_Handler+0x4>

08001654 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001658:	e7fe      	b.n	8001658 <UsageFault_Handler+0x4>

0800165a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800165a:	b480      	push	{r7}
 800165c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800165e:	bf00      	nop
 8001660:	46bd      	mov	sp, r7
 8001662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001666:	4770      	bx	lr

08001668 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800166c:	bf00      	nop
 800166e:	46bd      	mov	sp, r7
 8001670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001674:	4770      	bx	lr

08001676 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001676:	b480      	push	{r7}
 8001678:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800167a:	bf00      	nop
 800167c:	46bd      	mov	sp, r7
 800167e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001682:	4770      	bx	lr

08001684 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001688:	f000 f974 	bl	8001974 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800168c:	bf00      	nop
 800168e:	bd80      	pop	{r7, pc}

08001690 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001694:	4802      	ldr	r0, [pc, #8]	; (80016a0 <DMA1_Stream6_IRQHandler+0x10>)
 8001696:	f000 fc37 	bl	8001f08 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800169a:	bf00      	nop
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	200002c4 	.word	0x200002c4

080016a4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80016a8:	4802      	ldr	r0, [pc, #8]	; (80016b4 <TIM2_IRQHandler+0x10>)
 80016aa:	f001 feb3 	bl	8003414 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80016ae:	bf00      	nop
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	200001f0 	.word	0x200001f0

080016b8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80016bc:	4802      	ldr	r0, [pc, #8]	; (80016c8 <USART2_IRQHandler+0x10>)
 80016be:	f002 fb2f 	bl	8003d20 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80016c2:	bf00      	nop
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	20000280 	.word	0x20000280

080016cc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  return 1;
 80016d0:	2301      	movs	r3, #1
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	46bd      	mov	sp, r7
 80016d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016da:	4770      	bx	lr

080016dc <_kill>:

int _kill(int pid, int sig)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
 80016e4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80016e6:	f004 f821 	bl	800572c <__errno>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2216      	movs	r2, #22
 80016ee:	601a      	str	r2, [r3, #0]
  return -1;
 80016f0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	3708      	adds	r7, #8
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}

080016fc <_exit>:

void _exit (int status)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001704:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001708:	6878      	ldr	r0, [r7, #4]
 800170a:	f7ff ffe7 	bl	80016dc <_kill>
  while (1) {}    /* Make sure we hang here */
 800170e:	e7fe      	b.n	800170e <_exit+0x12>

08001710 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b086      	sub	sp, #24
 8001714:	af00      	add	r7, sp, #0
 8001716:	60f8      	str	r0, [r7, #12]
 8001718:	60b9      	str	r1, [r7, #8]
 800171a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800171c:	2300      	movs	r3, #0
 800171e:	617b      	str	r3, [r7, #20]
 8001720:	e00a      	b.n	8001738 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001722:	f3af 8000 	nop.w
 8001726:	4601      	mov	r1, r0
 8001728:	68bb      	ldr	r3, [r7, #8]
 800172a:	1c5a      	adds	r2, r3, #1
 800172c:	60ba      	str	r2, [r7, #8]
 800172e:	b2ca      	uxtb	r2, r1
 8001730:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001732:	697b      	ldr	r3, [r7, #20]
 8001734:	3301      	adds	r3, #1
 8001736:	617b      	str	r3, [r7, #20]
 8001738:	697a      	ldr	r2, [r7, #20]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	429a      	cmp	r2, r3
 800173e:	dbf0      	blt.n	8001722 <_read+0x12>
  }

  return len;
 8001740:	687b      	ldr	r3, [r7, #4]
}
 8001742:	4618      	mov	r0, r3
 8001744:	3718      	adds	r7, #24
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}

0800174a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800174a:	b580      	push	{r7, lr}
 800174c:	b086      	sub	sp, #24
 800174e:	af00      	add	r7, sp, #0
 8001750:	60f8      	str	r0, [r7, #12]
 8001752:	60b9      	str	r1, [r7, #8]
 8001754:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001756:	2300      	movs	r3, #0
 8001758:	617b      	str	r3, [r7, #20]
 800175a:	e009      	b.n	8001770 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800175c:	68bb      	ldr	r3, [r7, #8]
 800175e:	1c5a      	adds	r2, r3, #1
 8001760:	60ba      	str	r2, [r7, #8]
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	4618      	mov	r0, r3
 8001766:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800176a:	697b      	ldr	r3, [r7, #20]
 800176c:	3301      	adds	r3, #1
 800176e:	617b      	str	r3, [r7, #20]
 8001770:	697a      	ldr	r2, [r7, #20]
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	429a      	cmp	r2, r3
 8001776:	dbf1      	blt.n	800175c <_write+0x12>
  }
  return len;
 8001778:	687b      	ldr	r3, [r7, #4]
}
 800177a:	4618      	mov	r0, r3
 800177c:	3718      	adds	r7, #24
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}

08001782 <_close>:

int _close(int file)
{
 8001782:	b480      	push	{r7}
 8001784:	b083      	sub	sp, #12
 8001786:	af00      	add	r7, sp, #0
 8001788:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800178a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800178e:	4618      	mov	r0, r3
 8001790:	370c      	adds	r7, #12
 8001792:	46bd      	mov	sp, r7
 8001794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001798:	4770      	bx	lr

0800179a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800179a:	b480      	push	{r7}
 800179c:	b083      	sub	sp, #12
 800179e:	af00      	add	r7, sp, #0
 80017a0:	6078      	str	r0, [r7, #4]
 80017a2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80017aa:	605a      	str	r2, [r3, #4]
  return 0;
 80017ac:	2300      	movs	r3, #0
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	370c      	adds	r7, #12
 80017b2:	46bd      	mov	sp, r7
 80017b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b8:	4770      	bx	lr

080017ba <_isatty>:

int _isatty(int file)
{
 80017ba:	b480      	push	{r7}
 80017bc:	b083      	sub	sp, #12
 80017be:	af00      	add	r7, sp, #0
 80017c0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80017c2:	2301      	movs	r3, #1
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	370c      	adds	r7, #12
 80017c8:	46bd      	mov	sp, r7
 80017ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ce:	4770      	bx	lr

080017d0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80017d0:	b480      	push	{r7}
 80017d2:	b085      	sub	sp, #20
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	60f8      	str	r0, [r7, #12]
 80017d8:	60b9      	str	r1, [r7, #8]
 80017da:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80017dc:	2300      	movs	r3, #0
}
 80017de:	4618      	mov	r0, r3
 80017e0:	3714      	adds	r7, #20
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr
	...

080017ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b086      	sub	sp, #24
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017f4:	4a14      	ldr	r2, [pc, #80]	; (8001848 <_sbrk+0x5c>)
 80017f6:	4b15      	ldr	r3, [pc, #84]	; (800184c <_sbrk+0x60>)
 80017f8:	1ad3      	subs	r3, r2, r3
 80017fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001800:	4b13      	ldr	r3, [pc, #76]	; (8001850 <_sbrk+0x64>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d102      	bne.n	800180e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001808:	4b11      	ldr	r3, [pc, #68]	; (8001850 <_sbrk+0x64>)
 800180a:	4a12      	ldr	r2, [pc, #72]	; (8001854 <_sbrk+0x68>)
 800180c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800180e:	4b10      	ldr	r3, [pc, #64]	; (8001850 <_sbrk+0x64>)
 8001810:	681a      	ldr	r2, [r3, #0]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	4413      	add	r3, r2
 8001816:	693a      	ldr	r2, [r7, #16]
 8001818:	429a      	cmp	r2, r3
 800181a:	d207      	bcs.n	800182c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800181c:	f003 ff86 	bl	800572c <__errno>
 8001820:	4603      	mov	r3, r0
 8001822:	220c      	movs	r2, #12
 8001824:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001826:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800182a:	e009      	b.n	8001840 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800182c:	4b08      	ldr	r3, [pc, #32]	; (8001850 <_sbrk+0x64>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001832:	4b07      	ldr	r3, [pc, #28]	; (8001850 <_sbrk+0x64>)
 8001834:	681a      	ldr	r2, [r3, #0]
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	4413      	add	r3, r2
 800183a:	4a05      	ldr	r2, [pc, #20]	; (8001850 <_sbrk+0x64>)
 800183c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800183e:	68fb      	ldr	r3, [r7, #12]
}
 8001840:	4618      	mov	r0, r3
 8001842:	3718      	adds	r7, #24
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	20018000 	.word	0x20018000
 800184c:	00000400 	.word	0x00000400
 8001850:	200003f8 	.word	0x200003f8
 8001854:	20000550 	.word	0x20000550

08001858 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800185c:	4b06      	ldr	r3, [pc, #24]	; (8001878 <SystemInit+0x20>)
 800185e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001862:	4a05      	ldr	r2, [pc, #20]	; (8001878 <SystemInit+0x20>)
 8001864:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001868:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800186c:	bf00      	nop
 800186e:	46bd      	mov	sp, r7
 8001870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001874:	4770      	bx	lr
 8001876:	bf00      	nop
 8001878:	e000ed00 	.word	0xe000ed00

0800187c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800187c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80018b4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001880:	480d      	ldr	r0, [pc, #52]	; (80018b8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001882:	490e      	ldr	r1, [pc, #56]	; (80018bc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001884:	4a0e      	ldr	r2, [pc, #56]	; (80018c0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001886:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001888:	e002      	b.n	8001890 <LoopCopyDataInit>

0800188a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800188a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800188c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800188e:	3304      	adds	r3, #4

08001890 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001890:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001892:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001894:	d3f9      	bcc.n	800188a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001896:	4a0b      	ldr	r2, [pc, #44]	; (80018c4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001898:	4c0b      	ldr	r4, [pc, #44]	; (80018c8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800189a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800189c:	e001      	b.n	80018a2 <LoopFillZerobss>

0800189e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800189e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018a0:	3204      	adds	r2, #4

080018a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018a4:	d3fb      	bcc.n	800189e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80018a6:	f7ff ffd7 	bl	8001858 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80018aa:	f003 ff45 	bl	8005738 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80018ae:	f7ff fbc3 	bl	8001038 <main>
  bx  lr    
 80018b2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80018b4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80018b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018bc:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80018c0:	08007d74 	.word	0x08007d74
  ldr r2, =_sbss
 80018c4:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80018c8:	2000054c 	.word	0x2000054c

080018cc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80018cc:	e7fe      	b.n	80018cc <ADC_IRQHandler>
	...

080018d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80018d4:	4b0e      	ldr	r3, [pc, #56]	; (8001910 <HAL_Init+0x40>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4a0d      	ldr	r2, [pc, #52]	; (8001910 <HAL_Init+0x40>)
 80018da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018de:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80018e0:	4b0b      	ldr	r3, [pc, #44]	; (8001910 <HAL_Init+0x40>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a0a      	ldr	r2, [pc, #40]	; (8001910 <HAL_Init+0x40>)
 80018e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80018ea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80018ec:	4b08      	ldr	r3, [pc, #32]	; (8001910 <HAL_Init+0x40>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a07      	ldr	r2, [pc, #28]	; (8001910 <HAL_Init+0x40>)
 80018f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018f8:	2003      	movs	r0, #3
 80018fa:	f000 f92b 	bl	8001b54 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018fe:	2000      	movs	r0, #0
 8001900:	f000 f808 	bl	8001914 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001904:	f7ff fd82 	bl	800140c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001908:	2300      	movs	r3, #0
}
 800190a:	4618      	mov	r0, r3
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	40023c00 	.word	0x40023c00

08001914 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b082      	sub	sp, #8
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800191c:	4b12      	ldr	r3, [pc, #72]	; (8001968 <HAL_InitTick+0x54>)
 800191e:	681a      	ldr	r2, [r3, #0]
 8001920:	4b12      	ldr	r3, [pc, #72]	; (800196c <HAL_InitTick+0x58>)
 8001922:	781b      	ldrb	r3, [r3, #0]
 8001924:	4619      	mov	r1, r3
 8001926:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800192a:	fbb3 f3f1 	udiv	r3, r3, r1
 800192e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001932:	4618      	mov	r0, r3
 8001934:	f000 f943 	bl	8001bbe <HAL_SYSTICK_Config>
 8001938:	4603      	mov	r3, r0
 800193a:	2b00      	cmp	r3, #0
 800193c:	d001      	beq.n	8001942 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800193e:	2301      	movs	r3, #1
 8001940:	e00e      	b.n	8001960 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	2b0f      	cmp	r3, #15
 8001946:	d80a      	bhi.n	800195e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001948:	2200      	movs	r2, #0
 800194a:	6879      	ldr	r1, [r7, #4]
 800194c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001950:	f000 f90b 	bl	8001b6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001954:	4a06      	ldr	r2, [pc, #24]	; (8001970 <HAL_InitTick+0x5c>)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800195a:	2300      	movs	r3, #0
 800195c:	e000      	b.n	8001960 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800195e:	2301      	movs	r3, #1
}
 8001960:	4618      	mov	r0, r3
 8001962:	3708      	adds	r7, #8
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}
 8001968:	20000000 	.word	0x20000000
 800196c:	20000008 	.word	0x20000008
 8001970:	20000004 	.word	0x20000004

08001974 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001978:	4b06      	ldr	r3, [pc, #24]	; (8001994 <HAL_IncTick+0x20>)
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	461a      	mov	r2, r3
 800197e:	4b06      	ldr	r3, [pc, #24]	; (8001998 <HAL_IncTick+0x24>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	4413      	add	r3, r2
 8001984:	4a04      	ldr	r2, [pc, #16]	; (8001998 <HAL_IncTick+0x24>)
 8001986:	6013      	str	r3, [r2, #0]
}
 8001988:	bf00      	nop
 800198a:	46bd      	mov	sp, r7
 800198c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001990:	4770      	bx	lr
 8001992:	bf00      	nop
 8001994:	20000008 	.word	0x20000008
 8001998:	200003fc 	.word	0x200003fc

0800199c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
  return uwTick;
 80019a0:	4b03      	ldr	r3, [pc, #12]	; (80019b0 <HAL_GetTick+0x14>)
 80019a2:	681b      	ldr	r3, [r3, #0]
}
 80019a4:	4618      	mov	r0, r3
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	200003fc 	.word	0x200003fc

080019b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b085      	sub	sp, #20
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	f003 0307 	and.w	r3, r3, #7
 80019c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019c4:	4b0c      	ldr	r3, [pc, #48]	; (80019f8 <__NVIC_SetPriorityGrouping+0x44>)
 80019c6:	68db      	ldr	r3, [r3, #12]
 80019c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019ca:	68ba      	ldr	r2, [r7, #8]
 80019cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80019d0:	4013      	ands	r3, r2
 80019d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019d8:	68bb      	ldr	r3, [r7, #8]
 80019da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80019e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019e6:	4a04      	ldr	r2, [pc, #16]	; (80019f8 <__NVIC_SetPriorityGrouping+0x44>)
 80019e8:	68bb      	ldr	r3, [r7, #8]
 80019ea:	60d3      	str	r3, [r2, #12]
}
 80019ec:	bf00      	nop
 80019ee:	3714      	adds	r7, #20
 80019f0:	46bd      	mov	sp, r7
 80019f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f6:	4770      	bx	lr
 80019f8:	e000ed00 	.word	0xe000ed00

080019fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a00:	4b04      	ldr	r3, [pc, #16]	; (8001a14 <__NVIC_GetPriorityGrouping+0x18>)
 8001a02:	68db      	ldr	r3, [r3, #12]
 8001a04:	0a1b      	lsrs	r3, r3, #8
 8001a06:	f003 0307 	and.w	r3, r3, #7
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a12:	4770      	bx	lr
 8001a14:	e000ed00 	.word	0xe000ed00

08001a18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	4603      	mov	r3, r0
 8001a20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	db0b      	blt.n	8001a42 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a2a:	79fb      	ldrb	r3, [r7, #7]
 8001a2c:	f003 021f 	and.w	r2, r3, #31
 8001a30:	4907      	ldr	r1, [pc, #28]	; (8001a50 <__NVIC_EnableIRQ+0x38>)
 8001a32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a36:	095b      	lsrs	r3, r3, #5
 8001a38:	2001      	movs	r0, #1
 8001a3a:	fa00 f202 	lsl.w	r2, r0, r2
 8001a3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a42:	bf00      	nop
 8001a44:	370c      	adds	r7, #12
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr
 8001a4e:	bf00      	nop
 8001a50:	e000e100 	.word	0xe000e100

08001a54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b083      	sub	sp, #12
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	6039      	str	r1, [r7, #0]
 8001a5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	db0a      	blt.n	8001a7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	b2da      	uxtb	r2, r3
 8001a6c:	490c      	ldr	r1, [pc, #48]	; (8001aa0 <__NVIC_SetPriority+0x4c>)
 8001a6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a72:	0112      	lsls	r2, r2, #4
 8001a74:	b2d2      	uxtb	r2, r2
 8001a76:	440b      	add	r3, r1
 8001a78:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a7c:	e00a      	b.n	8001a94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	b2da      	uxtb	r2, r3
 8001a82:	4908      	ldr	r1, [pc, #32]	; (8001aa4 <__NVIC_SetPriority+0x50>)
 8001a84:	79fb      	ldrb	r3, [r7, #7]
 8001a86:	f003 030f 	and.w	r3, r3, #15
 8001a8a:	3b04      	subs	r3, #4
 8001a8c:	0112      	lsls	r2, r2, #4
 8001a8e:	b2d2      	uxtb	r2, r2
 8001a90:	440b      	add	r3, r1
 8001a92:	761a      	strb	r2, [r3, #24]
}
 8001a94:	bf00      	nop
 8001a96:	370c      	adds	r7, #12
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9e:	4770      	bx	lr
 8001aa0:	e000e100 	.word	0xe000e100
 8001aa4:	e000ed00 	.word	0xe000ed00

08001aa8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	b089      	sub	sp, #36	; 0x24
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	60f8      	str	r0, [r7, #12]
 8001ab0:	60b9      	str	r1, [r7, #8]
 8001ab2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	f003 0307 	and.w	r3, r3, #7
 8001aba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001abc:	69fb      	ldr	r3, [r7, #28]
 8001abe:	f1c3 0307 	rsb	r3, r3, #7
 8001ac2:	2b04      	cmp	r3, #4
 8001ac4:	bf28      	it	cs
 8001ac6:	2304      	movcs	r3, #4
 8001ac8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001aca:	69fb      	ldr	r3, [r7, #28]
 8001acc:	3304      	adds	r3, #4
 8001ace:	2b06      	cmp	r3, #6
 8001ad0:	d902      	bls.n	8001ad8 <NVIC_EncodePriority+0x30>
 8001ad2:	69fb      	ldr	r3, [r7, #28]
 8001ad4:	3b03      	subs	r3, #3
 8001ad6:	e000      	b.n	8001ada <NVIC_EncodePriority+0x32>
 8001ad8:	2300      	movs	r3, #0
 8001ada:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001adc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001ae0:	69bb      	ldr	r3, [r7, #24]
 8001ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae6:	43da      	mvns	r2, r3
 8001ae8:	68bb      	ldr	r3, [r7, #8]
 8001aea:	401a      	ands	r2, r3
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001af0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	fa01 f303 	lsl.w	r3, r1, r3
 8001afa:	43d9      	mvns	r1, r3
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b00:	4313      	orrs	r3, r2
         );
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	3724      	adds	r7, #36	; 0x24
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr
	...

08001b10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	3b01      	subs	r3, #1
 8001b1c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b20:	d301      	bcc.n	8001b26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b22:	2301      	movs	r3, #1
 8001b24:	e00f      	b.n	8001b46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b26:	4a0a      	ldr	r2, [pc, #40]	; (8001b50 <SysTick_Config+0x40>)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	3b01      	subs	r3, #1
 8001b2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b2e:	210f      	movs	r1, #15
 8001b30:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001b34:	f7ff ff8e 	bl	8001a54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b38:	4b05      	ldr	r3, [pc, #20]	; (8001b50 <SysTick_Config+0x40>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b3e:	4b04      	ldr	r3, [pc, #16]	; (8001b50 <SysTick_Config+0x40>)
 8001b40:	2207      	movs	r2, #7
 8001b42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b44:	2300      	movs	r3, #0
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	3708      	adds	r7, #8
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	e000e010 	.word	0xe000e010

08001b54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b5c:	6878      	ldr	r0, [r7, #4]
 8001b5e:	f7ff ff29 	bl	80019b4 <__NVIC_SetPriorityGrouping>
}
 8001b62:	bf00      	nop
 8001b64:	3708      	adds	r7, #8
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}

08001b6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b6a:	b580      	push	{r7, lr}
 8001b6c:	b086      	sub	sp, #24
 8001b6e:	af00      	add	r7, sp, #0
 8001b70:	4603      	mov	r3, r0
 8001b72:	60b9      	str	r1, [r7, #8]
 8001b74:	607a      	str	r2, [r7, #4]
 8001b76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b7c:	f7ff ff3e 	bl	80019fc <__NVIC_GetPriorityGrouping>
 8001b80:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b82:	687a      	ldr	r2, [r7, #4]
 8001b84:	68b9      	ldr	r1, [r7, #8]
 8001b86:	6978      	ldr	r0, [r7, #20]
 8001b88:	f7ff ff8e 	bl	8001aa8 <NVIC_EncodePriority>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b92:	4611      	mov	r1, r2
 8001b94:	4618      	mov	r0, r3
 8001b96:	f7ff ff5d 	bl	8001a54 <__NVIC_SetPriority>
}
 8001b9a:	bf00      	nop
 8001b9c:	3718      	adds	r7, #24
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}

08001ba2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ba2:	b580      	push	{r7, lr}
 8001ba4:	b082      	sub	sp, #8
 8001ba6:	af00      	add	r7, sp, #0
 8001ba8:	4603      	mov	r3, r0
 8001baa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f7ff ff31 	bl	8001a18 <__NVIC_EnableIRQ>
}
 8001bb6:	bf00      	nop
 8001bb8:	3708      	adds	r7, #8
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}

08001bbe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bbe:	b580      	push	{r7, lr}
 8001bc0:	b082      	sub	sp, #8
 8001bc2:	af00      	add	r7, sp, #0
 8001bc4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bc6:	6878      	ldr	r0, [r7, #4]
 8001bc8:	f7ff ffa2 	bl	8001b10 <SysTick_Config>
 8001bcc:	4603      	mov	r3, r0
}
 8001bce:	4618      	mov	r0, r3
 8001bd0:	3708      	adds	r7, #8
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
	...

08001bd8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b086      	sub	sp, #24
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001be0:	2300      	movs	r3, #0
 8001be2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001be4:	f7ff feda 	bl	800199c <HAL_GetTick>
 8001be8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d101      	bne.n	8001bf4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	e099      	b.n	8001d28 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2202      	movs	r2, #2
 8001bf8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2200      	movs	r2, #0
 8001c00:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f022 0201 	bic.w	r2, r2, #1
 8001c12:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c14:	e00f      	b.n	8001c36 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001c16:	f7ff fec1 	bl	800199c <HAL_GetTick>
 8001c1a:	4602      	mov	r2, r0
 8001c1c:	693b      	ldr	r3, [r7, #16]
 8001c1e:	1ad3      	subs	r3, r2, r3
 8001c20:	2b05      	cmp	r3, #5
 8001c22:	d908      	bls.n	8001c36 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2220      	movs	r2, #32
 8001c28:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2203      	movs	r2, #3
 8001c2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001c32:	2303      	movs	r3, #3
 8001c34:	e078      	b.n	8001d28 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f003 0301 	and.w	r3, r3, #1
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d1e8      	bne.n	8001c16 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001c4c:	697a      	ldr	r2, [r7, #20]
 8001c4e:	4b38      	ldr	r3, [pc, #224]	; (8001d30 <HAL_DMA_Init+0x158>)
 8001c50:	4013      	ands	r3, r2
 8001c52:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	685a      	ldr	r2, [r3, #4]
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	689b      	ldr	r3, [r3, #8]
 8001c5c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c62:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	691b      	ldr	r3, [r3, #16]
 8001c68:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c6e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	699b      	ldr	r3, [r3, #24]
 8001c74:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c7a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6a1b      	ldr	r3, [r3, #32]
 8001c80:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001c82:	697a      	ldr	r2, [r7, #20]
 8001c84:	4313      	orrs	r3, r2
 8001c86:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c8c:	2b04      	cmp	r3, #4
 8001c8e:	d107      	bne.n	8001ca0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	697a      	ldr	r2, [r7, #20]
 8001c9c:	4313      	orrs	r3, r2
 8001c9e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	697a      	ldr	r2, [r7, #20]
 8001ca6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	695b      	ldr	r3, [r3, #20]
 8001cae:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	f023 0307 	bic.w	r3, r3, #7
 8001cb6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cbc:	697a      	ldr	r2, [r7, #20]
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cc6:	2b04      	cmp	r3, #4
 8001cc8:	d117      	bne.n	8001cfa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cce:	697a      	ldr	r2, [r7, #20]
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d00e      	beq.n	8001cfa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001cdc:	6878      	ldr	r0, [r7, #4]
 8001cde:	f000 fb01 	bl	80022e4 <DMA_CheckFifoParam>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d008      	beq.n	8001cfa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2240      	movs	r2, #64	; 0x40
 8001cec:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	e016      	b.n	8001d28 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	697a      	ldr	r2, [r7, #20]
 8001d00:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001d02:	6878      	ldr	r0, [r7, #4]
 8001d04:	f000 fab8 	bl	8002278 <DMA_CalcBaseAndBitshift>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d10:	223f      	movs	r2, #63	; 0x3f
 8001d12:	409a      	lsls	r2, r3
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2201      	movs	r2, #1
 8001d22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001d26:	2300      	movs	r3, #0
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	3718      	adds	r7, #24
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	f010803f 	.word	0xf010803f

08001d34 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b086      	sub	sp, #24
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	60f8      	str	r0, [r7, #12]
 8001d3c:	60b9      	str	r1, [r7, #8]
 8001d3e:	607a      	str	r2, [r7, #4]
 8001d40:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d42:	2300      	movs	r3, #0
 8001d44:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d4a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001d52:	2b01      	cmp	r3, #1
 8001d54:	d101      	bne.n	8001d5a <HAL_DMA_Start_IT+0x26>
 8001d56:	2302      	movs	r3, #2
 8001d58:	e040      	b.n	8001ddc <HAL_DMA_Start_IT+0xa8>
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	2201      	movs	r2, #1
 8001d5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001d68:	b2db      	uxtb	r3, r3
 8001d6a:	2b01      	cmp	r3, #1
 8001d6c:	d12f      	bne.n	8001dce <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	2202      	movs	r2, #2
 8001d72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	2200      	movs	r2, #0
 8001d7a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	687a      	ldr	r2, [r7, #4]
 8001d80:	68b9      	ldr	r1, [r7, #8]
 8001d82:	68f8      	ldr	r0, [r7, #12]
 8001d84:	f000 fa4a 	bl	800221c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d8c:	223f      	movs	r2, #63	; 0x3f
 8001d8e:	409a      	lsls	r2, r3
 8001d90:	693b      	ldr	r3, [r7, #16]
 8001d92:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	681a      	ldr	r2, [r3, #0]
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f042 0216 	orr.w	r2, r2, #22
 8001da2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d007      	beq.n	8001dbc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	681a      	ldr	r2, [r3, #0]
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f042 0208 	orr.w	r2, r2, #8
 8001dba:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	681a      	ldr	r2, [r3, #0]
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f042 0201 	orr.w	r2, r2, #1
 8001dca:	601a      	str	r2, [r3, #0]
 8001dcc:	e005      	b.n	8001dda <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001dd6:	2302      	movs	r3, #2
 8001dd8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001dda:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	3718      	adds	r7, #24
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}

08001de4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b084      	sub	sp, #16
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001df0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001df2:	f7ff fdd3 	bl	800199c <HAL_GetTick>
 8001df6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001dfe:	b2db      	uxtb	r3, r3
 8001e00:	2b02      	cmp	r3, #2
 8001e02:	d008      	beq.n	8001e16 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2280      	movs	r2, #128	; 0x80
 8001e08:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001e12:	2301      	movs	r3, #1
 8001e14:	e052      	b.n	8001ebc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	681a      	ldr	r2, [r3, #0]
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f022 0216 	bic.w	r2, r2, #22
 8001e24:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	695a      	ldr	r2, [r3, #20]
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001e34:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d103      	bne.n	8001e46 <HAL_DMA_Abort+0x62>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d007      	beq.n	8001e56 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	681a      	ldr	r2, [r3, #0]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f022 0208 	bic.w	r2, r2, #8
 8001e54:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	681a      	ldr	r2, [r3, #0]
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f022 0201 	bic.w	r2, r2, #1
 8001e64:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e66:	e013      	b.n	8001e90 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001e68:	f7ff fd98 	bl	800199c <HAL_GetTick>
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	68bb      	ldr	r3, [r7, #8]
 8001e70:	1ad3      	subs	r3, r2, r3
 8001e72:	2b05      	cmp	r3, #5
 8001e74:	d90c      	bls.n	8001e90 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2220      	movs	r2, #32
 8001e7a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2203      	movs	r2, #3
 8001e80:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2200      	movs	r2, #0
 8001e88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001e8c:	2303      	movs	r3, #3
 8001e8e:	e015      	b.n	8001ebc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f003 0301 	and.w	r3, r3, #1
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d1e4      	bne.n	8001e68 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ea2:	223f      	movs	r2, #63	; 0x3f
 8001ea4:	409a      	lsls	r2, r3
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2201      	movs	r2, #1
 8001eae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001eba:	2300      	movs	r3, #0
}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	3710      	adds	r7, #16
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bd80      	pop	{r7, pc}

08001ec4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b083      	sub	sp, #12
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001ed2:	b2db      	uxtb	r3, r3
 8001ed4:	2b02      	cmp	r3, #2
 8001ed6:	d004      	beq.n	8001ee2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2280      	movs	r2, #128	; 0x80
 8001edc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001ede:	2301      	movs	r3, #1
 8001ee0:	e00c      	b.n	8001efc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2205      	movs	r2, #5
 8001ee6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	681a      	ldr	r2, [r3, #0]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f022 0201 	bic.w	r2, r2, #1
 8001ef8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001efa:	2300      	movs	r3, #0
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	370c      	adds	r7, #12
 8001f00:	46bd      	mov	sp, r7
 8001f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f06:	4770      	bx	lr

08001f08 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b086      	sub	sp, #24
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001f10:	2300      	movs	r3, #0
 8001f12:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001f14:	4b8e      	ldr	r3, [pc, #568]	; (8002150 <HAL_DMA_IRQHandler+0x248>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a8e      	ldr	r2, [pc, #568]	; (8002154 <HAL_DMA_IRQHandler+0x24c>)
 8001f1a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f1e:	0a9b      	lsrs	r3, r3, #10
 8001f20:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f26:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001f28:	693b      	ldr	r3, [r7, #16]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f32:	2208      	movs	r2, #8
 8001f34:	409a      	lsls	r2, r3
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	4013      	ands	r3, r2
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d01a      	beq.n	8001f74 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f003 0304 	and.w	r3, r3, #4
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d013      	beq.n	8001f74 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f022 0204 	bic.w	r2, r2, #4
 8001f5a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f60:	2208      	movs	r2, #8
 8001f62:	409a      	lsls	r2, r3
 8001f64:	693b      	ldr	r3, [r7, #16]
 8001f66:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f6c:	f043 0201 	orr.w	r2, r3, #1
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f78:	2201      	movs	r2, #1
 8001f7a:	409a      	lsls	r2, r3
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	4013      	ands	r3, r2
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d012      	beq.n	8001faa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	695b      	ldr	r3, [r3, #20]
 8001f8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d00b      	beq.n	8001faa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f96:	2201      	movs	r2, #1
 8001f98:	409a      	lsls	r2, r3
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fa2:	f043 0202 	orr.w	r2, r3, #2
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fae:	2204      	movs	r2, #4
 8001fb0:	409a      	lsls	r2, r3
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d012      	beq.n	8001fe0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f003 0302 	and.w	r3, r3, #2
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d00b      	beq.n	8001fe0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fcc:	2204      	movs	r2, #4
 8001fce:	409a      	lsls	r2, r3
 8001fd0:	693b      	ldr	r3, [r7, #16]
 8001fd2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fd8:	f043 0204 	orr.w	r2, r3, #4
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fe4:	2210      	movs	r2, #16
 8001fe6:	409a      	lsls	r2, r3
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	4013      	ands	r3, r2
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d043      	beq.n	8002078 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f003 0308 	and.w	r3, r3, #8
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d03c      	beq.n	8002078 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002002:	2210      	movs	r2, #16
 8002004:	409a      	lsls	r2, r3
 8002006:	693b      	ldr	r3, [r7, #16]
 8002008:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002014:	2b00      	cmp	r3, #0
 8002016:	d018      	beq.n	800204a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002022:	2b00      	cmp	r3, #0
 8002024:	d108      	bne.n	8002038 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800202a:	2b00      	cmp	r3, #0
 800202c:	d024      	beq.n	8002078 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	4798      	blx	r3
 8002036:	e01f      	b.n	8002078 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800203c:	2b00      	cmp	r3, #0
 800203e:	d01b      	beq.n	8002078 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002044:	6878      	ldr	r0, [r7, #4]
 8002046:	4798      	blx	r3
 8002048:	e016      	b.n	8002078 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002054:	2b00      	cmp	r3, #0
 8002056:	d107      	bne.n	8002068 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	681a      	ldr	r2, [r3, #0]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f022 0208 	bic.w	r2, r2, #8
 8002066:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800206c:	2b00      	cmp	r3, #0
 800206e:	d003      	beq.n	8002078 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002074:	6878      	ldr	r0, [r7, #4]
 8002076:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800207c:	2220      	movs	r2, #32
 800207e:	409a      	lsls	r2, r3
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	4013      	ands	r3, r2
 8002084:	2b00      	cmp	r3, #0
 8002086:	f000 808f 	beq.w	80021a8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f003 0310 	and.w	r3, r3, #16
 8002094:	2b00      	cmp	r3, #0
 8002096:	f000 8087 	beq.w	80021a8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800209e:	2220      	movs	r2, #32
 80020a0:	409a      	lsls	r2, r3
 80020a2:	693b      	ldr	r3, [r7, #16]
 80020a4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	2b05      	cmp	r3, #5
 80020b0:	d136      	bne.n	8002120 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f022 0216 	bic.w	r2, r2, #22
 80020c0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	695a      	ldr	r2, [r3, #20]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80020d0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d103      	bne.n	80020e2 <HAL_DMA_IRQHandler+0x1da>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d007      	beq.n	80020f2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	681a      	ldr	r2, [r3, #0]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f022 0208 	bic.w	r2, r2, #8
 80020f0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020f6:	223f      	movs	r2, #63	; 0x3f
 80020f8:	409a      	lsls	r2, r3
 80020fa:	693b      	ldr	r3, [r7, #16]
 80020fc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2201      	movs	r2, #1
 8002102:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2200      	movs	r2, #0
 800210a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002112:	2b00      	cmp	r3, #0
 8002114:	d07e      	beq.n	8002214 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800211a:	6878      	ldr	r0, [r7, #4]
 800211c:	4798      	blx	r3
        }
        return;
 800211e:	e079      	b.n	8002214 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800212a:	2b00      	cmp	r3, #0
 800212c:	d01d      	beq.n	800216a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002138:	2b00      	cmp	r3, #0
 800213a:	d10d      	bne.n	8002158 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002140:	2b00      	cmp	r3, #0
 8002142:	d031      	beq.n	80021a8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002148:	6878      	ldr	r0, [r7, #4]
 800214a:	4798      	blx	r3
 800214c:	e02c      	b.n	80021a8 <HAL_DMA_IRQHandler+0x2a0>
 800214e:	bf00      	nop
 8002150:	20000000 	.word	0x20000000
 8002154:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800215c:	2b00      	cmp	r3, #0
 800215e:	d023      	beq.n	80021a8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002164:	6878      	ldr	r0, [r7, #4]
 8002166:	4798      	blx	r3
 8002168:	e01e      	b.n	80021a8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002174:	2b00      	cmp	r3, #0
 8002176:	d10f      	bne.n	8002198 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f022 0210 	bic.w	r2, r2, #16
 8002186:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2201      	movs	r2, #1
 800218c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2200      	movs	r2, #0
 8002194:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800219c:	2b00      	cmp	r3, #0
 800219e:	d003      	beq.n	80021a8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021a4:	6878      	ldr	r0, [r7, #4]
 80021a6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d032      	beq.n	8002216 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021b4:	f003 0301 	and.w	r3, r3, #1
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d022      	beq.n	8002202 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2205      	movs	r2, #5
 80021c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	681a      	ldr	r2, [r3, #0]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f022 0201 	bic.w	r2, r2, #1
 80021d2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	3301      	adds	r3, #1
 80021d8:	60bb      	str	r3, [r7, #8]
 80021da:	697a      	ldr	r2, [r7, #20]
 80021dc:	429a      	cmp	r2, r3
 80021de:	d307      	bcc.n	80021f0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f003 0301 	and.w	r3, r3, #1
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d1f2      	bne.n	80021d4 <HAL_DMA_IRQHandler+0x2cc>
 80021ee:	e000      	b.n	80021f2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80021f0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2201      	movs	r2, #1
 80021f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2200      	movs	r2, #0
 80021fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002206:	2b00      	cmp	r3, #0
 8002208:	d005      	beq.n	8002216 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	4798      	blx	r3
 8002212:	e000      	b.n	8002216 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002214:	bf00      	nop
    }
  }
}
 8002216:	3718      	adds	r7, #24
 8002218:	46bd      	mov	sp, r7
 800221a:	bd80      	pop	{r7, pc}

0800221c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800221c:	b480      	push	{r7}
 800221e:	b085      	sub	sp, #20
 8002220:	af00      	add	r7, sp, #0
 8002222:	60f8      	str	r0, [r7, #12]
 8002224:	60b9      	str	r1, [r7, #8]
 8002226:	607a      	str	r2, [r7, #4]
 8002228:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	681a      	ldr	r2, [r3, #0]
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002238:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	683a      	ldr	r2, [r7, #0]
 8002240:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	689b      	ldr	r3, [r3, #8]
 8002246:	2b40      	cmp	r3, #64	; 0x40
 8002248:	d108      	bne.n	800225c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	687a      	ldr	r2, [r7, #4]
 8002250:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	68ba      	ldr	r2, [r7, #8]
 8002258:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800225a:	e007      	b.n	800226c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	68ba      	ldr	r2, [r7, #8]
 8002262:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	687a      	ldr	r2, [r7, #4]
 800226a:	60da      	str	r2, [r3, #12]
}
 800226c:	bf00      	nop
 800226e:	3714      	adds	r7, #20
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr

08002278 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002278:	b480      	push	{r7}
 800227a:	b085      	sub	sp, #20
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	b2db      	uxtb	r3, r3
 8002286:	3b10      	subs	r3, #16
 8002288:	4a14      	ldr	r2, [pc, #80]	; (80022dc <DMA_CalcBaseAndBitshift+0x64>)
 800228a:	fba2 2303 	umull	r2, r3, r2, r3
 800228e:	091b      	lsrs	r3, r3, #4
 8002290:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002292:	4a13      	ldr	r2, [pc, #76]	; (80022e0 <DMA_CalcBaseAndBitshift+0x68>)
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	4413      	add	r3, r2
 8002298:	781b      	ldrb	r3, [r3, #0]
 800229a:	461a      	mov	r2, r3
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	2b03      	cmp	r3, #3
 80022a4:	d909      	bls.n	80022ba <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80022ae:	f023 0303 	bic.w	r3, r3, #3
 80022b2:	1d1a      	adds	r2, r3, #4
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	659a      	str	r2, [r3, #88]	; 0x58
 80022b8:	e007      	b.n	80022ca <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80022c2:	f023 0303 	bic.w	r3, r3, #3
 80022c6:	687a      	ldr	r2, [r7, #4]
 80022c8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	3714      	adds	r7, #20
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr
 80022da:	bf00      	nop
 80022dc:	aaaaaaab 	.word	0xaaaaaaab
 80022e0:	080079e8 	.word	0x080079e8

080022e4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80022e4:	b480      	push	{r7}
 80022e6:	b085      	sub	sp, #20
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80022ec:	2300      	movs	r3, #0
 80022ee:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022f4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	699b      	ldr	r3, [r3, #24]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d11f      	bne.n	800233e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80022fe:	68bb      	ldr	r3, [r7, #8]
 8002300:	2b03      	cmp	r3, #3
 8002302:	d856      	bhi.n	80023b2 <DMA_CheckFifoParam+0xce>
 8002304:	a201      	add	r2, pc, #4	; (adr r2, 800230c <DMA_CheckFifoParam+0x28>)
 8002306:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800230a:	bf00      	nop
 800230c:	0800231d 	.word	0x0800231d
 8002310:	0800232f 	.word	0x0800232f
 8002314:	0800231d 	.word	0x0800231d
 8002318:	080023b3 	.word	0x080023b3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002320:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002324:	2b00      	cmp	r3, #0
 8002326:	d046      	beq.n	80023b6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002328:	2301      	movs	r3, #1
 800232a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800232c:	e043      	b.n	80023b6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002332:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002336:	d140      	bne.n	80023ba <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002338:	2301      	movs	r3, #1
 800233a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800233c:	e03d      	b.n	80023ba <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	699b      	ldr	r3, [r3, #24]
 8002342:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002346:	d121      	bne.n	800238c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002348:	68bb      	ldr	r3, [r7, #8]
 800234a:	2b03      	cmp	r3, #3
 800234c:	d837      	bhi.n	80023be <DMA_CheckFifoParam+0xda>
 800234e:	a201      	add	r2, pc, #4	; (adr r2, 8002354 <DMA_CheckFifoParam+0x70>)
 8002350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002354:	08002365 	.word	0x08002365
 8002358:	0800236b 	.word	0x0800236b
 800235c:	08002365 	.word	0x08002365
 8002360:	0800237d 	.word	0x0800237d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002364:	2301      	movs	r3, #1
 8002366:	73fb      	strb	r3, [r7, #15]
      break;
 8002368:	e030      	b.n	80023cc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800236e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002372:	2b00      	cmp	r3, #0
 8002374:	d025      	beq.n	80023c2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002376:	2301      	movs	r3, #1
 8002378:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800237a:	e022      	b.n	80023c2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002380:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002384:	d11f      	bne.n	80023c6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002386:	2301      	movs	r3, #1
 8002388:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800238a:	e01c      	b.n	80023c6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	2b02      	cmp	r3, #2
 8002390:	d903      	bls.n	800239a <DMA_CheckFifoParam+0xb6>
 8002392:	68bb      	ldr	r3, [r7, #8]
 8002394:	2b03      	cmp	r3, #3
 8002396:	d003      	beq.n	80023a0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002398:	e018      	b.n	80023cc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800239a:	2301      	movs	r3, #1
 800239c:	73fb      	strb	r3, [r7, #15]
      break;
 800239e:	e015      	b.n	80023cc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023a4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d00e      	beq.n	80023ca <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80023ac:	2301      	movs	r3, #1
 80023ae:	73fb      	strb	r3, [r7, #15]
      break;
 80023b0:	e00b      	b.n	80023ca <DMA_CheckFifoParam+0xe6>
      break;
 80023b2:	bf00      	nop
 80023b4:	e00a      	b.n	80023cc <DMA_CheckFifoParam+0xe8>
      break;
 80023b6:	bf00      	nop
 80023b8:	e008      	b.n	80023cc <DMA_CheckFifoParam+0xe8>
      break;
 80023ba:	bf00      	nop
 80023bc:	e006      	b.n	80023cc <DMA_CheckFifoParam+0xe8>
      break;
 80023be:	bf00      	nop
 80023c0:	e004      	b.n	80023cc <DMA_CheckFifoParam+0xe8>
      break;
 80023c2:	bf00      	nop
 80023c4:	e002      	b.n	80023cc <DMA_CheckFifoParam+0xe8>
      break;   
 80023c6:	bf00      	nop
 80023c8:	e000      	b.n	80023cc <DMA_CheckFifoParam+0xe8>
      break;
 80023ca:	bf00      	nop
    }
  } 
  
  return status; 
 80023cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	3714      	adds	r7, #20
 80023d2:	46bd      	mov	sp, r7
 80023d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d8:	4770      	bx	lr
 80023da:	bf00      	nop

080023dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023dc:	b480      	push	{r7}
 80023de:	b089      	sub	sp, #36	; 0x24
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
 80023e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80023e6:	2300      	movs	r3, #0
 80023e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80023ea:	2300      	movs	r3, #0
 80023ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80023ee:	2300      	movs	r3, #0
 80023f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023f2:	2300      	movs	r3, #0
 80023f4:	61fb      	str	r3, [r7, #28]
 80023f6:	e159      	b.n	80026ac <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80023f8:	2201      	movs	r2, #1
 80023fa:	69fb      	ldr	r3, [r7, #28]
 80023fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002400:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	697a      	ldr	r2, [r7, #20]
 8002408:	4013      	ands	r3, r2
 800240a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800240c:	693a      	ldr	r2, [r7, #16]
 800240e:	697b      	ldr	r3, [r7, #20]
 8002410:	429a      	cmp	r2, r3
 8002412:	f040 8148 	bne.w	80026a6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	f003 0303 	and.w	r3, r3, #3
 800241e:	2b01      	cmp	r3, #1
 8002420:	d005      	beq.n	800242e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800242a:	2b02      	cmp	r3, #2
 800242c:	d130      	bne.n	8002490 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002434:	69fb      	ldr	r3, [r7, #28]
 8002436:	005b      	lsls	r3, r3, #1
 8002438:	2203      	movs	r2, #3
 800243a:	fa02 f303 	lsl.w	r3, r2, r3
 800243e:	43db      	mvns	r3, r3
 8002440:	69ba      	ldr	r2, [r7, #24]
 8002442:	4013      	ands	r3, r2
 8002444:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	68da      	ldr	r2, [r3, #12]
 800244a:	69fb      	ldr	r3, [r7, #28]
 800244c:	005b      	lsls	r3, r3, #1
 800244e:	fa02 f303 	lsl.w	r3, r2, r3
 8002452:	69ba      	ldr	r2, [r7, #24]
 8002454:	4313      	orrs	r3, r2
 8002456:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	69ba      	ldr	r2, [r7, #24]
 800245c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002464:	2201      	movs	r2, #1
 8002466:	69fb      	ldr	r3, [r7, #28]
 8002468:	fa02 f303 	lsl.w	r3, r2, r3
 800246c:	43db      	mvns	r3, r3
 800246e:	69ba      	ldr	r2, [r7, #24]
 8002470:	4013      	ands	r3, r2
 8002472:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	091b      	lsrs	r3, r3, #4
 800247a:	f003 0201 	and.w	r2, r3, #1
 800247e:	69fb      	ldr	r3, [r7, #28]
 8002480:	fa02 f303 	lsl.w	r3, r2, r3
 8002484:	69ba      	ldr	r2, [r7, #24]
 8002486:	4313      	orrs	r3, r2
 8002488:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	69ba      	ldr	r2, [r7, #24]
 800248e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	f003 0303 	and.w	r3, r3, #3
 8002498:	2b03      	cmp	r3, #3
 800249a:	d017      	beq.n	80024cc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	68db      	ldr	r3, [r3, #12]
 80024a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80024a2:	69fb      	ldr	r3, [r7, #28]
 80024a4:	005b      	lsls	r3, r3, #1
 80024a6:	2203      	movs	r2, #3
 80024a8:	fa02 f303 	lsl.w	r3, r2, r3
 80024ac:	43db      	mvns	r3, r3
 80024ae:	69ba      	ldr	r2, [r7, #24]
 80024b0:	4013      	ands	r3, r2
 80024b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	689a      	ldr	r2, [r3, #8]
 80024b8:	69fb      	ldr	r3, [r7, #28]
 80024ba:	005b      	lsls	r3, r3, #1
 80024bc:	fa02 f303 	lsl.w	r3, r2, r3
 80024c0:	69ba      	ldr	r2, [r7, #24]
 80024c2:	4313      	orrs	r3, r2
 80024c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	69ba      	ldr	r2, [r7, #24]
 80024ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f003 0303 	and.w	r3, r3, #3
 80024d4:	2b02      	cmp	r3, #2
 80024d6:	d123      	bne.n	8002520 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80024d8:	69fb      	ldr	r3, [r7, #28]
 80024da:	08da      	lsrs	r2, r3, #3
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	3208      	adds	r2, #8
 80024e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80024e6:	69fb      	ldr	r3, [r7, #28]
 80024e8:	f003 0307 	and.w	r3, r3, #7
 80024ec:	009b      	lsls	r3, r3, #2
 80024ee:	220f      	movs	r2, #15
 80024f0:	fa02 f303 	lsl.w	r3, r2, r3
 80024f4:	43db      	mvns	r3, r3
 80024f6:	69ba      	ldr	r2, [r7, #24]
 80024f8:	4013      	ands	r3, r2
 80024fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	691a      	ldr	r2, [r3, #16]
 8002500:	69fb      	ldr	r3, [r7, #28]
 8002502:	f003 0307 	and.w	r3, r3, #7
 8002506:	009b      	lsls	r3, r3, #2
 8002508:	fa02 f303 	lsl.w	r3, r2, r3
 800250c:	69ba      	ldr	r2, [r7, #24]
 800250e:	4313      	orrs	r3, r2
 8002510:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002512:	69fb      	ldr	r3, [r7, #28]
 8002514:	08da      	lsrs	r2, r3, #3
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	3208      	adds	r2, #8
 800251a:	69b9      	ldr	r1, [r7, #24]
 800251c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002526:	69fb      	ldr	r3, [r7, #28]
 8002528:	005b      	lsls	r3, r3, #1
 800252a:	2203      	movs	r2, #3
 800252c:	fa02 f303 	lsl.w	r3, r2, r3
 8002530:	43db      	mvns	r3, r3
 8002532:	69ba      	ldr	r2, [r7, #24]
 8002534:	4013      	ands	r3, r2
 8002536:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	f003 0203 	and.w	r2, r3, #3
 8002540:	69fb      	ldr	r3, [r7, #28]
 8002542:	005b      	lsls	r3, r3, #1
 8002544:	fa02 f303 	lsl.w	r3, r2, r3
 8002548:	69ba      	ldr	r2, [r7, #24]
 800254a:	4313      	orrs	r3, r2
 800254c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	69ba      	ldr	r2, [r7, #24]
 8002552:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800255c:	2b00      	cmp	r3, #0
 800255e:	f000 80a2 	beq.w	80026a6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002562:	2300      	movs	r3, #0
 8002564:	60fb      	str	r3, [r7, #12]
 8002566:	4b57      	ldr	r3, [pc, #348]	; (80026c4 <HAL_GPIO_Init+0x2e8>)
 8002568:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800256a:	4a56      	ldr	r2, [pc, #344]	; (80026c4 <HAL_GPIO_Init+0x2e8>)
 800256c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002570:	6453      	str	r3, [r2, #68]	; 0x44
 8002572:	4b54      	ldr	r3, [pc, #336]	; (80026c4 <HAL_GPIO_Init+0x2e8>)
 8002574:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002576:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800257a:	60fb      	str	r3, [r7, #12]
 800257c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800257e:	4a52      	ldr	r2, [pc, #328]	; (80026c8 <HAL_GPIO_Init+0x2ec>)
 8002580:	69fb      	ldr	r3, [r7, #28]
 8002582:	089b      	lsrs	r3, r3, #2
 8002584:	3302      	adds	r3, #2
 8002586:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800258a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800258c:	69fb      	ldr	r3, [r7, #28]
 800258e:	f003 0303 	and.w	r3, r3, #3
 8002592:	009b      	lsls	r3, r3, #2
 8002594:	220f      	movs	r2, #15
 8002596:	fa02 f303 	lsl.w	r3, r2, r3
 800259a:	43db      	mvns	r3, r3
 800259c:	69ba      	ldr	r2, [r7, #24]
 800259e:	4013      	ands	r3, r2
 80025a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	4a49      	ldr	r2, [pc, #292]	; (80026cc <HAL_GPIO_Init+0x2f0>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d019      	beq.n	80025de <HAL_GPIO_Init+0x202>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	4a48      	ldr	r2, [pc, #288]	; (80026d0 <HAL_GPIO_Init+0x2f4>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d013      	beq.n	80025da <HAL_GPIO_Init+0x1fe>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	4a47      	ldr	r2, [pc, #284]	; (80026d4 <HAL_GPIO_Init+0x2f8>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d00d      	beq.n	80025d6 <HAL_GPIO_Init+0x1fa>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	4a46      	ldr	r2, [pc, #280]	; (80026d8 <HAL_GPIO_Init+0x2fc>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d007      	beq.n	80025d2 <HAL_GPIO_Init+0x1f6>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	4a45      	ldr	r2, [pc, #276]	; (80026dc <HAL_GPIO_Init+0x300>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d101      	bne.n	80025ce <HAL_GPIO_Init+0x1f2>
 80025ca:	2304      	movs	r3, #4
 80025cc:	e008      	b.n	80025e0 <HAL_GPIO_Init+0x204>
 80025ce:	2307      	movs	r3, #7
 80025d0:	e006      	b.n	80025e0 <HAL_GPIO_Init+0x204>
 80025d2:	2303      	movs	r3, #3
 80025d4:	e004      	b.n	80025e0 <HAL_GPIO_Init+0x204>
 80025d6:	2302      	movs	r3, #2
 80025d8:	e002      	b.n	80025e0 <HAL_GPIO_Init+0x204>
 80025da:	2301      	movs	r3, #1
 80025dc:	e000      	b.n	80025e0 <HAL_GPIO_Init+0x204>
 80025de:	2300      	movs	r3, #0
 80025e0:	69fa      	ldr	r2, [r7, #28]
 80025e2:	f002 0203 	and.w	r2, r2, #3
 80025e6:	0092      	lsls	r2, r2, #2
 80025e8:	4093      	lsls	r3, r2
 80025ea:	69ba      	ldr	r2, [r7, #24]
 80025ec:	4313      	orrs	r3, r2
 80025ee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80025f0:	4935      	ldr	r1, [pc, #212]	; (80026c8 <HAL_GPIO_Init+0x2ec>)
 80025f2:	69fb      	ldr	r3, [r7, #28]
 80025f4:	089b      	lsrs	r3, r3, #2
 80025f6:	3302      	adds	r3, #2
 80025f8:	69ba      	ldr	r2, [r7, #24]
 80025fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80025fe:	4b38      	ldr	r3, [pc, #224]	; (80026e0 <HAL_GPIO_Init+0x304>)
 8002600:	689b      	ldr	r3, [r3, #8]
 8002602:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002604:	693b      	ldr	r3, [r7, #16]
 8002606:	43db      	mvns	r3, r3
 8002608:	69ba      	ldr	r2, [r7, #24]
 800260a:	4013      	ands	r3, r2
 800260c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002616:	2b00      	cmp	r3, #0
 8002618:	d003      	beq.n	8002622 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800261a:	69ba      	ldr	r2, [r7, #24]
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	4313      	orrs	r3, r2
 8002620:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002622:	4a2f      	ldr	r2, [pc, #188]	; (80026e0 <HAL_GPIO_Init+0x304>)
 8002624:	69bb      	ldr	r3, [r7, #24]
 8002626:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002628:	4b2d      	ldr	r3, [pc, #180]	; (80026e0 <HAL_GPIO_Init+0x304>)
 800262a:	68db      	ldr	r3, [r3, #12]
 800262c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	43db      	mvns	r3, r3
 8002632:	69ba      	ldr	r2, [r7, #24]
 8002634:	4013      	ands	r3, r2
 8002636:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002640:	2b00      	cmp	r3, #0
 8002642:	d003      	beq.n	800264c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002644:	69ba      	ldr	r2, [r7, #24]
 8002646:	693b      	ldr	r3, [r7, #16]
 8002648:	4313      	orrs	r3, r2
 800264a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800264c:	4a24      	ldr	r2, [pc, #144]	; (80026e0 <HAL_GPIO_Init+0x304>)
 800264e:	69bb      	ldr	r3, [r7, #24]
 8002650:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002652:	4b23      	ldr	r3, [pc, #140]	; (80026e0 <HAL_GPIO_Init+0x304>)
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002658:	693b      	ldr	r3, [r7, #16]
 800265a:	43db      	mvns	r3, r3
 800265c:	69ba      	ldr	r2, [r7, #24]
 800265e:	4013      	ands	r3, r2
 8002660:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800266a:	2b00      	cmp	r3, #0
 800266c:	d003      	beq.n	8002676 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800266e:	69ba      	ldr	r2, [r7, #24]
 8002670:	693b      	ldr	r3, [r7, #16]
 8002672:	4313      	orrs	r3, r2
 8002674:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002676:	4a1a      	ldr	r2, [pc, #104]	; (80026e0 <HAL_GPIO_Init+0x304>)
 8002678:	69bb      	ldr	r3, [r7, #24]
 800267a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800267c:	4b18      	ldr	r3, [pc, #96]	; (80026e0 <HAL_GPIO_Init+0x304>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002682:	693b      	ldr	r3, [r7, #16]
 8002684:	43db      	mvns	r3, r3
 8002686:	69ba      	ldr	r2, [r7, #24]
 8002688:	4013      	ands	r3, r2
 800268a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002694:	2b00      	cmp	r3, #0
 8002696:	d003      	beq.n	80026a0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002698:	69ba      	ldr	r2, [r7, #24]
 800269a:	693b      	ldr	r3, [r7, #16]
 800269c:	4313      	orrs	r3, r2
 800269e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80026a0:	4a0f      	ldr	r2, [pc, #60]	; (80026e0 <HAL_GPIO_Init+0x304>)
 80026a2:	69bb      	ldr	r3, [r7, #24]
 80026a4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026a6:	69fb      	ldr	r3, [r7, #28]
 80026a8:	3301      	adds	r3, #1
 80026aa:	61fb      	str	r3, [r7, #28]
 80026ac:	69fb      	ldr	r3, [r7, #28]
 80026ae:	2b0f      	cmp	r3, #15
 80026b0:	f67f aea2 	bls.w	80023f8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80026b4:	bf00      	nop
 80026b6:	bf00      	nop
 80026b8:	3724      	adds	r7, #36	; 0x24
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr
 80026c2:	bf00      	nop
 80026c4:	40023800 	.word	0x40023800
 80026c8:	40013800 	.word	0x40013800
 80026cc:	40020000 	.word	0x40020000
 80026d0:	40020400 	.word	0x40020400
 80026d4:	40020800 	.word	0x40020800
 80026d8:	40020c00 	.word	0x40020c00
 80026dc:	40021000 	.word	0x40021000
 80026e0:	40013c00 	.word	0x40013c00

080026e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b083      	sub	sp, #12
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
 80026ec:	460b      	mov	r3, r1
 80026ee:	807b      	strh	r3, [r7, #2]
 80026f0:	4613      	mov	r3, r2
 80026f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80026f4:	787b      	ldrb	r3, [r7, #1]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d003      	beq.n	8002702 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80026fa:	887a      	ldrh	r2, [r7, #2]
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002700:	e003      	b.n	800270a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002702:	887b      	ldrh	r3, [r7, #2]
 8002704:	041a      	lsls	r2, r3, #16
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	619a      	str	r2, [r3, #24]
}
 800270a:	bf00      	nop
 800270c:	370c      	adds	r7, #12
 800270e:	46bd      	mov	sp, r7
 8002710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002714:	4770      	bx	lr
	...

08002718 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b086      	sub	sp, #24
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d101      	bne.n	800272a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002726:	2301      	movs	r3, #1
 8002728:	e267      	b.n	8002bfa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f003 0301 	and.w	r3, r3, #1
 8002732:	2b00      	cmp	r3, #0
 8002734:	d075      	beq.n	8002822 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002736:	4b88      	ldr	r3, [pc, #544]	; (8002958 <HAL_RCC_OscConfig+0x240>)
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	f003 030c 	and.w	r3, r3, #12
 800273e:	2b04      	cmp	r3, #4
 8002740:	d00c      	beq.n	800275c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002742:	4b85      	ldr	r3, [pc, #532]	; (8002958 <HAL_RCC_OscConfig+0x240>)
 8002744:	689b      	ldr	r3, [r3, #8]
 8002746:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800274a:	2b08      	cmp	r3, #8
 800274c:	d112      	bne.n	8002774 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800274e:	4b82      	ldr	r3, [pc, #520]	; (8002958 <HAL_RCC_OscConfig+0x240>)
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002756:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800275a:	d10b      	bne.n	8002774 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800275c:	4b7e      	ldr	r3, [pc, #504]	; (8002958 <HAL_RCC_OscConfig+0x240>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002764:	2b00      	cmp	r3, #0
 8002766:	d05b      	beq.n	8002820 <HAL_RCC_OscConfig+0x108>
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d157      	bne.n	8002820 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002770:	2301      	movs	r3, #1
 8002772:	e242      	b.n	8002bfa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800277c:	d106      	bne.n	800278c <HAL_RCC_OscConfig+0x74>
 800277e:	4b76      	ldr	r3, [pc, #472]	; (8002958 <HAL_RCC_OscConfig+0x240>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4a75      	ldr	r2, [pc, #468]	; (8002958 <HAL_RCC_OscConfig+0x240>)
 8002784:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002788:	6013      	str	r3, [r2, #0]
 800278a:	e01d      	b.n	80027c8 <HAL_RCC_OscConfig+0xb0>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002794:	d10c      	bne.n	80027b0 <HAL_RCC_OscConfig+0x98>
 8002796:	4b70      	ldr	r3, [pc, #448]	; (8002958 <HAL_RCC_OscConfig+0x240>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4a6f      	ldr	r2, [pc, #444]	; (8002958 <HAL_RCC_OscConfig+0x240>)
 800279c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80027a0:	6013      	str	r3, [r2, #0]
 80027a2:	4b6d      	ldr	r3, [pc, #436]	; (8002958 <HAL_RCC_OscConfig+0x240>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4a6c      	ldr	r2, [pc, #432]	; (8002958 <HAL_RCC_OscConfig+0x240>)
 80027a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027ac:	6013      	str	r3, [r2, #0]
 80027ae:	e00b      	b.n	80027c8 <HAL_RCC_OscConfig+0xb0>
 80027b0:	4b69      	ldr	r3, [pc, #420]	; (8002958 <HAL_RCC_OscConfig+0x240>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a68      	ldr	r2, [pc, #416]	; (8002958 <HAL_RCC_OscConfig+0x240>)
 80027b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027ba:	6013      	str	r3, [r2, #0]
 80027bc:	4b66      	ldr	r3, [pc, #408]	; (8002958 <HAL_RCC_OscConfig+0x240>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4a65      	ldr	r2, [pc, #404]	; (8002958 <HAL_RCC_OscConfig+0x240>)
 80027c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80027c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d013      	beq.n	80027f8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027d0:	f7ff f8e4 	bl	800199c <HAL_GetTick>
 80027d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027d6:	e008      	b.n	80027ea <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80027d8:	f7ff f8e0 	bl	800199c <HAL_GetTick>
 80027dc:	4602      	mov	r2, r0
 80027de:	693b      	ldr	r3, [r7, #16]
 80027e0:	1ad3      	subs	r3, r2, r3
 80027e2:	2b64      	cmp	r3, #100	; 0x64
 80027e4:	d901      	bls.n	80027ea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80027e6:	2303      	movs	r3, #3
 80027e8:	e207      	b.n	8002bfa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027ea:	4b5b      	ldr	r3, [pc, #364]	; (8002958 <HAL_RCC_OscConfig+0x240>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d0f0      	beq.n	80027d8 <HAL_RCC_OscConfig+0xc0>
 80027f6:	e014      	b.n	8002822 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027f8:	f7ff f8d0 	bl	800199c <HAL_GetTick>
 80027fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80027fe:	e008      	b.n	8002812 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002800:	f7ff f8cc 	bl	800199c <HAL_GetTick>
 8002804:	4602      	mov	r2, r0
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	1ad3      	subs	r3, r2, r3
 800280a:	2b64      	cmp	r3, #100	; 0x64
 800280c:	d901      	bls.n	8002812 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800280e:	2303      	movs	r3, #3
 8002810:	e1f3      	b.n	8002bfa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002812:	4b51      	ldr	r3, [pc, #324]	; (8002958 <HAL_RCC_OscConfig+0x240>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800281a:	2b00      	cmp	r3, #0
 800281c:	d1f0      	bne.n	8002800 <HAL_RCC_OscConfig+0xe8>
 800281e:	e000      	b.n	8002822 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002820:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f003 0302 	and.w	r3, r3, #2
 800282a:	2b00      	cmp	r3, #0
 800282c:	d063      	beq.n	80028f6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800282e:	4b4a      	ldr	r3, [pc, #296]	; (8002958 <HAL_RCC_OscConfig+0x240>)
 8002830:	689b      	ldr	r3, [r3, #8]
 8002832:	f003 030c 	and.w	r3, r3, #12
 8002836:	2b00      	cmp	r3, #0
 8002838:	d00b      	beq.n	8002852 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800283a:	4b47      	ldr	r3, [pc, #284]	; (8002958 <HAL_RCC_OscConfig+0x240>)
 800283c:	689b      	ldr	r3, [r3, #8]
 800283e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002842:	2b08      	cmp	r3, #8
 8002844:	d11c      	bne.n	8002880 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002846:	4b44      	ldr	r3, [pc, #272]	; (8002958 <HAL_RCC_OscConfig+0x240>)
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800284e:	2b00      	cmp	r3, #0
 8002850:	d116      	bne.n	8002880 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002852:	4b41      	ldr	r3, [pc, #260]	; (8002958 <HAL_RCC_OscConfig+0x240>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f003 0302 	and.w	r3, r3, #2
 800285a:	2b00      	cmp	r3, #0
 800285c:	d005      	beq.n	800286a <HAL_RCC_OscConfig+0x152>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	68db      	ldr	r3, [r3, #12]
 8002862:	2b01      	cmp	r3, #1
 8002864:	d001      	beq.n	800286a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	e1c7      	b.n	8002bfa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800286a:	4b3b      	ldr	r3, [pc, #236]	; (8002958 <HAL_RCC_OscConfig+0x240>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	691b      	ldr	r3, [r3, #16]
 8002876:	00db      	lsls	r3, r3, #3
 8002878:	4937      	ldr	r1, [pc, #220]	; (8002958 <HAL_RCC_OscConfig+0x240>)
 800287a:	4313      	orrs	r3, r2
 800287c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800287e:	e03a      	b.n	80028f6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	68db      	ldr	r3, [r3, #12]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d020      	beq.n	80028ca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002888:	4b34      	ldr	r3, [pc, #208]	; (800295c <HAL_RCC_OscConfig+0x244>)
 800288a:	2201      	movs	r2, #1
 800288c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800288e:	f7ff f885 	bl	800199c <HAL_GetTick>
 8002892:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002894:	e008      	b.n	80028a8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002896:	f7ff f881 	bl	800199c <HAL_GetTick>
 800289a:	4602      	mov	r2, r0
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	1ad3      	subs	r3, r2, r3
 80028a0:	2b02      	cmp	r3, #2
 80028a2:	d901      	bls.n	80028a8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80028a4:	2303      	movs	r3, #3
 80028a6:	e1a8      	b.n	8002bfa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028a8:	4b2b      	ldr	r3, [pc, #172]	; (8002958 <HAL_RCC_OscConfig+0x240>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f003 0302 	and.w	r3, r3, #2
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d0f0      	beq.n	8002896 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028b4:	4b28      	ldr	r3, [pc, #160]	; (8002958 <HAL_RCC_OscConfig+0x240>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	691b      	ldr	r3, [r3, #16]
 80028c0:	00db      	lsls	r3, r3, #3
 80028c2:	4925      	ldr	r1, [pc, #148]	; (8002958 <HAL_RCC_OscConfig+0x240>)
 80028c4:	4313      	orrs	r3, r2
 80028c6:	600b      	str	r3, [r1, #0]
 80028c8:	e015      	b.n	80028f6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028ca:	4b24      	ldr	r3, [pc, #144]	; (800295c <HAL_RCC_OscConfig+0x244>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028d0:	f7ff f864 	bl	800199c <HAL_GetTick>
 80028d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028d6:	e008      	b.n	80028ea <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80028d8:	f7ff f860 	bl	800199c <HAL_GetTick>
 80028dc:	4602      	mov	r2, r0
 80028de:	693b      	ldr	r3, [r7, #16]
 80028e0:	1ad3      	subs	r3, r2, r3
 80028e2:	2b02      	cmp	r3, #2
 80028e4:	d901      	bls.n	80028ea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80028e6:	2303      	movs	r3, #3
 80028e8:	e187      	b.n	8002bfa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028ea:	4b1b      	ldr	r3, [pc, #108]	; (8002958 <HAL_RCC_OscConfig+0x240>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f003 0302 	and.w	r3, r3, #2
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d1f0      	bne.n	80028d8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 0308 	and.w	r3, r3, #8
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d036      	beq.n	8002970 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	695b      	ldr	r3, [r3, #20]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d016      	beq.n	8002938 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800290a:	4b15      	ldr	r3, [pc, #84]	; (8002960 <HAL_RCC_OscConfig+0x248>)
 800290c:	2201      	movs	r2, #1
 800290e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002910:	f7ff f844 	bl	800199c <HAL_GetTick>
 8002914:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002916:	e008      	b.n	800292a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002918:	f7ff f840 	bl	800199c <HAL_GetTick>
 800291c:	4602      	mov	r2, r0
 800291e:	693b      	ldr	r3, [r7, #16]
 8002920:	1ad3      	subs	r3, r2, r3
 8002922:	2b02      	cmp	r3, #2
 8002924:	d901      	bls.n	800292a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002926:	2303      	movs	r3, #3
 8002928:	e167      	b.n	8002bfa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800292a:	4b0b      	ldr	r3, [pc, #44]	; (8002958 <HAL_RCC_OscConfig+0x240>)
 800292c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800292e:	f003 0302 	and.w	r3, r3, #2
 8002932:	2b00      	cmp	r3, #0
 8002934:	d0f0      	beq.n	8002918 <HAL_RCC_OscConfig+0x200>
 8002936:	e01b      	b.n	8002970 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002938:	4b09      	ldr	r3, [pc, #36]	; (8002960 <HAL_RCC_OscConfig+0x248>)
 800293a:	2200      	movs	r2, #0
 800293c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800293e:	f7ff f82d 	bl	800199c <HAL_GetTick>
 8002942:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002944:	e00e      	b.n	8002964 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002946:	f7ff f829 	bl	800199c <HAL_GetTick>
 800294a:	4602      	mov	r2, r0
 800294c:	693b      	ldr	r3, [r7, #16]
 800294e:	1ad3      	subs	r3, r2, r3
 8002950:	2b02      	cmp	r3, #2
 8002952:	d907      	bls.n	8002964 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002954:	2303      	movs	r3, #3
 8002956:	e150      	b.n	8002bfa <HAL_RCC_OscConfig+0x4e2>
 8002958:	40023800 	.word	0x40023800
 800295c:	42470000 	.word	0x42470000
 8002960:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002964:	4b88      	ldr	r3, [pc, #544]	; (8002b88 <HAL_RCC_OscConfig+0x470>)
 8002966:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002968:	f003 0302 	and.w	r3, r3, #2
 800296c:	2b00      	cmp	r3, #0
 800296e:	d1ea      	bne.n	8002946 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f003 0304 	and.w	r3, r3, #4
 8002978:	2b00      	cmp	r3, #0
 800297a:	f000 8097 	beq.w	8002aac <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800297e:	2300      	movs	r3, #0
 8002980:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002982:	4b81      	ldr	r3, [pc, #516]	; (8002b88 <HAL_RCC_OscConfig+0x470>)
 8002984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002986:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800298a:	2b00      	cmp	r3, #0
 800298c:	d10f      	bne.n	80029ae <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800298e:	2300      	movs	r3, #0
 8002990:	60bb      	str	r3, [r7, #8]
 8002992:	4b7d      	ldr	r3, [pc, #500]	; (8002b88 <HAL_RCC_OscConfig+0x470>)
 8002994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002996:	4a7c      	ldr	r2, [pc, #496]	; (8002b88 <HAL_RCC_OscConfig+0x470>)
 8002998:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800299c:	6413      	str	r3, [r2, #64]	; 0x40
 800299e:	4b7a      	ldr	r3, [pc, #488]	; (8002b88 <HAL_RCC_OscConfig+0x470>)
 80029a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029a6:	60bb      	str	r3, [r7, #8]
 80029a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029aa:	2301      	movs	r3, #1
 80029ac:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029ae:	4b77      	ldr	r3, [pc, #476]	; (8002b8c <HAL_RCC_OscConfig+0x474>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d118      	bne.n	80029ec <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80029ba:	4b74      	ldr	r3, [pc, #464]	; (8002b8c <HAL_RCC_OscConfig+0x474>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4a73      	ldr	r2, [pc, #460]	; (8002b8c <HAL_RCC_OscConfig+0x474>)
 80029c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80029c6:	f7fe ffe9 	bl	800199c <HAL_GetTick>
 80029ca:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029cc:	e008      	b.n	80029e0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029ce:	f7fe ffe5 	bl	800199c <HAL_GetTick>
 80029d2:	4602      	mov	r2, r0
 80029d4:	693b      	ldr	r3, [r7, #16]
 80029d6:	1ad3      	subs	r3, r2, r3
 80029d8:	2b02      	cmp	r3, #2
 80029da:	d901      	bls.n	80029e0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80029dc:	2303      	movs	r3, #3
 80029de:	e10c      	b.n	8002bfa <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029e0:	4b6a      	ldr	r3, [pc, #424]	; (8002b8c <HAL_RCC_OscConfig+0x474>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d0f0      	beq.n	80029ce <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	689b      	ldr	r3, [r3, #8]
 80029f0:	2b01      	cmp	r3, #1
 80029f2:	d106      	bne.n	8002a02 <HAL_RCC_OscConfig+0x2ea>
 80029f4:	4b64      	ldr	r3, [pc, #400]	; (8002b88 <HAL_RCC_OscConfig+0x470>)
 80029f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029f8:	4a63      	ldr	r2, [pc, #396]	; (8002b88 <HAL_RCC_OscConfig+0x470>)
 80029fa:	f043 0301 	orr.w	r3, r3, #1
 80029fe:	6713      	str	r3, [r2, #112]	; 0x70
 8002a00:	e01c      	b.n	8002a3c <HAL_RCC_OscConfig+0x324>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	689b      	ldr	r3, [r3, #8]
 8002a06:	2b05      	cmp	r3, #5
 8002a08:	d10c      	bne.n	8002a24 <HAL_RCC_OscConfig+0x30c>
 8002a0a:	4b5f      	ldr	r3, [pc, #380]	; (8002b88 <HAL_RCC_OscConfig+0x470>)
 8002a0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a0e:	4a5e      	ldr	r2, [pc, #376]	; (8002b88 <HAL_RCC_OscConfig+0x470>)
 8002a10:	f043 0304 	orr.w	r3, r3, #4
 8002a14:	6713      	str	r3, [r2, #112]	; 0x70
 8002a16:	4b5c      	ldr	r3, [pc, #368]	; (8002b88 <HAL_RCC_OscConfig+0x470>)
 8002a18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a1a:	4a5b      	ldr	r2, [pc, #364]	; (8002b88 <HAL_RCC_OscConfig+0x470>)
 8002a1c:	f043 0301 	orr.w	r3, r3, #1
 8002a20:	6713      	str	r3, [r2, #112]	; 0x70
 8002a22:	e00b      	b.n	8002a3c <HAL_RCC_OscConfig+0x324>
 8002a24:	4b58      	ldr	r3, [pc, #352]	; (8002b88 <HAL_RCC_OscConfig+0x470>)
 8002a26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a28:	4a57      	ldr	r2, [pc, #348]	; (8002b88 <HAL_RCC_OscConfig+0x470>)
 8002a2a:	f023 0301 	bic.w	r3, r3, #1
 8002a2e:	6713      	str	r3, [r2, #112]	; 0x70
 8002a30:	4b55      	ldr	r3, [pc, #340]	; (8002b88 <HAL_RCC_OscConfig+0x470>)
 8002a32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a34:	4a54      	ldr	r2, [pc, #336]	; (8002b88 <HAL_RCC_OscConfig+0x470>)
 8002a36:	f023 0304 	bic.w	r3, r3, #4
 8002a3a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	689b      	ldr	r3, [r3, #8]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d015      	beq.n	8002a70 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a44:	f7fe ffaa 	bl	800199c <HAL_GetTick>
 8002a48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a4a:	e00a      	b.n	8002a62 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a4c:	f7fe ffa6 	bl	800199c <HAL_GetTick>
 8002a50:	4602      	mov	r2, r0
 8002a52:	693b      	ldr	r3, [r7, #16]
 8002a54:	1ad3      	subs	r3, r2, r3
 8002a56:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d901      	bls.n	8002a62 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002a5e:	2303      	movs	r3, #3
 8002a60:	e0cb      	b.n	8002bfa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a62:	4b49      	ldr	r3, [pc, #292]	; (8002b88 <HAL_RCC_OscConfig+0x470>)
 8002a64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a66:	f003 0302 	and.w	r3, r3, #2
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d0ee      	beq.n	8002a4c <HAL_RCC_OscConfig+0x334>
 8002a6e:	e014      	b.n	8002a9a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a70:	f7fe ff94 	bl	800199c <HAL_GetTick>
 8002a74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a76:	e00a      	b.n	8002a8e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a78:	f7fe ff90 	bl	800199c <HAL_GetTick>
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	1ad3      	subs	r3, r2, r3
 8002a82:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d901      	bls.n	8002a8e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002a8a:	2303      	movs	r3, #3
 8002a8c:	e0b5      	b.n	8002bfa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a8e:	4b3e      	ldr	r3, [pc, #248]	; (8002b88 <HAL_RCC_OscConfig+0x470>)
 8002a90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a92:	f003 0302 	and.w	r3, r3, #2
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d1ee      	bne.n	8002a78 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002a9a:	7dfb      	ldrb	r3, [r7, #23]
 8002a9c:	2b01      	cmp	r3, #1
 8002a9e:	d105      	bne.n	8002aac <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002aa0:	4b39      	ldr	r3, [pc, #228]	; (8002b88 <HAL_RCC_OscConfig+0x470>)
 8002aa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa4:	4a38      	ldr	r2, [pc, #224]	; (8002b88 <HAL_RCC_OscConfig+0x470>)
 8002aa6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002aaa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	699b      	ldr	r3, [r3, #24]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	f000 80a1 	beq.w	8002bf8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002ab6:	4b34      	ldr	r3, [pc, #208]	; (8002b88 <HAL_RCC_OscConfig+0x470>)
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	f003 030c 	and.w	r3, r3, #12
 8002abe:	2b08      	cmp	r3, #8
 8002ac0:	d05c      	beq.n	8002b7c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	699b      	ldr	r3, [r3, #24]
 8002ac6:	2b02      	cmp	r3, #2
 8002ac8:	d141      	bne.n	8002b4e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002aca:	4b31      	ldr	r3, [pc, #196]	; (8002b90 <HAL_RCC_OscConfig+0x478>)
 8002acc:	2200      	movs	r2, #0
 8002ace:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ad0:	f7fe ff64 	bl	800199c <HAL_GetTick>
 8002ad4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ad6:	e008      	b.n	8002aea <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ad8:	f7fe ff60 	bl	800199c <HAL_GetTick>
 8002adc:	4602      	mov	r2, r0
 8002ade:	693b      	ldr	r3, [r7, #16]
 8002ae0:	1ad3      	subs	r3, r2, r3
 8002ae2:	2b02      	cmp	r3, #2
 8002ae4:	d901      	bls.n	8002aea <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002ae6:	2303      	movs	r3, #3
 8002ae8:	e087      	b.n	8002bfa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002aea:	4b27      	ldr	r3, [pc, #156]	; (8002b88 <HAL_RCC_OscConfig+0x470>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d1f0      	bne.n	8002ad8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	69da      	ldr	r2, [r3, #28]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6a1b      	ldr	r3, [r3, #32]
 8002afe:	431a      	orrs	r2, r3
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b04:	019b      	lsls	r3, r3, #6
 8002b06:	431a      	orrs	r2, r3
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b0c:	085b      	lsrs	r3, r3, #1
 8002b0e:	3b01      	subs	r3, #1
 8002b10:	041b      	lsls	r3, r3, #16
 8002b12:	431a      	orrs	r2, r3
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b18:	061b      	lsls	r3, r3, #24
 8002b1a:	491b      	ldr	r1, [pc, #108]	; (8002b88 <HAL_RCC_OscConfig+0x470>)
 8002b1c:	4313      	orrs	r3, r2
 8002b1e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b20:	4b1b      	ldr	r3, [pc, #108]	; (8002b90 <HAL_RCC_OscConfig+0x478>)
 8002b22:	2201      	movs	r2, #1
 8002b24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b26:	f7fe ff39 	bl	800199c <HAL_GetTick>
 8002b2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b2c:	e008      	b.n	8002b40 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b2e:	f7fe ff35 	bl	800199c <HAL_GetTick>
 8002b32:	4602      	mov	r2, r0
 8002b34:	693b      	ldr	r3, [r7, #16]
 8002b36:	1ad3      	subs	r3, r2, r3
 8002b38:	2b02      	cmp	r3, #2
 8002b3a:	d901      	bls.n	8002b40 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002b3c:	2303      	movs	r3, #3
 8002b3e:	e05c      	b.n	8002bfa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b40:	4b11      	ldr	r3, [pc, #68]	; (8002b88 <HAL_RCC_OscConfig+0x470>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d0f0      	beq.n	8002b2e <HAL_RCC_OscConfig+0x416>
 8002b4c:	e054      	b.n	8002bf8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b4e:	4b10      	ldr	r3, [pc, #64]	; (8002b90 <HAL_RCC_OscConfig+0x478>)
 8002b50:	2200      	movs	r2, #0
 8002b52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b54:	f7fe ff22 	bl	800199c <HAL_GetTick>
 8002b58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b5a:	e008      	b.n	8002b6e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b5c:	f7fe ff1e 	bl	800199c <HAL_GetTick>
 8002b60:	4602      	mov	r2, r0
 8002b62:	693b      	ldr	r3, [r7, #16]
 8002b64:	1ad3      	subs	r3, r2, r3
 8002b66:	2b02      	cmp	r3, #2
 8002b68:	d901      	bls.n	8002b6e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002b6a:	2303      	movs	r3, #3
 8002b6c:	e045      	b.n	8002bfa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b6e:	4b06      	ldr	r3, [pc, #24]	; (8002b88 <HAL_RCC_OscConfig+0x470>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d1f0      	bne.n	8002b5c <HAL_RCC_OscConfig+0x444>
 8002b7a:	e03d      	b.n	8002bf8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	699b      	ldr	r3, [r3, #24]
 8002b80:	2b01      	cmp	r3, #1
 8002b82:	d107      	bne.n	8002b94 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002b84:	2301      	movs	r3, #1
 8002b86:	e038      	b.n	8002bfa <HAL_RCC_OscConfig+0x4e2>
 8002b88:	40023800 	.word	0x40023800
 8002b8c:	40007000 	.word	0x40007000
 8002b90:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002b94:	4b1b      	ldr	r3, [pc, #108]	; (8002c04 <HAL_RCC_OscConfig+0x4ec>)
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	699b      	ldr	r3, [r3, #24]
 8002b9e:	2b01      	cmp	r3, #1
 8002ba0:	d028      	beq.n	8002bf4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002bac:	429a      	cmp	r2, r3
 8002bae:	d121      	bne.n	8002bf4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bba:	429a      	cmp	r2, r3
 8002bbc:	d11a      	bne.n	8002bf4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002bbe:	68fa      	ldr	r2, [r7, #12]
 8002bc0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	687a      	ldr	r2, [r7, #4]
 8002bc8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002bca:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d111      	bne.n	8002bf4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bda:	085b      	lsrs	r3, r3, #1
 8002bdc:	3b01      	subs	r3, #1
 8002bde:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002be0:	429a      	cmp	r2, r3
 8002be2:	d107      	bne.n	8002bf4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bee:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d001      	beq.n	8002bf8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002bf4:	2301      	movs	r3, #1
 8002bf6:	e000      	b.n	8002bfa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002bf8:	2300      	movs	r3, #0
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	3718      	adds	r7, #24
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	bf00      	nop
 8002c04:	40023800 	.word	0x40023800

08002c08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b084      	sub	sp, #16
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
 8002c10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d101      	bne.n	8002c1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c18:	2301      	movs	r3, #1
 8002c1a:	e0cc      	b.n	8002db6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002c1c:	4b68      	ldr	r3, [pc, #416]	; (8002dc0 <HAL_RCC_ClockConfig+0x1b8>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f003 0307 	and.w	r3, r3, #7
 8002c24:	683a      	ldr	r2, [r7, #0]
 8002c26:	429a      	cmp	r2, r3
 8002c28:	d90c      	bls.n	8002c44 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c2a:	4b65      	ldr	r3, [pc, #404]	; (8002dc0 <HAL_RCC_ClockConfig+0x1b8>)
 8002c2c:	683a      	ldr	r2, [r7, #0]
 8002c2e:	b2d2      	uxtb	r2, r2
 8002c30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c32:	4b63      	ldr	r3, [pc, #396]	; (8002dc0 <HAL_RCC_ClockConfig+0x1b8>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f003 0307 	and.w	r3, r3, #7
 8002c3a:	683a      	ldr	r2, [r7, #0]
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	d001      	beq.n	8002c44 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	e0b8      	b.n	8002db6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f003 0302 	and.w	r3, r3, #2
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d020      	beq.n	8002c92 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f003 0304 	and.w	r3, r3, #4
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d005      	beq.n	8002c68 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c5c:	4b59      	ldr	r3, [pc, #356]	; (8002dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c5e:	689b      	ldr	r3, [r3, #8]
 8002c60:	4a58      	ldr	r2, [pc, #352]	; (8002dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c62:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002c66:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f003 0308 	and.w	r3, r3, #8
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d005      	beq.n	8002c80 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c74:	4b53      	ldr	r3, [pc, #332]	; (8002dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c76:	689b      	ldr	r3, [r3, #8]
 8002c78:	4a52      	ldr	r2, [pc, #328]	; (8002dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c7a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002c7e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c80:	4b50      	ldr	r3, [pc, #320]	; (8002dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	494d      	ldr	r1, [pc, #308]	; (8002dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f003 0301 	and.w	r3, r3, #1
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d044      	beq.n	8002d28 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	2b01      	cmp	r3, #1
 8002ca4:	d107      	bne.n	8002cb6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ca6:	4b47      	ldr	r3, [pc, #284]	; (8002dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d119      	bne.n	8002ce6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e07f      	b.n	8002db6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	2b02      	cmp	r3, #2
 8002cbc:	d003      	beq.n	8002cc6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002cc2:	2b03      	cmp	r3, #3
 8002cc4:	d107      	bne.n	8002cd6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cc6:	4b3f      	ldr	r3, [pc, #252]	; (8002dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d109      	bne.n	8002ce6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e06f      	b.n	8002db6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cd6:	4b3b      	ldr	r3, [pc, #236]	; (8002dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f003 0302 	and.w	r3, r3, #2
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d101      	bne.n	8002ce6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e067      	b.n	8002db6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ce6:	4b37      	ldr	r3, [pc, #220]	; (8002dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ce8:	689b      	ldr	r3, [r3, #8]
 8002cea:	f023 0203 	bic.w	r2, r3, #3
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	4934      	ldr	r1, [pc, #208]	; (8002dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002cf4:	4313      	orrs	r3, r2
 8002cf6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002cf8:	f7fe fe50 	bl	800199c <HAL_GetTick>
 8002cfc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cfe:	e00a      	b.n	8002d16 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d00:	f7fe fe4c 	bl	800199c <HAL_GetTick>
 8002d04:	4602      	mov	r2, r0
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	1ad3      	subs	r3, r2, r3
 8002d0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d901      	bls.n	8002d16 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002d12:	2303      	movs	r3, #3
 8002d14:	e04f      	b.n	8002db6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d16:	4b2b      	ldr	r3, [pc, #172]	; (8002dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d18:	689b      	ldr	r3, [r3, #8]
 8002d1a:	f003 020c 	and.w	r2, r3, #12
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	009b      	lsls	r3, r3, #2
 8002d24:	429a      	cmp	r2, r3
 8002d26:	d1eb      	bne.n	8002d00 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d28:	4b25      	ldr	r3, [pc, #148]	; (8002dc0 <HAL_RCC_ClockConfig+0x1b8>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f003 0307 	and.w	r3, r3, #7
 8002d30:	683a      	ldr	r2, [r7, #0]
 8002d32:	429a      	cmp	r2, r3
 8002d34:	d20c      	bcs.n	8002d50 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d36:	4b22      	ldr	r3, [pc, #136]	; (8002dc0 <HAL_RCC_ClockConfig+0x1b8>)
 8002d38:	683a      	ldr	r2, [r7, #0]
 8002d3a:	b2d2      	uxtb	r2, r2
 8002d3c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d3e:	4b20      	ldr	r3, [pc, #128]	; (8002dc0 <HAL_RCC_ClockConfig+0x1b8>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f003 0307 	and.w	r3, r3, #7
 8002d46:	683a      	ldr	r2, [r7, #0]
 8002d48:	429a      	cmp	r2, r3
 8002d4a:	d001      	beq.n	8002d50 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	e032      	b.n	8002db6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f003 0304 	and.w	r3, r3, #4
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d008      	beq.n	8002d6e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d5c:	4b19      	ldr	r3, [pc, #100]	; (8002dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	68db      	ldr	r3, [r3, #12]
 8002d68:	4916      	ldr	r1, [pc, #88]	; (8002dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f003 0308 	and.w	r3, r3, #8
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d009      	beq.n	8002d8e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d7a:	4b12      	ldr	r3, [pc, #72]	; (8002dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d7c:	689b      	ldr	r3, [r3, #8]
 8002d7e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	691b      	ldr	r3, [r3, #16]
 8002d86:	00db      	lsls	r3, r3, #3
 8002d88:	490e      	ldr	r1, [pc, #56]	; (8002dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002d8e:	f000 f821 	bl	8002dd4 <HAL_RCC_GetSysClockFreq>
 8002d92:	4602      	mov	r2, r0
 8002d94:	4b0b      	ldr	r3, [pc, #44]	; (8002dc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	091b      	lsrs	r3, r3, #4
 8002d9a:	f003 030f 	and.w	r3, r3, #15
 8002d9e:	490a      	ldr	r1, [pc, #40]	; (8002dc8 <HAL_RCC_ClockConfig+0x1c0>)
 8002da0:	5ccb      	ldrb	r3, [r1, r3]
 8002da2:	fa22 f303 	lsr.w	r3, r2, r3
 8002da6:	4a09      	ldr	r2, [pc, #36]	; (8002dcc <HAL_RCC_ClockConfig+0x1c4>)
 8002da8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002daa:	4b09      	ldr	r3, [pc, #36]	; (8002dd0 <HAL_RCC_ClockConfig+0x1c8>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4618      	mov	r0, r3
 8002db0:	f7fe fdb0 	bl	8001914 <HAL_InitTick>

  return HAL_OK;
 8002db4:	2300      	movs	r3, #0
}
 8002db6:	4618      	mov	r0, r3
 8002db8:	3710      	adds	r7, #16
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}
 8002dbe:	bf00      	nop
 8002dc0:	40023c00 	.word	0x40023c00
 8002dc4:	40023800 	.word	0x40023800
 8002dc8:	080079d0 	.word	0x080079d0
 8002dcc:	20000000 	.word	0x20000000
 8002dd0:	20000004 	.word	0x20000004

08002dd4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002dd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002dd8:	b094      	sub	sp, #80	; 0x50
 8002dda:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	647b      	str	r3, [r7, #68]	; 0x44
 8002de0:	2300      	movs	r3, #0
 8002de2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002de4:	2300      	movs	r3, #0
 8002de6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002de8:	2300      	movs	r3, #0
 8002dea:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002dec:	4b79      	ldr	r3, [pc, #484]	; (8002fd4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	f003 030c 	and.w	r3, r3, #12
 8002df4:	2b08      	cmp	r3, #8
 8002df6:	d00d      	beq.n	8002e14 <HAL_RCC_GetSysClockFreq+0x40>
 8002df8:	2b08      	cmp	r3, #8
 8002dfa:	f200 80e1 	bhi.w	8002fc0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d002      	beq.n	8002e08 <HAL_RCC_GetSysClockFreq+0x34>
 8002e02:	2b04      	cmp	r3, #4
 8002e04:	d003      	beq.n	8002e0e <HAL_RCC_GetSysClockFreq+0x3a>
 8002e06:	e0db      	b.n	8002fc0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002e08:	4b73      	ldr	r3, [pc, #460]	; (8002fd8 <HAL_RCC_GetSysClockFreq+0x204>)
 8002e0a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002e0c:	e0db      	b.n	8002fc6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002e0e:	4b73      	ldr	r3, [pc, #460]	; (8002fdc <HAL_RCC_GetSysClockFreq+0x208>)
 8002e10:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002e12:	e0d8      	b.n	8002fc6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e14:	4b6f      	ldr	r3, [pc, #444]	; (8002fd4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002e1c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e1e:	4b6d      	ldr	r3, [pc, #436]	; (8002fd4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d063      	beq.n	8002ef2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e2a:	4b6a      	ldr	r3, [pc, #424]	; (8002fd4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	099b      	lsrs	r3, r3, #6
 8002e30:	2200      	movs	r2, #0
 8002e32:	63bb      	str	r3, [r7, #56]	; 0x38
 8002e34:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002e36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e3c:	633b      	str	r3, [r7, #48]	; 0x30
 8002e3e:	2300      	movs	r3, #0
 8002e40:	637b      	str	r3, [r7, #52]	; 0x34
 8002e42:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002e46:	4622      	mov	r2, r4
 8002e48:	462b      	mov	r3, r5
 8002e4a:	f04f 0000 	mov.w	r0, #0
 8002e4e:	f04f 0100 	mov.w	r1, #0
 8002e52:	0159      	lsls	r1, r3, #5
 8002e54:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e58:	0150      	lsls	r0, r2, #5
 8002e5a:	4602      	mov	r2, r0
 8002e5c:	460b      	mov	r3, r1
 8002e5e:	4621      	mov	r1, r4
 8002e60:	1a51      	subs	r1, r2, r1
 8002e62:	6139      	str	r1, [r7, #16]
 8002e64:	4629      	mov	r1, r5
 8002e66:	eb63 0301 	sbc.w	r3, r3, r1
 8002e6a:	617b      	str	r3, [r7, #20]
 8002e6c:	f04f 0200 	mov.w	r2, #0
 8002e70:	f04f 0300 	mov.w	r3, #0
 8002e74:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002e78:	4659      	mov	r1, fp
 8002e7a:	018b      	lsls	r3, r1, #6
 8002e7c:	4651      	mov	r1, sl
 8002e7e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002e82:	4651      	mov	r1, sl
 8002e84:	018a      	lsls	r2, r1, #6
 8002e86:	4651      	mov	r1, sl
 8002e88:	ebb2 0801 	subs.w	r8, r2, r1
 8002e8c:	4659      	mov	r1, fp
 8002e8e:	eb63 0901 	sbc.w	r9, r3, r1
 8002e92:	f04f 0200 	mov.w	r2, #0
 8002e96:	f04f 0300 	mov.w	r3, #0
 8002e9a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002e9e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002ea2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002ea6:	4690      	mov	r8, r2
 8002ea8:	4699      	mov	r9, r3
 8002eaa:	4623      	mov	r3, r4
 8002eac:	eb18 0303 	adds.w	r3, r8, r3
 8002eb0:	60bb      	str	r3, [r7, #8]
 8002eb2:	462b      	mov	r3, r5
 8002eb4:	eb49 0303 	adc.w	r3, r9, r3
 8002eb8:	60fb      	str	r3, [r7, #12]
 8002eba:	f04f 0200 	mov.w	r2, #0
 8002ebe:	f04f 0300 	mov.w	r3, #0
 8002ec2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002ec6:	4629      	mov	r1, r5
 8002ec8:	024b      	lsls	r3, r1, #9
 8002eca:	4621      	mov	r1, r4
 8002ecc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002ed0:	4621      	mov	r1, r4
 8002ed2:	024a      	lsls	r2, r1, #9
 8002ed4:	4610      	mov	r0, r2
 8002ed6:	4619      	mov	r1, r3
 8002ed8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002eda:	2200      	movs	r2, #0
 8002edc:	62bb      	str	r3, [r7, #40]	; 0x28
 8002ede:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002ee0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002ee4:	f7fd feb8 	bl	8000c58 <__aeabi_uldivmod>
 8002ee8:	4602      	mov	r2, r0
 8002eea:	460b      	mov	r3, r1
 8002eec:	4613      	mov	r3, r2
 8002eee:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002ef0:	e058      	b.n	8002fa4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ef2:	4b38      	ldr	r3, [pc, #224]	; (8002fd4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	099b      	lsrs	r3, r3, #6
 8002ef8:	2200      	movs	r2, #0
 8002efa:	4618      	mov	r0, r3
 8002efc:	4611      	mov	r1, r2
 8002efe:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002f02:	623b      	str	r3, [r7, #32]
 8002f04:	2300      	movs	r3, #0
 8002f06:	627b      	str	r3, [r7, #36]	; 0x24
 8002f08:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002f0c:	4642      	mov	r2, r8
 8002f0e:	464b      	mov	r3, r9
 8002f10:	f04f 0000 	mov.w	r0, #0
 8002f14:	f04f 0100 	mov.w	r1, #0
 8002f18:	0159      	lsls	r1, r3, #5
 8002f1a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f1e:	0150      	lsls	r0, r2, #5
 8002f20:	4602      	mov	r2, r0
 8002f22:	460b      	mov	r3, r1
 8002f24:	4641      	mov	r1, r8
 8002f26:	ebb2 0a01 	subs.w	sl, r2, r1
 8002f2a:	4649      	mov	r1, r9
 8002f2c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002f30:	f04f 0200 	mov.w	r2, #0
 8002f34:	f04f 0300 	mov.w	r3, #0
 8002f38:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002f3c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002f40:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002f44:	ebb2 040a 	subs.w	r4, r2, sl
 8002f48:	eb63 050b 	sbc.w	r5, r3, fp
 8002f4c:	f04f 0200 	mov.w	r2, #0
 8002f50:	f04f 0300 	mov.w	r3, #0
 8002f54:	00eb      	lsls	r3, r5, #3
 8002f56:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002f5a:	00e2      	lsls	r2, r4, #3
 8002f5c:	4614      	mov	r4, r2
 8002f5e:	461d      	mov	r5, r3
 8002f60:	4643      	mov	r3, r8
 8002f62:	18e3      	adds	r3, r4, r3
 8002f64:	603b      	str	r3, [r7, #0]
 8002f66:	464b      	mov	r3, r9
 8002f68:	eb45 0303 	adc.w	r3, r5, r3
 8002f6c:	607b      	str	r3, [r7, #4]
 8002f6e:	f04f 0200 	mov.w	r2, #0
 8002f72:	f04f 0300 	mov.w	r3, #0
 8002f76:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002f7a:	4629      	mov	r1, r5
 8002f7c:	028b      	lsls	r3, r1, #10
 8002f7e:	4621      	mov	r1, r4
 8002f80:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002f84:	4621      	mov	r1, r4
 8002f86:	028a      	lsls	r2, r1, #10
 8002f88:	4610      	mov	r0, r2
 8002f8a:	4619      	mov	r1, r3
 8002f8c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002f8e:	2200      	movs	r2, #0
 8002f90:	61bb      	str	r3, [r7, #24]
 8002f92:	61fa      	str	r2, [r7, #28]
 8002f94:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002f98:	f7fd fe5e 	bl	8000c58 <__aeabi_uldivmod>
 8002f9c:	4602      	mov	r2, r0
 8002f9e:	460b      	mov	r3, r1
 8002fa0:	4613      	mov	r3, r2
 8002fa2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002fa4:	4b0b      	ldr	r3, [pc, #44]	; (8002fd4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	0c1b      	lsrs	r3, r3, #16
 8002faa:	f003 0303 	and.w	r3, r3, #3
 8002fae:	3301      	adds	r3, #1
 8002fb0:	005b      	lsls	r3, r3, #1
 8002fb2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002fb4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002fb6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002fb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fbc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002fbe:	e002      	b.n	8002fc6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002fc0:	4b05      	ldr	r3, [pc, #20]	; (8002fd8 <HAL_RCC_GetSysClockFreq+0x204>)
 8002fc2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002fc4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002fc6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	3750      	adds	r7, #80	; 0x50
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002fd2:	bf00      	nop
 8002fd4:	40023800 	.word	0x40023800
 8002fd8:	00f42400 	.word	0x00f42400
 8002fdc:	007a1200 	.word	0x007a1200

08002fe0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002fe4:	4b03      	ldr	r3, [pc, #12]	; (8002ff4 <HAL_RCC_GetHCLKFreq+0x14>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	46bd      	mov	sp, r7
 8002fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff0:	4770      	bx	lr
 8002ff2:	bf00      	nop
 8002ff4:	20000000 	.word	0x20000000

08002ff8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002ffc:	f7ff fff0 	bl	8002fe0 <HAL_RCC_GetHCLKFreq>
 8003000:	4602      	mov	r2, r0
 8003002:	4b05      	ldr	r3, [pc, #20]	; (8003018 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003004:	689b      	ldr	r3, [r3, #8]
 8003006:	0a9b      	lsrs	r3, r3, #10
 8003008:	f003 0307 	and.w	r3, r3, #7
 800300c:	4903      	ldr	r1, [pc, #12]	; (800301c <HAL_RCC_GetPCLK1Freq+0x24>)
 800300e:	5ccb      	ldrb	r3, [r1, r3]
 8003010:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003014:	4618      	mov	r0, r3
 8003016:	bd80      	pop	{r7, pc}
 8003018:	40023800 	.word	0x40023800
 800301c:	080079e0 	.word	0x080079e0

08003020 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003024:	f7ff ffdc 	bl	8002fe0 <HAL_RCC_GetHCLKFreq>
 8003028:	4602      	mov	r2, r0
 800302a:	4b05      	ldr	r3, [pc, #20]	; (8003040 <HAL_RCC_GetPCLK2Freq+0x20>)
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	0b5b      	lsrs	r3, r3, #13
 8003030:	f003 0307 	and.w	r3, r3, #7
 8003034:	4903      	ldr	r1, [pc, #12]	; (8003044 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003036:	5ccb      	ldrb	r3, [r1, r3]
 8003038:	fa22 f303 	lsr.w	r3, r2, r3
}
 800303c:	4618      	mov	r0, r3
 800303e:	bd80      	pop	{r7, pc}
 8003040:	40023800 	.word	0x40023800
 8003044:	080079e0 	.word	0x080079e0

08003048 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b082      	sub	sp, #8
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d101      	bne.n	800305a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	e041      	b.n	80030de <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003060:	b2db      	uxtb	r3, r3
 8003062:	2b00      	cmp	r3, #0
 8003064:	d106      	bne.n	8003074 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2200      	movs	r2, #0
 800306a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	f7fe f9f4 	bl	800145c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2202      	movs	r2, #2
 8003078:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	3304      	adds	r3, #4
 8003084:	4619      	mov	r1, r3
 8003086:	4610      	mov	r0, r2
 8003088:	f000 fbbc 	bl	8003804 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2201      	movs	r2, #1
 8003090:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2201      	movs	r2, #1
 8003098:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2201      	movs	r2, #1
 80030a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2201      	movs	r2, #1
 80030a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2201      	movs	r2, #1
 80030b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2201      	movs	r2, #1
 80030b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2201      	movs	r2, #1
 80030c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2201      	movs	r2, #1
 80030c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2201      	movs	r2, #1
 80030d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2201      	movs	r2, #1
 80030d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80030dc:	2300      	movs	r3, #0
}
 80030de:	4618      	mov	r0, r3
 80030e0:	3708      	adds	r7, #8
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}
	...

080030e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80030e8:	b480      	push	{r7}
 80030ea:	b085      	sub	sp, #20
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030f6:	b2db      	uxtb	r3, r3
 80030f8:	2b01      	cmp	r3, #1
 80030fa:	d001      	beq.n	8003100 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80030fc:	2301      	movs	r3, #1
 80030fe:	e044      	b.n	800318a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2202      	movs	r2, #2
 8003104:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	68da      	ldr	r2, [r3, #12]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f042 0201 	orr.w	r2, r2, #1
 8003116:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4a1e      	ldr	r2, [pc, #120]	; (8003198 <HAL_TIM_Base_Start_IT+0xb0>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d018      	beq.n	8003154 <HAL_TIM_Base_Start_IT+0x6c>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800312a:	d013      	beq.n	8003154 <HAL_TIM_Base_Start_IT+0x6c>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a1a      	ldr	r2, [pc, #104]	; (800319c <HAL_TIM_Base_Start_IT+0xb4>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d00e      	beq.n	8003154 <HAL_TIM_Base_Start_IT+0x6c>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4a19      	ldr	r2, [pc, #100]	; (80031a0 <HAL_TIM_Base_Start_IT+0xb8>)
 800313c:	4293      	cmp	r3, r2
 800313e:	d009      	beq.n	8003154 <HAL_TIM_Base_Start_IT+0x6c>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4a17      	ldr	r2, [pc, #92]	; (80031a4 <HAL_TIM_Base_Start_IT+0xbc>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d004      	beq.n	8003154 <HAL_TIM_Base_Start_IT+0x6c>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a16      	ldr	r2, [pc, #88]	; (80031a8 <HAL_TIM_Base_Start_IT+0xc0>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d111      	bne.n	8003178 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	f003 0307 	and.w	r3, r3, #7
 800315e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	2b06      	cmp	r3, #6
 8003164:	d010      	beq.n	8003188 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	681a      	ldr	r2, [r3, #0]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f042 0201 	orr.w	r2, r2, #1
 8003174:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003176:	e007      	b.n	8003188 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	681a      	ldr	r2, [r3, #0]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f042 0201 	orr.w	r2, r2, #1
 8003186:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003188:	2300      	movs	r3, #0
}
 800318a:	4618      	mov	r0, r3
 800318c:	3714      	adds	r7, #20
 800318e:	46bd      	mov	sp, r7
 8003190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003194:	4770      	bx	lr
 8003196:	bf00      	nop
 8003198:	40010000 	.word	0x40010000
 800319c:	40000400 	.word	0x40000400
 80031a0:	40000800 	.word	0x40000800
 80031a4:	40000c00 	.word	0x40000c00
 80031a8:	40014000 	.word	0x40014000

080031ac <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b086      	sub	sp, #24
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
 80031b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d101      	bne.n	80031c0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80031bc:	2301      	movs	r3, #1
 80031be:	e097      	b.n	80032f0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031c6:	b2db      	uxtb	r3, r3
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d106      	bne.n	80031da <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2200      	movs	r2, #0
 80031d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80031d4:	6878      	ldr	r0, [r7, #4]
 80031d6:	f7fe f967 	bl	80014a8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2202      	movs	r2, #2
 80031de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	687a      	ldr	r2, [r7, #4]
 80031ea:	6812      	ldr	r2, [r2, #0]
 80031ec:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80031f0:	f023 0307 	bic.w	r3, r3, #7
 80031f4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	3304      	adds	r3, #4
 80031fe:	4619      	mov	r1, r3
 8003200:	4610      	mov	r0, r2
 8003202:	f000 faff 	bl	8003804 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	689b      	ldr	r3, [r3, #8]
 800320c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	699b      	ldr	r3, [r3, #24]
 8003214:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	6a1b      	ldr	r3, [r3, #32]
 800321c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	697a      	ldr	r2, [r7, #20]
 8003224:	4313      	orrs	r3, r2
 8003226:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003228:	693b      	ldr	r3, [r7, #16]
 800322a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800322e:	f023 0303 	bic.w	r3, r3, #3
 8003232:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	689a      	ldr	r2, [r3, #8]
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	699b      	ldr	r3, [r3, #24]
 800323c:	021b      	lsls	r3, r3, #8
 800323e:	4313      	orrs	r3, r2
 8003240:	693a      	ldr	r2, [r7, #16]
 8003242:	4313      	orrs	r3, r2
 8003244:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003246:	693b      	ldr	r3, [r7, #16]
 8003248:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800324c:	f023 030c 	bic.w	r3, r3, #12
 8003250:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003252:	693b      	ldr	r3, [r7, #16]
 8003254:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003258:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800325c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	68da      	ldr	r2, [r3, #12]
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	69db      	ldr	r3, [r3, #28]
 8003266:	021b      	lsls	r3, r3, #8
 8003268:	4313      	orrs	r3, r2
 800326a:	693a      	ldr	r2, [r7, #16]
 800326c:	4313      	orrs	r3, r2
 800326e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	691b      	ldr	r3, [r3, #16]
 8003274:	011a      	lsls	r2, r3, #4
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	6a1b      	ldr	r3, [r3, #32]
 800327a:	031b      	lsls	r3, r3, #12
 800327c:	4313      	orrs	r3, r2
 800327e:	693a      	ldr	r2, [r7, #16]
 8003280:	4313      	orrs	r3, r2
 8003282:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800328a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8003292:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	685a      	ldr	r2, [r3, #4]
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	695b      	ldr	r3, [r3, #20]
 800329c:	011b      	lsls	r3, r3, #4
 800329e:	4313      	orrs	r3, r2
 80032a0:	68fa      	ldr	r2, [r7, #12]
 80032a2:	4313      	orrs	r3, r2
 80032a4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	697a      	ldr	r2, [r7, #20]
 80032ac:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	693a      	ldr	r2, [r7, #16]
 80032b4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	68fa      	ldr	r2, [r7, #12]
 80032bc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2201      	movs	r2, #1
 80032c2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2201      	movs	r2, #1
 80032ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2201      	movs	r2, #1
 80032d2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2201      	movs	r2, #1
 80032da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2201      	movs	r2, #1
 80032e2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2201      	movs	r2, #1
 80032ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80032ee:	2300      	movs	r3, #0
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	3718      	adds	r7, #24
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bd80      	pop	{r7, pc}

080032f8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b084      	sub	sp, #16
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
 8003300:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003308:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003310:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003318:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003320:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d110      	bne.n	800334a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003328:	7bfb      	ldrb	r3, [r7, #15]
 800332a:	2b01      	cmp	r3, #1
 800332c:	d102      	bne.n	8003334 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800332e:	7b7b      	ldrb	r3, [r7, #13]
 8003330:	2b01      	cmp	r3, #1
 8003332:	d001      	beq.n	8003338 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	e069      	b.n	800340c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2202      	movs	r2, #2
 800333c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2202      	movs	r2, #2
 8003344:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003348:	e031      	b.n	80033ae <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	2b04      	cmp	r3, #4
 800334e:	d110      	bne.n	8003372 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003350:	7bbb      	ldrb	r3, [r7, #14]
 8003352:	2b01      	cmp	r3, #1
 8003354:	d102      	bne.n	800335c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003356:	7b3b      	ldrb	r3, [r7, #12]
 8003358:	2b01      	cmp	r3, #1
 800335a:	d001      	beq.n	8003360 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800335c:	2301      	movs	r3, #1
 800335e:	e055      	b.n	800340c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2202      	movs	r2, #2
 8003364:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2202      	movs	r2, #2
 800336c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003370:	e01d      	b.n	80033ae <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003372:	7bfb      	ldrb	r3, [r7, #15]
 8003374:	2b01      	cmp	r3, #1
 8003376:	d108      	bne.n	800338a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003378:	7bbb      	ldrb	r3, [r7, #14]
 800337a:	2b01      	cmp	r3, #1
 800337c:	d105      	bne.n	800338a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800337e:	7b7b      	ldrb	r3, [r7, #13]
 8003380:	2b01      	cmp	r3, #1
 8003382:	d102      	bne.n	800338a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003384:	7b3b      	ldrb	r3, [r7, #12]
 8003386:	2b01      	cmp	r3, #1
 8003388:	d001      	beq.n	800338e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	e03e      	b.n	800340c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2202      	movs	r2, #2
 8003392:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2202      	movs	r2, #2
 800339a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2202      	movs	r2, #2
 80033a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2202      	movs	r2, #2
 80033aa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d003      	beq.n	80033bc <HAL_TIM_Encoder_Start+0xc4>
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	2b04      	cmp	r3, #4
 80033b8:	d008      	beq.n	80033cc <HAL_TIM_Encoder_Start+0xd4>
 80033ba:	e00f      	b.n	80033dc <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	2201      	movs	r2, #1
 80033c2:	2100      	movs	r1, #0
 80033c4:	4618      	mov	r0, r3
 80033c6:	f000 fb37 	bl	8003a38 <TIM_CCxChannelCmd>
      break;
 80033ca:	e016      	b.n	80033fa <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	2201      	movs	r2, #1
 80033d2:	2104      	movs	r1, #4
 80033d4:	4618      	mov	r0, r3
 80033d6:	f000 fb2f 	bl	8003a38 <TIM_CCxChannelCmd>
      break;
 80033da:	e00e      	b.n	80033fa <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	2201      	movs	r2, #1
 80033e2:	2100      	movs	r1, #0
 80033e4:	4618      	mov	r0, r3
 80033e6:	f000 fb27 	bl	8003a38 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	2201      	movs	r2, #1
 80033f0:	2104      	movs	r1, #4
 80033f2:	4618      	mov	r0, r3
 80033f4:	f000 fb20 	bl	8003a38 <TIM_CCxChannelCmd>
      break;
 80033f8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f042 0201 	orr.w	r2, r2, #1
 8003408:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800340a:	2300      	movs	r3, #0
}
 800340c:	4618      	mov	r0, r3
 800340e:	3710      	adds	r7, #16
 8003410:	46bd      	mov	sp, r7
 8003412:	bd80      	pop	{r7, pc}

08003414 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b082      	sub	sp, #8
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	691b      	ldr	r3, [r3, #16]
 8003422:	f003 0302 	and.w	r3, r3, #2
 8003426:	2b02      	cmp	r3, #2
 8003428:	d122      	bne.n	8003470 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	68db      	ldr	r3, [r3, #12]
 8003430:	f003 0302 	and.w	r3, r3, #2
 8003434:	2b02      	cmp	r3, #2
 8003436:	d11b      	bne.n	8003470 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f06f 0202 	mvn.w	r2, #2
 8003440:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2201      	movs	r2, #1
 8003446:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	699b      	ldr	r3, [r3, #24]
 800344e:	f003 0303 	and.w	r3, r3, #3
 8003452:	2b00      	cmp	r3, #0
 8003454:	d003      	beq.n	800345e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003456:	6878      	ldr	r0, [r7, #4]
 8003458:	f000 f9b5 	bl	80037c6 <HAL_TIM_IC_CaptureCallback>
 800345c:	e005      	b.n	800346a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800345e:	6878      	ldr	r0, [r7, #4]
 8003460:	f000 f9a7 	bl	80037b2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003464:	6878      	ldr	r0, [r7, #4]
 8003466:	f000 f9b8 	bl	80037da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	2200      	movs	r2, #0
 800346e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	691b      	ldr	r3, [r3, #16]
 8003476:	f003 0304 	and.w	r3, r3, #4
 800347a:	2b04      	cmp	r3, #4
 800347c:	d122      	bne.n	80034c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	68db      	ldr	r3, [r3, #12]
 8003484:	f003 0304 	and.w	r3, r3, #4
 8003488:	2b04      	cmp	r3, #4
 800348a:	d11b      	bne.n	80034c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f06f 0204 	mvn.w	r2, #4
 8003494:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2202      	movs	r2, #2
 800349a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	699b      	ldr	r3, [r3, #24]
 80034a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d003      	beq.n	80034b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	f000 f98b 	bl	80037c6 <HAL_TIM_IC_CaptureCallback>
 80034b0:	e005      	b.n	80034be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f000 f97d 	bl	80037b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034b8:	6878      	ldr	r0, [r7, #4]
 80034ba:	f000 f98e 	bl	80037da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2200      	movs	r2, #0
 80034c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	691b      	ldr	r3, [r3, #16]
 80034ca:	f003 0308 	and.w	r3, r3, #8
 80034ce:	2b08      	cmp	r3, #8
 80034d0:	d122      	bne.n	8003518 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	68db      	ldr	r3, [r3, #12]
 80034d8:	f003 0308 	and.w	r3, r3, #8
 80034dc:	2b08      	cmp	r3, #8
 80034de:	d11b      	bne.n	8003518 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f06f 0208 	mvn.w	r2, #8
 80034e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2204      	movs	r2, #4
 80034ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	69db      	ldr	r3, [r3, #28]
 80034f6:	f003 0303 	and.w	r3, r3, #3
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d003      	beq.n	8003506 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034fe:	6878      	ldr	r0, [r7, #4]
 8003500:	f000 f961 	bl	80037c6 <HAL_TIM_IC_CaptureCallback>
 8003504:	e005      	b.n	8003512 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f000 f953 	bl	80037b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	f000 f964 	bl	80037da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2200      	movs	r2, #0
 8003516:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	691b      	ldr	r3, [r3, #16]
 800351e:	f003 0310 	and.w	r3, r3, #16
 8003522:	2b10      	cmp	r3, #16
 8003524:	d122      	bne.n	800356c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	68db      	ldr	r3, [r3, #12]
 800352c:	f003 0310 	and.w	r3, r3, #16
 8003530:	2b10      	cmp	r3, #16
 8003532:	d11b      	bne.n	800356c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f06f 0210 	mvn.w	r2, #16
 800353c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2208      	movs	r2, #8
 8003542:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	69db      	ldr	r3, [r3, #28]
 800354a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800354e:	2b00      	cmp	r3, #0
 8003550:	d003      	beq.n	800355a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003552:	6878      	ldr	r0, [r7, #4]
 8003554:	f000 f937 	bl	80037c6 <HAL_TIM_IC_CaptureCallback>
 8003558:	e005      	b.n	8003566 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800355a:	6878      	ldr	r0, [r7, #4]
 800355c:	f000 f929 	bl	80037b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003560:	6878      	ldr	r0, [r7, #4]
 8003562:	f000 f93a 	bl	80037da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2200      	movs	r2, #0
 800356a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	691b      	ldr	r3, [r3, #16]
 8003572:	f003 0301 	and.w	r3, r3, #1
 8003576:	2b01      	cmp	r3, #1
 8003578:	d10e      	bne.n	8003598 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	68db      	ldr	r3, [r3, #12]
 8003580:	f003 0301 	and.w	r3, r3, #1
 8003584:	2b01      	cmp	r3, #1
 8003586:	d107      	bne.n	8003598 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f06f 0201 	mvn.w	r2, #1
 8003590:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	f7fd fcde 	bl	8000f54 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	691b      	ldr	r3, [r3, #16]
 800359e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035a2:	2b80      	cmp	r3, #128	; 0x80
 80035a4:	d10e      	bne.n	80035c4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	68db      	ldr	r3, [r3, #12]
 80035ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035b0:	2b80      	cmp	r3, #128	; 0x80
 80035b2:	d107      	bne.n	80035c4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80035bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80035be:	6878      	ldr	r0, [r7, #4]
 80035c0:	f000 fad8 	bl	8003b74 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	691b      	ldr	r3, [r3, #16]
 80035ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035ce:	2b40      	cmp	r3, #64	; 0x40
 80035d0:	d10e      	bne.n	80035f0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	68db      	ldr	r3, [r3, #12]
 80035d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035dc:	2b40      	cmp	r3, #64	; 0x40
 80035de:	d107      	bne.n	80035f0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80035e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80035ea:	6878      	ldr	r0, [r7, #4]
 80035ec:	f000 f8ff 	bl	80037ee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	691b      	ldr	r3, [r3, #16]
 80035f6:	f003 0320 	and.w	r3, r3, #32
 80035fa:	2b20      	cmp	r3, #32
 80035fc:	d10e      	bne.n	800361c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	68db      	ldr	r3, [r3, #12]
 8003604:	f003 0320 	and.w	r3, r3, #32
 8003608:	2b20      	cmp	r3, #32
 800360a:	d107      	bne.n	800361c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f06f 0220 	mvn.w	r2, #32
 8003614:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003616:	6878      	ldr	r0, [r7, #4]
 8003618:	f000 faa2 	bl	8003b60 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800361c:	bf00      	nop
 800361e:	3708      	adds	r7, #8
 8003620:	46bd      	mov	sp, r7
 8003622:	bd80      	pop	{r7, pc}

08003624 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b084      	sub	sp, #16
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
 800362c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800362e:	2300      	movs	r3, #0
 8003630:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003638:	2b01      	cmp	r3, #1
 800363a:	d101      	bne.n	8003640 <HAL_TIM_ConfigClockSource+0x1c>
 800363c:	2302      	movs	r3, #2
 800363e:	e0b4      	b.n	80037aa <HAL_TIM_ConfigClockSource+0x186>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2201      	movs	r2, #1
 8003644:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2202      	movs	r2, #2
 800364c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	689b      	ldr	r3, [r3, #8]
 8003656:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003658:	68bb      	ldr	r3, [r7, #8]
 800365a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800365e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003666:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	68ba      	ldr	r2, [r7, #8]
 800366e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003678:	d03e      	beq.n	80036f8 <HAL_TIM_ConfigClockSource+0xd4>
 800367a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800367e:	f200 8087 	bhi.w	8003790 <HAL_TIM_ConfigClockSource+0x16c>
 8003682:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003686:	f000 8086 	beq.w	8003796 <HAL_TIM_ConfigClockSource+0x172>
 800368a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800368e:	d87f      	bhi.n	8003790 <HAL_TIM_ConfigClockSource+0x16c>
 8003690:	2b70      	cmp	r3, #112	; 0x70
 8003692:	d01a      	beq.n	80036ca <HAL_TIM_ConfigClockSource+0xa6>
 8003694:	2b70      	cmp	r3, #112	; 0x70
 8003696:	d87b      	bhi.n	8003790 <HAL_TIM_ConfigClockSource+0x16c>
 8003698:	2b60      	cmp	r3, #96	; 0x60
 800369a:	d050      	beq.n	800373e <HAL_TIM_ConfigClockSource+0x11a>
 800369c:	2b60      	cmp	r3, #96	; 0x60
 800369e:	d877      	bhi.n	8003790 <HAL_TIM_ConfigClockSource+0x16c>
 80036a0:	2b50      	cmp	r3, #80	; 0x50
 80036a2:	d03c      	beq.n	800371e <HAL_TIM_ConfigClockSource+0xfa>
 80036a4:	2b50      	cmp	r3, #80	; 0x50
 80036a6:	d873      	bhi.n	8003790 <HAL_TIM_ConfigClockSource+0x16c>
 80036a8:	2b40      	cmp	r3, #64	; 0x40
 80036aa:	d058      	beq.n	800375e <HAL_TIM_ConfigClockSource+0x13a>
 80036ac:	2b40      	cmp	r3, #64	; 0x40
 80036ae:	d86f      	bhi.n	8003790 <HAL_TIM_ConfigClockSource+0x16c>
 80036b0:	2b30      	cmp	r3, #48	; 0x30
 80036b2:	d064      	beq.n	800377e <HAL_TIM_ConfigClockSource+0x15a>
 80036b4:	2b30      	cmp	r3, #48	; 0x30
 80036b6:	d86b      	bhi.n	8003790 <HAL_TIM_ConfigClockSource+0x16c>
 80036b8:	2b20      	cmp	r3, #32
 80036ba:	d060      	beq.n	800377e <HAL_TIM_ConfigClockSource+0x15a>
 80036bc:	2b20      	cmp	r3, #32
 80036be:	d867      	bhi.n	8003790 <HAL_TIM_ConfigClockSource+0x16c>
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d05c      	beq.n	800377e <HAL_TIM_ConfigClockSource+0x15a>
 80036c4:	2b10      	cmp	r3, #16
 80036c6:	d05a      	beq.n	800377e <HAL_TIM_ConfigClockSource+0x15a>
 80036c8:	e062      	b.n	8003790 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6818      	ldr	r0, [r3, #0]
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	6899      	ldr	r1, [r3, #8]
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	685a      	ldr	r2, [r3, #4]
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	68db      	ldr	r3, [r3, #12]
 80036da:	f000 f98d 	bl	80039f8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80036e6:	68bb      	ldr	r3, [r7, #8]
 80036e8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80036ec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	68ba      	ldr	r2, [r7, #8]
 80036f4:	609a      	str	r2, [r3, #8]
      break;
 80036f6:	e04f      	b.n	8003798 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6818      	ldr	r0, [r3, #0]
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	6899      	ldr	r1, [r3, #8]
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	685a      	ldr	r2, [r3, #4]
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	68db      	ldr	r3, [r3, #12]
 8003708:	f000 f976 	bl	80039f8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	689a      	ldr	r2, [r3, #8]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800371a:	609a      	str	r2, [r3, #8]
      break;
 800371c:	e03c      	b.n	8003798 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6818      	ldr	r0, [r3, #0]
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	6859      	ldr	r1, [r3, #4]
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	68db      	ldr	r3, [r3, #12]
 800372a:	461a      	mov	r2, r3
 800372c:	f000 f8ea 	bl	8003904 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	2150      	movs	r1, #80	; 0x50
 8003736:	4618      	mov	r0, r3
 8003738:	f000 f943 	bl	80039c2 <TIM_ITRx_SetConfig>
      break;
 800373c:	e02c      	b.n	8003798 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6818      	ldr	r0, [r3, #0]
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	6859      	ldr	r1, [r3, #4]
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	68db      	ldr	r3, [r3, #12]
 800374a:	461a      	mov	r2, r3
 800374c:	f000 f909 	bl	8003962 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	2160      	movs	r1, #96	; 0x60
 8003756:	4618      	mov	r0, r3
 8003758:	f000 f933 	bl	80039c2 <TIM_ITRx_SetConfig>
      break;
 800375c:	e01c      	b.n	8003798 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6818      	ldr	r0, [r3, #0]
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	6859      	ldr	r1, [r3, #4]
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	68db      	ldr	r3, [r3, #12]
 800376a:	461a      	mov	r2, r3
 800376c:	f000 f8ca 	bl	8003904 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	2140      	movs	r1, #64	; 0x40
 8003776:	4618      	mov	r0, r3
 8003778:	f000 f923 	bl	80039c2 <TIM_ITRx_SetConfig>
      break;
 800377c:	e00c      	b.n	8003798 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681a      	ldr	r2, [r3, #0]
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	4619      	mov	r1, r3
 8003788:	4610      	mov	r0, r2
 800378a:	f000 f91a 	bl	80039c2 <TIM_ITRx_SetConfig>
      break;
 800378e:	e003      	b.n	8003798 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	73fb      	strb	r3, [r7, #15]
      break;
 8003794:	e000      	b.n	8003798 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003796:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2201      	movs	r2, #1
 800379c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2200      	movs	r2, #0
 80037a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80037a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3710      	adds	r7, #16
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}

080037b2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80037b2:	b480      	push	{r7}
 80037b4:	b083      	sub	sp, #12
 80037b6:	af00      	add	r7, sp, #0
 80037b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80037ba:	bf00      	nop
 80037bc:	370c      	adds	r7, #12
 80037be:	46bd      	mov	sp, r7
 80037c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c4:	4770      	bx	lr

080037c6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80037c6:	b480      	push	{r7}
 80037c8:	b083      	sub	sp, #12
 80037ca:	af00      	add	r7, sp, #0
 80037cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80037ce:	bf00      	nop
 80037d0:	370c      	adds	r7, #12
 80037d2:	46bd      	mov	sp, r7
 80037d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d8:	4770      	bx	lr

080037da <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80037da:	b480      	push	{r7}
 80037dc:	b083      	sub	sp, #12
 80037de:	af00      	add	r7, sp, #0
 80037e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80037e2:	bf00      	nop
 80037e4:	370c      	adds	r7, #12
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr

080037ee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80037ee:	b480      	push	{r7}
 80037f0:	b083      	sub	sp, #12
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80037f6:	bf00      	nop
 80037f8:	370c      	adds	r7, #12
 80037fa:	46bd      	mov	sp, r7
 80037fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003800:	4770      	bx	lr
	...

08003804 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003804:	b480      	push	{r7}
 8003806:	b085      	sub	sp, #20
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
 800380c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	4a34      	ldr	r2, [pc, #208]	; (80038e8 <TIM_Base_SetConfig+0xe4>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d00f      	beq.n	800383c <TIM_Base_SetConfig+0x38>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003822:	d00b      	beq.n	800383c <TIM_Base_SetConfig+0x38>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	4a31      	ldr	r2, [pc, #196]	; (80038ec <TIM_Base_SetConfig+0xe8>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d007      	beq.n	800383c <TIM_Base_SetConfig+0x38>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	4a30      	ldr	r2, [pc, #192]	; (80038f0 <TIM_Base_SetConfig+0xec>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d003      	beq.n	800383c <TIM_Base_SetConfig+0x38>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	4a2f      	ldr	r2, [pc, #188]	; (80038f4 <TIM_Base_SetConfig+0xf0>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d108      	bne.n	800384e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003842:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	68fa      	ldr	r2, [r7, #12]
 800384a:	4313      	orrs	r3, r2
 800384c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	4a25      	ldr	r2, [pc, #148]	; (80038e8 <TIM_Base_SetConfig+0xe4>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d01b      	beq.n	800388e <TIM_Base_SetConfig+0x8a>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800385c:	d017      	beq.n	800388e <TIM_Base_SetConfig+0x8a>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	4a22      	ldr	r2, [pc, #136]	; (80038ec <TIM_Base_SetConfig+0xe8>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d013      	beq.n	800388e <TIM_Base_SetConfig+0x8a>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	4a21      	ldr	r2, [pc, #132]	; (80038f0 <TIM_Base_SetConfig+0xec>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d00f      	beq.n	800388e <TIM_Base_SetConfig+0x8a>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	4a20      	ldr	r2, [pc, #128]	; (80038f4 <TIM_Base_SetConfig+0xf0>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d00b      	beq.n	800388e <TIM_Base_SetConfig+0x8a>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	4a1f      	ldr	r2, [pc, #124]	; (80038f8 <TIM_Base_SetConfig+0xf4>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d007      	beq.n	800388e <TIM_Base_SetConfig+0x8a>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	4a1e      	ldr	r2, [pc, #120]	; (80038fc <TIM_Base_SetConfig+0xf8>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d003      	beq.n	800388e <TIM_Base_SetConfig+0x8a>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	4a1d      	ldr	r2, [pc, #116]	; (8003900 <TIM_Base_SetConfig+0xfc>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d108      	bne.n	80038a0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003894:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	68db      	ldr	r3, [r3, #12]
 800389a:	68fa      	ldr	r2, [r7, #12]
 800389c:	4313      	orrs	r3, r2
 800389e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	695b      	ldr	r3, [r3, #20]
 80038aa:	4313      	orrs	r3, r2
 80038ac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	68fa      	ldr	r2, [r7, #12]
 80038b2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	689a      	ldr	r2, [r3, #8]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	4a08      	ldr	r2, [pc, #32]	; (80038e8 <TIM_Base_SetConfig+0xe4>)
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d103      	bne.n	80038d4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	691a      	ldr	r2, [r3, #16]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2201      	movs	r2, #1
 80038d8:	615a      	str	r2, [r3, #20]
}
 80038da:	bf00      	nop
 80038dc:	3714      	adds	r7, #20
 80038de:	46bd      	mov	sp, r7
 80038e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e4:	4770      	bx	lr
 80038e6:	bf00      	nop
 80038e8:	40010000 	.word	0x40010000
 80038ec:	40000400 	.word	0x40000400
 80038f0:	40000800 	.word	0x40000800
 80038f4:	40000c00 	.word	0x40000c00
 80038f8:	40014000 	.word	0x40014000
 80038fc:	40014400 	.word	0x40014400
 8003900:	40014800 	.word	0x40014800

08003904 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003904:	b480      	push	{r7}
 8003906:	b087      	sub	sp, #28
 8003908:	af00      	add	r7, sp, #0
 800390a:	60f8      	str	r0, [r7, #12]
 800390c:	60b9      	str	r1, [r7, #8]
 800390e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	6a1b      	ldr	r3, [r3, #32]
 8003914:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	6a1b      	ldr	r3, [r3, #32]
 800391a:	f023 0201 	bic.w	r2, r3, #1
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	699b      	ldr	r3, [r3, #24]
 8003926:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003928:	693b      	ldr	r3, [r7, #16]
 800392a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800392e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	011b      	lsls	r3, r3, #4
 8003934:	693a      	ldr	r2, [r7, #16]
 8003936:	4313      	orrs	r3, r2
 8003938:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800393a:	697b      	ldr	r3, [r7, #20]
 800393c:	f023 030a 	bic.w	r3, r3, #10
 8003940:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003942:	697a      	ldr	r2, [r7, #20]
 8003944:	68bb      	ldr	r3, [r7, #8]
 8003946:	4313      	orrs	r3, r2
 8003948:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	693a      	ldr	r2, [r7, #16]
 800394e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	697a      	ldr	r2, [r7, #20]
 8003954:	621a      	str	r2, [r3, #32]
}
 8003956:	bf00      	nop
 8003958:	371c      	adds	r7, #28
 800395a:	46bd      	mov	sp, r7
 800395c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003960:	4770      	bx	lr

08003962 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003962:	b480      	push	{r7}
 8003964:	b087      	sub	sp, #28
 8003966:	af00      	add	r7, sp, #0
 8003968:	60f8      	str	r0, [r7, #12]
 800396a:	60b9      	str	r1, [r7, #8]
 800396c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	6a1b      	ldr	r3, [r3, #32]
 8003972:	f023 0210 	bic.w	r2, r3, #16
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	699b      	ldr	r3, [r3, #24]
 800397e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	6a1b      	ldr	r3, [r3, #32]
 8003984:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800398c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	031b      	lsls	r3, r3, #12
 8003992:	697a      	ldr	r2, [r7, #20]
 8003994:	4313      	orrs	r3, r2
 8003996:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800399e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80039a0:	68bb      	ldr	r3, [r7, #8]
 80039a2:	011b      	lsls	r3, r3, #4
 80039a4:	693a      	ldr	r2, [r7, #16]
 80039a6:	4313      	orrs	r3, r2
 80039a8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	697a      	ldr	r2, [r7, #20]
 80039ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	693a      	ldr	r2, [r7, #16]
 80039b4:	621a      	str	r2, [r3, #32]
}
 80039b6:	bf00      	nop
 80039b8:	371c      	adds	r7, #28
 80039ba:	46bd      	mov	sp, r7
 80039bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c0:	4770      	bx	lr

080039c2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80039c2:	b480      	push	{r7}
 80039c4:	b085      	sub	sp, #20
 80039c6:	af00      	add	r7, sp, #0
 80039c8:	6078      	str	r0, [r7, #4]
 80039ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	689b      	ldr	r3, [r3, #8]
 80039d0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039d8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80039da:	683a      	ldr	r2, [r7, #0]
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	4313      	orrs	r3, r2
 80039e0:	f043 0307 	orr.w	r3, r3, #7
 80039e4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	68fa      	ldr	r2, [r7, #12]
 80039ea:	609a      	str	r2, [r3, #8]
}
 80039ec:	bf00      	nop
 80039ee:	3714      	adds	r7, #20
 80039f0:	46bd      	mov	sp, r7
 80039f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f6:	4770      	bx	lr

080039f8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80039f8:	b480      	push	{r7}
 80039fa:	b087      	sub	sp, #28
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	60f8      	str	r0, [r7, #12]
 8003a00:	60b9      	str	r1, [r7, #8]
 8003a02:	607a      	str	r2, [r7, #4]
 8003a04:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	689b      	ldr	r3, [r3, #8]
 8003a0a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a0c:	697b      	ldr	r3, [r7, #20]
 8003a0e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003a12:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	021a      	lsls	r2, r3, #8
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	431a      	orrs	r2, r3
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	697a      	ldr	r2, [r7, #20]
 8003a22:	4313      	orrs	r3, r2
 8003a24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	697a      	ldr	r2, [r7, #20]
 8003a2a:	609a      	str	r2, [r3, #8]
}
 8003a2c:	bf00      	nop
 8003a2e:	371c      	adds	r7, #28
 8003a30:	46bd      	mov	sp, r7
 8003a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a36:	4770      	bx	lr

08003a38 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	b087      	sub	sp, #28
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	60f8      	str	r0, [r7, #12]
 8003a40:	60b9      	str	r1, [r7, #8]
 8003a42:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003a44:	68bb      	ldr	r3, [r7, #8]
 8003a46:	f003 031f 	and.w	r3, r3, #31
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a50:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	6a1a      	ldr	r2, [r3, #32]
 8003a56:	697b      	ldr	r3, [r7, #20]
 8003a58:	43db      	mvns	r3, r3
 8003a5a:	401a      	ands	r2, r3
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	6a1a      	ldr	r2, [r3, #32]
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	f003 031f 	and.w	r3, r3, #31
 8003a6a:	6879      	ldr	r1, [r7, #4]
 8003a6c:	fa01 f303 	lsl.w	r3, r1, r3
 8003a70:	431a      	orrs	r2, r3
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	621a      	str	r2, [r3, #32]
}
 8003a76:	bf00      	nop
 8003a78:	371c      	adds	r7, #28
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a80:	4770      	bx	lr
	...

08003a84 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003a84:	b480      	push	{r7}
 8003a86:	b085      	sub	sp, #20
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
 8003a8c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a94:	2b01      	cmp	r3, #1
 8003a96:	d101      	bne.n	8003a9c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003a98:	2302      	movs	r3, #2
 8003a9a:	e050      	b.n	8003b3e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2202      	movs	r2, #2
 8003aa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ac2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	68fa      	ldr	r2, [r7, #12]
 8003aca:	4313      	orrs	r3, r2
 8003acc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	68fa      	ldr	r2, [r7, #12]
 8003ad4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a1c      	ldr	r2, [pc, #112]	; (8003b4c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d018      	beq.n	8003b12 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ae8:	d013      	beq.n	8003b12 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a18      	ldr	r2, [pc, #96]	; (8003b50 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d00e      	beq.n	8003b12 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a16      	ldr	r2, [pc, #88]	; (8003b54 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d009      	beq.n	8003b12 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a15      	ldr	r2, [pc, #84]	; (8003b58 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d004      	beq.n	8003b12 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4a13      	ldr	r2, [pc, #76]	; (8003b5c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d10c      	bne.n	8003b2c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003b12:	68bb      	ldr	r3, [r7, #8]
 8003b14:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003b18:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	68ba      	ldr	r2, [r7, #8]
 8003b20:	4313      	orrs	r3, r2
 8003b22:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	68ba      	ldr	r2, [r7, #8]
 8003b2a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2201      	movs	r2, #1
 8003b30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2200      	movs	r2, #0
 8003b38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003b3c:	2300      	movs	r3, #0
}
 8003b3e:	4618      	mov	r0, r3
 8003b40:	3714      	adds	r7, #20
 8003b42:	46bd      	mov	sp, r7
 8003b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b48:	4770      	bx	lr
 8003b4a:	bf00      	nop
 8003b4c:	40010000 	.word	0x40010000
 8003b50:	40000400 	.word	0x40000400
 8003b54:	40000800 	.word	0x40000800
 8003b58:	40000c00 	.word	0x40000c00
 8003b5c:	40014000 	.word	0x40014000

08003b60 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003b60:	b480      	push	{r7}
 8003b62:	b083      	sub	sp, #12
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003b68:	bf00      	nop
 8003b6a:	370c      	adds	r7, #12
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b72:	4770      	bx	lr

08003b74 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003b74:	b480      	push	{r7}
 8003b76:	b083      	sub	sp, #12
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003b7c:	bf00      	nop
 8003b7e:	370c      	adds	r7, #12
 8003b80:	46bd      	mov	sp, r7
 8003b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b86:	4770      	bx	lr

08003b88 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b082      	sub	sp, #8
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d101      	bne.n	8003b9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	e03f      	b.n	8003c1a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ba0:	b2db      	uxtb	r3, r3
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d106      	bne.n	8003bb4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2200      	movs	r2, #0
 8003baa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003bae:	6878      	ldr	r0, [r7, #4]
 8003bb0:	f7fd fcc2 	bl	8001538 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2224      	movs	r2, #36	; 0x24
 8003bb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	68da      	ldr	r2, [r3, #12]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003bca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003bcc:	6878      	ldr	r0, [r7, #4]
 8003bce:	f000 fdd1 	bl	8004774 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	691a      	ldr	r2, [r3, #16]
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003be0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	695a      	ldr	r2, [r3, #20]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003bf0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	68da      	ldr	r2, [r3, #12]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003c00:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	2200      	movs	r2, #0
 8003c06:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2220      	movs	r2, #32
 8003c0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2220      	movs	r2, #32
 8003c14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003c18:	2300      	movs	r3, #0
}
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	3708      	adds	r7, #8
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}
	...

08003c24 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b08c      	sub	sp, #48	; 0x30
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	60f8      	str	r0, [r7, #12]
 8003c2c:	60b9      	str	r1, [r7, #8]
 8003c2e:	4613      	mov	r3, r2
 8003c30:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c38:	b2db      	uxtb	r3, r3
 8003c3a:	2b20      	cmp	r3, #32
 8003c3c:	d165      	bne.n	8003d0a <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c3e:	68bb      	ldr	r3, [r7, #8]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d002      	beq.n	8003c4a <HAL_UART_Transmit_DMA+0x26>
 8003c44:	88fb      	ldrh	r3, [r7, #6]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d101      	bne.n	8003c4e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	e05e      	b.n	8003d0c <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	d101      	bne.n	8003c5c <HAL_UART_Transmit_DMA+0x38>
 8003c58:	2302      	movs	r3, #2
 8003c5a:	e057      	b.n	8003d0c <HAL_UART_Transmit_DMA+0xe8>
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2201      	movs	r2, #1
 8003c60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8003c64:	68ba      	ldr	r2, [r7, #8]
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	88fa      	ldrh	r2, [r7, #6]
 8003c6e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	88fa      	ldrh	r2, [r7, #6]
 8003c74:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	2221      	movs	r2, #33	; 0x21
 8003c80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c88:	4a22      	ldr	r2, [pc, #136]	; (8003d14 <HAL_UART_Transmit_DMA+0xf0>)
 8003c8a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c90:	4a21      	ldr	r2, [pc, #132]	; (8003d18 <HAL_UART_Transmit_DMA+0xf4>)
 8003c92:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c98:	4a20      	ldr	r2, [pc, #128]	; (8003d1c <HAL_UART_Transmit_DMA+0xf8>)
 8003c9a:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8003ca4:	f107 0308 	add.w	r3, r7, #8
 8003ca8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8003cae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cb0:	6819      	ldr	r1, [r3, #0]
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	3304      	adds	r3, #4
 8003cb8:	461a      	mov	r2, r3
 8003cba:	88fb      	ldrh	r3, [r7, #6]
 8003cbc:	f7fe f83a 	bl	8001d34 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003cc8:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	2200      	movs	r2, #0
 8003cce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	3314      	adds	r3, #20
 8003cd8:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cda:	69bb      	ldr	r3, [r7, #24]
 8003cdc:	e853 3f00 	ldrex	r3, [r3]
 8003ce0:	617b      	str	r3, [r7, #20]
   return(result);
 8003ce2:	697b      	ldr	r3, [r7, #20]
 8003ce4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ce8:	62bb      	str	r3, [r7, #40]	; 0x28
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	3314      	adds	r3, #20
 8003cf0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003cf2:	627a      	str	r2, [r7, #36]	; 0x24
 8003cf4:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cf6:	6a39      	ldr	r1, [r7, #32]
 8003cf8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cfa:	e841 2300 	strex	r3, r2, [r1]
 8003cfe:	61fb      	str	r3, [r7, #28]
   return(result);
 8003d00:	69fb      	ldr	r3, [r7, #28]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d1e5      	bne.n	8003cd2 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8003d06:	2300      	movs	r3, #0
 8003d08:	e000      	b.n	8003d0c <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8003d0a:	2302      	movs	r3, #2
  }
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	3730      	adds	r7, #48	; 0x30
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}
 8003d14:	080042a5 	.word	0x080042a5
 8003d18:	0800433f 	.word	0x0800433f
 8003d1c:	0800435b 	.word	0x0800435b

08003d20 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b0ba      	sub	sp, #232	; 0xe8
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	68db      	ldr	r3, [r3, #12]
 8003d38:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	695b      	ldr	r3, [r3, #20]
 8003d42:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003d46:	2300      	movs	r3, #0
 8003d48:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003d52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d56:	f003 030f 	and.w	r3, r3, #15
 8003d5a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003d5e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d10f      	bne.n	8003d86 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003d66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d6a:	f003 0320 	and.w	r3, r3, #32
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d009      	beq.n	8003d86 <HAL_UART_IRQHandler+0x66>
 8003d72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003d76:	f003 0320 	and.w	r3, r3, #32
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d003      	beq.n	8003d86 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003d7e:	6878      	ldr	r0, [r7, #4]
 8003d80:	f000 fc3c 	bl	80045fc <UART_Receive_IT>
      return;
 8003d84:	e256      	b.n	8004234 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003d86:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	f000 80de 	beq.w	8003f4c <HAL_UART_IRQHandler+0x22c>
 8003d90:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003d94:	f003 0301 	and.w	r3, r3, #1
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d106      	bne.n	8003daa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003d9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003da0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	f000 80d1 	beq.w	8003f4c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003daa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003dae:	f003 0301 	and.w	r3, r3, #1
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d00b      	beq.n	8003dce <HAL_UART_IRQHandler+0xae>
 8003db6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003dba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d005      	beq.n	8003dce <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc6:	f043 0201 	orr.w	r2, r3, #1
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003dce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003dd2:	f003 0304 	and.w	r3, r3, #4
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d00b      	beq.n	8003df2 <HAL_UART_IRQHandler+0xd2>
 8003dda:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003dde:	f003 0301 	and.w	r3, r3, #1
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d005      	beq.n	8003df2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dea:	f043 0202 	orr.w	r2, r3, #2
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003df2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003df6:	f003 0302 	and.w	r3, r3, #2
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d00b      	beq.n	8003e16 <HAL_UART_IRQHandler+0xf6>
 8003dfe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003e02:	f003 0301 	and.w	r3, r3, #1
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d005      	beq.n	8003e16 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e0e:	f043 0204 	orr.w	r2, r3, #4
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003e16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e1a:	f003 0308 	and.w	r3, r3, #8
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d011      	beq.n	8003e46 <HAL_UART_IRQHandler+0x126>
 8003e22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e26:	f003 0320 	and.w	r3, r3, #32
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d105      	bne.n	8003e3a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003e2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003e32:	f003 0301 	and.w	r3, r3, #1
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d005      	beq.n	8003e46 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e3e:	f043 0208 	orr.w	r2, r3, #8
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	f000 81ed 	beq.w	800422a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003e50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e54:	f003 0320 	and.w	r3, r3, #32
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d008      	beq.n	8003e6e <HAL_UART_IRQHandler+0x14e>
 8003e5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e60:	f003 0320 	and.w	r3, r3, #32
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d002      	beq.n	8003e6e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003e68:	6878      	ldr	r0, [r7, #4]
 8003e6a:	f000 fbc7 	bl	80045fc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	695b      	ldr	r3, [r3, #20]
 8003e74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e78:	2b40      	cmp	r3, #64	; 0x40
 8003e7a:	bf0c      	ite	eq
 8003e7c:	2301      	moveq	r3, #1
 8003e7e:	2300      	movne	r3, #0
 8003e80:	b2db      	uxtb	r3, r3
 8003e82:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e8a:	f003 0308 	and.w	r3, r3, #8
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d103      	bne.n	8003e9a <HAL_UART_IRQHandler+0x17a>
 8003e92:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d04f      	beq.n	8003f3a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003e9a:	6878      	ldr	r0, [r7, #4]
 8003e9c:	f000 facf 	bl	800443e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	695b      	ldr	r3, [r3, #20]
 8003ea6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003eaa:	2b40      	cmp	r3, #64	; 0x40
 8003eac:	d141      	bne.n	8003f32 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	3314      	adds	r3, #20
 8003eb4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eb8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003ebc:	e853 3f00 	ldrex	r3, [r3]
 8003ec0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003ec4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003ec8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003ecc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	3314      	adds	r3, #20
 8003ed6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003eda:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003ede:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ee2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003ee6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003eea:	e841 2300 	strex	r3, r2, [r1]
 8003eee:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003ef2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d1d9      	bne.n	8003eae <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d013      	beq.n	8003f2a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f06:	4a7d      	ldr	r2, [pc, #500]	; (80040fc <HAL_UART_IRQHandler+0x3dc>)
 8003f08:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f0e:	4618      	mov	r0, r3
 8003f10:	f7fd ffd8 	bl	8001ec4 <HAL_DMA_Abort_IT>
 8003f14:	4603      	mov	r3, r0
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d016      	beq.n	8003f48 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f20:	687a      	ldr	r2, [r7, #4]
 8003f22:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003f24:	4610      	mov	r0, r2
 8003f26:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f28:	e00e      	b.n	8003f48 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003f2a:	6878      	ldr	r0, [r7, #4]
 8003f2c:	f000 f9a4 	bl	8004278 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f30:	e00a      	b.n	8003f48 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003f32:	6878      	ldr	r0, [r7, #4]
 8003f34:	f000 f9a0 	bl	8004278 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f38:	e006      	b.n	8003f48 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	f000 f99c 	bl	8004278 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2200      	movs	r2, #0
 8003f44:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8003f46:	e170      	b.n	800422a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f48:	bf00      	nop
    return;
 8003f4a:	e16e      	b.n	800422a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f50:	2b01      	cmp	r3, #1
 8003f52:	f040 814a 	bne.w	80041ea <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003f56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f5a:	f003 0310 	and.w	r3, r3, #16
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	f000 8143 	beq.w	80041ea <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003f64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f68:	f003 0310 	and.w	r3, r3, #16
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	f000 813c 	beq.w	80041ea <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003f72:	2300      	movs	r3, #0
 8003f74:	60bb      	str	r3, [r7, #8]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	60bb      	str	r3, [r7, #8]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	60bb      	str	r3, [r7, #8]
 8003f86:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	695b      	ldr	r3, [r3, #20]
 8003f8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f92:	2b40      	cmp	r3, #64	; 0x40
 8003f94:	f040 80b4 	bne.w	8004100 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	685b      	ldr	r3, [r3, #4]
 8003fa0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003fa4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	f000 8140 	beq.w	800422e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003fb2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003fb6:	429a      	cmp	r2, r3
 8003fb8:	f080 8139 	bcs.w	800422e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003fc2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fc8:	69db      	ldr	r3, [r3, #28]
 8003fca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003fce:	f000 8088 	beq.w	80040e2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	330c      	adds	r3, #12
 8003fd8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fdc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003fe0:	e853 3f00 	ldrex	r3, [r3]
 8003fe4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003fe8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003fec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ff0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	330c      	adds	r3, #12
 8003ffa:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003ffe:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004002:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004006:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800400a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800400e:	e841 2300 	strex	r3, r2, [r1]
 8004012:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004016:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800401a:	2b00      	cmp	r3, #0
 800401c:	d1d9      	bne.n	8003fd2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	3314      	adds	r3, #20
 8004024:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004026:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004028:	e853 3f00 	ldrex	r3, [r3]
 800402c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800402e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004030:	f023 0301 	bic.w	r3, r3, #1
 8004034:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	3314      	adds	r3, #20
 800403e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004042:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004046:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004048:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800404a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800404e:	e841 2300 	strex	r3, r2, [r1]
 8004052:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004054:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004056:	2b00      	cmp	r3, #0
 8004058:	d1e1      	bne.n	800401e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	3314      	adds	r3, #20
 8004060:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004062:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004064:	e853 3f00 	ldrex	r3, [r3]
 8004068:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800406a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800406c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004070:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	3314      	adds	r3, #20
 800407a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800407e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004080:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004082:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004084:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004086:	e841 2300 	strex	r3, r2, [r1]
 800408a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800408c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800408e:	2b00      	cmp	r3, #0
 8004090:	d1e3      	bne.n	800405a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2220      	movs	r2, #32
 8004096:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2200      	movs	r2, #0
 800409e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	330c      	adds	r3, #12
 80040a6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80040aa:	e853 3f00 	ldrex	r3, [r3]
 80040ae:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80040b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80040b2:	f023 0310 	bic.w	r3, r3, #16
 80040b6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	330c      	adds	r3, #12
 80040c0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80040c4:	65ba      	str	r2, [r7, #88]	; 0x58
 80040c6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040c8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80040ca:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80040cc:	e841 2300 	strex	r3, r2, [r1]
 80040d0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80040d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d1e3      	bne.n	80040a0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040dc:	4618      	mov	r0, r3
 80040de:	f7fd fe81 	bl	8001de4 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80040ea:	b29b      	uxth	r3, r3
 80040ec:	1ad3      	subs	r3, r2, r3
 80040ee:	b29b      	uxth	r3, r3
 80040f0:	4619      	mov	r1, r3
 80040f2:	6878      	ldr	r0, [r7, #4]
 80040f4:	f000 f8ca 	bl	800428c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80040f8:	e099      	b.n	800422e <HAL_UART_IRQHandler+0x50e>
 80040fa:	bf00      	nop
 80040fc:	08004505 	.word	0x08004505
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004108:	b29b      	uxth	r3, r3
 800410a:	1ad3      	subs	r3, r2, r3
 800410c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004114:	b29b      	uxth	r3, r3
 8004116:	2b00      	cmp	r3, #0
 8004118:	f000 808b 	beq.w	8004232 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800411c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004120:	2b00      	cmp	r3, #0
 8004122:	f000 8086 	beq.w	8004232 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	330c      	adds	r3, #12
 800412c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800412e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004130:	e853 3f00 	ldrex	r3, [r3]
 8004134:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004136:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004138:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800413c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	330c      	adds	r3, #12
 8004146:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800414a:	647a      	str	r2, [r7, #68]	; 0x44
 800414c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800414e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004150:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004152:	e841 2300 	strex	r3, r2, [r1]
 8004156:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004158:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800415a:	2b00      	cmp	r3, #0
 800415c:	d1e3      	bne.n	8004126 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	3314      	adds	r3, #20
 8004164:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004168:	e853 3f00 	ldrex	r3, [r3]
 800416c:	623b      	str	r3, [r7, #32]
   return(result);
 800416e:	6a3b      	ldr	r3, [r7, #32]
 8004170:	f023 0301 	bic.w	r3, r3, #1
 8004174:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	3314      	adds	r3, #20
 800417e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004182:	633a      	str	r2, [r7, #48]	; 0x30
 8004184:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004186:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004188:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800418a:	e841 2300 	strex	r3, r2, [r1]
 800418e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004190:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004192:	2b00      	cmp	r3, #0
 8004194:	d1e3      	bne.n	800415e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2220      	movs	r2, #32
 800419a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2200      	movs	r2, #0
 80041a2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	330c      	adds	r3, #12
 80041aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041ac:	693b      	ldr	r3, [r7, #16]
 80041ae:	e853 3f00 	ldrex	r3, [r3]
 80041b2:	60fb      	str	r3, [r7, #12]
   return(result);
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	f023 0310 	bic.w	r3, r3, #16
 80041ba:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	330c      	adds	r3, #12
 80041c4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80041c8:	61fa      	str	r2, [r7, #28]
 80041ca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041cc:	69b9      	ldr	r1, [r7, #24]
 80041ce:	69fa      	ldr	r2, [r7, #28]
 80041d0:	e841 2300 	strex	r3, r2, [r1]
 80041d4:	617b      	str	r3, [r7, #20]
   return(result);
 80041d6:	697b      	ldr	r3, [r7, #20]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d1e3      	bne.n	80041a4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80041dc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80041e0:	4619      	mov	r1, r3
 80041e2:	6878      	ldr	r0, [r7, #4]
 80041e4:	f000 f852 	bl	800428c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80041e8:	e023      	b.n	8004232 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80041ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80041ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d009      	beq.n	800420a <HAL_UART_IRQHandler+0x4ea>
 80041f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80041fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d003      	beq.n	800420a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004202:	6878      	ldr	r0, [r7, #4]
 8004204:	f000 f992 	bl	800452c <UART_Transmit_IT>
    return;
 8004208:	e014      	b.n	8004234 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800420a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800420e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004212:	2b00      	cmp	r3, #0
 8004214:	d00e      	beq.n	8004234 <HAL_UART_IRQHandler+0x514>
 8004216:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800421a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800421e:	2b00      	cmp	r3, #0
 8004220:	d008      	beq.n	8004234 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	f000 f9d2 	bl	80045cc <UART_EndTransmit_IT>
    return;
 8004228:	e004      	b.n	8004234 <HAL_UART_IRQHandler+0x514>
    return;
 800422a:	bf00      	nop
 800422c:	e002      	b.n	8004234 <HAL_UART_IRQHandler+0x514>
      return;
 800422e:	bf00      	nop
 8004230:	e000      	b.n	8004234 <HAL_UART_IRQHandler+0x514>
      return;
 8004232:	bf00      	nop
  }
}
 8004234:	37e8      	adds	r7, #232	; 0xe8
 8004236:	46bd      	mov	sp, r7
 8004238:	bd80      	pop	{r7, pc}
 800423a:	bf00      	nop

0800423c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800423c:	b480      	push	{r7}
 800423e:	b083      	sub	sp, #12
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004244:	bf00      	nop
 8004246:	370c      	adds	r7, #12
 8004248:	46bd      	mov	sp, r7
 800424a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424e:	4770      	bx	lr

08004250 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004250:	b480      	push	{r7}
 8004252:	b083      	sub	sp, #12
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8004258:	bf00      	nop
 800425a:	370c      	adds	r7, #12
 800425c:	46bd      	mov	sp, r7
 800425e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004262:	4770      	bx	lr

08004264 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004264:	b480      	push	{r7}
 8004266:	b083      	sub	sp, #12
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800426c:	bf00      	nop
 800426e:	370c      	adds	r7, #12
 8004270:	46bd      	mov	sp, r7
 8004272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004276:	4770      	bx	lr

08004278 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004278:	b480      	push	{r7}
 800427a:	b083      	sub	sp, #12
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004280:	bf00      	nop
 8004282:	370c      	adds	r7, #12
 8004284:	46bd      	mov	sp, r7
 8004286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428a:	4770      	bx	lr

0800428c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800428c:	b480      	push	{r7}
 800428e:	b083      	sub	sp, #12
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
 8004294:	460b      	mov	r3, r1
 8004296:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004298:	bf00      	nop
 800429a:	370c      	adds	r7, #12
 800429c:	46bd      	mov	sp, r7
 800429e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a2:	4770      	bx	lr

080042a4 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b090      	sub	sp, #64	; 0x40
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042b0:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d137      	bne.n	8004330 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80042c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042c2:	2200      	movs	r2, #0
 80042c4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80042c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	3314      	adds	r3, #20
 80042cc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042d0:	e853 3f00 	ldrex	r3, [r3]
 80042d4:	623b      	str	r3, [r7, #32]
   return(result);
 80042d6:	6a3b      	ldr	r3, [r7, #32]
 80042d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80042dc:	63bb      	str	r3, [r7, #56]	; 0x38
 80042de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	3314      	adds	r3, #20
 80042e4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80042e6:	633a      	str	r2, [r7, #48]	; 0x30
 80042e8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042ea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80042ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80042ee:	e841 2300 	strex	r3, r2, [r1]
 80042f2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80042f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d1e5      	bne.n	80042c6 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80042fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	330c      	adds	r3, #12
 8004300:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004302:	693b      	ldr	r3, [r7, #16]
 8004304:	e853 3f00 	ldrex	r3, [r3]
 8004308:	60fb      	str	r3, [r7, #12]
   return(result);
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004310:	637b      	str	r3, [r7, #52]	; 0x34
 8004312:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	330c      	adds	r3, #12
 8004318:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800431a:	61fa      	str	r2, [r7, #28]
 800431c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800431e:	69b9      	ldr	r1, [r7, #24]
 8004320:	69fa      	ldr	r2, [r7, #28]
 8004322:	e841 2300 	strex	r3, r2, [r1]
 8004326:	617b      	str	r3, [r7, #20]
   return(result);
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d1e5      	bne.n	80042fa <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800432e:	e002      	b.n	8004336 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8004330:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8004332:	f7ff ff83 	bl	800423c <HAL_UART_TxCpltCallback>
}
 8004336:	bf00      	nop
 8004338:	3740      	adds	r7, #64	; 0x40
 800433a:	46bd      	mov	sp, r7
 800433c:	bd80      	pop	{r7, pc}

0800433e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800433e:	b580      	push	{r7, lr}
 8004340:	b084      	sub	sp, #16
 8004342:	af00      	add	r7, sp, #0
 8004344:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800434a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800434c:	68f8      	ldr	r0, [r7, #12]
 800434e:	f7ff ff7f 	bl	8004250 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004352:	bf00      	nop
 8004354:	3710      	adds	r7, #16
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}

0800435a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800435a:	b580      	push	{r7, lr}
 800435c:	b084      	sub	sp, #16
 800435e:	af00      	add	r7, sp, #0
 8004360:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004362:	2300      	movs	r3, #0
 8004364:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800436a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800436c:	68bb      	ldr	r3, [r7, #8]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	695b      	ldr	r3, [r3, #20]
 8004372:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004376:	2b80      	cmp	r3, #128	; 0x80
 8004378:	bf0c      	ite	eq
 800437a:	2301      	moveq	r3, #1
 800437c:	2300      	movne	r3, #0
 800437e:	b2db      	uxtb	r3, r3
 8004380:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004382:	68bb      	ldr	r3, [r7, #8]
 8004384:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004388:	b2db      	uxtb	r3, r3
 800438a:	2b21      	cmp	r3, #33	; 0x21
 800438c:	d108      	bne.n	80043a0 <UART_DMAError+0x46>
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d005      	beq.n	80043a0 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	2200      	movs	r2, #0
 8004398:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800439a:	68b8      	ldr	r0, [r7, #8]
 800439c:	f000 f827 	bl	80043ee <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	695b      	ldr	r3, [r3, #20]
 80043a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043aa:	2b40      	cmp	r3, #64	; 0x40
 80043ac:	bf0c      	ite	eq
 80043ae:	2301      	moveq	r3, #1
 80043b0:	2300      	movne	r3, #0
 80043b2:	b2db      	uxtb	r3, r3
 80043b4:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80043b6:	68bb      	ldr	r3, [r7, #8]
 80043b8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80043bc:	b2db      	uxtb	r3, r3
 80043be:	2b22      	cmp	r3, #34	; 0x22
 80043c0:	d108      	bne.n	80043d4 <UART_DMAError+0x7a>
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d005      	beq.n	80043d4 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80043c8:	68bb      	ldr	r3, [r7, #8]
 80043ca:	2200      	movs	r2, #0
 80043cc:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80043ce:	68b8      	ldr	r0, [r7, #8]
 80043d0:	f000 f835 	bl	800443e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043d8:	f043 0210 	orr.w	r2, r3, #16
 80043dc:	68bb      	ldr	r3, [r7, #8]
 80043de:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80043e0:	68b8      	ldr	r0, [r7, #8]
 80043e2:	f7ff ff49 	bl	8004278 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80043e6:	bf00      	nop
 80043e8:	3710      	adds	r7, #16
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bd80      	pop	{r7, pc}

080043ee <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80043ee:	b480      	push	{r7}
 80043f0:	b089      	sub	sp, #36	; 0x24
 80043f2:	af00      	add	r7, sp, #0
 80043f4:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	330c      	adds	r3, #12
 80043fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	e853 3f00 	ldrex	r3, [r3]
 8004404:	60bb      	str	r3, [r7, #8]
   return(result);
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800440c:	61fb      	str	r3, [r7, #28]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	330c      	adds	r3, #12
 8004414:	69fa      	ldr	r2, [r7, #28]
 8004416:	61ba      	str	r2, [r7, #24]
 8004418:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800441a:	6979      	ldr	r1, [r7, #20]
 800441c:	69ba      	ldr	r2, [r7, #24]
 800441e:	e841 2300 	strex	r3, r2, [r1]
 8004422:	613b      	str	r3, [r7, #16]
   return(result);
 8004424:	693b      	ldr	r3, [r7, #16]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d1e5      	bne.n	80043f6 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2220      	movs	r2, #32
 800442e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8004432:	bf00      	nop
 8004434:	3724      	adds	r7, #36	; 0x24
 8004436:	46bd      	mov	sp, r7
 8004438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443c:	4770      	bx	lr

0800443e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800443e:	b480      	push	{r7}
 8004440:	b095      	sub	sp, #84	; 0x54
 8004442:	af00      	add	r7, sp, #0
 8004444:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	330c      	adds	r3, #12
 800444c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800444e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004450:	e853 3f00 	ldrex	r3, [r3]
 8004454:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004456:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004458:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800445c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	330c      	adds	r3, #12
 8004464:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004466:	643a      	str	r2, [r7, #64]	; 0x40
 8004468:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800446a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800446c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800446e:	e841 2300 	strex	r3, r2, [r1]
 8004472:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004474:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004476:	2b00      	cmp	r3, #0
 8004478:	d1e5      	bne.n	8004446 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	3314      	adds	r3, #20
 8004480:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004482:	6a3b      	ldr	r3, [r7, #32]
 8004484:	e853 3f00 	ldrex	r3, [r3]
 8004488:	61fb      	str	r3, [r7, #28]
   return(result);
 800448a:	69fb      	ldr	r3, [r7, #28]
 800448c:	f023 0301 	bic.w	r3, r3, #1
 8004490:	64bb      	str	r3, [r7, #72]	; 0x48
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	3314      	adds	r3, #20
 8004498:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800449a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800449c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800449e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80044a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80044a2:	e841 2300 	strex	r3, r2, [r1]
 80044a6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80044a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d1e5      	bne.n	800447a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044b2:	2b01      	cmp	r3, #1
 80044b4:	d119      	bne.n	80044ea <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	330c      	adds	r3, #12
 80044bc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	e853 3f00 	ldrex	r3, [r3]
 80044c4:	60bb      	str	r3, [r7, #8]
   return(result);
 80044c6:	68bb      	ldr	r3, [r7, #8]
 80044c8:	f023 0310 	bic.w	r3, r3, #16
 80044cc:	647b      	str	r3, [r7, #68]	; 0x44
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	330c      	adds	r3, #12
 80044d4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80044d6:	61ba      	str	r2, [r7, #24]
 80044d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044da:	6979      	ldr	r1, [r7, #20]
 80044dc:	69ba      	ldr	r2, [r7, #24]
 80044de:	e841 2300 	strex	r3, r2, [r1]
 80044e2:	613b      	str	r3, [r7, #16]
   return(result);
 80044e4:	693b      	ldr	r3, [r7, #16]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d1e5      	bne.n	80044b6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2220      	movs	r2, #32
 80044ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2200      	movs	r2, #0
 80044f6:	631a      	str	r2, [r3, #48]	; 0x30
}
 80044f8:	bf00      	nop
 80044fa:	3754      	adds	r7, #84	; 0x54
 80044fc:	46bd      	mov	sp, r7
 80044fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004502:	4770      	bx	lr

08004504 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b084      	sub	sp, #16
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004510:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	2200      	movs	r2, #0
 8004516:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	2200      	movs	r2, #0
 800451c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800451e:	68f8      	ldr	r0, [r7, #12]
 8004520:	f7ff feaa 	bl	8004278 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004524:	bf00      	nop
 8004526:	3710      	adds	r7, #16
 8004528:	46bd      	mov	sp, r7
 800452a:	bd80      	pop	{r7, pc}

0800452c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800452c:	b480      	push	{r7}
 800452e:	b085      	sub	sp, #20
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800453a:	b2db      	uxtb	r3, r3
 800453c:	2b21      	cmp	r3, #33	; 0x21
 800453e:	d13e      	bne.n	80045be <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	689b      	ldr	r3, [r3, #8]
 8004544:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004548:	d114      	bne.n	8004574 <UART_Transmit_IT+0x48>
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	691b      	ldr	r3, [r3, #16]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d110      	bne.n	8004574 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6a1b      	ldr	r3, [r3, #32]
 8004556:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	881b      	ldrh	r3, [r3, #0]
 800455c:	461a      	mov	r2, r3
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004566:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6a1b      	ldr	r3, [r3, #32]
 800456c:	1c9a      	adds	r2, r3, #2
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	621a      	str	r2, [r3, #32]
 8004572:	e008      	b.n	8004586 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6a1b      	ldr	r3, [r3, #32]
 8004578:	1c59      	adds	r1, r3, #1
 800457a:	687a      	ldr	r2, [r7, #4]
 800457c:	6211      	str	r1, [r2, #32]
 800457e:	781a      	ldrb	r2, [r3, #0]
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800458a:	b29b      	uxth	r3, r3
 800458c:	3b01      	subs	r3, #1
 800458e:	b29b      	uxth	r3, r3
 8004590:	687a      	ldr	r2, [r7, #4]
 8004592:	4619      	mov	r1, r3
 8004594:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004596:	2b00      	cmp	r3, #0
 8004598:	d10f      	bne.n	80045ba <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	68da      	ldr	r2, [r3, #12]
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80045a8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	68da      	ldr	r2, [r3, #12]
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80045b8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80045ba:	2300      	movs	r3, #0
 80045bc:	e000      	b.n	80045c0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80045be:	2302      	movs	r3, #2
  }
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	3714      	adds	r7, #20
 80045c4:	46bd      	mov	sp, r7
 80045c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ca:	4770      	bx	lr

080045cc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b082      	sub	sp, #8
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	68da      	ldr	r2, [r3, #12]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80045e2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2220      	movs	r2, #32
 80045e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80045ec:	6878      	ldr	r0, [r7, #4]
 80045ee:	f7ff fe25 	bl	800423c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80045f2:	2300      	movs	r3, #0
}
 80045f4:	4618      	mov	r0, r3
 80045f6:	3708      	adds	r7, #8
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bd80      	pop	{r7, pc}

080045fc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b08c      	sub	sp, #48	; 0x30
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800460a:	b2db      	uxtb	r3, r3
 800460c:	2b22      	cmp	r3, #34	; 0x22
 800460e:	f040 80ab 	bne.w	8004768 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	689b      	ldr	r3, [r3, #8]
 8004616:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800461a:	d117      	bne.n	800464c <UART_Receive_IT+0x50>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	691b      	ldr	r3, [r3, #16]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d113      	bne.n	800464c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004624:	2300      	movs	r3, #0
 8004626:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800462c:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	b29b      	uxth	r3, r3
 8004636:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800463a:	b29a      	uxth	r2, r3
 800463c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800463e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004644:	1c9a      	adds	r2, r3, #2
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	629a      	str	r2, [r3, #40]	; 0x28
 800464a:	e026      	b.n	800469a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004650:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004652:	2300      	movs	r3, #0
 8004654:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	689b      	ldr	r3, [r3, #8]
 800465a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800465e:	d007      	beq.n	8004670 <UART_Receive_IT+0x74>
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	689b      	ldr	r3, [r3, #8]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d10a      	bne.n	800467e <UART_Receive_IT+0x82>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	691b      	ldr	r3, [r3, #16]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d106      	bne.n	800467e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	b2da      	uxtb	r2, r3
 8004678:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800467a:	701a      	strb	r2, [r3, #0]
 800467c:	e008      	b.n	8004690 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	b2db      	uxtb	r3, r3
 8004686:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800468a:	b2da      	uxtb	r2, r3
 800468c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800468e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004694:	1c5a      	adds	r2, r3, #1
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800469e:	b29b      	uxth	r3, r3
 80046a0:	3b01      	subs	r3, #1
 80046a2:	b29b      	uxth	r3, r3
 80046a4:	687a      	ldr	r2, [r7, #4]
 80046a6:	4619      	mov	r1, r3
 80046a8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d15a      	bne.n	8004764 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	68da      	ldr	r2, [r3, #12]
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f022 0220 	bic.w	r2, r2, #32
 80046bc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	68da      	ldr	r2, [r3, #12]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80046cc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	695a      	ldr	r2, [r3, #20]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f022 0201 	bic.w	r2, r2, #1
 80046dc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2220      	movs	r2, #32
 80046e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046ea:	2b01      	cmp	r3, #1
 80046ec:	d135      	bne.n	800475a <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2200      	movs	r2, #0
 80046f2:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	330c      	adds	r3, #12
 80046fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046fc:	697b      	ldr	r3, [r7, #20]
 80046fe:	e853 3f00 	ldrex	r3, [r3]
 8004702:	613b      	str	r3, [r7, #16]
   return(result);
 8004704:	693b      	ldr	r3, [r7, #16]
 8004706:	f023 0310 	bic.w	r3, r3, #16
 800470a:	627b      	str	r3, [r7, #36]	; 0x24
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	330c      	adds	r3, #12
 8004712:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004714:	623a      	str	r2, [r7, #32]
 8004716:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004718:	69f9      	ldr	r1, [r7, #28]
 800471a:	6a3a      	ldr	r2, [r7, #32]
 800471c:	e841 2300 	strex	r3, r2, [r1]
 8004720:	61bb      	str	r3, [r7, #24]
   return(result);
 8004722:	69bb      	ldr	r3, [r7, #24]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d1e5      	bne.n	80046f4 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 0310 	and.w	r3, r3, #16
 8004732:	2b10      	cmp	r3, #16
 8004734:	d10a      	bne.n	800474c <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004736:	2300      	movs	r3, #0
 8004738:	60fb      	str	r3, [r7, #12]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	60fb      	str	r3, [r7, #12]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	60fb      	str	r3, [r7, #12]
 800474a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004750:	4619      	mov	r1, r3
 8004752:	6878      	ldr	r0, [r7, #4]
 8004754:	f7ff fd9a 	bl	800428c <HAL_UARTEx_RxEventCallback>
 8004758:	e002      	b.n	8004760 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800475a:	6878      	ldr	r0, [r7, #4]
 800475c:	f7ff fd82 	bl	8004264 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004760:	2300      	movs	r3, #0
 8004762:	e002      	b.n	800476a <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8004764:	2300      	movs	r3, #0
 8004766:	e000      	b.n	800476a <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8004768:	2302      	movs	r3, #2
  }
}
 800476a:	4618      	mov	r0, r3
 800476c:	3730      	adds	r7, #48	; 0x30
 800476e:	46bd      	mov	sp, r7
 8004770:	bd80      	pop	{r7, pc}
	...

08004774 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004774:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004778:	b0c0      	sub	sp, #256	; 0x100
 800477a:	af00      	add	r7, sp, #0
 800477c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004780:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	691b      	ldr	r3, [r3, #16]
 8004788:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800478c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004790:	68d9      	ldr	r1, [r3, #12]
 8004792:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004796:	681a      	ldr	r2, [r3, #0]
 8004798:	ea40 0301 	orr.w	r3, r0, r1
 800479c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800479e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047a2:	689a      	ldr	r2, [r3, #8]
 80047a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047a8:	691b      	ldr	r3, [r3, #16]
 80047aa:	431a      	orrs	r2, r3
 80047ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047b0:	695b      	ldr	r3, [r3, #20]
 80047b2:	431a      	orrs	r2, r3
 80047b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047b8:	69db      	ldr	r3, [r3, #28]
 80047ba:	4313      	orrs	r3, r2
 80047bc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80047c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	68db      	ldr	r3, [r3, #12]
 80047c8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80047cc:	f021 010c 	bic.w	r1, r1, #12
 80047d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047d4:	681a      	ldr	r2, [r3, #0]
 80047d6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80047da:	430b      	orrs	r3, r1
 80047dc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80047de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	695b      	ldr	r3, [r3, #20]
 80047e6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80047ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047ee:	6999      	ldr	r1, [r3, #24]
 80047f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047f4:	681a      	ldr	r2, [r3, #0]
 80047f6:	ea40 0301 	orr.w	r3, r0, r1
 80047fa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80047fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004800:	681a      	ldr	r2, [r3, #0]
 8004802:	4b8f      	ldr	r3, [pc, #572]	; (8004a40 <UART_SetConfig+0x2cc>)
 8004804:	429a      	cmp	r2, r3
 8004806:	d005      	beq.n	8004814 <UART_SetConfig+0xa0>
 8004808:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800480c:	681a      	ldr	r2, [r3, #0]
 800480e:	4b8d      	ldr	r3, [pc, #564]	; (8004a44 <UART_SetConfig+0x2d0>)
 8004810:	429a      	cmp	r2, r3
 8004812:	d104      	bne.n	800481e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004814:	f7fe fc04 	bl	8003020 <HAL_RCC_GetPCLK2Freq>
 8004818:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800481c:	e003      	b.n	8004826 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800481e:	f7fe fbeb 	bl	8002ff8 <HAL_RCC_GetPCLK1Freq>
 8004822:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004826:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800482a:	69db      	ldr	r3, [r3, #28]
 800482c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004830:	f040 810c 	bne.w	8004a4c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004834:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004838:	2200      	movs	r2, #0
 800483a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800483e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004842:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004846:	4622      	mov	r2, r4
 8004848:	462b      	mov	r3, r5
 800484a:	1891      	adds	r1, r2, r2
 800484c:	65b9      	str	r1, [r7, #88]	; 0x58
 800484e:	415b      	adcs	r3, r3
 8004850:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004852:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004856:	4621      	mov	r1, r4
 8004858:	eb12 0801 	adds.w	r8, r2, r1
 800485c:	4629      	mov	r1, r5
 800485e:	eb43 0901 	adc.w	r9, r3, r1
 8004862:	f04f 0200 	mov.w	r2, #0
 8004866:	f04f 0300 	mov.w	r3, #0
 800486a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800486e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004872:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004876:	4690      	mov	r8, r2
 8004878:	4699      	mov	r9, r3
 800487a:	4623      	mov	r3, r4
 800487c:	eb18 0303 	adds.w	r3, r8, r3
 8004880:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004884:	462b      	mov	r3, r5
 8004886:	eb49 0303 	adc.w	r3, r9, r3
 800488a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800488e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	2200      	movs	r2, #0
 8004896:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800489a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800489e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80048a2:	460b      	mov	r3, r1
 80048a4:	18db      	adds	r3, r3, r3
 80048a6:	653b      	str	r3, [r7, #80]	; 0x50
 80048a8:	4613      	mov	r3, r2
 80048aa:	eb42 0303 	adc.w	r3, r2, r3
 80048ae:	657b      	str	r3, [r7, #84]	; 0x54
 80048b0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80048b4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80048b8:	f7fc f9ce 	bl	8000c58 <__aeabi_uldivmod>
 80048bc:	4602      	mov	r2, r0
 80048be:	460b      	mov	r3, r1
 80048c0:	4b61      	ldr	r3, [pc, #388]	; (8004a48 <UART_SetConfig+0x2d4>)
 80048c2:	fba3 2302 	umull	r2, r3, r3, r2
 80048c6:	095b      	lsrs	r3, r3, #5
 80048c8:	011c      	lsls	r4, r3, #4
 80048ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80048ce:	2200      	movs	r2, #0
 80048d0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80048d4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80048d8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80048dc:	4642      	mov	r2, r8
 80048de:	464b      	mov	r3, r9
 80048e0:	1891      	adds	r1, r2, r2
 80048e2:	64b9      	str	r1, [r7, #72]	; 0x48
 80048e4:	415b      	adcs	r3, r3
 80048e6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80048e8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80048ec:	4641      	mov	r1, r8
 80048ee:	eb12 0a01 	adds.w	sl, r2, r1
 80048f2:	4649      	mov	r1, r9
 80048f4:	eb43 0b01 	adc.w	fp, r3, r1
 80048f8:	f04f 0200 	mov.w	r2, #0
 80048fc:	f04f 0300 	mov.w	r3, #0
 8004900:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004904:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004908:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800490c:	4692      	mov	sl, r2
 800490e:	469b      	mov	fp, r3
 8004910:	4643      	mov	r3, r8
 8004912:	eb1a 0303 	adds.w	r3, sl, r3
 8004916:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800491a:	464b      	mov	r3, r9
 800491c:	eb4b 0303 	adc.w	r3, fp, r3
 8004920:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004924:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	2200      	movs	r2, #0
 800492c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004930:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004934:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004938:	460b      	mov	r3, r1
 800493a:	18db      	adds	r3, r3, r3
 800493c:	643b      	str	r3, [r7, #64]	; 0x40
 800493e:	4613      	mov	r3, r2
 8004940:	eb42 0303 	adc.w	r3, r2, r3
 8004944:	647b      	str	r3, [r7, #68]	; 0x44
 8004946:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800494a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800494e:	f7fc f983 	bl	8000c58 <__aeabi_uldivmod>
 8004952:	4602      	mov	r2, r0
 8004954:	460b      	mov	r3, r1
 8004956:	4611      	mov	r1, r2
 8004958:	4b3b      	ldr	r3, [pc, #236]	; (8004a48 <UART_SetConfig+0x2d4>)
 800495a:	fba3 2301 	umull	r2, r3, r3, r1
 800495e:	095b      	lsrs	r3, r3, #5
 8004960:	2264      	movs	r2, #100	; 0x64
 8004962:	fb02 f303 	mul.w	r3, r2, r3
 8004966:	1acb      	subs	r3, r1, r3
 8004968:	00db      	lsls	r3, r3, #3
 800496a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800496e:	4b36      	ldr	r3, [pc, #216]	; (8004a48 <UART_SetConfig+0x2d4>)
 8004970:	fba3 2302 	umull	r2, r3, r3, r2
 8004974:	095b      	lsrs	r3, r3, #5
 8004976:	005b      	lsls	r3, r3, #1
 8004978:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800497c:	441c      	add	r4, r3
 800497e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004982:	2200      	movs	r2, #0
 8004984:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004988:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800498c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004990:	4642      	mov	r2, r8
 8004992:	464b      	mov	r3, r9
 8004994:	1891      	adds	r1, r2, r2
 8004996:	63b9      	str	r1, [r7, #56]	; 0x38
 8004998:	415b      	adcs	r3, r3
 800499a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800499c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80049a0:	4641      	mov	r1, r8
 80049a2:	1851      	adds	r1, r2, r1
 80049a4:	6339      	str	r1, [r7, #48]	; 0x30
 80049a6:	4649      	mov	r1, r9
 80049a8:	414b      	adcs	r3, r1
 80049aa:	637b      	str	r3, [r7, #52]	; 0x34
 80049ac:	f04f 0200 	mov.w	r2, #0
 80049b0:	f04f 0300 	mov.w	r3, #0
 80049b4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80049b8:	4659      	mov	r1, fp
 80049ba:	00cb      	lsls	r3, r1, #3
 80049bc:	4651      	mov	r1, sl
 80049be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80049c2:	4651      	mov	r1, sl
 80049c4:	00ca      	lsls	r2, r1, #3
 80049c6:	4610      	mov	r0, r2
 80049c8:	4619      	mov	r1, r3
 80049ca:	4603      	mov	r3, r0
 80049cc:	4642      	mov	r2, r8
 80049ce:	189b      	adds	r3, r3, r2
 80049d0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80049d4:	464b      	mov	r3, r9
 80049d6:	460a      	mov	r2, r1
 80049d8:	eb42 0303 	adc.w	r3, r2, r3
 80049dc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80049e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049e4:	685b      	ldr	r3, [r3, #4]
 80049e6:	2200      	movs	r2, #0
 80049e8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80049ec:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80049f0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80049f4:	460b      	mov	r3, r1
 80049f6:	18db      	adds	r3, r3, r3
 80049f8:	62bb      	str	r3, [r7, #40]	; 0x28
 80049fa:	4613      	mov	r3, r2
 80049fc:	eb42 0303 	adc.w	r3, r2, r3
 8004a00:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004a02:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004a06:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004a0a:	f7fc f925 	bl	8000c58 <__aeabi_uldivmod>
 8004a0e:	4602      	mov	r2, r0
 8004a10:	460b      	mov	r3, r1
 8004a12:	4b0d      	ldr	r3, [pc, #52]	; (8004a48 <UART_SetConfig+0x2d4>)
 8004a14:	fba3 1302 	umull	r1, r3, r3, r2
 8004a18:	095b      	lsrs	r3, r3, #5
 8004a1a:	2164      	movs	r1, #100	; 0x64
 8004a1c:	fb01 f303 	mul.w	r3, r1, r3
 8004a20:	1ad3      	subs	r3, r2, r3
 8004a22:	00db      	lsls	r3, r3, #3
 8004a24:	3332      	adds	r3, #50	; 0x32
 8004a26:	4a08      	ldr	r2, [pc, #32]	; (8004a48 <UART_SetConfig+0x2d4>)
 8004a28:	fba2 2303 	umull	r2, r3, r2, r3
 8004a2c:	095b      	lsrs	r3, r3, #5
 8004a2e:	f003 0207 	and.w	r2, r3, #7
 8004a32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4422      	add	r2, r4
 8004a3a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004a3c:	e106      	b.n	8004c4c <UART_SetConfig+0x4d8>
 8004a3e:	bf00      	nop
 8004a40:	40011000 	.word	0x40011000
 8004a44:	40011400 	.word	0x40011400
 8004a48:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004a4c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004a50:	2200      	movs	r2, #0
 8004a52:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004a56:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004a5a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004a5e:	4642      	mov	r2, r8
 8004a60:	464b      	mov	r3, r9
 8004a62:	1891      	adds	r1, r2, r2
 8004a64:	6239      	str	r1, [r7, #32]
 8004a66:	415b      	adcs	r3, r3
 8004a68:	627b      	str	r3, [r7, #36]	; 0x24
 8004a6a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004a6e:	4641      	mov	r1, r8
 8004a70:	1854      	adds	r4, r2, r1
 8004a72:	4649      	mov	r1, r9
 8004a74:	eb43 0501 	adc.w	r5, r3, r1
 8004a78:	f04f 0200 	mov.w	r2, #0
 8004a7c:	f04f 0300 	mov.w	r3, #0
 8004a80:	00eb      	lsls	r3, r5, #3
 8004a82:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004a86:	00e2      	lsls	r2, r4, #3
 8004a88:	4614      	mov	r4, r2
 8004a8a:	461d      	mov	r5, r3
 8004a8c:	4643      	mov	r3, r8
 8004a8e:	18e3      	adds	r3, r4, r3
 8004a90:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004a94:	464b      	mov	r3, r9
 8004a96:	eb45 0303 	adc.w	r3, r5, r3
 8004a9a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004a9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004aaa:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004aae:	f04f 0200 	mov.w	r2, #0
 8004ab2:	f04f 0300 	mov.w	r3, #0
 8004ab6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004aba:	4629      	mov	r1, r5
 8004abc:	008b      	lsls	r3, r1, #2
 8004abe:	4621      	mov	r1, r4
 8004ac0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004ac4:	4621      	mov	r1, r4
 8004ac6:	008a      	lsls	r2, r1, #2
 8004ac8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004acc:	f7fc f8c4 	bl	8000c58 <__aeabi_uldivmod>
 8004ad0:	4602      	mov	r2, r0
 8004ad2:	460b      	mov	r3, r1
 8004ad4:	4b60      	ldr	r3, [pc, #384]	; (8004c58 <UART_SetConfig+0x4e4>)
 8004ad6:	fba3 2302 	umull	r2, r3, r3, r2
 8004ada:	095b      	lsrs	r3, r3, #5
 8004adc:	011c      	lsls	r4, r3, #4
 8004ade:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004ae8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004aec:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004af0:	4642      	mov	r2, r8
 8004af2:	464b      	mov	r3, r9
 8004af4:	1891      	adds	r1, r2, r2
 8004af6:	61b9      	str	r1, [r7, #24]
 8004af8:	415b      	adcs	r3, r3
 8004afa:	61fb      	str	r3, [r7, #28]
 8004afc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b00:	4641      	mov	r1, r8
 8004b02:	1851      	adds	r1, r2, r1
 8004b04:	6139      	str	r1, [r7, #16]
 8004b06:	4649      	mov	r1, r9
 8004b08:	414b      	adcs	r3, r1
 8004b0a:	617b      	str	r3, [r7, #20]
 8004b0c:	f04f 0200 	mov.w	r2, #0
 8004b10:	f04f 0300 	mov.w	r3, #0
 8004b14:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004b18:	4659      	mov	r1, fp
 8004b1a:	00cb      	lsls	r3, r1, #3
 8004b1c:	4651      	mov	r1, sl
 8004b1e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b22:	4651      	mov	r1, sl
 8004b24:	00ca      	lsls	r2, r1, #3
 8004b26:	4610      	mov	r0, r2
 8004b28:	4619      	mov	r1, r3
 8004b2a:	4603      	mov	r3, r0
 8004b2c:	4642      	mov	r2, r8
 8004b2e:	189b      	adds	r3, r3, r2
 8004b30:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004b34:	464b      	mov	r3, r9
 8004b36:	460a      	mov	r2, r1
 8004b38:	eb42 0303 	adc.w	r3, r2, r3
 8004b3c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004b40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b44:	685b      	ldr	r3, [r3, #4]
 8004b46:	2200      	movs	r2, #0
 8004b48:	67bb      	str	r3, [r7, #120]	; 0x78
 8004b4a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004b4c:	f04f 0200 	mov.w	r2, #0
 8004b50:	f04f 0300 	mov.w	r3, #0
 8004b54:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004b58:	4649      	mov	r1, r9
 8004b5a:	008b      	lsls	r3, r1, #2
 8004b5c:	4641      	mov	r1, r8
 8004b5e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004b62:	4641      	mov	r1, r8
 8004b64:	008a      	lsls	r2, r1, #2
 8004b66:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004b6a:	f7fc f875 	bl	8000c58 <__aeabi_uldivmod>
 8004b6e:	4602      	mov	r2, r0
 8004b70:	460b      	mov	r3, r1
 8004b72:	4611      	mov	r1, r2
 8004b74:	4b38      	ldr	r3, [pc, #224]	; (8004c58 <UART_SetConfig+0x4e4>)
 8004b76:	fba3 2301 	umull	r2, r3, r3, r1
 8004b7a:	095b      	lsrs	r3, r3, #5
 8004b7c:	2264      	movs	r2, #100	; 0x64
 8004b7e:	fb02 f303 	mul.w	r3, r2, r3
 8004b82:	1acb      	subs	r3, r1, r3
 8004b84:	011b      	lsls	r3, r3, #4
 8004b86:	3332      	adds	r3, #50	; 0x32
 8004b88:	4a33      	ldr	r2, [pc, #204]	; (8004c58 <UART_SetConfig+0x4e4>)
 8004b8a:	fba2 2303 	umull	r2, r3, r2, r3
 8004b8e:	095b      	lsrs	r3, r3, #5
 8004b90:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004b94:	441c      	add	r4, r3
 8004b96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	673b      	str	r3, [r7, #112]	; 0x70
 8004b9e:	677a      	str	r2, [r7, #116]	; 0x74
 8004ba0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004ba4:	4642      	mov	r2, r8
 8004ba6:	464b      	mov	r3, r9
 8004ba8:	1891      	adds	r1, r2, r2
 8004baa:	60b9      	str	r1, [r7, #8]
 8004bac:	415b      	adcs	r3, r3
 8004bae:	60fb      	str	r3, [r7, #12]
 8004bb0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004bb4:	4641      	mov	r1, r8
 8004bb6:	1851      	adds	r1, r2, r1
 8004bb8:	6039      	str	r1, [r7, #0]
 8004bba:	4649      	mov	r1, r9
 8004bbc:	414b      	adcs	r3, r1
 8004bbe:	607b      	str	r3, [r7, #4]
 8004bc0:	f04f 0200 	mov.w	r2, #0
 8004bc4:	f04f 0300 	mov.w	r3, #0
 8004bc8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004bcc:	4659      	mov	r1, fp
 8004bce:	00cb      	lsls	r3, r1, #3
 8004bd0:	4651      	mov	r1, sl
 8004bd2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004bd6:	4651      	mov	r1, sl
 8004bd8:	00ca      	lsls	r2, r1, #3
 8004bda:	4610      	mov	r0, r2
 8004bdc:	4619      	mov	r1, r3
 8004bde:	4603      	mov	r3, r0
 8004be0:	4642      	mov	r2, r8
 8004be2:	189b      	adds	r3, r3, r2
 8004be4:	66bb      	str	r3, [r7, #104]	; 0x68
 8004be6:	464b      	mov	r3, r9
 8004be8:	460a      	mov	r2, r1
 8004bea:	eb42 0303 	adc.w	r3, r2, r3
 8004bee:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004bf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004bf4:	685b      	ldr	r3, [r3, #4]
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	663b      	str	r3, [r7, #96]	; 0x60
 8004bfa:	667a      	str	r2, [r7, #100]	; 0x64
 8004bfc:	f04f 0200 	mov.w	r2, #0
 8004c00:	f04f 0300 	mov.w	r3, #0
 8004c04:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004c08:	4649      	mov	r1, r9
 8004c0a:	008b      	lsls	r3, r1, #2
 8004c0c:	4641      	mov	r1, r8
 8004c0e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c12:	4641      	mov	r1, r8
 8004c14:	008a      	lsls	r2, r1, #2
 8004c16:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004c1a:	f7fc f81d 	bl	8000c58 <__aeabi_uldivmod>
 8004c1e:	4602      	mov	r2, r0
 8004c20:	460b      	mov	r3, r1
 8004c22:	4b0d      	ldr	r3, [pc, #52]	; (8004c58 <UART_SetConfig+0x4e4>)
 8004c24:	fba3 1302 	umull	r1, r3, r3, r2
 8004c28:	095b      	lsrs	r3, r3, #5
 8004c2a:	2164      	movs	r1, #100	; 0x64
 8004c2c:	fb01 f303 	mul.w	r3, r1, r3
 8004c30:	1ad3      	subs	r3, r2, r3
 8004c32:	011b      	lsls	r3, r3, #4
 8004c34:	3332      	adds	r3, #50	; 0x32
 8004c36:	4a08      	ldr	r2, [pc, #32]	; (8004c58 <UART_SetConfig+0x4e4>)
 8004c38:	fba2 2303 	umull	r2, r3, r2, r3
 8004c3c:	095b      	lsrs	r3, r3, #5
 8004c3e:	f003 020f 	and.w	r2, r3, #15
 8004c42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4422      	add	r2, r4
 8004c4a:	609a      	str	r2, [r3, #8]
}
 8004c4c:	bf00      	nop
 8004c4e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004c52:	46bd      	mov	sp, r7
 8004c54:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c58:	51eb851f 	.word	0x51eb851f

08004c5c <__cvt>:
 8004c5c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c60:	ec55 4b10 	vmov	r4, r5, d0
 8004c64:	2d00      	cmp	r5, #0
 8004c66:	460e      	mov	r6, r1
 8004c68:	4619      	mov	r1, r3
 8004c6a:	462b      	mov	r3, r5
 8004c6c:	bfbb      	ittet	lt
 8004c6e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004c72:	461d      	movlt	r5, r3
 8004c74:	2300      	movge	r3, #0
 8004c76:	232d      	movlt	r3, #45	; 0x2d
 8004c78:	700b      	strb	r3, [r1, #0]
 8004c7a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004c7c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004c80:	4691      	mov	r9, r2
 8004c82:	f023 0820 	bic.w	r8, r3, #32
 8004c86:	bfbc      	itt	lt
 8004c88:	4622      	movlt	r2, r4
 8004c8a:	4614      	movlt	r4, r2
 8004c8c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004c90:	d005      	beq.n	8004c9e <__cvt+0x42>
 8004c92:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004c96:	d100      	bne.n	8004c9a <__cvt+0x3e>
 8004c98:	3601      	adds	r6, #1
 8004c9a:	2102      	movs	r1, #2
 8004c9c:	e000      	b.n	8004ca0 <__cvt+0x44>
 8004c9e:	2103      	movs	r1, #3
 8004ca0:	ab03      	add	r3, sp, #12
 8004ca2:	9301      	str	r3, [sp, #4]
 8004ca4:	ab02      	add	r3, sp, #8
 8004ca6:	9300      	str	r3, [sp, #0]
 8004ca8:	ec45 4b10 	vmov	d0, r4, r5
 8004cac:	4653      	mov	r3, sl
 8004cae:	4632      	mov	r2, r6
 8004cb0:	f000 fdf2 	bl	8005898 <_dtoa_r>
 8004cb4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004cb8:	4607      	mov	r7, r0
 8004cba:	d102      	bne.n	8004cc2 <__cvt+0x66>
 8004cbc:	f019 0f01 	tst.w	r9, #1
 8004cc0:	d022      	beq.n	8004d08 <__cvt+0xac>
 8004cc2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004cc6:	eb07 0906 	add.w	r9, r7, r6
 8004cca:	d110      	bne.n	8004cee <__cvt+0x92>
 8004ccc:	783b      	ldrb	r3, [r7, #0]
 8004cce:	2b30      	cmp	r3, #48	; 0x30
 8004cd0:	d10a      	bne.n	8004ce8 <__cvt+0x8c>
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	4620      	mov	r0, r4
 8004cd8:	4629      	mov	r1, r5
 8004cda:	f7fb fefd 	bl	8000ad8 <__aeabi_dcmpeq>
 8004cde:	b918      	cbnz	r0, 8004ce8 <__cvt+0x8c>
 8004ce0:	f1c6 0601 	rsb	r6, r6, #1
 8004ce4:	f8ca 6000 	str.w	r6, [sl]
 8004ce8:	f8da 3000 	ldr.w	r3, [sl]
 8004cec:	4499      	add	r9, r3
 8004cee:	2200      	movs	r2, #0
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	4620      	mov	r0, r4
 8004cf4:	4629      	mov	r1, r5
 8004cf6:	f7fb feef 	bl	8000ad8 <__aeabi_dcmpeq>
 8004cfa:	b108      	cbz	r0, 8004d00 <__cvt+0xa4>
 8004cfc:	f8cd 900c 	str.w	r9, [sp, #12]
 8004d00:	2230      	movs	r2, #48	; 0x30
 8004d02:	9b03      	ldr	r3, [sp, #12]
 8004d04:	454b      	cmp	r3, r9
 8004d06:	d307      	bcc.n	8004d18 <__cvt+0xbc>
 8004d08:	9b03      	ldr	r3, [sp, #12]
 8004d0a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004d0c:	1bdb      	subs	r3, r3, r7
 8004d0e:	4638      	mov	r0, r7
 8004d10:	6013      	str	r3, [r2, #0]
 8004d12:	b004      	add	sp, #16
 8004d14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d18:	1c59      	adds	r1, r3, #1
 8004d1a:	9103      	str	r1, [sp, #12]
 8004d1c:	701a      	strb	r2, [r3, #0]
 8004d1e:	e7f0      	b.n	8004d02 <__cvt+0xa6>

08004d20 <__exponent>:
 8004d20:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004d22:	4603      	mov	r3, r0
 8004d24:	2900      	cmp	r1, #0
 8004d26:	bfb8      	it	lt
 8004d28:	4249      	neglt	r1, r1
 8004d2a:	f803 2b02 	strb.w	r2, [r3], #2
 8004d2e:	bfb4      	ite	lt
 8004d30:	222d      	movlt	r2, #45	; 0x2d
 8004d32:	222b      	movge	r2, #43	; 0x2b
 8004d34:	2909      	cmp	r1, #9
 8004d36:	7042      	strb	r2, [r0, #1]
 8004d38:	dd2a      	ble.n	8004d90 <__exponent+0x70>
 8004d3a:	f10d 0207 	add.w	r2, sp, #7
 8004d3e:	4617      	mov	r7, r2
 8004d40:	260a      	movs	r6, #10
 8004d42:	4694      	mov	ip, r2
 8004d44:	fb91 f5f6 	sdiv	r5, r1, r6
 8004d48:	fb06 1415 	mls	r4, r6, r5, r1
 8004d4c:	3430      	adds	r4, #48	; 0x30
 8004d4e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8004d52:	460c      	mov	r4, r1
 8004d54:	2c63      	cmp	r4, #99	; 0x63
 8004d56:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8004d5a:	4629      	mov	r1, r5
 8004d5c:	dcf1      	bgt.n	8004d42 <__exponent+0x22>
 8004d5e:	3130      	adds	r1, #48	; 0x30
 8004d60:	f1ac 0402 	sub.w	r4, ip, #2
 8004d64:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004d68:	1c41      	adds	r1, r0, #1
 8004d6a:	4622      	mov	r2, r4
 8004d6c:	42ba      	cmp	r2, r7
 8004d6e:	d30a      	bcc.n	8004d86 <__exponent+0x66>
 8004d70:	f10d 0209 	add.w	r2, sp, #9
 8004d74:	eba2 020c 	sub.w	r2, r2, ip
 8004d78:	42bc      	cmp	r4, r7
 8004d7a:	bf88      	it	hi
 8004d7c:	2200      	movhi	r2, #0
 8004d7e:	4413      	add	r3, r2
 8004d80:	1a18      	subs	r0, r3, r0
 8004d82:	b003      	add	sp, #12
 8004d84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d86:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004d8a:	f801 5f01 	strb.w	r5, [r1, #1]!
 8004d8e:	e7ed      	b.n	8004d6c <__exponent+0x4c>
 8004d90:	2330      	movs	r3, #48	; 0x30
 8004d92:	3130      	adds	r1, #48	; 0x30
 8004d94:	7083      	strb	r3, [r0, #2]
 8004d96:	70c1      	strb	r1, [r0, #3]
 8004d98:	1d03      	adds	r3, r0, #4
 8004d9a:	e7f1      	b.n	8004d80 <__exponent+0x60>

08004d9c <_printf_float>:
 8004d9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004da0:	ed2d 8b02 	vpush	{d8}
 8004da4:	b08d      	sub	sp, #52	; 0x34
 8004da6:	460c      	mov	r4, r1
 8004da8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004dac:	4616      	mov	r6, r2
 8004dae:	461f      	mov	r7, r3
 8004db0:	4605      	mov	r5, r0
 8004db2:	f000 fcb7 	bl	8005724 <_localeconv_r>
 8004db6:	f8d0 a000 	ldr.w	sl, [r0]
 8004dba:	4650      	mov	r0, sl
 8004dbc:	f7fb fa60 	bl	8000280 <strlen>
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	930a      	str	r3, [sp, #40]	; 0x28
 8004dc4:	6823      	ldr	r3, [r4, #0]
 8004dc6:	9305      	str	r3, [sp, #20]
 8004dc8:	f8d8 3000 	ldr.w	r3, [r8]
 8004dcc:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004dd0:	3307      	adds	r3, #7
 8004dd2:	f023 0307 	bic.w	r3, r3, #7
 8004dd6:	f103 0208 	add.w	r2, r3, #8
 8004dda:	f8c8 2000 	str.w	r2, [r8]
 8004dde:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004de2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004de6:	9307      	str	r3, [sp, #28]
 8004de8:	f8cd 8018 	str.w	r8, [sp, #24]
 8004dec:	ee08 0a10 	vmov	s16, r0
 8004df0:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8004df4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004df8:	4b9e      	ldr	r3, [pc, #632]	; (8005074 <_printf_float+0x2d8>)
 8004dfa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004dfe:	f7fb fe9d 	bl	8000b3c <__aeabi_dcmpun>
 8004e02:	bb88      	cbnz	r0, 8004e68 <_printf_float+0xcc>
 8004e04:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004e08:	4b9a      	ldr	r3, [pc, #616]	; (8005074 <_printf_float+0x2d8>)
 8004e0a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004e0e:	f7fb fe77 	bl	8000b00 <__aeabi_dcmple>
 8004e12:	bb48      	cbnz	r0, 8004e68 <_printf_float+0xcc>
 8004e14:	2200      	movs	r2, #0
 8004e16:	2300      	movs	r3, #0
 8004e18:	4640      	mov	r0, r8
 8004e1a:	4649      	mov	r1, r9
 8004e1c:	f7fb fe66 	bl	8000aec <__aeabi_dcmplt>
 8004e20:	b110      	cbz	r0, 8004e28 <_printf_float+0x8c>
 8004e22:	232d      	movs	r3, #45	; 0x2d
 8004e24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e28:	4a93      	ldr	r2, [pc, #588]	; (8005078 <_printf_float+0x2dc>)
 8004e2a:	4b94      	ldr	r3, [pc, #592]	; (800507c <_printf_float+0x2e0>)
 8004e2c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004e30:	bf94      	ite	ls
 8004e32:	4690      	movls	r8, r2
 8004e34:	4698      	movhi	r8, r3
 8004e36:	2303      	movs	r3, #3
 8004e38:	6123      	str	r3, [r4, #16]
 8004e3a:	9b05      	ldr	r3, [sp, #20]
 8004e3c:	f023 0304 	bic.w	r3, r3, #4
 8004e40:	6023      	str	r3, [r4, #0]
 8004e42:	f04f 0900 	mov.w	r9, #0
 8004e46:	9700      	str	r7, [sp, #0]
 8004e48:	4633      	mov	r3, r6
 8004e4a:	aa0b      	add	r2, sp, #44	; 0x2c
 8004e4c:	4621      	mov	r1, r4
 8004e4e:	4628      	mov	r0, r5
 8004e50:	f000 f9da 	bl	8005208 <_printf_common>
 8004e54:	3001      	adds	r0, #1
 8004e56:	f040 8090 	bne.w	8004f7a <_printf_float+0x1de>
 8004e5a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004e5e:	b00d      	add	sp, #52	; 0x34
 8004e60:	ecbd 8b02 	vpop	{d8}
 8004e64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e68:	4642      	mov	r2, r8
 8004e6a:	464b      	mov	r3, r9
 8004e6c:	4640      	mov	r0, r8
 8004e6e:	4649      	mov	r1, r9
 8004e70:	f7fb fe64 	bl	8000b3c <__aeabi_dcmpun>
 8004e74:	b140      	cbz	r0, 8004e88 <_printf_float+0xec>
 8004e76:	464b      	mov	r3, r9
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	bfbc      	itt	lt
 8004e7c:	232d      	movlt	r3, #45	; 0x2d
 8004e7e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004e82:	4a7f      	ldr	r2, [pc, #508]	; (8005080 <_printf_float+0x2e4>)
 8004e84:	4b7f      	ldr	r3, [pc, #508]	; (8005084 <_printf_float+0x2e8>)
 8004e86:	e7d1      	b.n	8004e2c <_printf_float+0x90>
 8004e88:	6863      	ldr	r3, [r4, #4]
 8004e8a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004e8e:	9206      	str	r2, [sp, #24]
 8004e90:	1c5a      	adds	r2, r3, #1
 8004e92:	d13f      	bne.n	8004f14 <_printf_float+0x178>
 8004e94:	2306      	movs	r3, #6
 8004e96:	6063      	str	r3, [r4, #4]
 8004e98:	9b05      	ldr	r3, [sp, #20]
 8004e9a:	6861      	ldr	r1, [r4, #4]
 8004e9c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	9303      	str	r3, [sp, #12]
 8004ea4:	ab0a      	add	r3, sp, #40	; 0x28
 8004ea6:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004eaa:	ab09      	add	r3, sp, #36	; 0x24
 8004eac:	ec49 8b10 	vmov	d0, r8, r9
 8004eb0:	9300      	str	r3, [sp, #0]
 8004eb2:	6022      	str	r2, [r4, #0]
 8004eb4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004eb8:	4628      	mov	r0, r5
 8004eba:	f7ff fecf 	bl	8004c5c <__cvt>
 8004ebe:	9b06      	ldr	r3, [sp, #24]
 8004ec0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004ec2:	2b47      	cmp	r3, #71	; 0x47
 8004ec4:	4680      	mov	r8, r0
 8004ec6:	d108      	bne.n	8004eda <_printf_float+0x13e>
 8004ec8:	1cc8      	adds	r0, r1, #3
 8004eca:	db02      	blt.n	8004ed2 <_printf_float+0x136>
 8004ecc:	6863      	ldr	r3, [r4, #4]
 8004ece:	4299      	cmp	r1, r3
 8004ed0:	dd41      	ble.n	8004f56 <_printf_float+0x1ba>
 8004ed2:	f1ab 0302 	sub.w	r3, fp, #2
 8004ed6:	fa5f fb83 	uxtb.w	fp, r3
 8004eda:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004ede:	d820      	bhi.n	8004f22 <_printf_float+0x186>
 8004ee0:	3901      	subs	r1, #1
 8004ee2:	465a      	mov	r2, fp
 8004ee4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004ee8:	9109      	str	r1, [sp, #36]	; 0x24
 8004eea:	f7ff ff19 	bl	8004d20 <__exponent>
 8004eee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004ef0:	1813      	adds	r3, r2, r0
 8004ef2:	2a01      	cmp	r2, #1
 8004ef4:	4681      	mov	r9, r0
 8004ef6:	6123      	str	r3, [r4, #16]
 8004ef8:	dc02      	bgt.n	8004f00 <_printf_float+0x164>
 8004efa:	6822      	ldr	r2, [r4, #0]
 8004efc:	07d2      	lsls	r2, r2, #31
 8004efe:	d501      	bpl.n	8004f04 <_printf_float+0x168>
 8004f00:	3301      	adds	r3, #1
 8004f02:	6123      	str	r3, [r4, #16]
 8004f04:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d09c      	beq.n	8004e46 <_printf_float+0xaa>
 8004f0c:	232d      	movs	r3, #45	; 0x2d
 8004f0e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f12:	e798      	b.n	8004e46 <_printf_float+0xaa>
 8004f14:	9a06      	ldr	r2, [sp, #24]
 8004f16:	2a47      	cmp	r2, #71	; 0x47
 8004f18:	d1be      	bne.n	8004e98 <_printf_float+0xfc>
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d1bc      	bne.n	8004e98 <_printf_float+0xfc>
 8004f1e:	2301      	movs	r3, #1
 8004f20:	e7b9      	b.n	8004e96 <_printf_float+0xfa>
 8004f22:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004f26:	d118      	bne.n	8004f5a <_printf_float+0x1be>
 8004f28:	2900      	cmp	r1, #0
 8004f2a:	6863      	ldr	r3, [r4, #4]
 8004f2c:	dd0b      	ble.n	8004f46 <_printf_float+0x1aa>
 8004f2e:	6121      	str	r1, [r4, #16]
 8004f30:	b913      	cbnz	r3, 8004f38 <_printf_float+0x19c>
 8004f32:	6822      	ldr	r2, [r4, #0]
 8004f34:	07d0      	lsls	r0, r2, #31
 8004f36:	d502      	bpl.n	8004f3e <_printf_float+0x1a2>
 8004f38:	3301      	adds	r3, #1
 8004f3a:	440b      	add	r3, r1
 8004f3c:	6123      	str	r3, [r4, #16]
 8004f3e:	65a1      	str	r1, [r4, #88]	; 0x58
 8004f40:	f04f 0900 	mov.w	r9, #0
 8004f44:	e7de      	b.n	8004f04 <_printf_float+0x168>
 8004f46:	b913      	cbnz	r3, 8004f4e <_printf_float+0x1b2>
 8004f48:	6822      	ldr	r2, [r4, #0]
 8004f4a:	07d2      	lsls	r2, r2, #31
 8004f4c:	d501      	bpl.n	8004f52 <_printf_float+0x1b6>
 8004f4e:	3302      	adds	r3, #2
 8004f50:	e7f4      	b.n	8004f3c <_printf_float+0x1a0>
 8004f52:	2301      	movs	r3, #1
 8004f54:	e7f2      	b.n	8004f3c <_printf_float+0x1a0>
 8004f56:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004f5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f5c:	4299      	cmp	r1, r3
 8004f5e:	db05      	blt.n	8004f6c <_printf_float+0x1d0>
 8004f60:	6823      	ldr	r3, [r4, #0]
 8004f62:	6121      	str	r1, [r4, #16]
 8004f64:	07d8      	lsls	r0, r3, #31
 8004f66:	d5ea      	bpl.n	8004f3e <_printf_float+0x1a2>
 8004f68:	1c4b      	adds	r3, r1, #1
 8004f6a:	e7e7      	b.n	8004f3c <_printf_float+0x1a0>
 8004f6c:	2900      	cmp	r1, #0
 8004f6e:	bfd4      	ite	le
 8004f70:	f1c1 0202 	rsble	r2, r1, #2
 8004f74:	2201      	movgt	r2, #1
 8004f76:	4413      	add	r3, r2
 8004f78:	e7e0      	b.n	8004f3c <_printf_float+0x1a0>
 8004f7a:	6823      	ldr	r3, [r4, #0]
 8004f7c:	055a      	lsls	r2, r3, #21
 8004f7e:	d407      	bmi.n	8004f90 <_printf_float+0x1f4>
 8004f80:	6923      	ldr	r3, [r4, #16]
 8004f82:	4642      	mov	r2, r8
 8004f84:	4631      	mov	r1, r6
 8004f86:	4628      	mov	r0, r5
 8004f88:	47b8      	blx	r7
 8004f8a:	3001      	adds	r0, #1
 8004f8c:	d12c      	bne.n	8004fe8 <_printf_float+0x24c>
 8004f8e:	e764      	b.n	8004e5a <_printf_float+0xbe>
 8004f90:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004f94:	f240 80e0 	bls.w	8005158 <_printf_float+0x3bc>
 8004f98:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	f7fb fd9a 	bl	8000ad8 <__aeabi_dcmpeq>
 8004fa4:	2800      	cmp	r0, #0
 8004fa6:	d034      	beq.n	8005012 <_printf_float+0x276>
 8004fa8:	4a37      	ldr	r2, [pc, #220]	; (8005088 <_printf_float+0x2ec>)
 8004faa:	2301      	movs	r3, #1
 8004fac:	4631      	mov	r1, r6
 8004fae:	4628      	mov	r0, r5
 8004fb0:	47b8      	blx	r7
 8004fb2:	3001      	adds	r0, #1
 8004fb4:	f43f af51 	beq.w	8004e5a <_printf_float+0xbe>
 8004fb8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004fbc:	429a      	cmp	r2, r3
 8004fbe:	db02      	blt.n	8004fc6 <_printf_float+0x22a>
 8004fc0:	6823      	ldr	r3, [r4, #0]
 8004fc2:	07d8      	lsls	r0, r3, #31
 8004fc4:	d510      	bpl.n	8004fe8 <_printf_float+0x24c>
 8004fc6:	ee18 3a10 	vmov	r3, s16
 8004fca:	4652      	mov	r2, sl
 8004fcc:	4631      	mov	r1, r6
 8004fce:	4628      	mov	r0, r5
 8004fd0:	47b8      	blx	r7
 8004fd2:	3001      	adds	r0, #1
 8004fd4:	f43f af41 	beq.w	8004e5a <_printf_float+0xbe>
 8004fd8:	f04f 0800 	mov.w	r8, #0
 8004fdc:	f104 091a 	add.w	r9, r4, #26
 8004fe0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004fe2:	3b01      	subs	r3, #1
 8004fe4:	4543      	cmp	r3, r8
 8004fe6:	dc09      	bgt.n	8004ffc <_printf_float+0x260>
 8004fe8:	6823      	ldr	r3, [r4, #0]
 8004fea:	079b      	lsls	r3, r3, #30
 8004fec:	f100 8107 	bmi.w	80051fe <_printf_float+0x462>
 8004ff0:	68e0      	ldr	r0, [r4, #12]
 8004ff2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004ff4:	4298      	cmp	r0, r3
 8004ff6:	bfb8      	it	lt
 8004ff8:	4618      	movlt	r0, r3
 8004ffa:	e730      	b.n	8004e5e <_printf_float+0xc2>
 8004ffc:	2301      	movs	r3, #1
 8004ffe:	464a      	mov	r2, r9
 8005000:	4631      	mov	r1, r6
 8005002:	4628      	mov	r0, r5
 8005004:	47b8      	blx	r7
 8005006:	3001      	adds	r0, #1
 8005008:	f43f af27 	beq.w	8004e5a <_printf_float+0xbe>
 800500c:	f108 0801 	add.w	r8, r8, #1
 8005010:	e7e6      	b.n	8004fe0 <_printf_float+0x244>
 8005012:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005014:	2b00      	cmp	r3, #0
 8005016:	dc39      	bgt.n	800508c <_printf_float+0x2f0>
 8005018:	4a1b      	ldr	r2, [pc, #108]	; (8005088 <_printf_float+0x2ec>)
 800501a:	2301      	movs	r3, #1
 800501c:	4631      	mov	r1, r6
 800501e:	4628      	mov	r0, r5
 8005020:	47b8      	blx	r7
 8005022:	3001      	adds	r0, #1
 8005024:	f43f af19 	beq.w	8004e5a <_printf_float+0xbe>
 8005028:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800502c:	4313      	orrs	r3, r2
 800502e:	d102      	bne.n	8005036 <_printf_float+0x29a>
 8005030:	6823      	ldr	r3, [r4, #0]
 8005032:	07d9      	lsls	r1, r3, #31
 8005034:	d5d8      	bpl.n	8004fe8 <_printf_float+0x24c>
 8005036:	ee18 3a10 	vmov	r3, s16
 800503a:	4652      	mov	r2, sl
 800503c:	4631      	mov	r1, r6
 800503e:	4628      	mov	r0, r5
 8005040:	47b8      	blx	r7
 8005042:	3001      	adds	r0, #1
 8005044:	f43f af09 	beq.w	8004e5a <_printf_float+0xbe>
 8005048:	f04f 0900 	mov.w	r9, #0
 800504c:	f104 0a1a 	add.w	sl, r4, #26
 8005050:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005052:	425b      	negs	r3, r3
 8005054:	454b      	cmp	r3, r9
 8005056:	dc01      	bgt.n	800505c <_printf_float+0x2c0>
 8005058:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800505a:	e792      	b.n	8004f82 <_printf_float+0x1e6>
 800505c:	2301      	movs	r3, #1
 800505e:	4652      	mov	r2, sl
 8005060:	4631      	mov	r1, r6
 8005062:	4628      	mov	r0, r5
 8005064:	47b8      	blx	r7
 8005066:	3001      	adds	r0, #1
 8005068:	f43f aef7 	beq.w	8004e5a <_printf_float+0xbe>
 800506c:	f109 0901 	add.w	r9, r9, #1
 8005070:	e7ee      	b.n	8005050 <_printf_float+0x2b4>
 8005072:	bf00      	nop
 8005074:	7fefffff 	.word	0x7fefffff
 8005078:	080079f0 	.word	0x080079f0
 800507c:	080079f4 	.word	0x080079f4
 8005080:	080079f8 	.word	0x080079f8
 8005084:	080079fc 	.word	0x080079fc
 8005088:	08007a00 	.word	0x08007a00
 800508c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800508e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005090:	429a      	cmp	r2, r3
 8005092:	bfa8      	it	ge
 8005094:	461a      	movge	r2, r3
 8005096:	2a00      	cmp	r2, #0
 8005098:	4691      	mov	r9, r2
 800509a:	dc37      	bgt.n	800510c <_printf_float+0x370>
 800509c:	f04f 0b00 	mov.w	fp, #0
 80050a0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80050a4:	f104 021a 	add.w	r2, r4, #26
 80050a8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80050aa:	9305      	str	r3, [sp, #20]
 80050ac:	eba3 0309 	sub.w	r3, r3, r9
 80050b0:	455b      	cmp	r3, fp
 80050b2:	dc33      	bgt.n	800511c <_printf_float+0x380>
 80050b4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80050b8:	429a      	cmp	r2, r3
 80050ba:	db3b      	blt.n	8005134 <_printf_float+0x398>
 80050bc:	6823      	ldr	r3, [r4, #0]
 80050be:	07da      	lsls	r2, r3, #31
 80050c0:	d438      	bmi.n	8005134 <_printf_float+0x398>
 80050c2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80050c6:	eba2 0903 	sub.w	r9, r2, r3
 80050ca:	9b05      	ldr	r3, [sp, #20]
 80050cc:	1ad2      	subs	r2, r2, r3
 80050ce:	4591      	cmp	r9, r2
 80050d0:	bfa8      	it	ge
 80050d2:	4691      	movge	r9, r2
 80050d4:	f1b9 0f00 	cmp.w	r9, #0
 80050d8:	dc35      	bgt.n	8005146 <_printf_float+0x3aa>
 80050da:	f04f 0800 	mov.w	r8, #0
 80050de:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80050e2:	f104 0a1a 	add.w	sl, r4, #26
 80050e6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80050ea:	1a9b      	subs	r3, r3, r2
 80050ec:	eba3 0309 	sub.w	r3, r3, r9
 80050f0:	4543      	cmp	r3, r8
 80050f2:	f77f af79 	ble.w	8004fe8 <_printf_float+0x24c>
 80050f6:	2301      	movs	r3, #1
 80050f8:	4652      	mov	r2, sl
 80050fa:	4631      	mov	r1, r6
 80050fc:	4628      	mov	r0, r5
 80050fe:	47b8      	blx	r7
 8005100:	3001      	adds	r0, #1
 8005102:	f43f aeaa 	beq.w	8004e5a <_printf_float+0xbe>
 8005106:	f108 0801 	add.w	r8, r8, #1
 800510a:	e7ec      	b.n	80050e6 <_printf_float+0x34a>
 800510c:	4613      	mov	r3, r2
 800510e:	4631      	mov	r1, r6
 8005110:	4642      	mov	r2, r8
 8005112:	4628      	mov	r0, r5
 8005114:	47b8      	blx	r7
 8005116:	3001      	adds	r0, #1
 8005118:	d1c0      	bne.n	800509c <_printf_float+0x300>
 800511a:	e69e      	b.n	8004e5a <_printf_float+0xbe>
 800511c:	2301      	movs	r3, #1
 800511e:	4631      	mov	r1, r6
 8005120:	4628      	mov	r0, r5
 8005122:	9205      	str	r2, [sp, #20]
 8005124:	47b8      	blx	r7
 8005126:	3001      	adds	r0, #1
 8005128:	f43f ae97 	beq.w	8004e5a <_printf_float+0xbe>
 800512c:	9a05      	ldr	r2, [sp, #20]
 800512e:	f10b 0b01 	add.w	fp, fp, #1
 8005132:	e7b9      	b.n	80050a8 <_printf_float+0x30c>
 8005134:	ee18 3a10 	vmov	r3, s16
 8005138:	4652      	mov	r2, sl
 800513a:	4631      	mov	r1, r6
 800513c:	4628      	mov	r0, r5
 800513e:	47b8      	blx	r7
 8005140:	3001      	adds	r0, #1
 8005142:	d1be      	bne.n	80050c2 <_printf_float+0x326>
 8005144:	e689      	b.n	8004e5a <_printf_float+0xbe>
 8005146:	9a05      	ldr	r2, [sp, #20]
 8005148:	464b      	mov	r3, r9
 800514a:	4442      	add	r2, r8
 800514c:	4631      	mov	r1, r6
 800514e:	4628      	mov	r0, r5
 8005150:	47b8      	blx	r7
 8005152:	3001      	adds	r0, #1
 8005154:	d1c1      	bne.n	80050da <_printf_float+0x33e>
 8005156:	e680      	b.n	8004e5a <_printf_float+0xbe>
 8005158:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800515a:	2a01      	cmp	r2, #1
 800515c:	dc01      	bgt.n	8005162 <_printf_float+0x3c6>
 800515e:	07db      	lsls	r3, r3, #31
 8005160:	d53a      	bpl.n	80051d8 <_printf_float+0x43c>
 8005162:	2301      	movs	r3, #1
 8005164:	4642      	mov	r2, r8
 8005166:	4631      	mov	r1, r6
 8005168:	4628      	mov	r0, r5
 800516a:	47b8      	blx	r7
 800516c:	3001      	adds	r0, #1
 800516e:	f43f ae74 	beq.w	8004e5a <_printf_float+0xbe>
 8005172:	ee18 3a10 	vmov	r3, s16
 8005176:	4652      	mov	r2, sl
 8005178:	4631      	mov	r1, r6
 800517a:	4628      	mov	r0, r5
 800517c:	47b8      	blx	r7
 800517e:	3001      	adds	r0, #1
 8005180:	f43f ae6b 	beq.w	8004e5a <_printf_float+0xbe>
 8005184:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005188:	2200      	movs	r2, #0
 800518a:	2300      	movs	r3, #0
 800518c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8005190:	f7fb fca2 	bl	8000ad8 <__aeabi_dcmpeq>
 8005194:	b9d8      	cbnz	r0, 80051ce <_printf_float+0x432>
 8005196:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800519a:	f108 0201 	add.w	r2, r8, #1
 800519e:	4631      	mov	r1, r6
 80051a0:	4628      	mov	r0, r5
 80051a2:	47b8      	blx	r7
 80051a4:	3001      	adds	r0, #1
 80051a6:	d10e      	bne.n	80051c6 <_printf_float+0x42a>
 80051a8:	e657      	b.n	8004e5a <_printf_float+0xbe>
 80051aa:	2301      	movs	r3, #1
 80051ac:	4652      	mov	r2, sl
 80051ae:	4631      	mov	r1, r6
 80051b0:	4628      	mov	r0, r5
 80051b2:	47b8      	blx	r7
 80051b4:	3001      	adds	r0, #1
 80051b6:	f43f ae50 	beq.w	8004e5a <_printf_float+0xbe>
 80051ba:	f108 0801 	add.w	r8, r8, #1
 80051be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051c0:	3b01      	subs	r3, #1
 80051c2:	4543      	cmp	r3, r8
 80051c4:	dcf1      	bgt.n	80051aa <_printf_float+0x40e>
 80051c6:	464b      	mov	r3, r9
 80051c8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80051cc:	e6da      	b.n	8004f84 <_printf_float+0x1e8>
 80051ce:	f04f 0800 	mov.w	r8, #0
 80051d2:	f104 0a1a 	add.w	sl, r4, #26
 80051d6:	e7f2      	b.n	80051be <_printf_float+0x422>
 80051d8:	2301      	movs	r3, #1
 80051da:	4642      	mov	r2, r8
 80051dc:	e7df      	b.n	800519e <_printf_float+0x402>
 80051de:	2301      	movs	r3, #1
 80051e0:	464a      	mov	r2, r9
 80051e2:	4631      	mov	r1, r6
 80051e4:	4628      	mov	r0, r5
 80051e6:	47b8      	blx	r7
 80051e8:	3001      	adds	r0, #1
 80051ea:	f43f ae36 	beq.w	8004e5a <_printf_float+0xbe>
 80051ee:	f108 0801 	add.w	r8, r8, #1
 80051f2:	68e3      	ldr	r3, [r4, #12]
 80051f4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80051f6:	1a5b      	subs	r3, r3, r1
 80051f8:	4543      	cmp	r3, r8
 80051fa:	dcf0      	bgt.n	80051de <_printf_float+0x442>
 80051fc:	e6f8      	b.n	8004ff0 <_printf_float+0x254>
 80051fe:	f04f 0800 	mov.w	r8, #0
 8005202:	f104 0919 	add.w	r9, r4, #25
 8005206:	e7f4      	b.n	80051f2 <_printf_float+0x456>

08005208 <_printf_common>:
 8005208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800520c:	4616      	mov	r6, r2
 800520e:	4699      	mov	r9, r3
 8005210:	688a      	ldr	r2, [r1, #8]
 8005212:	690b      	ldr	r3, [r1, #16]
 8005214:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005218:	4293      	cmp	r3, r2
 800521a:	bfb8      	it	lt
 800521c:	4613      	movlt	r3, r2
 800521e:	6033      	str	r3, [r6, #0]
 8005220:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005224:	4607      	mov	r7, r0
 8005226:	460c      	mov	r4, r1
 8005228:	b10a      	cbz	r2, 800522e <_printf_common+0x26>
 800522a:	3301      	adds	r3, #1
 800522c:	6033      	str	r3, [r6, #0]
 800522e:	6823      	ldr	r3, [r4, #0]
 8005230:	0699      	lsls	r1, r3, #26
 8005232:	bf42      	ittt	mi
 8005234:	6833      	ldrmi	r3, [r6, #0]
 8005236:	3302      	addmi	r3, #2
 8005238:	6033      	strmi	r3, [r6, #0]
 800523a:	6825      	ldr	r5, [r4, #0]
 800523c:	f015 0506 	ands.w	r5, r5, #6
 8005240:	d106      	bne.n	8005250 <_printf_common+0x48>
 8005242:	f104 0a19 	add.w	sl, r4, #25
 8005246:	68e3      	ldr	r3, [r4, #12]
 8005248:	6832      	ldr	r2, [r6, #0]
 800524a:	1a9b      	subs	r3, r3, r2
 800524c:	42ab      	cmp	r3, r5
 800524e:	dc26      	bgt.n	800529e <_printf_common+0x96>
 8005250:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005254:	1e13      	subs	r3, r2, #0
 8005256:	6822      	ldr	r2, [r4, #0]
 8005258:	bf18      	it	ne
 800525a:	2301      	movne	r3, #1
 800525c:	0692      	lsls	r2, r2, #26
 800525e:	d42b      	bmi.n	80052b8 <_printf_common+0xb0>
 8005260:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005264:	4649      	mov	r1, r9
 8005266:	4638      	mov	r0, r7
 8005268:	47c0      	blx	r8
 800526a:	3001      	adds	r0, #1
 800526c:	d01e      	beq.n	80052ac <_printf_common+0xa4>
 800526e:	6823      	ldr	r3, [r4, #0]
 8005270:	6922      	ldr	r2, [r4, #16]
 8005272:	f003 0306 	and.w	r3, r3, #6
 8005276:	2b04      	cmp	r3, #4
 8005278:	bf02      	ittt	eq
 800527a:	68e5      	ldreq	r5, [r4, #12]
 800527c:	6833      	ldreq	r3, [r6, #0]
 800527e:	1aed      	subeq	r5, r5, r3
 8005280:	68a3      	ldr	r3, [r4, #8]
 8005282:	bf0c      	ite	eq
 8005284:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005288:	2500      	movne	r5, #0
 800528a:	4293      	cmp	r3, r2
 800528c:	bfc4      	itt	gt
 800528e:	1a9b      	subgt	r3, r3, r2
 8005290:	18ed      	addgt	r5, r5, r3
 8005292:	2600      	movs	r6, #0
 8005294:	341a      	adds	r4, #26
 8005296:	42b5      	cmp	r5, r6
 8005298:	d11a      	bne.n	80052d0 <_printf_common+0xc8>
 800529a:	2000      	movs	r0, #0
 800529c:	e008      	b.n	80052b0 <_printf_common+0xa8>
 800529e:	2301      	movs	r3, #1
 80052a0:	4652      	mov	r2, sl
 80052a2:	4649      	mov	r1, r9
 80052a4:	4638      	mov	r0, r7
 80052a6:	47c0      	blx	r8
 80052a8:	3001      	adds	r0, #1
 80052aa:	d103      	bne.n	80052b4 <_printf_common+0xac>
 80052ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80052b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052b4:	3501      	adds	r5, #1
 80052b6:	e7c6      	b.n	8005246 <_printf_common+0x3e>
 80052b8:	18e1      	adds	r1, r4, r3
 80052ba:	1c5a      	adds	r2, r3, #1
 80052bc:	2030      	movs	r0, #48	; 0x30
 80052be:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80052c2:	4422      	add	r2, r4
 80052c4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80052c8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80052cc:	3302      	adds	r3, #2
 80052ce:	e7c7      	b.n	8005260 <_printf_common+0x58>
 80052d0:	2301      	movs	r3, #1
 80052d2:	4622      	mov	r2, r4
 80052d4:	4649      	mov	r1, r9
 80052d6:	4638      	mov	r0, r7
 80052d8:	47c0      	blx	r8
 80052da:	3001      	adds	r0, #1
 80052dc:	d0e6      	beq.n	80052ac <_printf_common+0xa4>
 80052de:	3601      	adds	r6, #1
 80052e0:	e7d9      	b.n	8005296 <_printf_common+0x8e>
	...

080052e4 <_printf_i>:
 80052e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80052e8:	7e0f      	ldrb	r7, [r1, #24]
 80052ea:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80052ec:	2f78      	cmp	r7, #120	; 0x78
 80052ee:	4691      	mov	r9, r2
 80052f0:	4680      	mov	r8, r0
 80052f2:	460c      	mov	r4, r1
 80052f4:	469a      	mov	sl, r3
 80052f6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80052fa:	d807      	bhi.n	800530c <_printf_i+0x28>
 80052fc:	2f62      	cmp	r7, #98	; 0x62
 80052fe:	d80a      	bhi.n	8005316 <_printf_i+0x32>
 8005300:	2f00      	cmp	r7, #0
 8005302:	f000 80d4 	beq.w	80054ae <_printf_i+0x1ca>
 8005306:	2f58      	cmp	r7, #88	; 0x58
 8005308:	f000 80c0 	beq.w	800548c <_printf_i+0x1a8>
 800530c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005310:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005314:	e03a      	b.n	800538c <_printf_i+0xa8>
 8005316:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800531a:	2b15      	cmp	r3, #21
 800531c:	d8f6      	bhi.n	800530c <_printf_i+0x28>
 800531e:	a101      	add	r1, pc, #4	; (adr r1, 8005324 <_printf_i+0x40>)
 8005320:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005324:	0800537d 	.word	0x0800537d
 8005328:	08005391 	.word	0x08005391
 800532c:	0800530d 	.word	0x0800530d
 8005330:	0800530d 	.word	0x0800530d
 8005334:	0800530d 	.word	0x0800530d
 8005338:	0800530d 	.word	0x0800530d
 800533c:	08005391 	.word	0x08005391
 8005340:	0800530d 	.word	0x0800530d
 8005344:	0800530d 	.word	0x0800530d
 8005348:	0800530d 	.word	0x0800530d
 800534c:	0800530d 	.word	0x0800530d
 8005350:	08005495 	.word	0x08005495
 8005354:	080053bd 	.word	0x080053bd
 8005358:	0800544f 	.word	0x0800544f
 800535c:	0800530d 	.word	0x0800530d
 8005360:	0800530d 	.word	0x0800530d
 8005364:	080054b7 	.word	0x080054b7
 8005368:	0800530d 	.word	0x0800530d
 800536c:	080053bd 	.word	0x080053bd
 8005370:	0800530d 	.word	0x0800530d
 8005374:	0800530d 	.word	0x0800530d
 8005378:	08005457 	.word	0x08005457
 800537c:	682b      	ldr	r3, [r5, #0]
 800537e:	1d1a      	adds	r2, r3, #4
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	602a      	str	r2, [r5, #0]
 8005384:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005388:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800538c:	2301      	movs	r3, #1
 800538e:	e09f      	b.n	80054d0 <_printf_i+0x1ec>
 8005390:	6820      	ldr	r0, [r4, #0]
 8005392:	682b      	ldr	r3, [r5, #0]
 8005394:	0607      	lsls	r7, r0, #24
 8005396:	f103 0104 	add.w	r1, r3, #4
 800539a:	6029      	str	r1, [r5, #0]
 800539c:	d501      	bpl.n	80053a2 <_printf_i+0xbe>
 800539e:	681e      	ldr	r6, [r3, #0]
 80053a0:	e003      	b.n	80053aa <_printf_i+0xc6>
 80053a2:	0646      	lsls	r6, r0, #25
 80053a4:	d5fb      	bpl.n	800539e <_printf_i+0xba>
 80053a6:	f9b3 6000 	ldrsh.w	r6, [r3]
 80053aa:	2e00      	cmp	r6, #0
 80053ac:	da03      	bge.n	80053b6 <_printf_i+0xd2>
 80053ae:	232d      	movs	r3, #45	; 0x2d
 80053b0:	4276      	negs	r6, r6
 80053b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80053b6:	485a      	ldr	r0, [pc, #360]	; (8005520 <_printf_i+0x23c>)
 80053b8:	230a      	movs	r3, #10
 80053ba:	e012      	b.n	80053e2 <_printf_i+0xfe>
 80053bc:	682b      	ldr	r3, [r5, #0]
 80053be:	6820      	ldr	r0, [r4, #0]
 80053c0:	1d19      	adds	r1, r3, #4
 80053c2:	6029      	str	r1, [r5, #0]
 80053c4:	0605      	lsls	r5, r0, #24
 80053c6:	d501      	bpl.n	80053cc <_printf_i+0xe8>
 80053c8:	681e      	ldr	r6, [r3, #0]
 80053ca:	e002      	b.n	80053d2 <_printf_i+0xee>
 80053cc:	0641      	lsls	r1, r0, #25
 80053ce:	d5fb      	bpl.n	80053c8 <_printf_i+0xe4>
 80053d0:	881e      	ldrh	r6, [r3, #0]
 80053d2:	4853      	ldr	r0, [pc, #332]	; (8005520 <_printf_i+0x23c>)
 80053d4:	2f6f      	cmp	r7, #111	; 0x6f
 80053d6:	bf0c      	ite	eq
 80053d8:	2308      	moveq	r3, #8
 80053da:	230a      	movne	r3, #10
 80053dc:	2100      	movs	r1, #0
 80053de:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80053e2:	6865      	ldr	r5, [r4, #4]
 80053e4:	60a5      	str	r5, [r4, #8]
 80053e6:	2d00      	cmp	r5, #0
 80053e8:	bfa2      	ittt	ge
 80053ea:	6821      	ldrge	r1, [r4, #0]
 80053ec:	f021 0104 	bicge.w	r1, r1, #4
 80053f0:	6021      	strge	r1, [r4, #0]
 80053f2:	b90e      	cbnz	r6, 80053f8 <_printf_i+0x114>
 80053f4:	2d00      	cmp	r5, #0
 80053f6:	d04b      	beq.n	8005490 <_printf_i+0x1ac>
 80053f8:	4615      	mov	r5, r2
 80053fa:	fbb6 f1f3 	udiv	r1, r6, r3
 80053fe:	fb03 6711 	mls	r7, r3, r1, r6
 8005402:	5dc7      	ldrb	r7, [r0, r7]
 8005404:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005408:	4637      	mov	r7, r6
 800540a:	42bb      	cmp	r3, r7
 800540c:	460e      	mov	r6, r1
 800540e:	d9f4      	bls.n	80053fa <_printf_i+0x116>
 8005410:	2b08      	cmp	r3, #8
 8005412:	d10b      	bne.n	800542c <_printf_i+0x148>
 8005414:	6823      	ldr	r3, [r4, #0]
 8005416:	07de      	lsls	r6, r3, #31
 8005418:	d508      	bpl.n	800542c <_printf_i+0x148>
 800541a:	6923      	ldr	r3, [r4, #16]
 800541c:	6861      	ldr	r1, [r4, #4]
 800541e:	4299      	cmp	r1, r3
 8005420:	bfde      	ittt	le
 8005422:	2330      	movle	r3, #48	; 0x30
 8005424:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005428:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800542c:	1b52      	subs	r2, r2, r5
 800542e:	6122      	str	r2, [r4, #16]
 8005430:	f8cd a000 	str.w	sl, [sp]
 8005434:	464b      	mov	r3, r9
 8005436:	aa03      	add	r2, sp, #12
 8005438:	4621      	mov	r1, r4
 800543a:	4640      	mov	r0, r8
 800543c:	f7ff fee4 	bl	8005208 <_printf_common>
 8005440:	3001      	adds	r0, #1
 8005442:	d14a      	bne.n	80054da <_printf_i+0x1f6>
 8005444:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005448:	b004      	add	sp, #16
 800544a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800544e:	6823      	ldr	r3, [r4, #0]
 8005450:	f043 0320 	orr.w	r3, r3, #32
 8005454:	6023      	str	r3, [r4, #0]
 8005456:	4833      	ldr	r0, [pc, #204]	; (8005524 <_printf_i+0x240>)
 8005458:	2778      	movs	r7, #120	; 0x78
 800545a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800545e:	6823      	ldr	r3, [r4, #0]
 8005460:	6829      	ldr	r1, [r5, #0]
 8005462:	061f      	lsls	r7, r3, #24
 8005464:	f851 6b04 	ldr.w	r6, [r1], #4
 8005468:	d402      	bmi.n	8005470 <_printf_i+0x18c>
 800546a:	065f      	lsls	r7, r3, #25
 800546c:	bf48      	it	mi
 800546e:	b2b6      	uxthmi	r6, r6
 8005470:	07df      	lsls	r7, r3, #31
 8005472:	bf48      	it	mi
 8005474:	f043 0320 	orrmi.w	r3, r3, #32
 8005478:	6029      	str	r1, [r5, #0]
 800547a:	bf48      	it	mi
 800547c:	6023      	strmi	r3, [r4, #0]
 800547e:	b91e      	cbnz	r6, 8005488 <_printf_i+0x1a4>
 8005480:	6823      	ldr	r3, [r4, #0]
 8005482:	f023 0320 	bic.w	r3, r3, #32
 8005486:	6023      	str	r3, [r4, #0]
 8005488:	2310      	movs	r3, #16
 800548a:	e7a7      	b.n	80053dc <_printf_i+0xf8>
 800548c:	4824      	ldr	r0, [pc, #144]	; (8005520 <_printf_i+0x23c>)
 800548e:	e7e4      	b.n	800545a <_printf_i+0x176>
 8005490:	4615      	mov	r5, r2
 8005492:	e7bd      	b.n	8005410 <_printf_i+0x12c>
 8005494:	682b      	ldr	r3, [r5, #0]
 8005496:	6826      	ldr	r6, [r4, #0]
 8005498:	6961      	ldr	r1, [r4, #20]
 800549a:	1d18      	adds	r0, r3, #4
 800549c:	6028      	str	r0, [r5, #0]
 800549e:	0635      	lsls	r5, r6, #24
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	d501      	bpl.n	80054a8 <_printf_i+0x1c4>
 80054a4:	6019      	str	r1, [r3, #0]
 80054a6:	e002      	b.n	80054ae <_printf_i+0x1ca>
 80054a8:	0670      	lsls	r0, r6, #25
 80054aa:	d5fb      	bpl.n	80054a4 <_printf_i+0x1c0>
 80054ac:	8019      	strh	r1, [r3, #0]
 80054ae:	2300      	movs	r3, #0
 80054b0:	6123      	str	r3, [r4, #16]
 80054b2:	4615      	mov	r5, r2
 80054b4:	e7bc      	b.n	8005430 <_printf_i+0x14c>
 80054b6:	682b      	ldr	r3, [r5, #0]
 80054b8:	1d1a      	adds	r2, r3, #4
 80054ba:	602a      	str	r2, [r5, #0]
 80054bc:	681d      	ldr	r5, [r3, #0]
 80054be:	6862      	ldr	r2, [r4, #4]
 80054c0:	2100      	movs	r1, #0
 80054c2:	4628      	mov	r0, r5
 80054c4:	f7fa fe8c 	bl	80001e0 <memchr>
 80054c8:	b108      	cbz	r0, 80054ce <_printf_i+0x1ea>
 80054ca:	1b40      	subs	r0, r0, r5
 80054cc:	6060      	str	r0, [r4, #4]
 80054ce:	6863      	ldr	r3, [r4, #4]
 80054d0:	6123      	str	r3, [r4, #16]
 80054d2:	2300      	movs	r3, #0
 80054d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80054d8:	e7aa      	b.n	8005430 <_printf_i+0x14c>
 80054da:	6923      	ldr	r3, [r4, #16]
 80054dc:	462a      	mov	r2, r5
 80054de:	4649      	mov	r1, r9
 80054e0:	4640      	mov	r0, r8
 80054e2:	47d0      	blx	sl
 80054e4:	3001      	adds	r0, #1
 80054e6:	d0ad      	beq.n	8005444 <_printf_i+0x160>
 80054e8:	6823      	ldr	r3, [r4, #0]
 80054ea:	079b      	lsls	r3, r3, #30
 80054ec:	d413      	bmi.n	8005516 <_printf_i+0x232>
 80054ee:	68e0      	ldr	r0, [r4, #12]
 80054f0:	9b03      	ldr	r3, [sp, #12]
 80054f2:	4298      	cmp	r0, r3
 80054f4:	bfb8      	it	lt
 80054f6:	4618      	movlt	r0, r3
 80054f8:	e7a6      	b.n	8005448 <_printf_i+0x164>
 80054fa:	2301      	movs	r3, #1
 80054fc:	4632      	mov	r2, r6
 80054fe:	4649      	mov	r1, r9
 8005500:	4640      	mov	r0, r8
 8005502:	47d0      	blx	sl
 8005504:	3001      	adds	r0, #1
 8005506:	d09d      	beq.n	8005444 <_printf_i+0x160>
 8005508:	3501      	adds	r5, #1
 800550a:	68e3      	ldr	r3, [r4, #12]
 800550c:	9903      	ldr	r1, [sp, #12]
 800550e:	1a5b      	subs	r3, r3, r1
 8005510:	42ab      	cmp	r3, r5
 8005512:	dcf2      	bgt.n	80054fa <_printf_i+0x216>
 8005514:	e7eb      	b.n	80054ee <_printf_i+0x20a>
 8005516:	2500      	movs	r5, #0
 8005518:	f104 0619 	add.w	r6, r4, #25
 800551c:	e7f5      	b.n	800550a <_printf_i+0x226>
 800551e:	bf00      	nop
 8005520:	08007a02 	.word	0x08007a02
 8005524:	08007a13 	.word	0x08007a13

08005528 <sniprintf>:
 8005528:	b40c      	push	{r2, r3}
 800552a:	b530      	push	{r4, r5, lr}
 800552c:	4b17      	ldr	r3, [pc, #92]	; (800558c <sniprintf+0x64>)
 800552e:	1e0c      	subs	r4, r1, #0
 8005530:	681d      	ldr	r5, [r3, #0]
 8005532:	b09d      	sub	sp, #116	; 0x74
 8005534:	da08      	bge.n	8005548 <sniprintf+0x20>
 8005536:	238b      	movs	r3, #139	; 0x8b
 8005538:	602b      	str	r3, [r5, #0]
 800553a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800553e:	b01d      	add	sp, #116	; 0x74
 8005540:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005544:	b002      	add	sp, #8
 8005546:	4770      	bx	lr
 8005548:	f44f 7302 	mov.w	r3, #520	; 0x208
 800554c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005550:	bf14      	ite	ne
 8005552:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8005556:	4623      	moveq	r3, r4
 8005558:	9304      	str	r3, [sp, #16]
 800555a:	9307      	str	r3, [sp, #28]
 800555c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005560:	9002      	str	r0, [sp, #8]
 8005562:	9006      	str	r0, [sp, #24]
 8005564:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005568:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800556a:	ab21      	add	r3, sp, #132	; 0x84
 800556c:	a902      	add	r1, sp, #8
 800556e:	4628      	mov	r0, r5
 8005570:	9301      	str	r3, [sp, #4]
 8005572:	f000 ffdd 	bl	8006530 <_svfiprintf_r>
 8005576:	1c43      	adds	r3, r0, #1
 8005578:	bfbc      	itt	lt
 800557a:	238b      	movlt	r3, #139	; 0x8b
 800557c:	602b      	strlt	r3, [r5, #0]
 800557e:	2c00      	cmp	r4, #0
 8005580:	d0dd      	beq.n	800553e <sniprintf+0x16>
 8005582:	9b02      	ldr	r3, [sp, #8]
 8005584:	2200      	movs	r2, #0
 8005586:	701a      	strb	r2, [r3, #0]
 8005588:	e7d9      	b.n	800553e <sniprintf+0x16>
 800558a:	bf00      	nop
 800558c:	20000064 	.word	0x20000064

08005590 <std>:
 8005590:	2300      	movs	r3, #0
 8005592:	b510      	push	{r4, lr}
 8005594:	4604      	mov	r4, r0
 8005596:	e9c0 3300 	strd	r3, r3, [r0]
 800559a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800559e:	6083      	str	r3, [r0, #8]
 80055a0:	8181      	strh	r1, [r0, #12]
 80055a2:	6643      	str	r3, [r0, #100]	; 0x64
 80055a4:	81c2      	strh	r2, [r0, #14]
 80055a6:	6183      	str	r3, [r0, #24]
 80055a8:	4619      	mov	r1, r3
 80055aa:	2208      	movs	r2, #8
 80055ac:	305c      	adds	r0, #92	; 0x5c
 80055ae:	f000 f8b1 	bl	8005714 <memset>
 80055b2:	4b0d      	ldr	r3, [pc, #52]	; (80055e8 <std+0x58>)
 80055b4:	6263      	str	r3, [r4, #36]	; 0x24
 80055b6:	4b0d      	ldr	r3, [pc, #52]	; (80055ec <std+0x5c>)
 80055b8:	62a3      	str	r3, [r4, #40]	; 0x28
 80055ba:	4b0d      	ldr	r3, [pc, #52]	; (80055f0 <std+0x60>)
 80055bc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80055be:	4b0d      	ldr	r3, [pc, #52]	; (80055f4 <std+0x64>)
 80055c0:	6323      	str	r3, [r4, #48]	; 0x30
 80055c2:	4b0d      	ldr	r3, [pc, #52]	; (80055f8 <std+0x68>)
 80055c4:	6224      	str	r4, [r4, #32]
 80055c6:	429c      	cmp	r4, r3
 80055c8:	d006      	beq.n	80055d8 <std+0x48>
 80055ca:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80055ce:	4294      	cmp	r4, r2
 80055d0:	d002      	beq.n	80055d8 <std+0x48>
 80055d2:	33d0      	adds	r3, #208	; 0xd0
 80055d4:	429c      	cmp	r4, r3
 80055d6:	d105      	bne.n	80055e4 <std+0x54>
 80055d8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80055dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80055e0:	f000 b8ce 	b.w	8005780 <__retarget_lock_init_recursive>
 80055e4:	bd10      	pop	{r4, pc}
 80055e6:	bf00      	nop
 80055e8:	080070e9 	.word	0x080070e9
 80055ec:	0800710b 	.word	0x0800710b
 80055f0:	08007143 	.word	0x08007143
 80055f4:	08007167 	.word	0x08007167
 80055f8:	20000400 	.word	0x20000400

080055fc <stdio_exit_handler>:
 80055fc:	4a02      	ldr	r2, [pc, #8]	; (8005608 <stdio_exit_handler+0xc>)
 80055fe:	4903      	ldr	r1, [pc, #12]	; (800560c <stdio_exit_handler+0x10>)
 8005600:	4803      	ldr	r0, [pc, #12]	; (8005610 <stdio_exit_handler+0x14>)
 8005602:	f000 b869 	b.w	80056d8 <_fwalk_sglue>
 8005606:	bf00      	nop
 8005608:	2000000c 	.word	0x2000000c
 800560c:	08006989 	.word	0x08006989
 8005610:	20000018 	.word	0x20000018

08005614 <cleanup_stdio>:
 8005614:	6841      	ldr	r1, [r0, #4]
 8005616:	4b0c      	ldr	r3, [pc, #48]	; (8005648 <cleanup_stdio+0x34>)
 8005618:	4299      	cmp	r1, r3
 800561a:	b510      	push	{r4, lr}
 800561c:	4604      	mov	r4, r0
 800561e:	d001      	beq.n	8005624 <cleanup_stdio+0x10>
 8005620:	f001 f9b2 	bl	8006988 <_fflush_r>
 8005624:	68a1      	ldr	r1, [r4, #8]
 8005626:	4b09      	ldr	r3, [pc, #36]	; (800564c <cleanup_stdio+0x38>)
 8005628:	4299      	cmp	r1, r3
 800562a:	d002      	beq.n	8005632 <cleanup_stdio+0x1e>
 800562c:	4620      	mov	r0, r4
 800562e:	f001 f9ab 	bl	8006988 <_fflush_r>
 8005632:	68e1      	ldr	r1, [r4, #12]
 8005634:	4b06      	ldr	r3, [pc, #24]	; (8005650 <cleanup_stdio+0x3c>)
 8005636:	4299      	cmp	r1, r3
 8005638:	d004      	beq.n	8005644 <cleanup_stdio+0x30>
 800563a:	4620      	mov	r0, r4
 800563c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005640:	f001 b9a2 	b.w	8006988 <_fflush_r>
 8005644:	bd10      	pop	{r4, pc}
 8005646:	bf00      	nop
 8005648:	20000400 	.word	0x20000400
 800564c:	20000468 	.word	0x20000468
 8005650:	200004d0 	.word	0x200004d0

08005654 <global_stdio_init.part.0>:
 8005654:	b510      	push	{r4, lr}
 8005656:	4b0b      	ldr	r3, [pc, #44]	; (8005684 <global_stdio_init.part.0+0x30>)
 8005658:	4c0b      	ldr	r4, [pc, #44]	; (8005688 <global_stdio_init.part.0+0x34>)
 800565a:	4a0c      	ldr	r2, [pc, #48]	; (800568c <global_stdio_init.part.0+0x38>)
 800565c:	601a      	str	r2, [r3, #0]
 800565e:	4620      	mov	r0, r4
 8005660:	2200      	movs	r2, #0
 8005662:	2104      	movs	r1, #4
 8005664:	f7ff ff94 	bl	8005590 <std>
 8005668:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800566c:	2201      	movs	r2, #1
 800566e:	2109      	movs	r1, #9
 8005670:	f7ff ff8e 	bl	8005590 <std>
 8005674:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005678:	2202      	movs	r2, #2
 800567a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800567e:	2112      	movs	r1, #18
 8005680:	f7ff bf86 	b.w	8005590 <std>
 8005684:	20000538 	.word	0x20000538
 8005688:	20000400 	.word	0x20000400
 800568c:	080055fd 	.word	0x080055fd

08005690 <__sfp_lock_acquire>:
 8005690:	4801      	ldr	r0, [pc, #4]	; (8005698 <__sfp_lock_acquire+0x8>)
 8005692:	f000 b876 	b.w	8005782 <__retarget_lock_acquire_recursive>
 8005696:	bf00      	nop
 8005698:	2000053d 	.word	0x2000053d

0800569c <__sfp_lock_release>:
 800569c:	4801      	ldr	r0, [pc, #4]	; (80056a4 <__sfp_lock_release+0x8>)
 800569e:	f000 b871 	b.w	8005784 <__retarget_lock_release_recursive>
 80056a2:	bf00      	nop
 80056a4:	2000053d 	.word	0x2000053d

080056a8 <__sinit>:
 80056a8:	b510      	push	{r4, lr}
 80056aa:	4604      	mov	r4, r0
 80056ac:	f7ff fff0 	bl	8005690 <__sfp_lock_acquire>
 80056b0:	6a23      	ldr	r3, [r4, #32]
 80056b2:	b11b      	cbz	r3, 80056bc <__sinit+0x14>
 80056b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80056b8:	f7ff bff0 	b.w	800569c <__sfp_lock_release>
 80056bc:	4b04      	ldr	r3, [pc, #16]	; (80056d0 <__sinit+0x28>)
 80056be:	6223      	str	r3, [r4, #32]
 80056c0:	4b04      	ldr	r3, [pc, #16]	; (80056d4 <__sinit+0x2c>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d1f5      	bne.n	80056b4 <__sinit+0xc>
 80056c8:	f7ff ffc4 	bl	8005654 <global_stdio_init.part.0>
 80056cc:	e7f2      	b.n	80056b4 <__sinit+0xc>
 80056ce:	bf00      	nop
 80056d0:	08005615 	.word	0x08005615
 80056d4:	20000538 	.word	0x20000538

080056d8 <_fwalk_sglue>:
 80056d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80056dc:	4607      	mov	r7, r0
 80056de:	4688      	mov	r8, r1
 80056e0:	4614      	mov	r4, r2
 80056e2:	2600      	movs	r6, #0
 80056e4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80056e8:	f1b9 0901 	subs.w	r9, r9, #1
 80056ec:	d505      	bpl.n	80056fa <_fwalk_sglue+0x22>
 80056ee:	6824      	ldr	r4, [r4, #0]
 80056f0:	2c00      	cmp	r4, #0
 80056f2:	d1f7      	bne.n	80056e4 <_fwalk_sglue+0xc>
 80056f4:	4630      	mov	r0, r6
 80056f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80056fa:	89ab      	ldrh	r3, [r5, #12]
 80056fc:	2b01      	cmp	r3, #1
 80056fe:	d907      	bls.n	8005710 <_fwalk_sglue+0x38>
 8005700:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005704:	3301      	adds	r3, #1
 8005706:	d003      	beq.n	8005710 <_fwalk_sglue+0x38>
 8005708:	4629      	mov	r1, r5
 800570a:	4638      	mov	r0, r7
 800570c:	47c0      	blx	r8
 800570e:	4306      	orrs	r6, r0
 8005710:	3568      	adds	r5, #104	; 0x68
 8005712:	e7e9      	b.n	80056e8 <_fwalk_sglue+0x10>

08005714 <memset>:
 8005714:	4402      	add	r2, r0
 8005716:	4603      	mov	r3, r0
 8005718:	4293      	cmp	r3, r2
 800571a:	d100      	bne.n	800571e <memset+0xa>
 800571c:	4770      	bx	lr
 800571e:	f803 1b01 	strb.w	r1, [r3], #1
 8005722:	e7f9      	b.n	8005718 <memset+0x4>

08005724 <_localeconv_r>:
 8005724:	4800      	ldr	r0, [pc, #0]	; (8005728 <_localeconv_r+0x4>)
 8005726:	4770      	bx	lr
 8005728:	20000158 	.word	0x20000158

0800572c <__errno>:
 800572c:	4b01      	ldr	r3, [pc, #4]	; (8005734 <__errno+0x8>)
 800572e:	6818      	ldr	r0, [r3, #0]
 8005730:	4770      	bx	lr
 8005732:	bf00      	nop
 8005734:	20000064 	.word	0x20000064

08005738 <__libc_init_array>:
 8005738:	b570      	push	{r4, r5, r6, lr}
 800573a:	4d0d      	ldr	r5, [pc, #52]	; (8005770 <__libc_init_array+0x38>)
 800573c:	4c0d      	ldr	r4, [pc, #52]	; (8005774 <__libc_init_array+0x3c>)
 800573e:	1b64      	subs	r4, r4, r5
 8005740:	10a4      	asrs	r4, r4, #2
 8005742:	2600      	movs	r6, #0
 8005744:	42a6      	cmp	r6, r4
 8005746:	d109      	bne.n	800575c <__libc_init_array+0x24>
 8005748:	4d0b      	ldr	r5, [pc, #44]	; (8005778 <__libc_init_array+0x40>)
 800574a:	4c0c      	ldr	r4, [pc, #48]	; (800577c <__libc_init_array+0x44>)
 800574c:	f002 f91e 	bl	800798c <_init>
 8005750:	1b64      	subs	r4, r4, r5
 8005752:	10a4      	asrs	r4, r4, #2
 8005754:	2600      	movs	r6, #0
 8005756:	42a6      	cmp	r6, r4
 8005758:	d105      	bne.n	8005766 <__libc_init_array+0x2e>
 800575a:	bd70      	pop	{r4, r5, r6, pc}
 800575c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005760:	4798      	blx	r3
 8005762:	3601      	adds	r6, #1
 8005764:	e7ee      	b.n	8005744 <__libc_init_array+0xc>
 8005766:	f855 3b04 	ldr.w	r3, [r5], #4
 800576a:	4798      	blx	r3
 800576c:	3601      	adds	r6, #1
 800576e:	e7f2      	b.n	8005756 <__libc_init_array+0x1e>
 8005770:	08007d6c 	.word	0x08007d6c
 8005774:	08007d6c 	.word	0x08007d6c
 8005778:	08007d6c 	.word	0x08007d6c
 800577c:	08007d70 	.word	0x08007d70

08005780 <__retarget_lock_init_recursive>:
 8005780:	4770      	bx	lr

08005782 <__retarget_lock_acquire_recursive>:
 8005782:	4770      	bx	lr

08005784 <__retarget_lock_release_recursive>:
 8005784:	4770      	bx	lr

08005786 <quorem>:
 8005786:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800578a:	6903      	ldr	r3, [r0, #16]
 800578c:	690c      	ldr	r4, [r1, #16]
 800578e:	42a3      	cmp	r3, r4
 8005790:	4607      	mov	r7, r0
 8005792:	db7e      	blt.n	8005892 <quorem+0x10c>
 8005794:	3c01      	subs	r4, #1
 8005796:	f101 0814 	add.w	r8, r1, #20
 800579a:	f100 0514 	add.w	r5, r0, #20
 800579e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80057a2:	9301      	str	r3, [sp, #4]
 80057a4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80057a8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80057ac:	3301      	adds	r3, #1
 80057ae:	429a      	cmp	r2, r3
 80057b0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80057b4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80057b8:	fbb2 f6f3 	udiv	r6, r2, r3
 80057bc:	d331      	bcc.n	8005822 <quorem+0x9c>
 80057be:	f04f 0e00 	mov.w	lr, #0
 80057c2:	4640      	mov	r0, r8
 80057c4:	46ac      	mov	ip, r5
 80057c6:	46f2      	mov	sl, lr
 80057c8:	f850 2b04 	ldr.w	r2, [r0], #4
 80057cc:	b293      	uxth	r3, r2
 80057ce:	fb06 e303 	mla	r3, r6, r3, lr
 80057d2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80057d6:	0c1a      	lsrs	r2, r3, #16
 80057d8:	b29b      	uxth	r3, r3
 80057da:	ebaa 0303 	sub.w	r3, sl, r3
 80057de:	f8dc a000 	ldr.w	sl, [ip]
 80057e2:	fa13 f38a 	uxtah	r3, r3, sl
 80057e6:	fb06 220e 	mla	r2, r6, lr, r2
 80057ea:	9300      	str	r3, [sp, #0]
 80057ec:	9b00      	ldr	r3, [sp, #0]
 80057ee:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80057f2:	b292      	uxth	r2, r2
 80057f4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80057f8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80057fc:	f8bd 3000 	ldrh.w	r3, [sp]
 8005800:	4581      	cmp	r9, r0
 8005802:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005806:	f84c 3b04 	str.w	r3, [ip], #4
 800580a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800580e:	d2db      	bcs.n	80057c8 <quorem+0x42>
 8005810:	f855 300b 	ldr.w	r3, [r5, fp]
 8005814:	b92b      	cbnz	r3, 8005822 <quorem+0x9c>
 8005816:	9b01      	ldr	r3, [sp, #4]
 8005818:	3b04      	subs	r3, #4
 800581a:	429d      	cmp	r5, r3
 800581c:	461a      	mov	r2, r3
 800581e:	d32c      	bcc.n	800587a <quorem+0xf4>
 8005820:	613c      	str	r4, [r7, #16]
 8005822:	4638      	mov	r0, r7
 8005824:	f001 fb60 	bl	8006ee8 <__mcmp>
 8005828:	2800      	cmp	r0, #0
 800582a:	db22      	blt.n	8005872 <quorem+0xec>
 800582c:	3601      	adds	r6, #1
 800582e:	4629      	mov	r1, r5
 8005830:	2000      	movs	r0, #0
 8005832:	f858 2b04 	ldr.w	r2, [r8], #4
 8005836:	f8d1 c000 	ldr.w	ip, [r1]
 800583a:	b293      	uxth	r3, r2
 800583c:	1ac3      	subs	r3, r0, r3
 800583e:	0c12      	lsrs	r2, r2, #16
 8005840:	fa13 f38c 	uxtah	r3, r3, ip
 8005844:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005848:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800584c:	b29b      	uxth	r3, r3
 800584e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005852:	45c1      	cmp	r9, r8
 8005854:	f841 3b04 	str.w	r3, [r1], #4
 8005858:	ea4f 4022 	mov.w	r0, r2, asr #16
 800585c:	d2e9      	bcs.n	8005832 <quorem+0xac>
 800585e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005862:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005866:	b922      	cbnz	r2, 8005872 <quorem+0xec>
 8005868:	3b04      	subs	r3, #4
 800586a:	429d      	cmp	r5, r3
 800586c:	461a      	mov	r2, r3
 800586e:	d30a      	bcc.n	8005886 <quorem+0x100>
 8005870:	613c      	str	r4, [r7, #16]
 8005872:	4630      	mov	r0, r6
 8005874:	b003      	add	sp, #12
 8005876:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800587a:	6812      	ldr	r2, [r2, #0]
 800587c:	3b04      	subs	r3, #4
 800587e:	2a00      	cmp	r2, #0
 8005880:	d1ce      	bne.n	8005820 <quorem+0x9a>
 8005882:	3c01      	subs	r4, #1
 8005884:	e7c9      	b.n	800581a <quorem+0x94>
 8005886:	6812      	ldr	r2, [r2, #0]
 8005888:	3b04      	subs	r3, #4
 800588a:	2a00      	cmp	r2, #0
 800588c:	d1f0      	bne.n	8005870 <quorem+0xea>
 800588e:	3c01      	subs	r4, #1
 8005890:	e7eb      	b.n	800586a <quorem+0xe4>
 8005892:	2000      	movs	r0, #0
 8005894:	e7ee      	b.n	8005874 <quorem+0xee>
	...

08005898 <_dtoa_r>:
 8005898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800589c:	ed2d 8b04 	vpush	{d8-d9}
 80058a0:	69c5      	ldr	r5, [r0, #28]
 80058a2:	b093      	sub	sp, #76	; 0x4c
 80058a4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80058a8:	ec57 6b10 	vmov	r6, r7, d0
 80058ac:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80058b0:	9107      	str	r1, [sp, #28]
 80058b2:	4604      	mov	r4, r0
 80058b4:	920a      	str	r2, [sp, #40]	; 0x28
 80058b6:	930d      	str	r3, [sp, #52]	; 0x34
 80058b8:	b975      	cbnz	r5, 80058d8 <_dtoa_r+0x40>
 80058ba:	2010      	movs	r0, #16
 80058bc:	f000 ff36 	bl	800672c <malloc>
 80058c0:	4602      	mov	r2, r0
 80058c2:	61e0      	str	r0, [r4, #28]
 80058c4:	b920      	cbnz	r0, 80058d0 <_dtoa_r+0x38>
 80058c6:	4bae      	ldr	r3, [pc, #696]	; (8005b80 <_dtoa_r+0x2e8>)
 80058c8:	21ef      	movs	r1, #239	; 0xef
 80058ca:	48ae      	ldr	r0, [pc, #696]	; (8005b84 <_dtoa_r+0x2ec>)
 80058cc:	f001 fcfc 	bl	80072c8 <__assert_func>
 80058d0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80058d4:	6005      	str	r5, [r0, #0]
 80058d6:	60c5      	str	r5, [r0, #12]
 80058d8:	69e3      	ldr	r3, [r4, #28]
 80058da:	6819      	ldr	r1, [r3, #0]
 80058dc:	b151      	cbz	r1, 80058f4 <_dtoa_r+0x5c>
 80058de:	685a      	ldr	r2, [r3, #4]
 80058e0:	604a      	str	r2, [r1, #4]
 80058e2:	2301      	movs	r3, #1
 80058e4:	4093      	lsls	r3, r2
 80058e6:	608b      	str	r3, [r1, #8]
 80058e8:	4620      	mov	r0, r4
 80058ea:	f001 f8c1 	bl	8006a70 <_Bfree>
 80058ee:	69e3      	ldr	r3, [r4, #28]
 80058f0:	2200      	movs	r2, #0
 80058f2:	601a      	str	r2, [r3, #0]
 80058f4:	1e3b      	subs	r3, r7, #0
 80058f6:	bfbb      	ittet	lt
 80058f8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80058fc:	9303      	strlt	r3, [sp, #12]
 80058fe:	2300      	movge	r3, #0
 8005900:	2201      	movlt	r2, #1
 8005902:	bfac      	ite	ge
 8005904:	f8c8 3000 	strge.w	r3, [r8]
 8005908:	f8c8 2000 	strlt.w	r2, [r8]
 800590c:	4b9e      	ldr	r3, [pc, #632]	; (8005b88 <_dtoa_r+0x2f0>)
 800590e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005912:	ea33 0308 	bics.w	r3, r3, r8
 8005916:	d11b      	bne.n	8005950 <_dtoa_r+0xb8>
 8005918:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800591a:	f242 730f 	movw	r3, #9999	; 0x270f
 800591e:	6013      	str	r3, [r2, #0]
 8005920:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005924:	4333      	orrs	r3, r6
 8005926:	f000 8593 	beq.w	8006450 <_dtoa_r+0xbb8>
 800592a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800592c:	b963      	cbnz	r3, 8005948 <_dtoa_r+0xb0>
 800592e:	4b97      	ldr	r3, [pc, #604]	; (8005b8c <_dtoa_r+0x2f4>)
 8005930:	e027      	b.n	8005982 <_dtoa_r+0xea>
 8005932:	4b97      	ldr	r3, [pc, #604]	; (8005b90 <_dtoa_r+0x2f8>)
 8005934:	9300      	str	r3, [sp, #0]
 8005936:	3308      	adds	r3, #8
 8005938:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800593a:	6013      	str	r3, [r2, #0]
 800593c:	9800      	ldr	r0, [sp, #0]
 800593e:	b013      	add	sp, #76	; 0x4c
 8005940:	ecbd 8b04 	vpop	{d8-d9}
 8005944:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005948:	4b90      	ldr	r3, [pc, #576]	; (8005b8c <_dtoa_r+0x2f4>)
 800594a:	9300      	str	r3, [sp, #0]
 800594c:	3303      	adds	r3, #3
 800594e:	e7f3      	b.n	8005938 <_dtoa_r+0xa0>
 8005950:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005954:	2200      	movs	r2, #0
 8005956:	ec51 0b17 	vmov	r0, r1, d7
 800595a:	eeb0 8a47 	vmov.f32	s16, s14
 800595e:	eef0 8a67 	vmov.f32	s17, s15
 8005962:	2300      	movs	r3, #0
 8005964:	f7fb f8b8 	bl	8000ad8 <__aeabi_dcmpeq>
 8005968:	4681      	mov	r9, r0
 800596a:	b160      	cbz	r0, 8005986 <_dtoa_r+0xee>
 800596c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800596e:	2301      	movs	r3, #1
 8005970:	6013      	str	r3, [r2, #0]
 8005972:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005974:	2b00      	cmp	r3, #0
 8005976:	f000 8568 	beq.w	800644a <_dtoa_r+0xbb2>
 800597a:	4b86      	ldr	r3, [pc, #536]	; (8005b94 <_dtoa_r+0x2fc>)
 800597c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800597e:	6013      	str	r3, [r2, #0]
 8005980:	3b01      	subs	r3, #1
 8005982:	9300      	str	r3, [sp, #0]
 8005984:	e7da      	b.n	800593c <_dtoa_r+0xa4>
 8005986:	aa10      	add	r2, sp, #64	; 0x40
 8005988:	a911      	add	r1, sp, #68	; 0x44
 800598a:	4620      	mov	r0, r4
 800598c:	eeb0 0a48 	vmov.f32	s0, s16
 8005990:	eef0 0a68 	vmov.f32	s1, s17
 8005994:	f001 fb4e 	bl	8007034 <__d2b>
 8005998:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800599c:	4682      	mov	sl, r0
 800599e:	2d00      	cmp	r5, #0
 80059a0:	d07f      	beq.n	8005aa2 <_dtoa_r+0x20a>
 80059a2:	ee18 3a90 	vmov	r3, s17
 80059a6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80059aa:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80059ae:	ec51 0b18 	vmov	r0, r1, d8
 80059b2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80059b6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80059ba:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80059be:	4619      	mov	r1, r3
 80059c0:	2200      	movs	r2, #0
 80059c2:	4b75      	ldr	r3, [pc, #468]	; (8005b98 <_dtoa_r+0x300>)
 80059c4:	f7fa fc68 	bl	8000298 <__aeabi_dsub>
 80059c8:	a367      	add	r3, pc, #412	; (adr r3, 8005b68 <_dtoa_r+0x2d0>)
 80059ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059ce:	f7fa fe1b 	bl	8000608 <__aeabi_dmul>
 80059d2:	a367      	add	r3, pc, #412	; (adr r3, 8005b70 <_dtoa_r+0x2d8>)
 80059d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059d8:	f7fa fc60 	bl	800029c <__adddf3>
 80059dc:	4606      	mov	r6, r0
 80059de:	4628      	mov	r0, r5
 80059e0:	460f      	mov	r7, r1
 80059e2:	f7fa fda7 	bl	8000534 <__aeabi_i2d>
 80059e6:	a364      	add	r3, pc, #400	; (adr r3, 8005b78 <_dtoa_r+0x2e0>)
 80059e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059ec:	f7fa fe0c 	bl	8000608 <__aeabi_dmul>
 80059f0:	4602      	mov	r2, r0
 80059f2:	460b      	mov	r3, r1
 80059f4:	4630      	mov	r0, r6
 80059f6:	4639      	mov	r1, r7
 80059f8:	f7fa fc50 	bl	800029c <__adddf3>
 80059fc:	4606      	mov	r6, r0
 80059fe:	460f      	mov	r7, r1
 8005a00:	f7fb f8b2 	bl	8000b68 <__aeabi_d2iz>
 8005a04:	2200      	movs	r2, #0
 8005a06:	4683      	mov	fp, r0
 8005a08:	2300      	movs	r3, #0
 8005a0a:	4630      	mov	r0, r6
 8005a0c:	4639      	mov	r1, r7
 8005a0e:	f7fb f86d 	bl	8000aec <__aeabi_dcmplt>
 8005a12:	b148      	cbz	r0, 8005a28 <_dtoa_r+0x190>
 8005a14:	4658      	mov	r0, fp
 8005a16:	f7fa fd8d 	bl	8000534 <__aeabi_i2d>
 8005a1a:	4632      	mov	r2, r6
 8005a1c:	463b      	mov	r3, r7
 8005a1e:	f7fb f85b 	bl	8000ad8 <__aeabi_dcmpeq>
 8005a22:	b908      	cbnz	r0, 8005a28 <_dtoa_r+0x190>
 8005a24:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8005a28:	f1bb 0f16 	cmp.w	fp, #22
 8005a2c:	d857      	bhi.n	8005ade <_dtoa_r+0x246>
 8005a2e:	4b5b      	ldr	r3, [pc, #364]	; (8005b9c <_dtoa_r+0x304>)
 8005a30:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005a34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a38:	ec51 0b18 	vmov	r0, r1, d8
 8005a3c:	f7fb f856 	bl	8000aec <__aeabi_dcmplt>
 8005a40:	2800      	cmp	r0, #0
 8005a42:	d04e      	beq.n	8005ae2 <_dtoa_r+0x24a>
 8005a44:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8005a48:	2300      	movs	r3, #0
 8005a4a:	930c      	str	r3, [sp, #48]	; 0x30
 8005a4c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005a4e:	1b5b      	subs	r3, r3, r5
 8005a50:	1e5a      	subs	r2, r3, #1
 8005a52:	bf45      	ittet	mi
 8005a54:	f1c3 0301 	rsbmi	r3, r3, #1
 8005a58:	9305      	strmi	r3, [sp, #20]
 8005a5a:	2300      	movpl	r3, #0
 8005a5c:	2300      	movmi	r3, #0
 8005a5e:	9206      	str	r2, [sp, #24]
 8005a60:	bf54      	ite	pl
 8005a62:	9305      	strpl	r3, [sp, #20]
 8005a64:	9306      	strmi	r3, [sp, #24]
 8005a66:	f1bb 0f00 	cmp.w	fp, #0
 8005a6a:	db3c      	blt.n	8005ae6 <_dtoa_r+0x24e>
 8005a6c:	9b06      	ldr	r3, [sp, #24]
 8005a6e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8005a72:	445b      	add	r3, fp
 8005a74:	9306      	str	r3, [sp, #24]
 8005a76:	2300      	movs	r3, #0
 8005a78:	9308      	str	r3, [sp, #32]
 8005a7a:	9b07      	ldr	r3, [sp, #28]
 8005a7c:	2b09      	cmp	r3, #9
 8005a7e:	d868      	bhi.n	8005b52 <_dtoa_r+0x2ba>
 8005a80:	2b05      	cmp	r3, #5
 8005a82:	bfc4      	itt	gt
 8005a84:	3b04      	subgt	r3, #4
 8005a86:	9307      	strgt	r3, [sp, #28]
 8005a88:	9b07      	ldr	r3, [sp, #28]
 8005a8a:	f1a3 0302 	sub.w	r3, r3, #2
 8005a8e:	bfcc      	ite	gt
 8005a90:	2500      	movgt	r5, #0
 8005a92:	2501      	movle	r5, #1
 8005a94:	2b03      	cmp	r3, #3
 8005a96:	f200 8085 	bhi.w	8005ba4 <_dtoa_r+0x30c>
 8005a9a:	e8df f003 	tbb	[pc, r3]
 8005a9e:	3b2e      	.short	0x3b2e
 8005aa0:	5839      	.short	0x5839
 8005aa2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005aa6:	441d      	add	r5, r3
 8005aa8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005aac:	2b20      	cmp	r3, #32
 8005aae:	bfc1      	itttt	gt
 8005ab0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005ab4:	fa08 f803 	lslgt.w	r8, r8, r3
 8005ab8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8005abc:	fa26 f303 	lsrgt.w	r3, r6, r3
 8005ac0:	bfd6      	itet	le
 8005ac2:	f1c3 0320 	rsble	r3, r3, #32
 8005ac6:	ea48 0003 	orrgt.w	r0, r8, r3
 8005aca:	fa06 f003 	lslle.w	r0, r6, r3
 8005ace:	f7fa fd21 	bl	8000514 <__aeabi_ui2d>
 8005ad2:	2201      	movs	r2, #1
 8005ad4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8005ad8:	3d01      	subs	r5, #1
 8005ada:	920e      	str	r2, [sp, #56]	; 0x38
 8005adc:	e76f      	b.n	80059be <_dtoa_r+0x126>
 8005ade:	2301      	movs	r3, #1
 8005ae0:	e7b3      	b.n	8005a4a <_dtoa_r+0x1b2>
 8005ae2:	900c      	str	r0, [sp, #48]	; 0x30
 8005ae4:	e7b2      	b.n	8005a4c <_dtoa_r+0x1b4>
 8005ae6:	9b05      	ldr	r3, [sp, #20]
 8005ae8:	eba3 030b 	sub.w	r3, r3, fp
 8005aec:	9305      	str	r3, [sp, #20]
 8005aee:	f1cb 0300 	rsb	r3, fp, #0
 8005af2:	9308      	str	r3, [sp, #32]
 8005af4:	2300      	movs	r3, #0
 8005af6:	930b      	str	r3, [sp, #44]	; 0x2c
 8005af8:	e7bf      	b.n	8005a7a <_dtoa_r+0x1e2>
 8005afa:	2300      	movs	r3, #0
 8005afc:	9309      	str	r3, [sp, #36]	; 0x24
 8005afe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	dc52      	bgt.n	8005baa <_dtoa_r+0x312>
 8005b04:	2301      	movs	r3, #1
 8005b06:	9301      	str	r3, [sp, #4]
 8005b08:	9304      	str	r3, [sp, #16]
 8005b0a:	461a      	mov	r2, r3
 8005b0c:	920a      	str	r2, [sp, #40]	; 0x28
 8005b0e:	e00b      	b.n	8005b28 <_dtoa_r+0x290>
 8005b10:	2301      	movs	r3, #1
 8005b12:	e7f3      	b.n	8005afc <_dtoa_r+0x264>
 8005b14:	2300      	movs	r3, #0
 8005b16:	9309      	str	r3, [sp, #36]	; 0x24
 8005b18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b1a:	445b      	add	r3, fp
 8005b1c:	9301      	str	r3, [sp, #4]
 8005b1e:	3301      	adds	r3, #1
 8005b20:	2b01      	cmp	r3, #1
 8005b22:	9304      	str	r3, [sp, #16]
 8005b24:	bfb8      	it	lt
 8005b26:	2301      	movlt	r3, #1
 8005b28:	69e0      	ldr	r0, [r4, #28]
 8005b2a:	2100      	movs	r1, #0
 8005b2c:	2204      	movs	r2, #4
 8005b2e:	f102 0614 	add.w	r6, r2, #20
 8005b32:	429e      	cmp	r6, r3
 8005b34:	d93d      	bls.n	8005bb2 <_dtoa_r+0x31a>
 8005b36:	6041      	str	r1, [r0, #4]
 8005b38:	4620      	mov	r0, r4
 8005b3a:	f000 ff59 	bl	80069f0 <_Balloc>
 8005b3e:	9000      	str	r0, [sp, #0]
 8005b40:	2800      	cmp	r0, #0
 8005b42:	d139      	bne.n	8005bb8 <_dtoa_r+0x320>
 8005b44:	4b16      	ldr	r3, [pc, #88]	; (8005ba0 <_dtoa_r+0x308>)
 8005b46:	4602      	mov	r2, r0
 8005b48:	f240 11af 	movw	r1, #431	; 0x1af
 8005b4c:	e6bd      	b.n	80058ca <_dtoa_r+0x32>
 8005b4e:	2301      	movs	r3, #1
 8005b50:	e7e1      	b.n	8005b16 <_dtoa_r+0x27e>
 8005b52:	2501      	movs	r5, #1
 8005b54:	2300      	movs	r3, #0
 8005b56:	9307      	str	r3, [sp, #28]
 8005b58:	9509      	str	r5, [sp, #36]	; 0x24
 8005b5a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005b5e:	9301      	str	r3, [sp, #4]
 8005b60:	9304      	str	r3, [sp, #16]
 8005b62:	2200      	movs	r2, #0
 8005b64:	2312      	movs	r3, #18
 8005b66:	e7d1      	b.n	8005b0c <_dtoa_r+0x274>
 8005b68:	636f4361 	.word	0x636f4361
 8005b6c:	3fd287a7 	.word	0x3fd287a7
 8005b70:	8b60c8b3 	.word	0x8b60c8b3
 8005b74:	3fc68a28 	.word	0x3fc68a28
 8005b78:	509f79fb 	.word	0x509f79fb
 8005b7c:	3fd34413 	.word	0x3fd34413
 8005b80:	08007a31 	.word	0x08007a31
 8005b84:	08007a48 	.word	0x08007a48
 8005b88:	7ff00000 	.word	0x7ff00000
 8005b8c:	08007a2d 	.word	0x08007a2d
 8005b90:	08007a24 	.word	0x08007a24
 8005b94:	08007a01 	.word	0x08007a01
 8005b98:	3ff80000 	.word	0x3ff80000
 8005b9c:	08007b48 	.word	0x08007b48
 8005ba0:	08007aa0 	.word	0x08007aa0
 8005ba4:	2301      	movs	r3, #1
 8005ba6:	9309      	str	r3, [sp, #36]	; 0x24
 8005ba8:	e7d7      	b.n	8005b5a <_dtoa_r+0x2c2>
 8005baa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005bac:	9301      	str	r3, [sp, #4]
 8005bae:	9304      	str	r3, [sp, #16]
 8005bb0:	e7ba      	b.n	8005b28 <_dtoa_r+0x290>
 8005bb2:	3101      	adds	r1, #1
 8005bb4:	0052      	lsls	r2, r2, #1
 8005bb6:	e7ba      	b.n	8005b2e <_dtoa_r+0x296>
 8005bb8:	69e3      	ldr	r3, [r4, #28]
 8005bba:	9a00      	ldr	r2, [sp, #0]
 8005bbc:	601a      	str	r2, [r3, #0]
 8005bbe:	9b04      	ldr	r3, [sp, #16]
 8005bc0:	2b0e      	cmp	r3, #14
 8005bc2:	f200 80a8 	bhi.w	8005d16 <_dtoa_r+0x47e>
 8005bc6:	2d00      	cmp	r5, #0
 8005bc8:	f000 80a5 	beq.w	8005d16 <_dtoa_r+0x47e>
 8005bcc:	f1bb 0f00 	cmp.w	fp, #0
 8005bd0:	dd38      	ble.n	8005c44 <_dtoa_r+0x3ac>
 8005bd2:	4bc0      	ldr	r3, [pc, #768]	; (8005ed4 <_dtoa_r+0x63c>)
 8005bd4:	f00b 020f 	and.w	r2, fp, #15
 8005bd8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005bdc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005be0:	e9d3 6700 	ldrd	r6, r7, [r3]
 8005be4:	ea4f 182b 	mov.w	r8, fp, asr #4
 8005be8:	d019      	beq.n	8005c1e <_dtoa_r+0x386>
 8005bea:	4bbb      	ldr	r3, [pc, #748]	; (8005ed8 <_dtoa_r+0x640>)
 8005bec:	ec51 0b18 	vmov	r0, r1, d8
 8005bf0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005bf4:	f7fa fe32 	bl	800085c <__aeabi_ddiv>
 8005bf8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005bfc:	f008 080f 	and.w	r8, r8, #15
 8005c00:	2503      	movs	r5, #3
 8005c02:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8005ed8 <_dtoa_r+0x640>
 8005c06:	f1b8 0f00 	cmp.w	r8, #0
 8005c0a:	d10a      	bne.n	8005c22 <_dtoa_r+0x38a>
 8005c0c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c10:	4632      	mov	r2, r6
 8005c12:	463b      	mov	r3, r7
 8005c14:	f7fa fe22 	bl	800085c <__aeabi_ddiv>
 8005c18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c1c:	e02b      	b.n	8005c76 <_dtoa_r+0x3de>
 8005c1e:	2502      	movs	r5, #2
 8005c20:	e7ef      	b.n	8005c02 <_dtoa_r+0x36a>
 8005c22:	f018 0f01 	tst.w	r8, #1
 8005c26:	d008      	beq.n	8005c3a <_dtoa_r+0x3a2>
 8005c28:	4630      	mov	r0, r6
 8005c2a:	4639      	mov	r1, r7
 8005c2c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005c30:	f7fa fcea 	bl	8000608 <__aeabi_dmul>
 8005c34:	3501      	adds	r5, #1
 8005c36:	4606      	mov	r6, r0
 8005c38:	460f      	mov	r7, r1
 8005c3a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005c3e:	f109 0908 	add.w	r9, r9, #8
 8005c42:	e7e0      	b.n	8005c06 <_dtoa_r+0x36e>
 8005c44:	f000 809f 	beq.w	8005d86 <_dtoa_r+0x4ee>
 8005c48:	f1cb 0600 	rsb	r6, fp, #0
 8005c4c:	4ba1      	ldr	r3, [pc, #644]	; (8005ed4 <_dtoa_r+0x63c>)
 8005c4e:	4fa2      	ldr	r7, [pc, #648]	; (8005ed8 <_dtoa_r+0x640>)
 8005c50:	f006 020f 	and.w	r2, r6, #15
 8005c54:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c5c:	ec51 0b18 	vmov	r0, r1, d8
 8005c60:	f7fa fcd2 	bl	8000608 <__aeabi_dmul>
 8005c64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c68:	1136      	asrs	r6, r6, #4
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	2502      	movs	r5, #2
 8005c6e:	2e00      	cmp	r6, #0
 8005c70:	d17e      	bne.n	8005d70 <_dtoa_r+0x4d8>
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d1d0      	bne.n	8005c18 <_dtoa_r+0x380>
 8005c76:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005c78:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	f000 8084 	beq.w	8005d8a <_dtoa_r+0x4f2>
 8005c82:	4b96      	ldr	r3, [pc, #600]	; (8005edc <_dtoa_r+0x644>)
 8005c84:	2200      	movs	r2, #0
 8005c86:	4640      	mov	r0, r8
 8005c88:	4649      	mov	r1, r9
 8005c8a:	f7fa ff2f 	bl	8000aec <__aeabi_dcmplt>
 8005c8e:	2800      	cmp	r0, #0
 8005c90:	d07b      	beq.n	8005d8a <_dtoa_r+0x4f2>
 8005c92:	9b04      	ldr	r3, [sp, #16]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d078      	beq.n	8005d8a <_dtoa_r+0x4f2>
 8005c98:	9b01      	ldr	r3, [sp, #4]
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	dd39      	ble.n	8005d12 <_dtoa_r+0x47a>
 8005c9e:	4b90      	ldr	r3, [pc, #576]	; (8005ee0 <_dtoa_r+0x648>)
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	4640      	mov	r0, r8
 8005ca4:	4649      	mov	r1, r9
 8005ca6:	f7fa fcaf 	bl	8000608 <__aeabi_dmul>
 8005caa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005cae:	9e01      	ldr	r6, [sp, #4]
 8005cb0:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 8005cb4:	3501      	adds	r5, #1
 8005cb6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005cba:	4628      	mov	r0, r5
 8005cbc:	f7fa fc3a 	bl	8000534 <__aeabi_i2d>
 8005cc0:	4642      	mov	r2, r8
 8005cc2:	464b      	mov	r3, r9
 8005cc4:	f7fa fca0 	bl	8000608 <__aeabi_dmul>
 8005cc8:	4b86      	ldr	r3, [pc, #536]	; (8005ee4 <_dtoa_r+0x64c>)
 8005cca:	2200      	movs	r2, #0
 8005ccc:	f7fa fae6 	bl	800029c <__adddf3>
 8005cd0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8005cd4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005cd8:	9303      	str	r3, [sp, #12]
 8005cda:	2e00      	cmp	r6, #0
 8005cdc:	d158      	bne.n	8005d90 <_dtoa_r+0x4f8>
 8005cde:	4b82      	ldr	r3, [pc, #520]	; (8005ee8 <_dtoa_r+0x650>)
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	4640      	mov	r0, r8
 8005ce4:	4649      	mov	r1, r9
 8005ce6:	f7fa fad7 	bl	8000298 <__aeabi_dsub>
 8005cea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005cee:	4680      	mov	r8, r0
 8005cf0:	4689      	mov	r9, r1
 8005cf2:	f7fa ff19 	bl	8000b28 <__aeabi_dcmpgt>
 8005cf6:	2800      	cmp	r0, #0
 8005cf8:	f040 8296 	bne.w	8006228 <_dtoa_r+0x990>
 8005cfc:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8005d00:	4640      	mov	r0, r8
 8005d02:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005d06:	4649      	mov	r1, r9
 8005d08:	f7fa fef0 	bl	8000aec <__aeabi_dcmplt>
 8005d0c:	2800      	cmp	r0, #0
 8005d0e:	f040 8289 	bne.w	8006224 <_dtoa_r+0x98c>
 8005d12:	ed8d 8b02 	vstr	d8, [sp, #8]
 8005d16:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	f2c0 814e 	blt.w	8005fba <_dtoa_r+0x722>
 8005d1e:	f1bb 0f0e 	cmp.w	fp, #14
 8005d22:	f300 814a 	bgt.w	8005fba <_dtoa_r+0x722>
 8005d26:	4b6b      	ldr	r3, [pc, #428]	; (8005ed4 <_dtoa_r+0x63c>)
 8005d28:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005d2c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005d30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	f280 80dc 	bge.w	8005ef0 <_dtoa_r+0x658>
 8005d38:	9b04      	ldr	r3, [sp, #16]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	f300 80d8 	bgt.w	8005ef0 <_dtoa_r+0x658>
 8005d40:	f040 826f 	bne.w	8006222 <_dtoa_r+0x98a>
 8005d44:	4b68      	ldr	r3, [pc, #416]	; (8005ee8 <_dtoa_r+0x650>)
 8005d46:	2200      	movs	r2, #0
 8005d48:	4640      	mov	r0, r8
 8005d4a:	4649      	mov	r1, r9
 8005d4c:	f7fa fc5c 	bl	8000608 <__aeabi_dmul>
 8005d50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005d54:	f7fa fede 	bl	8000b14 <__aeabi_dcmpge>
 8005d58:	9e04      	ldr	r6, [sp, #16]
 8005d5a:	4637      	mov	r7, r6
 8005d5c:	2800      	cmp	r0, #0
 8005d5e:	f040 8245 	bne.w	80061ec <_dtoa_r+0x954>
 8005d62:	9d00      	ldr	r5, [sp, #0]
 8005d64:	2331      	movs	r3, #49	; 0x31
 8005d66:	f805 3b01 	strb.w	r3, [r5], #1
 8005d6a:	f10b 0b01 	add.w	fp, fp, #1
 8005d6e:	e241      	b.n	80061f4 <_dtoa_r+0x95c>
 8005d70:	07f2      	lsls	r2, r6, #31
 8005d72:	d505      	bpl.n	8005d80 <_dtoa_r+0x4e8>
 8005d74:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005d78:	f7fa fc46 	bl	8000608 <__aeabi_dmul>
 8005d7c:	3501      	adds	r5, #1
 8005d7e:	2301      	movs	r3, #1
 8005d80:	1076      	asrs	r6, r6, #1
 8005d82:	3708      	adds	r7, #8
 8005d84:	e773      	b.n	8005c6e <_dtoa_r+0x3d6>
 8005d86:	2502      	movs	r5, #2
 8005d88:	e775      	b.n	8005c76 <_dtoa_r+0x3de>
 8005d8a:	9e04      	ldr	r6, [sp, #16]
 8005d8c:	465f      	mov	r7, fp
 8005d8e:	e792      	b.n	8005cb6 <_dtoa_r+0x41e>
 8005d90:	9900      	ldr	r1, [sp, #0]
 8005d92:	4b50      	ldr	r3, [pc, #320]	; (8005ed4 <_dtoa_r+0x63c>)
 8005d94:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005d98:	4431      	add	r1, r6
 8005d9a:	9102      	str	r1, [sp, #8]
 8005d9c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005d9e:	eeb0 9a47 	vmov.f32	s18, s14
 8005da2:	eef0 9a67 	vmov.f32	s19, s15
 8005da6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005daa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005dae:	2900      	cmp	r1, #0
 8005db0:	d044      	beq.n	8005e3c <_dtoa_r+0x5a4>
 8005db2:	494e      	ldr	r1, [pc, #312]	; (8005eec <_dtoa_r+0x654>)
 8005db4:	2000      	movs	r0, #0
 8005db6:	f7fa fd51 	bl	800085c <__aeabi_ddiv>
 8005dba:	ec53 2b19 	vmov	r2, r3, d9
 8005dbe:	f7fa fa6b 	bl	8000298 <__aeabi_dsub>
 8005dc2:	9d00      	ldr	r5, [sp, #0]
 8005dc4:	ec41 0b19 	vmov	d9, r0, r1
 8005dc8:	4649      	mov	r1, r9
 8005dca:	4640      	mov	r0, r8
 8005dcc:	f7fa fecc 	bl	8000b68 <__aeabi_d2iz>
 8005dd0:	4606      	mov	r6, r0
 8005dd2:	f7fa fbaf 	bl	8000534 <__aeabi_i2d>
 8005dd6:	4602      	mov	r2, r0
 8005dd8:	460b      	mov	r3, r1
 8005dda:	4640      	mov	r0, r8
 8005ddc:	4649      	mov	r1, r9
 8005dde:	f7fa fa5b 	bl	8000298 <__aeabi_dsub>
 8005de2:	3630      	adds	r6, #48	; 0x30
 8005de4:	f805 6b01 	strb.w	r6, [r5], #1
 8005de8:	ec53 2b19 	vmov	r2, r3, d9
 8005dec:	4680      	mov	r8, r0
 8005dee:	4689      	mov	r9, r1
 8005df0:	f7fa fe7c 	bl	8000aec <__aeabi_dcmplt>
 8005df4:	2800      	cmp	r0, #0
 8005df6:	d164      	bne.n	8005ec2 <_dtoa_r+0x62a>
 8005df8:	4642      	mov	r2, r8
 8005dfa:	464b      	mov	r3, r9
 8005dfc:	4937      	ldr	r1, [pc, #220]	; (8005edc <_dtoa_r+0x644>)
 8005dfe:	2000      	movs	r0, #0
 8005e00:	f7fa fa4a 	bl	8000298 <__aeabi_dsub>
 8005e04:	ec53 2b19 	vmov	r2, r3, d9
 8005e08:	f7fa fe70 	bl	8000aec <__aeabi_dcmplt>
 8005e0c:	2800      	cmp	r0, #0
 8005e0e:	f040 80b6 	bne.w	8005f7e <_dtoa_r+0x6e6>
 8005e12:	9b02      	ldr	r3, [sp, #8]
 8005e14:	429d      	cmp	r5, r3
 8005e16:	f43f af7c 	beq.w	8005d12 <_dtoa_r+0x47a>
 8005e1a:	4b31      	ldr	r3, [pc, #196]	; (8005ee0 <_dtoa_r+0x648>)
 8005e1c:	ec51 0b19 	vmov	r0, r1, d9
 8005e20:	2200      	movs	r2, #0
 8005e22:	f7fa fbf1 	bl	8000608 <__aeabi_dmul>
 8005e26:	4b2e      	ldr	r3, [pc, #184]	; (8005ee0 <_dtoa_r+0x648>)
 8005e28:	ec41 0b19 	vmov	d9, r0, r1
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	4640      	mov	r0, r8
 8005e30:	4649      	mov	r1, r9
 8005e32:	f7fa fbe9 	bl	8000608 <__aeabi_dmul>
 8005e36:	4680      	mov	r8, r0
 8005e38:	4689      	mov	r9, r1
 8005e3a:	e7c5      	b.n	8005dc8 <_dtoa_r+0x530>
 8005e3c:	ec51 0b17 	vmov	r0, r1, d7
 8005e40:	f7fa fbe2 	bl	8000608 <__aeabi_dmul>
 8005e44:	9b02      	ldr	r3, [sp, #8]
 8005e46:	9d00      	ldr	r5, [sp, #0]
 8005e48:	930f      	str	r3, [sp, #60]	; 0x3c
 8005e4a:	ec41 0b19 	vmov	d9, r0, r1
 8005e4e:	4649      	mov	r1, r9
 8005e50:	4640      	mov	r0, r8
 8005e52:	f7fa fe89 	bl	8000b68 <__aeabi_d2iz>
 8005e56:	4606      	mov	r6, r0
 8005e58:	f7fa fb6c 	bl	8000534 <__aeabi_i2d>
 8005e5c:	3630      	adds	r6, #48	; 0x30
 8005e5e:	4602      	mov	r2, r0
 8005e60:	460b      	mov	r3, r1
 8005e62:	4640      	mov	r0, r8
 8005e64:	4649      	mov	r1, r9
 8005e66:	f7fa fa17 	bl	8000298 <__aeabi_dsub>
 8005e6a:	f805 6b01 	strb.w	r6, [r5], #1
 8005e6e:	9b02      	ldr	r3, [sp, #8]
 8005e70:	429d      	cmp	r5, r3
 8005e72:	4680      	mov	r8, r0
 8005e74:	4689      	mov	r9, r1
 8005e76:	f04f 0200 	mov.w	r2, #0
 8005e7a:	d124      	bne.n	8005ec6 <_dtoa_r+0x62e>
 8005e7c:	4b1b      	ldr	r3, [pc, #108]	; (8005eec <_dtoa_r+0x654>)
 8005e7e:	ec51 0b19 	vmov	r0, r1, d9
 8005e82:	f7fa fa0b 	bl	800029c <__adddf3>
 8005e86:	4602      	mov	r2, r0
 8005e88:	460b      	mov	r3, r1
 8005e8a:	4640      	mov	r0, r8
 8005e8c:	4649      	mov	r1, r9
 8005e8e:	f7fa fe4b 	bl	8000b28 <__aeabi_dcmpgt>
 8005e92:	2800      	cmp	r0, #0
 8005e94:	d173      	bne.n	8005f7e <_dtoa_r+0x6e6>
 8005e96:	ec53 2b19 	vmov	r2, r3, d9
 8005e9a:	4914      	ldr	r1, [pc, #80]	; (8005eec <_dtoa_r+0x654>)
 8005e9c:	2000      	movs	r0, #0
 8005e9e:	f7fa f9fb 	bl	8000298 <__aeabi_dsub>
 8005ea2:	4602      	mov	r2, r0
 8005ea4:	460b      	mov	r3, r1
 8005ea6:	4640      	mov	r0, r8
 8005ea8:	4649      	mov	r1, r9
 8005eaa:	f7fa fe1f 	bl	8000aec <__aeabi_dcmplt>
 8005eae:	2800      	cmp	r0, #0
 8005eb0:	f43f af2f 	beq.w	8005d12 <_dtoa_r+0x47a>
 8005eb4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005eb6:	1e6b      	subs	r3, r5, #1
 8005eb8:	930f      	str	r3, [sp, #60]	; 0x3c
 8005eba:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005ebe:	2b30      	cmp	r3, #48	; 0x30
 8005ec0:	d0f8      	beq.n	8005eb4 <_dtoa_r+0x61c>
 8005ec2:	46bb      	mov	fp, r7
 8005ec4:	e04a      	b.n	8005f5c <_dtoa_r+0x6c4>
 8005ec6:	4b06      	ldr	r3, [pc, #24]	; (8005ee0 <_dtoa_r+0x648>)
 8005ec8:	f7fa fb9e 	bl	8000608 <__aeabi_dmul>
 8005ecc:	4680      	mov	r8, r0
 8005ece:	4689      	mov	r9, r1
 8005ed0:	e7bd      	b.n	8005e4e <_dtoa_r+0x5b6>
 8005ed2:	bf00      	nop
 8005ed4:	08007b48 	.word	0x08007b48
 8005ed8:	08007b20 	.word	0x08007b20
 8005edc:	3ff00000 	.word	0x3ff00000
 8005ee0:	40240000 	.word	0x40240000
 8005ee4:	401c0000 	.word	0x401c0000
 8005ee8:	40140000 	.word	0x40140000
 8005eec:	3fe00000 	.word	0x3fe00000
 8005ef0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005ef4:	9d00      	ldr	r5, [sp, #0]
 8005ef6:	4642      	mov	r2, r8
 8005ef8:	464b      	mov	r3, r9
 8005efa:	4630      	mov	r0, r6
 8005efc:	4639      	mov	r1, r7
 8005efe:	f7fa fcad 	bl	800085c <__aeabi_ddiv>
 8005f02:	f7fa fe31 	bl	8000b68 <__aeabi_d2iz>
 8005f06:	9001      	str	r0, [sp, #4]
 8005f08:	f7fa fb14 	bl	8000534 <__aeabi_i2d>
 8005f0c:	4642      	mov	r2, r8
 8005f0e:	464b      	mov	r3, r9
 8005f10:	f7fa fb7a 	bl	8000608 <__aeabi_dmul>
 8005f14:	4602      	mov	r2, r0
 8005f16:	460b      	mov	r3, r1
 8005f18:	4630      	mov	r0, r6
 8005f1a:	4639      	mov	r1, r7
 8005f1c:	f7fa f9bc 	bl	8000298 <__aeabi_dsub>
 8005f20:	9e01      	ldr	r6, [sp, #4]
 8005f22:	9f04      	ldr	r7, [sp, #16]
 8005f24:	3630      	adds	r6, #48	; 0x30
 8005f26:	f805 6b01 	strb.w	r6, [r5], #1
 8005f2a:	9e00      	ldr	r6, [sp, #0]
 8005f2c:	1bae      	subs	r6, r5, r6
 8005f2e:	42b7      	cmp	r7, r6
 8005f30:	4602      	mov	r2, r0
 8005f32:	460b      	mov	r3, r1
 8005f34:	d134      	bne.n	8005fa0 <_dtoa_r+0x708>
 8005f36:	f7fa f9b1 	bl	800029c <__adddf3>
 8005f3a:	4642      	mov	r2, r8
 8005f3c:	464b      	mov	r3, r9
 8005f3e:	4606      	mov	r6, r0
 8005f40:	460f      	mov	r7, r1
 8005f42:	f7fa fdf1 	bl	8000b28 <__aeabi_dcmpgt>
 8005f46:	b9c8      	cbnz	r0, 8005f7c <_dtoa_r+0x6e4>
 8005f48:	4642      	mov	r2, r8
 8005f4a:	464b      	mov	r3, r9
 8005f4c:	4630      	mov	r0, r6
 8005f4e:	4639      	mov	r1, r7
 8005f50:	f7fa fdc2 	bl	8000ad8 <__aeabi_dcmpeq>
 8005f54:	b110      	cbz	r0, 8005f5c <_dtoa_r+0x6c4>
 8005f56:	9b01      	ldr	r3, [sp, #4]
 8005f58:	07db      	lsls	r3, r3, #31
 8005f5a:	d40f      	bmi.n	8005f7c <_dtoa_r+0x6e4>
 8005f5c:	4651      	mov	r1, sl
 8005f5e:	4620      	mov	r0, r4
 8005f60:	f000 fd86 	bl	8006a70 <_Bfree>
 8005f64:	2300      	movs	r3, #0
 8005f66:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005f68:	702b      	strb	r3, [r5, #0]
 8005f6a:	f10b 0301 	add.w	r3, fp, #1
 8005f6e:	6013      	str	r3, [r2, #0]
 8005f70:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	f43f ace2 	beq.w	800593c <_dtoa_r+0xa4>
 8005f78:	601d      	str	r5, [r3, #0]
 8005f7a:	e4df      	b.n	800593c <_dtoa_r+0xa4>
 8005f7c:	465f      	mov	r7, fp
 8005f7e:	462b      	mov	r3, r5
 8005f80:	461d      	mov	r5, r3
 8005f82:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005f86:	2a39      	cmp	r2, #57	; 0x39
 8005f88:	d106      	bne.n	8005f98 <_dtoa_r+0x700>
 8005f8a:	9a00      	ldr	r2, [sp, #0]
 8005f8c:	429a      	cmp	r2, r3
 8005f8e:	d1f7      	bne.n	8005f80 <_dtoa_r+0x6e8>
 8005f90:	9900      	ldr	r1, [sp, #0]
 8005f92:	2230      	movs	r2, #48	; 0x30
 8005f94:	3701      	adds	r7, #1
 8005f96:	700a      	strb	r2, [r1, #0]
 8005f98:	781a      	ldrb	r2, [r3, #0]
 8005f9a:	3201      	adds	r2, #1
 8005f9c:	701a      	strb	r2, [r3, #0]
 8005f9e:	e790      	b.n	8005ec2 <_dtoa_r+0x62a>
 8005fa0:	4ba3      	ldr	r3, [pc, #652]	; (8006230 <_dtoa_r+0x998>)
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	f7fa fb30 	bl	8000608 <__aeabi_dmul>
 8005fa8:	2200      	movs	r2, #0
 8005faa:	2300      	movs	r3, #0
 8005fac:	4606      	mov	r6, r0
 8005fae:	460f      	mov	r7, r1
 8005fb0:	f7fa fd92 	bl	8000ad8 <__aeabi_dcmpeq>
 8005fb4:	2800      	cmp	r0, #0
 8005fb6:	d09e      	beq.n	8005ef6 <_dtoa_r+0x65e>
 8005fb8:	e7d0      	b.n	8005f5c <_dtoa_r+0x6c4>
 8005fba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005fbc:	2a00      	cmp	r2, #0
 8005fbe:	f000 80ca 	beq.w	8006156 <_dtoa_r+0x8be>
 8005fc2:	9a07      	ldr	r2, [sp, #28]
 8005fc4:	2a01      	cmp	r2, #1
 8005fc6:	f300 80ad 	bgt.w	8006124 <_dtoa_r+0x88c>
 8005fca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005fcc:	2a00      	cmp	r2, #0
 8005fce:	f000 80a5 	beq.w	800611c <_dtoa_r+0x884>
 8005fd2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005fd6:	9e08      	ldr	r6, [sp, #32]
 8005fd8:	9d05      	ldr	r5, [sp, #20]
 8005fda:	9a05      	ldr	r2, [sp, #20]
 8005fdc:	441a      	add	r2, r3
 8005fde:	9205      	str	r2, [sp, #20]
 8005fe0:	9a06      	ldr	r2, [sp, #24]
 8005fe2:	2101      	movs	r1, #1
 8005fe4:	441a      	add	r2, r3
 8005fe6:	4620      	mov	r0, r4
 8005fe8:	9206      	str	r2, [sp, #24]
 8005fea:	f000 fdf7 	bl	8006bdc <__i2b>
 8005fee:	4607      	mov	r7, r0
 8005ff0:	b165      	cbz	r5, 800600c <_dtoa_r+0x774>
 8005ff2:	9b06      	ldr	r3, [sp, #24]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	dd09      	ble.n	800600c <_dtoa_r+0x774>
 8005ff8:	42ab      	cmp	r3, r5
 8005ffa:	9a05      	ldr	r2, [sp, #20]
 8005ffc:	bfa8      	it	ge
 8005ffe:	462b      	movge	r3, r5
 8006000:	1ad2      	subs	r2, r2, r3
 8006002:	9205      	str	r2, [sp, #20]
 8006004:	9a06      	ldr	r2, [sp, #24]
 8006006:	1aed      	subs	r5, r5, r3
 8006008:	1ad3      	subs	r3, r2, r3
 800600a:	9306      	str	r3, [sp, #24]
 800600c:	9b08      	ldr	r3, [sp, #32]
 800600e:	b1f3      	cbz	r3, 800604e <_dtoa_r+0x7b6>
 8006010:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006012:	2b00      	cmp	r3, #0
 8006014:	f000 80a3 	beq.w	800615e <_dtoa_r+0x8c6>
 8006018:	2e00      	cmp	r6, #0
 800601a:	dd10      	ble.n	800603e <_dtoa_r+0x7a6>
 800601c:	4639      	mov	r1, r7
 800601e:	4632      	mov	r2, r6
 8006020:	4620      	mov	r0, r4
 8006022:	f000 fe9b 	bl	8006d5c <__pow5mult>
 8006026:	4652      	mov	r2, sl
 8006028:	4601      	mov	r1, r0
 800602a:	4607      	mov	r7, r0
 800602c:	4620      	mov	r0, r4
 800602e:	f000 fdeb 	bl	8006c08 <__multiply>
 8006032:	4651      	mov	r1, sl
 8006034:	4680      	mov	r8, r0
 8006036:	4620      	mov	r0, r4
 8006038:	f000 fd1a 	bl	8006a70 <_Bfree>
 800603c:	46c2      	mov	sl, r8
 800603e:	9b08      	ldr	r3, [sp, #32]
 8006040:	1b9a      	subs	r2, r3, r6
 8006042:	d004      	beq.n	800604e <_dtoa_r+0x7b6>
 8006044:	4651      	mov	r1, sl
 8006046:	4620      	mov	r0, r4
 8006048:	f000 fe88 	bl	8006d5c <__pow5mult>
 800604c:	4682      	mov	sl, r0
 800604e:	2101      	movs	r1, #1
 8006050:	4620      	mov	r0, r4
 8006052:	f000 fdc3 	bl	8006bdc <__i2b>
 8006056:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006058:	2b00      	cmp	r3, #0
 800605a:	4606      	mov	r6, r0
 800605c:	f340 8081 	ble.w	8006162 <_dtoa_r+0x8ca>
 8006060:	461a      	mov	r2, r3
 8006062:	4601      	mov	r1, r0
 8006064:	4620      	mov	r0, r4
 8006066:	f000 fe79 	bl	8006d5c <__pow5mult>
 800606a:	9b07      	ldr	r3, [sp, #28]
 800606c:	2b01      	cmp	r3, #1
 800606e:	4606      	mov	r6, r0
 8006070:	dd7a      	ble.n	8006168 <_dtoa_r+0x8d0>
 8006072:	f04f 0800 	mov.w	r8, #0
 8006076:	6933      	ldr	r3, [r6, #16]
 8006078:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800607c:	6918      	ldr	r0, [r3, #16]
 800607e:	f000 fd5f 	bl	8006b40 <__hi0bits>
 8006082:	f1c0 0020 	rsb	r0, r0, #32
 8006086:	9b06      	ldr	r3, [sp, #24]
 8006088:	4418      	add	r0, r3
 800608a:	f010 001f 	ands.w	r0, r0, #31
 800608e:	f000 8094 	beq.w	80061ba <_dtoa_r+0x922>
 8006092:	f1c0 0320 	rsb	r3, r0, #32
 8006096:	2b04      	cmp	r3, #4
 8006098:	f340 8085 	ble.w	80061a6 <_dtoa_r+0x90e>
 800609c:	9b05      	ldr	r3, [sp, #20]
 800609e:	f1c0 001c 	rsb	r0, r0, #28
 80060a2:	4403      	add	r3, r0
 80060a4:	9305      	str	r3, [sp, #20]
 80060a6:	9b06      	ldr	r3, [sp, #24]
 80060a8:	4403      	add	r3, r0
 80060aa:	4405      	add	r5, r0
 80060ac:	9306      	str	r3, [sp, #24]
 80060ae:	9b05      	ldr	r3, [sp, #20]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	dd05      	ble.n	80060c0 <_dtoa_r+0x828>
 80060b4:	4651      	mov	r1, sl
 80060b6:	461a      	mov	r2, r3
 80060b8:	4620      	mov	r0, r4
 80060ba:	f000 fea9 	bl	8006e10 <__lshift>
 80060be:	4682      	mov	sl, r0
 80060c0:	9b06      	ldr	r3, [sp, #24]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	dd05      	ble.n	80060d2 <_dtoa_r+0x83a>
 80060c6:	4631      	mov	r1, r6
 80060c8:	461a      	mov	r2, r3
 80060ca:	4620      	mov	r0, r4
 80060cc:	f000 fea0 	bl	8006e10 <__lshift>
 80060d0:	4606      	mov	r6, r0
 80060d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d072      	beq.n	80061be <_dtoa_r+0x926>
 80060d8:	4631      	mov	r1, r6
 80060da:	4650      	mov	r0, sl
 80060dc:	f000 ff04 	bl	8006ee8 <__mcmp>
 80060e0:	2800      	cmp	r0, #0
 80060e2:	da6c      	bge.n	80061be <_dtoa_r+0x926>
 80060e4:	2300      	movs	r3, #0
 80060e6:	4651      	mov	r1, sl
 80060e8:	220a      	movs	r2, #10
 80060ea:	4620      	mov	r0, r4
 80060ec:	f000 fce2 	bl	8006ab4 <__multadd>
 80060f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80060f2:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80060f6:	4682      	mov	sl, r0
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	f000 81b0 	beq.w	800645e <_dtoa_r+0xbc6>
 80060fe:	2300      	movs	r3, #0
 8006100:	4639      	mov	r1, r7
 8006102:	220a      	movs	r2, #10
 8006104:	4620      	mov	r0, r4
 8006106:	f000 fcd5 	bl	8006ab4 <__multadd>
 800610a:	9b01      	ldr	r3, [sp, #4]
 800610c:	2b00      	cmp	r3, #0
 800610e:	4607      	mov	r7, r0
 8006110:	f300 8096 	bgt.w	8006240 <_dtoa_r+0x9a8>
 8006114:	9b07      	ldr	r3, [sp, #28]
 8006116:	2b02      	cmp	r3, #2
 8006118:	dc59      	bgt.n	80061ce <_dtoa_r+0x936>
 800611a:	e091      	b.n	8006240 <_dtoa_r+0x9a8>
 800611c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800611e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006122:	e758      	b.n	8005fd6 <_dtoa_r+0x73e>
 8006124:	9b04      	ldr	r3, [sp, #16]
 8006126:	1e5e      	subs	r6, r3, #1
 8006128:	9b08      	ldr	r3, [sp, #32]
 800612a:	42b3      	cmp	r3, r6
 800612c:	bfbf      	itttt	lt
 800612e:	9b08      	ldrlt	r3, [sp, #32]
 8006130:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8006132:	9608      	strlt	r6, [sp, #32]
 8006134:	1af3      	sublt	r3, r6, r3
 8006136:	bfb4      	ite	lt
 8006138:	18d2      	addlt	r2, r2, r3
 800613a:	1b9e      	subge	r6, r3, r6
 800613c:	9b04      	ldr	r3, [sp, #16]
 800613e:	bfbc      	itt	lt
 8006140:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8006142:	2600      	movlt	r6, #0
 8006144:	2b00      	cmp	r3, #0
 8006146:	bfb7      	itett	lt
 8006148:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800614c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8006150:	1a9d      	sublt	r5, r3, r2
 8006152:	2300      	movlt	r3, #0
 8006154:	e741      	b.n	8005fda <_dtoa_r+0x742>
 8006156:	9e08      	ldr	r6, [sp, #32]
 8006158:	9d05      	ldr	r5, [sp, #20]
 800615a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800615c:	e748      	b.n	8005ff0 <_dtoa_r+0x758>
 800615e:	9a08      	ldr	r2, [sp, #32]
 8006160:	e770      	b.n	8006044 <_dtoa_r+0x7ac>
 8006162:	9b07      	ldr	r3, [sp, #28]
 8006164:	2b01      	cmp	r3, #1
 8006166:	dc19      	bgt.n	800619c <_dtoa_r+0x904>
 8006168:	9b02      	ldr	r3, [sp, #8]
 800616a:	b9bb      	cbnz	r3, 800619c <_dtoa_r+0x904>
 800616c:	9b03      	ldr	r3, [sp, #12]
 800616e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006172:	b99b      	cbnz	r3, 800619c <_dtoa_r+0x904>
 8006174:	9b03      	ldr	r3, [sp, #12]
 8006176:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800617a:	0d1b      	lsrs	r3, r3, #20
 800617c:	051b      	lsls	r3, r3, #20
 800617e:	b183      	cbz	r3, 80061a2 <_dtoa_r+0x90a>
 8006180:	9b05      	ldr	r3, [sp, #20]
 8006182:	3301      	adds	r3, #1
 8006184:	9305      	str	r3, [sp, #20]
 8006186:	9b06      	ldr	r3, [sp, #24]
 8006188:	3301      	adds	r3, #1
 800618a:	9306      	str	r3, [sp, #24]
 800618c:	f04f 0801 	mov.w	r8, #1
 8006190:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006192:	2b00      	cmp	r3, #0
 8006194:	f47f af6f 	bne.w	8006076 <_dtoa_r+0x7de>
 8006198:	2001      	movs	r0, #1
 800619a:	e774      	b.n	8006086 <_dtoa_r+0x7ee>
 800619c:	f04f 0800 	mov.w	r8, #0
 80061a0:	e7f6      	b.n	8006190 <_dtoa_r+0x8f8>
 80061a2:	4698      	mov	r8, r3
 80061a4:	e7f4      	b.n	8006190 <_dtoa_r+0x8f8>
 80061a6:	d082      	beq.n	80060ae <_dtoa_r+0x816>
 80061a8:	9a05      	ldr	r2, [sp, #20]
 80061aa:	331c      	adds	r3, #28
 80061ac:	441a      	add	r2, r3
 80061ae:	9205      	str	r2, [sp, #20]
 80061b0:	9a06      	ldr	r2, [sp, #24]
 80061b2:	441a      	add	r2, r3
 80061b4:	441d      	add	r5, r3
 80061b6:	9206      	str	r2, [sp, #24]
 80061b8:	e779      	b.n	80060ae <_dtoa_r+0x816>
 80061ba:	4603      	mov	r3, r0
 80061bc:	e7f4      	b.n	80061a8 <_dtoa_r+0x910>
 80061be:	9b04      	ldr	r3, [sp, #16]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	dc37      	bgt.n	8006234 <_dtoa_r+0x99c>
 80061c4:	9b07      	ldr	r3, [sp, #28]
 80061c6:	2b02      	cmp	r3, #2
 80061c8:	dd34      	ble.n	8006234 <_dtoa_r+0x99c>
 80061ca:	9b04      	ldr	r3, [sp, #16]
 80061cc:	9301      	str	r3, [sp, #4]
 80061ce:	9b01      	ldr	r3, [sp, #4]
 80061d0:	b963      	cbnz	r3, 80061ec <_dtoa_r+0x954>
 80061d2:	4631      	mov	r1, r6
 80061d4:	2205      	movs	r2, #5
 80061d6:	4620      	mov	r0, r4
 80061d8:	f000 fc6c 	bl	8006ab4 <__multadd>
 80061dc:	4601      	mov	r1, r0
 80061de:	4606      	mov	r6, r0
 80061e0:	4650      	mov	r0, sl
 80061e2:	f000 fe81 	bl	8006ee8 <__mcmp>
 80061e6:	2800      	cmp	r0, #0
 80061e8:	f73f adbb 	bgt.w	8005d62 <_dtoa_r+0x4ca>
 80061ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061ee:	9d00      	ldr	r5, [sp, #0]
 80061f0:	ea6f 0b03 	mvn.w	fp, r3
 80061f4:	f04f 0800 	mov.w	r8, #0
 80061f8:	4631      	mov	r1, r6
 80061fa:	4620      	mov	r0, r4
 80061fc:	f000 fc38 	bl	8006a70 <_Bfree>
 8006200:	2f00      	cmp	r7, #0
 8006202:	f43f aeab 	beq.w	8005f5c <_dtoa_r+0x6c4>
 8006206:	f1b8 0f00 	cmp.w	r8, #0
 800620a:	d005      	beq.n	8006218 <_dtoa_r+0x980>
 800620c:	45b8      	cmp	r8, r7
 800620e:	d003      	beq.n	8006218 <_dtoa_r+0x980>
 8006210:	4641      	mov	r1, r8
 8006212:	4620      	mov	r0, r4
 8006214:	f000 fc2c 	bl	8006a70 <_Bfree>
 8006218:	4639      	mov	r1, r7
 800621a:	4620      	mov	r0, r4
 800621c:	f000 fc28 	bl	8006a70 <_Bfree>
 8006220:	e69c      	b.n	8005f5c <_dtoa_r+0x6c4>
 8006222:	2600      	movs	r6, #0
 8006224:	4637      	mov	r7, r6
 8006226:	e7e1      	b.n	80061ec <_dtoa_r+0x954>
 8006228:	46bb      	mov	fp, r7
 800622a:	4637      	mov	r7, r6
 800622c:	e599      	b.n	8005d62 <_dtoa_r+0x4ca>
 800622e:	bf00      	nop
 8006230:	40240000 	.word	0x40240000
 8006234:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006236:	2b00      	cmp	r3, #0
 8006238:	f000 80c8 	beq.w	80063cc <_dtoa_r+0xb34>
 800623c:	9b04      	ldr	r3, [sp, #16]
 800623e:	9301      	str	r3, [sp, #4]
 8006240:	2d00      	cmp	r5, #0
 8006242:	dd05      	ble.n	8006250 <_dtoa_r+0x9b8>
 8006244:	4639      	mov	r1, r7
 8006246:	462a      	mov	r2, r5
 8006248:	4620      	mov	r0, r4
 800624a:	f000 fde1 	bl	8006e10 <__lshift>
 800624e:	4607      	mov	r7, r0
 8006250:	f1b8 0f00 	cmp.w	r8, #0
 8006254:	d05b      	beq.n	800630e <_dtoa_r+0xa76>
 8006256:	6879      	ldr	r1, [r7, #4]
 8006258:	4620      	mov	r0, r4
 800625a:	f000 fbc9 	bl	80069f0 <_Balloc>
 800625e:	4605      	mov	r5, r0
 8006260:	b928      	cbnz	r0, 800626e <_dtoa_r+0x9d6>
 8006262:	4b83      	ldr	r3, [pc, #524]	; (8006470 <_dtoa_r+0xbd8>)
 8006264:	4602      	mov	r2, r0
 8006266:	f240 21ef 	movw	r1, #751	; 0x2ef
 800626a:	f7ff bb2e 	b.w	80058ca <_dtoa_r+0x32>
 800626e:	693a      	ldr	r2, [r7, #16]
 8006270:	3202      	adds	r2, #2
 8006272:	0092      	lsls	r2, r2, #2
 8006274:	f107 010c 	add.w	r1, r7, #12
 8006278:	300c      	adds	r0, #12
 800627a:	f001 f817 	bl	80072ac <memcpy>
 800627e:	2201      	movs	r2, #1
 8006280:	4629      	mov	r1, r5
 8006282:	4620      	mov	r0, r4
 8006284:	f000 fdc4 	bl	8006e10 <__lshift>
 8006288:	9b00      	ldr	r3, [sp, #0]
 800628a:	3301      	adds	r3, #1
 800628c:	9304      	str	r3, [sp, #16]
 800628e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006292:	4413      	add	r3, r2
 8006294:	9308      	str	r3, [sp, #32]
 8006296:	9b02      	ldr	r3, [sp, #8]
 8006298:	f003 0301 	and.w	r3, r3, #1
 800629c:	46b8      	mov	r8, r7
 800629e:	9306      	str	r3, [sp, #24]
 80062a0:	4607      	mov	r7, r0
 80062a2:	9b04      	ldr	r3, [sp, #16]
 80062a4:	4631      	mov	r1, r6
 80062a6:	3b01      	subs	r3, #1
 80062a8:	4650      	mov	r0, sl
 80062aa:	9301      	str	r3, [sp, #4]
 80062ac:	f7ff fa6b 	bl	8005786 <quorem>
 80062b0:	4641      	mov	r1, r8
 80062b2:	9002      	str	r0, [sp, #8]
 80062b4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80062b8:	4650      	mov	r0, sl
 80062ba:	f000 fe15 	bl	8006ee8 <__mcmp>
 80062be:	463a      	mov	r2, r7
 80062c0:	9005      	str	r0, [sp, #20]
 80062c2:	4631      	mov	r1, r6
 80062c4:	4620      	mov	r0, r4
 80062c6:	f000 fe2b 	bl	8006f20 <__mdiff>
 80062ca:	68c2      	ldr	r2, [r0, #12]
 80062cc:	4605      	mov	r5, r0
 80062ce:	bb02      	cbnz	r2, 8006312 <_dtoa_r+0xa7a>
 80062d0:	4601      	mov	r1, r0
 80062d2:	4650      	mov	r0, sl
 80062d4:	f000 fe08 	bl	8006ee8 <__mcmp>
 80062d8:	4602      	mov	r2, r0
 80062da:	4629      	mov	r1, r5
 80062dc:	4620      	mov	r0, r4
 80062de:	9209      	str	r2, [sp, #36]	; 0x24
 80062e0:	f000 fbc6 	bl	8006a70 <_Bfree>
 80062e4:	9b07      	ldr	r3, [sp, #28]
 80062e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80062e8:	9d04      	ldr	r5, [sp, #16]
 80062ea:	ea43 0102 	orr.w	r1, r3, r2
 80062ee:	9b06      	ldr	r3, [sp, #24]
 80062f0:	4319      	orrs	r1, r3
 80062f2:	d110      	bne.n	8006316 <_dtoa_r+0xa7e>
 80062f4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80062f8:	d029      	beq.n	800634e <_dtoa_r+0xab6>
 80062fa:	9b05      	ldr	r3, [sp, #20]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	dd02      	ble.n	8006306 <_dtoa_r+0xa6e>
 8006300:	9b02      	ldr	r3, [sp, #8]
 8006302:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8006306:	9b01      	ldr	r3, [sp, #4]
 8006308:	f883 9000 	strb.w	r9, [r3]
 800630c:	e774      	b.n	80061f8 <_dtoa_r+0x960>
 800630e:	4638      	mov	r0, r7
 8006310:	e7ba      	b.n	8006288 <_dtoa_r+0x9f0>
 8006312:	2201      	movs	r2, #1
 8006314:	e7e1      	b.n	80062da <_dtoa_r+0xa42>
 8006316:	9b05      	ldr	r3, [sp, #20]
 8006318:	2b00      	cmp	r3, #0
 800631a:	db04      	blt.n	8006326 <_dtoa_r+0xa8e>
 800631c:	9907      	ldr	r1, [sp, #28]
 800631e:	430b      	orrs	r3, r1
 8006320:	9906      	ldr	r1, [sp, #24]
 8006322:	430b      	orrs	r3, r1
 8006324:	d120      	bne.n	8006368 <_dtoa_r+0xad0>
 8006326:	2a00      	cmp	r2, #0
 8006328:	dded      	ble.n	8006306 <_dtoa_r+0xa6e>
 800632a:	4651      	mov	r1, sl
 800632c:	2201      	movs	r2, #1
 800632e:	4620      	mov	r0, r4
 8006330:	f000 fd6e 	bl	8006e10 <__lshift>
 8006334:	4631      	mov	r1, r6
 8006336:	4682      	mov	sl, r0
 8006338:	f000 fdd6 	bl	8006ee8 <__mcmp>
 800633c:	2800      	cmp	r0, #0
 800633e:	dc03      	bgt.n	8006348 <_dtoa_r+0xab0>
 8006340:	d1e1      	bne.n	8006306 <_dtoa_r+0xa6e>
 8006342:	f019 0f01 	tst.w	r9, #1
 8006346:	d0de      	beq.n	8006306 <_dtoa_r+0xa6e>
 8006348:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800634c:	d1d8      	bne.n	8006300 <_dtoa_r+0xa68>
 800634e:	9a01      	ldr	r2, [sp, #4]
 8006350:	2339      	movs	r3, #57	; 0x39
 8006352:	7013      	strb	r3, [r2, #0]
 8006354:	462b      	mov	r3, r5
 8006356:	461d      	mov	r5, r3
 8006358:	3b01      	subs	r3, #1
 800635a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800635e:	2a39      	cmp	r2, #57	; 0x39
 8006360:	d06c      	beq.n	800643c <_dtoa_r+0xba4>
 8006362:	3201      	adds	r2, #1
 8006364:	701a      	strb	r2, [r3, #0]
 8006366:	e747      	b.n	80061f8 <_dtoa_r+0x960>
 8006368:	2a00      	cmp	r2, #0
 800636a:	dd07      	ble.n	800637c <_dtoa_r+0xae4>
 800636c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006370:	d0ed      	beq.n	800634e <_dtoa_r+0xab6>
 8006372:	9a01      	ldr	r2, [sp, #4]
 8006374:	f109 0301 	add.w	r3, r9, #1
 8006378:	7013      	strb	r3, [r2, #0]
 800637a:	e73d      	b.n	80061f8 <_dtoa_r+0x960>
 800637c:	9b04      	ldr	r3, [sp, #16]
 800637e:	9a08      	ldr	r2, [sp, #32]
 8006380:	f803 9c01 	strb.w	r9, [r3, #-1]
 8006384:	4293      	cmp	r3, r2
 8006386:	d043      	beq.n	8006410 <_dtoa_r+0xb78>
 8006388:	4651      	mov	r1, sl
 800638a:	2300      	movs	r3, #0
 800638c:	220a      	movs	r2, #10
 800638e:	4620      	mov	r0, r4
 8006390:	f000 fb90 	bl	8006ab4 <__multadd>
 8006394:	45b8      	cmp	r8, r7
 8006396:	4682      	mov	sl, r0
 8006398:	f04f 0300 	mov.w	r3, #0
 800639c:	f04f 020a 	mov.w	r2, #10
 80063a0:	4641      	mov	r1, r8
 80063a2:	4620      	mov	r0, r4
 80063a4:	d107      	bne.n	80063b6 <_dtoa_r+0xb1e>
 80063a6:	f000 fb85 	bl	8006ab4 <__multadd>
 80063aa:	4680      	mov	r8, r0
 80063ac:	4607      	mov	r7, r0
 80063ae:	9b04      	ldr	r3, [sp, #16]
 80063b0:	3301      	adds	r3, #1
 80063b2:	9304      	str	r3, [sp, #16]
 80063b4:	e775      	b.n	80062a2 <_dtoa_r+0xa0a>
 80063b6:	f000 fb7d 	bl	8006ab4 <__multadd>
 80063ba:	4639      	mov	r1, r7
 80063bc:	4680      	mov	r8, r0
 80063be:	2300      	movs	r3, #0
 80063c0:	220a      	movs	r2, #10
 80063c2:	4620      	mov	r0, r4
 80063c4:	f000 fb76 	bl	8006ab4 <__multadd>
 80063c8:	4607      	mov	r7, r0
 80063ca:	e7f0      	b.n	80063ae <_dtoa_r+0xb16>
 80063cc:	9b04      	ldr	r3, [sp, #16]
 80063ce:	9301      	str	r3, [sp, #4]
 80063d0:	9d00      	ldr	r5, [sp, #0]
 80063d2:	4631      	mov	r1, r6
 80063d4:	4650      	mov	r0, sl
 80063d6:	f7ff f9d6 	bl	8005786 <quorem>
 80063da:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80063de:	9b00      	ldr	r3, [sp, #0]
 80063e0:	f805 9b01 	strb.w	r9, [r5], #1
 80063e4:	1aea      	subs	r2, r5, r3
 80063e6:	9b01      	ldr	r3, [sp, #4]
 80063e8:	4293      	cmp	r3, r2
 80063ea:	dd07      	ble.n	80063fc <_dtoa_r+0xb64>
 80063ec:	4651      	mov	r1, sl
 80063ee:	2300      	movs	r3, #0
 80063f0:	220a      	movs	r2, #10
 80063f2:	4620      	mov	r0, r4
 80063f4:	f000 fb5e 	bl	8006ab4 <__multadd>
 80063f8:	4682      	mov	sl, r0
 80063fa:	e7ea      	b.n	80063d2 <_dtoa_r+0xb3a>
 80063fc:	9b01      	ldr	r3, [sp, #4]
 80063fe:	2b00      	cmp	r3, #0
 8006400:	bfc8      	it	gt
 8006402:	461d      	movgt	r5, r3
 8006404:	9b00      	ldr	r3, [sp, #0]
 8006406:	bfd8      	it	le
 8006408:	2501      	movle	r5, #1
 800640a:	441d      	add	r5, r3
 800640c:	f04f 0800 	mov.w	r8, #0
 8006410:	4651      	mov	r1, sl
 8006412:	2201      	movs	r2, #1
 8006414:	4620      	mov	r0, r4
 8006416:	f000 fcfb 	bl	8006e10 <__lshift>
 800641a:	4631      	mov	r1, r6
 800641c:	4682      	mov	sl, r0
 800641e:	f000 fd63 	bl	8006ee8 <__mcmp>
 8006422:	2800      	cmp	r0, #0
 8006424:	dc96      	bgt.n	8006354 <_dtoa_r+0xabc>
 8006426:	d102      	bne.n	800642e <_dtoa_r+0xb96>
 8006428:	f019 0f01 	tst.w	r9, #1
 800642c:	d192      	bne.n	8006354 <_dtoa_r+0xabc>
 800642e:	462b      	mov	r3, r5
 8006430:	461d      	mov	r5, r3
 8006432:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006436:	2a30      	cmp	r2, #48	; 0x30
 8006438:	d0fa      	beq.n	8006430 <_dtoa_r+0xb98>
 800643a:	e6dd      	b.n	80061f8 <_dtoa_r+0x960>
 800643c:	9a00      	ldr	r2, [sp, #0]
 800643e:	429a      	cmp	r2, r3
 8006440:	d189      	bne.n	8006356 <_dtoa_r+0xabe>
 8006442:	f10b 0b01 	add.w	fp, fp, #1
 8006446:	2331      	movs	r3, #49	; 0x31
 8006448:	e796      	b.n	8006378 <_dtoa_r+0xae0>
 800644a:	4b0a      	ldr	r3, [pc, #40]	; (8006474 <_dtoa_r+0xbdc>)
 800644c:	f7ff ba99 	b.w	8005982 <_dtoa_r+0xea>
 8006450:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006452:	2b00      	cmp	r3, #0
 8006454:	f47f aa6d 	bne.w	8005932 <_dtoa_r+0x9a>
 8006458:	4b07      	ldr	r3, [pc, #28]	; (8006478 <_dtoa_r+0xbe0>)
 800645a:	f7ff ba92 	b.w	8005982 <_dtoa_r+0xea>
 800645e:	9b01      	ldr	r3, [sp, #4]
 8006460:	2b00      	cmp	r3, #0
 8006462:	dcb5      	bgt.n	80063d0 <_dtoa_r+0xb38>
 8006464:	9b07      	ldr	r3, [sp, #28]
 8006466:	2b02      	cmp	r3, #2
 8006468:	f73f aeb1 	bgt.w	80061ce <_dtoa_r+0x936>
 800646c:	e7b0      	b.n	80063d0 <_dtoa_r+0xb38>
 800646e:	bf00      	nop
 8006470:	08007aa0 	.word	0x08007aa0
 8006474:	08007a00 	.word	0x08007a00
 8006478:	08007a24 	.word	0x08007a24

0800647c <__ssputs_r>:
 800647c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006480:	688e      	ldr	r6, [r1, #8]
 8006482:	461f      	mov	r7, r3
 8006484:	42be      	cmp	r6, r7
 8006486:	680b      	ldr	r3, [r1, #0]
 8006488:	4682      	mov	sl, r0
 800648a:	460c      	mov	r4, r1
 800648c:	4690      	mov	r8, r2
 800648e:	d82c      	bhi.n	80064ea <__ssputs_r+0x6e>
 8006490:	898a      	ldrh	r2, [r1, #12]
 8006492:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006496:	d026      	beq.n	80064e6 <__ssputs_r+0x6a>
 8006498:	6965      	ldr	r5, [r4, #20]
 800649a:	6909      	ldr	r1, [r1, #16]
 800649c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80064a0:	eba3 0901 	sub.w	r9, r3, r1
 80064a4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80064a8:	1c7b      	adds	r3, r7, #1
 80064aa:	444b      	add	r3, r9
 80064ac:	106d      	asrs	r5, r5, #1
 80064ae:	429d      	cmp	r5, r3
 80064b0:	bf38      	it	cc
 80064b2:	461d      	movcc	r5, r3
 80064b4:	0553      	lsls	r3, r2, #21
 80064b6:	d527      	bpl.n	8006508 <__ssputs_r+0x8c>
 80064b8:	4629      	mov	r1, r5
 80064ba:	f000 f95f 	bl	800677c <_malloc_r>
 80064be:	4606      	mov	r6, r0
 80064c0:	b360      	cbz	r0, 800651c <__ssputs_r+0xa0>
 80064c2:	6921      	ldr	r1, [r4, #16]
 80064c4:	464a      	mov	r2, r9
 80064c6:	f000 fef1 	bl	80072ac <memcpy>
 80064ca:	89a3      	ldrh	r3, [r4, #12]
 80064cc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80064d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80064d4:	81a3      	strh	r3, [r4, #12]
 80064d6:	6126      	str	r6, [r4, #16]
 80064d8:	6165      	str	r5, [r4, #20]
 80064da:	444e      	add	r6, r9
 80064dc:	eba5 0509 	sub.w	r5, r5, r9
 80064e0:	6026      	str	r6, [r4, #0]
 80064e2:	60a5      	str	r5, [r4, #8]
 80064e4:	463e      	mov	r6, r7
 80064e6:	42be      	cmp	r6, r7
 80064e8:	d900      	bls.n	80064ec <__ssputs_r+0x70>
 80064ea:	463e      	mov	r6, r7
 80064ec:	6820      	ldr	r0, [r4, #0]
 80064ee:	4632      	mov	r2, r6
 80064f0:	4641      	mov	r1, r8
 80064f2:	f000 fe6b 	bl	80071cc <memmove>
 80064f6:	68a3      	ldr	r3, [r4, #8]
 80064f8:	1b9b      	subs	r3, r3, r6
 80064fa:	60a3      	str	r3, [r4, #8]
 80064fc:	6823      	ldr	r3, [r4, #0]
 80064fe:	4433      	add	r3, r6
 8006500:	6023      	str	r3, [r4, #0]
 8006502:	2000      	movs	r0, #0
 8006504:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006508:	462a      	mov	r2, r5
 800650a:	f000 fe30 	bl	800716e <_realloc_r>
 800650e:	4606      	mov	r6, r0
 8006510:	2800      	cmp	r0, #0
 8006512:	d1e0      	bne.n	80064d6 <__ssputs_r+0x5a>
 8006514:	6921      	ldr	r1, [r4, #16]
 8006516:	4650      	mov	r0, sl
 8006518:	f000 ff0a 	bl	8007330 <_free_r>
 800651c:	230c      	movs	r3, #12
 800651e:	f8ca 3000 	str.w	r3, [sl]
 8006522:	89a3      	ldrh	r3, [r4, #12]
 8006524:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006528:	81a3      	strh	r3, [r4, #12]
 800652a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800652e:	e7e9      	b.n	8006504 <__ssputs_r+0x88>

08006530 <_svfiprintf_r>:
 8006530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006534:	4698      	mov	r8, r3
 8006536:	898b      	ldrh	r3, [r1, #12]
 8006538:	061b      	lsls	r3, r3, #24
 800653a:	b09d      	sub	sp, #116	; 0x74
 800653c:	4607      	mov	r7, r0
 800653e:	460d      	mov	r5, r1
 8006540:	4614      	mov	r4, r2
 8006542:	d50e      	bpl.n	8006562 <_svfiprintf_r+0x32>
 8006544:	690b      	ldr	r3, [r1, #16]
 8006546:	b963      	cbnz	r3, 8006562 <_svfiprintf_r+0x32>
 8006548:	2140      	movs	r1, #64	; 0x40
 800654a:	f000 f917 	bl	800677c <_malloc_r>
 800654e:	6028      	str	r0, [r5, #0]
 8006550:	6128      	str	r0, [r5, #16]
 8006552:	b920      	cbnz	r0, 800655e <_svfiprintf_r+0x2e>
 8006554:	230c      	movs	r3, #12
 8006556:	603b      	str	r3, [r7, #0]
 8006558:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800655c:	e0d0      	b.n	8006700 <_svfiprintf_r+0x1d0>
 800655e:	2340      	movs	r3, #64	; 0x40
 8006560:	616b      	str	r3, [r5, #20]
 8006562:	2300      	movs	r3, #0
 8006564:	9309      	str	r3, [sp, #36]	; 0x24
 8006566:	2320      	movs	r3, #32
 8006568:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800656c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006570:	2330      	movs	r3, #48	; 0x30
 8006572:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8006718 <_svfiprintf_r+0x1e8>
 8006576:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800657a:	f04f 0901 	mov.w	r9, #1
 800657e:	4623      	mov	r3, r4
 8006580:	469a      	mov	sl, r3
 8006582:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006586:	b10a      	cbz	r2, 800658c <_svfiprintf_r+0x5c>
 8006588:	2a25      	cmp	r2, #37	; 0x25
 800658a:	d1f9      	bne.n	8006580 <_svfiprintf_r+0x50>
 800658c:	ebba 0b04 	subs.w	fp, sl, r4
 8006590:	d00b      	beq.n	80065aa <_svfiprintf_r+0x7a>
 8006592:	465b      	mov	r3, fp
 8006594:	4622      	mov	r2, r4
 8006596:	4629      	mov	r1, r5
 8006598:	4638      	mov	r0, r7
 800659a:	f7ff ff6f 	bl	800647c <__ssputs_r>
 800659e:	3001      	adds	r0, #1
 80065a0:	f000 80a9 	beq.w	80066f6 <_svfiprintf_r+0x1c6>
 80065a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80065a6:	445a      	add	r2, fp
 80065a8:	9209      	str	r2, [sp, #36]	; 0x24
 80065aa:	f89a 3000 	ldrb.w	r3, [sl]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	f000 80a1 	beq.w	80066f6 <_svfiprintf_r+0x1c6>
 80065b4:	2300      	movs	r3, #0
 80065b6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80065ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80065be:	f10a 0a01 	add.w	sl, sl, #1
 80065c2:	9304      	str	r3, [sp, #16]
 80065c4:	9307      	str	r3, [sp, #28]
 80065c6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80065ca:	931a      	str	r3, [sp, #104]	; 0x68
 80065cc:	4654      	mov	r4, sl
 80065ce:	2205      	movs	r2, #5
 80065d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80065d4:	4850      	ldr	r0, [pc, #320]	; (8006718 <_svfiprintf_r+0x1e8>)
 80065d6:	f7f9 fe03 	bl	80001e0 <memchr>
 80065da:	9a04      	ldr	r2, [sp, #16]
 80065dc:	b9d8      	cbnz	r0, 8006616 <_svfiprintf_r+0xe6>
 80065de:	06d0      	lsls	r0, r2, #27
 80065e0:	bf44      	itt	mi
 80065e2:	2320      	movmi	r3, #32
 80065e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80065e8:	0711      	lsls	r1, r2, #28
 80065ea:	bf44      	itt	mi
 80065ec:	232b      	movmi	r3, #43	; 0x2b
 80065ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80065f2:	f89a 3000 	ldrb.w	r3, [sl]
 80065f6:	2b2a      	cmp	r3, #42	; 0x2a
 80065f8:	d015      	beq.n	8006626 <_svfiprintf_r+0xf6>
 80065fa:	9a07      	ldr	r2, [sp, #28]
 80065fc:	4654      	mov	r4, sl
 80065fe:	2000      	movs	r0, #0
 8006600:	f04f 0c0a 	mov.w	ip, #10
 8006604:	4621      	mov	r1, r4
 8006606:	f811 3b01 	ldrb.w	r3, [r1], #1
 800660a:	3b30      	subs	r3, #48	; 0x30
 800660c:	2b09      	cmp	r3, #9
 800660e:	d94d      	bls.n	80066ac <_svfiprintf_r+0x17c>
 8006610:	b1b0      	cbz	r0, 8006640 <_svfiprintf_r+0x110>
 8006612:	9207      	str	r2, [sp, #28]
 8006614:	e014      	b.n	8006640 <_svfiprintf_r+0x110>
 8006616:	eba0 0308 	sub.w	r3, r0, r8
 800661a:	fa09 f303 	lsl.w	r3, r9, r3
 800661e:	4313      	orrs	r3, r2
 8006620:	9304      	str	r3, [sp, #16]
 8006622:	46a2      	mov	sl, r4
 8006624:	e7d2      	b.n	80065cc <_svfiprintf_r+0x9c>
 8006626:	9b03      	ldr	r3, [sp, #12]
 8006628:	1d19      	adds	r1, r3, #4
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	9103      	str	r1, [sp, #12]
 800662e:	2b00      	cmp	r3, #0
 8006630:	bfbb      	ittet	lt
 8006632:	425b      	neglt	r3, r3
 8006634:	f042 0202 	orrlt.w	r2, r2, #2
 8006638:	9307      	strge	r3, [sp, #28]
 800663a:	9307      	strlt	r3, [sp, #28]
 800663c:	bfb8      	it	lt
 800663e:	9204      	strlt	r2, [sp, #16]
 8006640:	7823      	ldrb	r3, [r4, #0]
 8006642:	2b2e      	cmp	r3, #46	; 0x2e
 8006644:	d10c      	bne.n	8006660 <_svfiprintf_r+0x130>
 8006646:	7863      	ldrb	r3, [r4, #1]
 8006648:	2b2a      	cmp	r3, #42	; 0x2a
 800664a:	d134      	bne.n	80066b6 <_svfiprintf_r+0x186>
 800664c:	9b03      	ldr	r3, [sp, #12]
 800664e:	1d1a      	adds	r2, r3, #4
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	9203      	str	r2, [sp, #12]
 8006654:	2b00      	cmp	r3, #0
 8006656:	bfb8      	it	lt
 8006658:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800665c:	3402      	adds	r4, #2
 800665e:	9305      	str	r3, [sp, #20]
 8006660:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8006728 <_svfiprintf_r+0x1f8>
 8006664:	7821      	ldrb	r1, [r4, #0]
 8006666:	2203      	movs	r2, #3
 8006668:	4650      	mov	r0, sl
 800666a:	f7f9 fdb9 	bl	80001e0 <memchr>
 800666e:	b138      	cbz	r0, 8006680 <_svfiprintf_r+0x150>
 8006670:	9b04      	ldr	r3, [sp, #16]
 8006672:	eba0 000a 	sub.w	r0, r0, sl
 8006676:	2240      	movs	r2, #64	; 0x40
 8006678:	4082      	lsls	r2, r0
 800667a:	4313      	orrs	r3, r2
 800667c:	3401      	adds	r4, #1
 800667e:	9304      	str	r3, [sp, #16]
 8006680:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006684:	4825      	ldr	r0, [pc, #148]	; (800671c <_svfiprintf_r+0x1ec>)
 8006686:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800668a:	2206      	movs	r2, #6
 800668c:	f7f9 fda8 	bl	80001e0 <memchr>
 8006690:	2800      	cmp	r0, #0
 8006692:	d038      	beq.n	8006706 <_svfiprintf_r+0x1d6>
 8006694:	4b22      	ldr	r3, [pc, #136]	; (8006720 <_svfiprintf_r+0x1f0>)
 8006696:	bb1b      	cbnz	r3, 80066e0 <_svfiprintf_r+0x1b0>
 8006698:	9b03      	ldr	r3, [sp, #12]
 800669a:	3307      	adds	r3, #7
 800669c:	f023 0307 	bic.w	r3, r3, #7
 80066a0:	3308      	adds	r3, #8
 80066a2:	9303      	str	r3, [sp, #12]
 80066a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066a6:	4433      	add	r3, r6
 80066a8:	9309      	str	r3, [sp, #36]	; 0x24
 80066aa:	e768      	b.n	800657e <_svfiprintf_r+0x4e>
 80066ac:	fb0c 3202 	mla	r2, ip, r2, r3
 80066b0:	460c      	mov	r4, r1
 80066b2:	2001      	movs	r0, #1
 80066b4:	e7a6      	b.n	8006604 <_svfiprintf_r+0xd4>
 80066b6:	2300      	movs	r3, #0
 80066b8:	3401      	adds	r4, #1
 80066ba:	9305      	str	r3, [sp, #20]
 80066bc:	4619      	mov	r1, r3
 80066be:	f04f 0c0a 	mov.w	ip, #10
 80066c2:	4620      	mov	r0, r4
 80066c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80066c8:	3a30      	subs	r2, #48	; 0x30
 80066ca:	2a09      	cmp	r2, #9
 80066cc:	d903      	bls.n	80066d6 <_svfiprintf_r+0x1a6>
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d0c6      	beq.n	8006660 <_svfiprintf_r+0x130>
 80066d2:	9105      	str	r1, [sp, #20]
 80066d4:	e7c4      	b.n	8006660 <_svfiprintf_r+0x130>
 80066d6:	fb0c 2101 	mla	r1, ip, r1, r2
 80066da:	4604      	mov	r4, r0
 80066dc:	2301      	movs	r3, #1
 80066de:	e7f0      	b.n	80066c2 <_svfiprintf_r+0x192>
 80066e0:	ab03      	add	r3, sp, #12
 80066e2:	9300      	str	r3, [sp, #0]
 80066e4:	462a      	mov	r2, r5
 80066e6:	4b0f      	ldr	r3, [pc, #60]	; (8006724 <_svfiprintf_r+0x1f4>)
 80066e8:	a904      	add	r1, sp, #16
 80066ea:	4638      	mov	r0, r7
 80066ec:	f7fe fb56 	bl	8004d9c <_printf_float>
 80066f0:	1c42      	adds	r2, r0, #1
 80066f2:	4606      	mov	r6, r0
 80066f4:	d1d6      	bne.n	80066a4 <_svfiprintf_r+0x174>
 80066f6:	89ab      	ldrh	r3, [r5, #12]
 80066f8:	065b      	lsls	r3, r3, #25
 80066fa:	f53f af2d 	bmi.w	8006558 <_svfiprintf_r+0x28>
 80066fe:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006700:	b01d      	add	sp, #116	; 0x74
 8006702:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006706:	ab03      	add	r3, sp, #12
 8006708:	9300      	str	r3, [sp, #0]
 800670a:	462a      	mov	r2, r5
 800670c:	4b05      	ldr	r3, [pc, #20]	; (8006724 <_svfiprintf_r+0x1f4>)
 800670e:	a904      	add	r1, sp, #16
 8006710:	4638      	mov	r0, r7
 8006712:	f7fe fde7 	bl	80052e4 <_printf_i>
 8006716:	e7eb      	b.n	80066f0 <_svfiprintf_r+0x1c0>
 8006718:	08007ab1 	.word	0x08007ab1
 800671c:	08007abb 	.word	0x08007abb
 8006720:	08004d9d 	.word	0x08004d9d
 8006724:	0800647d 	.word	0x0800647d
 8006728:	08007ab7 	.word	0x08007ab7

0800672c <malloc>:
 800672c:	4b02      	ldr	r3, [pc, #8]	; (8006738 <malloc+0xc>)
 800672e:	4601      	mov	r1, r0
 8006730:	6818      	ldr	r0, [r3, #0]
 8006732:	f000 b823 	b.w	800677c <_malloc_r>
 8006736:	bf00      	nop
 8006738:	20000064 	.word	0x20000064

0800673c <sbrk_aligned>:
 800673c:	b570      	push	{r4, r5, r6, lr}
 800673e:	4e0e      	ldr	r6, [pc, #56]	; (8006778 <sbrk_aligned+0x3c>)
 8006740:	460c      	mov	r4, r1
 8006742:	6831      	ldr	r1, [r6, #0]
 8006744:	4605      	mov	r5, r0
 8006746:	b911      	cbnz	r1, 800674e <sbrk_aligned+0x12>
 8006748:	f000 fd8e 	bl	8007268 <_sbrk_r>
 800674c:	6030      	str	r0, [r6, #0]
 800674e:	4621      	mov	r1, r4
 8006750:	4628      	mov	r0, r5
 8006752:	f000 fd89 	bl	8007268 <_sbrk_r>
 8006756:	1c43      	adds	r3, r0, #1
 8006758:	d00a      	beq.n	8006770 <sbrk_aligned+0x34>
 800675a:	1cc4      	adds	r4, r0, #3
 800675c:	f024 0403 	bic.w	r4, r4, #3
 8006760:	42a0      	cmp	r0, r4
 8006762:	d007      	beq.n	8006774 <sbrk_aligned+0x38>
 8006764:	1a21      	subs	r1, r4, r0
 8006766:	4628      	mov	r0, r5
 8006768:	f000 fd7e 	bl	8007268 <_sbrk_r>
 800676c:	3001      	adds	r0, #1
 800676e:	d101      	bne.n	8006774 <sbrk_aligned+0x38>
 8006770:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8006774:	4620      	mov	r0, r4
 8006776:	bd70      	pop	{r4, r5, r6, pc}
 8006778:	20000544 	.word	0x20000544

0800677c <_malloc_r>:
 800677c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006780:	1ccd      	adds	r5, r1, #3
 8006782:	f025 0503 	bic.w	r5, r5, #3
 8006786:	3508      	adds	r5, #8
 8006788:	2d0c      	cmp	r5, #12
 800678a:	bf38      	it	cc
 800678c:	250c      	movcc	r5, #12
 800678e:	2d00      	cmp	r5, #0
 8006790:	4607      	mov	r7, r0
 8006792:	db01      	blt.n	8006798 <_malloc_r+0x1c>
 8006794:	42a9      	cmp	r1, r5
 8006796:	d905      	bls.n	80067a4 <_malloc_r+0x28>
 8006798:	230c      	movs	r3, #12
 800679a:	603b      	str	r3, [r7, #0]
 800679c:	2600      	movs	r6, #0
 800679e:	4630      	mov	r0, r6
 80067a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067a4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006878 <_malloc_r+0xfc>
 80067a8:	f000 f916 	bl	80069d8 <__malloc_lock>
 80067ac:	f8d8 3000 	ldr.w	r3, [r8]
 80067b0:	461c      	mov	r4, r3
 80067b2:	bb5c      	cbnz	r4, 800680c <_malloc_r+0x90>
 80067b4:	4629      	mov	r1, r5
 80067b6:	4638      	mov	r0, r7
 80067b8:	f7ff ffc0 	bl	800673c <sbrk_aligned>
 80067bc:	1c43      	adds	r3, r0, #1
 80067be:	4604      	mov	r4, r0
 80067c0:	d155      	bne.n	800686e <_malloc_r+0xf2>
 80067c2:	f8d8 4000 	ldr.w	r4, [r8]
 80067c6:	4626      	mov	r6, r4
 80067c8:	2e00      	cmp	r6, #0
 80067ca:	d145      	bne.n	8006858 <_malloc_r+0xdc>
 80067cc:	2c00      	cmp	r4, #0
 80067ce:	d048      	beq.n	8006862 <_malloc_r+0xe6>
 80067d0:	6823      	ldr	r3, [r4, #0]
 80067d2:	4631      	mov	r1, r6
 80067d4:	4638      	mov	r0, r7
 80067d6:	eb04 0903 	add.w	r9, r4, r3
 80067da:	f000 fd45 	bl	8007268 <_sbrk_r>
 80067de:	4581      	cmp	r9, r0
 80067e0:	d13f      	bne.n	8006862 <_malloc_r+0xe6>
 80067e2:	6821      	ldr	r1, [r4, #0]
 80067e4:	1a6d      	subs	r5, r5, r1
 80067e6:	4629      	mov	r1, r5
 80067e8:	4638      	mov	r0, r7
 80067ea:	f7ff ffa7 	bl	800673c <sbrk_aligned>
 80067ee:	3001      	adds	r0, #1
 80067f0:	d037      	beq.n	8006862 <_malloc_r+0xe6>
 80067f2:	6823      	ldr	r3, [r4, #0]
 80067f4:	442b      	add	r3, r5
 80067f6:	6023      	str	r3, [r4, #0]
 80067f8:	f8d8 3000 	ldr.w	r3, [r8]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d038      	beq.n	8006872 <_malloc_r+0xf6>
 8006800:	685a      	ldr	r2, [r3, #4]
 8006802:	42a2      	cmp	r2, r4
 8006804:	d12b      	bne.n	800685e <_malloc_r+0xe2>
 8006806:	2200      	movs	r2, #0
 8006808:	605a      	str	r2, [r3, #4]
 800680a:	e00f      	b.n	800682c <_malloc_r+0xb0>
 800680c:	6822      	ldr	r2, [r4, #0]
 800680e:	1b52      	subs	r2, r2, r5
 8006810:	d41f      	bmi.n	8006852 <_malloc_r+0xd6>
 8006812:	2a0b      	cmp	r2, #11
 8006814:	d917      	bls.n	8006846 <_malloc_r+0xca>
 8006816:	1961      	adds	r1, r4, r5
 8006818:	42a3      	cmp	r3, r4
 800681a:	6025      	str	r5, [r4, #0]
 800681c:	bf18      	it	ne
 800681e:	6059      	strne	r1, [r3, #4]
 8006820:	6863      	ldr	r3, [r4, #4]
 8006822:	bf08      	it	eq
 8006824:	f8c8 1000 	streq.w	r1, [r8]
 8006828:	5162      	str	r2, [r4, r5]
 800682a:	604b      	str	r3, [r1, #4]
 800682c:	4638      	mov	r0, r7
 800682e:	f104 060b 	add.w	r6, r4, #11
 8006832:	f000 f8d7 	bl	80069e4 <__malloc_unlock>
 8006836:	f026 0607 	bic.w	r6, r6, #7
 800683a:	1d23      	adds	r3, r4, #4
 800683c:	1af2      	subs	r2, r6, r3
 800683e:	d0ae      	beq.n	800679e <_malloc_r+0x22>
 8006840:	1b9b      	subs	r3, r3, r6
 8006842:	50a3      	str	r3, [r4, r2]
 8006844:	e7ab      	b.n	800679e <_malloc_r+0x22>
 8006846:	42a3      	cmp	r3, r4
 8006848:	6862      	ldr	r2, [r4, #4]
 800684a:	d1dd      	bne.n	8006808 <_malloc_r+0x8c>
 800684c:	f8c8 2000 	str.w	r2, [r8]
 8006850:	e7ec      	b.n	800682c <_malloc_r+0xb0>
 8006852:	4623      	mov	r3, r4
 8006854:	6864      	ldr	r4, [r4, #4]
 8006856:	e7ac      	b.n	80067b2 <_malloc_r+0x36>
 8006858:	4634      	mov	r4, r6
 800685a:	6876      	ldr	r6, [r6, #4]
 800685c:	e7b4      	b.n	80067c8 <_malloc_r+0x4c>
 800685e:	4613      	mov	r3, r2
 8006860:	e7cc      	b.n	80067fc <_malloc_r+0x80>
 8006862:	230c      	movs	r3, #12
 8006864:	603b      	str	r3, [r7, #0]
 8006866:	4638      	mov	r0, r7
 8006868:	f000 f8bc 	bl	80069e4 <__malloc_unlock>
 800686c:	e797      	b.n	800679e <_malloc_r+0x22>
 800686e:	6025      	str	r5, [r4, #0]
 8006870:	e7dc      	b.n	800682c <_malloc_r+0xb0>
 8006872:	605b      	str	r3, [r3, #4]
 8006874:	deff      	udf	#255	; 0xff
 8006876:	bf00      	nop
 8006878:	20000540 	.word	0x20000540

0800687c <__sflush_r>:
 800687c:	898a      	ldrh	r2, [r1, #12]
 800687e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006882:	4605      	mov	r5, r0
 8006884:	0710      	lsls	r0, r2, #28
 8006886:	460c      	mov	r4, r1
 8006888:	d458      	bmi.n	800693c <__sflush_r+0xc0>
 800688a:	684b      	ldr	r3, [r1, #4]
 800688c:	2b00      	cmp	r3, #0
 800688e:	dc05      	bgt.n	800689c <__sflush_r+0x20>
 8006890:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006892:	2b00      	cmp	r3, #0
 8006894:	dc02      	bgt.n	800689c <__sflush_r+0x20>
 8006896:	2000      	movs	r0, #0
 8006898:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800689c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800689e:	2e00      	cmp	r6, #0
 80068a0:	d0f9      	beq.n	8006896 <__sflush_r+0x1a>
 80068a2:	2300      	movs	r3, #0
 80068a4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80068a8:	682f      	ldr	r7, [r5, #0]
 80068aa:	6a21      	ldr	r1, [r4, #32]
 80068ac:	602b      	str	r3, [r5, #0]
 80068ae:	d032      	beq.n	8006916 <__sflush_r+0x9a>
 80068b0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80068b2:	89a3      	ldrh	r3, [r4, #12]
 80068b4:	075a      	lsls	r2, r3, #29
 80068b6:	d505      	bpl.n	80068c4 <__sflush_r+0x48>
 80068b8:	6863      	ldr	r3, [r4, #4]
 80068ba:	1ac0      	subs	r0, r0, r3
 80068bc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80068be:	b10b      	cbz	r3, 80068c4 <__sflush_r+0x48>
 80068c0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80068c2:	1ac0      	subs	r0, r0, r3
 80068c4:	2300      	movs	r3, #0
 80068c6:	4602      	mov	r2, r0
 80068c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80068ca:	6a21      	ldr	r1, [r4, #32]
 80068cc:	4628      	mov	r0, r5
 80068ce:	47b0      	blx	r6
 80068d0:	1c43      	adds	r3, r0, #1
 80068d2:	89a3      	ldrh	r3, [r4, #12]
 80068d4:	d106      	bne.n	80068e4 <__sflush_r+0x68>
 80068d6:	6829      	ldr	r1, [r5, #0]
 80068d8:	291d      	cmp	r1, #29
 80068da:	d82b      	bhi.n	8006934 <__sflush_r+0xb8>
 80068dc:	4a29      	ldr	r2, [pc, #164]	; (8006984 <__sflush_r+0x108>)
 80068de:	410a      	asrs	r2, r1
 80068e0:	07d6      	lsls	r6, r2, #31
 80068e2:	d427      	bmi.n	8006934 <__sflush_r+0xb8>
 80068e4:	2200      	movs	r2, #0
 80068e6:	6062      	str	r2, [r4, #4]
 80068e8:	04d9      	lsls	r1, r3, #19
 80068ea:	6922      	ldr	r2, [r4, #16]
 80068ec:	6022      	str	r2, [r4, #0]
 80068ee:	d504      	bpl.n	80068fa <__sflush_r+0x7e>
 80068f0:	1c42      	adds	r2, r0, #1
 80068f2:	d101      	bne.n	80068f8 <__sflush_r+0x7c>
 80068f4:	682b      	ldr	r3, [r5, #0]
 80068f6:	b903      	cbnz	r3, 80068fa <__sflush_r+0x7e>
 80068f8:	6560      	str	r0, [r4, #84]	; 0x54
 80068fa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80068fc:	602f      	str	r7, [r5, #0]
 80068fe:	2900      	cmp	r1, #0
 8006900:	d0c9      	beq.n	8006896 <__sflush_r+0x1a>
 8006902:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006906:	4299      	cmp	r1, r3
 8006908:	d002      	beq.n	8006910 <__sflush_r+0x94>
 800690a:	4628      	mov	r0, r5
 800690c:	f000 fd10 	bl	8007330 <_free_r>
 8006910:	2000      	movs	r0, #0
 8006912:	6360      	str	r0, [r4, #52]	; 0x34
 8006914:	e7c0      	b.n	8006898 <__sflush_r+0x1c>
 8006916:	2301      	movs	r3, #1
 8006918:	4628      	mov	r0, r5
 800691a:	47b0      	blx	r6
 800691c:	1c41      	adds	r1, r0, #1
 800691e:	d1c8      	bne.n	80068b2 <__sflush_r+0x36>
 8006920:	682b      	ldr	r3, [r5, #0]
 8006922:	2b00      	cmp	r3, #0
 8006924:	d0c5      	beq.n	80068b2 <__sflush_r+0x36>
 8006926:	2b1d      	cmp	r3, #29
 8006928:	d001      	beq.n	800692e <__sflush_r+0xb2>
 800692a:	2b16      	cmp	r3, #22
 800692c:	d101      	bne.n	8006932 <__sflush_r+0xb6>
 800692e:	602f      	str	r7, [r5, #0]
 8006930:	e7b1      	b.n	8006896 <__sflush_r+0x1a>
 8006932:	89a3      	ldrh	r3, [r4, #12]
 8006934:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006938:	81a3      	strh	r3, [r4, #12]
 800693a:	e7ad      	b.n	8006898 <__sflush_r+0x1c>
 800693c:	690f      	ldr	r7, [r1, #16]
 800693e:	2f00      	cmp	r7, #0
 8006940:	d0a9      	beq.n	8006896 <__sflush_r+0x1a>
 8006942:	0793      	lsls	r3, r2, #30
 8006944:	680e      	ldr	r6, [r1, #0]
 8006946:	bf08      	it	eq
 8006948:	694b      	ldreq	r3, [r1, #20]
 800694a:	600f      	str	r7, [r1, #0]
 800694c:	bf18      	it	ne
 800694e:	2300      	movne	r3, #0
 8006950:	eba6 0807 	sub.w	r8, r6, r7
 8006954:	608b      	str	r3, [r1, #8]
 8006956:	f1b8 0f00 	cmp.w	r8, #0
 800695a:	dd9c      	ble.n	8006896 <__sflush_r+0x1a>
 800695c:	6a21      	ldr	r1, [r4, #32]
 800695e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006960:	4643      	mov	r3, r8
 8006962:	463a      	mov	r2, r7
 8006964:	4628      	mov	r0, r5
 8006966:	47b0      	blx	r6
 8006968:	2800      	cmp	r0, #0
 800696a:	dc06      	bgt.n	800697a <__sflush_r+0xfe>
 800696c:	89a3      	ldrh	r3, [r4, #12]
 800696e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006972:	81a3      	strh	r3, [r4, #12]
 8006974:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006978:	e78e      	b.n	8006898 <__sflush_r+0x1c>
 800697a:	4407      	add	r7, r0
 800697c:	eba8 0800 	sub.w	r8, r8, r0
 8006980:	e7e9      	b.n	8006956 <__sflush_r+0xda>
 8006982:	bf00      	nop
 8006984:	dfbffffe 	.word	0xdfbffffe

08006988 <_fflush_r>:
 8006988:	b538      	push	{r3, r4, r5, lr}
 800698a:	690b      	ldr	r3, [r1, #16]
 800698c:	4605      	mov	r5, r0
 800698e:	460c      	mov	r4, r1
 8006990:	b913      	cbnz	r3, 8006998 <_fflush_r+0x10>
 8006992:	2500      	movs	r5, #0
 8006994:	4628      	mov	r0, r5
 8006996:	bd38      	pop	{r3, r4, r5, pc}
 8006998:	b118      	cbz	r0, 80069a2 <_fflush_r+0x1a>
 800699a:	6a03      	ldr	r3, [r0, #32]
 800699c:	b90b      	cbnz	r3, 80069a2 <_fflush_r+0x1a>
 800699e:	f7fe fe83 	bl	80056a8 <__sinit>
 80069a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d0f3      	beq.n	8006992 <_fflush_r+0xa>
 80069aa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80069ac:	07d0      	lsls	r0, r2, #31
 80069ae:	d404      	bmi.n	80069ba <_fflush_r+0x32>
 80069b0:	0599      	lsls	r1, r3, #22
 80069b2:	d402      	bmi.n	80069ba <_fflush_r+0x32>
 80069b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80069b6:	f7fe fee4 	bl	8005782 <__retarget_lock_acquire_recursive>
 80069ba:	4628      	mov	r0, r5
 80069bc:	4621      	mov	r1, r4
 80069be:	f7ff ff5d 	bl	800687c <__sflush_r>
 80069c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80069c4:	07da      	lsls	r2, r3, #31
 80069c6:	4605      	mov	r5, r0
 80069c8:	d4e4      	bmi.n	8006994 <_fflush_r+0xc>
 80069ca:	89a3      	ldrh	r3, [r4, #12]
 80069cc:	059b      	lsls	r3, r3, #22
 80069ce:	d4e1      	bmi.n	8006994 <_fflush_r+0xc>
 80069d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80069d2:	f7fe fed7 	bl	8005784 <__retarget_lock_release_recursive>
 80069d6:	e7dd      	b.n	8006994 <_fflush_r+0xc>

080069d8 <__malloc_lock>:
 80069d8:	4801      	ldr	r0, [pc, #4]	; (80069e0 <__malloc_lock+0x8>)
 80069da:	f7fe bed2 	b.w	8005782 <__retarget_lock_acquire_recursive>
 80069de:	bf00      	nop
 80069e0:	2000053c 	.word	0x2000053c

080069e4 <__malloc_unlock>:
 80069e4:	4801      	ldr	r0, [pc, #4]	; (80069ec <__malloc_unlock+0x8>)
 80069e6:	f7fe becd 	b.w	8005784 <__retarget_lock_release_recursive>
 80069ea:	bf00      	nop
 80069ec:	2000053c 	.word	0x2000053c

080069f0 <_Balloc>:
 80069f0:	b570      	push	{r4, r5, r6, lr}
 80069f2:	69c6      	ldr	r6, [r0, #28]
 80069f4:	4604      	mov	r4, r0
 80069f6:	460d      	mov	r5, r1
 80069f8:	b976      	cbnz	r6, 8006a18 <_Balloc+0x28>
 80069fa:	2010      	movs	r0, #16
 80069fc:	f7ff fe96 	bl	800672c <malloc>
 8006a00:	4602      	mov	r2, r0
 8006a02:	61e0      	str	r0, [r4, #28]
 8006a04:	b920      	cbnz	r0, 8006a10 <_Balloc+0x20>
 8006a06:	4b18      	ldr	r3, [pc, #96]	; (8006a68 <_Balloc+0x78>)
 8006a08:	4818      	ldr	r0, [pc, #96]	; (8006a6c <_Balloc+0x7c>)
 8006a0a:	216b      	movs	r1, #107	; 0x6b
 8006a0c:	f000 fc5c 	bl	80072c8 <__assert_func>
 8006a10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006a14:	6006      	str	r6, [r0, #0]
 8006a16:	60c6      	str	r6, [r0, #12]
 8006a18:	69e6      	ldr	r6, [r4, #28]
 8006a1a:	68f3      	ldr	r3, [r6, #12]
 8006a1c:	b183      	cbz	r3, 8006a40 <_Balloc+0x50>
 8006a1e:	69e3      	ldr	r3, [r4, #28]
 8006a20:	68db      	ldr	r3, [r3, #12]
 8006a22:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006a26:	b9b8      	cbnz	r0, 8006a58 <_Balloc+0x68>
 8006a28:	2101      	movs	r1, #1
 8006a2a:	fa01 f605 	lsl.w	r6, r1, r5
 8006a2e:	1d72      	adds	r2, r6, #5
 8006a30:	0092      	lsls	r2, r2, #2
 8006a32:	4620      	mov	r0, r4
 8006a34:	f000 fc66 	bl	8007304 <_calloc_r>
 8006a38:	b160      	cbz	r0, 8006a54 <_Balloc+0x64>
 8006a3a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006a3e:	e00e      	b.n	8006a5e <_Balloc+0x6e>
 8006a40:	2221      	movs	r2, #33	; 0x21
 8006a42:	2104      	movs	r1, #4
 8006a44:	4620      	mov	r0, r4
 8006a46:	f000 fc5d 	bl	8007304 <_calloc_r>
 8006a4a:	69e3      	ldr	r3, [r4, #28]
 8006a4c:	60f0      	str	r0, [r6, #12]
 8006a4e:	68db      	ldr	r3, [r3, #12]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d1e4      	bne.n	8006a1e <_Balloc+0x2e>
 8006a54:	2000      	movs	r0, #0
 8006a56:	bd70      	pop	{r4, r5, r6, pc}
 8006a58:	6802      	ldr	r2, [r0, #0]
 8006a5a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006a5e:	2300      	movs	r3, #0
 8006a60:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006a64:	e7f7      	b.n	8006a56 <_Balloc+0x66>
 8006a66:	bf00      	nop
 8006a68:	08007a31 	.word	0x08007a31
 8006a6c:	08007ac2 	.word	0x08007ac2

08006a70 <_Bfree>:
 8006a70:	b570      	push	{r4, r5, r6, lr}
 8006a72:	69c6      	ldr	r6, [r0, #28]
 8006a74:	4605      	mov	r5, r0
 8006a76:	460c      	mov	r4, r1
 8006a78:	b976      	cbnz	r6, 8006a98 <_Bfree+0x28>
 8006a7a:	2010      	movs	r0, #16
 8006a7c:	f7ff fe56 	bl	800672c <malloc>
 8006a80:	4602      	mov	r2, r0
 8006a82:	61e8      	str	r0, [r5, #28]
 8006a84:	b920      	cbnz	r0, 8006a90 <_Bfree+0x20>
 8006a86:	4b09      	ldr	r3, [pc, #36]	; (8006aac <_Bfree+0x3c>)
 8006a88:	4809      	ldr	r0, [pc, #36]	; (8006ab0 <_Bfree+0x40>)
 8006a8a:	218f      	movs	r1, #143	; 0x8f
 8006a8c:	f000 fc1c 	bl	80072c8 <__assert_func>
 8006a90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006a94:	6006      	str	r6, [r0, #0]
 8006a96:	60c6      	str	r6, [r0, #12]
 8006a98:	b13c      	cbz	r4, 8006aaa <_Bfree+0x3a>
 8006a9a:	69eb      	ldr	r3, [r5, #28]
 8006a9c:	6862      	ldr	r2, [r4, #4]
 8006a9e:	68db      	ldr	r3, [r3, #12]
 8006aa0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006aa4:	6021      	str	r1, [r4, #0]
 8006aa6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006aaa:	bd70      	pop	{r4, r5, r6, pc}
 8006aac:	08007a31 	.word	0x08007a31
 8006ab0:	08007ac2 	.word	0x08007ac2

08006ab4 <__multadd>:
 8006ab4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ab8:	690d      	ldr	r5, [r1, #16]
 8006aba:	4607      	mov	r7, r0
 8006abc:	460c      	mov	r4, r1
 8006abe:	461e      	mov	r6, r3
 8006ac0:	f101 0c14 	add.w	ip, r1, #20
 8006ac4:	2000      	movs	r0, #0
 8006ac6:	f8dc 3000 	ldr.w	r3, [ip]
 8006aca:	b299      	uxth	r1, r3
 8006acc:	fb02 6101 	mla	r1, r2, r1, r6
 8006ad0:	0c1e      	lsrs	r6, r3, #16
 8006ad2:	0c0b      	lsrs	r3, r1, #16
 8006ad4:	fb02 3306 	mla	r3, r2, r6, r3
 8006ad8:	b289      	uxth	r1, r1
 8006ada:	3001      	adds	r0, #1
 8006adc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006ae0:	4285      	cmp	r5, r0
 8006ae2:	f84c 1b04 	str.w	r1, [ip], #4
 8006ae6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006aea:	dcec      	bgt.n	8006ac6 <__multadd+0x12>
 8006aec:	b30e      	cbz	r6, 8006b32 <__multadd+0x7e>
 8006aee:	68a3      	ldr	r3, [r4, #8]
 8006af0:	42ab      	cmp	r3, r5
 8006af2:	dc19      	bgt.n	8006b28 <__multadd+0x74>
 8006af4:	6861      	ldr	r1, [r4, #4]
 8006af6:	4638      	mov	r0, r7
 8006af8:	3101      	adds	r1, #1
 8006afa:	f7ff ff79 	bl	80069f0 <_Balloc>
 8006afe:	4680      	mov	r8, r0
 8006b00:	b928      	cbnz	r0, 8006b0e <__multadd+0x5a>
 8006b02:	4602      	mov	r2, r0
 8006b04:	4b0c      	ldr	r3, [pc, #48]	; (8006b38 <__multadd+0x84>)
 8006b06:	480d      	ldr	r0, [pc, #52]	; (8006b3c <__multadd+0x88>)
 8006b08:	21ba      	movs	r1, #186	; 0xba
 8006b0a:	f000 fbdd 	bl	80072c8 <__assert_func>
 8006b0e:	6922      	ldr	r2, [r4, #16]
 8006b10:	3202      	adds	r2, #2
 8006b12:	f104 010c 	add.w	r1, r4, #12
 8006b16:	0092      	lsls	r2, r2, #2
 8006b18:	300c      	adds	r0, #12
 8006b1a:	f000 fbc7 	bl	80072ac <memcpy>
 8006b1e:	4621      	mov	r1, r4
 8006b20:	4638      	mov	r0, r7
 8006b22:	f7ff ffa5 	bl	8006a70 <_Bfree>
 8006b26:	4644      	mov	r4, r8
 8006b28:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006b2c:	3501      	adds	r5, #1
 8006b2e:	615e      	str	r6, [r3, #20]
 8006b30:	6125      	str	r5, [r4, #16]
 8006b32:	4620      	mov	r0, r4
 8006b34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b38:	08007aa0 	.word	0x08007aa0
 8006b3c:	08007ac2 	.word	0x08007ac2

08006b40 <__hi0bits>:
 8006b40:	0c03      	lsrs	r3, r0, #16
 8006b42:	041b      	lsls	r3, r3, #16
 8006b44:	b9d3      	cbnz	r3, 8006b7c <__hi0bits+0x3c>
 8006b46:	0400      	lsls	r0, r0, #16
 8006b48:	2310      	movs	r3, #16
 8006b4a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006b4e:	bf04      	itt	eq
 8006b50:	0200      	lsleq	r0, r0, #8
 8006b52:	3308      	addeq	r3, #8
 8006b54:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006b58:	bf04      	itt	eq
 8006b5a:	0100      	lsleq	r0, r0, #4
 8006b5c:	3304      	addeq	r3, #4
 8006b5e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006b62:	bf04      	itt	eq
 8006b64:	0080      	lsleq	r0, r0, #2
 8006b66:	3302      	addeq	r3, #2
 8006b68:	2800      	cmp	r0, #0
 8006b6a:	db05      	blt.n	8006b78 <__hi0bits+0x38>
 8006b6c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006b70:	f103 0301 	add.w	r3, r3, #1
 8006b74:	bf08      	it	eq
 8006b76:	2320      	moveq	r3, #32
 8006b78:	4618      	mov	r0, r3
 8006b7a:	4770      	bx	lr
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	e7e4      	b.n	8006b4a <__hi0bits+0xa>

08006b80 <__lo0bits>:
 8006b80:	6803      	ldr	r3, [r0, #0]
 8006b82:	f013 0207 	ands.w	r2, r3, #7
 8006b86:	d00c      	beq.n	8006ba2 <__lo0bits+0x22>
 8006b88:	07d9      	lsls	r1, r3, #31
 8006b8a:	d422      	bmi.n	8006bd2 <__lo0bits+0x52>
 8006b8c:	079a      	lsls	r2, r3, #30
 8006b8e:	bf49      	itett	mi
 8006b90:	085b      	lsrmi	r3, r3, #1
 8006b92:	089b      	lsrpl	r3, r3, #2
 8006b94:	6003      	strmi	r3, [r0, #0]
 8006b96:	2201      	movmi	r2, #1
 8006b98:	bf5c      	itt	pl
 8006b9a:	6003      	strpl	r3, [r0, #0]
 8006b9c:	2202      	movpl	r2, #2
 8006b9e:	4610      	mov	r0, r2
 8006ba0:	4770      	bx	lr
 8006ba2:	b299      	uxth	r1, r3
 8006ba4:	b909      	cbnz	r1, 8006baa <__lo0bits+0x2a>
 8006ba6:	0c1b      	lsrs	r3, r3, #16
 8006ba8:	2210      	movs	r2, #16
 8006baa:	b2d9      	uxtb	r1, r3
 8006bac:	b909      	cbnz	r1, 8006bb2 <__lo0bits+0x32>
 8006bae:	3208      	adds	r2, #8
 8006bb0:	0a1b      	lsrs	r3, r3, #8
 8006bb2:	0719      	lsls	r1, r3, #28
 8006bb4:	bf04      	itt	eq
 8006bb6:	091b      	lsreq	r3, r3, #4
 8006bb8:	3204      	addeq	r2, #4
 8006bba:	0799      	lsls	r1, r3, #30
 8006bbc:	bf04      	itt	eq
 8006bbe:	089b      	lsreq	r3, r3, #2
 8006bc0:	3202      	addeq	r2, #2
 8006bc2:	07d9      	lsls	r1, r3, #31
 8006bc4:	d403      	bmi.n	8006bce <__lo0bits+0x4e>
 8006bc6:	085b      	lsrs	r3, r3, #1
 8006bc8:	f102 0201 	add.w	r2, r2, #1
 8006bcc:	d003      	beq.n	8006bd6 <__lo0bits+0x56>
 8006bce:	6003      	str	r3, [r0, #0]
 8006bd0:	e7e5      	b.n	8006b9e <__lo0bits+0x1e>
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	e7e3      	b.n	8006b9e <__lo0bits+0x1e>
 8006bd6:	2220      	movs	r2, #32
 8006bd8:	e7e1      	b.n	8006b9e <__lo0bits+0x1e>
	...

08006bdc <__i2b>:
 8006bdc:	b510      	push	{r4, lr}
 8006bde:	460c      	mov	r4, r1
 8006be0:	2101      	movs	r1, #1
 8006be2:	f7ff ff05 	bl	80069f0 <_Balloc>
 8006be6:	4602      	mov	r2, r0
 8006be8:	b928      	cbnz	r0, 8006bf6 <__i2b+0x1a>
 8006bea:	4b05      	ldr	r3, [pc, #20]	; (8006c00 <__i2b+0x24>)
 8006bec:	4805      	ldr	r0, [pc, #20]	; (8006c04 <__i2b+0x28>)
 8006bee:	f240 1145 	movw	r1, #325	; 0x145
 8006bf2:	f000 fb69 	bl	80072c8 <__assert_func>
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	6144      	str	r4, [r0, #20]
 8006bfa:	6103      	str	r3, [r0, #16]
 8006bfc:	bd10      	pop	{r4, pc}
 8006bfe:	bf00      	nop
 8006c00:	08007aa0 	.word	0x08007aa0
 8006c04:	08007ac2 	.word	0x08007ac2

08006c08 <__multiply>:
 8006c08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c0c:	4691      	mov	r9, r2
 8006c0e:	690a      	ldr	r2, [r1, #16]
 8006c10:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006c14:	429a      	cmp	r2, r3
 8006c16:	bfb8      	it	lt
 8006c18:	460b      	movlt	r3, r1
 8006c1a:	460c      	mov	r4, r1
 8006c1c:	bfbc      	itt	lt
 8006c1e:	464c      	movlt	r4, r9
 8006c20:	4699      	movlt	r9, r3
 8006c22:	6927      	ldr	r7, [r4, #16]
 8006c24:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006c28:	68a3      	ldr	r3, [r4, #8]
 8006c2a:	6861      	ldr	r1, [r4, #4]
 8006c2c:	eb07 060a 	add.w	r6, r7, sl
 8006c30:	42b3      	cmp	r3, r6
 8006c32:	b085      	sub	sp, #20
 8006c34:	bfb8      	it	lt
 8006c36:	3101      	addlt	r1, #1
 8006c38:	f7ff feda 	bl	80069f0 <_Balloc>
 8006c3c:	b930      	cbnz	r0, 8006c4c <__multiply+0x44>
 8006c3e:	4602      	mov	r2, r0
 8006c40:	4b44      	ldr	r3, [pc, #272]	; (8006d54 <__multiply+0x14c>)
 8006c42:	4845      	ldr	r0, [pc, #276]	; (8006d58 <__multiply+0x150>)
 8006c44:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8006c48:	f000 fb3e 	bl	80072c8 <__assert_func>
 8006c4c:	f100 0514 	add.w	r5, r0, #20
 8006c50:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006c54:	462b      	mov	r3, r5
 8006c56:	2200      	movs	r2, #0
 8006c58:	4543      	cmp	r3, r8
 8006c5a:	d321      	bcc.n	8006ca0 <__multiply+0x98>
 8006c5c:	f104 0314 	add.w	r3, r4, #20
 8006c60:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006c64:	f109 0314 	add.w	r3, r9, #20
 8006c68:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006c6c:	9202      	str	r2, [sp, #8]
 8006c6e:	1b3a      	subs	r2, r7, r4
 8006c70:	3a15      	subs	r2, #21
 8006c72:	f022 0203 	bic.w	r2, r2, #3
 8006c76:	3204      	adds	r2, #4
 8006c78:	f104 0115 	add.w	r1, r4, #21
 8006c7c:	428f      	cmp	r7, r1
 8006c7e:	bf38      	it	cc
 8006c80:	2204      	movcc	r2, #4
 8006c82:	9201      	str	r2, [sp, #4]
 8006c84:	9a02      	ldr	r2, [sp, #8]
 8006c86:	9303      	str	r3, [sp, #12]
 8006c88:	429a      	cmp	r2, r3
 8006c8a:	d80c      	bhi.n	8006ca6 <__multiply+0x9e>
 8006c8c:	2e00      	cmp	r6, #0
 8006c8e:	dd03      	ble.n	8006c98 <__multiply+0x90>
 8006c90:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d05b      	beq.n	8006d50 <__multiply+0x148>
 8006c98:	6106      	str	r6, [r0, #16]
 8006c9a:	b005      	add	sp, #20
 8006c9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ca0:	f843 2b04 	str.w	r2, [r3], #4
 8006ca4:	e7d8      	b.n	8006c58 <__multiply+0x50>
 8006ca6:	f8b3 a000 	ldrh.w	sl, [r3]
 8006caa:	f1ba 0f00 	cmp.w	sl, #0
 8006cae:	d024      	beq.n	8006cfa <__multiply+0xf2>
 8006cb0:	f104 0e14 	add.w	lr, r4, #20
 8006cb4:	46a9      	mov	r9, r5
 8006cb6:	f04f 0c00 	mov.w	ip, #0
 8006cba:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006cbe:	f8d9 1000 	ldr.w	r1, [r9]
 8006cc2:	fa1f fb82 	uxth.w	fp, r2
 8006cc6:	b289      	uxth	r1, r1
 8006cc8:	fb0a 110b 	mla	r1, sl, fp, r1
 8006ccc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006cd0:	f8d9 2000 	ldr.w	r2, [r9]
 8006cd4:	4461      	add	r1, ip
 8006cd6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006cda:	fb0a c20b 	mla	r2, sl, fp, ip
 8006cde:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006ce2:	b289      	uxth	r1, r1
 8006ce4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006ce8:	4577      	cmp	r7, lr
 8006cea:	f849 1b04 	str.w	r1, [r9], #4
 8006cee:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006cf2:	d8e2      	bhi.n	8006cba <__multiply+0xb2>
 8006cf4:	9a01      	ldr	r2, [sp, #4]
 8006cf6:	f845 c002 	str.w	ip, [r5, r2]
 8006cfa:	9a03      	ldr	r2, [sp, #12]
 8006cfc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006d00:	3304      	adds	r3, #4
 8006d02:	f1b9 0f00 	cmp.w	r9, #0
 8006d06:	d021      	beq.n	8006d4c <__multiply+0x144>
 8006d08:	6829      	ldr	r1, [r5, #0]
 8006d0a:	f104 0c14 	add.w	ip, r4, #20
 8006d0e:	46ae      	mov	lr, r5
 8006d10:	f04f 0a00 	mov.w	sl, #0
 8006d14:	f8bc b000 	ldrh.w	fp, [ip]
 8006d18:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006d1c:	fb09 220b 	mla	r2, r9, fp, r2
 8006d20:	4452      	add	r2, sl
 8006d22:	b289      	uxth	r1, r1
 8006d24:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006d28:	f84e 1b04 	str.w	r1, [lr], #4
 8006d2c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006d30:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006d34:	f8be 1000 	ldrh.w	r1, [lr]
 8006d38:	fb09 110a 	mla	r1, r9, sl, r1
 8006d3c:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006d40:	4567      	cmp	r7, ip
 8006d42:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006d46:	d8e5      	bhi.n	8006d14 <__multiply+0x10c>
 8006d48:	9a01      	ldr	r2, [sp, #4]
 8006d4a:	50a9      	str	r1, [r5, r2]
 8006d4c:	3504      	adds	r5, #4
 8006d4e:	e799      	b.n	8006c84 <__multiply+0x7c>
 8006d50:	3e01      	subs	r6, #1
 8006d52:	e79b      	b.n	8006c8c <__multiply+0x84>
 8006d54:	08007aa0 	.word	0x08007aa0
 8006d58:	08007ac2 	.word	0x08007ac2

08006d5c <__pow5mult>:
 8006d5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d60:	4615      	mov	r5, r2
 8006d62:	f012 0203 	ands.w	r2, r2, #3
 8006d66:	4606      	mov	r6, r0
 8006d68:	460f      	mov	r7, r1
 8006d6a:	d007      	beq.n	8006d7c <__pow5mult+0x20>
 8006d6c:	4c25      	ldr	r4, [pc, #148]	; (8006e04 <__pow5mult+0xa8>)
 8006d6e:	3a01      	subs	r2, #1
 8006d70:	2300      	movs	r3, #0
 8006d72:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006d76:	f7ff fe9d 	bl	8006ab4 <__multadd>
 8006d7a:	4607      	mov	r7, r0
 8006d7c:	10ad      	asrs	r5, r5, #2
 8006d7e:	d03d      	beq.n	8006dfc <__pow5mult+0xa0>
 8006d80:	69f4      	ldr	r4, [r6, #28]
 8006d82:	b97c      	cbnz	r4, 8006da4 <__pow5mult+0x48>
 8006d84:	2010      	movs	r0, #16
 8006d86:	f7ff fcd1 	bl	800672c <malloc>
 8006d8a:	4602      	mov	r2, r0
 8006d8c:	61f0      	str	r0, [r6, #28]
 8006d8e:	b928      	cbnz	r0, 8006d9c <__pow5mult+0x40>
 8006d90:	4b1d      	ldr	r3, [pc, #116]	; (8006e08 <__pow5mult+0xac>)
 8006d92:	481e      	ldr	r0, [pc, #120]	; (8006e0c <__pow5mult+0xb0>)
 8006d94:	f240 11b3 	movw	r1, #435	; 0x1b3
 8006d98:	f000 fa96 	bl	80072c8 <__assert_func>
 8006d9c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006da0:	6004      	str	r4, [r0, #0]
 8006da2:	60c4      	str	r4, [r0, #12]
 8006da4:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8006da8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006dac:	b94c      	cbnz	r4, 8006dc2 <__pow5mult+0x66>
 8006dae:	f240 2171 	movw	r1, #625	; 0x271
 8006db2:	4630      	mov	r0, r6
 8006db4:	f7ff ff12 	bl	8006bdc <__i2b>
 8006db8:	2300      	movs	r3, #0
 8006dba:	f8c8 0008 	str.w	r0, [r8, #8]
 8006dbe:	4604      	mov	r4, r0
 8006dc0:	6003      	str	r3, [r0, #0]
 8006dc2:	f04f 0900 	mov.w	r9, #0
 8006dc6:	07eb      	lsls	r3, r5, #31
 8006dc8:	d50a      	bpl.n	8006de0 <__pow5mult+0x84>
 8006dca:	4639      	mov	r1, r7
 8006dcc:	4622      	mov	r2, r4
 8006dce:	4630      	mov	r0, r6
 8006dd0:	f7ff ff1a 	bl	8006c08 <__multiply>
 8006dd4:	4639      	mov	r1, r7
 8006dd6:	4680      	mov	r8, r0
 8006dd8:	4630      	mov	r0, r6
 8006dda:	f7ff fe49 	bl	8006a70 <_Bfree>
 8006dde:	4647      	mov	r7, r8
 8006de0:	106d      	asrs	r5, r5, #1
 8006de2:	d00b      	beq.n	8006dfc <__pow5mult+0xa0>
 8006de4:	6820      	ldr	r0, [r4, #0]
 8006de6:	b938      	cbnz	r0, 8006df8 <__pow5mult+0x9c>
 8006de8:	4622      	mov	r2, r4
 8006dea:	4621      	mov	r1, r4
 8006dec:	4630      	mov	r0, r6
 8006dee:	f7ff ff0b 	bl	8006c08 <__multiply>
 8006df2:	6020      	str	r0, [r4, #0]
 8006df4:	f8c0 9000 	str.w	r9, [r0]
 8006df8:	4604      	mov	r4, r0
 8006dfa:	e7e4      	b.n	8006dc6 <__pow5mult+0x6a>
 8006dfc:	4638      	mov	r0, r7
 8006dfe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e02:	bf00      	nop
 8006e04:	08007c10 	.word	0x08007c10
 8006e08:	08007a31 	.word	0x08007a31
 8006e0c:	08007ac2 	.word	0x08007ac2

08006e10 <__lshift>:
 8006e10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e14:	460c      	mov	r4, r1
 8006e16:	6849      	ldr	r1, [r1, #4]
 8006e18:	6923      	ldr	r3, [r4, #16]
 8006e1a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006e1e:	68a3      	ldr	r3, [r4, #8]
 8006e20:	4607      	mov	r7, r0
 8006e22:	4691      	mov	r9, r2
 8006e24:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006e28:	f108 0601 	add.w	r6, r8, #1
 8006e2c:	42b3      	cmp	r3, r6
 8006e2e:	db0b      	blt.n	8006e48 <__lshift+0x38>
 8006e30:	4638      	mov	r0, r7
 8006e32:	f7ff fddd 	bl	80069f0 <_Balloc>
 8006e36:	4605      	mov	r5, r0
 8006e38:	b948      	cbnz	r0, 8006e4e <__lshift+0x3e>
 8006e3a:	4602      	mov	r2, r0
 8006e3c:	4b28      	ldr	r3, [pc, #160]	; (8006ee0 <__lshift+0xd0>)
 8006e3e:	4829      	ldr	r0, [pc, #164]	; (8006ee4 <__lshift+0xd4>)
 8006e40:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8006e44:	f000 fa40 	bl	80072c8 <__assert_func>
 8006e48:	3101      	adds	r1, #1
 8006e4a:	005b      	lsls	r3, r3, #1
 8006e4c:	e7ee      	b.n	8006e2c <__lshift+0x1c>
 8006e4e:	2300      	movs	r3, #0
 8006e50:	f100 0114 	add.w	r1, r0, #20
 8006e54:	f100 0210 	add.w	r2, r0, #16
 8006e58:	4618      	mov	r0, r3
 8006e5a:	4553      	cmp	r3, sl
 8006e5c:	db33      	blt.n	8006ec6 <__lshift+0xb6>
 8006e5e:	6920      	ldr	r0, [r4, #16]
 8006e60:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006e64:	f104 0314 	add.w	r3, r4, #20
 8006e68:	f019 091f 	ands.w	r9, r9, #31
 8006e6c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006e70:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006e74:	d02b      	beq.n	8006ece <__lshift+0xbe>
 8006e76:	f1c9 0e20 	rsb	lr, r9, #32
 8006e7a:	468a      	mov	sl, r1
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	6818      	ldr	r0, [r3, #0]
 8006e80:	fa00 f009 	lsl.w	r0, r0, r9
 8006e84:	4310      	orrs	r0, r2
 8006e86:	f84a 0b04 	str.w	r0, [sl], #4
 8006e8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e8e:	459c      	cmp	ip, r3
 8006e90:	fa22 f20e 	lsr.w	r2, r2, lr
 8006e94:	d8f3      	bhi.n	8006e7e <__lshift+0x6e>
 8006e96:	ebac 0304 	sub.w	r3, ip, r4
 8006e9a:	3b15      	subs	r3, #21
 8006e9c:	f023 0303 	bic.w	r3, r3, #3
 8006ea0:	3304      	adds	r3, #4
 8006ea2:	f104 0015 	add.w	r0, r4, #21
 8006ea6:	4584      	cmp	ip, r0
 8006ea8:	bf38      	it	cc
 8006eaa:	2304      	movcc	r3, #4
 8006eac:	50ca      	str	r2, [r1, r3]
 8006eae:	b10a      	cbz	r2, 8006eb4 <__lshift+0xa4>
 8006eb0:	f108 0602 	add.w	r6, r8, #2
 8006eb4:	3e01      	subs	r6, #1
 8006eb6:	4638      	mov	r0, r7
 8006eb8:	612e      	str	r6, [r5, #16]
 8006eba:	4621      	mov	r1, r4
 8006ebc:	f7ff fdd8 	bl	8006a70 <_Bfree>
 8006ec0:	4628      	mov	r0, r5
 8006ec2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ec6:	f842 0f04 	str.w	r0, [r2, #4]!
 8006eca:	3301      	adds	r3, #1
 8006ecc:	e7c5      	b.n	8006e5a <__lshift+0x4a>
 8006ece:	3904      	subs	r1, #4
 8006ed0:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ed4:	f841 2f04 	str.w	r2, [r1, #4]!
 8006ed8:	459c      	cmp	ip, r3
 8006eda:	d8f9      	bhi.n	8006ed0 <__lshift+0xc0>
 8006edc:	e7ea      	b.n	8006eb4 <__lshift+0xa4>
 8006ede:	bf00      	nop
 8006ee0:	08007aa0 	.word	0x08007aa0
 8006ee4:	08007ac2 	.word	0x08007ac2

08006ee8 <__mcmp>:
 8006ee8:	b530      	push	{r4, r5, lr}
 8006eea:	6902      	ldr	r2, [r0, #16]
 8006eec:	690c      	ldr	r4, [r1, #16]
 8006eee:	1b12      	subs	r2, r2, r4
 8006ef0:	d10e      	bne.n	8006f10 <__mcmp+0x28>
 8006ef2:	f100 0314 	add.w	r3, r0, #20
 8006ef6:	3114      	adds	r1, #20
 8006ef8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006efc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006f00:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006f04:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006f08:	42a5      	cmp	r5, r4
 8006f0a:	d003      	beq.n	8006f14 <__mcmp+0x2c>
 8006f0c:	d305      	bcc.n	8006f1a <__mcmp+0x32>
 8006f0e:	2201      	movs	r2, #1
 8006f10:	4610      	mov	r0, r2
 8006f12:	bd30      	pop	{r4, r5, pc}
 8006f14:	4283      	cmp	r3, r0
 8006f16:	d3f3      	bcc.n	8006f00 <__mcmp+0x18>
 8006f18:	e7fa      	b.n	8006f10 <__mcmp+0x28>
 8006f1a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006f1e:	e7f7      	b.n	8006f10 <__mcmp+0x28>

08006f20 <__mdiff>:
 8006f20:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f24:	460c      	mov	r4, r1
 8006f26:	4606      	mov	r6, r0
 8006f28:	4611      	mov	r1, r2
 8006f2a:	4620      	mov	r0, r4
 8006f2c:	4690      	mov	r8, r2
 8006f2e:	f7ff ffdb 	bl	8006ee8 <__mcmp>
 8006f32:	1e05      	subs	r5, r0, #0
 8006f34:	d110      	bne.n	8006f58 <__mdiff+0x38>
 8006f36:	4629      	mov	r1, r5
 8006f38:	4630      	mov	r0, r6
 8006f3a:	f7ff fd59 	bl	80069f0 <_Balloc>
 8006f3e:	b930      	cbnz	r0, 8006f4e <__mdiff+0x2e>
 8006f40:	4b3a      	ldr	r3, [pc, #232]	; (800702c <__mdiff+0x10c>)
 8006f42:	4602      	mov	r2, r0
 8006f44:	f240 2137 	movw	r1, #567	; 0x237
 8006f48:	4839      	ldr	r0, [pc, #228]	; (8007030 <__mdiff+0x110>)
 8006f4a:	f000 f9bd 	bl	80072c8 <__assert_func>
 8006f4e:	2301      	movs	r3, #1
 8006f50:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006f54:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f58:	bfa4      	itt	ge
 8006f5a:	4643      	movge	r3, r8
 8006f5c:	46a0      	movge	r8, r4
 8006f5e:	4630      	mov	r0, r6
 8006f60:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006f64:	bfa6      	itte	ge
 8006f66:	461c      	movge	r4, r3
 8006f68:	2500      	movge	r5, #0
 8006f6a:	2501      	movlt	r5, #1
 8006f6c:	f7ff fd40 	bl	80069f0 <_Balloc>
 8006f70:	b920      	cbnz	r0, 8006f7c <__mdiff+0x5c>
 8006f72:	4b2e      	ldr	r3, [pc, #184]	; (800702c <__mdiff+0x10c>)
 8006f74:	4602      	mov	r2, r0
 8006f76:	f240 2145 	movw	r1, #581	; 0x245
 8006f7a:	e7e5      	b.n	8006f48 <__mdiff+0x28>
 8006f7c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006f80:	6926      	ldr	r6, [r4, #16]
 8006f82:	60c5      	str	r5, [r0, #12]
 8006f84:	f104 0914 	add.w	r9, r4, #20
 8006f88:	f108 0514 	add.w	r5, r8, #20
 8006f8c:	f100 0e14 	add.w	lr, r0, #20
 8006f90:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006f94:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006f98:	f108 0210 	add.w	r2, r8, #16
 8006f9c:	46f2      	mov	sl, lr
 8006f9e:	2100      	movs	r1, #0
 8006fa0:	f859 3b04 	ldr.w	r3, [r9], #4
 8006fa4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006fa8:	fa11 f88b 	uxtah	r8, r1, fp
 8006fac:	b299      	uxth	r1, r3
 8006fae:	0c1b      	lsrs	r3, r3, #16
 8006fb0:	eba8 0801 	sub.w	r8, r8, r1
 8006fb4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006fb8:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006fbc:	fa1f f888 	uxth.w	r8, r8
 8006fc0:	1419      	asrs	r1, r3, #16
 8006fc2:	454e      	cmp	r6, r9
 8006fc4:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006fc8:	f84a 3b04 	str.w	r3, [sl], #4
 8006fcc:	d8e8      	bhi.n	8006fa0 <__mdiff+0x80>
 8006fce:	1b33      	subs	r3, r6, r4
 8006fd0:	3b15      	subs	r3, #21
 8006fd2:	f023 0303 	bic.w	r3, r3, #3
 8006fd6:	3304      	adds	r3, #4
 8006fd8:	3415      	adds	r4, #21
 8006fda:	42a6      	cmp	r6, r4
 8006fdc:	bf38      	it	cc
 8006fde:	2304      	movcc	r3, #4
 8006fe0:	441d      	add	r5, r3
 8006fe2:	4473      	add	r3, lr
 8006fe4:	469e      	mov	lr, r3
 8006fe6:	462e      	mov	r6, r5
 8006fe8:	4566      	cmp	r6, ip
 8006fea:	d30e      	bcc.n	800700a <__mdiff+0xea>
 8006fec:	f10c 0203 	add.w	r2, ip, #3
 8006ff0:	1b52      	subs	r2, r2, r5
 8006ff2:	f022 0203 	bic.w	r2, r2, #3
 8006ff6:	3d03      	subs	r5, #3
 8006ff8:	45ac      	cmp	ip, r5
 8006ffa:	bf38      	it	cc
 8006ffc:	2200      	movcc	r2, #0
 8006ffe:	4413      	add	r3, r2
 8007000:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007004:	b17a      	cbz	r2, 8007026 <__mdiff+0x106>
 8007006:	6107      	str	r7, [r0, #16]
 8007008:	e7a4      	b.n	8006f54 <__mdiff+0x34>
 800700a:	f856 8b04 	ldr.w	r8, [r6], #4
 800700e:	fa11 f288 	uxtah	r2, r1, r8
 8007012:	1414      	asrs	r4, r2, #16
 8007014:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007018:	b292      	uxth	r2, r2
 800701a:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800701e:	f84e 2b04 	str.w	r2, [lr], #4
 8007022:	1421      	asrs	r1, r4, #16
 8007024:	e7e0      	b.n	8006fe8 <__mdiff+0xc8>
 8007026:	3f01      	subs	r7, #1
 8007028:	e7ea      	b.n	8007000 <__mdiff+0xe0>
 800702a:	bf00      	nop
 800702c:	08007aa0 	.word	0x08007aa0
 8007030:	08007ac2 	.word	0x08007ac2

08007034 <__d2b>:
 8007034:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007038:	460f      	mov	r7, r1
 800703a:	2101      	movs	r1, #1
 800703c:	ec59 8b10 	vmov	r8, r9, d0
 8007040:	4616      	mov	r6, r2
 8007042:	f7ff fcd5 	bl	80069f0 <_Balloc>
 8007046:	4604      	mov	r4, r0
 8007048:	b930      	cbnz	r0, 8007058 <__d2b+0x24>
 800704a:	4602      	mov	r2, r0
 800704c:	4b24      	ldr	r3, [pc, #144]	; (80070e0 <__d2b+0xac>)
 800704e:	4825      	ldr	r0, [pc, #148]	; (80070e4 <__d2b+0xb0>)
 8007050:	f240 310f 	movw	r1, #783	; 0x30f
 8007054:	f000 f938 	bl	80072c8 <__assert_func>
 8007058:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800705c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007060:	bb2d      	cbnz	r5, 80070ae <__d2b+0x7a>
 8007062:	9301      	str	r3, [sp, #4]
 8007064:	f1b8 0300 	subs.w	r3, r8, #0
 8007068:	d026      	beq.n	80070b8 <__d2b+0x84>
 800706a:	4668      	mov	r0, sp
 800706c:	9300      	str	r3, [sp, #0]
 800706e:	f7ff fd87 	bl	8006b80 <__lo0bits>
 8007072:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007076:	b1e8      	cbz	r0, 80070b4 <__d2b+0x80>
 8007078:	f1c0 0320 	rsb	r3, r0, #32
 800707c:	fa02 f303 	lsl.w	r3, r2, r3
 8007080:	430b      	orrs	r3, r1
 8007082:	40c2      	lsrs	r2, r0
 8007084:	6163      	str	r3, [r4, #20]
 8007086:	9201      	str	r2, [sp, #4]
 8007088:	9b01      	ldr	r3, [sp, #4]
 800708a:	61a3      	str	r3, [r4, #24]
 800708c:	2b00      	cmp	r3, #0
 800708e:	bf14      	ite	ne
 8007090:	2202      	movne	r2, #2
 8007092:	2201      	moveq	r2, #1
 8007094:	6122      	str	r2, [r4, #16]
 8007096:	b1bd      	cbz	r5, 80070c8 <__d2b+0x94>
 8007098:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800709c:	4405      	add	r5, r0
 800709e:	603d      	str	r5, [r7, #0]
 80070a0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80070a4:	6030      	str	r0, [r6, #0]
 80070a6:	4620      	mov	r0, r4
 80070a8:	b003      	add	sp, #12
 80070aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80070ae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80070b2:	e7d6      	b.n	8007062 <__d2b+0x2e>
 80070b4:	6161      	str	r1, [r4, #20]
 80070b6:	e7e7      	b.n	8007088 <__d2b+0x54>
 80070b8:	a801      	add	r0, sp, #4
 80070ba:	f7ff fd61 	bl	8006b80 <__lo0bits>
 80070be:	9b01      	ldr	r3, [sp, #4]
 80070c0:	6163      	str	r3, [r4, #20]
 80070c2:	3020      	adds	r0, #32
 80070c4:	2201      	movs	r2, #1
 80070c6:	e7e5      	b.n	8007094 <__d2b+0x60>
 80070c8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80070cc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80070d0:	6038      	str	r0, [r7, #0]
 80070d2:	6918      	ldr	r0, [r3, #16]
 80070d4:	f7ff fd34 	bl	8006b40 <__hi0bits>
 80070d8:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80070dc:	e7e2      	b.n	80070a4 <__d2b+0x70>
 80070de:	bf00      	nop
 80070e0:	08007aa0 	.word	0x08007aa0
 80070e4:	08007ac2 	.word	0x08007ac2

080070e8 <__sread>:
 80070e8:	b510      	push	{r4, lr}
 80070ea:	460c      	mov	r4, r1
 80070ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070f0:	f000 f8a8 	bl	8007244 <_read_r>
 80070f4:	2800      	cmp	r0, #0
 80070f6:	bfab      	itete	ge
 80070f8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80070fa:	89a3      	ldrhlt	r3, [r4, #12]
 80070fc:	181b      	addge	r3, r3, r0
 80070fe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007102:	bfac      	ite	ge
 8007104:	6563      	strge	r3, [r4, #84]	; 0x54
 8007106:	81a3      	strhlt	r3, [r4, #12]
 8007108:	bd10      	pop	{r4, pc}

0800710a <__swrite>:
 800710a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800710e:	461f      	mov	r7, r3
 8007110:	898b      	ldrh	r3, [r1, #12]
 8007112:	05db      	lsls	r3, r3, #23
 8007114:	4605      	mov	r5, r0
 8007116:	460c      	mov	r4, r1
 8007118:	4616      	mov	r6, r2
 800711a:	d505      	bpl.n	8007128 <__swrite+0x1e>
 800711c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007120:	2302      	movs	r3, #2
 8007122:	2200      	movs	r2, #0
 8007124:	f000 f87c 	bl	8007220 <_lseek_r>
 8007128:	89a3      	ldrh	r3, [r4, #12]
 800712a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800712e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007132:	81a3      	strh	r3, [r4, #12]
 8007134:	4632      	mov	r2, r6
 8007136:	463b      	mov	r3, r7
 8007138:	4628      	mov	r0, r5
 800713a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800713e:	f000 b8a3 	b.w	8007288 <_write_r>

08007142 <__sseek>:
 8007142:	b510      	push	{r4, lr}
 8007144:	460c      	mov	r4, r1
 8007146:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800714a:	f000 f869 	bl	8007220 <_lseek_r>
 800714e:	1c43      	adds	r3, r0, #1
 8007150:	89a3      	ldrh	r3, [r4, #12]
 8007152:	bf15      	itete	ne
 8007154:	6560      	strne	r0, [r4, #84]	; 0x54
 8007156:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800715a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800715e:	81a3      	strheq	r3, [r4, #12]
 8007160:	bf18      	it	ne
 8007162:	81a3      	strhne	r3, [r4, #12]
 8007164:	bd10      	pop	{r4, pc}

08007166 <__sclose>:
 8007166:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800716a:	f000 b849 	b.w	8007200 <_close_r>

0800716e <_realloc_r>:
 800716e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007172:	4680      	mov	r8, r0
 8007174:	4614      	mov	r4, r2
 8007176:	460e      	mov	r6, r1
 8007178:	b921      	cbnz	r1, 8007184 <_realloc_r+0x16>
 800717a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800717e:	4611      	mov	r1, r2
 8007180:	f7ff bafc 	b.w	800677c <_malloc_r>
 8007184:	b92a      	cbnz	r2, 8007192 <_realloc_r+0x24>
 8007186:	f000 f8d3 	bl	8007330 <_free_r>
 800718a:	4625      	mov	r5, r4
 800718c:	4628      	mov	r0, r5
 800718e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007192:	f000 f92b 	bl	80073ec <_malloc_usable_size_r>
 8007196:	4284      	cmp	r4, r0
 8007198:	4607      	mov	r7, r0
 800719a:	d802      	bhi.n	80071a2 <_realloc_r+0x34>
 800719c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80071a0:	d812      	bhi.n	80071c8 <_realloc_r+0x5a>
 80071a2:	4621      	mov	r1, r4
 80071a4:	4640      	mov	r0, r8
 80071a6:	f7ff fae9 	bl	800677c <_malloc_r>
 80071aa:	4605      	mov	r5, r0
 80071ac:	2800      	cmp	r0, #0
 80071ae:	d0ed      	beq.n	800718c <_realloc_r+0x1e>
 80071b0:	42bc      	cmp	r4, r7
 80071b2:	4622      	mov	r2, r4
 80071b4:	4631      	mov	r1, r6
 80071b6:	bf28      	it	cs
 80071b8:	463a      	movcs	r2, r7
 80071ba:	f000 f877 	bl	80072ac <memcpy>
 80071be:	4631      	mov	r1, r6
 80071c0:	4640      	mov	r0, r8
 80071c2:	f000 f8b5 	bl	8007330 <_free_r>
 80071c6:	e7e1      	b.n	800718c <_realloc_r+0x1e>
 80071c8:	4635      	mov	r5, r6
 80071ca:	e7df      	b.n	800718c <_realloc_r+0x1e>

080071cc <memmove>:
 80071cc:	4288      	cmp	r0, r1
 80071ce:	b510      	push	{r4, lr}
 80071d0:	eb01 0402 	add.w	r4, r1, r2
 80071d4:	d902      	bls.n	80071dc <memmove+0x10>
 80071d6:	4284      	cmp	r4, r0
 80071d8:	4623      	mov	r3, r4
 80071da:	d807      	bhi.n	80071ec <memmove+0x20>
 80071dc:	1e43      	subs	r3, r0, #1
 80071de:	42a1      	cmp	r1, r4
 80071e0:	d008      	beq.n	80071f4 <memmove+0x28>
 80071e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80071e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80071ea:	e7f8      	b.n	80071de <memmove+0x12>
 80071ec:	4402      	add	r2, r0
 80071ee:	4601      	mov	r1, r0
 80071f0:	428a      	cmp	r2, r1
 80071f2:	d100      	bne.n	80071f6 <memmove+0x2a>
 80071f4:	bd10      	pop	{r4, pc}
 80071f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80071fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80071fe:	e7f7      	b.n	80071f0 <memmove+0x24>

08007200 <_close_r>:
 8007200:	b538      	push	{r3, r4, r5, lr}
 8007202:	4d06      	ldr	r5, [pc, #24]	; (800721c <_close_r+0x1c>)
 8007204:	2300      	movs	r3, #0
 8007206:	4604      	mov	r4, r0
 8007208:	4608      	mov	r0, r1
 800720a:	602b      	str	r3, [r5, #0]
 800720c:	f7fa fab9 	bl	8001782 <_close>
 8007210:	1c43      	adds	r3, r0, #1
 8007212:	d102      	bne.n	800721a <_close_r+0x1a>
 8007214:	682b      	ldr	r3, [r5, #0]
 8007216:	b103      	cbz	r3, 800721a <_close_r+0x1a>
 8007218:	6023      	str	r3, [r4, #0]
 800721a:	bd38      	pop	{r3, r4, r5, pc}
 800721c:	20000548 	.word	0x20000548

08007220 <_lseek_r>:
 8007220:	b538      	push	{r3, r4, r5, lr}
 8007222:	4d07      	ldr	r5, [pc, #28]	; (8007240 <_lseek_r+0x20>)
 8007224:	4604      	mov	r4, r0
 8007226:	4608      	mov	r0, r1
 8007228:	4611      	mov	r1, r2
 800722a:	2200      	movs	r2, #0
 800722c:	602a      	str	r2, [r5, #0]
 800722e:	461a      	mov	r2, r3
 8007230:	f7fa face 	bl	80017d0 <_lseek>
 8007234:	1c43      	adds	r3, r0, #1
 8007236:	d102      	bne.n	800723e <_lseek_r+0x1e>
 8007238:	682b      	ldr	r3, [r5, #0]
 800723a:	b103      	cbz	r3, 800723e <_lseek_r+0x1e>
 800723c:	6023      	str	r3, [r4, #0]
 800723e:	bd38      	pop	{r3, r4, r5, pc}
 8007240:	20000548 	.word	0x20000548

08007244 <_read_r>:
 8007244:	b538      	push	{r3, r4, r5, lr}
 8007246:	4d07      	ldr	r5, [pc, #28]	; (8007264 <_read_r+0x20>)
 8007248:	4604      	mov	r4, r0
 800724a:	4608      	mov	r0, r1
 800724c:	4611      	mov	r1, r2
 800724e:	2200      	movs	r2, #0
 8007250:	602a      	str	r2, [r5, #0]
 8007252:	461a      	mov	r2, r3
 8007254:	f7fa fa5c 	bl	8001710 <_read>
 8007258:	1c43      	adds	r3, r0, #1
 800725a:	d102      	bne.n	8007262 <_read_r+0x1e>
 800725c:	682b      	ldr	r3, [r5, #0]
 800725e:	b103      	cbz	r3, 8007262 <_read_r+0x1e>
 8007260:	6023      	str	r3, [r4, #0]
 8007262:	bd38      	pop	{r3, r4, r5, pc}
 8007264:	20000548 	.word	0x20000548

08007268 <_sbrk_r>:
 8007268:	b538      	push	{r3, r4, r5, lr}
 800726a:	4d06      	ldr	r5, [pc, #24]	; (8007284 <_sbrk_r+0x1c>)
 800726c:	2300      	movs	r3, #0
 800726e:	4604      	mov	r4, r0
 8007270:	4608      	mov	r0, r1
 8007272:	602b      	str	r3, [r5, #0]
 8007274:	f7fa faba 	bl	80017ec <_sbrk>
 8007278:	1c43      	adds	r3, r0, #1
 800727a:	d102      	bne.n	8007282 <_sbrk_r+0x1a>
 800727c:	682b      	ldr	r3, [r5, #0]
 800727e:	b103      	cbz	r3, 8007282 <_sbrk_r+0x1a>
 8007280:	6023      	str	r3, [r4, #0]
 8007282:	bd38      	pop	{r3, r4, r5, pc}
 8007284:	20000548 	.word	0x20000548

08007288 <_write_r>:
 8007288:	b538      	push	{r3, r4, r5, lr}
 800728a:	4d07      	ldr	r5, [pc, #28]	; (80072a8 <_write_r+0x20>)
 800728c:	4604      	mov	r4, r0
 800728e:	4608      	mov	r0, r1
 8007290:	4611      	mov	r1, r2
 8007292:	2200      	movs	r2, #0
 8007294:	602a      	str	r2, [r5, #0]
 8007296:	461a      	mov	r2, r3
 8007298:	f7fa fa57 	bl	800174a <_write>
 800729c:	1c43      	adds	r3, r0, #1
 800729e:	d102      	bne.n	80072a6 <_write_r+0x1e>
 80072a0:	682b      	ldr	r3, [r5, #0]
 80072a2:	b103      	cbz	r3, 80072a6 <_write_r+0x1e>
 80072a4:	6023      	str	r3, [r4, #0]
 80072a6:	bd38      	pop	{r3, r4, r5, pc}
 80072a8:	20000548 	.word	0x20000548

080072ac <memcpy>:
 80072ac:	440a      	add	r2, r1
 80072ae:	4291      	cmp	r1, r2
 80072b0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80072b4:	d100      	bne.n	80072b8 <memcpy+0xc>
 80072b6:	4770      	bx	lr
 80072b8:	b510      	push	{r4, lr}
 80072ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80072be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80072c2:	4291      	cmp	r1, r2
 80072c4:	d1f9      	bne.n	80072ba <memcpy+0xe>
 80072c6:	bd10      	pop	{r4, pc}

080072c8 <__assert_func>:
 80072c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80072ca:	4614      	mov	r4, r2
 80072cc:	461a      	mov	r2, r3
 80072ce:	4b09      	ldr	r3, [pc, #36]	; (80072f4 <__assert_func+0x2c>)
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	4605      	mov	r5, r0
 80072d4:	68d8      	ldr	r0, [r3, #12]
 80072d6:	b14c      	cbz	r4, 80072ec <__assert_func+0x24>
 80072d8:	4b07      	ldr	r3, [pc, #28]	; (80072f8 <__assert_func+0x30>)
 80072da:	9100      	str	r1, [sp, #0]
 80072dc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80072e0:	4906      	ldr	r1, [pc, #24]	; (80072fc <__assert_func+0x34>)
 80072e2:	462b      	mov	r3, r5
 80072e4:	f000 f88a 	bl	80073fc <fiprintf>
 80072e8:	f000 f8a7 	bl	800743a <abort>
 80072ec:	4b04      	ldr	r3, [pc, #16]	; (8007300 <__assert_func+0x38>)
 80072ee:	461c      	mov	r4, r3
 80072f0:	e7f3      	b.n	80072da <__assert_func+0x12>
 80072f2:	bf00      	nop
 80072f4:	20000064 	.word	0x20000064
 80072f8:	08007d27 	.word	0x08007d27
 80072fc:	08007d34 	.word	0x08007d34
 8007300:	08007d62 	.word	0x08007d62

08007304 <_calloc_r>:
 8007304:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007306:	fba1 2402 	umull	r2, r4, r1, r2
 800730a:	b94c      	cbnz	r4, 8007320 <_calloc_r+0x1c>
 800730c:	4611      	mov	r1, r2
 800730e:	9201      	str	r2, [sp, #4]
 8007310:	f7ff fa34 	bl	800677c <_malloc_r>
 8007314:	9a01      	ldr	r2, [sp, #4]
 8007316:	4605      	mov	r5, r0
 8007318:	b930      	cbnz	r0, 8007328 <_calloc_r+0x24>
 800731a:	4628      	mov	r0, r5
 800731c:	b003      	add	sp, #12
 800731e:	bd30      	pop	{r4, r5, pc}
 8007320:	220c      	movs	r2, #12
 8007322:	6002      	str	r2, [r0, #0]
 8007324:	2500      	movs	r5, #0
 8007326:	e7f8      	b.n	800731a <_calloc_r+0x16>
 8007328:	4621      	mov	r1, r4
 800732a:	f7fe f9f3 	bl	8005714 <memset>
 800732e:	e7f4      	b.n	800731a <_calloc_r+0x16>

08007330 <_free_r>:
 8007330:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007332:	2900      	cmp	r1, #0
 8007334:	d044      	beq.n	80073c0 <_free_r+0x90>
 8007336:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800733a:	9001      	str	r0, [sp, #4]
 800733c:	2b00      	cmp	r3, #0
 800733e:	f1a1 0404 	sub.w	r4, r1, #4
 8007342:	bfb8      	it	lt
 8007344:	18e4      	addlt	r4, r4, r3
 8007346:	f7ff fb47 	bl	80069d8 <__malloc_lock>
 800734a:	4a1e      	ldr	r2, [pc, #120]	; (80073c4 <_free_r+0x94>)
 800734c:	9801      	ldr	r0, [sp, #4]
 800734e:	6813      	ldr	r3, [r2, #0]
 8007350:	b933      	cbnz	r3, 8007360 <_free_r+0x30>
 8007352:	6063      	str	r3, [r4, #4]
 8007354:	6014      	str	r4, [r2, #0]
 8007356:	b003      	add	sp, #12
 8007358:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800735c:	f7ff bb42 	b.w	80069e4 <__malloc_unlock>
 8007360:	42a3      	cmp	r3, r4
 8007362:	d908      	bls.n	8007376 <_free_r+0x46>
 8007364:	6825      	ldr	r5, [r4, #0]
 8007366:	1961      	adds	r1, r4, r5
 8007368:	428b      	cmp	r3, r1
 800736a:	bf01      	itttt	eq
 800736c:	6819      	ldreq	r1, [r3, #0]
 800736e:	685b      	ldreq	r3, [r3, #4]
 8007370:	1949      	addeq	r1, r1, r5
 8007372:	6021      	streq	r1, [r4, #0]
 8007374:	e7ed      	b.n	8007352 <_free_r+0x22>
 8007376:	461a      	mov	r2, r3
 8007378:	685b      	ldr	r3, [r3, #4]
 800737a:	b10b      	cbz	r3, 8007380 <_free_r+0x50>
 800737c:	42a3      	cmp	r3, r4
 800737e:	d9fa      	bls.n	8007376 <_free_r+0x46>
 8007380:	6811      	ldr	r1, [r2, #0]
 8007382:	1855      	adds	r5, r2, r1
 8007384:	42a5      	cmp	r5, r4
 8007386:	d10b      	bne.n	80073a0 <_free_r+0x70>
 8007388:	6824      	ldr	r4, [r4, #0]
 800738a:	4421      	add	r1, r4
 800738c:	1854      	adds	r4, r2, r1
 800738e:	42a3      	cmp	r3, r4
 8007390:	6011      	str	r1, [r2, #0]
 8007392:	d1e0      	bne.n	8007356 <_free_r+0x26>
 8007394:	681c      	ldr	r4, [r3, #0]
 8007396:	685b      	ldr	r3, [r3, #4]
 8007398:	6053      	str	r3, [r2, #4]
 800739a:	440c      	add	r4, r1
 800739c:	6014      	str	r4, [r2, #0]
 800739e:	e7da      	b.n	8007356 <_free_r+0x26>
 80073a0:	d902      	bls.n	80073a8 <_free_r+0x78>
 80073a2:	230c      	movs	r3, #12
 80073a4:	6003      	str	r3, [r0, #0]
 80073a6:	e7d6      	b.n	8007356 <_free_r+0x26>
 80073a8:	6825      	ldr	r5, [r4, #0]
 80073aa:	1961      	adds	r1, r4, r5
 80073ac:	428b      	cmp	r3, r1
 80073ae:	bf04      	itt	eq
 80073b0:	6819      	ldreq	r1, [r3, #0]
 80073b2:	685b      	ldreq	r3, [r3, #4]
 80073b4:	6063      	str	r3, [r4, #4]
 80073b6:	bf04      	itt	eq
 80073b8:	1949      	addeq	r1, r1, r5
 80073ba:	6021      	streq	r1, [r4, #0]
 80073bc:	6054      	str	r4, [r2, #4]
 80073be:	e7ca      	b.n	8007356 <_free_r+0x26>
 80073c0:	b003      	add	sp, #12
 80073c2:	bd30      	pop	{r4, r5, pc}
 80073c4:	20000540 	.word	0x20000540

080073c8 <__ascii_mbtowc>:
 80073c8:	b082      	sub	sp, #8
 80073ca:	b901      	cbnz	r1, 80073ce <__ascii_mbtowc+0x6>
 80073cc:	a901      	add	r1, sp, #4
 80073ce:	b142      	cbz	r2, 80073e2 <__ascii_mbtowc+0x1a>
 80073d0:	b14b      	cbz	r3, 80073e6 <__ascii_mbtowc+0x1e>
 80073d2:	7813      	ldrb	r3, [r2, #0]
 80073d4:	600b      	str	r3, [r1, #0]
 80073d6:	7812      	ldrb	r2, [r2, #0]
 80073d8:	1e10      	subs	r0, r2, #0
 80073da:	bf18      	it	ne
 80073dc:	2001      	movne	r0, #1
 80073de:	b002      	add	sp, #8
 80073e0:	4770      	bx	lr
 80073e2:	4610      	mov	r0, r2
 80073e4:	e7fb      	b.n	80073de <__ascii_mbtowc+0x16>
 80073e6:	f06f 0001 	mvn.w	r0, #1
 80073ea:	e7f8      	b.n	80073de <__ascii_mbtowc+0x16>

080073ec <_malloc_usable_size_r>:
 80073ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80073f0:	1f18      	subs	r0, r3, #4
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	bfbc      	itt	lt
 80073f6:	580b      	ldrlt	r3, [r1, r0]
 80073f8:	18c0      	addlt	r0, r0, r3
 80073fa:	4770      	bx	lr

080073fc <fiprintf>:
 80073fc:	b40e      	push	{r1, r2, r3}
 80073fe:	b503      	push	{r0, r1, lr}
 8007400:	4601      	mov	r1, r0
 8007402:	ab03      	add	r3, sp, #12
 8007404:	4805      	ldr	r0, [pc, #20]	; (800741c <fiprintf+0x20>)
 8007406:	f853 2b04 	ldr.w	r2, [r3], #4
 800740a:	6800      	ldr	r0, [r0, #0]
 800740c:	9301      	str	r3, [sp, #4]
 800740e:	f000 f845 	bl	800749c <_vfiprintf_r>
 8007412:	b002      	add	sp, #8
 8007414:	f85d eb04 	ldr.w	lr, [sp], #4
 8007418:	b003      	add	sp, #12
 800741a:	4770      	bx	lr
 800741c:	20000064 	.word	0x20000064

08007420 <__ascii_wctomb>:
 8007420:	b149      	cbz	r1, 8007436 <__ascii_wctomb+0x16>
 8007422:	2aff      	cmp	r2, #255	; 0xff
 8007424:	bf85      	ittet	hi
 8007426:	238a      	movhi	r3, #138	; 0x8a
 8007428:	6003      	strhi	r3, [r0, #0]
 800742a:	700a      	strbls	r2, [r1, #0]
 800742c:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8007430:	bf98      	it	ls
 8007432:	2001      	movls	r0, #1
 8007434:	4770      	bx	lr
 8007436:	4608      	mov	r0, r1
 8007438:	4770      	bx	lr

0800743a <abort>:
 800743a:	b508      	push	{r3, lr}
 800743c:	2006      	movs	r0, #6
 800743e:	f000 fa89 	bl	8007954 <raise>
 8007442:	2001      	movs	r0, #1
 8007444:	f7fa f95a 	bl	80016fc <_exit>

08007448 <__sfputc_r>:
 8007448:	6893      	ldr	r3, [r2, #8]
 800744a:	3b01      	subs	r3, #1
 800744c:	2b00      	cmp	r3, #0
 800744e:	b410      	push	{r4}
 8007450:	6093      	str	r3, [r2, #8]
 8007452:	da08      	bge.n	8007466 <__sfputc_r+0x1e>
 8007454:	6994      	ldr	r4, [r2, #24]
 8007456:	42a3      	cmp	r3, r4
 8007458:	db01      	blt.n	800745e <__sfputc_r+0x16>
 800745a:	290a      	cmp	r1, #10
 800745c:	d103      	bne.n	8007466 <__sfputc_r+0x1e>
 800745e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007462:	f000 b935 	b.w	80076d0 <__swbuf_r>
 8007466:	6813      	ldr	r3, [r2, #0]
 8007468:	1c58      	adds	r0, r3, #1
 800746a:	6010      	str	r0, [r2, #0]
 800746c:	7019      	strb	r1, [r3, #0]
 800746e:	4608      	mov	r0, r1
 8007470:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007474:	4770      	bx	lr

08007476 <__sfputs_r>:
 8007476:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007478:	4606      	mov	r6, r0
 800747a:	460f      	mov	r7, r1
 800747c:	4614      	mov	r4, r2
 800747e:	18d5      	adds	r5, r2, r3
 8007480:	42ac      	cmp	r4, r5
 8007482:	d101      	bne.n	8007488 <__sfputs_r+0x12>
 8007484:	2000      	movs	r0, #0
 8007486:	e007      	b.n	8007498 <__sfputs_r+0x22>
 8007488:	f814 1b01 	ldrb.w	r1, [r4], #1
 800748c:	463a      	mov	r2, r7
 800748e:	4630      	mov	r0, r6
 8007490:	f7ff ffda 	bl	8007448 <__sfputc_r>
 8007494:	1c43      	adds	r3, r0, #1
 8007496:	d1f3      	bne.n	8007480 <__sfputs_r+0xa>
 8007498:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800749c <_vfiprintf_r>:
 800749c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074a0:	460d      	mov	r5, r1
 80074a2:	b09d      	sub	sp, #116	; 0x74
 80074a4:	4614      	mov	r4, r2
 80074a6:	4698      	mov	r8, r3
 80074a8:	4606      	mov	r6, r0
 80074aa:	b118      	cbz	r0, 80074b4 <_vfiprintf_r+0x18>
 80074ac:	6a03      	ldr	r3, [r0, #32]
 80074ae:	b90b      	cbnz	r3, 80074b4 <_vfiprintf_r+0x18>
 80074b0:	f7fe f8fa 	bl	80056a8 <__sinit>
 80074b4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80074b6:	07d9      	lsls	r1, r3, #31
 80074b8:	d405      	bmi.n	80074c6 <_vfiprintf_r+0x2a>
 80074ba:	89ab      	ldrh	r3, [r5, #12]
 80074bc:	059a      	lsls	r2, r3, #22
 80074be:	d402      	bmi.n	80074c6 <_vfiprintf_r+0x2a>
 80074c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80074c2:	f7fe f95e 	bl	8005782 <__retarget_lock_acquire_recursive>
 80074c6:	89ab      	ldrh	r3, [r5, #12]
 80074c8:	071b      	lsls	r3, r3, #28
 80074ca:	d501      	bpl.n	80074d0 <_vfiprintf_r+0x34>
 80074cc:	692b      	ldr	r3, [r5, #16]
 80074ce:	b99b      	cbnz	r3, 80074f8 <_vfiprintf_r+0x5c>
 80074d0:	4629      	mov	r1, r5
 80074d2:	4630      	mov	r0, r6
 80074d4:	f000 f93a 	bl	800774c <__swsetup_r>
 80074d8:	b170      	cbz	r0, 80074f8 <_vfiprintf_r+0x5c>
 80074da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80074dc:	07dc      	lsls	r4, r3, #31
 80074de:	d504      	bpl.n	80074ea <_vfiprintf_r+0x4e>
 80074e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80074e4:	b01d      	add	sp, #116	; 0x74
 80074e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074ea:	89ab      	ldrh	r3, [r5, #12]
 80074ec:	0598      	lsls	r0, r3, #22
 80074ee:	d4f7      	bmi.n	80074e0 <_vfiprintf_r+0x44>
 80074f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80074f2:	f7fe f947 	bl	8005784 <__retarget_lock_release_recursive>
 80074f6:	e7f3      	b.n	80074e0 <_vfiprintf_r+0x44>
 80074f8:	2300      	movs	r3, #0
 80074fa:	9309      	str	r3, [sp, #36]	; 0x24
 80074fc:	2320      	movs	r3, #32
 80074fe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007502:	f8cd 800c 	str.w	r8, [sp, #12]
 8007506:	2330      	movs	r3, #48	; 0x30
 8007508:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80076bc <_vfiprintf_r+0x220>
 800750c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007510:	f04f 0901 	mov.w	r9, #1
 8007514:	4623      	mov	r3, r4
 8007516:	469a      	mov	sl, r3
 8007518:	f813 2b01 	ldrb.w	r2, [r3], #1
 800751c:	b10a      	cbz	r2, 8007522 <_vfiprintf_r+0x86>
 800751e:	2a25      	cmp	r2, #37	; 0x25
 8007520:	d1f9      	bne.n	8007516 <_vfiprintf_r+0x7a>
 8007522:	ebba 0b04 	subs.w	fp, sl, r4
 8007526:	d00b      	beq.n	8007540 <_vfiprintf_r+0xa4>
 8007528:	465b      	mov	r3, fp
 800752a:	4622      	mov	r2, r4
 800752c:	4629      	mov	r1, r5
 800752e:	4630      	mov	r0, r6
 8007530:	f7ff ffa1 	bl	8007476 <__sfputs_r>
 8007534:	3001      	adds	r0, #1
 8007536:	f000 80a9 	beq.w	800768c <_vfiprintf_r+0x1f0>
 800753a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800753c:	445a      	add	r2, fp
 800753e:	9209      	str	r2, [sp, #36]	; 0x24
 8007540:	f89a 3000 	ldrb.w	r3, [sl]
 8007544:	2b00      	cmp	r3, #0
 8007546:	f000 80a1 	beq.w	800768c <_vfiprintf_r+0x1f0>
 800754a:	2300      	movs	r3, #0
 800754c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007550:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007554:	f10a 0a01 	add.w	sl, sl, #1
 8007558:	9304      	str	r3, [sp, #16]
 800755a:	9307      	str	r3, [sp, #28]
 800755c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007560:	931a      	str	r3, [sp, #104]	; 0x68
 8007562:	4654      	mov	r4, sl
 8007564:	2205      	movs	r2, #5
 8007566:	f814 1b01 	ldrb.w	r1, [r4], #1
 800756a:	4854      	ldr	r0, [pc, #336]	; (80076bc <_vfiprintf_r+0x220>)
 800756c:	f7f8 fe38 	bl	80001e0 <memchr>
 8007570:	9a04      	ldr	r2, [sp, #16]
 8007572:	b9d8      	cbnz	r0, 80075ac <_vfiprintf_r+0x110>
 8007574:	06d1      	lsls	r1, r2, #27
 8007576:	bf44      	itt	mi
 8007578:	2320      	movmi	r3, #32
 800757a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800757e:	0713      	lsls	r3, r2, #28
 8007580:	bf44      	itt	mi
 8007582:	232b      	movmi	r3, #43	; 0x2b
 8007584:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007588:	f89a 3000 	ldrb.w	r3, [sl]
 800758c:	2b2a      	cmp	r3, #42	; 0x2a
 800758e:	d015      	beq.n	80075bc <_vfiprintf_r+0x120>
 8007590:	9a07      	ldr	r2, [sp, #28]
 8007592:	4654      	mov	r4, sl
 8007594:	2000      	movs	r0, #0
 8007596:	f04f 0c0a 	mov.w	ip, #10
 800759a:	4621      	mov	r1, r4
 800759c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80075a0:	3b30      	subs	r3, #48	; 0x30
 80075a2:	2b09      	cmp	r3, #9
 80075a4:	d94d      	bls.n	8007642 <_vfiprintf_r+0x1a6>
 80075a6:	b1b0      	cbz	r0, 80075d6 <_vfiprintf_r+0x13a>
 80075a8:	9207      	str	r2, [sp, #28]
 80075aa:	e014      	b.n	80075d6 <_vfiprintf_r+0x13a>
 80075ac:	eba0 0308 	sub.w	r3, r0, r8
 80075b0:	fa09 f303 	lsl.w	r3, r9, r3
 80075b4:	4313      	orrs	r3, r2
 80075b6:	9304      	str	r3, [sp, #16]
 80075b8:	46a2      	mov	sl, r4
 80075ba:	e7d2      	b.n	8007562 <_vfiprintf_r+0xc6>
 80075bc:	9b03      	ldr	r3, [sp, #12]
 80075be:	1d19      	adds	r1, r3, #4
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	9103      	str	r1, [sp, #12]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	bfbb      	ittet	lt
 80075c8:	425b      	neglt	r3, r3
 80075ca:	f042 0202 	orrlt.w	r2, r2, #2
 80075ce:	9307      	strge	r3, [sp, #28]
 80075d0:	9307      	strlt	r3, [sp, #28]
 80075d2:	bfb8      	it	lt
 80075d4:	9204      	strlt	r2, [sp, #16]
 80075d6:	7823      	ldrb	r3, [r4, #0]
 80075d8:	2b2e      	cmp	r3, #46	; 0x2e
 80075da:	d10c      	bne.n	80075f6 <_vfiprintf_r+0x15a>
 80075dc:	7863      	ldrb	r3, [r4, #1]
 80075de:	2b2a      	cmp	r3, #42	; 0x2a
 80075e0:	d134      	bne.n	800764c <_vfiprintf_r+0x1b0>
 80075e2:	9b03      	ldr	r3, [sp, #12]
 80075e4:	1d1a      	adds	r2, r3, #4
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	9203      	str	r2, [sp, #12]
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	bfb8      	it	lt
 80075ee:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80075f2:	3402      	adds	r4, #2
 80075f4:	9305      	str	r3, [sp, #20]
 80075f6:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80076cc <_vfiprintf_r+0x230>
 80075fa:	7821      	ldrb	r1, [r4, #0]
 80075fc:	2203      	movs	r2, #3
 80075fe:	4650      	mov	r0, sl
 8007600:	f7f8 fdee 	bl	80001e0 <memchr>
 8007604:	b138      	cbz	r0, 8007616 <_vfiprintf_r+0x17a>
 8007606:	9b04      	ldr	r3, [sp, #16]
 8007608:	eba0 000a 	sub.w	r0, r0, sl
 800760c:	2240      	movs	r2, #64	; 0x40
 800760e:	4082      	lsls	r2, r0
 8007610:	4313      	orrs	r3, r2
 8007612:	3401      	adds	r4, #1
 8007614:	9304      	str	r3, [sp, #16]
 8007616:	f814 1b01 	ldrb.w	r1, [r4], #1
 800761a:	4829      	ldr	r0, [pc, #164]	; (80076c0 <_vfiprintf_r+0x224>)
 800761c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007620:	2206      	movs	r2, #6
 8007622:	f7f8 fddd 	bl	80001e0 <memchr>
 8007626:	2800      	cmp	r0, #0
 8007628:	d03f      	beq.n	80076aa <_vfiprintf_r+0x20e>
 800762a:	4b26      	ldr	r3, [pc, #152]	; (80076c4 <_vfiprintf_r+0x228>)
 800762c:	bb1b      	cbnz	r3, 8007676 <_vfiprintf_r+0x1da>
 800762e:	9b03      	ldr	r3, [sp, #12]
 8007630:	3307      	adds	r3, #7
 8007632:	f023 0307 	bic.w	r3, r3, #7
 8007636:	3308      	adds	r3, #8
 8007638:	9303      	str	r3, [sp, #12]
 800763a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800763c:	443b      	add	r3, r7
 800763e:	9309      	str	r3, [sp, #36]	; 0x24
 8007640:	e768      	b.n	8007514 <_vfiprintf_r+0x78>
 8007642:	fb0c 3202 	mla	r2, ip, r2, r3
 8007646:	460c      	mov	r4, r1
 8007648:	2001      	movs	r0, #1
 800764a:	e7a6      	b.n	800759a <_vfiprintf_r+0xfe>
 800764c:	2300      	movs	r3, #0
 800764e:	3401      	adds	r4, #1
 8007650:	9305      	str	r3, [sp, #20]
 8007652:	4619      	mov	r1, r3
 8007654:	f04f 0c0a 	mov.w	ip, #10
 8007658:	4620      	mov	r0, r4
 800765a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800765e:	3a30      	subs	r2, #48	; 0x30
 8007660:	2a09      	cmp	r2, #9
 8007662:	d903      	bls.n	800766c <_vfiprintf_r+0x1d0>
 8007664:	2b00      	cmp	r3, #0
 8007666:	d0c6      	beq.n	80075f6 <_vfiprintf_r+0x15a>
 8007668:	9105      	str	r1, [sp, #20]
 800766a:	e7c4      	b.n	80075f6 <_vfiprintf_r+0x15a>
 800766c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007670:	4604      	mov	r4, r0
 8007672:	2301      	movs	r3, #1
 8007674:	e7f0      	b.n	8007658 <_vfiprintf_r+0x1bc>
 8007676:	ab03      	add	r3, sp, #12
 8007678:	9300      	str	r3, [sp, #0]
 800767a:	462a      	mov	r2, r5
 800767c:	4b12      	ldr	r3, [pc, #72]	; (80076c8 <_vfiprintf_r+0x22c>)
 800767e:	a904      	add	r1, sp, #16
 8007680:	4630      	mov	r0, r6
 8007682:	f7fd fb8b 	bl	8004d9c <_printf_float>
 8007686:	4607      	mov	r7, r0
 8007688:	1c78      	adds	r0, r7, #1
 800768a:	d1d6      	bne.n	800763a <_vfiprintf_r+0x19e>
 800768c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800768e:	07d9      	lsls	r1, r3, #31
 8007690:	d405      	bmi.n	800769e <_vfiprintf_r+0x202>
 8007692:	89ab      	ldrh	r3, [r5, #12]
 8007694:	059a      	lsls	r2, r3, #22
 8007696:	d402      	bmi.n	800769e <_vfiprintf_r+0x202>
 8007698:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800769a:	f7fe f873 	bl	8005784 <__retarget_lock_release_recursive>
 800769e:	89ab      	ldrh	r3, [r5, #12]
 80076a0:	065b      	lsls	r3, r3, #25
 80076a2:	f53f af1d 	bmi.w	80074e0 <_vfiprintf_r+0x44>
 80076a6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80076a8:	e71c      	b.n	80074e4 <_vfiprintf_r+0x48>
 80076aa:	ab03      	add	r3, sp, #12
 80076ac:	9300      	str	r3, [sp, #0]
 80076ae:	462a      	mov	r2, r5
 80076b0:	4b05      	ldr	r3, [pc, #20]	; (80076c8 <_vfiprintf_r+0x22c>)
 80076b2:	a904      	add	r1, sp, #16
 80076b4:	4630      	mov	r0, r6
 80076b6:	f7fd fe15 	bl	80052e4 <_printf_i>
 80076ba:	e7e4      	b.n	8007686 <_vfiprintf_r+0x1ea>
 80076bc:	08007ab1 	.word	0x08007ab1
 80076c0:	08007abb 	.word	0x08007abb
 80076c4:	08004d9d 	.word	0x08004d9d
 80076c8:	08007477 	.word	0x08007477
 80076cc:	08007ab7 	.word	0x08007ab7

080076d0 <__swbuf_r>:
 80076d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076d2:	460e      	mov	r6, r1
 80076d4:	4614      	mov	r4, r2
 80076d6:	4605      	mov	r5, r0
 80076d8:	b118      	cbz	r0, 80076e2 <__swbuf_r+0x12>
 80076da:	6a03      	ldr	r3, [r0, #32]
 80076dc:	b90b      	cbnz	r3, 80076e2 <__swbuf_r+0x12>
 80076de:	f7fd ffe3 	bl	80056a8 <__sinit>
 80076e2:	69a3      	ldr	r3, [r4, #24]
 80076e4:	60a3      	str	r3, [r4, #8]
 80076e6:	89a3      	ldrh	r3, [r4, #12]
 80076e8:	071a      	lsls	r2, r3, #28
 80076ea:	d525      	bpl.n	8007738 <__swbuf_r+0x68>
 80076ec:	6923      	ldr	r3, [r4, #16]
 80076ee:	b31b      	cbz	r3, 8007738 <__swbuf_r+0x68>
 80076f0:	6823      	ldr	r3, [r4, #0]
 80076f2:	6922      	ldr	r2, [r4, #16]
 80076f4:	1a98      	subs	r0, r3, r2
 80076f6:	6963      	ldr	r3, [r4, #20]
 80076f8:	b2f6      	uxtb	r6, r6
 80076fa:	4283      	cmp	r3, r0
 80076fc:	4637      	mov	r7, r6
 80076fe:	dc04      	bgt.n	800770a <__swbuf_r+0x3a>
 8007700:	4621      	mov	r1, r4
 8007702:	4628      	mov	r0, r5
 8007704:	f7ff f940 	bl	8006988 <_fflush_r>
 8007708:	b9e0      	cbnz	r0, 8007744 <__swbuf_r+0x74>
 800770a:	68a3      	ldr	r3, [r4, #8]
 800770c:	3b01      	subs	r3, #1
 800770e:	60a3      	str	r3, [r4, #8]
 8007710:	6823      	ldr	r3, [r4, #0]
 8007712:	1c5a      	adds	r2, r3, #1
 8007714:	6022      	str	r2, [r4, #0]
 8007716:	701e      	strb	r6, [r3, #0]
 8007718:	6962      	ldr	r2, [r4, #20]
 800771a:	1c43      	adds	r3, r0, #1
 800771c:	429a      	cmp	r2, r3
 800771e:	d004      	beq.n	800772a <__swbuf_r+0x5a>
 8007720:	89a3      	ldrh	r3, [r4, #12]
 8007722:	07db      	lsls	r3, r3, #31
 8007724:	d506      	bpl.n	8007734 <__swbuf_r+0x64>
 8007726:	2e0a      	cmp	r6, #10
 8007728:	d104      	bne.n	8007734 <__swbuf_r+0x64>
 800772a:	4621      	mov	r1, r4
 800772c:	4628      	mov	r0, r5
 800772e:	f7ff f92b 	bl	8006988 <_fflush_r>
 8007732:	b938      	cbnz	r0, 8007744 <__swbuf_r+0x74>
 8007734:	4638      	mov	r0, r7
 8007736:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007738:	4621      	mov	r1, r4
 800773a:	4628      	mov	r0, r5
 800773c:	f000 f806 	bl	800774c <__swsetup_r>
 8007740:	2800      	cmp	r0, #0
 8007742:	d0d5      	beq.n	80076f0 <__swbuf_r+0x20>
 8007744:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8007748:	e7f4      	b.n	8007734 <__swbuf_r+0x64>
	...

0800774c <__swsetup_r>:
 800774c:	b538      	push	{r3, r4, r5, lr}
 800774e:	4b2a      	ldr	r3, [pc, #168]	; (80077f8 <__swsetup_r+0xac>)
 8007750:	4605      	mov	r5, r0
 8007752:	6818      	ldr	r0, [r3, #0]
 8007754:	460c      	mov	r4, r1
 8007756:	b118      	cbz	r0, 8007760 <__swsetup_r+0x14>
 8007758:	6a03      	ldr	r3, [r0, #32]
 800775a:	b90b      	cbnz	r3, 8007760 <__swsetup_r+0x14>
 800775c:	f7fd ffa4 	bl	80056a8 <__sinit>
 8007760:	89a3      	ldrh	r3, [r4, #12]
 8007762:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007766:	0718      	lsls	r0, r3, #28
 8007768:	d422      	bmi.n	80077b0 <__swsetup_r+0x64>
 800776a:	06d9      	lsls	r1, r3, #27
 800776c:	d407      	bmi.n	800777e <__swsetup_r+0x32>
 800776e:	2309      	movs	r3, #9
 8007770:	602b      	str	r3, [r5, #0]
 8007772:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007776:	81a3      	strh	r3, [r4, #12]
 8007778:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800777c:	e034      	b.n	80077e8 <__swsetup_r+0x9c>
 800777e:	0758      	lsls	r0, r3, #29
 8007780:	d512      	bpl.n	80077a8 <__swsetup_r+0x5c>
 8007782:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007784:	b141      	cbz	r1, 8007798 <__swsetup_r+0x4c>
 8007786:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800778a:	4299      	cmp	r1, r3
 800778c:	d002      	beq.n	8007794 <__swsetup_r+0x48>
 800778e:	4628      	mov	r0, r5
 8007790:	f7ff fdce 	bl	8007330 <_free_r>
 8007794:	2300      	movs	r3, #0
 8007796:	6363      	str	r3, [r4, #52]	; 0x34
 8007798:	89a3      	ldrh	r3, [r4, #12]
 800779a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800779e:	81a3      	strh	r3, [r4, #12]
 80077a0:	2300      	movs	r3, #0
 80077a2:	6063      	str	r3, [r4, #4]
 80077a4:	6923      	ldr	r3, [r4, #16]
 80077a6:	6023      	str	r3, [r4, #0]
 80077a8:	89a3      	ldrh	r3, [r4, #12]
 80077aa:	f043 0308 	orr.w	r3, r3, #8
 80077ae:	81a3      	strh	r3, [r4, #12]
 80077b0:	6923      	ldr	r3, [r4, #16]
 80077b2:	b94b      	cbnz	r3, 80077c8 <__swsetup_r+0x7c>
 80077b4:	89a3      	ldrh	r3, [r4, #12]
 80077b6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80077ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80077be:	d003      	beq.n	80077c8 <__swsetup_r+0x7c>
 80077c0:	4621      	mov	r1, r4
 80077c2:	4628      	mov	r0, r5
 80077c4:	f000 f840 	bl	8007848 <__smakebuf_r>
 80077c8:	89a0      	ldrh	r0, [r4, #12]
 80077ca:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80077ce:	f010 0301 	ands.w	r3, r0, #1
 80077d2:	d00a      	beq.n	80077ea <__swsetup_r+0x9e>
 80077d4:	2300      	movs	r3, #0
 80077d6:	60a3      	str	r3, [r4, #8]
 80077d8:	6963      	ldr	r3, [r4, #20]
 80077da:	425b      	negs	r3, r3
 80077dc:	61a3      	str	r3, [r4, #24]
 80077de:	6923      	ldr	r3, [r4, #16]
 80077e0:	b943      	cbnz	r3, 80077f4 <__swsetup_r+0xa8>
 80077e2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80077e6:	d1c4      	bne.n	8007772 <__swsetup_r+0x26>
 80077e8:	bd38      	pop	{r3, r4, r5, pc}
 80077ea:	0781      	lsls	r1, r0, #30
 80077ec:	bf58      	it	pl
 80077ee:	6963      	ldrpl	r3, [r4, #20]
 80077f0:	60a3      	str	r3, [r4, #8]
 80077f2:	e7f4      	b.n	80077de <__swsetup_r+0x92>
 80077f4:	2000      	movs	r0, #0
 80077f6:	e7f7      	b.n	80077e8 <__swsetup_r+0x9c>
 80077f8:	20000064 	.word	0x20000064

080077fc <__swhatbuf_r>:
 80077fc:	b570      	push	{r4, r5, r6, lr}
 80077fe:	460c      	mov	r4, r1
 8007800:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007804:	2900      	cmp	r1, #0
 8007806:	b096      	sub	sp, #88	; 0x58
 8007808:	4615      	mov	r5, r2
 800780a:	461e      	mov	r6, r3
 800780c:	da0d      	bge.n	800782a <__swhatbuf_r+0x2e>
 800780e:	89a3      	ldrh	r3, [r4, #12]
 8007810:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007814:	f04f 0100 	mov.w	r1, #0
 8007818:	bf0c      	ite	eq
 800781a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800781e:	2340      	movne	r3, #64	; 0x40
 8007820:	2000      	movs	r0, #0
 8007822:	6031      	str	r1, [r6, #0]
 8007824:	602b      	str	r3, [r5, #0]
 8007826:	b016      	add	sp, #88	; 0x58
 8007828:	bd70      	pop	{r4, r5, r6, pc}
 800782a:	466a      	mov	r2, sp
 800782c:	f000 f848 	bl	80078c0 <_fstat_r>
 8007830:	2800      	cmp	r0, #0
 8007832:	dbec      	blt.n	800780e <__swhatbuf_r+0x12>
 8007834:	9901      	ldr	r1, [sp, #4]
 8007836:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800783a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800783e:	4259      	negs	r1, r3
 8007840:	4159      	adcs	r1, r3
 8007842:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007846:	e7eb      	b.n	8007820 <__swhatbuf_r+0x24>

08007848 <__smakebuf_r>:
 8007848:	898b      	ldrh	r3, [r1, #12]
 800784a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800784c:	079d      	lsls	r5, r3, #30
 800784e:	4606      	mov	r6, r0
 8007850:	460c      	mov	r4, r1
 8007852:	d507      	bpl.n	8007864 <__smakebuf_r+0x1c>
 8007854:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007858:	6023      	str	r3, [r4, #0]
 800785a:	6123      	str	r3, [r4, #16]
 800785c:	2301      	movs	r3, #1
 800785e:	6163      	str	r3, [r4, #20]
 8007860:	b002      	add	sp, #8
 8007862:	bd70      	pop	{r4, r5, r6, pc}
 8007864:	ab01      	add	r3, sp, #4
 8007866:	466a      	mov	r2, sp
 8007868:	f7ff ffc8 	bl	80077fc <__swhatbuf_r>
 800786c:	9900      	ldr	r1, [sp, #0]
 800786e:	4605      	mov	r5, r0
 8007870:	4630      	mov	r0, r6
 8007872:	f7fe ff83 	bl	800677c <_malloc_r>
 8007876:	b948      	cbnz	r0, 800788c <__smakebuf_r+0x44>
 8007878:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800787c:	059a      	lsls	r2, r3, #22
 800787e:	d4ef      	bmi.n	8007860 <__smakebuf_r+0x18>
 8007880:	f023 0303 	bic.w	r3, r3, #3
 8007884:	f043 0302 	orr.w	r3, r3, #2
 8007888:	81a3      	strh	r3, [r4, #12]
 800788a:	e7e3      	b.n	8007854 <__smakebuf_r+0xc>
 800788c:	89a3      	ldrh	r3, [r4, #12]
 800788e:	6020      	str	r0, [r4, #0]
 8007890:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007894:	81a3      	strh	r3, [r4, #12]
 8007896:	9b00      	ldr	r3, [sp, #0]
 8007898:	6163      	str	r3, [r4, #20]
 800789a:	9b01      	ldr	r3, [sp, #4]
 800789c:	6120      	str	r0, [r4, #16]
 800789e:	b15b      	cbz	r3, 80078b8 <__smakebuf_r+0x70>
 80078a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80078a4:	4630      	mov	r0, r6
 80078a6:	f000 f81d 	bl	80078e4 <_isatty_r>
 80078aa:	b128      	cbz	r0, 80078b8 <__smakebuf_r+0x70>
 80078ac:	89a3      	ldrh	r3, [r4, #12]
 80078ae:	f023 0303 	bic.w	r3, r3, #3
 80078b2:	f043 0301 	orr.w	r3, r3, #1
 80078b6:	81a3      	strh	r3, [r4, #12]
 80078b8:	89a3      	ldrh	r3, [r4, #12]
 80078ba:	431d      	orrs	r5, r3
 80078bc:	81a5      	strh	r5, [r4, #12]
 80078be:	e7cf      	b.n	8007860 <__smakebuf_r+0x18>

080078c0 <_fstat_r>:
 80078c0:	b538      	push	{r3, r4, r5, lr}
 80078c2:	4d07      	ldr	r5, [pc, #28]	; (80078e0 <_fstat_r+0x20>)
 80078c4:	2300      	movs	r3, #0
 80078c6:	4604      	mov	r4, r0
 80078c8:	4608      	mov	r0, r1
 80078ca:	4611      	mov	r1, r2
 80078cc:	602b      	str	r3, [r5, #0]
 80078ce:	f7f9 ff64 	bl	800179a <_fstat>
 80078d2:	1c43      	adds	r3, r0, #1
 80078d4:	d102      	bne.n	80078dc <_fstat_r+0x1c>
 80078d6:	682b      	ldr	r3, [r5, #0]
 80078d8:	b103      	cbz	r3, 80078dc <_fstat_r+0x1c>
 80078da:	6023      	str	r3, [r4, #0]
 80078dc:	bd38      	pop	{r3, r4, r5, pc}
 80078de:	bf00      	nop
 80078e0:	20000548 	.word	0x20000548

080078e4 <_isatty_r>:
 80078e4:	b538      	push	{r3, r4, r5, lr}
 80078e6:	4d06      	ldr	r5, [pc, #24]	; (8007900 <_isatty_r+0x1c>)
 80078e8:	2300      	movs	r3, #0
 80078ea:	4604      	mov	r4, r0
 80078ec:	4608      	mov	r0, r1
 80078ee:	602b      	str	r3, [r5, #0]
 80078f0:	f7f9 ff63 	bl	80017ba <_isatty>
 80078f4:	1c43      	adds	r3, r0, #1
 80078f6:	d102      	bne.n	80078fe <_isatty_r+0x1a>
 80078f8:	682b      	ldr	r3, [r5, #0]
 80078fa:	b103      	cbz	r3, 80078fe <_isatty_r+0x1a>
 80078fc:	6023      	str	r3, [r4, #0]
 80078fe:	bd38      	pop	{r3, r4, r5, pc}
 8007900:	20000548 	.word	0x20000548

08007904 <_raise_r>:
 8007904:	291f      	cmp	r1, #31
 8007906:	b538      	push	{r3, r4, r5, lr}
 8007908:	4604      	mov	r4, r0
 800790a:	460d      	mov	r5, r1
 800790c:	d904      	bls.n	8007918 <_raise_r+0x14>
 800790e:	2316      	movs	r3, #22
 8007910:	6003      	str	r3, [r0, #0]
 8007912:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007916:	bd38      	pop	{r3, r4, r5, pc}
 8007918:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800791a:	b112      	cbz	r2, 8007922 <_raise_r+0x1e>
 800791c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007920:	b94b      	cbnz	r3, 8007936 <_raise_r+0x32>
 8007922:	4620      	mov	r0, r4
 8007924:	f000 f830 	bl	8007988 <_getpid_r>
 8007928:	462a      	mov	r2, r5
 800792a:	4601      	mov	r1, r0
 800792c:	4620      	mov	r0, r4
 800792e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007932:	f000 b817 	b.w	8007964 <_kill_r>
 8007936:	2b01      	cmp	r3, #1
 8007938:	d00a      	beq.n	8007950 <_raise_r+0x4c>
 800793a:	1c59      	adds	r1, r3, #1
 800793c:	d103      	bne.n	8007946 <_raise_r+0x42>
 800793e:	2316      	movs	r3, #22
 8007940:	6003      	str	r3, [r0, #0]
 8007942:	2001      	movs	r0, #1
 8007944:	e7e7      	b.n	8007916 <_raise_r+0x12>
 8007946:	2400      	movs	r4, #0
 8007948:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800794c:	4628      	mov	r0, r5
 800794e:	4798      	blx	r3
 8007950:	2000      	movs	r0, #0
 8007952:	e7e0      	b.n	8007916 <_raise_r+0x12>

08007954 <raise>:
 8007954:	4b02      	ldr	r3, [pc, #8]	; (8007960 <raise+0xc>)
 8007956:	4601      	mov	r1, r0
 8007958:	6818      	ldr	r0, [r3, #0]
 800795a:	f7ff bfd3 	b.w	8007904 <_raise_r>
 800795e:	bf00      	nop
 8007960:	20000064 	.word	0x20000064

08007964 <_kill_r>:
 8007964:	b538      	push	{r3, r4, r5, lr}
 8007966:	4d07      	ldr	r5, [pc, #28]	; (8007984 <_kill_r+0x20>)
 8007968:	2300      	movs	r3, #0
 800796a:	4604      	mov	r4, r0
 800796c:	4608      	mov	r0, r1
 800796e:	4611      	mov	r1, r2
 8007970:	602b      	str	r3, [r5, #0]
 8007972:	f7f9 feb3 	bl	80016dc <_kill>
 8007976:	1c43      	adds	r3, r0, #1
 8007978:	d102      	bne.n	8007980 <_kill_r+0x1c>
 800797a:	682b      	ldr	r3, [r5, #0]
 800797c:	b103      	cbz	r3, 8007980 <_kill_r+0x1c>
 800797e:	6023      	str	r3, [r4, #0]
 8007980:	bd38      	pop	{r3, r4, r5, pc}
 8007982:	bf00      	nop
 8007984:	20000548 	.word	0x20000548

08007988 <_getpid_r>:
 8007988:	f7f9 bea0 	b.w	80016cc <_getpid>

0800798c <_init>:
 800798c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800798e:	bf00      	nop
 8007990:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007992:	bc08      	pop	{r3}
 8007994:	469e      	mov	lr, r3
 8007996:	4770      	bx	lr

08007998 <_fini>:
 8007998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800799a:	bf00      	nop
 800799c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800799e:	bc08      	pop	{r3}
 80079a0:	469e      	mov	lr, r3
 80079a2:	4770      	bx	lr
