Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot AEStb_behav xil_defaultlib.AEStb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'mode' [C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.srcs/sources_1/new/AEStb.sv:37]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data' [C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.srcs/sources_1/new/AESencrypt.sv:18]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'dout' [C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.srcs/sources_1/new/AESencrypt.sv:19]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'inData' [C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.srcs/sources_1/new/AESencrypt.sv:42]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 1 for port 'data' [C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.srcs/sources_1/new/round.sv:23]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 128 for port 'inData' [C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.srcs/sources_1/new/AESdecrypt.sv:43]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'data' [C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.srcs/sources_1/new/AESdecrypt.sv:18]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'dout' [C:/Users/Alex/Desktop/Fall 2023 Class stuff/Cyber Security/project_1/project_1.srcs/sources_1/new/AESdecrypt.sv:19]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
