/******************************************************************************
;       Program  : Init_serdes_tx.h
;       Function : Setting of inital TX board serdes
;       Chip     : NXP S32K118
;       Clock    : Internal 48MHz
;       Date     : 2018 / 05 / 16
;       Author   : CYS
******************************************************************************/
#ifndef _INIT_SERDES_TX_H_
#define _INIT_SERDES_TX_H_

/* 96751 I2C address 0x84(0x42) */
/* 96751 I2C address 0x90(0x48) */

uint32_t SERDES_init[]={

//MAX96752 GPIO_10 connect MAX96751 GPIO_6 GPIO_A
0x42021284,

//MAX96752 GPIO_10 connect MAX96751 GPIO_6 GPIO_A
0x420213A6,

//MAX96752 GPIO_10 connect MAX96751 GPIO_6 GPIO_A
0x4202140A,

//MAX96751 GPIO_5 connect MAX96752 GPIO_2 GPIO_A
0x42020FAB,

//Disable LFLT interrupt on ERRB pin
0x42001A03,

// Enable UART pass-thru on SCL1/TX1 and SDA1/RX1
0x42000314,

// Use the custom baud-rate and set through 0x24A UART_PT_0 and 0x24B UART_PT_1 registers
0x42024A16,

// Use the custom baud-rate and set through 0x24A UART_PT_0 and 0x24B UART_PT_1 registers
0x42024B05,

// Use custom UART bit rate and disables parity bit in pass-through UART Channel 1
0x42004F0C,

// Disable audio transmitter over reverse channel
0x42014020,

// I2C Pass-thru enabled at channel 2 and enable HDMI, TX rate=375Mbps
0x420001E4,

//setup EDID start
0x422E0000,

0x422E01FF,

0x422E02FF,

0x422E03FF,

0x422E04FF,

0x422E05FF,

0x422E06FF,

0x422E0700,

0x422E0837,

0x422E090D,

0x422E0A20,

0x422E0B19,

0x422E0CB0,

0x422E0DFC,

0x422E0E24,

0x422E0F01,

0x422E1001,

0x422E111B,

0x422E1201,

0x422E1303,

0x422E1481,

0x422E1516,

0x422E160E,

0x422E1778,

0x422E18EA,

0x422E192C,

0x422E1AC5,

0x422E1BA4,

0x422E1C56,

0x422E1D50,

0x422E1EA1,

0x422E1F28,

0x422E200F,

0x422E2150,

0x422E2254,

0x422E2300,

0x422E2400,

0x422E2500,

0x422E26D1,

0x422E2700,

0x422E2801,

0x422E2900,

0x422E2A01,

0x422E2B00,

0x422E2C01,

0x422E2D00,

0x422E2E01,

0x422E2F00,

0x422E3001,

0x422E3100,

0x422E3201,

0x422E3300,

0x422E3401,

0x422E3501,

0x422E36B8,

0x422E373D,

0x422E3880,

0x422E3918,

0x422E3A71,

0x422E3BB0,

0x422E3C2D,

0x422E3D40,

0x422E3E58,

0x422E3F2C,

0x422E4045,

0x422E4100,

0x422E4213,

0x422E432B,

0x422E4421,

0x422E4500,

0x422E4600,

0x422E471E,

0x422E4800,

0x422E4900,

0x422E4A00,

0x422E4BFD,

0x422E4C00,

0x422E4D32,

0x422E4E4C,

0x422E4F1E,

0x422E5053,

0x422E5111,

0x422E5200,

0x422E530A,

0x422E5420,

0x422E5520,

0x422E5620,

0x422E5720,

0x422E5820,

0x422E5920,

0x422E5A00,

0x422E5B00,

0x422E5C00,

0x422E5DFC,

0x422E5E00,

0x422E5F47,

0x422E604D,

0x422E6153,

0x422E624C,

0x422E6331,

0x422E6439,

0x422E6532,

0x422E6630,

0x422E6778,

0x422E6831,

0x422E6932,

0x422E6A30,

0x422E6B30,

0x422E6C00,

0x422E6D00,

0x422E6E00,

0x422E6FFF,

0x422E7000,

0x422E7136,

0x422E7236,

0x422E7336,

0x422E7436,

0x422E7536,

0x422E7636,

0x422E7736,

0x422E7836,

0x422E7936,

0x422E7A36,

0x422E7B36,

0x422E7C36,

0x422E7D36,

0x422E7E00,

0x422E7FE6,

0x422E8000,

0x422E8100,

0x422E8200,

0x422E8300,

0x422E8400,

0x422E8500,

0x422E8600,

0x422E8700,

0x422E8800,

0x422E8900,

0x422E8A00,

0x422E8B00,

0x422E8C00,

0x422E8D00,

0x422E8E00,

0x422E8F00,

0x422E9000,

0x422E9100,

0x422E9200,

0x422E9300,

0x422E9400,

0x422E9500,

0x422E9600,

0x422E9700,

0x422E9800,

0x422E9900,

0x422E9A00,

0x422E9B00,

0x422E9C00,

0x422E9D00,

0x422E9E00,

0x422E9F00,

0x422EA000,

0x422EA100,

0x422EA200,

0x422EA300,

0x422EA400,

0x422EA500,

0x422EA600,

0x422EA700,

0x422EA800,

0x422EA900,

0x422EAA00,

0x422EAB00,

0x422EAC00,

0x422EAD00,

0x422EAE00,

0x422EAF00,

0x422EB000,

0x422EB100,

0x422EB200,

0x422EB300,

0x422EB400,

0x422EB500,

0x422EB600,

0x422EB700,

0x422EB800,

0x422EB900,

0x422EBA00,

0x422EBB00,

0x422EBC00,

0x422EBD00,

0x422EBE00,

0x422EBF00,

0x422EC000,

0x422EC100,

0x422EC200,

0x422EC300,

0x422EC400,

0x422EC500,

0x422EC600,

0x422EC700,

0x422EC800,

0x422EC900,

0x422ECA00,

0x422ECB00,

0x422ECC00,

0x422ECD00,

0x422ECE00,

0x422ECF00,

0x422ED000,

0x422ED100,

0x422ED200,

0x422ED300,

0x422ED400,

0x422ED500,

0x422ED600,

0x422ED700,

0x422ED800,

0x422ED900,

0x422EDA00,

0x422EDB00,

0x422EDC00,

0x422EDD00,

0x422EDE00,

0x422EDF00,

0x422EE000,

0x422EE000,

0x422EE000,

0x422EE100,

0x422EE200,

0x422EE300,

0x422EE400,

0x422EE500,

0x422EE600,

0x422EE700,

0x422EE800,

0x422EE900,

0x422EEA00,

0x422EEB00,

0x422EEC00,

0x422EED00,

0x422EEF00,

0x422EF000,

0x422EF100,

0x422EF200,

0x422EF300,

0x422EF400,

0x422EF500,

0x422EF600,

0x422EF700,

0x422EF800,

0x422EF900,

0x422EFA00,

0x422EFB00,

0x422EFC00,

0x422EFD00,

0x422EFE00,

0x422EFF00,
//setup EDID end

//MAX96751 GPIO_5 connect MAX96752 GPIO_2 GPIO_A
0x4802068C,

//MAX96751 GPIO_5 connect MAX96752 GPIO_2 GPIO_B
0x480207A2,

//MAX96751 GPIO_5 connect MAX96752 GPIO_2 GPIO_C
0x48020845,

//MAX96752 GPIO_10 connect MAX96751 GPIO_6 GPIO_A
0x48021EA3,

//Set MAX96752 Port A lane2 and Port B lane2 change to CLK lane output
0x4801D244,

//Set MAX96752 Port A CLK lane and Port B CLK lane change to lane 2 output
0x4801D422,

// Enable UART pass-thru on SCL1/TX1 and SDA1/RX1
0x48000334,

// Use the custom baud-rate and set through 0x24A UART_PT_0 and 0x24B UART_PT_1 registers
// 6.666ns per LSB, default is 0x5DC (1/ (1500 x 6.666ns) ~= 100Kbps)
// Change to 119200 (1302 = 0x0516)
0x48024A16,

0x48024B05,

// Use custom UART bit rate and disables parity bit in pass-through UART Channel 1
0x48004F0C,

// Disable audio transmitter over reverse channel
0x48000243,

// I2C Pass-thru enabled at channel 2 and enable HDMI
// Turn On HDMI Input
0x48000121,

//set up deserializers oLDI output
0x4801ce4f,

//improves the forward channel link margin and does not impact reverse channel link margin
0x48045828,
0x48055828,
0x48045968,
0x48055968,
//0x48045929,
//0x48055929,

//Hot Plug Detect ON
0x4220f501,

//One shot reset at deserializer
0x48001030,

//One shot reset at deserializer
0x42001030,

};



#endif




