<?xml version='1.0' encoding='UTF-8'?><map version="2.0"><mapID target="Extra-FPGAs.md" url="extra-fpgas.html" default="no"/><mapID target="Extra-FPGAs" url="extra-fpgas.html" default="no"/><mapID target="Chapter-1.md" url="chapter-1.html" default="no"/><mapID target="Chapter-1" url="chapter-1.html" default="no"/><mapID target="Default-topic.md" url="default-topic.html" default="yes"/><mapID target="Default-topic" url="default-topic.html" default="yes"/><mapID target="SA.md" url="sa.html" default="no"/><mapID target="SA" url="sa.html" default="no"/><mapID target="Curs-11.md" url="curs-11.html" default="no"/><mapID target="Curs-11" url="curs-11.html" default="no"/><mapID target="PAC.md" url="pac.html" default="no"/><mapID target="PAC" url="pac.html" default="no"/><mapID target="Curs10.md" url="curs10.html" default="no"/><mapID target="Curs10" url="curs10.html" default="no"/><mapID target="CERI1.md" url="ceri1.html" default="no"/><mapID target="CERI1" url="ceri1.html" default="no"/><mapID target="Curs10_ceri1.md" url="curs10-ceri1.html" default="no"/><mapID target="Curs10_ceri1" url="curs10-ceri1.html" default="no"/></map>