<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the 43rd Design Automation Conference</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/dac.png" alt="Proceedings of the 43rd Design Automation Conference" title="Proceedings of the 43rd Design Automation Conference" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/AUTO/2006/DAC-2006.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2>Ellen Sentovich<br/><em>Proceedings of the 43rd Design Automation Conference</em><br/>DAC, 2006.</h2>
<div class="rbox">
<strong><a href="AUTO.html">AUTO</a></strong><hr/><a href="http://dblp.uni-trier.de/rec/html/conf/dac/2006">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+43rd+Design+Automation+Conference%22">Scholar</a><hr/><a href="http://dl.acm.org/citation.cfm?id=1146909">ACM DL</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick=""/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DAC-2006,
<span class="uri">	acmid         = "<a href="http://dl.acm.org/citation.cfm?id=1146909">1146909</a>",
</span>	address       = "San Francisco, California, USA",
	booktitle     = "{DAC}",
	editor        = "<a href="person/Ellen_Sentovich.html">Ellen Sentovich</a>",
<span id="isbn">	isbn          = "1-59593-381-6",
</span>	publisher     = "{ACM}",
	title         = "{Proceedings of the 43rd Design Automation Conference}",
	year          = 2006,
}</pre>
</div>
<hr/>
<h3>Contents (219 items)</h3><dl class="toc"><div class="rbox"><span class="tag">38 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">23 ×<a href="tag/performance.html">#performance</a></span><br/><span class="tag">22 ×<a href="tag/analysis.html">#analysis</a></span><br/><span class="tag">20 ×<a href="tag/power management.html">#power management</a></span><br/><span class="tag">17 ×<a href="tag/multi.html">#multi</a></span><br/><span class="tag">14 ×<a href="tag/named.html">#named</a></span><br/><span class="tag">13 ×<a href="tag/modelling.html">#modelling</a></span><br/><span class="tag">13 ×<a href="tag/using.html">#using</a></span><br/><span class="tag">12 ×<a href="tag/architecture.html">#architecture</a></span><br/><span class="tag">11 ×<a href="tag/optimisation.html">#optimisation</a></span><br/></div><dt><a href="DAC-2006-HartungKHPJY.html">DAC-2006-HartungKHPJY</a> <span class="tag"><a href="tag/how.html" title="how">#how</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>How will the fabless model survive? (<abbr title="Thomas Hartung">TH</abbr>, <abbr title="Jim Kupec">JK</abbr>, <abbr title="Ana Hunter">AH</abbr>, <abbr title="Brad Paulsen">BP</abbr>, <abbr title="Felicia James">FJ</abbr>, <abbr title="Nick Yu">NY</abbr>), pp. 1–2.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2006-Josephson.html">DAC-2006-Josephson</a> <span class="tag"><a href="tag/debugging.html" title="debugging">#debugging</a></span></dt><dd>The good, the bad, and the ugly of silicon debug (<abbr title="Doug Josephson">DJ</abbr>), pp. 3–6.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-AbramoviciBDLMM.html">DAC-2006-AbramoviciBDLMM</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span></dt><dd>A reconfigurable design-for-debug infrastructure for SoCs (<abbr title="Miron Abramovici">MA</abbr>, <abbr title="Paul Bradley">PB</abbr>, <abbr title="Kumar N. Dwarakanath">KND</abbr>, <abbr title="Peter Levin">PL</abbr>, <abbr title="Gérard Memmi">GM</abbr>, <abbr title="Dave Miller">DM</abbr>), pp. 7–12.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-HsuTJC.html">DAC-2006-HsuTJC</a> <span class="tag"><a href="tag/debugging.html" title="debugging">#debugging</a></span></dt><dd>Visibility enhancement for silicon debug (<abbr title="Yu-Chin Hsu">YCH</abbr>, <abbr title="Fur-Shing Tsai">FST</abbr>, <abbr title="Wells Jong">WJ</abbr>, <abbr title="Ying-Tsai Chang">YTC</abbr>), pp. 13–18.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-ZouMGS.html">DAC-2006-ZouMGS</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>A CPPLL hierarchical optimization methodology considering jitter, power and locking time (<abbr title="Jun Zou">JZ</abbr>, <abbr title="Daniel Mueller">DM</abbr>, <abbr title="Helmut E. Graeb">HEG</abbr>, <abbr title="Ulf Schlichtmann">US</abbr>), pp. 19–24.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-EeckelaertSGSS.html">DAC-2006-EeckelaertSGSS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>Hierarchical bottom--up analog optimization methodology validated by a delta-sigma A/D converter design for the 802.11a/b/g standard (<abbr title="Tom Eeckelaert">TE</abbr>, <abbr title="Raf Schoofs">RS</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>, <abbr title="Michiel Steyaert">MS</abbr>, <abbr title="Willy M. C. Sansen">WMCS</abbr>), pp. 25–30.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-TiwaryTR.html">DAC-2006-TiwaryTR</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>Generation of yield-aware Pareto surfaces for hierarchical circuit design space exploration (<abbr title="Saurabh K. Tiwary">SKT</abbr>, <abbr title="Pragati K. Tiwary">PKT</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>), pp. 31–36.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-TanimotoYNH.html">DAC-2006-TanimotoYNH</a> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>A real time budgeting method for module-level-pipelined bus based system using bus scenarios (<abbr title="Tadaaki Tanimoto">TT</abbr>, <abbr title="Seiji Yamaguchi">SY</abbr>, <abbr title="Akio Nakata">AN</abbr>, <abbr title="Teruo Higashino">TH</abbr>), pp. 37–42.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-JayaseelanLM.html">DAC-2006-JayaseelanLM</a></dt><dd>Exploiting forwarding to improve data bandwidth of instruction-set extensions (<abbr title="Ramkumar Jayaseelan">RJ</abbr>, <abbr title="Haibin Liu">HL</abbr>, <abbr title="Tulika Mitra">TM</abbr>), pp. 43–48.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-IsseninBDD.html">DAC-2006-IsseninBDD</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Multiprocessor system-on-chip data reuse analysis for exploring customized memory hierarchies (<abbr title="Ilya Issenin">II</abbr>, <abbr title="Erik Brockmeyer">EB</abbr>, <abbr title="Bart Durinck">BD</abbr>, <abbr title="Nikil Dutt">ND</abbr>), pp. 49–52.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-ZhuQ.html">DAC-2006-ZhuQ</a> <span class="tag"><a href="tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/prototype.html" title="prototype">#prototype</a></span> <span class="tag"><a href="tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Prototyping a fault-tolerant multiprocessor SoC with run-time fault recovery (<abbr title="Xinping Zhu">XZ</abbr>, <abbr title="Wei Qin">WQ</abbr>), pp. 53–56.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-AgarwalN.html">DAC-2006-AgarwalN</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical analysis of SRAM cell stability (<abbr title="Kanak Agarwal">KA</abbr>, <abbr title="Sani R. Nassif">SRN</abbr>), pp. 57–62.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-XiongZVV.html">DAC-2006-XiongZVV</a> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Criticality computation in parameterized statistical timing (<abbr title="Jinjun Xiong">JX</abbr>, <abbr title="Vladimir Zolotov">VZ</abbr>, <abbr title="Natesan Venkateswaran">NV</abbr>, <abbr title="Chandu Visweswariah">CV</abbr>), pp. 63–68.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-KanjJN.html">DAC-2006-KanjJN</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events (<abbr title="Rouwaida Kanj">RK</abbr>, <abbr title="Rajiv V. Joshi">RVJ</abbr>, <abbr title="Sani R. Nassif">SRN</abbr>), pp. 69–72.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-YangCTRC.html">DAC-2006-YangCTRC</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>An up-stream design auto-fix flow for manufacturability enhancement (<abbr title="Jie Yang">JY</abbr>, <abbr title="Ethan Cohen">EC</abbr>, <abbr title="Cyrus Tabery">CT</abbr>, <abbr title="Norma Rodriguez">NR</abbr>, <abbr title="Mark Craig">MC</abbr>), pp. 73–76.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-SingerMBHK.html">DAC-2006-SingerMBHK</a> <span class="tag"><a href="tag/question.html" title="question">#question</a></span> <span class="tag"><a href="tag/what.html" title="what">#what</a></span></dt><dd>The IC nanometer race — what will it take to win? (<abbr title="G. Singer">GS</abbr>, <abbr title="Philippe Magarshack">PM</abbr>, <abbr title="Dennis Buss">DB</abbr>, <abbr title="F.-C. Hsu">FCH</abbr>, <abbr title="H.-K. Kang">HKK</abbr>), pp. 77–78.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2006-BrierM.html">DAC-2006-BrierM</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/c.html" title="c">#c</a></span> <span class="tag"><a href="tag/c%2B%2B.html" title="c++">#c++</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Use of C/C++ models for architecture exploration and verification of DSPs (<abbr title="David Brier">DB</abbr>, <abbr title="Raj S. Mitra">RSM</abbr>), pp. 79–84.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-BruceHNBRL.html">DAC-2006-BruceHNBRL</a> <span class="tag"><a href="tag/consistency.html" title="consistency">#consistency</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/maintenance.html" title="maintenance">#maintenance</a></span></dt><dd>Maintaining consistency between systemC and RTL system designs (<abbr title="Alistair C. Bruce">ACB</abbr>, <abbr title="M. M. Kamal Hashmi">MMKH</abbr>, <abbr title="Andrew Nightingale">AN</abbr>, <abbr title="Steve Beavis">SB</abbr>, <abbr title="Nizar Romdhane">NR</abbr>, <abbr title="Christopher K. Lennard">CKL</abbr>), pp. 85–89.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-2006-Swan.html">DAC-2006-Swan</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/transaction.html" title="transaction">#transaction</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>SystemC transaction level models and RTL verification (<abbr title="Stuart Swan">SS</abbr>), pp. 90–92.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DAC-2006-GeorgelinK.html">DAC-2006-GeorgelinK</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/equivalence.html" title="equivalence">#equivalence</a></span> <span class="tag"><a href="tag/towards.html" title="towards">#towards</a></span></dt><dd>Towards a C++-based design methodology facilitating sequential equivalence checking (<abbr title="Philippe Georgelin">PG</abbr>, <abbr title="Venkat Krishnaswamy">VK</abbr>), pp. 93–96.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-PakbazniaFP.html">DAC-2006-PakbazniaFP</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/concept.html" title="concept">#concept</a></span></dt><dd>Charge recycling in MTCMOS circuits: concept and analysis (<abbr title="Ehsan Pakbaznia">EP</abbr>, <abbr title="Farzan Fallah">FF</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 97–102.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-LiLP.html">DAC-2006-LiLP</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Projection-based statistical analysis of full-chip leakage power with non-log-normal distributions (<abbr title="Xin Li">XL</abbr>, <abbr title="Jiayong Le">JL</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 103–108.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-KimSKE.html">DAC-2006-KimSKE</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>Physical design methodology of power gating circuits for standard-cell-based design (<abbr title="Hyung-Ock Kim">HOK</abbr>, <abbr title="Youngsoo Shin">YS</abbr>, <abbr title="Hyuk Kim">HK</abbr>, <abbr title="Iksoo Eo">IE</abbr>), pp. 109–112.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-ShiH.html">DAC-2006-ShiH</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Challenges in sleep transistor design and implementation in low-power designs (<abbr title="Kaijian Shi">KS</abbr>, <abbr title="David Howard">DH</abbr>), pp. 113–116.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-ChengDCW.html">DAC-2006-ChengDCW</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>A fast simultaneous input vector generation and gate replacement algorithm for leakage power reduction (<abbr title="Lei Cheng">LC</abbr>, <abbr title="Liang Deng">LD</abbr>, <abbr title="Deming Chen">DC</abbr>, <abbr title="Martin D. F. Wong">MDFW</abbr>), pp. 117–120.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-ChiouCCY.html">DAC-2006-ChiouCCY</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Timing driven power gating (<abbr title="De-Shiuan Chiou">DSC</abbr>, <abbr title="Shih-Hsin Chen">SHC</abbr>, <abbr title="Shih-Chieh Chang">SCC</abbr>, <abbr title="Chingwei Yeh">CY</abbr>), pp. 121–124.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-KhatibPBBBKJN.html">DAC-2006-KhatibPBBBKJN</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>A multiprocessor system-on-chip for real-time biomedical monitoring and analysis: architectural design space exploration (<abbr title="Iyad Al Khatib">IAK</abbr>, <abbr title="Francesco Poletti">FP</abbr>, <abbr title="Davide Bertozzi">DB</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Mohamed Bechara">MB</abbr>, <abbr title="Hasan Khalifeh">HK</abbr>, <abbr title="Axel Jantsch">AJ</abbr>, <abbr title="Rustam Nabiev">RN</abbr>), pp. 125–130.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-JonesHDTSFCM.html">DAC-2006-JonesHDTSFCM</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>An automated, reconfigurable, low-power RFID tag (<abbr title="Alex K. Jones">AKJ</abbr>, <abbr title="Raymond R. Hoare">RRH</abbr>, <abbr title="Swapna R. Dontharaju">SRD</abbr>, <abbr title="Shen Chih Tung">SCT</abbr>, <abbr title="Ralph Sprang">RS</abbr>, <abbr title="Joshua Fazekas">JF</abbr>, <abbr title="James T. Cain">JTC</abbr>, <abbr title="Marlin H. Mickle">MHM</abbr>), pp. 131–136.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-LeeOMC.html">DAC-2006-LeeOMC</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/prototype.html" title="prototype">#prototype</a></span></dt><dd>Design space exploration and prototyping for on-chip multimedia applications (<abbr title="Hyung Gyu Lee">HGL</abbr>, <abbr title="Ümit Y. Ogras">ÜYO</abbr>, <abbr title="Radu Marculescu">RM</abbr>, <abbr title="Naehyuck Chang">NC</abbr>), pp. 137–142.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-ChangSC.html">DAC-2006-ChangSC</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span></dt><dd>Evaluation and design trade-offs between circuit-switched and packet-switched NOCs for application-specific SOCs (<abbr title="Kuei-Chung Chang">KCC</abbr>, <abbr title="Jih-Sheng Shen">JSS</abbr>, <abbr title="Tien-Fu Chen">TFC</abbr>), pp. 143–148.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-LeeWA.html">DAC-2006-LeeWA</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Refined statistical static timing analysis through (<abbr title="Benjamin N. Lee">BNL</abbr>, <abbr title="Li-C. Wang">LCW</abbr>, <abbr title="Magdy S. Abadir">MSA</abbr>), pp. 149–154.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-SinghS.html">DAC-2006-SinghS</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/component.html" title="component">#component</a></span> <span class="tag"><a href="tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="tag/independence.html" title="independence">#independence</a></span> <span class="tag"><a href="tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Statistical timing analysis with correlated non-gaussian parameters using independent component analysis (<abbr title="Jaskirat Singh">JS</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 155–160.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-WangKO.html">DAC-2006-WangKO</a> <span class="tag"><a href="tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span> <span class="tag"><a href="tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical timing based on incomplete probabilistic descriptions of parameter uncertainty (<abbr title="Wei-Shen Wang">WSW</abbr>, <abbr title="Vladik Kreinovich">VK</abbr>, <abbr title="Michael Orshansky">MO</abbr>), pp. 161–166.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-SingheeFMR.html">DAC-2006-SingheeFMR</a> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Probabilistic interval-valued computation: toward a practical surrogate for statistics inside CAD tools (<abbr title="Amith Singhee">AS</abbr>, <abbr title="Claire Fang Fang">CFF</abbr>, <abbr title="James D. Ma">JDM</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>), pp. 167–172.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-WilsonZ.html">DAC-2006-WilsonZ</a></dt><dd>Decision-making for complex SoCs in consumer electronic products (<abbr title="Ron Wilson">RW</abbr>, <abbr title="Yervant Zorian">YZ</abbr>), p. 173.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2006-YangCBDSK.html">DAC-2006-YangCBDSK</a> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>Entering the hot zone: can you handle the heat and be cool? (<abbr title="A. Yang">AY</abbr>, <abbr title="R. Chandra">RC</abbr>, <abbr title="S. Burke">SB</abbr>, <abbr title="J. A. DeLaCruz">JAD</abbr>, <abbr title="S. Santhanam">SS</abbr>, <abbr title="U. Ko">UK</abbr>), pp. 174–175.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2006-McPherson.html">DAC-2006-McPherson</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span></dt><dd>Reliability challenges for 45nm and beyond (<abbr title="J. W. McPherson">JWM</abbr>), pp. 176–181.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-LiuMM.html">DAC-2006-LiuMM</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Design tools for reliability analysis (<abbr title="Zhihong Liu">ZL</abbr>, <abbr title="Bruce McGaughy">BM</abbr>, <abbr title="James Z. Ma">JZM</abbr>), pp. 182–187.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-BandiDK.html">DAC-2006-BandiDK</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Design in reliability for communication designs (<abbr title="Uday Reddy Bandi">URB</abbr>, <abbr title="Murty Dasaka">MD</abbr>, <abbr title="Pavan K. Kumar">PKK</abbr>), pp. 188–192.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-2006-PomplSHNS.html">DAC-2006-PomplSHNS</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/aspect-oriented.html" title="aspect-oriented">#aspect-oriented</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Practical aspects of reliability analysis for IC designs (<abbr title="T. Pompl">TP</abbr>, <abbr title="C. Schlünder">CS</abbr>, <abbr title="M. Hommel">MH</abbr>, <abbr title="H. Nielen">HN</abbr>, <abbr title="J. Schneider">JS</abbr>), pp. 193–198.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-PantC.html">DAC-2006-PantC</a> <span class="tag"><a href="tag/grid.html" title="grid">#grid</a></span> <span class="tag"><a href="tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Power grid physics and implications for CAD (<abbr title="Sanjay Pant">SP</abbr>, <abbr title="Eli Chiprout">EC</abbr>), pp. 199–204.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-YuSH.html">DAC-2006-YuSH</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/grid.html" title="grid">#grid</a></span> <span class="tag"><a href="tag/order.html" title="order">#order</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Fast analysis of structured power grid by triangularization based structure preserving model order reduction (<abbr title="Hao Yu">HY</abbr>, <abbr title="Yiyu Shi">YS</abbr>, <abbr title="Lei He">LH</abbr>), pp. 205–210.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-GhantaVBP.html">DAC-2006-GhantaVBP</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Stochastic variational analysis of large power grids considering intra-die correlations (<abbr title="Praveen Ghanta">PG</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>, <abbr title="Sarvesh Bhardwaj">SB</abbr>, <abbr title="Rajendran Panda">RP</abbr>), pp. 211–216.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-ZhaoPSYF.html">DAC-2006-ZhaoPSYF</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="tag/megamodelling.html" title="megamodelling">#megamodelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>A fast on-chip decoupling capacitance budgeting algorithm using macromodeling and linear programming (<abbr title="Min Zhao">MZ</abbr>, <abbr title="Rajendran Panda">RP</abbr>, <abbr title="Savithri Sundareswaran">SS</abbr>, <abbr title="Shu Yan">SY</abbr>, <abbr title="Yuhong Fu">YF</abbr>), pp. 217–222.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-NevoF.html">DAC-2006-NevoF</a> <span class="tag"><a href="tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="tag/order.html" title="order">#order</a></span></dt><dd>Distributed dynamic BDD reordering (<abbr title="Ziv Nevo">ZN</abbr>, <abbr title="Monica Farkash">MF</abbr>), pp. 223–228.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-ZhuKKS.html">DAC-2006-ZhuKKS</a> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>SAT sweeping with local observability don’t-cares (<abbr title="Qi Zhu">QZ</abbr>, <abbr title="Nathan Kitchen">NK</abbr>, <abbr title="Andreas Kuehlmann">AK</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 229–234.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-WangGG.html">DAC-2006-WangGG</a> <span class="tag"><a href="tag/deduction.html" title="deduction">#deduction</a></span> <span class="tag"><a href="tag/difference.html" title="difference">#difference</a></span> <span class="tag"><a href="tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>Predicate learning and selective theory deduction for a difference logic solver (<abbr title="Chao Wang">CW</abbr>, <abbr title="Aarti Gupta">AG</abbr>, <abbr title="Malay K. Ganai">MKG</abbr>), pp. 235–240.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-VimjamH.html">DAC-2006-VimjamH</a> <span class="tag"><a href="tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="tag/induction.html" title="induction">#induction</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Fast illegal state identification for improving SAT-based induction (<abbr title="Vishnu C. Vimjam">VCV</abbr>, <abbr title="Michael S. Hsiao">MSH</abbr>), pp. 241–246.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-AminKMKC.html">DAC-2006-AminKMKC</a> <span class="tag"><a href="tag/library.html" title="library">#library</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>A multi-port current source model for multiple-input switching effects in CMOS library cells (<abbr title="Chirayu S. Amin">CSA</abbr>, <abbr title="Chandramouli V. Kashyap">CVK</abbr>, <abbr title="Noel Menezes">NM</abbr>, <abbr title="Kip Killpack">KK</abbr>, <abbr title="Eli Chiprout">EC</abbr>), pp. 247–252.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-FatemiNP.html">DAC-2006-FatemiNP</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Statistical logic cell delay analysis using a current-based model (<abbr title="Hanif Fatemi">HF</abbr>, <abbr title="Shahin Nazarian">SN</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 253–256.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-WongB.html">DAC-2006-WongB</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/polynomial.html" title="polynomial">#polynomial</a></span></dt><dd>Multi-shift quadratic alternating direction implicit iteration for high-speed positive-real balanced truncation (<abbr title="Ngai Wong">NW</abbr>, <abbr title="Venkataramanan Balakrishnan">VB</abbr>), pp. 257–260.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-WongC.html">DAC-2006-WongC</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A fast passivity test for descriptor systems via structure-preserving transformations of Skew-Hamiltonian/Hamiltonian matrix pencils (<abbr title="N. Wong">NW</abbr>, <abbr title="C. K. Chu">CKC</abbr>), pp. 261–266.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-LiS.html">DAC-2006-LiS</a> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/order.html" title="order">#order</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Model order reduction of linear networks with massive ports via frequency-dependent port packing (<abbr title="Peng Li">PL</abbr>, <abbr title="Weiping Shi">WS</abbr>), pp. 267–272.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-MokhoffZ.html">DAC-2006-MokhoffZ</a></dt><dd>Tradeoffs and choices for emerging SoCs in high-end applications (<abbr title="Nic Mokhoff">NM</abbr>, <abbr title="Yervant Zorian">YZ</abbr>), p. 273.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2006-Martin.html">DAC-2006-Martin</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Overview of the MPSoC design challenge (<abbr title="Grant Martin">GM</abbr>), pp. 274–279.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-JerrayaBP.html">DAC-2006-JerrayaBP</a> <span class="tag"><a href="tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/programming.html" title="programming">#programming</a></span></dt><dd>Programming models and HW-SW interfaces abstraction for multi-processor SoC (<abbr title="Ahmed Amine Jerraya">AAJ</abbr>, <abbr title="Aimen Bouchhima">AB</abbr>, <abbr title="Frédéric Pétrot">FP</abbr>), pp. 280–285.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-FlakeDS.html">DAC-2006-FlakeDS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>System-level exploration tools for MPSoC designs (<abbr title="Peter Flake">PF</abbr>, <abbr title="Simon J. Davidmann">SJD</abbr>, <abbr title="Frank Schirrmeister">FS</abbr>), pp. 286–287.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2006-LiuCLLW.html">DAC-2006-LiuCLLW</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="tag/video.html" title="video">#video</a></span></dt><dd>Design of a 125muW, fully-scalable MPEG-2 and H.264/AVC video decoder for mobile applications (<abbr title="Tsu-Ming Liu">TML</abbr>, <abbr title="Ching-Che Chung">CCC</abbr>, <abbr title="Chen-Yi Lee">CYL</abbr>, <abbr title="Ting-An Lin">TAL</abbr>, <abbr title="Sheng-Zen Wang">SZW</abbr>), pp. 288–289.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2006-PanCHCLCLLHWLLTYMCCPHCH.html">DAC-2006-PanCHCLCLLHWLLTYMCCPHCH</a> <span class="tag"><a href="tag/ram.html" title="ram">#ram</a></span></dt><dd>A CMOS SoC for 56/18/16 CD/DVD-dual/RAM applications (<abbr title="Jyh-Shin Pan">JSP</abbr>, <abbr title="Hao-Cheng Chen">HCC</abbr>, <abbr title="Bing-Yu Hsieh">BYH</abbr>, <abbr title="Hong-Ching Chen">HCC</abbr>, <abbr title="Roger Lee">RL</abbr>, <abbr title="Ching-Ho Chu">CHC</abbr>, <abbr title="Yuan-Chin Liu">YCL</abbr>, <abbr title="Chuan Liu">CL</abbr>, <abbr title="Lily Huang">LH</abbr>, <abbr title="Chang-Long Wu">CLW</abbr>, <abbr title="Meng-Hsueh Lin">MHL</abbr>, <abbr title="Chun-Yiu Lin">CYL</abbr>, <abbr title="Shang-Nien Tsai">SNT</abbr>, <abbr title="Jenn-Ning Yang">JNY</abbr>, <abbr title="Chang-Po Ma">CPM</abbr>, <abbr title="Yung Cheng">YC</abbr>, <abbr title="Shu-Hung Chou">SHC</abbr>, <abbr title="Hsiu-Chen Peng">HCP</abbr>, <abbr title="Peng-Chuan Huang">PCH</abbr>, <abbr title="Benjamin Chiu">BC</abbr>, <abbr title="Alex Ho">AH</abbr>), pp. 290–291.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2006-HattoriIIYKSYNYKTHAHTSMYHMYHTYIKMYITAAO.html">DAC-2006-HattoriIIYKSYNYKTHAHTSMYHMYHTYIKMYITAAO</a> <span class="tag"><a href="tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Hierarchical power distribution and power management scheme for a single chip mobile processor (<abbr title="Toshihiro Hattori">TH</abbr>, <abbr title="Takahiro Irita">TI</abbr>, <abbr title="Masayuki Ito">MI</abbr>, <abbr title="Eiji Yamamoto">EY</abbr>, <abbr title="Hisashi Kato">HK</abbr>, <abbr title="Go Sado">GS</abbr>, <abbr title="Tetsuhiro Yamada">TY</abbr>, <abbr title="Kunihiko Nishiyama">KN</abbr>, <abbr title="Hiroshi Yagi">HY</abbr>, <abbr title="Takao Koike">TK</abbr>, <abbr title="Yoshihiko Tsuchihashi">YT</abbr>, <abbr title="Motoki Higashida">MH</abbr>, <abbr title="Hiroyuki Asano">HA</abbr>, <abbr title="Izumi Hayashibara">IH</abbr>, <abbr title="Ken Tatezawa">KT</abbr>, <abbr title="Yasuhisa Shimazaki">YS</abbr>, <abbr title="Naozumi Morino">NM</abbr>, <abbr title="Yoshihiko Yasu">YY</abbr>, <abbr title="Tadashi Hoshi">TH</abbr>, <abbr title="Yujiro Miyairi">YM</abbr>, <abbr title="Kazumasa Yanagisawa">KY</abbr>, <abbr title="Kenji Hirose">KH</abbr>, <abbr title="Saneaki Tamaki">ST</abbr>, <abbr title="Shinichi Yoshioka">SY</abbr>, <abbr title="Toshifumi Ishii">TI</abbr>, <abbr title="Yusuke Kanno">YK</abbr>, <abbr title="Hiroyuki Mizuno">HM</abbr>, <abbr title="Tetsuya Yamada">TY</abbr>, <abbr title="Naohiko Irie">NI</abbr>, <abbr title="Reiko Tsuchihashi">RT</abbr>, <abbr title="Nobuto Arai">NA</abbr>, <abbr title="Tomohiro Akiyama">TA</abbr>, <abbr title="Koji Ohno">KO</abbr>), pp. 292–295.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-WaghmodeLS.html">DAC-2006-WaghmodeLS</a> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Buffer insertion in large circuits with constructive solution search techniques (<abbr title="Mandar Waghmode">MW</abbr>, <abbr title="Zhuo Li">ZL</abbr>, <abbr title="Weiping Shi">WS</abbr>), pp. 296–301.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-PengL.html">DAC-2006-PengL</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Low-power repeater insertion with both delay and slew rate constraints (<abbr title="Yuantao Peng">YP</abbr>, <abbr title="Xun Liu">XL</abbr>), pp. 302–307.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-HuAHKLSS.html">DAC-2006-HuAHKLSS</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast algorithms for slew constrained minimum cost buffering (<abbr title="Shiyan Hu">SH</abbr>, <abbr title="Charles J. Alpert">CJA</abbr>, <abbr title="Jiang Hu">JH</abbr>, <abbr title="Shrirang K. Karandikar">SKK</abbr>, <abbr title="Zhuo Li">ZL</abbr>, <abbr title="Weiping Shi">WS</abbr>, <abbr title="Cliff C. N. Sze">CCNS</abbr>), pp. 308–313.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-IyengarGT.html">DAC-2006-IyengarGT</a> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A flexible and scalable methodology for GHz-speed structural test (<abbr title="Vikram Iyengar">VI</abbr>, <abbr title="Gary Grise">GG</abbr>, <abbr title="Mark Taylor">MT</abbr>), pp. 314–319.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-AhmedTJ.html">DAC-2006-AhmedTJ</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>Timing-based delay test for screening small delay defects (<abbr title="Nisar Ahmed">NA</abbr>, <abbr title="Mohammad Tehranipoor">MT</abbr>, <abbr title="Vinay Jayaram">VJ</abbr>), pp. 320–325.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-MajumdarCG.html">DAC-2006-MajumdarCG</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/validation.html" title="validation">#validation</a></span></dt><dd>Hold time validation on silicon and the relevance of hazards in timing analysis (<abbr title="Amitava Majumdar">AM</abbr>, <abbr title="Wei-Yu Chen">WYC</abbr>, <abbr title="Jun Guo">JG</abbr>), pp. 326–331.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-Gluska.html">DAC-2006-Gluska</a> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Practical methods in coverage-oriented verification of the merom microprocessor (<abbr title="Alon Gluska">AG</abbr>), pp. 332–337.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-ShimizuGKOAMS.html">DAC-2006-ShimizuGKOAMS</a> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification of the cell broadband engineTM processor (<abbr title="Kanna Shimizu">KS</abbr>, <abbr title="Sanjay Gupta">SG</abbr>, <abbr title="Tatsuya Koyama">TK</abbr>, <abbr title="Takashi Omizo">TO</abbr>, <abbr title="Jamee Abdulhafiz">JA</abbr>, <abbr title="Larry McConville">LM</abbr>, <abbr title="Todd Swanson">TS</abbr>), pp. 338–343.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-WagnerBA.html">DAC-2006-WagnerBA</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>Shielding against design flaws with field repairable control logic (<abbr title="Ilya Wagner">IW</abbr>, <abbr title="Valeria Bertacco">VB</abbr>, <abbr title="Todd M. Austin">TMA</abbr>), pp. 344–347.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-NahirZEKR.html">DAC-2006-NahirZEKR</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Scheduling-based test-case generation for verification of multimedia SoCs (<abbr title="Amir Nahir">AN</abbr>, <abbr title="Avi Ziv">AZ</abbr>, <abbr title="Roy Emek">RE</abbr>, <abbr title="Tal Keidar">TK</abbr>, <abbr title="Nir Ronen">NR</abbr>), pp. 348–351.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-ZhouP.html">DAC-2006-ZhouP</a> <span class="tag"><a href="tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Rapid and low-cost context-switch through embedded processor customization for real-time and control applications (<abbr title="Xiangrong Zhou">XZ</abbr>, <abbr title="Peter Petrov">PP</abbr>), pp. 352–357.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-SuhendraMRC.html">DAC-2006-SuhendraMRC</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient detection and exploitation of infeasible paths for software timing analysis (<abbr title="Vivy Suhendra">VS</abbr>, <abbr title="Tulika Mitra">TM</abbr>, <abbr title="Abhik Roychoudhury">AR</abbr>, <abbr title="Ting Chen">TC</abbr>), pp. 358–363.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-HuangG.html">DAC-2006-HuangG</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Leakage-aware intraprogram voltage scaling for embedded processors (<abbr title="Po-Kuan Huang">PKH</abbr>, <abbr title="Soheil Ghiasi">SG</abbr>), pp. 364–369.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-HosseiniPCUGB.html">DAC-2006-HosseiniPCUGB</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Building a standard ESL design and verification methodology: is it just a dream? (<abbr title="Anoosh Hosseini">AH</abbr>, <abbr title="Ashish Parikh">AP</abbr>, <abbr title="H. T. Chin">HTC</abbr>, <abbr title="Pascal Urard">PU</abbr>, <abbr title="Emil F. Girczyc">EFG</abbr>, <abbr title="S. Bloch">SB</abbr>), pp. 370–371.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2006-Kahng.html">DAC-2006-Kahng</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>CAD challenges for leading-edge multimedia designs (<abbr title="Andrew B. Kahng">ABK</abbr>), p. 372.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2006-ChoP.html">DAC-2006-ChoP</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>BoxRouter: a new global router based on box expansion and progressive ILP (<abbr title="Minsik Cho">MC</abbr>, <abbr title="David Z. Pan">DZP</abbr>), pp. 373–378.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-HuLHL.html">DAC-2006-HuLHL</a> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Steiner network construction for timing critical nets (<abbr title="Shiyan Hu">SH</abbr>, <abbr title="Qiuyang Li">QL</abbr>, <abbr title="Jiang Hu">JH</abbr>, <abbr title="Peng Li">PL</abbr>), pp. 379–384.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-ShiMYH.html">DAC-2006-ShiMYH</a> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Circuit simulation based obstacle-aware Steiner routing (<abbr title="Yiyu Shi">YS</abbr>, <abbr title="Paul Mesa">PM</abbr>, <abbr title="Hao Yu">HY</abbr>, <abbr title="Lei He">LH</abbr>), pp. 385–388.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-AlpertKSW.html">DAC-2006-AlpertKSW</a></dt><dd>Timing-driven Steiner trees are (practically) free (<abbr title="Charles J. Alpert">CJA</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Cliff C. N. Sze">CCNS</abbr>, <abbr title="Qinke Wang">QW</abbr>), pp. 389–392.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-PsarakisGHPRR.html">DAC-2006-PsarakisGHPRR</a> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/self.html" title="self">#self</a></span></dt><dd>Systematic software-based self-test for pipelined processors (<abbr title="Mihalis Psarakis">MP</abbr>, <abbr title="Dimitris Gizopoulos">DG</abbr>, <abbr title="Miltiadis Hatzimihail">MH</abbr>, <abbr title="Antonis M. Paschalis">AMP</abbr>, <abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Srivaths Ravi">SR</abbr>), pp. 393–398.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-ChenRPR.html">DAC-2006-ChenRPR</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>A test pattern ordering algorithm for diagnosis with truncated fail data (<abbr title="Gang Chen">GC</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>, <abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Janusz Rajski">JR</abbr>), pp. 399–404.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-Al-Yamani.html">DAC-2006-Al-Yamani</a></dt><dd>DFT for controlled-impedance I/O buffers (<abbr title="Ahmad A. Al-Yamani">AAAY</abbr>), pp. 405–410.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-NassifPRSBR.html">DAC-2006-NassifPRSBR</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>Variation-aware analysis: savior of the nanometer era? (<abbr title="Sani R. Nassif">SRN</abbr>, <abbr title="Vijay Pitchumani">VP</abbr>, <abbr title="N. Rodriguez">NR</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="Clive Bittlestone">CB</abbr>, <abbr title="Riko Radojcic">RR</abbr>), pp. 411–412.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2006-AnanthanR.html">DAC-2006-AnanthanR</a> <span class="tag"><a href="tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>A fully physical model for leakage distribution under process variations in Nanoscale double-gate CMOS (<abbr title="Hari Ananthan">HA</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 413–418.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-JayakumarGGK.html">DAC-2006-JayakumarGGK</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A PLA based asynchronous micropipelining approach for subthreshold circuit design (<abbr title="Nikhil Jayakumar">NJ</abbr>, <abbr title="Rajesh Garg">RG</abbr>, <abbr title="Bruce Gamache">BG</abbr>, <abbr title="Sunil P. Khatri">SPK</abbr>), pp. 419–424.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-KeaneEKSK.html">DAC-2006-KeaneEKSK</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>Subthreshold logical effort: a systematic framework for optimal subthreshold device sizing (<abbr title="John Keane">JK</abbr>, <abbr title="Hanyong Eom">HE</abbr>, <abbr title="Tony Tae-Hyoung Kim">TTHK</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>, <abbr title="Chris H. Kim">CHK</abbr>), pp. 425–428.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-WuWL.html">DAC-2006-WuWL</a></dt><dd>Timing-constrained and voltage-island-aware voltage assignment (<abbr title="Huaizhi Wu">HW</abbr>, <abbr title="Martin D. F. Wong">MDFW</abbr>, <abbr title="I-Min Liu">IML</abbr>), pp. 429–432.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-CongZ.html">DAC-2006-CongZ</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>An efficient and versatile scheduling algorithm based on SDC formulation (<abbr title="Jason Cong">JC</abbr>, <abbr title="Zhiru Zhang">ZZ</abbr>), pp. 433–438.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-HuangCNY.html">DAC-2006-HuangCNY</a></dt><dd>Register binding for clock period minimization (<abbr title="Shih-Hsu Huang">SHH</abbr>, <abbr title="Chun-Hua Cheng">CHC</abbr>, <abbr title="Yow-Tyng Nieh">YTN</abbr>, <abbr title="Wei-Chieh Yu">WCY</abbr>), pp. 439–444.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-VermaI.html">DAC-2006-VermaI</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/towards.html" title="towards">#towards</a></span></dt><dd>Towards the automatic exploration of arithmetic-circuit architectures (<abbr title="Ajay K. Verma">AKV</abbr>, <abbr title="Paolo Ienne">PI</abbr>), pp. 445–450.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-WangGDK.html">DAC-2006-WangGDK</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Design space exploration using time and resource duality with the ant colony optimization (<abbr title="Gang Wang">GW</abbr>, <abbr title="Wenrui Gong">WG</abbr>, <abbr title="Brian DeRenzi">BD</abbr>, <abbr title="Ryan Kastner">RK</abbr>), pp. 451–454.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-GuptaGP.html">DAC-2006-GuptaGP</a> <span class="tag"><a href="tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span></dt><dd>Rapid estimation of control delay from high-level specifications (<abbr title="Gagan Raj Gupta">GRG</abbr>, <abbr title="Madhur Gupta">MG</abbr>, <abbr title="Preeti Ranjan Panda">PRP</abbr>), pp. 455–458.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-CohnKMTT.html">DAC-2006-CohnKMTT</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/game%20studies.html" title="game studies">#game studies</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Design challenges for next-generation multimedia, game and entertainment platforms (<abbr title="John M. Cohn">JMC</abbr>, <abbr title="Jeong-Taek Kong">JTK</abbr>, <abbr title="Chris Malachowsky">CM</abbr>, <abbr title="Rich Tobias">RT</abbr>, <abbr title="B. Traw">BT</abbr>), p. 459.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-2006-GopalakrishnanLP.html">DAC-2006-GopalakrishnanLP</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Architecture-aware FPGA placement using metric embedding (<abbr title="Padmini Gopalakrishnan">PG</abbr>, <abbr title="Xin Li">XL</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 460–465.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-SafarpourVBY.html">DAC-2006-SafarpourVBY</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span></dt><dd>Efficient SAT-based Boolean matching for FPGA technology mapping (<abbr title="Sean Safarpour">SS</abbr>, <abbr title="Andreas G. Veneris">AGV</abbr>, <abbr title="Gregg Baeckler">GB</abbr>, <abbr title="Richard Yuan">RY</abbr>), pp. 466–471.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-LinCC.html">DAC-2006-LinCC</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimal simultaneous mapping and clustering for FPGA delay optimization (<abbr title="Joey Y. Lin">JYL</abbr>, <abbr title="Deming Chen">DC</abbr>, <abbr title="Jason Cong">JC</abbr>), pp. 472–477.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-HuLHT.html">DAC-2006-HuLHT</a> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Simultaneous time slack budgeting and retiming for dual-Vdd FPGA power reduction (<abbr title="Yu Hu">YH</abbr>, <abbr title="Yan Lin">YL</abbr>, <abbr title="Lei He">LH</abbr>, <abbr title="Tim Tuan">TT</abbr>), pp. 478–483.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-InoueIKSE.html">DAC-2006-InoueIKSE</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>VIRTUS: a new processor virtualization architecture for security-oriented next-generation mobile terminals (<abbr title="Hiroaki Inoue">HI</abbr>, <abbr title="Akihisa Ikeno">AI</abbr>, <abbr title="Masaki Kondo">MK</abbr>, <abbr title="Junji Sakai">JS</abbr>, <abbr title="Masato Edahiro">ME</abbr>), pp. 484–489.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-WangLLYHWH.html">DAC-2006-WangLLYHWH</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/security.html" title="security">#security</a></span></dt><dd>A network security processor design based on an integrated SOC design and test platform (<abbr title="Chen-Hsing Wang">CHW</abbr>, <abbr title="Chih-Yen Lo">CYL</abbr>, <abbr title="Min-Sheng Lee">MSL</abbr>, <abbr title="Jen-Chieh Yeh">JCY</abbr>, <abbr title="Chih-Tsun Huang">CTH</abbr>, <abbr title="Cheng-Wen Wu">CWW</abbr>, <abbr title="Shi-Yu Huang">SYH</abbr>), pp. 490–495.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-AroraRRSJC.html">DAC-2006-AroraRRSJC</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/security.html" title="security">#security</a></span></dt><dd>Software architecture exploration for high-performance security processing on a multiprocessor mobile SoC (<abbr title="Divya Arora">DA</abbr>, <abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Srivaths Ravi">SR</abbr>, <abbr title="Murugan Sankaradass">MS</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>, <abbr title="Srimat T. Chakradhar">STC</abbr>), pp. 496–501.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-RagelP.html">DAC-2006-RagelP</a> <span class="tag"><a href="tag/monitoring.html" title="monitoring">#monitoring</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/security.html" title="security">#security</a></span></dt><dd>IMPRES: integrated monitoring for processor reliability and security (<abbr title="Roshan G. Ragel">RGR</abbr>, <abbr title="Sri Parameswaran">SP</abbr>), pp. 502–505.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-ElbazTSGBM.html">DAC-2006-ElbazTSGBM</a> <span class="tag"><a href="tag/encryption.html" title="encryption">#encryption</a></span></dt><dd>A parallelized way to provide data encryption and integrity checking on a processor-memory bus (<abbr title="Reouven Elbaz">RE</abbr>, <abbr title="Lionel Torres">LT</abbr>, <abbr title="Gilles Sassatelli">GS</abbr>, <abbr title="Pierre Guillemin">PG</abbr>, <abbr title="Michel Bardouillet">MB</abbr>, <abbr title="Albert Martinez">AM</abbr>), pp. 506–509.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-ZhangMBC.html">DAC-2006-ZhangMBC</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/representation.html" title="representation">#representation</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/symmetry.html" title="symmetry">#symmetry</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Symmetry detection for large Boolean functions using circuit representation, simulation, and satisfiability (<abbr title="Jin S. Zhang">JSZ</abbr>, <abbr title="Alan Mishchenko">AM</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Malgorzata Chrzanowska-Jeske">MCJ</abbr>), pp. 510–515.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-Wang.html">DAC-2006-Wang</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Exploiting K-Distance Signature for Boolean Matching and G-Symmetry Detection (<abbr title="Kuo-Hua Wang">KHW</abbr>), pp. 516–521.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-SinghMPO.html">DAC-2006-SinghMPO</a> <span class="tag"><a href="tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span> <span class="tag"><a href="tag/runtime.html" title="runtime">#runtime</a></span></dt><dd>Gain-based technology mapping for minimum runtime leakage under input vector uncertainty (<abbr title="Ashish Kumar Singh">AKS</abbr>, <abbr title="Murari Mani">MM</abbr>, <abbr title="Ruchir Puri">RP</abbr>, <abbr title="Michael Orshansky">MO</abbr>), pp. 522–527.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-SwahnH.html">DAC-2006-SwahnH</a></dt><dd>Gate sizing: finFETs vs 32nm bulk MOSFETs (<abbr title="Brian Swahn">BS</abbr>, <abbr title="Soha Hassoun">SH</abbr>), pp. 528–531.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-MishchenkoCB.html">DAC-2006-MishchenkoCB</a> <span class="tag"><a href="tag/fresh%20look.html" title="fresh look">#fresh look</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>DAG-aware AIG rewriting a fresh look at combinational logic synthesis (<abbr title="Alan Mishchenko">AM</abbr>, <abbr title="Satrajit Chatterjee">SC</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>), pp. 532–535.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-DebaillieBLVC.html">DAC-2006-DebaillieBLVC</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span></dt><dd>Energy-scalable OFDM transmitter design and control (<abbr title="Björn Debaillie">BD</abbr>, <abbr title="Bruno Bougard">BB</abbr>, <abbr title="Gregory Lenoir">GL</abbr>, <abbr title="Gerd Vandersteen">GV</abbr>, <abbr title="Francky Catthoor">FC</abbr>), pp. 536–541.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-MukherjeeM.html">DAC-2006-MukherjeeM</a></dt><dd>Systematic temperature sensor allocation and placement for microprocessors (<abbr title="Rajarshi Mukherjee">RM</abbr>, <abbr title="Seda Ogrenci Memik">SOM</abbr>), pp. 542–547.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-KumarSPJ.html">DAC-2006-KumarSPJ</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/coordination.html" title="coordination">#coordination</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>HybDTM: a coordinated hardware-software approach for dynamic thermal management (<abbr title="Amit Kumar">AK</abbr>, <abbr title="Li Shang">LS</abbr>, <abbr title="Li-Shiuan Peh">LSP</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 548–553.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-WuJYLT.html">DAC-2006-WuJYLT</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span></dt><dd>A systematic method for functional unit power estimation in microprocessors (<abbr title="Wei Wu">WW</abbr>, <abbr title="Lingling Jin">LJ</abbr>, <abbr title="Jun Yang">JY</abbr>, <abbr title="Pu Liu">PL</abbr>, <abbr title="Sheldon X.-D. Tan">SXDT</abbr>), pp. 554–557.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-BurginCHMMSKFF.html">DAC-2006-BurginCHMMSKFF</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Low-power architectural trade-offs in a VLSI implementation of an adaptive hearing aid algorithm (<abbr title="Felix Bürgin">FB</abbr>, <abbr title="Flavio Carbognani">FC</abbr>, <abbr title="Martin Hediger">MH</abbr>, <abbr title="Hektor Meier">HM</abbr>, <abbr title="Robert Meyer-Piening">RMP</abbr>, <abbr title="Rafael Santschi">RS</abbr>, <abbr title="Hubert Kaeslin">HK</abbr>, <abbr title="Norbert Felber">NF</abbr>, <abbr title="Wolfgang Fichtner">WF</abbr>), pp. 558–561.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-ZhuoCCV.html">DAC-2006-ZhuoCCV</a> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span></dt><dd>Extending the lifetime of fuel cell based hybrid systems (<abbr title="Jianli Zhuo">JZ</abbr>, <abbr title="Chaitali Chakrabarti">CC</abbr>, <abbr title="Naehyuck Chang">NC</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>), pp. 562–567.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-ChoCCV.html">DAC-2006-ChoCCV</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>High-level power management of embedded systems with application-specific energy cost functions (<abbr title="Youngjin Cho">YC</abbr>, <abbr title="Naehyuck Chang">NC</abbr>, <abbr title="Chaitali Chakrabarti">CC</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>), pp. 568–573.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-HuZCGC.html">DAC-2006-HuZCGC</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Communication latency aware low power NoC synthesis (<abbr title="Yuanfang Hu">YH</abbr>, <abbr title="Yi Zhu">YZ</abbr>, <abbr title="Hongyu Chen">HC</abbr>, <abbr title="Ronald L. Graham">RLG</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>), pp. 574–579.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-ChenCFX.html">DAC-2006-ChenCFX</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Optimality study of resource binding with multi-Vdds (<abbr title="Deming Chen">DC</abbr>, <abbr title="Jason Cong">JC</abbr>, <abbr title="Yiping Fan">YF</abbr>, <abbr title="Junjuan Xu">JX</abbr>), pp. 580–585.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-ZhongWS.html">DAC-2006-ZhongWS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>SMERT: energy-efficient design of a multimedia messaging system for mobile devices (<abbr title="Lin Zhong">LZ</abbr>, <abbr title="Bin Wei">BW</abbr>, <abbr title="Michael J. Sinclair">MJS</abbr>), pp. 586–591.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-MochockiLCH.html">DAC-2006-MochockiLCH</a> <span class="tag"><a href="tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/mobile.html" title="mobile">#mobile</a></span></dt><dd>Signature-based workload estimation for mobile 3D graphics (<abbr title="Bren Mochocki">BM</abbr>, <abbr title="Kanishka Lahiri">KL</abbr>, <abbr title="Srihari Cadambi">SC</abbr>, <abbr title="Xiaobo Sharon Hu">XSH</abbr>), pp. 592–597.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-GuCO.html">DAC-2006-GuCO</a> <span class="tag"><a href="tag/game%20studies.html" title="game studies">#game studies</a></span></dt><dd>Games are up for DVFS (<abbr title="Yan Gu">YG</abbr>, <abbr title="Samarjit Chakraborty">SC</abbr>, <abbr title="Wei Tsang Ooi">WTO</abbr>), pp. 598–603.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-IranliLP.html">DAC-2006-IranliLP</a> <span class="tag"><a href="tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Backlight dimming in power-aware mobile displays (<abbr title="Ali Iranli">AI</abbr>, <abbr title="Wonbok Lee">WL</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 604–607.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-ChengC.html">DAC-2006-ChengC</a></dt><dd>Minimization for LED-backlit TFT-LCDs (<abbr title="Wei-Chung Cheng">WCC</abbr>, <abbr title="Chain-Fu Chao">CFC</abbr>), pp. 608–611.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-MengSK.html">DAC-2006-MengSK</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Leakage power reduction of embedded memories on FPGAs through location assignment (<abbr title="Yan Meng">YM</abbr>, <abbr title="Timothy Sherwood">TS</abbr>, <abbr title="Ryan Kastner">RK</abbr>), pp. 612–617.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-AtienzaVPPBMM.html">DAC-2006-AtienzaVPPBMM</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A fast HW/SW FPGA-based thermal emulation framework for multi-processor system-on-chip (<abbr title="David Atienza">DA</abbr>, <abbr title="Pablo Garcia Del Valle">PGDV</abbr>, <abbr title="Giacomo Paci">GP</abbr>, <abbr title="Francesco Poletti">FP</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>, <abbr title="Jose Manuel Mendias">JMM</abbr>), pp. 618–623.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-NabaaAN.html">DAC-2006-NabaaAN</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>An adaptive FPGA architecture with process variation compensation and reduced leakage (<abbr title="Georges Nabaa">GN</abbr>, <abbr title="Navid Azizi">NA</abbr>, <abbr title="Farid N. Najm">FNN</abbr>), pp. 624–629.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-SrinivasanMXVS.html">DAC-2006-SrinivasanMXVS</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>FLAW: FPGA lifetime awareness (<abbr title="Suresh Srinivasan">SS</abbr>, <abbr title="Prasanth Mangalagiri">PM</abbr>, <abbr title="Yuan Xie">YX</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Karthik Sarpatwari">KS</abbr>), pp. 630–635.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-MacNeilS.html">DAC-2006-MacNeilS</a></dt><dd>Solution-processed infrared photovoltaic devices (<abbr title="Dean D. MacNeil">DDM</abbr>, <abbr title="Edward H. Sargent">EHS</abbr>), pp. 636–638.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DAC-2006-AmirtharajahWCSZ.html">DAC-2006-AmirtharajahWCSZ</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span></dt><dd>Circuits for energy harvesting sensor signal processing (<abbr title="Rajeevan Amirtharajah">RA</abbr>, <abbr title="Justin Wenck">JW</abbr>, <abbr title="Jamie Collier">JC</abbr>, <abbr title="Jeff Siebert">JS</abbr>, <abbr title="Bicky Zhou">BZ</abbr>), pp. 639–644.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-Paradiso.html">DAC-2006-Paradiso</a> <span class="tag"><a href="tag/mobile.html" title="mobile">#mobile</a></span></dt><dd>Systems for human-powered mobile computing (<abbr title="Joseph A. Paradiso">JAP</abbr>), pp. 645–650.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-KansalHSR.html">DAC-2006-KansalHSR</a> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Harvesting aware power management for sensor networks (<abbr title="Aman Kansal">AK</abbr>, <abbr title="Jason Hsu">JH</abbr>, <abbr title="Mani B. Srivastava">MBS</abbr>, <abbr title="Vijay Raghunathan">VR</abbr>), pp. 651–656.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-CortadellaKG.html">DAC-2006-CortadellaKG</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of synchronous elastic architectures (<abbr title="Jordi Cortadella">JC</abbr>, <abbr title="Michael Kishinevsky">MK</abbr>, <abbr title="Bill Grundmann">BG</abbr>), pp. 657–662.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-PandeyG.html">DAC-2006-PandeyG</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Statistical on-chip communication bus synthesis and voltage scaling under timing yield constraint (<abbr title="Sujan Pandey">SP</abbr>, <abbr title="Manfred Glesner">MG</abbr>), pp. 663–668.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-AksoyCFM.html">DAC-2006-AksoyCFM</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/integer.html" title="integer">#integer</a></span> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Optimization of area under a delay constraint in digital filter synthesis using SAT-based integer linear programming (<abbr title="Levent Aksoy">LA</abbr>, <abbr title="Eduardo A. C. da Costa">EACdC</abbr>, <abbr title="Paulo F. Flores">PFF</abbr>, <abbr title="José Monteiro">JM</abbr>), pp. 669–674.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-CongFHJZ.html">DAC-2006-CongFHJZ</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span></dt><dd>Behavior and communication co-optimization for systems with sequential communication media (<abbr title="Jason Cong">JC</abbr>, <abbr title="Yiping Fan">YF</abbr>, <abbr title="Guoling Han">GH</abbr>, <abbr title="Wei Jiang">WJ</abbr>, <abbr title="Zhiru Zhang">ZZ</abbr>), pp. 675–678.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-SovianiHE.html">DAC-2006-SovianiHE</a> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of high-performance packet processing pipelines (<abbr title="Cristian Soviani">CS</abbr>, <abbr title="Ilija Hadzic">IH</abbr>, <abbr title="Stephen A. Edwards">SAE</abbr>), pp. 679–682.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-HanGCJ.html">DAC-2006-HanGCJ</a> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/video.html" title="video">#video</a></span></dt><dd>Buffer memory optimization for video codec application modeled in Simulink (<abbr title="Sang-Il Han">SIH</abbr>, <abbr title="Xavier Guerin">XG</abbr>, <abbr title="Soo-Ik Chae">SIC</abbr>, <abbr title="Ahmed Amine Jerraya">AAJ</abbr>), pp. 689–694.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-VianaGKBV.html">DAC-2006-VianaGKBV</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Configurable cache subsetting for fast cache tuning (<abbr title="Pablo Viana">PV</abbr>, <abbr title="Ann Gordon-Ross">AGR</abbr>, <abbr title="Eamonn J. Keogh">EJK</abbr>, <abbr title="Edna Barros">EB</abbr>, <abbr title="Frank Vahid">FV</abbr>), pp. 695–700.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-YangLD.html">DAC-2006-YangLD</a> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/operating%20system.html" title="operating system">#operating system</a></span></dt><dd>High-performance operating system controlled memory compression (<abbr title="Lei Yang">LY</abbr>, <abbr title="Haris Lekatsas">HL</abbr>, <abbr title="Robert P. Dick">RPD</abbr>), pp. 701–704.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-StojanovicBDW.html">DAC-2006-StojanovicBDW</a> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/queue.html" title="queue">#queue</a></span></dt><dd>A cost-effective implementation of an ECC-protected instruction queue for out-of-order microprocessors (<abbr title="Vladimir Stojanovic">VS</abbr>, <abbr title="R. Iris Bahar">RIB</abbr>, <abbr title="Jennifer Dworak">JD</abbr>, <abbr title="Richard Weiss">RW</abbr>), pp. 705–708.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-BorkarBCNSS.html">DAC-2006-BorkarBCNSS</a> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>Tomorrow’s analog: just dead or just different? (<abbr title="Shekhar Y. Borkar">SYB</abbr>, <abbr title="Robert W. Brodersen">RWB</abbr>, <abbr title="Jue-Hsien Chern">JHC</abbr>, <abbr title="Eric Naviasky">EN</abbr>, <abbr title="D. Saias">DS</abbr>, <abbr title="Charles Sodini">CS</abbr>), pp. 709–710.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2006-ZhangJS.html">DAC-2006-ZhangJS</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>NATURE: a hybrid nanotube/CMOS dynamically reconfigurable architecture (<abbr title="Wei Zhang">WZ</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>, <abbr title="Li Shang">LS</abbr>), pp. 711–716.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-PaulFOL.html">DAC-2006-PaulFOL</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Modeling and analysis of circuit performance of ballistic CNFET (<abbr title="Bipul C. Paul">BCP</abbr>, <abbr title="Shinobu Fujita">SF</abbr>, <abbr title="Masaki Okajima">MO</abbr>, <abbr title="Thomas Lee">TL</abbr>), pp. 717–722.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-RaoOK.html">DAC-2006-RaoOK</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span></dt><dd>Topology aware mapping of logic functions onto nanowire-based crossbar architectures (<abbr title="Wenjing Rao">WR</abbr>, <abbr title="Alex Orailoglu">AO</abbr>, <abbr title="Ramesh Karri">RK</abbr>), pp. 723–726.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-RadT.html">DAC-2006-RadT</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span></dt><dd>A new hybrid FPGA with nanoscale clusters and CMOS routing (<abbr title="Reza M. Rad">RMR</abbr>, <abbr title="Mohammad Tehranipoor">MT</abbr>), pp. 727–730.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-GoraiBBTM.html">DAC-2006-GoraiBBTM</a> <span class="tag"><a href="tag/protocol.html" title="protocol">#protocol</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Directed-simulation assisted formal verification of serial protocol and bridge (<abbr title="Saurav Gorai">SG</abbr>, <abbr title="Saptarshi Biswas">SB</abbr>, <abbr title="Lovleen Bhatia">LB</abbr>, <abbr title="Praveen Tiwari">PT</abbr>, <abbr title="Raj S. Mitra">RSM</abbr>), pp. 731–736.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-NanshiS.html">DAC-2006-NanshiS</a> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Guiding simulation with increasingly refined abstract traces (<abbr title="Kuntal Nanshi">KN</abbr>, <abbr title="Fabio Somenzi">FS</abbr>), pp. 737–742.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-WuH.html">DAC-2006-WuH</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/equivalence.html" title="equivalence">#equivalence</a></span> <span class="tag"><a href="tag/mining.html" title="mining">#mining</a></span></dt><dd>Mining global constraints for improving bounded sequential equivalence checking (<abbr title="Weixin Wu">WW</abbr>, <abbr title="Michael S. Hsiao">MSH</abbr>), pp. 743–748.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-LuoSSKC.html">DAC-2006-LuoSSKC</a></dt><dd>An IC manufacturing yield model considering intra-die variations (<abbr title="Jianfeng Luo">JL</abbr>, <abbr title="Subarna Sinha">SS</abbr>, <abbr title="Qing Su">QS</abbr>, <abbr title="Jamil Kawa">JK</abbr>, <abbr title="Charles Chiang">CC</abbr>), pp. 749–754.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-ChenCCCH.html">DAC-2006-ChenCCCH</a> <span class="tag"><a href="tag/novel.html" title="novel">#novel</a></span></dt><dd>Novel full-chip gridless routing considering double-via insertion (<abbr title="Huang-Yu Chen">HYC</abbr>, <abbr title="Mei-Fang Chiang">MFC</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>, <abbr title="Lumdo Chen">LC</abbr>, <abbr title="Brian Han">BH</abbr>), pp. 755–760.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-WangZ.html">DAC-2006-WangZ</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span></dt><dd>Optimal jumper insertion for antenna avoidance under ratio upper-bound (<abbr title="Jia Wang">JW</abbr>, <abbr title="Hai Zhou">HZ</abbr>), pp. 761–766.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-Miskov-ZivanovM.html">DAC-2006-Miskov-ZivanovM</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>MARS-C: modeling and reduction of soft errors in combinational circuits (<abbr title="Natasa Miskov-Zivanov">NMZ</abbr>, <abbr title="Diana Marculescu">DM</abbr>), pp. 767–772.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-GargJKC.html">DAC-2006-GargJKC</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A design approach for radiation-hard digital electronics (<abbr title="Rajesh Garg">RG</abbr>, <abbr title="Nikhil Jayakumar">NJ</abbr>, <abbr title="Sunil P. Khatri">SPK</abbr>, <abbr title="Gwan Choi">GC</abbr>), pp. 773–778.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-AziziN.html">DAC-2006-AziziN</a> <span class="tag"><a href="tag/product%20line.html" title="product line">#product line</a></span></dt><dd>A family of cells to reduce the soft-error-rate in ternary-CAM (<abbr title="Navid Azizi">NA</abbr>, <abbr title="Farid N. Najm">FNN</abbr>), pp. 779–784.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-YuSP.html">DAC-2006-YuSP</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>Process variation aware OPC with variational lithography modeling (<abbr title="Peng Yu">PY</abbr>, <abbr title="Sean X. Shi">SXS</abbr>, <abbr title="David Z. Pan">DZP</abbr>), pp. 785–790.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-BhardwajVGC.html">DAC-2006-BhardwajVGC</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>Modeling of intra-die process variations for accurate analysis and optimization of nano-scale circuits (<abbr title="Sarvesh Bhardwaj">SB</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>, <abbr title="Praveen Ghanta">PG</abbr>, <abbr title="Yu Cao">YC</abbr>), pp. 791–796.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-HuebbersDI.html">DAC-2006-HuebbersDI</a> <span class="tag"><a href="tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>Computation of accurate interconnect process parameter values for performance corners under process variations (<abbr title="Frank Huebbers">FH</abbr>, <abbr title="Ali Dasdan">AD</abbr>, <abbr title="Yehea I. Ismail">YII</abbr>), pp. 797–800.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-CaoDH.html">DAC-2006-CaoDH</a> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>Standard cell characterization considering lithography induced variations (<abbr title="Ke Cao">KC</abbr>, <abbr title="Sorin Dobre">SD</abbr>, <abbr title="Jiang Hu">JH</abbr>), pp. 801–804.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-BergeronFPMAS.html">DAC-2006-BergeronFPMAS</a> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Building a verification test plan: trading brute force for finesse (<abbr title="J. Bergeron">JB</abbr>, <abbr title="H. Foster">HF</abbr>, <abbr title="A. Piziali">AP</abbr>, <abbr title="R. S. Mitra">RSM</abbr>, <abbr title="Catherine Ahlschlager">CA</abbr>, <abbr title="D. Stein">DS</abbr>), pp. 805–806.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2006-Borkar.html">DAC-2006-Borkar</a></dt><dd>Electronics beyond nano-scale CMOS (<abbr title="Shekhar Borkar">SB</abbr>), pp. 807–808.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2006-BanerjeeS.html">DAC-2006-BanerjeeS</a> <span class="tag"><a href="tag/future%20of.html" title="future of">#future of</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>Are carbon nanotubes the future of VLSI interconnections? (<abbr title="Kaustav Banerjee">KB</abbr>, <abbr title="Navin Srivastava">NS</abbr>), pp. 809–814.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-Prinz.html">DAC-2006-Prinz</a></dt><dd>The zen of nonvolatile memories (<abbr title="Erwin J. Prinz">EJP</abbr>), pp. 815–820.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-PillSCRBC.html">DAC-2006-PillSCRBC</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/formal%20method.html" title="formal method">#formal method</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/requirements.html" title="requirements">#requirements</a></span></dt><dd>Formal analysis of hardware requirements (<abbr title="Ingo Pill">IP</abbr>, <abbr title="Simone Semprini">SS</abbr>, <abbr title="Roberto Cavada">RC</abbr>, <abbr title="Marco Roveri">MR</abbr>, <abbr title="Roderick Bloem">RB</abbr>, <abbr title="Alessandro Cimatti">AC</abbr>), pp. 821–826.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-BanerjeePDKD.html">DAC-2006-BanerjeePDKD</a> <span class="tag"><a href="tag/game%20studies.html" title="game studies">#game studies</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Test generation games from formal specifications (<abbr title="Ansuman Banerjee">AB</abbr>, <abbr title="Bhaskar Pal">BP</abbr>, <abbr title="Sayantan Das">SD</abbr>, <abbr title="Abhijeet Kumar">AK</abbr>, <abbr title="Pallab Dasgupta">PD</abbr>), pp. 827–832.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-LeungT.html">DAC-2006-LeungT</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems (<abbr title="Lap-Fai Leung">LFL</abbr>, <abbr title="Chi-Ying Tsui">CYT</abbr>), pp. 833–838.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-OgrasM.html">DAC-2006-OgrasM</a> <span class="tag"><a href="tag/predict.html" title="predict">#predict</a></span></dt><dd>Prediction-based flow control for network-on-chip traffic (<abbr title="Ümit Y. Ogras">ÜYO</abbr>, <abbr title="Radu Marculescu">RM</abbr>), pp. 839–844.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-MuraliABM.html">DAC-2006-MuraliABM</a> <span class="tag"><a href="tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip (<abbr title="Srinivasan Murali">SM</abbr>, <abbr title="David Atienza">DA</abbr>, <abbr title="Luca Benini">LB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 845–848.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-LiZJ.html">DAC-2006-LiZJ</a> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/proximity.html" title="proximity">#proximity</a></span></dt><dd>DyXY: a proximity congestion-aware deadlock-free dynamic routing method for network on chip (<abbr title="Ming Li">ML</abbr>, <abbr title="Qing-An Zeng">QAZ</abbr>, <abbr title="Wen-Ben Jone">WBJ</abbr>), pp. 849–852.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-ShethSM.html">DAC-2006-ShethSM</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>The importance of adopting a package-aware chip design flow (<abbr title="Kaushik Sheth">KS</abbr>, <abbr title="Egino Sarto">ES</abbr>, <abbr title="Joel McGrath">JM</abbr>), pp. 853–856.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-Patel.html">DAC-2006-Patel</a></dt><dd>Silicon carrier for computer systems (<abbr title="Chirag S. Patel">CSP</abbr>), pp. 857–862.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-OzturkCK.html">DAC-2006-OzturkCK</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Optimizing code parallelization through a constraint network based approach (<abbr title="Özcan Özturk">ÖÖ</abbr>, <abbr title="Guilin Chen">GC</abbr>, <abbr title="Mahmut T. Kandemir">MTK</abbr>), pp. 863–688.</dd> <div class="pagevis" style="width:-175px"></div>
<dt><a href="DAC-2006-SheahanFWMM.html">DAC-2006-SheahanFWMM</a> <span class="tag"><a href="tag/challenge.html" title="challenge">#challenge</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>4.25 Gb/s laser driver: design challenges and EDA tool limitations (<abbr title="Benjamin Sheahan">BS</abbr>, <abbr title="John W. Fattaruso">JWF</abbr>, <abbr title="Jennifer Wong">JW</abbr>, <abbr title="Karlheinz Muth">KM</abbr>, <abbr title="Boris Murmann">BM</abbr>), pp. 863–866.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-HatamkhaniLSY.html">DAC-2006-HatamkhaniLSY</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Power-centric design of high-speed I/Os (<abbr title="Hamid Hatamkhani">HH</abbr>, <abbr title="Frank Lambrecht">FL</abbr>, <abbr title="Vladimir Stojanovic">VS</abbr>, <abbr title="Chih-Kong Ken Yang">CKKY</abbr>), pp. 867–872.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-NuzzoPBPGT.html">DAC-2006-NuzzoPBPGT</a></dt><dd>A 10.6mW/0.8pJ power-scalable 1GS/s 4b ADC in 0.18mum CMOS with 5.8GHz ERBW (<abbr title="Pierluigi Nuzzo">PN</abbr>, <abbr title="Geert Van der Plas">GVdP</abbr>, <abbr title="Fernando De Bernardinis">FDB</abbr>, <abbr title="Liesbet Van der Perre">LVdP</abbr>, <abbr title="Bert Gyselinckx">BG</abbr>, <abbr title="Pierangelo Terreni">PT</abbr>), pp. 873–878.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-NieuwoudtRM.html">DAC-2006-NieuwoudtRM</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>SOC-NLNA: synthesis and optimization for fully integrated narrow-band CMOS low noise amplifiers (<abbr title="Arthur Nieuwoudt">AN</abbr>, <abbr title="Tamer Ragheb">TR</abbr>, <abbr title="Yehia Massoud">YM</abbr>), pp. 879–884.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-HammoudaSDTNBAS.html">DAC-2006-HammoudaSDTNBAS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/migration.html" title="migration">#migration</a></span></dt><dd>Chameleon ART: a non-optimization based analog design migration framework (<abbr title="Sherif Hammouda">SH</abbr>, <abbr title="Hazem Said">HS</abbr>, <abbr title="Mohamed Dessouky">MD</abbr>, <abbr title="Mohamed Tawfik">MT</abbr>, <abbr title="Quang Nguyen">QN</abbr>, <abbr title="Wael M. Badawy">WMB</abbr>, <abbr title="Hazem M. Abbas">HMA</abbr>, <abbr title="Hussein I. Shahein">HIS</abbr>), pp. 885–888.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-GoffioulVDDC.html">DAC-2006-GoffioulVDDC</a> <span class="tag"><a href="tag/consistency.html" title="consistency">#consistency</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/object-oriented.html" title="object-oriented">#object-oriented</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Ensuring consistency during front-end design using an object-oriented interfacing tool called NETLISP (<abbr title="Michaël Goffioul">MG</abbr>, <abbr title="Gerd Vandersteen">GV</abbr>, <abbr title="Joris Van Driessche">JVD</abbr>, <abbr title="Björn Debaillie">BD</abbr>, <abbr title="Boris Come">BC</abbr>), pp. 889–892.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-HsuRKPB.html">DAC-2006-HsuRKPB</a> <span class="tag"><a href="tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Efficient simulation of critical synchronous dataflow graphs (<abbr title="Chia-Jui Hsu">CJH</abbr>, <abbr title="Suren Ramasubbu">SR</abbr>, <abbr title="Ming-Yung Ko">MYK</abbr>, <abbr title="José Luis Pino">JLP</abbr>, <abbr title="Shuvra S. Bhattacharyya">SSB</abbr>), pp. 893–898.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-StuijkGB.html">DAC-2006-StuijkGB</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/requirements.html" title="requirements">#requirements</a></span> <span class="tag"><a href="tag/throughput.html" title="throughput">#throughput</a></span></dt><dd>Exploring trade-offs in buffer requirements and throughput constraints for synchronous dataflow graphs (<abbr title="Sander Stuijk">SS</abbr>, <abbr title="Marc Geilen">MG</abbr>, <abbr title="Twan Basten">TB</abbr>), pp. 899–904.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-KlingaufGBPB.html">DAC-2006-KlingaufGBPB</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>GreenBus: a generic interconnect fabric for transaction level modelling (<abbr title="Wolfgang Klingauf">WK</abbr>, <abbr title="Robert Günzel">RG</abbr>, <abbr title="Oliver Bringmann">OB</abbr>, <abbr title="Pavel Parfuntseu">PP</abbr>, <abbr title="Mark Burton">MB</abbr>), pp. 905–910.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-HerreraV.html">DAC-2006-HerreraV</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/specification.html" title="specification">#specification</a></span></dt><dd>A framework for embedded system specification under different models of computation in SystemC (<abbr title="Fernando Herrera">FH</abbr>, <abbr title="Eugenio Villar">EV</abbr>), pp. 911–914.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-RiccobeneSRB.html">DAC-2006-RiccobeneSRB</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>A model-driven design environment for embedded systems (<abbr title="Elvinia Riccobene">ER</abbr>, <abbr title="Patrizia Scandurra">PS</abbr>, <abbr title="Alberto Rosti">AR</abbr>, <abbr title="Sara Bocchio">SB</abbr>), pp. 915–918.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-PistolLD.html">DAC-2006-PistolLD</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/self.html" title="self">#self</a></span></dt><dd>Design automation for DNA self-assembled nanostructures (<abbr title="Constantin Pistol">CP</abbr>, <abbr title="Alvin R. Lebeck">ARL</abbr>, <abbr title="Chris Dwyer">CD</abbr>), pp. 919–924.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-HwangSC.html">DAC-2006-HwangSC</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Automated design of pin-constrained digital microfluidic arrays for lab-on-a-chip applications* (<abbr title="William L. Hwang">WLH</abbr>, <abbr title="Fei Su">FS</abbr>, <abbr title="Krishnendu Chakrabarty">KC</abbr>), pp. 925–930.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-YuhYC.html">DAC-2006-YuhYC</a> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Placement of digital microfluidic biochips using the t-tree formulation (<abbr title="Ping-Hung Yuh">PHY</abbr>, <abbr title="Chia-Lin Yang">CLY</abbr>, <abbr title="Yao-Wen Chang">YWC</abbr>), pp. 931–934.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-BudnikRBR.html">DAC-2006-BudnikRBR</a></dt><dd>A high density, carbon nanotube capacitor for decoupling applications (<abbr title="Mark M. Budnik">MMB</abbr>, <abbr title="Arijit Raychowdhury">AR</abbr>, <abbr title="Aditya Bansal">AB</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 935–938.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-CarmonaC.html">DAC-2006-CarmonaC</a> <span class="tag"><a href="tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>State encoding of large asynchronous controllers (<abbr title="Josep Carmona">JC</abbr>, <abbr title="Jordi Cortadella">JC</abbr>), pp. 939–944.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-LinZ.html">DAC-2006-LinZ</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An efficient retiming algorithm under setup and hold constraints (<abbr title="Chuan Lin">CL</abbr>, <abbr title="Hai Zhou">HZ</abbr>), pp. 945–950.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-WangDC.html">DAC-2006-WangDC</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>ExtensiveSlackBalance: an approach to make front-end tools aware of clock skew scheduling (<abbr title="Kui Wang">KW</abbr>, <abbr title="Lian Duan">LD</abbr>, <abbr title="Xu Cheng">XC</abbr>), pp. 951–954.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-NakamuraTOTY.html">DAC-2006-NakamuraTOTY</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Budgeting-free hierarchical design method for large scale and high-performance LSIs (<abbr title="Yuichi Nakamura">YN</abbr>, <abbr title="Mitsuru Tagata">MT</abbr>, <abbr title="Takumi Okamoto">TO</abbr>, <abbr title="Shigeyoshi Tawada">ST</abbr>, <abbr title="Ko Yoshikawa">KY</abbr>), pp. 955–958.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-DavoodiS.html">DAC-2006-DavoodiS</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/variability.html" title="variability">#variability</a></span></dt><dd>Variability driven gate sizing for binning yield optimization (<abbr title="Azadeh Davoodi">AD</abbr>, <abbr title="Ankur Srivastava">AS</abbr>), pp. 959–964.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-ZhouM.html">DAC-2006-ZhouM</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Elmore model for energy estimation in RC trees (<abbr title="Quming Zhou">QZ</abbr>, <abbr title="Kartik Mohanram">KM</abbr>), pp. 965–970.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-GhoshMKR.html">DAC-2006-GhoshMKR</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="tag/self.html" title="self">#self</a></span></dt><dd>Self-calibration technique for reduction of hold failures in low-power nano-scaled SRAM (<abbr title="Swaroop Ghosh">SG</abbr>, <abbr title="Saibal Mukhopadhyay">SM</abbr>, <abbr title="Keejong Kim">KK</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 971–976.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-DadgourJB.html">DAC-2006-DadgourJB</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/novel.html" title="novel">#novel</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A novel variation-aware low-power keeper architecture for wide fan-in dynamic gates (<abbr title="Hamed F. Dadgour">HFD</abbr>, <abbr title="Rajiv V. Joshi">RVJ</abbr>, <abbr title="Kaustav Banerjee">KB</abbr>), pp. 977–982.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-ShahGK.html">DAC-2006-ShahGK</a> <span class="tag"><a href="tag/library.html" title="library">#library</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>Standard cell library optimization for leakage reduction (<abbr title="Saumil Shah">SS</abbr>, <abbr title="Puneet Gupta">PG</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>), pp. 983–986.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-BrahmbhattZWQ.html">DAC-2006-BrahmbhattZWQ</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Low-power bus encoding using an adaptive hybrid algorithm (<abbr title="Avnish R. Brahmbhatt">ARB</abbr>, <abbr title="Jingyi Zhang">JZ</abbr>, <abbr title="Qing Wu">QW</abbr>, <abbr title="Qinru Qiu">QQ</abbr>), pp. 987–990.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-LoiASLSB.html">DAC-2006-LoiASLSB</a> <span class="tag"><a href="tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy (<abbr title="Gian Luca Loi">GLL</abbr>, <abbr title="Banit Agrawal">BA</abbr>, <abbr title="Navin Srivastava">NS</abbr>, <abbr title="Sheng-Chih Lin">SCL</abbr>, <abbr title="Timothy Sherwood">TS</abbr>, <abbr title="Kaustav Banerjee">KB</abbr>), pp. 991–996.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-HuaMSSMJD.html">DAC-2006-HuaMSSMJD</a> <span class="tag"><a href="tag/3d.html" title="3d">#3d</a></span></dt><dd>Exploring compromises among timing, power and temperature in three-dimensional integrated circuits (<abbr title="Hao Hua">HH</abbr>, <abbr title="Christopher Mineo">CM</abbr>, <abbr title="Kory Schoenfliess">KS</abbr>, <abbr title="Ambarish M. Sule">AMS</abbr>, <abbr title="Samson Melamed">SM</abbr>, <abbr title="Ravi Jenkal">RJ</abbr>, <abbr title="W. Rhett Davis">WRD</abbr>), pp. 997–1002.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-ShiC.html">DAC-2006-ShiC</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient escape routing for hexagonal array of high density I/Os (<abbr title="Rui Shi">RS</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>), pp. 1003–1008.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-MandrekarBSES.html">DAC-2006-MandrekarBSES</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>System level signal and power integrity analysis methodology for system-in-package applications (<abbr title="Rohan Mandrekar">RM</abbr>, <abbr title="Krishna Bharath">KB</abbr>, <abbr title="Krishna Srinivasan">KS</abbr>, <abbr title="Ege Engin">EE</abbr>, <abbr title="Madhavan Swaminathan">MS</abbr>), pp. 1009–1012.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-BerezaTWKP.html">DAC-2006-BerezaTWKP</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>PELE: pre-emphasis &amp; equalization link estimator to address the effects of signal integrity limitations (<abbr title="William Bereza">WB</abbr>, <abbr title="Yuming Tao">YT</abbr>, <abbr title="Shoujun Wang">SW</abbr>, <abbr title="Tad A. Kwasniewski">TAK</abbr>, <abbr title="Rakesh H. Patel">RHP</abbr>), pp. 1013–1016.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-LaiR.html">DAC-2006-LaiR</a> <span class="tag"><a href="tag/megamodelling.html" title="megamodelling">#megamodelling</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/robust.html" title="robust">#robust</a></span></dt><dd>A multilevel technique for robust and efficient extraction of phase macromodels of digitally controlled oscillators (<abbr title="Xiaolue Lai">XL</abbr>, <abbr title="Jaijeet S. Roychowdhury">JSR</abbr>), pp. 1017–1022.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-WeiD.html">DAC-2006-WeiD</a> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/development.html" title="development">#development</a></span> <span class="tag"><a href="tag/megamodelling.html" title="megamodelling">#megamodelling</a></span></dt><dd>Systematic development of nonlinear analog circuit macromodels through successive operator composition and nonlinear model decoupling (<abbr title="Ying Wei">YW</abbr>, <abbr title="Alex Doboli">AD</abbr>), pp. 1023–1028.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-MeiR.html">DAC-2006-MeiR</a> <span class="tag"><a href="tag/robust.html" title="robust">#robust</a></span></dt><dd>A robust envelope following method applicable to both non-autonomous and oscillatory circuits (<abbr title="Ting Mei">TM</abbr>, <abbr title="Jaijeet S. Roychowdhury">JSR</abbr>), pp. 1029–1034.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-YuL.html">DAC-2006-YuL</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Lookup table based simulation and statistical modeling of Sigma-Delta ADCs (<abbr title="Guo Yu">GY</abbr>, <abbr title="Peng Li">PL</abbr>), pp. 1035–1040.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-GuthausSB.html">DAC-2006-GuthausSB</a> <span class="tag"><a href="tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Clock buffer and wire sizing using sequential programming (<abbr title="Matthew R. Guthaus">MRG</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="Richard B. Brown">RBB</abbr>), pp. 1041–1046.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-VattikondaWC.html">DAC-2006-VattikondaWC</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/robust.html" title="robust">#robust</a></span></dt><dd>Modeling and minimization of PMOS NBTI effect for robust nanometer design (<abbr title="Rakesh Vattikonda">RV</abbr>, <abbr title="Wenping Wang">WW</abbr>, <abbr title="Yu Cao">YC</abbr>), pp. 1047–1052.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-YangCGJ.html">DAC-2006-YangCGJ</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/rank.html" title="rank">#rank</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A parallel low-rank multilevel matrix compression algorithm for parasitic extraction of electrically large structures (<abbr title="Chuanyi Yang">CY</abbr>, <abbr title="Swagato Chakraborty">SC</abbr>, <abbr title="Dipanjan Gope">DG</abbr>, <abbr title="Vikram Jandhyala">VJ</abbr>), pp. 1053–1056.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-KarlBSM.html">DAC-2006-KarlBSM</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Reliability modeling and management in dynamic microprocessor-based systems (<abbr title="Eric Karl">EK</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="Trevor N. Mudge">TNM</abbr>), pp. 1057–1060.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-RawatCKSGZS.html">DAC-2006-RawatCKSGZS</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/proving.html" title="proving">#proving</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>DFM: where’s the proof of value? (<abbr title="Shishpal Rawat">SR</abbr>, <abbr title="Raul Camposano">RC</abbr>, <abbr title="A. Kahng">AK</abbr>, <abbr title="Joseph Sawicki">JS</abbr>, <abbr title="Mike Gianfagna">MG</abbr>, <abbr title="Naeem Zafar">NZ</abbr>, <abbr title="A. Sharan">AS</abbr>), pp. 1061–1062.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-2006-FengH.html">DAC-2006-FengH</a> <span class="tag"><a href="tag/equivalence.html" title="equivalence">#equivalence</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Early cutpoint insertion for high-level software vs. RTL formal combinational equivalence verification (<abbr title="Xiushan Feng">XF</abbr>, <abbr title="Alan J. Hu">AJH</abbr>), pp. 1063–1068.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-DupenloupLM.html">DAC-2006-DupenloupLM</a> <span class="tag"><a href="tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Transistor abstraction for the functional verification of FPGAs (<abbr title="Guy Dupenloup">GD</abbr>, <abbr title="Thierry Lemeunier">TL</abbr>, <abbr title="Roland Mayr">RM</abbr>), pp. 1069–1072.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-AwedhS.html">DAC-2006-AwedhS</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/invariant.html" title="invariant">#invariant</a></span> <span class="tag"><a href="tag/model%20checking.html" title="model checking">#model checking</a></span></dt><dd>Automatic invariant strengthening to prove properties in bounded model checking (<abbr title="Mohammad Awedh">MA</abbr>, <abbr title="Fabio Somenzi">FS</abbr>), pp. 1073–1076.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-PeranandamNRWKR.html">DAC-2006-PeranandamNRWKR</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast falsification based on symbolic bounded property checking (<abbr title="Prakash Mohan Peranandam">PMP</abbr>, <abbr title="Pradeep Kumar Nalla">PKN</abbr>, <abbr title="Jürgen Ruf">JR</abbr>, <abbr title="Roland J. Weiss">RJW</abbr>, <abbr title="Thomas Kropf">TK</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), pp. 1077–1082.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-ChaoCWCW.html">DAC-2006-ChaoCWCW</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Unknown-tolerance analysis and test-quality control for test response compaction using space compactors (<abbr title="Mango Chia-Tso Chao">MCTC</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Seongmoon Wang">SW</abbr>, <abbr title="Srimat T. Chakradhar">STC</abbr>, <abbr title="Wenlong Wei">WW</abbr>), pp. 1083–1088.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-MrugalskiRT.html">DAC-2006-MrugalskiRT</a> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Test response compactor with programmable selector (<abbr title="Grzegorz Mrugalski">GM</abbr>, <abbr title="Janusz Rajski">JR</abbr>, <abbr title="Jerzy Tyszer">JT</abbr>), pp. 1089–1094.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-VrankenGGSH.html">DAC-2006-VrankenGGSH</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>Fault detection and diagnosis with parity trees for space compaction of test responses (<abbr title="Harald P. E. Vranken">HPEV</abbr>, <abbr title="Sandeep Kumar Goel">SKG</abbr>, <abbr title="Andreas Glowatz">AG</abbr>, <abbr title="Jürgen Schlöffel">JS</abbr>, <abbr title="Friedrich Hapke">FH</abbr>), pp. 1095–1098.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-NelsonBDB.html">DAC-2006-NelsonBDB</a> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/physics.html" title="physics">#physics</a></span></dt><dd>Multiple-detect ATPG based on physical neighborhoods (<abbr title="Jeffrey E. Nelson">JEN</abbr>, <abbr title="Jason G. Brown">JGB</abbr>, <abbr title="Rao Desineni">RD</abbr>, <abbr title="R. D. (Shawn) Blanton">RD(B</abbr>), pp. 1099–1102.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-2006-MoffittNMP.html">DAC-2006-MoffittNMP</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span></dt><dd>Constraint-driven floorplan repair (<abbr title="Michael D. Moffitt">MDM</abbr>, <abbr title="Aaron N. Ng">ANN</abbr>, <abbr title="Igor L. Markov">ILM</abbr>, <abbr title="Martha E. Pollack">MEP</abbr>), pp. 1103–1108.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-ShamYC.html">DAC-2006-ShamYC</a></dt><dd>Optimal cell flipping in placement and floorplanning (<abbr title="Chiu-Wing Sham">CWS</abbr>, <abbr title="Evangeline F. Y. Young">EFYY</abbr>, <abbr title="Chris C. N. Chu">CCNC</abbr>), pp. 1109–1114.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-2006-LuoNP.html">DAC-2006-LuoNP</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A new LP based incremental timing driven placement for high performance designs (<abbr title="Tao Luo">TL</abbr>, <abbr title="David Newmark">DN</abbr>, <abbr title="David Z. Pan">DZP</abbr>), pp. 1115–1120.</dd> <div class="pagevis" style="width:5px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>