git clone --depth 1 --no-tags https://github.com/MAmin-y/Computer-Architecture-Course-Projects-S2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724561545
git clone --depth 1 --no-tags https://github.com/vicharak-in/APB_BUS_VAAMAN_VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730685277
git clone --depth 1 --no-tags https://github.com/Ahmed-Rayhan/verilog_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724417537
git clone --depth 1 --no-tags https://github.com/yang151-bit/usb2.0-HS-uvc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725494480
git clone --depth 1 --no-tags https://github.com/junyan-tang/Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730448724
git clone --depth 1 --no-tags https://github.com/aofarmakis/Rapid_Systems_Prototyping.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730221849
git clone --depth 1 --no-tags https://github.com/Srisai5366/100daysrtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726165567
git clone --depth 1 --no-tags https://github.com/Amirreza81/Digital-Systems-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727610799
git clone --depth 1 --no-tags https://github.com/abmfy/digital-design-grp-12.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725854174
git clone --depth 1 --no-tags https://github.com/mohos455/AES-128.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724730763
git clone --depth 1 --no-tags https://github.com/sohamjaiswal/vga-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727821173
git clone --depth 1 --no-tags https://github.com/9291Sam/ece287_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731798742
git clone --depth 1 --no-tags https://github.com/TeerapatChan/hwsynlab-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730595215
git clone --depth 1 --no-tags https://github.com/Ahtishamu/PONG-Basys-3-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732454558
git clone --depth 1 --no-tags https://github.com/nyraa/FPGA-PAC-MAN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728094965
git clone --depth 1 --no-tags https://github.com/AryanBastani/CAD-Midterm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731593666
git clone --depth 1 --no-tags https://github.com/rrahul002/EC311_LogicDesign_FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727881610
git clone --depth 1 --no-tags https://github.com/krishnak1808/pipe-MIPS32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725517667
git clone --depth 1 --no-tags https://github.com/CHAKALI-ERANNA/TAP-Controller-FSM-RTL-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724539863
git clone --depth 1 --no-tags https://github.com/YutongChenVictor/simple-dnn4fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725374077
git clone --depth 1 --no-tags https://github.com/Abhirecket/palindrome_3bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730179226
git clone --depth 1 --no-tags https://github.com/LeeSH825/FPGA_mandelbrot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732006719
git clone --depth 1 --no-tags https://github.com/ahmedoshelmy/VLSI-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729032140
git clone --depth 1 --no-tags https://github.com/Istzqy/CIC-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725156794
git clone --depth 1 --no-tags https://github.com/YI-HAO-SU/AI-ON-CHIP-FOR-MACHINE-LEARNING-AND-INFERENCE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725655604
git clone --depth 1 --no-tags https://github.com/J-MR-T/BUGS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729083196
git clone --depth 1 --no-tags https://github.com/M3rcy1028/2023_CED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728546587
git clone --depth 1 --no-tags https://github.com/mrdunker/PR_with_image_processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724928498
git clone --depth 1 --no-tags https://github.com/abhaytiwari10/counters.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726771439
git clone --depth 1 --no-tags https://github.com/js1x152/Multicycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725806114
git clone --depth 1 --no-tags https://github.com/AlexHack1/EC311-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725234745
git clone --depth 1 --no-tags https://github.com/alikhm4528/LiFi_Phy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724310785
git clone --depth 1 --no-tags https://github.com/Xinjie-Chen/Digital-Logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731485237
git clone --depth 1 --no-tags https://github.com/FareedCodess/Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728358004
git clone --depth 1 --no-tags https://github.com/Navin061102/grc5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724722637
git clone --depth 1 --no-tags https://github.com/frabru99/progettoASI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728146670
git clone --depth 1 --no-tags https://github.com/semihbag/18-Bits-Processor-Implementation-With-Logisim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728081377
git clone --depth 1 --no-tags https://github.com/Abhirecket/Glitch_clock_mux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730525844
git clone --depth 1 --no-tags https://github.com/sherouk304/SPI_master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724021198
git clone --depth 1 --no-tags https://github.com/XuKunyao/asyn_fifo_IncludeAlmost.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725123833
git clone --depth 1 --no-tags https://github.com/salunkead/Verilog-Basic-Concepts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723940840
git clone --depth 1 --no-tags https://github.com/Nipun-9420/Blulb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728589727
git clone --depth 1 --no-tags https://github.com/lcsaszar01/Signal_Sages.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728833053
git clone --depth 1 --no-tags https://github.com/TejasAshokR/trafic_light_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732319024
git clone --depth 1 --no-tags https://github.com/orszoooo/PBLcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730799650
git clone --depth 1 --no-tags https://github.com/forest27xx/verilog-clock-calendar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729915962
git clone --depth 1 --no-tags https://github.com/Harshal17S/car-parking-slot-management-using-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728234711
git clone --depth 1 --no-tags https://github.com/Abhirecket/Atomic-Counters.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724049441
git clone --depth 1 --no-tags https://github.com/Vcroitoru/NN-Digit-Recognition-with-FPGA-Displaying-Output.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725223586
git clone --depth 1 --no-tags https://github.com/Abhirecket/Sequence_generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731884090
git clone --depth 1 --no-tags https://github.com/jilinzheng/SIMON-Said.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724372175
git clone --depth 1 --no-tags https://github.com/AlyamanMas/dd1-proj2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728750925
git clone --depth 1 --no-tags https://github.com/govardhnn/Low_Power_Multidimensional_Sorters.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726146498
git clone --depth 1 --no-tags https://github.com/Qglddd111/cnn_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727633684
git clone --depth 1 --no-tags https://github.com/117XinyuLi/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727302408
git clone --depth 1 --no-tags https://github.com/MachineKiller36/Simple_Verilog_Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732318630
git clone --depth 1 --no-tags https://github.com/meeeeet/Single-Cycle-MIPS32-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732176964
git clone --depth 1 --no-tags https://github.com/OmarMongy/Fast_Adders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726134233
git clone --depth 1 --no-tags https://github.com/abhilash306/8-bit-Cordic-Algoritm-to-calculate-Cosine-and-Sine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728088532
git clone --depth 1 --no-tags https://github.com/KenSu2003/alu_registerfile.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730755295
git clone --depth 1 --no-tags https://github.com/DWARAKRAM/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732357858
git clone --depth 1 --no-tags https://github.com/haoranyan2022/simple_RISC_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725469033
git clone --depth 1 --no-tags https://github.com/ARUNEMB3101/100_Days_Of_RTL_Target.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728243053
git clone --depth 1 --no-tags https://github.com/Abhirecket/Round-Robin-Arbiter-Fixed-Time-Sclices.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724455068
git clone --depth 1 --no-tags https://github.com/Hir0Yat0/Verilog-8-Bit-Simple-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730220801
git clone --depth 1 --no-tags https://github.com/vinis001/SPI-PROTOCOL-DESIGNING.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732271765
git clone --depth 1 --no-tags https://github.com/6902140/cpu_design_verilog-xjtu-version-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728807300
git clone --depth 1 --no-tags https://github.com/tasneem-elhady/8259-PIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731048811
git clone --depth 1 --no-tags https://github.com/Ammar-Bin-Amir/I2C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724991380
git clone --depth 1 --no-tags https://github.com/sprsr/4xSA_Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/723947186
git clone --depth 1 --no-tags https://github.com/Layheng-Hok/Digital-Piano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726389661
git clone --depth 1 --no-tags https://github.com/sprsr/spek_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728024503
git clone --depth 1 --no-tags https://github.com/m1geo/Pi5-Artix-FPGA-Hat.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730899936
git clone --depth 1 --no-tags https://github.com/Abhirecket/Divide-by-three.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724526146
git clone --depth 1 --no-tags https://github.com/Rajneesh-pine/AES_128_Encryption_Standard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726372105
git clone --depth 1 --no-tags https://github.com/KenSu2003/cpu_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730756456
git clone --depth 1 --no-tags https://github.com/ldsj-05/Tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727783356
git clone --depth 1 --no-tags https://github.com/Cili/Right_Note_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727278685
git clone --depth 1 --no-tags https://github.com/LiSeafood/BookCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731618870
git clone --depth 1 --no-tags https://github.com/BigPig-Bro/Pango.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729634225
git clone --depth 1 --no-tags https://github.com/babarose/CSE3215_TermProject_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724761660
git clone --depth 1 --no-tags https://github.com/Joy-Zhe/FPGA-Communication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724015279
git clone --depth 1 --no-tags https://github.com/yceachan/Single-Cycle-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726414839
git clone --depth 1 --no-tags https://github.com/Buzz2Z/EDA_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728164493
git clone --depth 1 --no-tags https://github.com/AidanNowa/EC551_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/724854753
git clone --depth 1 --no-tags https://github.com/Nimesh-Singh/DD_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/726922970
git clone --depth 1 --no-tags https://github.com/SoheilHajianManesh/Computer-Architecture-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725768830
git clone --depth 1 --no-tags https://github.com/6430003421-koraphat-nickname-is-nine/Pong-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728932215
git clone --depth 1 --no-tags https://github.com/Cborgg/Elevator-Control-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/731075458
git clone --depth 1 --no-tags https://github.com/Leonard2310/Verilog_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727116136
git clone --depth 1 --no-tags https://github.com/xNTsai/CA_FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729091066
git clone --depth 1 --no-tags https://github.com/VisonEmbedder/VisionEmbedder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/727101966
git clone --depth 1 --no-tags https://github.com/telos27/rvrtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/728611573
git clone --depth 1 --no-tags https://github.com/franksking4/Plinkoboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/732510858
git clone --depth 1 --no-tags https://github.com/Yixin-Gong/karatsuba_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/730559895
git clone --depth 1 --no-tags https://github.com/Lasya-G/FPGA_Modified-CSR-based-Sparse-matrix-Vector-Multliplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/725478724
git clone --depth 1 --no-tags https://github.com/AUDIY/AUDIY_Verilog_IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/729711880
