---
layout: archive
title: "Skills"
permalink: /skills/
author_profile: true
redirect_from:
  - /skills
---
<a id="top"></a>
<a href="#top" class="back-to-top">Back to Top ⬆️</a>

## Technical Skills

<div class="skill-table">
  <table>
    <tr>
      <td>Languages</td>
      <td>Frameworks</td>
      <td>Tools</td>
      <td>Protocols</td>
    </tr>
    <tr>
      <td><a href="#verilogsystemverilog">Verilog, SystemVerilog</a></td>
      <td><a href="#universal-verification-methodology-uvm">UVM</a></td>
      <td><a href="#synopsys-vcs--design-compiler">Synopsys VCS & Design Compiler</a></td>
      <td><a href="#axi4-streammemory-mappedlite">AXI4</a></td>
    </tr>
    <tr>
      <td><a href="#c-and-c-programming">C, C++</a></td>
      <td><a href="#systemverilog-assertions-sva">SystemVerilog Assertions (SVA)</a></td>
      <td><a href="#verdi-modelsim">Verdi, ModelSim</a></td>
      <td><a href="#usb-2030-protocol">USB 2.0/3.0+</a></td>
    </tr>
    <tr>
      <td><a href="#python-programming-and-scripting">Python</a></td>
      <td><a href="#cuda">CUDA</a></td>
      <td><a href="#unixlinux">UNIX/Linux</a></td>
      <td><a href="#spi-uart-i2c-communication-protocols">Serial Communication - SPI, UART, I2C</a></td>
    </tr>
    <tr>
      <td><a href="#risc-v-and-arm-assembly">RISC-V, ARM</a></td>
      <td><a href="#stm32cube">STM32Cube</a></td>
      <td><a href="#git-version-control">Git</a></td>
      <td><a href="#ethernet-protocol">Ethernet</a></td>
    </tr>
    <tr>
      <td><a href="#shell-scripting">Shell Scripting</a></td>
      <td><a href="#murphi">Murphi</a></td>
      <td><a href="#vivado-xilinx-fpga--quartus-altera-fpga">Vivado & Quartus</a></td>
      <td><a href="#tcpip-protocol">TCP/IP</a></td>
    </tr>
    <tr>
      <td><a href="#matlab">MATLAB</a></td>
      <td><a href="#posixboost-threads">POSIX/Boost Threads</a></td>
      <td><a href="#cadence-xcelium-questasim">Cadence Xcelium, QuestaSim</a></td>
      <td><a href="#rgmii-gmii-mii">RGMII, GMII, MII</a></td>
    </tr>
    <tr>
      <td><a href="#tcl">Tcl</a></td>
      <td><a href="#osi-open-system-interconnection-model">OSI Model</a></td>
      <td><a href="#cadence-virtuoso">Cadence Virtuoso</a></td>
      <td><a href="#pcie">PCIe</a></td>
    </tr>
    <tr>
      <td><a href="#perl">Perl</a></td>
      <td>=============</td>
      <td><a href="#altium-designer">Altium Designer</a></td>
      <td>=============</td>
    </tr>
    <tr>
      <td><a href="#vhdl">VHDL</a></td>
      <td></td>
      <td>=============</td>
      <td></td>
    </tr>
    <tr>
      <td>=============</td>
      <td></td>
      <td></td>
      <td></td>
    </tr>
  </table>
</div>

&nbsp;

### Verilog/SystemVerilog

### C and C++ Programming

### Python (Programming and Scripting)

### RISC-V and ARM Assembly

### Universal Verification Methodology (UVM)

### Synopsys VCS & Design Compiler

### Verdi, ModelSim

### SystemVerilog Assertions (SVA)

### UNIX/Linux 

### Git Version Control

### Shell Scripting

### AXI4 Stream/Memory-Mapped/Lite

### USB 2.0/3.0+ Protocol

### Vivado (Xilinx FPGA) & Quartus (Altera FPGA)

### SPI, UART, I2C Communication Protocols

### Ethernet Protocol

### TCP/IP Protocol

### CUDA

### Cadence Xcelium, QuestaSim

### POSIX/Boost Threads

### MATLAB

### Cadence Virtuoso

### OSI (Open System Interconnection) Model

### STM32Cube

### Murphi

### RGMII, GMII, MII

### Tcl

### PCIe

### Altium Designer

### Perl

### VHDL
