# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../project_1.srcs/sources_1/bd/embsys/ipshared/b65a" --include "../../../../../project_1.srcs/sources_1/bd/embsys/ipshared/ec67/hdl" --include "../../../../../project_1.srcs/sources_1/ip/clk_wiz_0" \
"nexysA7fpga_func_synth.v" \

# Do not sort compile order
nosort
