<profile>

<section name = "Vivado HLS Report for 'example'" level="0">
<item name = "Date">Sat Mar 10 18:02:20 2018
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">proj_axi_master</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">13.33</item>
<item name = "Clock uncertainty (ns)">1.67</item>
<item name = "Estimated clock period (ns)">11.67</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">217, 217, 217, 217, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- memcpy.buff.a">51, 51, 3, 1, 1, 50, yes</column>
<column name="- Loop 2">100, 100, 2, -, -, 50, no</column>
<column name="- memcpy.a.buff.gep">51, 51, 3, 1, 1, 50, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 189</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, -, 512, 580</column>
<column name="Memory">1, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 275</column>
<column name="Register">-, -, 136, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">1, 0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="example_a_m_axi_U">example_a_m_axi, 2, 0, 512, 580</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buff_U">example_buff, 1, 0, 0, 50, 32, 1, 1600</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_181_p2">+, 0, 0, 15, 6, 1</column>
<column name="indvar_next5_fu_205_p2">+, 0, 0, 15, 6, 1</column>
<column name="indvar_next_fu_164_p2">+, 0, 0, 15, 6, 1</column>
<column name="tmp_2_fu_192_p2">+, 0, 0, 39, 32, 7</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_pp1_stage0_11001">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_state12_io">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_state16_io">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_state9_pp0_stage0_iter1">and, 0, 0, 8, 1, 1</column>
<column name="exitcond1_fu_158_p2">icmp, 0, 0, 11, 6, 5</column>
<column name="exitcond6_fu_199_p2">icmp, 0, 0, 11, 6, 5</column>
<column name="exitcond_fu_175_p2">icmp, 0, 0, 11, 6, 5</column>
<column name="ap_enable_pp0">xor, 0, 0, 8, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 8, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 8, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 8, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="a_blk_n_AR">9, 2, 1, 2</column>
<column name="a_blk_n_AW">9, 2, 1, 2</column>
<column name="a_blk_n_B">9, 2, 1, 2</column>
<column name="a_blk_n_R">9, 2, 1, 2</column>
<column name="a_blk_n_W">9, 2, 1, 2</column>
<column name="ap_NS_fsm">89, 18, 1, 18</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_indvar_phi_fu_128_p4">9, 2, 6, 12</column>
<column name="ap_sig_ioackin_a_ARREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_a_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_a_WREADY">9, 2, 1, 2</column>
<column name="buff_address0">27, 5, 6, 30</column>
<column name="buff_d0">15, 3, 32, 96</column>
<column name="i_reg_136">9, 2, 6, 12</column>
<column name="indvar4_reg_147">9, 2, 6, 12</column>
<column name="indvar_reg_124">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_read_reg_225">32, 0, 32, 0</column>
<column name="ap_CS_fsm">17, 0, 17, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_a_ARREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_a_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_a_WREADY">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter1_exitcond1_reg_216">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter1_indvar_reg_124">6, 0, 6, 0</column>
<column name="ap_reg_pp1_iter1_exitcond6_reg_244">1, 0, 1, 0</column>
<column name="buff_addr_1_reg_239">6, 0, 6, 0</column>
<column name="buff_load_1_reg_258">32, 0, 32, 0</column>
<column name="exitcond1_reg_216">1, 0, 1, 0</column>
<column name="exitcond6_reg_244">1, 0, 1, 0</column>
<column name="i_1_reg_234">6, 0, 6, 0</column>
<column name="i_reg_136">6, 0, 6, 0</column>
<column name="indvar4_reg_147">6, 0, 6, 0</column>
<column name="indvar_next_reg_220">6, 0, 6, 0</column>
<column name="indvar_reg_124">6, 0, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, example, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, example, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, example, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, example, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, example, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, example, return value</column>
<column name="m_axi_a_AWVALID">out, 1, m_axi, a, pointer</column>
<column name="m_axi_a_AWREADY">in, 1, m_axi, a, pointer</column>
<column name="m_axi_a_AWADDR">out, 32, m_axi, a, pointer</column>
<column name="m_axi_a_AWID">out, 1, m_axi, a, pointer</column>
<column name="m_axi_a_AWLEN">out, 8, m_axi, a, pointer</column>
<column name="m_axi_a_AWSIZE">out, 3, m_axi, a, pointer</column>
<column name="m_axi_a_AWBURST">out, 2, m_axi, a, pointer</column>
<column name="m_axi_a_AWLOCK">out, 2, m_axi, a, pointer</column>
<column name="m_axi_a_AWCACHE">out, 4, m_axi, a, pointer</column>
<column name="m_axi_a_AWPROT">out, 3, m_axi, a, pointer</column>
<column name="m_axi_a_AWQOS">out, 4, m_axi, a, pointer</column>
<column name="m_axi_a_AWREGION">out, 4, m_axi, a, pointer</column>
<column name="m_axi_a_AWUSER">out, 1, m_axi, a, pointer</column>
<column name="m_axi_a_WVALID">out, 1, m_axi, a, pointer</column>
<column name="m_axi_a_WREADY">in, 1, m_axi, a, pointer</column>
<column name="m_axi_a_WDATA">out, 32, m_axi, a, pointer</column>
<column name="m_axi_a_WSTRB">out, 4, m_axi, a, pointer</column>
<column name="m_axi_a_WLAST">out, 1, m_axi, a, pointer</column>
<column name="m_axi_a_WID">out, 1, m_axi, a, pointer</column>
<column name="m_axi_a_WUSER">out, 1, m_axi, a, pointer</column>
<column name="m_axi_a_ARVALID">out, 1, m_axi, a, pointer</column>
<column name="m_axi_a_ARREADY">in, 1, m_axi, a, pointer</column>
<column name="m_axi_a_ARADDR">out, 32, m_axi, a, pointer</column>
<column name="m_axi_a_ARID">out, 1, m_axi, a, pointer</column>
<column name="m_axi_a_ARLEN">out, 8, m_axi, a, pointer</column>
<column name="m_axi_a_ARSIZE">out, 3, m_axi, a, pointer</column>
<column name="m_axi_a_ARBURST">out, 2, m_axi, a, pointer</column>
<column name="m_axi_a_ARLOCK">out, 2, m_axi, a, pointer</column>
<column name="m_axi_a_ARCACHE">out, 4, m_axi, a, pointer</column>
<column name="m_axi_a_ARPROT">out, 3, m_axi, a, pointer</column>
<column name="m_axi_a_ARQOS">out, 4, m_axi, a, pointer</column>
<column name="m_axi_a_ARREGION">out, 4, m_axi, a, pointer</column>
<column name="m_axi_a_ARUSER">out, 1, m_axi, a, pointer</column>
<column name="m_axi_a_RVALID">in, 1, m_axi, a, pointer</column>
<column name="m_axi_a_RREADY">out, 1, m_axi, a, pointer</column>
<column name="m_axi_a_RDATA">in, 32, m_axi, a, pointer</column>
<column name="m_axi_a_RLAST">in, 1, m_axi, a, pointer</column>
<column name="m_axi_a_RID">in, 1, m_axi, a, pointer</column>
<column name="m_axi_a_RUSER">in, 1, m_axi, a, pointer</column>
<column name="m_axi_a_RRESP">in, 2, m_axi, a, pointer</column>
<column name="m_axi_a_BVALID">in, 1, m_axi, a, pointer</column>
<column name="m_axi_a_BREADY">out, 1, m_axi, a, pointer</column>
<column name="m_axi_a_BRESP">in, 2, m_axi, a, pointer</column>
<column name="m_axi_a_BID">in, 1, m_axi, a, pointer</column>
<column name="m_axi_a_BUSER">in, 1, m_axi, a, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">11.67</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'a_rd_req', example.cpp:109">readreq, 11.67, 11.67, -, -, -, m_axi, request, &apos;a&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
