// Seed: 28126957
module module_0 (
    input  uwire id_0,
    input  uwire id_1,
    output tri1  id_2,
    output wor   id_3,
    input  tri0  id_4,
    input  uwire id_5,
    input  uwire id_6,
    input  tri   id_7,
    input  wand  id_8,
    input  wire  id_9,
    input  uwire id_10
);
  id_12(
      .id_0(id_8 - 1)
  );
  assign id_2 = id_1;
  wire id_13;
endmodule
module module_1 (
    output wor id_0,
    output tri1 id_1,
    input supply0 id_2,
    input supply0 id_3
    , id_10,
    input supply1 id_4,
    input wire id_5,
    inout supply1 id_6,
    input supply0 id_7,
    input wand id_8
);
  wire id_11;
  module_0(
      id_2, id_6, id_1, id_6, id_6, id_5, id_7, id_7, id_2, id_5, id_2
  );
endmodule
