// Seed: 1207194953
module module_0 (
    input id_1,
    output reg id_2
);
  reg id_3;
  always
    if (id_2)
      if (id_2)
        #1 begin
          id_3[1] = id_2;
          id_1 <= id_2 && id_2;
          begin
            id_3 <= id_3;
            id_2 <= id_1;
          end
          @(posedge id_2) if (id_1) @(posedge 1) if (1) id_2 <= id_1;
        end
      else begin
        if (id_2) begin
          if (id_3);
          begin
            id_3 <= id_2 == 1'b0 * 1;
          end
          id_2 <= #1 id_1;
          @(posedge id_1, id_3 or id_3) id_1 <= id_1;
        end
      end
  real id_4;
endmodule
