|DE10_Nano_golden_top
ADC_CONVST <= <GND>
ADC_SCK <= <GND>
ADC_SDI <= <GND>
ADC_SDO => ~NO_FANOUT~
ARDUINO_IO[0] <> <UNC>
ARDUINO_IO[1] <> <UNC>
ARDUINO_IO[2] <> <UNC>
ARDUINO_IO[3] <> <UNC>
ARDUINO_IO[4] <> <UNC>
ARDUINO_IO[5] <> <UNC>
ARDUINO_IO[6] <> <UNC>
ARDUINO_IO[7] <> <UNC>
ARDUINO_IO[8] <> <UNC>
ARDUINO_IO[9] <> <UNC>
ARDUINO_IO[10] <> <UNC>
ARDUINO_IO[11] <> <UNC>
ARDUINO_IO[12] <> <UNC>
ARDUINO_IO[13] <> <UNC>
ARDUINO_IO[14] <> <UNC>
ARDUINO_IO[15] <> <UNC>
ARDUINO_RESET_N <> <UNC>
FPGA_CLK1_50 => counter[0].CLK
FPGA_CLK1_50 => counter[1].CLK
FPGA_CLK1_50 => counter[2].CLK
FPGA_CLK1_50 => counter[3].CLK
FPGA_CLK1_50 => counter[4].CLK
FPGA_CLK1_50 => counter[5].CLK
FPGA_CLK1_50 => counter[6].CLK
FPGA_CLK1_50 => counter[7].CLK
FPGA_CLK1_50 => counter[8].CLK
FPGA_CLK1_50 => counter[9].CLK
FPGA_CLK1_50 => counter[10].CLK
FPGA_CLK1_50 => counter[11].CLK
FPGA_CLK1_50 => counter[12].CLK
FPGA_CLK1_50 => counter[13].CLK
FPGA_CLK1_50 => counter[14].CLK
FPGA_CLK1_50 => counter[15].CLK
FPGA_CLK2_50 => ~NO_FANOUT~
FPGA_CLK3_50 => ~NO_FANOUT~
GPIO_0[0] <> <UNC>
GPIO_0[1] <> <UNC>
GPIO_0[2] <> <UNC>
GPIO_0[3] <> <UNC>
GPIO_0[4] <> <UNC>
GPIO_0[5] <> <UNC>
GPIO_0[6] <> <UNC>
GPIO_0[7] <> <UNC>
GPIO_0[8] <> <UNC>
GPIO_0[9] <> <UNC>
GPIO_0[10] <> <UNC>
GPIO_0[11] <> <UNC>
GPIO_0[12] <> <UNC>
GPIO_0[13] <> <UNC>
GPIO_0[14] <> <UNC>
GPIO_0[15] <> <UNC>
GPIO_0[16] <> <UNC>
GPIO_0[17] <> <UNC>
GPIO_0[18] <> <UNC>
GPIO_0[19] <> <UNC>
GPIO_0[20] <> <UNC>
GPIO_0[21] <> <UNC>
GPIO_0[22] <> <UNC>
GPIO_0[23] <> <UNC>
GPIO_0[24] <> <UNC>
GPIO_0[25] <> <UNC>
GPIO_0[26] <> <UNC>
GPIO_0[27] <> <UNC>
GPIO_0[28] <> <UNC>
GPIO_0[29] <> <UNC>
GPIO_0[30] <> <UNC>
GPIO_0[31] <> <UNC>
GPIO_0[32] <> <UNC>
GPIO_0[33] <> <UNC>
GPIO_0[34] <> <UNC>
GPIO_0[35] <> <UNC>
GPIO_1[0] <> <UNC>
GPIO_1[1] <> <UNC>
GPIO_1[2] <> <UNC>
GPIO_1[3] <> <UNC>
GPIO_1[4] <> <UNC>
GPIO_1[5] <> <UNC>
GPIO_1[6] <> <UNC>
GPIO_1[7] <> <UNC>
GPIO_1[8] <> <UNC>
GPIO_1[9] <> <UNC>
GPIO_1[10] <> <UNC>
GPIO_1[11] <> <UNC>
GPIO_1[12] <> <UNC>
GPIO_1[13] <> <UNC>
GPIO_1[14] <> <UNC>
GPIO_1[15] <> <UNC>
GPIO_1[16] <> <UNC>
GPIO_1[17] <> <UNC>
GPIO_1[18] <> <UNC>
GPIO_1[19] <> <UNC>
GPIO_1[20] <> <UNC>
GPIO_1[21] <> <UNC>
GPIO_1[22] <> <UNC>
GPIO_1[23] <> <UNC>
GPIO_1[24] <> <UNC>
GPIO_1[25] <> <UNC>
GPIO_1[26] <> <UNC>
GPIO_1[27] <> <UNC>
GPIO_1[28] <> <UNC>
GPIO_1[29] <> <UNC>
GPIO_1[30] <> <UNC>
GPIO_1[31] <> <UNC>
GPIO_1[32] <> <UNC>
GPIO_1[33] <> <UNC>
GPIO_1[34] <> <UNC>
GPIO_1[35] <> <UNC>
HDMI_I2C_SCL <> <UNC>
HDMI_I2C_SDA <> <UNC>
HDMI_I2S <> <UNC>
HDMI_LRCLK <> <UNC>
HDMI_MCLK <> <UNC>
HDMI_SCLK <> <UNC>
HDMI_TX_CLK <= <GND>
HDMI_TX_D[0] <= <GND>
HDMI_TX_D[1] <= <GND>
HDMI_TX_D[2] <= <GND>
HDMI_TX_D[3] <= <GND>
HDMI_TX_D[4] <= <GND>
HDMI_TX_D[5] <= <GND>
HDMI_TX_D[6] <= <GND>
HDMI_TX_D[7] <= <GND>
HDMI_TX_D[8] <= <GND>
HDMI_TX_D[9] <= <GND>
HDMI_TX_D[10] <= <GND>
HDMI_TX_D[11] <= <GND>
HDMI_TX_D[12] <= <GND>
HDMI_TX_D[13] <= <GND>
HDMI_TX_D[14] <= <GND>
HDMI_TX_D[15] <= <GND>
HDMI_TX_D[16] <= <GND>
HDMI_TX_D[17] <= <GND>
HDMI_TX_D[18] <= <GND>
HDMI_TX_D[19] <= <GND>
HDMI_TX_D[20] <= <GND>
HDMI_TX_D[21] <= <GND>
HDMI_TX_D[22] <= <GND>
HDMI_TX_D[23] <= <GND>
HDMI_TX_DE <= <GND>
HDMI_TX_HS <= <GND>
HDMI_TX_INT => ~NO_FANOUT~
HDMI_TX_VS <= <GND>
KEY[0] => reset_in.DATAIN
KEY[1] => ~NO_FANOUT~
LED[0] <= top:cpu.port2
LED[1] <= top:cpu.port2
LED[2] <= top:cpu.port2
LED[3] <= top:cpu.port2
LED[4] <= top:cpu.port2
LED[5] <= top:cpu.port2
LED[6] <= top:cpu.port2
LED[7] <= top:cpu.port2
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~


|DE10_Nano_golden_top|top:cpu
clock => control:c.clock
clock => instruction_memory:instrs.clock
clock => decoder:dec.clock
clock => alu:arith.clock
clock => data_memory_top:mem.clock
clock => stage5_top:s5.clock
reset => control:c.reset
reset => instruction_memory:instrs.reset
reset => stage5_top:s5.reset
display[0] <= stage5_top:s5.instruction_addr[0]
display[1] <= stage5_top:s5.instruction_addr[1]
display[2] <= stage5_top:s5.instruction_addr[2]
display[3] <= stage5_top:s5.instruction_addr[3]
display[4] <= stage5_top:s5.instruction_addr[4]
display[5] <= stage5_top:s5.instruction_addr[5]
display[6] <= stage5_top:s5.instruction_addr[6]
display[7] <= stage5_top:s5.instruction_addr[7]


|DE10_Nano_golden_top|top:cpu|control:c
clock => stage[0]~reg0.CLK
clock => stage[1]~reg0.CLK
clock => stage[2]~reg0.CLK
clock => stage[3]~reg0.CLK
clock => stage[4]~reg0.CLK
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
stage[0] <= stage[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stage[1] <= stage[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stage[2] <= stage[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stage[3] <= stage[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
stage[4] <= stage[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Nano_golden_top|top:cpu|instruction_memory:instrs
clock => instruction[0]~reg0.CLK
clock => instruction[1]~reg0.CLK
clock => instruction[2]~reg0.CLK
clock => instruction[3]~reg0.CLK
clock => instruction[4]~reg0.CLK
clock => instruction[5]~reg0.CLK
clock => instruction[6]~reg0.CLK
clock => instruction[7]~reg0.CLK
clock => instruction[8]~reg0.CLK
clock => instruction[9]~reg0.CLK
clock => instruction[10]~reg0.CLK
clock => instruction[11]~reg0.CLK
clock => instruction[12]~reg0.CLK
clock => instruction[13]~reg0.CLK
clock => instruction[14]~reg0.CLK
clock => instruction[15]~reg0.CLK
clock => instruction[16]~reg0.CLK
clock => instruction[17]~reg0.CLK
clock => instruction[18]~reg0.CLK
clock => instruction[19]~reg0.CLK
clock => instruction[20]~reg0.CLK
clock => instruction[21]~reg0.CLK
clock => instruction[22]~reg0.CLK
clock => instruction[23]~reg0.CLK
clock => instruction[24]~reg0.CLK
clock => instruction[25]~reg0.CLK
clock => instruction[26]~reg0.CLK
clock => instruction[27]~reg0.CLK
clock => instruction[28]~reg0.CLK
clock => instruction[29]~reg0.CLK
clock => instruction[30]~reg0.CLK
clock => instruction[31]~reg0.CLK
reset => instruction[7]~reg0.ENA
reset => instruction[6]~reg0.ENA
reset => instruction[5]~reg0.ENA
reset => instruction[4]~reg0.ENA
reset => instruction[3]~reg0.ENA
reset => instruction[2]~reg0.ENA
reset => instruction[1]~reg0.ENA
reset => instruction[0]~reg0.ENA
reset => instruction[8]~reg0.ENA
reset => instruction[9]~reg0.ENA
reset => instruction[10]~reg0.ENA
reset => instruction[11]~reg0.ENA
reset => instruction[12]~reg0.ENA
reset => instruction[13]~reg0.ENA
reset => instruction[14]~reg0.ENA
reset => instruction[15]~reg0.ENA
reset => instruction[16]~reg0.ENA
reset => instruction[17]~reg0.ENA
reset => instruction[18]~reg0.ENA
reset => instruction[19]~reg0.ENA
reset => instruction[20]~reg0.ENA
reset => instruction[21]~reg0.ENA
reset => instruction[22]~reg0.ENA
reset => instruction[23]~reg0.ENA
reset => instruction[24]~reg0.ENA
reset => instruction[25]~reg0.ENA
reset => instruction[26]~reg0.ENA
reset => instruction[27]~reg0.ENA
reset => instruction[28]~reg0.ENA
reset => instruction[29]~reg0.ENA
reset => instruction[30]~reg0.ENA
reset => instruction[31]~reg0.ENA
long_instruction_addr[0] => ~NO_FANOUT~
long_instruction_addr[1] => ~NO_FANOUT~
long_instruction_addr[2] => mem.RADDR
long_instruction_addr[3] => mem.RADDR1
long_instruction_addr[4] => mem.RADDR2
long_instruction_addr[5] => mem.RADDR3
long_instruction_addr[6] => mem.RADDR4
long_instruction_addr[7] => mem.RADDR5
long_instruction_addr[8] => mem.RADDR6
long_instruction_addr[9] => mem.RADDR7
long_instruction_addr[10] => ~NO_FANOUT~
long_instruction_addr[11] => ~NO_FANOUT~
long_instruction_addr[12] => ~NO_FANOUT~
long_instruction_addr[13] => ~NO_FANOUT~
long_instruction_addr[14] => ~NO_FANOUT~
long_instruction_addr[15] => ~NO_FANOUT~
long_instruction_addr[16] => ~NO_FANOUT~
long_instruction_addr[17] => ~NO_FANOUT~
long_instruction_addr[18] => ~NO_FANOUT~
long_instruction_addr[19] => ~NO_FANOUT~
long_instruction_addr[20] => ~NO_FANOUT~
long_instruction_addr[21] => ~NO_FANOUT~
long_instruction_addr[22] => ~NO_FANOUT~
long_instruction_addr[23] => ~NO_FANOUT~
long_instruction_addr[24] => ~NO_FANOUT~
long_instruction_addr[25] => ~NO_FANOUT~
long_instruction_addr[26] => ~NO_FANOUT~
long_instruction_addr[27] => ~NO_FANOUT~
long_instruction_addr[28] => ~NO_FANOUT~
long_instruction_addr[29] => ~NO_FANOUT~
long_instruction_addr[30] => ~NO_FANOUT~
long_instruction_addr[31] => ~NO_FANOUT~
instruction[0] <= instruction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[1] <= instruction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[2] <= instruction[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[3] <= instruction[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[4] <= instruction[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[5] <= instruction[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[6] <= instruction[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[7] <= instruction[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[8] <= instruction[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[9] <= instruction[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[10] <= instruction[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[11] <= instruction[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[12] <= instruction[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[13] <= instruction[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[14] <= instruction[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[15] <= instruction[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[16] <= instruction[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[17] <= instruction[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[18] <= instruction[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[19] <= instruction[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[20] <= instruction[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[21] <= instruction[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[22] <= instruction[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[23] <= instruction[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[24] <= instruction[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[25] <= instruction[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[26] <= instruction[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[27] <= instruction[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[28] <= instruction[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[29] <= instruction[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[30] <= instruction[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[31] <= instruction[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Nano_golden_top|top:cpu|decoder:dec
clock => imm[0]~reg0.CLK
clock => imm[1]~reg0.CLK
clock => imm[2]~reg0.CLK
clock => imm[3]~reg0.CLK
clock => imm[4]~reg0.CLK
clock => imm[5]~reg0.CLK
clock => imm[6]~reg0.CLK
clock => imm[7]~reg0.CLK
clock => imm[8]~reg0.CLK
clock => imm[9]~reg0.CLK
clock => imm[10]~reg0.CLK
clock => imm[11]~reg0.CLK
clock => imm[12]~reg0.CLK
clock => imm[13]~reg0.CLK
clock => imm[14]~reg0.CLK
clock => imm[15]~reg0.CLK
clock => imm[16]~reg0.CLK
clock => imm[17]~reg0.CLK
clock => imm[18]~reg0.CLK
clock => imm[19]~reg0.CLK
clock => imm[20]~reg0.CLK
clock => imm[21]~reg0.CLK
clock => imm[22]~reg0.CLK
clock => imm[23]~reg0.CLK
clock => imm[24]~reg0.CLK
clock => imm[25]~reg0.CLK
clock => imm[26]~reg0.CLK
clock => imm[27]~reg0.CLK
clock => imm[28]~reg0.CLK
clock => imm[29]~reg0.CLK
clock => imm[30]~reg0.CLK
clock => imm[31]~reg0.CLK
clock => rd[0]~reg0.CLK
clock => rd[1]~reg0.CLK
clock => rd[2]~reg0.CLK
clock => rd[3]~reg0.CLK
clock => rd[4]~reg0.CLK
clock => load_type[0]~reg0.CLK
clock => load_type[1]~reg0.CLK
clock => load_type[2]~reg0.CLK
clock => branch_type[0]~reg0.CLK
clock => branch_type[1]~reg0.CLK
clock => branch_type[2]~reg0.CLK
clock => branch_type[3]~reg0.CLK
clock => instr_type[0]~reg0.CLK
clock => instr_type[1]~reg0.CLK
clock => instr_type[2]~reg0.CLK
clock => instr_type[3]~reg0.CLK
clock => instr_type[4]~reg0.CLK
clock => instr_type[5]~reg0.CLK
clock => instr_type[6]~reg0.CLK
clock => instr_type[7]~reg0.CLK
line[0] => Equal0.IN2
line[0] => Equal1.IN3
line[0] => Equal3.IN5
line[0] => Equal4.IN4
line[0] => Equal5.IN3
line[0] => Equal6.IN1
line[0] => Equal7.IN2
line[1] => Equal0.IN1
line[1] => Equal1.IN2
line[1] => Equal3.IN4
line[1] => Equal4.IN3
line[1] => Equal5.IN2
line[1] => Equal6.IN0
line[1] => Equal7.IN1
line[2] => Equal0.IN6
line[2] => Equal1.IN6
line[2] => Equal3.IN3
line[2] => Equal4.IN2
line[2] => Equal5.IN6
line[2] => Equal6.IN6
line[2] => Equal7.IN6
line[3] => Equal0.IN5
line[3] => Equal1.IN5
line[3] => Equal3.IN2
line[3] => Equal4.IN6
line[3] => Equal5.IN5
line[3] => Equal6.IN5
line[3] => Equal7.IN5
line[4] => Equal0.IN0
line[4] => Equal1.IN1
line[4] => Equal3.IN6
line[4] => Equal4.IN5
line[4] => Equal5.IN4
line[4] => Equal6.IN4
line[4] => Equal7.IN4
line[5] => Equal0.IN4
line[5] => Equal1.IN0
line[5] => Equal3.IN1
line[5] => Equal4.IN1
line[5] => Equal5.IN1
line[5] => Equal6.IN3
line[5] => Equal7.IN0
line[6] => Equal0.IN3
line[6] => Equal1.IN4
line[6] => Equal3.IN0
line[6] => Equal4.IN0
line[6] => Equal5.IN0
line[6] => Equal6.IN2
line[6] => Equal7.IN3
line[7] => GetImm.DATAA
line[7] => imm_logic[0].DATAA
line[7] => rd[0]~reg0.DATAIN
line[8] => GetImm.DATAA
line[8] => imm_logic[1].DATAA
line[8] => rd[1]~reg0.DATAIN
line[9] => GetImm.DATAA
line[9] => imm_logic[2].DATAA
line[9] => rd[2]~reg0.DATAIN
line[10] => GetImm.DATAA
line[10] => imm_logic[3].DATAA
line[10] => rd[3]~reg0.DATAIN
line[11] => GetImm.DATAA
line[11] => imm_logic[4].DATAA
line[11] => rd[4]~reg0.DATAIN
line[12] => Decoder0.IN1
line[12] => Mux0.IN5
line[12] => GetImm.DATAA
line[12] => load_type[1]~reg0.DATAIN
line[13] => Mux0.IN4
line[13] => GetImm.DATAA
line[13] => load_type[2]~reg0.DATAIN
line[14] => Decoder0.IN0
line[14] => GetImm.DATAA
line[15] => GetImm.DATAA
line[15] => rs1_async[0].DATAIN
line[16] => GetImm.DATAA
line[16] => rs1_async[1].DATAIN
line[17] => GetImm.DATAA
line[17] => rs1_async[2].DATAIN
line[18] => GetImm.DATAA
line[18] => rs1_async[3].DATAIN
line[19] => GetImm.DATAA
line[19] => rs1_async[4].DATAIN
line[20] => GetImm.DATAA
line[20] => GetImm.DATAB
line[20] => GetImm.DATAA
line[20] => GetImm.DATAA
line[20] => rs2_async[0].DATAIN
line[21] => GetImm.DATAB
line[21] => GetImm.DATAA
line[21] => rs2_async[1].DATAIN
line[22] => GetImm.DATAB
line[22] => GetImm.DATAA
line[22] => rs2_async[2].DATAIN
line[23] => GetImm.DATAB
line[23] => GetImm.DATAA
line[23] => rs2_async[3].DATAIN
line[24] => GetImm.DATAB
line[24] => GetImm.DATAA
line[24] => rs2_async[4].DATAIN
line[25] => imm[5]~reg0.DATAIN
line[25] => Equal2.IN6
line[26] => imm[6]~reg0.DATAIN
line[26] => Equal2.IN5
line[27] => imm[7]~reg0.DATAIN
line[27] => Equal2.IN4
line[28] => imm[8]~reg0.DATAIN
line[28] => Equal2.IN3
line[29] => imm[9]~reg0.DATAIN
line[29] => Equal2.IN2
line[30] => imm[10]~reg0.DATAIN
line[30] => Equal2.IN0
line[31] => GetImm.DATAB
line[31] => GetImm.DATAB
line[31] => GetImm.DATAB
line[31] => GetImm.DATAB
line[31] => GetImm.DATAB
line[31] => GetImm.DATAB
line[31] => GetImm.DATAB
line[31] => GetImm.DATAB
line[31] => GetImm.DATAB
line[31] => GetImm.DATAA
line[31] => GetImm.DATAA
line[31] => GetImm.DATAA
line[31] => GetImm.DATAA
line[31] => GetImm.DATAA
line[31] => GetImm.DATAA
line[31] => GetImm.DATAA
line[31] => GetImm.DATAA
line[31] => GetImm.DATAA
line[31] => GetImm.DATAA
line[31] => GetImm.DATAA
line[31] => GetImm.DATAA
line[31] => GetImm.DATAA
line[31] => GetImm.DATAA
line[31] => GetImm.DATAA
line[31] => GetImm.DATAA
line[31] => GetImm.DATAA
line[31] => GetImm.DATAA
line[31] => GetImm.DATAA
line[31] => GetImm.DATAA
line[31] => GetImm.DATAA
line[31] => GetImm.DATAA
line[31] => GetImm.DATAA
line[31] => GetImm.DATAA
line[31] => GetImm.DATAA
line[31] => GetImm.DATAA
line[31] => imm_logic[19].DATAA
line[31] => imm_logic[18].DATAA
line[31] => imm_logic[17].DATAA
line[31] => imm_logic[16].DATAA
line[31] => imm_logic[15].DATAA
line[31] => imm_logic[14].DATAA
line[31] => imm_logic[13].DATAA
line[31] => imm_logic[12].DATAA
line[31] => imm_logic[11].DATAA
line[31] => imm[31]~reg0.DATAIN
line[31] => imm[30]~reg0.DATAIN
line[31] => imm[29]~reg0.DATAIN
line[31] => imm[28]~reg0.DATAIN
line[31] => imm[27]~reg0.DATAIN
line[31] => imm[26]~reg0.DATAIN
line[31] => imm[25]~reg0.DATAIN
line[31] => imm[24]~reg0.DATAIN
line[31] => imm[23]~reg0.DATAIN
line[31] => imm[22]~reg0.DATAIN
line[31] => imm[21]~reg0.DATAIN
line[31] => imm[20]~reg0.DATAIN
line[31] => Equal2.IN1
instr_type[0] <= instr_type[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_type[1] <= instr_type[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_type[2] <= instr_type[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_type[3] <= instr_type[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_type[4] <= instr_type[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_type[5] <= instr_type[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_type[6] <= instr_type[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr_type[7] <= instr_type[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_type[0] <= branch_type[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_type[1] <= branch_type[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_type[2] <= branch_type[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_type[3] <= branch_type[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_type[0] <= load_type[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_type[1] <= load_type[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_type[2] <= load_type[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_async[0] <= line[15].DB_MAX_OUTPUT_PORT_TYPE
rs1_async[1] <= line[16].DB_MAX_OUTPUT_PORT_TYPE
rs1_async[2] <= line[17].DB_MAX_OUTPUT_PORT_TYPE
rs1_async[3] <= line[18].DB_MAX_OUTPUT_PORT_TYPE
rs1_async[4] <= line[19].DB_MAX_OUTPUT_PORT_TYPE
rs2_async[0] <= line[20].DB_MAX_OUTPUT_PORT_TYPE
rs2_async[1] <= line[21].DB_MAX_OUTPUT_PORT_TYPE
rs2_async[2] <= line[22].DB_MAX_OUTPUT_PORT_TYPE
rs2_async[3] <= line[23].DB_MAX_OUTPUT_PORT_TYPE
rs2_async[4] <= line[24].DB_MAX_OUTPUT_PORT_TYPE
rd[0] <= rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[3] <= rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[4] <= rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[0] <= imm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[1] <= imm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[2] <= imm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[3] <= imm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[4] <= imm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[5] <= imm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[6] <= imm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[7] <= imm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[8] <= imm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[9] <= imm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[10] <= imm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[11] <= imm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[12] <= imm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[13] <= imm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[14] <= imm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[15] <= imm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[16] <= imm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[17] <= imm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[18] <= imm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[19] <= imm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[20] <= imm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[21] <= imm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[22] <= imm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[23] <= imm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[24] <= imm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[25] <= imm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[26] <= imm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[27] <= imm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[28] <= imm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[29] <= imm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[30] <= imm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[31] <= imm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Nano_golden_top|top:cpu|alu:arith
clock => eval[0]~reg0.CLK
clock => eval[1]~reg0.CLK
clock => eval[2]~reg0.CLK
clock => eval[3]~reg0.CLK
clock => eval[4]~reg0.CLK
clock => eval[5]~reg0.CLK
clock => eval[6]~reg0.CLK
clock => eval[7]~reg0.CLK
clock => eval[8]~reg0.CLK
clock => eval[9]~reg0.CLK
clock => eval[10]~reg0.CLK
clock => eval[11]~reg0.CLK
clock => eval[12]~reg0.CLK
clock => eval[13]~reg0.CLK
clock => eval[14]~reg0.CLK
clock => eval[15]~reg0.CLK
clock => eval[16]~reg0.CLK
clock => eval[17]~reg0.CLK
clock => eval[18]~reg0.CLK
clock => eval[19]~reg0.CLK
clock => eval[20]~reg0.CLK
clock => eval[21]~reg0.CLK
clock => eval[22]~reg0.CLK
clock => eval[23]~reg0.CLK
clock => eval[24]~reg0.CLK
clock => eval[25]~reg0.CLK
clock => eval[26]~reg0.CLK
clock => eval[27]~reg0.CLK
clock => eval[28]~reg0.CLK
clock => eval[29]~reg0.CLK
clock => eval[30]~reg0.CLK
clock => eval[31]~reg0.CLK
clock => compare[0]~reg0.CLK
clock => compare[1]~reg0.CLK
clock => compare[2]~reg0.CLK
clock => compare[3]~reg0.CLK
instr_type[0] => use_rs2.IN0
instr_type[1] => ~NO_FANOUT~
instr_type[2] => eval_logic[31].OUTPUTSELECT
instr_type[2] => eval_logic[30].OUTPUTSELECT
instr_type[2] => eval_logic[29].OUTPUTSELECT
instr_type[2] => eval_logic[28].OUTPUTSELECT
instr_type[2] => eval_logic[27].OUTPUTSELECT
instr_type[2] => eval_logic[26].OUTPUTSELECT
instr_type[2] => eval_logic[25].OUTPUTSELECT
instr_type[2] => eval_logic[24].OUTPUTSELECT
instr_type[2] => eval_logic[23].OUTPUTSELECT
instr_type[2] => eval_logic[22].OUTPUTSELECT
instr_type[2] => eval_logic[21].OUTPUTSELECT
instr_type[2] => eval_logic[20].OUTPUTSELECT
instr_type[2] => eval_logic[19].OUTPUTSELECT
instr_type[2] => eval_logic[18].OUTPUTSELECT
instr_type[2] => eval_logic[17].OUTPUTSELECT
instr_type[2] => eval_logic[16].OUTPUTSELECT
instr_type[2] => eval_logic[15].OUTPUTSELECT
instr_type[2] => eval_logic[14].OUTPUTSELECT
instr_type[2] => eval_logic[13].OUTPUTSELECT
instr_type[2] => eval_logic[12].OUTPUTSELECT
instr_type[2] => eval_logic[11].OUTPUTSELECT
instr_type[2] => eval_logic[10].OUTPUTSELECT
instr_type[2] => eval_logic[9].OUTPUTSELECT
instr_type[2] => eval_logic[8].OUTPUTSELECT
instr_type[2] => eval_logic[7].OUTPUTSELECT
instr_type[2] => eval_logic[6].OUTPUTSELECT
instr_type[2] => eval_logic[5].OUTPUTSELECT
instr_type[2] => eval_logic[4].OUTPUTSELECT
instr_type[2] => eval_logic[3].OUTPUTSELECT
instr_type[2] => eval_logic[2].OUTPUTSELECT
instr_type[2] => eval_logic[1].OUTPUTSELECT
instr_type[2] => eval_logic[0].OUTPUTSELECT
instr_type[3] => ~NO_FANOUT~
instr_type[4] => ~NO_FANOUT~
instr_type[5] => use_rs2.IN1
instr_type[6] => ~NO_FANOUT~
instr_type[7] => ~NO_FANOUT~
rs1[0] => Add0.IN32
rs1[0] => Add1.IN64
rs1[0] => Equal0.IN31
rs1[1] => Add0.IN31
rs1[1] => Add1.IN63
rs1[1] => Equal0.IN30
rs1[2] => Add0.IN30
rs1[2] => Add1.IN62
rs1[2] => Equal0.IN29
rs1[3] => Add0.IN29
rs1[3] => Add1.IN61
rs1[3] => Equal0.IN28
rs1[4] => Add0.IN28
rs1[4] => Add1.IN60
rs1[4] => Equal0.IN27
rs1[5] => Add0.IN27
rs1[5] => Add1.IN59
rs1[5] => Equal0.IN26
rs1[6] => Add0.IN26
rs1[6] => Add1.IN58
rs1[6] => Equal0.IN25
rs1[7] => Add0.IN25
rs1[7] => Add1.IN57
rs1[7] => Equal0.IN24
rs1[8] => Add0.IN24
rs1[8] => Add1.IN56
rs1[8] => Equal0.IN23
rs1[9] => Add0.IN23
rs1[9] => Add1.IN55
rs1[9] => Equal0.IN22
rs1[10] => Add0.IN22
rs1[10] => Add1.IN54
rs1[10] => Equal0.IN21
rs1[11] => Add0.IN21
rs1[11] => Add1.IN53
rs1[11] => Equal0.IN20
rs1[12] => Add0.IN20
rs1[12] => Add1.IN52
rs1[12] => Equal0.IN19
rs1[13] => Add0.IN19
rs1[13] => Add1.IN51
rs1[13] => Equal0.IN18
rs1[14] => Add0.IN18
rs1[14] => Add1.IN50
rs1[14] => Equal0.IN17
rs1[15] => Add0.IN17
rs1[15] => Add1.IN49
rs1[15] => Equal0.IN16
rs1[16] => Add0.IN16
rs1[16] => Add1.IN48
rs1[16] => Equal0.IN15
rs1[17] => Add0.IN15
rs1[17] => Add1.IN47
rs1[17] => Equal0.IN14
rs1[18] => Add0.IN14
rs1[18] => Add1.IN46
rs1[18] => Equal0.IN13
rs1[19] => Add0.IN13
rs1[19] => Add1.IN45
rs1[19] => Equal0.IN12
rs1[20] => Add0.IN12
rs1[20] => Add1.IN44
rs1[20] => Equal0.IN11
rs1[21] => Add0.IN11
rs1[21] => Add1.IN43
rs1[21] => Equal0.IN10
rs1[22] => Add0.IN10
rs1[22] => Add1.IN42
rs1[22] => Equal0.IN9
rs1[23] => Add0.IN9
rs1[23] => Add1.IN41
rs1[23] => Equal0.IN8
rs1[24] => Add0.IN8
rs1[24] => Add1.IN40
rs1[24] => Equal0.IN7
rs1[25] => Add0.IN7
rs1[25] => Add1.IN39
rs1[25] => Equal0.IN6
rs1[26] => Add0.IN6
rs1[26] => Add1.IN38
rs1[26] => Equal0.IN5
rs1[27] => Add0.IN5
rs1[27] => Add1.IN37
rs1[27] => Equal0.IN4
rs1[28] => Add0.IN4
rs1[28] => Add1.IN36
rs1[28] => Equal0.IN3
rs1[29] => Add0.IN3
rs1[29] => Add1.IN35
rs1[29] => Equal0.IN2
rs1[30] => Add0.IN2
rs1[30] => Add1.IN34
rs1[30] => Equal0.IN1
rs1[31] => Add0.IN1
rs1[31] => Add1.IN33
rs1[31] => Equal0.IN0
rs2[0] => arg2[0].DATAB
rs2[1] => arg2[1].DATAB
rs2[2] => arg2[2].DATAB
rs2[3] => arg2[3].DATAB
rs2[4] => arg2[4].DATAB
rs2[5] => arg2[5].DATAB
rs2[6] => arg2[6].DATAB
rs2[7] => arg2[7].DATAB
rs2[8] => arg2[8].DATAB
rs2[9] => arg2[9].DATAB
rs2[10] => arg2[10].DATAB
rs2[11] => arg2[11].DATAB
rs2[12] => arg2[12].DATAB
rs2[13] => arg2[13].DATAB
rs2[14] => arg2[14].DATAB
rs2[15] => arg2[15].DATAB
rs2[16] => arg2[16].DATAB
rs2[17] => arg2[17].DATAB
rs2[18] => arg2[18].DATAB
rs2[19] => arg2[19].DATAB
rs2[20] => arg2[20].DATAB
rs2[21] => arg2[21].DATAB
rs2[22] => arg2[22].DATAB
rs2[23] => arg2[23].DATAB
rs2[24] => arg2[24].DATAB
rs2[25] => arg2[25].DATAB
rs2[26] => arg2[26].DATAB
rs2[27] => arg2[27].DATAB
rs2[28] => arg2[28].DATAB
rs2[29] => arg2[29].DATAB
rs2[30] => arg2[30].DATAB
rs2[31] => arg2[31].DATAB
imm[0] => arg2[0].DATAA
imm[1] => arg2[1].DATAA
imm[2] => arg2[2].DATAA
imm[3] => arg2[3].DATAA
imm[4] => arg2[4].DATAA
imm[5] => arg2[5].DATAA
imm[6] => arg2[6].DATAA
imm[7] => arg2[7].DATAA
imm[8] => arg2[8].DATAA
imm[9] => arg2[9].DATAA
imm[10] => arg2[10].DATAA
imm[11] => arg2[11].DATAA
imm[12] => arg2[12].DATAA
imm[13] => arg2[13].DATAA
imm[14] => arg2[14].DATAA
imm[15] => arg2[15].DATAA
imm[16] => arg2[16].DATAA
imm[17] => arg2[17].DATAA
imm[18] => arg2[18].DATAA
imm[19] => arg2[19].DATAA
imm[20] => arg2[20].DATAA
imm[21] => arg2[21].DATAA
imm[22] => arg2[22].DATAA
imm[23] => arg2[23].DATAA
imm[24] => arg2[24].DATAA
imm[25] => arg2[25].DATAA
imm[26] => arg2[26].DATAA
imm[27] => arg2[27].DATAA
imm[28] => arg2[28].DATAA
imm[29] => arg2[29].DATAA
imm[30] => arg2[30].DATAA
imm[31] => arg2[31].DATAA
compare[0] <= compare[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
compare[1] <= compare[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
compare[2] <= compare[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
compare[3] <= compare[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eval[0] <= eval[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eval[1] <= eval[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eval[2] <= eval[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eval[3] <= eval[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eval[4] <= eval[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eval[5] <= eval[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eval[6] <= eval[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eval[7] <= eval[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eval[8] <= eval[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eval[9] <= eval[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eval[10] <= eval[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eval[11] <= eval[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eval[12] <= eval[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eval[13] <= eval[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eval[14] <= eval[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eval[15] <= eval[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eval[16] <= eval[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eval[17] <= eval[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eval[18] <= eval[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eval[19] <= eval[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eval[20] <= eval[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eval[21] <= eval[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eval[22] <= eval[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eval[23] <= eval[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eval[24] <= eval[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eval[25] <= eval[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eval[26] <= eval[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eval[27] <= eval[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eval[28] <= eval[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eval[29] <= eval[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eval[30] <= eval[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eval[31] <= eval[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Nano_golden_top|top:cpu|data_memory_top:mem
clock => data_memory:dm.clock
is_data_stage => read.IN0
is_data_stage => write.IN0
instr_type[0] => ~NO_FANOUT~
instr_type[1] => ~NO_FANOUT~
instr_type[2] => ~NO_FANOUT~
instr_type[3] => ~NO_FANOUT~
instr_type[4] => ~NO_FANOUT~
instr_type[5] => ~NO_FANOUT~
instr_type[6] => read.IN1
instr_type[7] => write.IN1
load_type[0] => data_memory_write_interface:dmwi.load_type[0]
load_type[1] => data_memory_write_interface:dmwi.load_type[1]
load_type[2] => data_memory_write_interface:dmwi.load_type[2]
long_addr[0] => data_memory:dm.long_addr[0]
long_addr[0] => data_memory_write_interface:dmwi.long_addr[0]
long_addr[1] => data_memory:dm.long_addr[1]
long_addr[1] => data_memory_write_interface:dmwi.long_addr[1]
long_addr[2] => data_memory:dm.long_addr[2]
long_addr[2] => data_memory_write_interface:dmwi.long_addr[2]
long_addr[3] => data_memory:dm.long_addr[3]
long_addr[3] => data_memory_write_interface:dmwi.long_addr[3]
long_addr[4] => data_memory:dm.long_addr[4]
long_addr[4] => data_memory_write_interface:dmwi.long_addr[4]
long_addr[5] => data_memory:dm.long_addr[5]
long_addr[5] => data_memory_write_interface:dmwi.long_addr[5]
long_addr[6] => data_memory:dm.long_addr[6]
long_addr[6] => data_memory_write_interface:dmwi.long_addr[6]
long_addr[7] => data_memory:dm.long_addr[7]
long_addr[7] => data_memory_write_interface:dmwi.long_addr[7]
long_addr[8] => data_memory:dm.long_addr[8]
long_addr[8] => data_memory_write_interface:dmwi.long_addr[8]
long_addr[9] => data_memory:dm.long_addr[9]
long_addr[9] => data_memory_write_interface:dmwi.long_addr[9]
long_addr[10] => data_memory:dm.long_addr[10]
long_addr[10] => data_memory_write_interface:dmwi.long_addr[10]
long_addr[11] => data_memory:dm.long_addr[11]
long_addr[11] => data_memory_write_interface:dmwi.long_addr[11]
long_addr[12] => data_memory:dm.long_addr[12]
long_addr[12] => data_memory_write_interface:dmwi.long_addr[12]
long_addr[13] => data_memory:dm.long_addr[13]
long_addr[13] => data_memory_write_interface:dmwi.long_addr[13]
long_addr[14] => data_memory:dm.long_addr[14]
long_addr[14] => data_memory_write_interface:dmwi.long_addr[14]
long_addr[15] => data_memory:dm.long_addr[15]
long_addr[15] => data_memory_write_interface:dmwi.long_addr[15]
long_addr[16] => data_memory:dm.long_addr[16]
long_addr[16] => data_memory_write_interface:dmwi.long_addr[16]
long_addr[17] => data_memory:dm.long_addr[17]
long_addr[17] => data_memory_write_interface:dmwi.long_addr[17]
long_addr[18] => data_memory:dm.long_addr[18]
long_addr[18] => data_memory_write_interface:dmwi.long_addr[18]
long_addr[19] => data_memory:dm.long_addr[19]
long_addr[19] => data_memory_write_interface:dmwi.long_addr[19]
long_addr[20] => data_memory:dm.long_addr[20]
long_addr[20] => data_memory_write_interface:dmwi.long_addr[20]
long_addr[21] => data_memory:dm.long_addr[21]
long_addr[21] => data_memory_write_interface:dmwi.long_addr[21]
long_addr[22] => data_memory:dm.long_addr[22]
long_addr[22] => data_memory_write_interface:dmwi.long_addr[22]
long_addr[23] => data_memory:dm.long_addr[23]
long_addr[23] => data_memory_write_interface:dmwi.long_addr[23]
long_addr[24] => data_memory:dm.long_addr[24]
long_addr[24] => data_memory_write_interface:dmwi.long_addr[24]
long_addr[25] => data_memory:dm.long_addr[25]
long_addr[25] => data_memory_write_interface:dmwi.long_addr[25]
long_addr[26] => data_memory:dm.long_addr[26]
long_addr[26] => data_memory_write_interface:dmwi.long_addr[26]
long_addr[27] => data_memory:dm.long_addr[27]
long_addr[27] => data_memory_write_interface:dmwi.long_addr[27]
long_addr[28] => data_memory:dm.long_addr[28]
long_addr[28] => data_memory_write_interface:dmwi.long_addr[28]
long_addr[29] => data_memory:dm.long_addr[29]
long_addr[29] => data_memory_write_interface:dmwi.long_addr[29]
long_addr[30] => data_memory:dm.long_addr[30]
long_addr[30] => data_memory_write_interface:dmwi.long_addr[30]
long_addr[31] => data_memory:dm.long_addr[31]
long_addr[31] => data_memory_write_interface:dmwi.long_addr[31]
write_value[0] => data_memory_write_interface:dmwi.register_write_value[0]
write_value[1] => data_memory_write_interface:dmwi.register_write_value[1]
write_value[2] => data_memory_write_interface:dmwi.register_write_value[2]
write_value[3] => data_memory_write_interface:dmwi.register_write_value[3]
write_value[4] => data_memory_write_interface:dmwi.register_write_value[4]
write_value[5] => data_memory_write_interface:dmwi.register_write_value[5]
write_value[6] => data_memory_write_interface:dmwi.register_write_value[6]
write_value[7] => data_memory_write_interface:dmwi.register_write_value[7]
write_value[8] => data_memory_write_interface:dmwi.register_write_value[8]
write_value[9] => data_memory_write_interface:dmwi.register_write_value[9]
write_value[10] => data_memory_write_interface:dmwi.register_write_value[10]
write_value[11] => data_memory_write_interface:dmwi.register_write_value[11]
write_value[12] => data_memory_write_interface:dmwi.register_write_value[12]
write_value[13] => data_memory_write_interface:dmwi.register_write_value[13]
write_value[14] => data_memory_write_interface:dmwi.register_write_value[14]
write_value[15] => data_memory_write_interface:dmwi.register_write_value[15]
write_value[16] => data_memory_write_interface:dmwi.register_write_value[16]
write_value[17] => data_memory_write_interface:dmwi.register_write_value[17]
write_value[18] => data_memory_write_interface:dmwi.register_write_value[18]
write_value[19] => data_memory_write_interface:dmwi.register_write_value[19]
write_value[20] => data_memory_write_interface:dmwi.register_write_value[20]
write_value[21] => data_memory_write_interface:dmwi.register_write_value[21]
write_value[22] => data_memory_write_interface:dmwi.register_write_value[22]
write_value[23] => data_memory_write_interface:dmwi.register_write_value[23]
write_value[24] => data_memory_write_interface:dmwi.register_write_value[24]
write_value[25] => data_memory_write_interface:dmwi.register_write_value[25]
write_value[26] => data_memory_write_interface:dmwi.register_write_value[26]
write_value[27] => data_memory_write_interface:dmwi.register_write_value[27]
write_value[28] => data_memory_write_interface:dmwi.register_write_value[28]
write_value[29] => data_memory_write_interface:dmwi.register_write_value[29]
write_value[30] => data_memory_write_interface:dmwi.register_write_value[30]
write_value[31] => data_memory_write_interface:dmwi.register_write_value[31]
read_value[0] <= data_memory:dm.read_value[0]
read_value[1] <= data_memory:dm.read_value[1]
read_value[2] <= data_memory:dm.read_value[2]
read_value[3] <= data_memory:dm.read_value[3]
read_value[4] <= data_memory:dm.read_value[4]
read_value[5] <= data_memory:dm.read_value[5]
read_value[6] <= data_memory:dm.read_value[6]
read_value[7] <= data_memory:dm.read_value[7]
read_value[8] <= data_memory:dm.read_value[8]
read_value[9] <= data_memory:dm.read_value[9]
read_value[10] <= data_memory:dm.read_value[10]
read_value[11] <= data_memory:dm.read_value[11]
read_value[12] <= data_memory:dm.read_value[12]
read_value[13] <= data_memory:dm.read_value[13]
read_value[14] <= data_memory:dm.read_value[14]
read_value[15] <= data_memory:dm.read_value[15]
read_value[16] <= data_memory:dm.read_value[16]
read_value[17] <= data_memory:dm.read_value[17]
read_value[18] <= data_memory:dm.read_value[18]
read_value[19] <= data_memory:dm.read_value[19]
read_value[20] <= data_memory:dm.read_value[20]
read_value[21] <= data_memory:dm.read_value[21]
read_value[22] <= data_memory:dm.read_value[22]
read_value[23] <= data_memory:dm.read_value[23]
read_value[24] <= data_memory:dm.read_value[24]
read_value[25] <= data_memory:dm.read_value[25]
read_value[26] <= data_memory:dm.read_value[26]
read_value[27] <= data_memory:dm.read_value[27]
read_value[28] <= data_memory:dm.read_value[28]
read_value[29] <= data_memory:dm.read_value[29]
read_value[30] <= data_memory:dm.read_value[30]
read_value[31] <= data_memory:dm.read_value[31]


|DE10_Nano_golden_top|top:cpu|data_memory_top:mem|data_memory:dm
clock => memb3.we_a.CLK
clock => memb3.waddr_a[7].CLK
clock => memb3.waddr_a[6].CLK
clock => memb3.waddr_a[5].CLK
clock => memb3.waddr_a[4].CLK
clock => memb3.waddr_a[3].CLK
clock => memb3.waddr_a[2].CLK
clock => memb3.waddr_a[1].CLK
clock => memb3.waddr_a[0].CLK
clock => memb3.data_a[7].CLK
clock => memb3.data_a[6].CLK
clock => memb3.data_a[5].CLK
clock => memb3.data_a[4].CLK
clock => memb3.data_a[3].CLK
clock => memb3.data_a[2].CLK
clock => memb3.data_a[1].CLK
clock => memb3.data_a[0].CLK
clock => memb2.we_a.CLK
clock => memb2.waddr_a[7].CLK
clock => memb2.waddr_a[6].CLK
clock => memb2.waddr_a[5].CLK
clock => memb2.waddr_a[4].CLK
clock => memb2.waddr_a[3].CLK
clock => memb2.waddr_a[2].CLK
clock => memb2.waddr_a[1].CLK
clock => memb2.waddr_a[0].CLK
clock => memb2.data_a[7].CLK
clock => memb2.data_a[6].CLK
clock => memb2.data_a[5].CLK
clock => memb2.data_a[4].CLK
clock => memb2.data_a[3].CLK
clock => memb2.data_a[2].CLK
clock => memb2.data_a[1].CLK
clock => memb2.data_a[0].CLK
clock => memb1.we_a.CLK
clock => memb1.waddr_a[7].CLK
clock => memb1.waddr_a[6].CLK
clock => memb1.waddr_a[5].CLK
clock => memb1.waddr_a[4].CLK
clock => memb1.waddr_a[3].CLK
clock => memb1.waddr_a[2].CLK
clock => memb1.waddr_a[1].CLK
clock => memb1.waddr_a[0].CLK
clock => memb1.data_a[7].CLK
clock => memb1.data_a[6].CLK
clock => memb1.data_a[5].CLK
clock => memb1.data_a[4].CLK
clock => memb1.data_a[3].CLK
clock => memb1.data_a[2].CLK
clock => memb1.data_a[1].CLK
clock => memb1.data_a[0].CLK
clock => memb0.we_a.CLK
clock => memb0.waddr_a[7].CLK
clock => memb0.waddr_a[6].CLK
clock => memb0.waddr_a[5].CLK
clock => memb0.waddr_a[4].CLK
clock => memb0.waddr_a[3].CLK
clock => memb0.waddr_a[2].CLK
clock => memb0.waddr_a[1].CLK
clock => memb0.waddr_a[0].CLK
clock => memb0.data_a[7].CLK
clock => memb0.data_a[6].CLK
clock => memb0.data_a[5].CLK
clock => memb0.data_a[4].CLK
clock => memb0.data_a[3].CLK
clock => memb0.data_a[2].CLK
clock => memb0.data_a[1].CLK
clock => memb0.data_a[0].CLK
clock => read_value[0]~reg0.CLK
clock => read_value[1]~reg0.CLK
clock => read_value[2]~reg0.CLK
clock => read_value[3]~reg0.CLK
clock => read_value[4]~reg0.CLK
clock => read_value[5]~reg0.CLK
clock => read_value[6]~reg0.CLK
clock => read_value[7]~reg0.CLK
clock => read_value[8]~reg0.CLK
clock => read_value[9]~reg0.CLK
clock => read_value[10]~reg0.CLK
clock => read_value[11]~reg0.CLK
clock => read_value[12]~reg0.CLK
clock => read_value[13]~reg0.CLK
clock => read_value[14]~reg0.CLK
clock => read_value[15]~reg0.CLK
clock => read_value[16]~reg0.CLK
clock => read_value[17]~reg0.CLK
clock => read_value[18]~reg0.CLK
clock => read_value[19]~reg0.CLK
clock => read_value[20]~reg0.CLK
clock => read_value[21]~reg0.CLK
clock => read_value[22]~reg0.CLK
clock => read_value[23]~reg0.CLK
clock => read_value[24]~reg0.CLK
clock => read_value[25]~reg0.CLK
clock => read_value[26]~reg0.CLK
clock => read_value[27]~reg0.CLK
clock => read_value[28]~reg0.CLK
clock => read_value[29]~reg0.CLK
clock => read_value[30]~reg0.CLK
clock => read_value[31]~reg0.CLK
clock => memb3.CLK0
clock => memb2.CLK0
clock => memb1.CLK0
clock => memb0.CLK0
write => memb3.OUTPUTSELECT
write => memb2.OUTPUTSELECT
write => memb1.OUTPUTSELECT
write => memb0.OUTPUTSELECT
write => read_value[4]~reg0.ENA
write => read_value[3]~reg0.ENA
write => read_value[2]~reg0.ENA
write => read_value[1]~reg0.ENA
write => read_value[0]~reg0.ENA
write => read_value[5]~reg0.ENA
write => read_value[6]~reg0.ENA
write => read_value[7]~reg0.ENA
write => read_value[8]~reg0.ENA
write => read_value[9]~reg0.ENA
write => read_value[10]~reg0.ENA
write => read_value[11]~reg0.ENA
write => read_value[12]~reg0.ENA
write => read_value[13]~reg0.ENA
write => read_value[14]~reg0.ENA
write => read_value[15]~reg0.ENA
write => read_value[16]~reg0.ENA
write => read_value[17]~reg0.ENA
write => read_value[18]~reg0.ENA
write => read_value[19]~reg0.ENA
write => read_value[20]~reg0.ENA
write => read_value[21]~reg0.ENA
write => read_value[22]~reg0.ENA
write => read_value[23]~reg0.ENA
write => read_value[24]~reg0.ENA
write => read_value[25]~reg0.ENA
write => read_value[26]~reg0.ENA
write => read_value[27]~reg0.ENA
write => read_value[28]~reg0.ENA
write => read_value[29]~reg0.ENA
write => read_value[30]~reg0.ENA
write => read_value[31]~reg0.ENA
read => read_value.OUTPUTSELECT
read => read_value.OUTPUTSELECT
read => read_value.OUTPUTSELECT
read => read_value.OUTPUTSELECT
read => read_value.OUTPUTSELECT
read => read_value.OUTPUTSELECT
read => read_value.OUTPUTSELECT
read => read_value.OUTPUTSELECT
read => read_value.OUTPUTSELECT
read => read_value.OUTPUTSELECT
read => read_value.OUTPUTSELECT
read => read_value.OUTPUTSELECT
read => read_value.OUTPUTSELECT
read => read_value.OUTPUTSELECT
read => read_value.OUTPUTSELECT
read => read_value.OUTPUTSELECT
read => read_value.OUTPUTSELECT
read => read_value.OUTPUTSELECT
read => read_value.OUTPUTSELECT
read => read_value.OUTPUTSELECT
read => read_value.OUTPUTSELECT
read => read_value.OUTPUTSELECT
read => read_value.OUTPUTSELECT
read => read_value.OUTPUTSELECT
read => read_value.OUTPUTSELECT
read => read_value.OUTPUTSELECT
read => read_value.OUTPUTSELECT
read => read_value.OUTPUTSELECT
read => read_value.OUTPUTSELECT
read => read_value.OUTPUTSELECT
read => read_value.OUTPUTSELECT
read => read_value.OUTPUTSELECT
long_addr[0] => ~NO_FANOUT~
long_addr[1] => ~NO_FANOUT~
long_addr[2] => memb3.waddr_a[0].DATAIN
long_addr[2] => memb2.waddr_a[0].DATAIN
long_addr[2] => memb1.waddr_a[0].DATAIN
long_addr[2] => memb0.waddr_a[0].DATAIN
long_addr[2] => memb3.WADDR
long_addr[2] => memb3.RADDR
long_addr[2] => memb2.WADDR
long_addr[2] => memb2.RADDR
long_addr[2] => memb1.WADDR
long_addr[2] => memb1.RADDR
long_addr[2] => memb0.WADDR
long_addr[2] => memb0.RADDR
long_addr[3] => memb3.waddr_a[1].DATAIN
long_addr[3] => memb2.waddr_a[1].DATAIN
long_addr[3] => memb1.waddr_a[1].DATAIN
long_addr[3] => memb0.waddr_a[1].DATAIN
long_addr[3] => memb3.WADDR1
long_addr[3] => memb3.RADDR1
long_addr[3] => memb2.WADDR1
long_addr[3] => memb2.RADDR1
long_addr[3] => memb1.WADDR1
long_addr[3] => memb1.RADDR1
long_addr[3] => memb0.WADDR1
long_addr[3] => memb0.RADDR1
long_addr[4] => memb3.waddr_a[2].DATAIN
long_addr[4] => memb2.waddr_a[2].DATAIN
long_addr[4] => memb1.waddr_a[2].DATAIN
long_addr[4] => memb0.waddr_a[2].DATAIN
long_addr[4] => memb3.WADDR2
long_addr[4] => memb3.RADDR2
long_addr[4] => memb2.WADDR2
long_addr[4] => memb2.RADDR2
long_addr[4] => memb1.WADDR2
long_addr[4] => memb1.RADDR2
long_addr[4] => memb0.WADDR2
long_addr[4] => memb0.RADDR2
long_addr[5] => memb3.waddr_a[3].DATAIN
long_addr[5] => memb2.waddr_a[3].DATAIN
long_addr[5] => memb1.waddr_a[3].DATAIN
long_addr[5] => memb0.waddr_a[3].DATAIN
long_addr[5] => memb3.WADDR3
long_addr[5] => memb3.RADDR3
long_addr[5] => memb2.WADDR3
long_addr[5] => memb2.RADDR3
long_addr[5] => memb1.WADDR3
long_addr[5] => memb1.RADDR3
long_addr[5] => memb0.WADDR3
long_addr[5] => memb0.RADDR3
long_addr[6] => memb3.waddr_a[4].DATAIN
long_addr[6] => memb2.waddr_a[4].DATAIN
long_addr[6] => memb1.waddr_a[4].DATAIN
long_addr[6] => memb0.waddr_a[4].DATAIN
long_addr[6] => memb3.WADDR4
long_addr[6] => memb3.RADDR4
long_addr[6] => memb2.WADDR4
long_addr[6] => memb2.RADDR4
long_addr[6] => memb1.WADDR4
long_addr[6] => memb1.RADDR4
long_addr[6] => memb0.WADDR4
long_addr[6] => memb0.RADDR4
long_addr[7] => memb3.waddr_a[5].DATAIN
long_addr[7] => memb2.waddr_a[5].DATAIN
long_addr[7] => memb1.waddr_a[5].DATAIN
long_addr[7] => memb0.waddr_a[5].DATAIN
long_addr[7] => memb3.WADDR5
long_addr[7] => memb3.RADDR5
long_addr[7] => memb2.WADDR5
long_addr[7] => memb2.RADDR5
long_addr[7] => memb1.WADDR5
long_addr[7] => memb1.RADDR5
long_addr[7] => memb0.WADDR5
long_addr[7] => memb0.RADDR5
long_addr[8] => memb3.waddr_a[6].DATAIN
long_addr[8] => memb2.waddr_a[6].DATAIN
long_addr[8] => memb1.waddr_a[6].DATAIN
long_addr[8] => memb0.waddr_a[6].DATAIN
long_addr[8] => memb3.WADDR6
long_addr[8] => memb3.RADDR6
long_addr[8] => memb2.WADDR6
long_addr[8] => memb2.RADDR6
long_addr[8] => memb1.WADDR6
long_addr[8] => memb1.RADDR6
long_addr[8] => memb0.WADDR6
long_addr[8] => memb0.RADDR6
long_addr[9] => memb3.waddr_a[7].DATAIN
long_addr[9] => memb2.waddr_a[7].DATAIN
long_addr[9] => memb1.waddr_a[7].DATAIN
long_addr[9] => memb0.waddr_a[7].DATAIN
long_addr[9] => memb3.WADDR7
long_addr[9] => memb3.RADDR7
long_addr[9] => memb2.WADDR7
long_addr[9] => memb2.RADDR7
long_addr[9] => memb1.WADDR7
long_addr[9] => memb1.RADDR7
long_addr[9] => memb0.WADDR7
long_addr[9] => memb0.RADDR7
long_addr[10] => ~NO_FANOUT~
long_addr[11] => ~NO_FANOUT~
long_addr[12] => ~NO_FANOUT~
long_addr[13] => ~NO_FANOUT~
long_addr[14] => ~NO_FANOUT~
long_addr[15] => ~NO_FANOUT~
long_addr[16] => ~NO_FANOUT~
long_addr[17] => ~NO_FANOUT~
long_addr[18] => ~NO_FANOUT~
long_addr[19] => ~NO_FANOUT~
long_addr[20] => ~NO_FANOUT~
long_addr[21] => ~NO_FANOUT~
long_addr[22] => ~NO_FANOUT~
long_addr[23] => ~NO_FANOUT~
long_addr[24] => ~NO_FANOUT~
long_addr[25] => ~NO_FANOUT~
long_addr[26] => ~NO_FANOUT~
long_addr[27] => ~NO_FANOUT~
long_addr[28] => ~NO_FANOUT~
long_addr[29] => ~NO_FANOUT~
long_addr[30] => ~NO_FANOUT~
long_addr[31] => ~NO_FANOUT~
write_to[0] => memb0.DATAB
write_to[1] => memb1.DATAB
write_to[2] => memb2.DATAB
write_to[3] => memb3.DATAB
write_value[0] => memb0.data_a[0].DATAIN
write_value[0] => memb0.DATAIN
write_value[1] => memb0.data_a[1].DATAIN
write_value[1] => memb0.DATAIN1
write_value[2] => memb0.data_a[2].DATAIN
write_value[2] => memb0.DATAIN2
write_value[3] => memb0.data_a[3].DATAIN
write_value[3] => memb0.DATAIN3
write_value[4] => memb0.data_a[4].DATAIN
write_value[4] => memb0.DATAIN4
write_value[5] => memb0.data_a[5].DATAIN
write_value[5] => memb0.DATAIN5
write_value[6] => memb0.data_a[6].DATAIN
write_value[6] => memb0.DATAIN6
write_value[7] => memb0.data_a[7].DATAIN
write_value[7] => memb0.DATAIN7
write_value[8] => memb1.data_a[0].DATAIN
write_value[8] => memb1.DATAIN
write_value[9] => memb1.data_a[1].DATAIN
write_value[9] => memb1.DATAIN1
write_value[10] => memb1.data_a[2].DATAIN
write_value[10] => memb1.DATAIN2
write_value[11] => memb1.data_a[3].DATAIN
write_value[11] => memb1.DATAIN3
write_value[12] => memb1.data_a[4].DATAIN
write_value[12] => memb1.DATAIN4
write_value[13] => memb1.data_a[5].DATAIN
write_value[13] => memb1.DATAIN5
write_value[14] => memb1.data_a[6].DATAIN
write_value[14] => memb1.DATAIN6
write_value[15] => memb1.data_a[7].DATAIN
write_value[15] => memb1.DATAIN7
write_value[16] => memb2.data_a[0].DATAIN
write_value[16] => memb2.DATAIN
write_value[17] => memb2.data_a[1].DATAIN
write_value[17] => memb2.DATAIN1
write_value[18] => memb2.data_a[2].DATAIN
write_value[18] => memb2.DATAIN2
write_value[19] => memb2.data_a[3].DATAIN
write_value[19] => memb2.DATAIN3
write_value[20] => memb2.data_a[4].DATAIN
write_value[20] => memb2.DATAIN4
write_value[21] => memb2.data_a[5].DATAIN
write_value[21] => memb2.DATAIN5
write_value[22] => memb2.data_a[6].DATAIN
write_value[22] => memb2.DATAIN6
write_value[23] => memb2.data_a[7].DATAIN
write_value[23] => memb2.DATAIN7
write_value[24] => memb3.data_a[0].DATAIN
write_value[24] => memb3.DATAIN
write_value[25] => memb3.data_a[1].DATAIN
write_value[25] => memb3.DATAIN1
write_value[26] => memb3.data_a[2].DATAIN
write_value[26] => memb3.DATAIN2
write_value[27] => memb3.data_a[3].DATAIN
write_value[27] => memb3.DATAIN3
write_value[28] => memb3.data_a[4].DATAIN
write_value[28] => memb3.DATAIN4
write_value[29] => memb3.data_a[5].DATAIN
write_value[29] => memb3.DATAIN5
write_value[30] => memb3.data_a[6].DATAIN
write_value[30] => memb3.DATAIN6
write_value[31] => memb3.data_a[7].DATAIN
write_value[31] => memb3.DATAIN7
read_value[0] <= read_value[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_value[1] <= read_value[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_value[2] <= read_value[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_value[3] <= read_value[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_value[4] <= read_value[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_value[5] <= read_value[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_value[6] <= read_value[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_value[7] <= read_value[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_value[8] <= read_value[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_value[9] <= read_value[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_value[10] <= read_value[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_value[11] <= read_value[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_value[12] <= read_value[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_value[13] <= read_value[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_value[14] <= read_value[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_value[15] <= read_value[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_value[16] <= read_value[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_value[17] <= read_value[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_value[18] <= read_value[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_value[19] <= read_value[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_value[20] <= read_value[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_value[21] <= read_value[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_value[22] <= read_value[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_value[23] <= read_value[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_value[24] <= read_value[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_value[25] <= read_value[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_value[26] <= read_value[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_value[27] <= read_value[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_value[28] <= read_value[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_value[29] <= read_value[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_value[30] <= read_value[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_value[31] <= read_value[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Nano_golden_top|top:cpu|data_memory_top:mem|data_memory_write_interface:dmwi
long_addr[0] => Decoder0.IN1
long_addr[1] => Decoder0.IN0
long_addr[1] => write_to.DATAB
long_addr[1] => write_to.DATAB
long_addr[2] => ~NO_FANOUT~
long_addr[3] => ~NO_FANOUT~
long_addr[4] => ~NO_FANOUT~
long_addr[5] => ~NO_FANOUT~
long_addr[6] => ~NO_FANOUT~
long_addr[7] => ~NO_FANOUT~
long_addr[8] => ~NO_FANOUT~
long_addr[9] => ~NO_FANOUT~
long_addr[10] => ~NO_FANOUT~
long_addr[11] => ~NO_FANOUT~
long_addr[12] => ~NO_FANOUT~
long_addr[13] => ~NO_FANOUT~
long_addr[14] => ~NO_FANOUT~
long_addr[15] => ~NO_FANOUT~
long_addr[16] => ~NO_FANOUT~
long_addr[17] => ~NO_FANOUT~
long_addr[18] => ~NO_FANOUT~
long_addr[19] => ~NO_FANOUT~
long_addr[20] => ~NO_FANOUT~
long_addr[21] => ~NO_FANOUT~
long_addr[22] => ~NO_FANOUT~
long_addr[23] => ~NO_FANOUT~
long_addr[24] => ~NO_FANOUT~
long_addr[25] => ~NO_FANOUT~
long_addr[26] => ~NO_FANOUT~
long_addr[27] => ~NO_FANOUT~
long_addr[28] => ~NO_FANOUT~
long_addr[29] => ~NO_FANOUT~
long_addr[30] => ~NO_FANOUT~
long_addr[31] => ~NO_FANOUT~
register_write_value[0] => true_write_value.DATAA
register_write_value[0] => true_write_value.DATAB
register_write_value[0] => true_write_value.DATAB
register_write_value[0] => true_write_value.DATAB
register_write_value[0] => true_write_value.DATAB
register_write_value[1] => true_write_value.DATAA
register_write_value[1] => true_write_value.DATAB
register_write_value[1] => true_write_value.DATAB
register_write_value[1] => true_write_value.DATAB
register_write_value[1] => true_write_value.DATAB
register_write_value[2] => true_write_value.DATAA
register_write_value[2] => true_write_value.DATAB
register_write_value[2] => true_write_value.DATAB
register_write_value[2] => true_write_value.DATAB
register_write_value[2] => true_write_value.DATAB
register_write_value[3] => true_write_value.DATAA
register_write_value[3] => true_write_value.DATAB
register_write_value[3] => true_write_value.DATAB
register_write_value[3] => true_write_value.DATAB
register_write_value[3] => true_write_value.DATAB
register_write_value[4] => true_write_value.DATAA
register_write_value[4] => true_write_value.DATAB
register_write_value[4] => true_write_value.DATAB
register_write_value[4] => true_write_value.DATAB
register_write_value[4] => true_write_value.DATAB
register_write_value[5] => true_write_value.DATAA
register_write_value[5] => true_write_value.DATAB
register_write_value[5] => true_write_value.DATAB
register_write_value[5] => true_write_value.DATAB
register_write_value[5] => true_write_value.DATAB
register_write_value[6] => true_write_value.DATAA
register_write_value[6] => true_write_value.DATAB
register_write_value[6] => true_write_value.DATAB
register_write_value[6] => true_write_value.DATAB
register_write_value[6] => true_write_value.DATAB
register_write_value[7] => true_write_value.DATAA
register_write_value[7] => true_write_value.DATAB
register_write_value[7] => true_write_value.DATAB
register_write_value[7] => true_write_value.DATAB
register_write_value[7] => true_write_value.DATAB
register_write_value[8] => true_write_value.DATAA
register_write_value[9] => true_write_value.DATAA
register_write_value[10] => true_write_value.DATAA
register_write_value[11] => true_write_value.DATAA
register_write_value[12] => true_write_value.DATAA
register_write_value[13] => true_write_value.DATAA
register_write_value[14] => true_write_value.DATAA
register_write_value[15] => true_write_value.DATAA
register_write_value[16] => true_write_value.DATAB
register_write_value[16] => true_write_value.DATAA
register_write_value[17] => true_write_value.DATAB
register_write_value[17] => true_write_value.DATAA
register_write_value[18] => true_write_value.DATAB
register_write_value[18] => true_write_value.DATAA
register_write_value[19] => true_write_value.DATAB
register_write_value[19] => true_write_value.DATAA
register_write_value[20] => true_write_value.DATAB
register_write_value[20] => true_write_value.DATAA
register_write_value[21] => true_write_value.DATAB
register_write_value[21] => true_write_value.DATAA
register_write_value[22] => true_write_value.DATAB
register_write_value[22] => true_write_value.DATAA
register_write_value[23] => true_write_value.DATAB
register_write_value[23] => true_write_value.DATAA
register_write_value[24] => true_write_value.DATAB
register_write_value[24] => true_write_value.DATAA
register_write_value[25] => true_write_value.DATAB
register_write_value[25] => true_write_value.DATAA
register_write_value[26] => true_write_value.DATAB
register_write_value[26] => true_write_value.DATAA
register_write_value[27] => true_write_value.DATAB
register_write_value[27] => true_write_value.DATAA
register_write_value[28] => true_write_value.DATAB
register_write_value[28] => true_write_value.DATAA
register_write_value[29] => true_write_value.DATAB
register_write_value[29] => true_write_value.DATAA
register_write_value[30] => true_write_value.DATAB
register_write_value[30] => true_write_value.DATAA
register_write_value[31] => true_write_value.DATAB
register_write_value[31] => true_write_value.DATAA
load_type[0] => write_to.OUTPUTSELECT
load_type[0] => write_to.OUTPUTSELECT
load_type[0] => write_to.OUTPUTSELECT
load_type[0] => write_to.OUTPUTSELECT
load_type[0] => true_write_value.OUTPUTSELECT
load_type[0] => true_write_value.OUTPUTSELECT
load_type[0] => true_write_value.OUTPUTSELECT
load_type[0] => true_write_value.OUTPUTSELECT
load_type[0] => true_write_value.OUTPUTSELECT
load_type[0] => true_write_value.OUTPUTSELECT
load_type[0] => true_write_value.OUTPUTSELECT
load_type[0] => true_write_value.OUTPUTSELECT
load_type[0] => true_write_value.OUTPUTSELECT
load_type[0] => true_write_value.OUTPUTSELECT
load_type[0] => true_write_value.OUTPUTSELECT
load_type[0] => true_write_value.OUTPUTSELECT
load_type[0] => true_write_value.OUTPUTSELECT
load_type[0] => true_write_value.OUTPUTSELECT
load_type[0] => true_write_value.OUTPUTSELECT
load_type[0] => true_write_value.OUTPUTSELECT
load_type[0] => true_write_value.OUTPUTSELECT
load_type[0] => true_write_value.OUTPUTSELECT
load_type[0] => true_write_value.OUTPUTSELECT
load_type[0] => true_write_value.OUTPUTSELECT
load_type[0] => true_write_value.OUTPUTSELECT
load_type[0] => true_write_value.OUTPUTSELECT
load_type[0] => true_write_value.OUTPUTSELECT
load_type[0] => true_write_value.OUTPUTSELECT
load_type[0] => true_write_value.OUTPUTSELECT
load_type[0] => true_write_value.OUTPUTSELECT
load_type[0] => true_write_value.OUTPUTSELECT
load_type[0] => true_write_value.OUTPUTSELECT
load_type[0] => true_write_value.OUTPUTSELECT
load_type[0] => true_write_value.OUTPUTSELECT
load_type[0] => true_write_value.OUTPUTSELECT
load_type[0] => true_write_value.OUTPUTSELECT
load_type[1] => write_to.OUTPUTSELECT
load_type[1] => write_to.OUTPUTSELECT
load_type[1] => true_write_value.OUTPUTSELECT
load_type[1] => true_write_value.OUTPUTSELECT
load_type[1] => true_write_value.OUTPUTSELECT
load_type[1] => true_write_value.OUTPUTSELECT
load_type[1] => true_write_value.OUTPUTSELECT
load_type[1] => true_write_value.OUTPUTSELECT
load_type[1] => true_write_value.OUTPUTSELECT
load_type[1] => true_write_value.OUTPUTSELECT
load_type[1] => true_write_value.OUTPUTSELECT
load_type[1] => true_write_value.OUTPUTSELECT
load_type[1] => true_write_value.OUTPUTSELECT
load_type[1] => true_write_value.OUTPUTSELECT
load_type[1] => true_write_value.OUTPUTSELECT
load_type[1] => true_write_value.OUTPUTSELECT
load_type[1] => true_write_value.OUTPUTSELECT
load_type[1] => true_write_value.OUTPUTSELECT
load_type[2] => ~NO_FANOUT~
write_to[0] <= write_to.DB_MAX_OUTPUT_PORT_TYPE
write_to[1] <= write_to.DB_MAX_OUTPUT_PORT_TYPE
write_to[2] <= write_to.DB_MAX_OUTPUT_PORT_TYPE
write_to[3] <= write_to.DB_MAX_OUTPUT_PORT_TYPE
true_write_value[0] <= true_write_value.DB_MAX_OUTPUT_PORT_TYPE
true_write_value[1] <= true_write_value.DB_MAX_OUTPUT_PORT_TYPE
true_write_value[2] <= true_write_value.DB_MAX_OUTPUT_PORT_TYPE
true_write_value[3] <= true_write_value.DB_MAX_OUTPUT_PORT_TYPE
true_write_value[4] <= true_write_value.DB_MAX_OUTPUT_PORT_TYPE
true_write_value[5] <= true_write_value.DB_MAX_OUTPUT_PORT_TYPE
true_write_value[6] <= true_write_value.DB_MAX_OUTPUT_PORT_TYPE
true_write_value[7] <= true_write_value.DB_MAX_OUTPUT_PORT_TYPE
true_write_value[8] <= true_write_value.DB_MAX_OUTPUT_PORT_TYPE
true_write_value[9] <= true_write_value.DB_MAX_OUTPUT_PORT_TYPE
true_write_value[10] <= true_write_value.DB_MAX_OUTPUT_PORT_TYPE
true_write_value[11] <= true_write_value.DB_MAX_OUTPUT_PORT_TYPE
true_write_value[12] <= true_write_value.DB_MAX_OUTPUT_PORT_TYPE
true_write_value[13] <= true_write_value.DB_MAX_OUTPUT_PORT_TYPE
true_write_value[14] <= true_write_value.DB_MAX_OUTPUT_PORT_TYPE
true_write_value[15] <= true_write_value.DB_MAX_OUTPUT_PORT_TYPE
true_write_value[16] <= true_write_value.DB_MAX_OUTPUT_PORT_TYPE
true_write_value[17] <= true_write_value.DB_MAX_OUTPUT_PORT_TYPE
true_write_value[18] <= true_write_value.DB_MAX_OUTPUT_PORT_TYPE
true_write_value[19] <= true_write_value.DB_MAX_OUTPUT_PORT_TYPE
true_write_value[20] <= true_write_value.DB_MAX_OUTPUT_PORT_TYPE
true_write_value[21] <= true_write_value.DB_MAX_OUTPUT_PORT_TYPE
true_write_value[22] <= true_write_value.DB_MAX_OUTPUT_PORT_TYPE
true_write_value[23] <= true_write_value.DB_MAX_OUTPUT_PORT_TYPE
true_write_value[24] <= true_write_value.DB_MAX_OUTPUT_PORT_TYPE
true_write_value[25] <= true_write_value.DB_MAX_OUTPUT_PORT_TYPE
true_write_value[26] <= true_write_value.DB_MAX_OUTPUT_PORT_TYPE
true_write_value[27] <= true_write_value.DB_MAX_OUTPUT_PORT_TYPE
true_write_value[28] <= true_write_value.DB_MAX_OUTPUT_PORT_TYPE
true_write_value[29] <= true_write_value.DB_MAX_OUTPUT_PORT_TYPE
true_write_value[30] <= true_write_value.DB_MAX_OUTPUT_PORT_TYPE
true_write_value[31] <= true_write_value.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Nano_golden_top|top:cpu|stage5_top:s5
clock => registers:regs.clock
clock => program_counter:pc.clock
reset => program_counter:pc.reset
sign_extend => data_memory_read_interface:dmri.sign_extend
is_writeback_stage => write_rd.IN1
is_writeback_stage => program_counter:pc.is_writeback_stage
instr_type[0] => ~NO_FANOUT~
instr_type[1] => ~NO_FANOUT~
instr_type[2] => ~NO_FANOUT~
instr_type[3] => always0.IN0
instr_type[3] => jump.IN1
instr_type[4] => always0.IN1
instr_type[4] => jump_offset[31].OUTPUTSELECT
instr_type[4] => jump_offset[30].OUTPUTSELECT
instr_type[4] => jump_offset[29].OUTPUTSELECT
instr_type[4] => jump_offset[28].OUTPUTSELECT
instr_type[4] => jump_offset[27].OUTPUTSELECT
instr_type[4] => jump_offset[26].OUTPUTSELECT
instr_type[4] => jump_offset[25].OUTPUTSELECT
instr_type[4] => jump_offset[24].OUTPUTSELECT
instr_type[4] => jump_offset[23].OUTPUTSELECT
instr_type[4] => jump_offset[22].OUTPUTSELECT
instr_type[4] => jump_offset[21].OUTPUTSELECT
instr_type[4] => jump_offset[20].OUTPUTSELECT
instr_type[4] => jump_offset[19].OUTPUTSELECT
instr_type[4] => jump_offset[18].OUTPUTSELECT
instr_type[4] => jump_offset[17].OUTPUTSELECT
instr_type[4] => jump_offset[16].OUTPUTSELECT
instr_type[4] => jump_offset[15].OUTPUTSELECT
instr_type[4] => jump_offset[14].OUTPUTSELECT
instr_type[4] => jump_offset[13].OUTPUTSELECT
instr_type[4] => jump_offset[12].OUTPUTSELECT
instr_type[4] => jump_offset[11].OUTPUTSELECT
instr_type[4] => jump_offset[10].OUTPUTSELECT
instr_type[4] => jump_offset[9].OUTPUTSELECT
instr_type[4] => jump_offset[8].OUTPUTSELECT
instr_type[4] => jump_offset[7].OUTPUTSELECT
instr_type[4] => jump_offset[6].OUTPUTSELECT
instr_type[4] => jump_offset[5].OUTPUTSELECT
instr_type[4] => jump_offset[4].OUTPUTSELECT
instr_type[4] => jump_offset[3].OUTPUTSELECT
instr_type[4] => jump_offset[2].OUTPUTSELECT
instr_type[4] => jump_offset[1].OUTPUTSELECT
instr_type[4] => jump_offset[0].OUTPUTSELECT
instr_type[4] => program_counter:pc.jalr
instr_type[5] => write_rd.IN0
instr_type[5] => comb.IN1
instr_type[6] => rd_value[31].OUTPUTSELECT
instr_type[6] => rd_value[30].OUTPUTSELECT
instr_type[6] => rd_value[29].OUTPUTSELECT
instr_type[6] => rd_value[28].OUTPUTSELECT
instr_type[6] => rd_value[27].OUTPUTSELECT
instr_type[6] => rd_value[26].OUTPUTSELECT
instr_type[6] => rd_value[25].OUTPUTSELECT
instr_type[6] => rd_value[24].OUTPUTSELECT
instr_type[6] => rd_value[23].OUTPUTSELECT
instr_type[6] => rd_value[22].OUTPUTSELECT
instr_type[6] => rd_value[21].OUTPUTSELECT
instr_type[6] => rd_value[20].OUTPUTSELECT
instr_type[6] => rd_value[19].OUTPUTSELECT
instr_type[6] => rd_value[18].OUTPUTSELECT
instr_type[6] => rd_value[17].OUTPUTSELECT
instr_type[6] => rd_value[16].OUTPUTSELECT
instr_type[6] => rd_value[15].OUTPUTSELECT
instr_type[6] => rd_value[14].OUTPUTSELECT
instr_type[6] => rd_value[13].OUTPUTSELECT
instr_type[6] => rd_value[12].OUTPUTSELECT
instr_type[6] => rd_value[11].OUTPUTSELECT
instr_type[6] => rd_value[10].OUTPUTSELECT
instr_type[6] => rd_value[9].OUTPUTSELECT
instr_type[6] => rd_value[8].OUTPUTSELECT
instr_type[6] => rd_value[7].OUTPUTSELECT
instr_type[6] => rd_value[6].OUTPUTSELECT
instr_type[6] => rd_value[5].OUTPUTSELECT
instr_type[6] => rd_value[4].OUTPUTSELECT
instr_type[6] => rd_value[3].OUTPUTSELECT
instr_type[6] => rd_value[2].OUTPUTSELECT
instr_type[6] => rd_value[1].OUTPUTSELECT
instr_type[6] => rd_value[0].OUTPUTSELECT
instr_type[7] => write_rd.IN1
rs1[0] => registers:regs.rs1[0]
rs1[1] => registers:regs.rs1[1]
rs1[2] => registers:regs.rs1[2]
rs1[3] => registers:regs.rs1[3]
rs1[4] => registers:regs.rs1[4]
rs2[0] => registers:regs.rs2[0]
rs2[1] => registers:regs.rs2[1]
rs2[2] => registers:regs.rs2[2]
rs2[3] => registers:regs.rs2[3]
rs2[4] => registers:regs.rs2[4]
rd[0] => registers:regs.rd[0]
rd[1] => registers:regs.rd[1]
rd[2] => registers:regs.rd[2]
rd[3] => registers:regs.rd[3]
rd[4] => registers:regs.rd[4]
branch_type[0] => compare_match.IN0
branch_type[1] => compare_match.IN0
branch_type[2] => compare_match.IN0
branch_type[3] => compare_match.IN0
compare[0] => compare_match.IN1
compare[1] => compare_match.IN1
compare[2] => compare_match.IN1
compare[3] => compare_match.IN1
alu_output[0] => rd_value.DATAA
alu_output[0] => jump_offset[0].DATAB
alu_output[0] => data_memory_read_interface:dmri.long_addr[0]
alu_output[1] => rd_value.DATAA
alu_output[1] => jump_offset[1].DATAB
alu_output[1] => data_memory_read_interface:dmri.long_addr[1]
alu_output[2] => rd_value.DATAA
alu_output[2] => jump_offset[2].DATAB
alu_output[2] => data_memory_read_interface:dmri.long_addr[2]
alu_output[3] => rd_value.DATAA
alu_output[3] => jump_offset[3].DATAB
alu_output[3] => data_memory_read_interface:dmri.long_addr[3]
alu_output[4] => rd_value.DATAA
alu_output[4] => jump_offset[4].DATAB
alu_output[4] => data_memory_read_interface:dmri.long_addr[4]
alu_output[5] => rd_value.DATAA
alu_output[5] => jump_offset[5].DATAB
alu_output[5] => data_memory_read_interface:dmri.long_addr[5]
alu_output[6] => rd_value.DATAA
alu_output[6] => jump_offset[6].DATAB
alu_output[6] => data_memory_read_interface:dmri.long_addr[6]
alu_output[7] => rd_value.DATAA
alu_output[7] => jump_offset[7].DATAB
alu_output[7] => data_memory_read_interface:dmri.long_addr[7]
alu_output[8] => rd_value.DATAA
alu_output[8] => jump_offset[8].DATAB
alu_output[8] => data_memory_read_interface:dmri.long_addr[8]
alu_output[9] => rd_value.DATAA
alu_output[9] => jump_offset[9].DATAB
alu_output[9] => data_memory_read_interface:dmri.long_addr[9]
alu_output[10] => rd_value.DATAA
alu_output[10] => jump_offset[10].DATAB
alu_output[10] => data_memory_read_interface:dmri.long_addr[10]
alu_output[11] => rd_value.DATAA
alu_output[11] => jump_offset[11].DATAB
alu_output[11] => data_memory_read_interface:dmri.long_addr[11]
alu_output[12] => rd_value.DATAA
alu_output[12] => jump_offset[12].DATAB
alu_output[12] => data_memory_read_interface:dmri.long_addr[12]
alu_output[13] => rd_value.DATAA
alu_output[13] => jump_offset[13].DATAB
alu_output[13] => data_memory_read_interface:dmri.long_addr[13]
alu_output[14] => rd_value.DATAA
alu_output[14] => jump_offset[14].DATAB
alu_output[14] => data_memory_read_interface:dmri.long_addr[14]
alu_output[15] => rd_value.DATAA
alu_output[15] => jump_offset[15].DATAB
alu_output[15] => data_memory_read_interface:dmri.long_addr[15]
alu_output[16] => rd_value.DATAA
alu_output[16] => jump_offset[16].DATAB
alu_output[16] => data_memory_read_interface:dmri.long_addr[16]
alu_output[17] => rd_value.DATAA
alu_output[17] => jump_offset[17].DATAB
alu_output[17] => data_memory_read_interface:dmri.long_addr[17]
alu_output[18] => rd_value.DATAA
alu_output[18] => jump_offset[18].DATAB
alu_output[18] => data_memory_read_interface:dmri.long_addr[18]
alu_output[19] => rd_value.DATAA
alu_output[19] => jump_offset[19].DATAB
alu_output[19] => data_memory_read_interface:dmri.long_addr[19]
alu_output[20] => rd_value.DATAA
alu_output[20] => jump_offset[20].DATAB
alu_output[20] => data_memory_read_interface:dmri.long_addr[20]
alu_output[21] => rd_value.DATAA
alu_output[21] => jump_offset[21].DATAB
alu_output[21] => data_memory_read_interface:dmri.long_addr[21]
alu_output[22] => rd_value.DATAA
alu_output[22] => jump_offset[22].DATAB
alu_output[22] => data_memory_read_interface:dmri.long_addr[22]
alu_output[23] => rd_value.DATAA
alu_output[23] => jump_offset[23].DATAB
alu_output[23] => data_memory_read_interface:dmri.long_addr[23]
alu_output[24] => rd_value.DATAA
alu_output[24] => jump_offset[24].DATAB
alu_output[24] => data_memory_read_interface:dmri.long_addr[24]
alu_output[25] => rd_value.DATAA
alu_output[25] => jump_offset[25].DATAB
alu_output[25] => data_memory_read_interface:dmri.long_addr[25]
alu_output[26] => rd_value.DATAA
alu_output[26] => jump_offset[26].DATAB
alu_output[26] => data_memory_read_interface:dmri.long_addr[26]
alu_output[27] => rd_value.DATAA
alu_output[27] => jump_offset[27].DATAB
alu_output[27] => data_memory_read_interface:dmri.long_addr[27]
alu_output[28] => rd_value.DATAA
alu_output[28] => jump_offset[28].DATAB
alu_output[28] => data_memory_read_interface:dmri.long_addr[28]
alu_output[29] => rd_value.DATAA
alu_output[29] => jump_offset[29].DATAB
alu_output[29] => data_memory_read_interface:dmri.long_addr[29]
alu_output[30] => rd_value.DATAA
alu_output[30] => jump_offset[30].DATAB
alu_output[30] => data_memory_read_interface:dmri.long_addr[30]
alu_output[31] => rd_value.DATAA
alu_output[31] => jump_offset[31].DATAB
alu_output[31] => data_memory_read_interface:dmri.long_addr[31]
memory_read_value[0] => data_memory_read_interface:dmri.memory_read_value[0]
memory_read_value[1] => data_memory_read_interface:dmri.memory_read_value[1]
memory_read_value[2] => data_memory_read_interface:dmri.memory_read_value[2]
memory_read_value[3] => data_memory_read_interface:dmri.memory_read_value[3]
memory_read_value[4] => data_memory_read_interface:dmri.memory_read_value[4]
memory_read_value[5] => data_memory_read_interface:dmri.memory_read_value[5]
memory_read_value[6] => data_memory_read_interface:dmri.memory_read_value[6]
memory_read_value[7] => data_memory_read_interface:dmri.memory_read_value[7]
memory_read_value[8] => data_memory_read_interface:dmri.memory_read_value[8]
memory_read_value[9] => data_memory_read_interface:dmri.memory_read_value[9]
memory_read_value[10] => data_memory_read_interface:dmri.memory_read_value[10]
memory_read_value[11] => data_memory_read_interface:dmri.memory_read_value[11]
memory_read_value[12] => data_memory_read_interface:dmri.memory_read_value[12]
memory_read_value[13] => data_memory_read_interface:dmri.memory_read_value[13]
memory_read_value[14] => data_memory_read_interface:dmri.memory_read_value[14]
memory_read_value[15] => data_memory_read_interface:dmri.memory_read_value[15]
memory_read_value[16] => data_memory_read_interface:dmri.memory_read_value[16]
memory_read_value[17] => data_memory_read_interface:dmri.memory_read_value[17]
memory_read_value[18] => data_memory_read_interface:dmri.memory_read_value[18]
memory_read_value[19] => data_memory_read_interface:dmri.memory_read_value[19]
memory_read_value[20] => data_memory_read_interface:dmri.memory_read_value[20]
memory_read_value[21] => data_memory_read_interface:dmri.memory_read_value[21]
memory_read_value[22] => data_memory_read_interface:dmri.memory_read_value[22]
memory_read_value[23] => data_memory_read_interface:dmri.memory_read_value[23]
memory_read_value[24] => data_memory_read_interface:dmri.memory_read_value[24]
memory_read_value[25] => data_memory_read_interface:dmri.memory_read_value[25]
memory_read_value[26] => data_memory_read_interface:dmri.memory_read_value[26]
memory_read_value[27] => data_memory_read_interface:dmri.memory_read_value[27]
memory_read_value[28] => data_memory_read_interface:dmri.memory_read_value[28]
memory_read_value[29] => data_memory_read_interface:dmri.memory_read_value[29]
memory_read_value[30] => data_memory_read_interface:dmri.memory_read_value[30]
memory_read_value[31] => data_memory_read_interface:dmri.memory_read_value[31]
imm[0] => jump_offset[0].DATAA
imm[1] => jump_offset[1].DATAA
imm[2] => jump_offset[2].DATAA
imm[3] => jump_offset[3].DATAA
imm[4] => jump_offset[4].DATAA
imm[5] => jump_offset[5].DATAA
imm[6] => jump_offset[6].DATAA
imm[7] => jump_offset[7].DATAA
imm[8] => jump_offset[8].DATAA
imm[9] => jump_offset[9].DATAA
imm[10] => jump_offset[10].DATAA
imm[11] => jump_offset[11].DATAA
imm[12] => jump_offset[12].DATAA
imm[13] => jump_offset[13].DATAA
imm[14] => jump_offset[14].DATAA
imm[15] => jump_offset[15].DATAA
imm[16] => jump_offset[16].DATAA
imm[17] => jump_offset[17].DATAA
imm[18] => jump_offset[18].DATAA
imm[19] => jump_offset[19].DATAA
imm[20] => jump_offset[20].DATAA
imm[21] => jump_offset[21].DATAA
imm[22] => jump_offset[22].DATAA
imm[23] => jump_offset[23].DATAA
imm[24] => jump_offset[24].DATAA
imm[25] => jump_offset[25].DATAA
imm[26] => jump_offset[26].DATAA
imm[27] => jump_offset[27].DATAA
imm[28] => jump_offset[28].DATAA
imm[29] => jump_offset[29].DATAA
imm[30] => jump_offset[30].DATAA
imm[31] => jump_offset[31].DATAA
load_type[0] => data_memory_read_interface:dmri.load_type[0]
load_type[1] => data_memory_read_interface:dmri.load_type[1]
load_type[2] => data_memory_read_interface:dmri.load_type[2]
instruction_addr[0] <= program_counter:pc.instruction_addr[0]
instruction_addr[1] <= program_counter:pc.instruction_addr[1]
instruction_addr[2] <= program_counter:pc.instruction_addr[2]
instruction_addr[3] <= program_counter:pc.instruction_addr[3]
instruction_addr[4] <= program_counter:pc.instruction_addr[4]
instruction_addr[5] <= program_counter:pc.instruction_addr[5]
instruction_addr[6] <= program_counter:pc.instruction_addr[6]
instruction_addr[7] <= program_counter:pc.instruction_addr[7]
instruction_addr[8] <= program_counter:pc.instruction_addr[8]
instruction_addr[9] <= program_counter:pc.instruction_addr[9]
instruction_addr[10] <= program_counter:pc.instruction_addr[10]
instruction_addr[11] <= program_counter:pc.instruction_addr[11]
instruction_addr[12] <= program_counter:pc.instruction_addr[12]
instruction_addr[13] <= program_counter:pc.instruction_addr[13]
instruction_addr[14] <= program_counter:pc.instruction_addr[14]
instruction_addr[15] <= program_counter:pc.instruction_addr[15]
instruction_addr[16] <= program_counter:pc.instruction_addr[16]
instruction_addr[17] <= program_counter:pc.instruction_addr[17]
instruction_addr[18] <= program_counter:pc.instruction_addr[18]
instruction_addr[19] <= program_counter:pc.instruction_addr[19]
instruction_addr[20] <= program_counter:pc.instruction_addr[20]
instruction_addr[21] <= program_counter:pc.instruction_addr[21]
instruction_addr[22] <= program_counter:pc.instruction_addr[22]
instruction_addr[23] <= program_counter:pc.instruction_addr[23]
instruction_addr[24] <= program_counter:pc.instruction_addr[24]
instruction_addr[25] <= program_counter:pc.instruction_addr[25]
instruction_addr[26] <= program_counter:pc.instruction_addr[26]
instruction_addr[27] <= program_counter:pc.instruction_addr[27]
instruction_addr[28] <= program_counter:pc.instruction_addr[28]
instruction_addr[29] <= program_counter:pc.instruction_addr[29]
instruction_addr[30] <= program_counter:pc.instruction_addr[30]
instruction_addr[31] <= program_counter:pc.instruction_addr[31]
rs1_read[0] <= registers:regs.rs1_read[0]
rs1_read[1] <= registers:regs.rs1_read[1]
rs1_read[2] <= registers:regs.rs1_read[2]
rs1_read[3] <= registers:regs.rs1_read[3]
rs1_read[4] <= registers:regs.rs1_read[4]
rs1_read[5] <= registers:regs.rs1_read[5]
rs1_read[6] <= registers:regs.rs1_read[6]
rs1_read[7] <= registers:regs.rs1_read[7]
rs1_read[8] <= registers:regs.rs1_read[8]
rs1_read[9] <= registers:regs.rs1_read[9]
rs1_read[10] <= registers:regs.rs1_read[10]
rs1_read[11] <= registers:regs.rs1_read[11]
rs1_read[12] <= registers:regs.rs1_read[12]
rs1_read[13] <= registers:regs.rs1_read[13]
rs1_read[14] <= registers:regs.rs1_read[14]
rs1_read[15] <= registers:regs.rs1_read[15]
rs1_read[16] <= registers:regs.rs1_read[16]
rs1_read[17] <= registers:regs.rs1_read[17]
rs1_read[18] <= registers:regs.rs1_read[18]
rs1_read[19] <= registers:regs.rs1_read[19]
rs1_read[20] <= registers:regs.rs1_read[20]
rs1_read[21] <= registers:regs.rs1_read[21]
rs1_read[22] <= registers:regs.rs1_read[22]
rs1_read[23] <= registers:regs.rs1_read[23]
rs1_read[24] <= registers:regs.rs1_read[24]
rs1_read[25] <= registers:regs.rs1_read[25]
rs1_read[26] <= registers:regs.rs1_read[26]
rs1_read[27] <= registers:regs.rs1_read[27]
rs1_read[28] <= registers:regs.rs1_read[28]
rs1_read[29] <= registers:regs.rs1_read[29]
rs1_read[30] <= registers:regs.rs1_read[30]
rs1_read[31] <= registers:regs.rs1_read[31]
rs2_read[0] <= registers:regs.rs2_read[0]
rs2_read[1] <= registers:regs.rs2_read[1]
rs2_read[2] <= registers:regs.rs2_read[2]
rs2_read[3] <= registers:regs.rs2_read[3]
rs2_read[4] <= registers:regs.rs2_read[4]
rs2_read[5] <= registers:regs.rs2_read[5]
rs2_read[6] <= registers:regs.rs2_read[6]
rs2_read[7] <= registers:regs.rs2_read[7]
rs2_read[8] <= registers:regs.rs2_read[8]
rs2_read[9] <= registers:regs.rs2_read[9]
rs2_read[10] <= registers:regs.rs2_read[10]
rs2_read[11] <= registers:regs.rs2_read[11]
rs2_read[12] <= registers:regs.rs2_read[12]
rs2_read[13] <= registers:regs.rs2_read[13]
rs2_read[14] <= registers:regs.rs2_read[14]
rs2_read[15] <= registers:regs.rs2_read[15]
rs2_read[16] <= registers:regs.rs2_read[16]
rs2_read[17] <= registers:regs.rs2_read[17]
rs2_read[18] <= registers:regs.rs2_read[18]
rs2_read[19] <= registers:regs.rs2_read[19]
rs2_read[20] <= registers:regs.rs2_read[20]
rs2_read[21] <= registers:regs.rs2_read[21]
rs2_read[22] <= registers:regs.rs2_read[22]
rs2_read[23] <= registers:regs.rs2_read[23]
rs2_read[24] <= registers:regs.rs2_read[24]
rs2_read[25] <= registers:regs.rs2_read[25]
rs2_read[26] <= registers:regs.rs2_read[26]
rs2_read[27] <= registers:regs.rs2_read[27]
rs2_read[28] <= registers:regs.rs2_read[28]
rs2_read[29] <= registers:regs.rs2_read[29]
rs2_read[30] <= registers:regs.rs2_read[30]
rs2_read[31] <= registers:regs.rs2_read[31]


|DE10_Nano_golden_top|top:cpu|stage5_top:s5|data_memory_read_interface:dmri
sign_extend => FormatHword.OUTPUTSELECT
long_addr[0] => Mux0.IN5
long_addr[0] => Mux1.IN5
long_addr[0] => Mux2.IN5
long_addr[0] => Mux3.IN5
long_addr[0] => Mux4.IN5
long_addr[0] => Mux5.IN5
long_addr[0] => Mux6.IN5
long_addr[0] => Mux7.IN5
long_addr[1] => Mux0.IN4
long_addr[1] => Mux1.IN4
long_addr[1] => Mux2.IN4
long_addr[1] => Mux3.IN4
long_addr[1] => Mux4.IN4
long_addr[1] => Mux5.IN4
long_addr[1] => Mux6.IN4
long_addr[1] => Mux7.IN4
long_addr[2] => ~NO_FANOUT~
long_addr[3] => ~NO_FANOUT~
long_addr[4] => ~NO_FANOUT~
long_addr[5] => ~NO_FANOUT~
long_addr[6] => ~NO_FANOUT~
long_addr[7] => ~NO_FANOUT~
long_addr[8] => ~NO_FANOUT~
long_addr[9] => ~NO_FANOUT~
long_addr[10] => ~NO_FANOUT~
long_addr[11] => ~NO_FANOUT~
long_addr[12] => ~NO_FANOUT~
long_addr[13] => ~NO_FANOUT~
long_addr[14] => ~NO_FANOUT~
long_addr[15] => ~NO_FANOUT~
long_addr[16] => ~NO_FANOUT~
long_addr[17] => ~NO_FANOUT~
long_addr[18] => ~NO_FANOUT~
long_addr[19] => ~NO_FANOUT~
long_addr[20] => ~NO_FANOUT~
long_addr[21] => ~NO_FANOUT~
long_addr[22] => ~NO_FANOUT~
long_addr[23] => ~NO_FANOUT~
long_addr[24] => ~NO_FANOUT~
long_addr[25] => ~NO_FANOUT~
long_addr[26] => ~NO_FANOUT~
long_addr[27] => ~NO_FANOUT~
long_addr[28] => ~NO_FANOUT~
long_addr[29] => ~NO_FANOUT~
long_addr[30] => ~NO_FANOUT~
long_addr[31] => ~NO_FANOUT~
memory_read_value[0] => Mux7.IN3
memory_read_value[0] => true_read_value.DATAA
memory_read_value[1] => Mux6.IN3
memory_read_value[1] => true_read_value.DATAA
memory_read_value[2] => Mux5.IN3
memory_read_value[2] => true_read_value.DATAA
memory_read_value[3] => Mux4.IN3
memory_read_value[3] => true_read_value.DATAA
memory_read_value[4] => Mux3.IN3
memory_read_value[4] => true_read_value.DATAA
memory_read_value[5] => Mux2.IN3
memory_read_value[5] => true_read_value.DATAA
memory_read_value[6] => Mux1.IN3
memory_read_value[6] => true_read_value.DATAA
memory_read_value[7] => Mux0.IN3
memory_read_value[7] => true_read_value.DATAA
memory_read_value[8] => Mux7.IN2
memory_read_value[8] => true_read_value.DATAA
memory_read_value[9] => Mux6.IN2
memory_read_value[9] => true_read_value.DATAA
memory_read_value[10] => Mux5.IN2
memory_read_value[10] => true_read_value.DATAA
memory_read_value[11] => Mux4.IN2
memory_read_value[11] => true_read_value.DATAA
memory_read_value[12] => Mux3.IN2
memory_read_value[12] => true_read_value.DATAA
memory_read_value[13] => Mux2.IN2
memory_read_value[13] => true_read_value.DATAA
memory_read_value[14] => Mux1.IN2
memory_read_value[14] => true_read_value.DATAA
memory_read_value[15] => Mux0.IN2
memory_read_value[15] => true_read_value.DATAA
memory_read_value[16] => Mux7.IN1
memory_read_value[16] => true_read_value.DATAA
memory_read_value[17] => Mux6.IN1
memory_read_value[17] => true_read_value.DATAA
memory_read_value[18] => Mux5.IN1
memory_read_value[18] => true_read_value.DATAA
memory_read_value[19] => Mux4.IN1
memory_read_value[19] => true_read_value.DATAA
memory_read_value[20] => Mux3.IN1
memory_read_value[20] => true_read_value.DATAA
memory_read_value[21] => Mux2.IN1
memory_read_value[21] => true_read_value.DATAA
memory_read_value[22] => Mux1.IN1
memory_read_value[22] => true_read_value.DATAA
memory_read_value[23] => Mux0.IN1
memory_read_value[23] => true_read_value.DATAA
memory_read_value[24] => Mux7.IN0
memory_read_value[24] => true_read_value.DATAA
memory_read_value[25] => Mux6.IN0
memory_read_value[25] => true_read_value.DATAA
memory_read_value[26] => Mux5.IN0
memory_read_value[26] => true_read_value.DATAA
memory_read_value[27] => Mux4.IN0
memory_read_value[27] => true_read_value.DATAA
memory_read_value[28] => Mux3.IN0
memory_read_value[28] => true_read_value.DATAA
memory_read_value[29] => Mux2.IN0
memory_read_value[29] => true_read_value.DATAA
memory_read_value[30] => Mux1.IN0
memory_read_value[30] => true_read_value.DATAA
memory_read_value[31] => Mux0.IN0
memory_read_value[31] => true_read_value.DATAA
load_type[0] => true_read_value.OUTPUTSELECT
load_type[0] => true_read_value.OUTPUTSELECT
load_type[0] => true_read_value.OUTPUTSELECT
load_type[0] => true_read_value.OUTPUTSELECT
load_type[0] => true_read_value.OUTPUTSELECT
load_type[0] => true_read_value.OUTPUTSELECT
load_type[0] => true_read_value.OUTPUTSELECT
load_type[0] => true_read_value.OUTPUTSELECT
load_type[0] => true_read_value.OUTPUTSELECT
load_type[0] => true_read_value.OUTPUTSELECT
load_type[0] => true_read_value.OUTPUTSELECT
load_type[0] => true_read_value.OUTPUTSELECT
load_type[0] => true_read_value.OUTPUTSELECT
load_type[0] => true_read_value.OUTPUTSELECT
load_type[0] => true_read_value.OUTPUTSELECT
load_type[0] => true_read_value.OUTPUTSELECT
load_type[0] => true_read_value.OUTPUTSELECT
load_type[0] => true_read_value.OUTPUTSELECT
load_type[0] => true_read_value.OUTPUTSELECT
load_type[0] => true_read_value.OUTPUTSELECT
load_type[0] => true_read_value.OUTPUTSELECT
load_type[0] => true_read_value.OUTPUTSELECT
load_type[0] => true_read_value.OUTPUTSELECT
load_type[0] => true_read_value.OUTPUTSELECT
load_type[0] => true_read_value.OUTPUTSELECT
load_type[0] => true_read_value.OUTPUTSELECT
load_type[0] => true_read_value.OUTPUTSELECT
load_type[0] => true_read_value.OUTPUTSELECT
load_type[0] => true_read_value.OUTPUTSELECT
load_type[0] => true_read_value.OUTPUTSELECT
load_type[0] => true_read_value.OUTPUTSELECT
load_type[0] => true_read_value.OUTPUTSELECT
load_type[1] => true_read_value.OUTPUTSELECT
load_type[1] => true_read_value.OUTPUTSELECT
load_type[1] => true_read_value.OUTPUTSELECT
load_type[1] => true_read_value.OUTPUTSELECT
load_type[1] => true_read_value.OUTPUTSELECT
load_type[1] => true_read_value.OUTPUTSELECT
load_type[1] => true_read_value.OUTPUTSELECT
load_type[1] => true_read_value.OUTPUTSELECT
load_type[1] => true_read_value.OUTPUTSELECT
load_type[1] => true_read_value.OUTPUTSELECT
load_type[1] => true_read_value.OUTPUTSELECT
load_type[1] => true_read_value.OUTPUTSELECT
load_type[1] => true_read_value.OUTPUTSELECT
load_type[1] => true_read_value.OUTPUTSELECT
load_type[1] => true_read_value.OUTPUTSELECT
load_type[1] => true_read_value.OUTPUTSELECT
load_type[1] => true_read_value.OUTPUTSELECT
load_type[1] => true_read_value.OUTPUTSELECT
load_type[1] => true_read_value.OUTPUTSELECT
load_type[1] => true_read_value.OUTPUTSELECT
load_type[1] => true_read_value.OUTPUTSELECT
load_type[1] => true_read_value.OUTPUTSELECT
load_type[1] => true_read_value.OUTPUTSELECT
load_type[1] => true_read_value.OUTPUTSELECT
load_type[1] => true_read_value.OUTPUTSELECT
load_type[1] => true_read_value.OUTPUTSELECT
load_type[1] => true_read_value.OUTPUTSELECT
load_type[1] => true_read_value.OUTPUTSELECT
load_type[1] => true_read_value.OUTPUTSELECT
load_type[1] => true_read_value.OUTPUTSELECT
load_type[1] => true_read_value.OUTPUTSELECT
load_type[1] => true_read_value.OUTPUTSELECT
load_type[2] => ~NO_FANOUT~
true_read_value[0] <= true_read_value.DB_MAX_OUTPUT_PORT_TYPE
true_read_value[1] <= true_read_value.DB_MAX_OUTPUT_PORT_TYPE
true_read_value[2] <= true_read_value.DB_MAX_OUTPUT_PORT_TYPE
true_read_value[3] <= true_read_value.DB_MAX_OUTPUT_PORT_TYPE
true_read_value[4] <= true_read_value.DB_MAX_OUTPUT_PORT_TYPE
true_read_value[5] <= true_read_value.DB_MAX_OUTPUT_PORT_TYPE
true_read_value[6] <= true_read_value.DB_MAX_OUTPUT_PORT_TYPE
true_read_value[7] <= true_read_value.DB_MAX_OUTPUT_PORT_TYPE
true_read_value[8] <= true_read_value.DB_MAX_OUTPUT_PORT_TYPE
true_read_value[9] <= true_read_value.DB_MAX_OUTPUT_PORT_TYPE
true_read_value[10] <= true_read_value.DB_MAX_OUTPUT_PORT_TYPE
true_read_value[11] <= true_read_value.DB_MAX_OUTPUT_PORT_TYPE
true_read_value[12] <= true_read_value.DB_MAX_OUTPUT_PORT_TYPE
true_read_value[13] <= true_read_value.DB_MAX_OUTPUT_PORT_TYPE
true_read_value[14] <= true_read_value.DB_MAX_OUTPUT_PORT_TYPE
true_read_value[15] <= true_read_value.DB_MAX_OUTPUT_PORT_TYPE
true_read_value[16] <= true_read_value.DB_MAX_OUTPUT_PORT_TYPE
true_read_value[17] <= true_read_value.DB_MAX_OUTPUT_PORT_TYPE
true_read_value[18] <= true_read_value.DB_MAX_OUTPUT_PORT_TYPE
true_read_value[19] <= true_read_value.DB_MAX_OUTPUT_PORT_TYPE
true_read_value[20] <= true_read_value.DB_MAX_OUTPUT_PORT_TYPE
true_read_value[21] <= true_read_value.DB_MAX_OUTPUT_PORT_TYPE
true_read_value[22] <= true_read_value.DB_MAX_OUTPUT_PORT_TYPE
true_read_value[23] <= true_read_value.DB_MAX_OUTPUT_PORT_TYPE
true_read_value[24] <= true_read_value.DB_MAX_OUTPUT_PORT_TYPE
true_read_value[25] <= true_read_value.DB_MAX_OUTPUT_PORT_TYPE
true_read_value[26] <= true_read_value.DB_MAX_OUTPUT_PORT_TYPE
true_read_value[27] <= true_read_value.DB_MAX_OUTPUT_PORT_TYPE
true_read_value[28] <= true_read_value.DB_MAX_OUTPUT_PORT_TYPE
true_read_value[29] <= true_read_value.DB_MAX_OUTPUT_PORT_TYPE
true_read_value[30] <= true_read_value.DB_MAX_OUTPUT_PORT_TYPE
true_read_value[31] <= true_read_value.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Nano_golden_top|top:cpu|stage5_top:s5|registers:regs
clock => register_values.we_a.CLK
clock => register_values.waddr_a[4].CLK
clock => register_values.waddr_a[3].CLK
clock => register_values.waddr_a[2].CLK
clock => register_values.waddr_a[1].CLK
clock => register_values.waddr_a[0].CLK
clock => register_values.data_a[31].CLK
clock => register_values.data_a[30].CLK
clock => register_values.data_a[29].CLK
clock => register_values.data_a[28].CLK
clock => register_values.data_a[27].CLK
clock => register_values.data_a[26].CLK
clock => register_values.data_a[25].CLK
clock => register_values.data_a[24].CLK
clock => register_values.data_a[23].CLK
clock => register_values.data_a[22].CLK
clock => register_values.data_a[21].CLK
clock => register_values.data_a[20].CLK
clock => register_values.data_a[19].CLK
clock => register_values.data_a[18].CLK
clock => register_values.data_a[17].CLK
clock => register_values.data_a[16].CLK
clock => register_values.data_a[15].CLK
clock => register_values.data_a[14].CLK
clock => register_values.data_a[13].CLK
clock => register_values.data_a[12].CLK
clock => register_values.data_a[11].CLK
clock => register_values.data_a[10].CLK
clock => register_values.data_a[9].CLK
clock => register_values.data_a[8].CLK
clock => register_values.data_a[7].CLK
clock => register_values.data_a[6].CLK
clock => register_values.data_a[5].CLK
clock => register_values.data_a[4].CLK
clock => register_values.data_a[3].CLK
clock => register_values.data_a[2].CLK
clock => register_values.data_a[1].CLK
clock => register_values.data_a[0].CLK
clock => rs2_read[0]~reg0.CLK
clock => rs2_read[1]~reg0.CLK
clock => rs2_read[2]~reg0.CLK
clock => rs2_read[3]~reg0.CLK
clock => rs2_read[4]~reg0.CLK
clock => rs2_read[5]~reg0.CLK
clock => rs2_read[6]~reg0.CLK
clock => rs2_read[7]~reg0.CLK
clock => rs2_read[8]~reg0.CLK
clock => rs2_read[9]~reg0.CLK
clock => rs2_read[10]~reg0.CLK
clock => rs2_read[11]~reg0.CLK
clock => rs2_read[12]~reg0.CLK
clock => rs2_read[13]~reg0.CLK
clock => rs2_read[14]~reg0.CLK
clock => rs2_read[15]~reg0.CLK
clock => rs2_read[16]~reg0.CLK
clock => rs2_read[17]~reg0.CLK
clock => rs2_read[18]~reg0.CLK
clock => rs2_read[19]~reg0.CLK
clock => rs2_read[20]~reg0.CLK
clock => rs2_read[21]~reg0.CLK
clock => rs2_read[22]~reg0.CLK
clock => rs2_read[23]~reg0.CLK
clock => rs2_read[24]~reg0.CLK
clock => rs2_read[25]~reg0.CLK
clock => rs2_read[26]~reg0.CLK
clock => rs2_read[27]~reg0.CLK
clock => rs2_read[28]~reg0.CLK
clock => rs2_read[29]~reg0.CLK
clock => rs2_read[30]~reg0.CLK
clock => rs2_read[31]~reg0.CLK
clock => rs1_read[0]~reg0.CLK
clock => rs1_read[1]~reg0.CLK
clock => rs1_read[2]~reg0.CLK
clock => rs1_read[3]~reg0.CLK
clock => rs1_read[4]~reg0.CLK
clock => rs1_read[5]~reg0.CLK
clock => rs1_read[6]~reg0.CLK
clock => rs1_read[7]~reg0.CLK
clock => rs1_read[8]~reg0.CLK
clock => rs1_read[9]~reg0.CLK
clock => rs1_read[10]~reg0.CLK
clock => rs1_read[11]~reg0.CLK
clock => rs1_read[12]~reg0.CLK
clock => rs1_read[13]~reg0.CLK
clock => rs1_read[14]~reg0.CLK
clock => rs1_read[15]~reg0.CLK
clock => rs1_read[16]~reg0.CLK
clock => rs1_read[17]~reg0.CLK
clock => rs1_read[18]~reg0.CLK
clock => rs1_read[19]~reg0.CLK
clock => rs1_read[20]~reg0.CLK
clock => rs1_read[21]~reg0.CLK
clock => rs1_read[22]~reg0.CLK
clock => rs1_read[23]~reg0.CLK
clock => rs1_read[24]~reg0.CLK
clock => rs1_read[25]~reg0.CLK
clock => rs1_read[26]~reg0.CLK
clock => rs1_read[27]~reg0.CLK
clock => rs1_read[28]~reg0.CLK
clock => rs1_read[29]~reg0.CLK
clock => rs1_read[30]~reg0.CLK
clock => rs1_read[31]~reg0.CLK
clock => register_values.CLK0
write_rd => always0.IN1
rs1[0] => Equal0.IN31
rs1[0] => register_values.RADDR
rs1[1] => Equal0.IN30
rs1[1] => register_values.RADDR1
rs1[2] => Equal0.IN29
rs1[2] => register_values.RADDR2
rs1[3] => Equal0.IN28
rs1[3] => register_values.RADDR3
rs1[4] => Equal0.IN27
rs1[4] => register_values.RADDR4
rs2[0] => Equal1.IN31
rs2[0] => register_values.PORTBRADDR
rs2[1] => Equal1.IN30
rs2[1] => register_values.PORTBRADDR1
rs2[2] => Equal1.IN29
rs2[2] => register_values.PORTBRADDR2
rs2[3] => Equal1.IN28
rs2[3] => register_values.PORTBRADDR3
rs2[4] => Equal1.IN27
rs2[4] => register_values.PORTBRADDR4
rd[0] => LessThan0.IN10
rd[0] => LessThan1.IN10
rd[0] => register_values.waddr_a[0].DATAIN
rd[0] => Equal2.IN31
rd[0] => register_values.WADDR
rd[1] => LessThan0.IN9
rd[1] => LessThan1.IN9
rd[1] => register_values.waddr_a[1].DATAIN
rd[1] => Equal2.IN30
rd[1] => register_values.WADDR1
rd[2] => LessThan0.IN8
rd[2] => LessThan1.IN8
rd[2] => register_values.waddr_a[2].DATAIN
rd[2] => Equal2.IN29
rd[2] => register_values.WADDR2
rd[3] => LessThan0.IN7
rd[3] => LessThan1.IN7
rd[3] => register_values.waddr_a[3].DATAIN
rd[3] => Equal2.IN28
rd[3] => register_values.WADDR3
rd[4] => LessThan0.IN6
rd[4] => LessThan1.IN6
rd[4] => register_values.waddr_a[4].DATAIN
rd[4] => Equal2.IN27
rd[4] => register_values.WADDR4
rd_value[0] => register_values.data_a[0].DATAIN
rd_value[0] => register_values.DATAIN
rd_value[1] => register_values.data_a[1].DATAIN
rd_value[1] => register_values.DATAIN1
rd_value[2] => register_values.data_a[2].DATAIN
rd_value[2] => register_values.DATAIN2
rd_value[3] => register_values.data_a[3].DATAIN
rd_value[3] => register_values.DATAIN3
rd_value[4] => register_values.data_a[4].DATAIN
rd_value[4] => register_values.DATAIN4
rd_value[5] => register_values.data_a[5].DATAIN
rd_value[5] => register_values.DATAIN5
rd_value[6] => register_values.data_a[6].DATAIN
rd_value[6] => register_values.DATAIN6
rd_value[7] => register_values.data_a[7].DATAIN
rd_value[7] => register_values.DATAIN7
rd_value[8] => register_values.data_a[8].DATAIN
rd_value[8] => register_values.DATAIN8
rd_value[9] => register_values.data_a[9].DATAIN
rd_value[9] => register_values.DATAIN9
rd_value[10] => register_values.data_a[10].DATAIN
rd_value[10] => register_values.DATAIN10
rd_value[11] => register_values.data_a[11].DATAIN
rd_value[11] => register_values.DATAIN11
rd_value[12] => register_values.data_a[12].DATAIN
rd_value[12] => register_values.DATAIN12
rd_value[13] => register_values.data_a[13].DATAIN
rd_value[13] => register_values.DATAIN13
rd_value[14] => register_values.data_a[14].DATAIN
rd_value[14] => register_values.DATAIN14
rd_value[15] => register_values.data_a[15].DATAIN
rd_value[15] => register_values.DATAIN15
rd_value[16] => register_values.data_a[16].DATAIN
rd_value[16] => register_values.DATAIN16
rd_value[17] => register_values.data_a[17].DATAIN
rd_value[17] => register_values.DATAIN17
rd_value[18] => register_values.data_a[18].DATAIN
rd_value[18] => register_values.DATAIN18
rd_value[19] => register_values.data_a[19].DATAIN
rd_value[19] => register_values.DATAIN19
rd_value[20] => register_values.data_a[20].DATAIN
rd_value[20] => register_values.DATAIN20
rd_value[21] => register_values.data_a[21].DATAIN
rd_value[21] => register_values.DATAIN21
rd_value[22] => register_values.data_a[22].DATAIN
rd_value[22] => register_values.DATAIN22
rd_value[23] => register_values.data_a[23].DATAIN
rd_value[23] => register_values.DATAIN23
rd_value[24] => register_values.data_a[24].DATAIN
rd_value[24] => register_values.DATAIN24
rd_value[25] => register_values.data_a[25].DATAIN
rd_value[25] => register_values.DATAIN25
rd_value[26] => register_values.data_a[26].DATAIN
rd_value[26] => register_values.DATAIN26
rd_value[27] => register_values.data_a[27].DATAIN
rd_value[27] => register_values.DATAIN27
rd_value[28] => register_values.data_a[28].DATAIN
rd_value[28] => register_values.DATAIN28
rd_value[29] => register_values.data_a[29].DATAIN
rd_value[29] => register_values.DATAIN29
rd_value[30] => register_values.data_a[30].DATAIN
rd_value[30] => register_values.DATAIN30
rd_value[31] => register_values.data_a[31].DATAIN
rd_value[31] => register_values.DATAIN31
rs1_read[0] <= rs1_read[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_read[1] <= rs1_read[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_read[2] <= rs1_read[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_read[3] <= rs1_read[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_read[4] <= rs1_read[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_read[5] <= rs1_read[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_read[6] <= rs1_read[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_read[7] <= rs1_read[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_read[8] <= rs1_read[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_read[9] <= rs1_read[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_read[10] <= rs1_read[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_read[11] <= rs1_read[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_read[12] <= rs1_read[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_read[13] <= rs1_read[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_read[14] <= rs1_read[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_read[15] <= rs1_read[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_read[16] <= rs1_read[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_read[17] <= rs1_read[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_read[18] <= rs1_read[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_read[19] <= rs1_read[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_read[20] <= rs1_read[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_read[21] <= rs1_read[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_read[22] <= rs1_read[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_read[23] <= rs1_read[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_read[24] <= rs1_read[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_read[25] <= rs1_read[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_read[26] <= rs1_read[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_read[27] <= rs1_read[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_read[28] <= rs1_read[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_read[29] <= rs1_read[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_read[30] <= rs1_read[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs1_read[31] <= rs1_read[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_read[0] <= rs2_read[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_read[1] <= rs2_read[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_read[2] <= rs2_read[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_read[3] <= rs2_read[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_read[4] <= rs2_read[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_read[5] <= rs2_read[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_read[6] <= rs2_read[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_read[7] <= rs2_read[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_read[8] <= rs2_read[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_read[9] <= rs2_read[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_read[10] <= rs2_read[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_read[11] <= rs2_read[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_read[12] <= rs2_read[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_read[13] <= rs2_read[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_read[14] <= rs2_read[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_read[15] <= rs2_read[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_read[16] <= rs2_read[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_read[17] <= rs2_read[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_read[18] <= rs2_read[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_read[19] <= rs2_read[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_read[20] <= rs2_read[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_read[21] <= rs2_read[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_read[22] <= rs2_read[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_read[23] <= rs2_read[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_read[24] <= rs2_read[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_read[25] <= rs2_read[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_read[26] <= rs2_read[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_read[27] <= rs2_read[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_read[28] <= rs2_read[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_read[29] <= rs2_read[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_read[30] <= rs2_read[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_read[31] <= rs2_read[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Nano_golden_top|top:cpu|stage5_top:s5|program_counter:pc
clock => instruction_addr[0]~reg0.CLK
clock => instruction_addr[1]~reg0.CLK
clock => instruction_addr[2]~reg0.CLK
clock => instruction_addr[3]~reg0.CLK
clock => instruction_addr[4]~reg0.CLK
clock => instruction_addr[5]~reg0.CLK
clock => instruction_addr[6]~reg0.CLK
clock => instruction_addr[7]~reg0.CLK
clock => instruction_addr[8]~reg0.CLK
clock => instruction_addr[9]~reg0.CLK
clock => instruction_addr[10]~reg0.CLK
clock => instruction_addr[11]~reg0.CLK
clock => instruction_addr[12]~reg0.CLK
clock => instruction_addr[13]~reg0.CLK
clock => instruction_addr[14]~reg0.CLK
clock => instruction_addr[15]~reg0.CLK
clock => instruction_addr[16]~reg0.CLK
clock => instruction_addr[17]~reg0.CLK
clock => instruction_addr[18]~reg0.CLK
clock => instruction_addr[19]~reg0.CLK
clock => instruction_addr[20]~reg0.CLK
clock => instruction_addr[21]~reg0.CLK
clock => instruction_addr[22]~reg0.CLK
clock => instruction_addr[23]~reg0.CLK
clock => instruction_addr[24]~reg0.CLK
clock => instruction_addr[25]~reg0.CLK
clock => instruction_addr[26]~reg0.CLK
clock => instruction_addr[27]~reg0.CLK
clock => instruction_addr[28]~reg0.CLK
clock => instruction_addr[29]~reg0.CLK
clock => instruction_addr[30]~reg0.CLK
clock => instruction_addr[31]~reg0.CLK
reset => instruction_addr.OUTPUTSELECT
reset => instruction_addr.OUTPUTSELECT
reset => instruction_addr.OUTPUTSELECT
reset => instruction_addr.OUTPUTSELECT
reset => instruction_addr.OUTPUTSELECT
reset => instruction_addr.OUTPUTSELECT
reset => instruction_addr.OUTPUTSELECT
reset => instruction_addr.OUTPUTSELECT
reset => instruction_addr.OUTPUTSELECT
reset => instruction_addr.OUTPUTSELECT
reset => instruction_addr.OUTPUTSELECT
reset => instruction_addr.OUTPUTSELECT
reset => instruction_addr.OUTPUTSELECT
reset => instruction_addr.OUTPUTSELECT
reset => instruction_addr.OUTPUTSELECT
reset => instruction_addr.OUTPUTSELECT
reset => instruction_addr.OUTPUTSELECT
reset => instruction_addr.OUTPUTSELECT
reset => instruction_addr.OUTPUTSELECT
reset => instruction_addr.OUTPUTSELECT
reset => instruction_addr.OUTPUTSELECT
reset => instruction_addr.OUTPUTSELECT
reset => instruction_addr.OUTPUTSELECT
reset => instruction_addr.OUTPUTSELECT
reset => instruction_addr.OUTPUTSELECT
reset => instruction_addr.OUTPUTSELECT
reset => instruction_addr.OUTPUTSELECT
reset => instruction_addr.OUTPUTSELECT
reset => instruction_addr.OUTPUTSELECT
reset => instruction_addr.OUTPUTSELECT
reset => instruction_addr.OUTPUTSELECT
reset => instruction_addr.OUTPUTSELECT
is_writeback_stage => instruction_addr.OUTPUTSELECT
is_writeback_stage => instruction_addr.OUTPUTSELECT
is_writeback_stage => instruction_addr.OUTPUTSELECT
is_writeback_stage => instruction_addr.OUTPUTSELECT
is_writeback_stage => instruction_addr.OUTPUTSELECT
is_writeback_stage => instruction_addr.OUTPUTSELECT
is_writeback_stage => instruction_addr.OUTPUTSELECT
is_writeback_stage => instruction_addr.OUTPUTSELECT
is_writeback_stage => instruction_addr.OUTPUTSELECT
is_writeback_stage => instruction_addr.OUTPUTSELECT
is_writeback_stage => instruction_addr.OUTPUTSELECT
is_writeback_stage => instruction_addr.OUTPUTSELECT
is_writeback_stage => instruction_addr.OUTPUTSELECT
is_writeback_stage => instruction_addr.OUTPUTSELECT
is_writeback_stage => instruction_addr.OUTPUTSELECT
is_writeback_stage => instruction_addr.OUTPUTSELECT
is_writeback_stage => instruction_addr.OUTPUTSELECT
is_writeback_stage => instruction_addr.OUTPUTSELECT
is_writeback_stage => instruction_addr.OUTPUTSELECT
is_writeback_stage => instruction_addr.OUTPUTSELECT
is_writeback_stage => instruction_addr.OUTPUTSELECT
is_writeback_stage => instruction_addr.OUTPUTSELECT
is_writeback_stage => instruction_addr.OUTPUTSELECT
is_writeback_stage => instruction_addr.OUTPUTSELECT
is_writeback_stage => instruction_addr.OUTPUTSELECT
is_writeback_stage => instruction_addr.OUTPUTSELECT
is_writeback_stage => instruction_addr.OUTPUTSELECT
is_writeback_stage => instruction_addr.OUTPUTSELECT
is_writeback_stage => instruction_addr.OUTPUTSELECT
is_writeback_stage => instruction_addr.OUTPUTSELECT
is_writeback_stage => instruction_addr.OUTPUTSELECT
is_writeback_stage => instruction_addr.OUTPUTSELECT
jump => instruction_addr_logic[31].OUTPUTSELECT
jump => instruction_addr_logic[30].OUTPUTSELECT
jump => instruction_addr_logic[29].OUTPUTSELECT
jump => instruction_addr_logic[28].OUTPUTSELECT
jump => instruction_addr_logic[27].OUTPUTSELECT
jump => instruction_addr_logic[26].OUTPUTSELECT
jump => instruction_addr_logic[25].OUTPUTSELECT
jump => instruction_addr_logic[24].OUTPUTSELECT
jump => instruction_addr_logic[23].OUTPUTSELECT
jump => instruction_addr_logic[22].OUTPUTSELECT
jump => instruction_addr_logic[21].OUTPUTSELECT
jump => instruction_addr_logic[20].OUTPUTSELECT
jump => instruction_addr_logic[19].OUTPUTSELECT
jump => instruction_addr_logic[18].OUTPUTSELECT
jump => instruction_addr_logic[17].OUTPUTSELECT
jump => instruction_addr_logic[16].OUTPUTSELECT
jump => instruction_addr_logic[15].OUTPUTSELECT
jump => instruction_addr_logic[14].OUTPUTSELECT
jump => instruction_addr_logic[13].OUTPUTSELECT
jump => instruction_addr_logic[12].OUTPUTSELECT
jump => instruction_addr_logic[11].OUTPUTSELECT
jump => instruction_addr_logic[10].OUTPUTSELECT
jump => instruction_addr_logic[9].OUTPUTSELECT
jump => instruction_addr_logic[8].OUTPUTSELECT
jump => instruction_addr_logic[7].OUTPUTSELECT
jump => instruction_addr_logic[6].OUTPUTSELECT
jump => instruction_addr_logic[5].OUTPUTSELECT
jump => instruction_addr_logic[4].OUTPUTSELECT
jump => instruction_addr_logic[3].OUTPUTSELECT
jump => instruction_addr_logic[2].OUTPUTSELECT
jump => instruction_addr_logic[1].OUTPUTSELECT
jump => instruction_addr_logic[0].OUTPUTSELECT
jalr => instruction_addr_logic.OUTPUTSELECT
jalr => instruction_addr_logic.OUTPUTSELECT
jalr => instruction_addr_logic.OUTPUTSELECT
jalr => instruction_addr_logic.OUTPUTSELECT
jalr => instruction_addr_logic.OUTPUTSELECT
jalr => instruction_addr_logic.OUTPUTSELECT
jalr => instruction_addr_logic.OUTPUTSELECT
jalr => instruction_addr_logic.OUTPUTSELECT
jalr => instruction_addr_logic.OUTPUTSELECT
jalr => instruction_addr_logic.OUTPUTSELECT
jalr => instruction_addr_logic.OUTPUTSELECT
jalr => instruction_addr_logic.OUTPUTSELECT
jalr => instruction_addr_logic.OUTPUTSELECT
jalr => instruction_addr_logic.OUTPUTSELECT
jalr => instruction_addr_logic.OUTPUTSELECT
jalr => instruction_addr_logic.OUTPUTSELECT
jalr => instruction_addr_logic.OUTPUTSELECT
jalr => instruction_addr_logic.OUTPUTSELECT
jalr => instruction_addr_logic.OUTPUTSELECT
jalr => instruction_addr_logic.OUTPUTSELECT
jalr => instruction_addr_logic.OUTPUTSELECT
jalr => instruction_addr_logic.OUTPUTSELECT
jalr => instruction_addr_logic.OUTPUTSELECT
jalr => instruction_addr_logic.OUTPUTSELECT
jalr => instruction_addr_logic.OUTPUTSELECT
jalr => instruction_addr_logic.OUTPUTSELECT
jalr => instruction_addr_logic.OUTPUTSELECT
jalr => instruction_addr_logic.OUTPUTSELECT
jalr => instruction_addr_logic.OUTPUTSELECT
jalr => instruction_addr_logic.OUTPUTSELECT
jalr => instruction_addr_logic.OUTPUTSELECT
jalr => instruction_addr_logic.OUTPUTSELECT
jump_offset[0] => Add1.IN32
jump_offset[0] => instruction_addr_logic.DATAB
jump_offset[1] => Add1.IN31
jump_offset[1] => instruction_addr_logic.DATAB
jump_offset[2] => Add1.IN30
jump_offset[2] => instruction_addr_logic.DATAB
jump_offset[3] => Add1.IN29
jump_offset[3] => instruction_addr_logic.DATAB
jump_offset[4] => Add1.IN28
jump_offset[4] => instruction_addr_logic.DATAB
jump_offset[5] => Add1.IN27
jump_offset[5] => instruction_addr_logic.DATAB
jump_offset[6] => Add1.IN26
jump_offset[6] => instruction_addr_logic.DATAB
jump_offset[7] => Add1.IN25
jump_offset[7] => instruction_addr_logic.DATAB
jump_offset[8] => Add1.IN24
jump_offset[8] => instruction_addr_logic.DATAB
jump_offset[9] => Add1.IN23
jump_offset[9] => instruction_addr_logic.DATAB
jump_offset[10] => Add1.IN22
jump_offset[10] => instruction_addr_logic.DATAB
jump_offset[11] => Add1.IN21
jump_offset[11] => instruction_addr_logic.DATAB
jump_offset[12] => Add1.IN20
jump_offset[12] => instruction_addr_logic.DATAB
jump_offset[13] => Add1.IN19
jump_offset[13] => instruction_addr_logic.DATAB
jump_offset[14] => Add1.IN18
jump_offset[14] => instruction_addr_logic.DATAB
jump_offset[15] => Add1.IN17
jump_offset[15] => instruction_addr_logic.DATAB
jump_offset[16] => Add1.IN16
jump_offset[16] => instruction_addr_logic.DATAB
jump_offset[17] => Add1.IN15
jump_offset[17] => instruction_addr_logic.DATAB
jump_offset[18] => Add1.IN14
jump_offset[18] => instruction_addr_logic.DATAB
jump_offset[19] => Add1.IN13
jump_offset[19] => instruction_addr_logic.DATAB
jump_offset[20] => Add1.IN12
jump_offset[20] => instruction_addr_logic.DATAB
jump_offset[21] => Add1.IN11
jump_offset[21] => instruction_addr_logic.DATAB
jump_offset[22] => Add1.IN10
jump_offset[22] => instruction_addr_logic.DATAB
jump_offset[23] => Add1.IN9
jump_offset[23] => instruction_addr_logic.DATAB
jump_offset[24] => Add1.IN8
jump_offset[24] => instruction_addr_logic.DATAB
jump_offset[25] => Add1.IN7
jump_offset[25] => instruction_addr_logic.DATAB
jump_offset[26] => Add1.IN6
jump_offset[26] => instruction_addr_logic.DATAB
jump_offset[27] => Add1.IN5
jump_offset[27] => instruction_addr_logic.DATAB
jump_offset[28] => Add1.IN4
jump_offset[28] => instruction_addr_logic.DATAB
jump_offset[29] => Add1.IN3
jump_offset[29] => instruction_addr_logic.DATAB
jump_offset[30] => Add1.IN2
jump_offset[30] => instruction_addr_logic.DATAB
jump_offset[31] => Add1.IN1
jump_offset[31] => instruction_addr_logic.DATAB
instruction_addr[0] <= instruction_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_addr[1] <= instruction_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_addr[2] <= instruction_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_addr[3] <= instruction_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_addr[4] <= instruction_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_addr[5] <= instruction_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_addr[6] <= instruction_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_addr[7] <= instruction_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_addr[8] <= instruction_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_addr[9] <= instruction_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_addr[10] <= instruction_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_addr[11] <= instruction_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_addr[12] <= instruction_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_addr[13] <= instruction_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_addr[14] <= instruction_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_addr[15] <= instruction_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_addr[16] <= instruction_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_addr[17] <= instruction_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_addr[18] <= instruction_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_addr[19] <= instruction_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_addr[20] <= instruction_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_addr[21] <= instruction_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_addr[22] <= instruction_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_addr[23] <= instruction_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_addr[24] <= instruction_addr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_addr[25] <= instruction_addr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_addr[26] <= instruction_addr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_addr[27] <= instruction_addr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_addr[28] <= instruction_addr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_addr[29] <= instruction_addr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_addr[30] <= instruction_addr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction_addr[31] <= instruction_addr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_instruction_addr[0] <= instruction_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_instruction_addr[1] <= instruction_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_instruction_addr[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_instruction_addr[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_instruction_addr[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_instruction_addr[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_instruction_addr[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_instruction_addr[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_instruction_addr[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_instruction_addr[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_instruction_addr[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_instruction_addr[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_instruction_addr[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_instruction_addr[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_instruction_addr[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_instruction_addr[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_instruction_addr[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_instruction_addr[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_instruction_addr[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_instruction_addr[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_instruction_addr[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_instruction_addr[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_instruction_addr[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_instruction_addr[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_instruction_addr[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_instruction_addr[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_instruction_addr[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_instruction_addr[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_instruction_addr[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_instruction_addr[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_instruction_addr[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
next_instruction_addr[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


