{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712335615288 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712335615289 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr  5 12:46:54 2024 " "Processing started: Fri Apr  5 12:46:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712335615289 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712335615289 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3_part2 -c lab3_part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3_part2 -c lab3_part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712335615289 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712335615749 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712335615749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_approximation_pipelined.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sine_approximation_pipelined.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sine_approximation_pipelined-Behavioral " "Found design unit 1: sine_approximation_pipelined-Behavioral" {  } { { "sine_approximation_pipelined.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/sine_approximation_pipelined.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712335619707 ""} { "Info" "ISGN_ENTITY_NAME" "1 sine_approximation_pipelined " "Found entity 1: sine_approximation_pipelined" {  } { { "sine_approximation_pipelined.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/sine_approximation_pipelined.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712335619707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712335619707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_approximation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sine_approximation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sine_approximation-Behavioral " "Found design unit 1: sine_approximation-Behavioral" {  } { { "sine_approximation.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/sine_approximation.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712335619741 ""} { "Info" "ISGN_ENTITY_NAME" "1 sine_approximation " "Found entity 1: sine_approximation" {  } { { "sine_approximation.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/sine_approximation.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712335619741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712335619741 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "i sine_approximation_pipelined.vhd(56) " "VHDL error at sine_approximation_pipelined.vhd(56): object \"i\" is used but not declared" {  } { { "sine_approximation_pipelined.vhd" "" { Text "H:/My Documents/ECSE325/ECSE-325/sine_approximation_pipelined.vhd" 56 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1712335619744 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712335620105 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr  5 12:47:00 2024 " "Processing ended: Fri Apr  5 12:47:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712335620105 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712335620105 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712335620105 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712335620105 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712335620888 ""}
