INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Lab4/project_1/project_1.srcs/sources_1/new/dlatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dlatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Lab4/project_1/project_1.srcs/sources_1/new/DFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
WARNING: [VRFC 10-1315] redeclaration of ansi port clk is not allowed [C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Lab4/project_1/project_1.srcs/sources_1/new/DFF.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Lab4/project_1/project_1.srcs/sources_1/new/Latch_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Latch_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Lab4/project_1/project_1.srcs/sources_1/new/DFF_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Lab4/project_1/project_1.srcs/sources_1/new/JKFF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JKFF
WARNING: [VRFC 10-1315] redeclaration of ansi port q is not allowed [C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Lab4/project_1/project_1.srcs/sources_1/new/JKFF.v:29]
WARNING: [VRFC 10-1315] redeclaration of ansi port d is not allowed [C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Lab4/project_1/project_1.srcs/sources_1/new/JKFF.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port clk is not allowed [C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Lab4/project_1/project_1.srcs/sources_1/new/JKFF.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Lab4/project_1/project_1.srcs/sim_1/new/latchTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module latchTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Lab4/project_1/project_1.srcs/sim_1/new/DFFTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFFTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Lab4/project_1/project_1.srcs/sim_1/new/jkfftest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jkfftest
ERROR: [VRFC 10-1412] syntax error near ; [C:/Users/Brandon/Desktop/School/Digital circuits/ECE-2700/Lab4/project_1/project_1.srcs/sim_1/new/jkfftest.v:24]
