               ramulator.active_cycles_0            28331920                                      # Total active cycles for level _0
                 ramulator.busy_cycles_0            28331920                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
            ramulator.serving_requests_0           138424852                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
    ramulator.average_serving_requests_0            3.307424                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
             ramulator.active_cycles_0_0            28331920                                      # Total active cycles for level _0_0
               ramulator.busy_cycles_0_0            29038912                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
          ramulator.serving_requests_0_0           138424852                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
  ramulator.average_serving_requests_0_0            3.307424                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
           ramulator.active_cycles_0_0_0            14736112                                      # Total active cycles for level _0_0_0
             ramulator.busy_cycles_0_0_0            14736112                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
        ramulator.serving_requests_0_0_0            34264587                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.average_serving_requests_0_0_0            0.818694                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
         ramulator.active_cycles_0_0_0_0             6582962                                      # Total active cycles for level _0_0_0_0
           ramulator.busy_cycles_0_0_0_0             6582962                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_0
      ramulator.serving_requests_0_0_0_0             8268970                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
ramulator.average_serving_requests_0_0_0_0            0.197573                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_0
         ramulator.active_cycles_0_0_0_1             6840268                                      # Total active cycles for level _0_0_0_1
           ramulator.busy_cycles_0_0_0_1             6840268                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_1
      ramulator.serving_requests_0_0_0_1             8535158                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
ramulator.average_serving_requests_0_0_0_1            0.203933                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_1
         ramulator.active_cycles_0_0_0_2             6872639                                      # Total active cycles for level _0_0_0_2
           ramulator.busy_cycles_0_0_0_2             6872639                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_2
      ramulator.serving_requests_0_0_0_2             8502937                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
ramulator.average_serving_requests_0_0_0_2            0.203163                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_2
         ramulator.active_cycles_0_0_0_3             7200314                                      # Total active cycles for level _0_0_0_3
           ramulator.busy_cycles_0_0_0_3             7200314                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0_3
      ramulator.serving_requests_0_0_0_3             8957522                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
ramulator.average_serving_requests_0_0_0_3            0.214025                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0_3
           ramulator.active_cycles_0_0_1            14860064                                      # Total active cycles for level _0_0_1
             ramulator.busy_cycles_0_0_1            14860064                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1
        ramulator.serving_requests_0_0_1            34363919                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
ramulator.average_serving_requests_0_0_1            0.821067                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1
         ramulator.active_cycles_0_0_1_0             6693961                                      # Total active cycles for level _0_0_1_0
           ramulator.busy_cycles_0_0_1_0             6693961                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_0
      ramulator.serving_requests_0_0_1_0             8382520                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
ramulator.average_serving_requests_0_0_1_0            0.200286                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_0
         ramulator.active_cycles_0_0_1_1             6786029                                      # Total active cycles for level _0_0_1_1
           ramulator.busy_cycles_0_0_1_1             6786029                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_1
      ramulator.serving_requests_0_0_1_1             8383844                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
ramulator.average_serving_requests_0_0_1_1            0.200318                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_1
         ramulator.active_cycles_0_0_1_2             7183450                                      # Total active cycles for level _0_0_1_2
           ramulator.busy_cycles_0_0_1_2             7183450                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_2
      ramulator.serving_requests_0_0_1_2             8932976                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
ramulator.average_serving_requests_0_0_1_2            0.213438                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_2
         ramulator.active_cycles_0_0_1_3             6967894                                      # Total active cycles for level _0_0_1_3
           ramulator.busy_cycles_0_0_1_3             6967894                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_1_3
      ramulator.serving_requests_0_0_1_3             8664579                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
ramulator.average_serving_requests_0_0_1_3            0.207025                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_1_3
           ramulator.active_cycles_0_0_2            15225900                                      # Total active cycles for level _0_0_2
             ramulator.busy_cycles_0_0_2            15225900                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2
        ramulator.serving_requests_0_0_2            35606108                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
ramulator.average_serving_requests_0_0_2            0.850747                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2
         ramulator.active_cycles_0_0_2_0             7815328                                      # Total active cycles for level _0_0_2_0
           ramulator.busy_cycles_0_0_2_0             7815328                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_0
      ramulator.serving_requests_0_0_2_0             9897225                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
ramulator.average_serving_requests_0_0_2_0            0.236477                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_0
         ramulator.active_cycles_0_0_2_1             6858405                                      # Total active cycles for level _0_0_2_1
           ramulator.busy_cycles_0_0_2_1             6858405                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_1
      ramulator.serving_requests_0_0_2_1             8524321                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
ramulator.average_serving_requests_0_0_2_1            0.203674                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_1
         ramulator.active_cycles_0_0_2_2             6978441                                      # Total active cycles for level _0_0_2_2
           ramulator.busy_cycles_0_0_2_2             6978441                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_2
      ramulator.serving_requests_0_0_2_2             8660990                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
ramulator.average_serving_requests_0_0_2_2            0.206940                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_2
         ramulator.active_cycles_0_0_2_3             6821752                                      # Total active cycles for level _0_0_2_3
           ramulator.busy_cycles_0_0_2_3             6821752                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_2_3
      ramulator.serving_requests_0_0_2_3             8523572                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
ramulator.average_serving_requests_0_0_2_3            0.203656                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_2_3
           ramulator.active_cycles_0_0_3            14645768                                      # Total active cycles for level _0_0_3
             ramulator.busy_cycles_0_0_3            14645768                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3
        ramulator.serving_requests_0_0_3            34190238                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
ramulator.average_serving_requests_0_0_3            0.816917                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3
         ramulator.active_cycles_0_0_3_0             6722629                                      # Total active cycles for level _0_0_3_0
           ramulator.busy_cycles_0_0_3_0             6722629                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_0
      ramulator.serving_requests_0_0_3_0             8436434                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
ramulator.average_serving_requests_0_0_3_0            0.201574                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_0
         ramulator.active_cycles_0_0_3_1             6846835                                      # Total active cycles for level _0_0_3_1
           ramulator.busy_cycles_0_0_3_1             6846835                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_1
      ramulator.serving_requests_0_0_3_1             8594867                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
ramulator.average_serving_requests_0_0_3_1            0.205360                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_1
         ramulator.active_cycles_0_0_3_2             6843228                                      # Total active cycles for level _0_0_3_2
           ramulator.busy_cycles_0_0_3_2             6843228                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_2
      ramulator.serving_requests_0_0_3_2             8445613                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
ramulator.average_serving_requests_0_0_3_2            0.201793                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_2
         ramulator.active_cycles_0_0_3_3             6969135                                      # Total active cycles for level _0_0_3_3
           ramulator.busy_cycles_0_0_3_3             6969135                                      # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_3_3
      ramulator.serving_requests_0_0_3_3             8713324                                      # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
ramulator.average_serving_requests_0_0_3_3            0.208190                                      # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_3_3
      ramulator.read_transaction_bytes_0           247623616                                      # The total byte of read transaction per channel
     ramulator.write_transaction_bytes_0             7367552                                      # The total byte of write transaction per channel
       ramulator.row_hits_channel_0_core             2440580                                      # Number of row hits per channel per core
     ramulator.row_misses_channel_0_core               72175                                      # Number of row misses per channel per core
  ramulator.row_conflicts_channel_0_core             1471482                                      # Number of row conflicts per channel per core
  ramulator.read_row_hits_channel_0_core             2392916                                      # Number of row hits for read requests per channel per core
                                     [0]           2392916.0                                      # 
ramulator.read_row_misses_channel_0_core               68743                                      # Number of row misses for read requests per channel per core
                                     [0]             68743.0                                      # 
ramulator.read_row_conflicts_channel_0_core             1407460                                      # Number of row conflicts for read requests per channel per core
                                     [0]           1407460.0                                      # 
 ramulator.write_row_hits_channel_0_core               47664                                      # Number of row hits for write requests per channel per core
                                     [0]             47664.0                                      # 
ramulator.write_row_misses_channel_0_core                3432                                      # Number of row misses for write requests per channel per core
                                     [0]              3432.0                                      # 
ramulator.write_row_conflicts_channel_0_core               64022                                      # Number of row conflicts for write requests per channel per core
                                     [0]             64022.0                                      # 
      ramulator.useless_activates_0_core                 871                                      # Number of useless activations. E.g, ACT -> PRE w/o RD or WR
            ramulator.read_latency_avg_0           56.720879                                      # The average memory latency cycles (in memory time domain) per request for all read requests in this channel
            ramulator.read_latency_sum_0           219465275                                      # The memory latency cycles (in memory time domain) sum for all read requests in this channel
        ramulator.req_queue_length_avg_0            6.115339                                      # Average of read and write queue length per memory cycle per channel.
        ramulator.req_queue_length_sum_0           255943850                                      # Sum of read and write queue length per memory cycle per channel.
   ramulator.read_req_queue_length_avg_0            4.648809                                      # Read queue length average per memory cycle per channel.
   ramulator.read_req_queue_length_sum_0           194565487                                      # Read queue length sum per memory cycle per channel.
  ramulator.write_req_queue_length_avg_0            1.466531                                      # Write queue length average per memory cycle per channel.
  ramulator.write_req_queue_length_sum_0            61378363                                      # Write queue length sum per memory cycle per channel.
              ramulator.record_read_hits           2392916.0                                      # record read hit count for this core when it reaches request limit or to the end
                                     [0]           2392916.0                                      # 
            ramulator.record_read_misses             68743.0                                      # record_read_miss count for this core when it reaches request limit or to the end
                                     [0]             68743.0                                      # 
         ramulator.record_read_conflicts           1407460.0                                      # record read conflict count for this core when it reaches request limit or to the end
                                     [0]           1407460.0                                      # 
             ramulator.record_write_hits             47664.0                                      # record write hit count for this core when it reaches request limit or to the end
                                     [0]             47664.0                                      # 
           ramulator.record_write_misses              3432.0                                      # record write miss count for this core when it reaches request limit or to the end
                                     [0]              3432.0                                      # 
        ramulator.record_write_conflicts             64022.0                                      # record write conflict for this core when it reaches request limit or to the end
                                     [0]             64022.0                                      # 
                 ramulator.dram_capacity          4294967296                                      # Number of bytes in simulated DRAM
                   ramulator.dram_cycles            41852763                                      # Number of DRAM cycles simulated
             ramulator.incoming_requests             3984333                                      # Number of incoming requests to DRAM
                 ramulator.read_requests             3869215                                      # Number of incoming read requests to DRAM per core
                                     [0]           3869215.0                                      # 
                ramulator.write_requests              115118                                      # Number of incoming write requests to DRAM per core
                                     [0]            115118.0                                      # 
       ramulator.ramulator_active_cycles            28331920                                      # The total number of cycles that the DRAM part is active (serving R/W)
 ramulator.incoming_requests_per_channel           3984333.0                                      # Number of incoming requests to each DRAM channel
                                     [0]           3984333.0                                      # 
ramulator.incoming_read_reqs_per_channel           3869215.0                                      # Number of incoming read requests to each DRAM channel
                                     [0]           3869215.0                                      # 
     ramulator.physical_page_replacement                   0                                      # The number of times that physical page replacement happens.
             ramulator.maximum_bandwidth         19200000000                                      # The theoretical maximum bandwidth (Bps)
          ramulator.in_queue_req_num_sum           255943850                                      # Sum of read/write queue length
     ramulator.in_queue_read_req_num_sum           194565487                                      # Sum of read queue length
    ramulator.in_queue_write_req_num_sum            61378363                                      # Sum of write queue length
          ramulator.in_queue_req_num_avg            6.115339                                      # Average of read/write queue length per memory cycle
     ramulator.in_queue_read_req_num_avg            4.648809                                      # Average of read queue length per memory cycle
    ramulator.in_queue_write_req_num_avg            1.466531                                      # Average of write queue length per memory cycle
          ramulator.record_read_requests           3869215.0                                      # record read requests for this core when it reaches request limit or to the end
                                     [0]           3869215.0                                      # 
         ramulator.record_write_requests            115118.0                                      # record write requests for this core when it reaches request limit or to the end
                                     [0]            115118.0                                      # 
            ramulator.L3_cache_read_miss                   0                                      # cache read miss count
           ramulator.L3_cache_write_miss                   0                                      # cache write miss count
           ramulator.L3_cache_total_miss                   0                                      # cache total miss count
             ramulator.L3_cache_eviction                   0                                      # number of evict from this level to lower level
          ramulator.L3_cache_read_access                   0                                      # cache read access count
         ramulator.L3_cache_write_access                   0                                      # cache write access count
         ramulator.L3_cache_total_access                   0                                      # cache total access count
             ramulator.L3_cache_mshr_hit                   0                                      # cache mshr hit count
     ramulator.L3_cache_mshr_unavailable                   0                                      # cache mshr not available count
      ramulator.L3_cache_set_unavailable                   0                                      # cache set not available
                    ramulator.cpu_cycles           111607369                                      # cpu cycle number
            ramulator.record_cycs_core_0           111607369                                      # Record cycle number for calculating weighted speedup. (Only valid when expected limit instruction number is non zero in config file.)
           ramulator.record_insts_core_0           200000000                                      # Retired instruction number when record cycle number. (Only valid when expected limit instruction number is non zero in config file.)
   ramulator.memory_access_cycles_core_0            28717780                                      # memory access cycles in memory time domain
       ramulator.cpu_instructions_core_0           200000001                                      # cpu instruction number
