

================================================================
== Vitis HLS Report for 'scale_and_twoNormSquared_for_lub_Scaled'
================================================================
* Date:           Fri Jan  9 14:25:49 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.509 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.40>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%muxLogicCE_to_nCols_read = muxlogic"   --->   Operation 7 'muxlogic' 'muxLogicCE_to_nCols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%nCols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nCols" [./Compute_Dual_Infeasibility.hpp:34]   --->   Operation 8 'read' 'nCols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%muxLogicCE_to_colScale_read = muxlogic"   --->   Operation 9 'muxlogic' 'muxLogicCE_to_colScale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%colScale_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %colScale" [./Compute_Dual_Infeasibility.hpp:34]   --->   Operation 10 'read' 'colScale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%nCols_c3 = alloca i64 1" [./Compute_Dual_Infeasibility.hpp:34]   --->   Operation 11 'alloca' 'nCols_c3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%nCols_c2 = alloca i64 1" [./Compute_Dual_Infeasibility.hpp:34]   --->   Operation 12 'alloca' 'nCols_c2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%nCols_c1 = alloca i64 1" [./Compute_Dual_Infeasibility.hpp:34]   --->   Operation 13 'alloca' 'nCols_c1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%nCols_c = alloca i64 1" [./Compute_Dual_Infeasibility.hpp:34]   --->   Operation 14 'alloca' 'nCols_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%colScale_fifo_lb = alloca i64 1"   --->   Operation 15 'alloca' 'colScale_fifo_lb' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%colScale_fifo_ub = alloca i64 1"   --->   Operation 16 'alloca' 'colScale_fifo_ub' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%temp_lb = alloca i64 1"   --->   Operation 17 'alloca' 'temp_lb' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%temp_ub = alloca i64 1"   --->   Operation 18 'alloca' 'temp_ub' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.91> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 19 [2/2] (1.40ns)   --->   "%call_ln39 = call void @loadDDR_data_special, i512 %gmem7, i64 %colScale_read, i512 %colScale_fifo_lb, i512 %colScale_fifo_ub, i32 %nCols_read, i32 %nCols_c2, i32 %nCols_c3" [./Compute_Dual_Infeasibility.hpp:39]   --->   Operation 19 'call' 'call_ln39' <Predicate = true> <Delay = 1.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln39 = call void @loadDDR_data_special, i512 %gmem7, i64 %colScale_read, i512 %colScale_fifo_lb, i512 %colScale_fifo_ub, i32 %nCols_read, i32 %nCols_c2, i32 %nCols_c3" [./Compute_Dual_Infeasibility.hpp:39]   --->   Operation 20 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln41 = call void @ediv.7, i512 %primalInfeasBound_edotfifo_lb, i512 %colScale_fifo_lb, i512 %temp_lb, i32 %nCols_c3, i32 %nCols_c1" [./Compute_Dual_Infeasibility.hpp:41]   --->   Operation 21 'call' 'call_ln41' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln42 = call void @ediv, i512 %primalInfeasBound_edotfifo_ub, i512 %colScale_fifo_ub, i512 %temp_ub, i32 %nCols_c2, i32 %nCols_c" [./Compute_Dual_Infeasibility.hpp:42]   --->   Operation 22 'call' 'call_ln42' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln41 = call void @ediv.7, i512 %primalInfeasBound_edotfifo_lb, i512 %colScale_fifo_lb, i512 %temp_lb, i32 %nCols_c3, i32 %nCols_c1" [./Compute_Dual_Infeasibility.hpp:41]   --->   Operation 23 'call' 'call_ln41' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln42 = call void @ediv, i512 %primalInfeasBound_edotfifo_ub, i512 %colScale_fifo_ub, i512 %temp_ub, i32 %nCols_c2, i32 %nCols_c" [./Compute_Dual_Infeasibility.hpp:42]   --->   Operation 24 'call' 'call_ln42' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln44 = call void @twoNormSquared.8, i512 %temp_lb, i32 %nCols_c1, i64 %pBoundLbResSq" [./Compute_Dual_Infeasibility.hpp:44]   --->   Operation 25 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln45 = call void @twoNormSquared.9, i512 %temp_ub, i32 %nCols_c, i64 %pBoundUbResSq" [./Compute_Dual_Infeasibility.hpp:45]   --->   Operation 26 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.09>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @nCols_c3_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %nCols_c3, i32 %nCols_c3" [./Compute_Dual_Infeasibility.hpp:34]   --->   Operation 27 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln34 = specinterface void @_ssdm_op_SpecInterface, i32 %nCols_c3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [./Compute_Dual_Infeasibility.hpp:34]   --->   Operation 28 'specinterface' 'specinterface_ln34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%empty_229 = specchannel i32 @_ssdm_op_SpecChannel, void @nCols_c2_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %nCols_c2, i32 %nCols_c2" [./Compute_Dual_Infeasibility.hpp:34]   --->   Operation 29 'specchannel' 'empty_229' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln34 = specinterface void @_ssdm_op_SpecInterface, i32 %nCols_c2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [./Compute_Dual_Infeasibility.hpp:34]   --->   Operation 30 'specinterface' 'specinterface_ln34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%empty_230 = specchannel i32 @_ssdm_op_SpecChannel, void @nCols_c1_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %nCols_c1, i32 %nCols_c1" [./Compute_Dual_Infeasibility.hpp:34]   --->   Operation 31 'specchannel' 'empty_230' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln34 = specinterface void @_ssdm_op_SpecInterface, i32 %nCols_c1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [./Compute_Dual_Infeasibility.hpp:34]   --->   Operation 32 'specinterface' 'specinterface_ln34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%empty_231 = specchannel i32 @_ssdm_op_SpecChannel, void @nCols_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %nCols_c, i32 %nCols_c" [./Compute_Dual_Infeasibility.hpp:34]   --->   Operation 33 'specchannel' 'empty_231' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln34 = specinterface void @_ssdm_op_SpecInterface, i32 %nCols_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [./Compute_Dual_Infeasibility.hpp:34]   --->   Operation 34 'specinterface' 'specinterface_ln34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln34 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_3" [./Compute_Dual_Infeasibility.hpp:34]   --->   Operation 35 'specdataflowpipeline' 'specdataflowpipeline_ln34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem7, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_30, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasBound_edotfifo_lb, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %primalInfeasBound_edotfifo_ub, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%empty_232 = specchannel i32 @_ssdm_op_SpecChannel, void @colScale_fifo_lb_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %colScale_fifo_lb, i512 %colScale_fifo_lb"   --->   Operation 39 'specchannel' 'empty_232' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %colScale_fifo_lb, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%empty_233 = specchannel i32 @_ssdm_op_SpecChannel, void @colScale_fifo_ub_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %colScale_fifo_ub, i512 %colScale_fifo_ub"   --->   Operation 41 'specchannel' 'empty_233' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %colScale_fifo_ub, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%empty_234 = specchannel i32 @_ssdm_op_SpecChannel, void @temp_lb_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %temp_lb, i512 %temp_lb"   --->   Operation 43 'specchannel' 'empty_234' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %temp_lb, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%empty_235 = specchannel i32 @_ssdm_op_SpecChannel, void @temp_ub_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %temp_ub, i512 %temp_ub"   --->   Operation 45 'specchannel' 'empty_235' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %temp_ub, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/2] (0.09ns)   --->   "%call_ln44 = call void @twoNormSquared.8, i512 %temp_lb, i32 %nCols_c1, i64 %pBoundLbResSq" [./Compute_Dual_Infeasibility.hpp:44]   --->   Operation 47 'call' 'call_ln44' <Predicate = true> <Delay = 0.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 48 [1/2] (0.09ns)   --->   "%call_ln45 = call void @twoNormSquared.9, i512 %temp_ub, i32 %nCols_c, i64 %pBoundUbResSq" [./Compute_Dual_Infeasibility.hpp:45]   --->   Operation 48 'call' 'call_ln45' <Predicate = true> <Delay = 0.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln47 = ret" [./Compute_Dual_Infeasibility.hpp:47]   --->   Operation 49 'ret' 'ret_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 1.401ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicCE_to_nCols_read') [8]  (0.000 ns)
	wire read operation ('nCols_read', ./Compute_Dual_Infeasibility.hpp:34) on port 'nCols' (./Compute_Dual_Infeasibility.hpp:34) [9]  (0.000 ns)
	'call' operation 0 bit ('call_ln39', ./Compute_Dual_Infeasibility.hpp:39) to 'loadDDR_data_special' [40]  (1.401 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.091ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln44', ./Compute_Dual_Infeasibility.hpp:44) to 'twoNormSquared.8' [43]  (0.091 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
