;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB #72, 201
	SPL 210, 60
	JMP @72, #200
	JMP @72, #200
	SPL 0, #2
	SUB @-127, 100
	MOV #-165, 100
	JMP 0, #2
	SUB 0, @12
	SPL <7, <402
	JMP 0, #2
	SUB 12, @10
	SPL 0, <402
	SLT 721, -10
	SUB @0, @2
	ADD @0, @5
	DJN 210, 64
	SUB 210, 60
	ADD 37, 89
	SUB #101, <-1
	ADD 30, 9
	ADD 37, 89
	DAT #30, #9
	ADD 210, 60
	JMP <1, #2
	DAT #16, #20
	ADD #270, 0
	SUB @6, @2
	SUB @0, @2
	DJN <7, <402
	SPL @300, 90
	SLT 721, -10
	SPL @300, 96
	SUB -7, <-120
	ADD #270, 0
	SUB -7, <-120
	ADD #270, 0
	DJN 0, <402
	DJN 0, <402
	SUB -7, <-120
	JMN -0, #458
	SPL 0, <402
	SPL 210, 60
	MOV #-165, 100
	SPL 0, <402
	SPL 0, <402
	MOV -1, <-26
