m255
K4
z2
!s11f vlog 2020.3 2020.07, Jul 22 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/Aadhithan/Documents/Verilog_labs/lab6/sim
vcoin
!s110 1616843847
!i10b 1
!s100 F6WVnD864n[;OGUNz2?S22
Z0 !s11b Dg1SIo80bB@j0V0VzS_@n1
IJ]E5W^z8nZDZDVVK<KDiI0
Z1 dC:/Users/Aadhithan/Documents/Verilog_labs/lab6/coin
w1616843837
8C:/Users/Aadhithan/Documents/Verilog_labs/lab6/coin.v
FC:/Users/Aadhithan/Documents/Verilog_labs/lab6/coin.v
!i122 0
L0 1 20
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 OV;L;2020.3;71
r1
!s85 0
31
!s108 1616843847.000000
!s107 C:/Users/Aadhithan/Documents/Verilog_labs/lab6/coin.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Verilog_labs/lab6/coin.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
vcoin_tb
!s110 1616844316
!i10b 1
!s100 EzlN8j];2H^49H;DVzTBl1
R0
IfkoZ^DE=KU_`Nb=_@eMnQ3
R1
w1616844298
8C:/Users/Aadhithan/Documents/Verilog_labs/lab6/coin/coin_tb.v
FC:/Users/Aadhithan/Documents/Verilog_labs/lab6/coin/coin_tb.v
!i122 1
L0 1 58
R2
R3
r1
!s85 0
31
!s108 1616844316.000000
!s107 C:/Users/Aadhithan/Documents/Verilog_labs/lab6/coin/coin_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Verilog_labs/lab6/coin/coin_tb.v|
!i113 1
R4
R5
