
bin\Debug\plipUltimate.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000003c  00800100  0000266a  0000273e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000266a  00000000  00000000  000000d4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000065d  0080013c  0080013c  0000277a  2**0
                  ALLOC
  3 .eeprom       00000015  00810000  00810000  0000277a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fuse         00000003  00820000  00820000  0000278f  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  5 .debug_aranges 00000260  00000000  00000000  00002792  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000007e5  00000000  00000000  000029f2  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00004ce1  00000000  00000000  000031d7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000199b  00000000  00000000  00007eb8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00002f31  00000000  00000000  00009853  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000840  00000000  00000000  0000c784  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000131a  00000000  00000000  0000cfc4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00001fb0  00000000  00000000  0000e2de  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000178  00000000  00000000  0001028e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 d7 01 	jmp	0x3ae	; 0x3ae <__ctors_end>
       4:	0c 94 f4 01 	jmp	0x3e8	; 0x3e8 <__bad_interrupt>
       8:	0c 94 f4 01 	jmp	0x3e8	; 0x3e8 <__bad_interrupt>
       c:	0c 94 f4 01 	jmp	0x3e8	; 0x3e8 <__bad_interrupt>
      10:	0c 94 f4 01 	jmp	0x3e8	; 0x3e8 <__bad_interrupt>
      14:	0c 94 f4 01 	jmp	0x3e8	; 0x3e8 <__bad_interrupt>
      18:	0c 94 f4 01 	jmp	0x3e8	; 0x3e8 <__bad_interrupt>
      1c:	0c 94 f4 01 	jmp	0x3e8	; 0x3e8 <__bad_interrupt>
      20:	0c 94 f4 01 	jmp	0x3e8	; 0x3e8 <__bad_interrupt>
      24:	0c 94 f4 01 	jmp	0x3e8	; 0x3e8 <__bad_interrupt>
      28:	0c 94 f4 01 	jmp	0x3e8	; 0x3e8 <__bad_interrupt>
      2c:	0c 94 20 02 	jmp	0x440	; 0x440 <__vector_11>
      30:	0c 94 f4 01 	jmp	0x3e8	; 0x3e8 <__bad_interrupt>
      34:	0c 94 f4 01 	jmp	0x3e8	; 0x3e8 <__bad_interrupt>
      38:	0c 94 f4 01 	jmp	0x3e8	; 0x3e8 <__bad_interrupt>
      3c:	0c 94 f4 01 	jmp	0x3e8	; 0x3e8 <__bad_interrupt>
      40:	0c 94 f4 01 	jmp	0x3e8	; 0x3e8 <__bad_interrupt>
      44:	0c 94 f4 01 	jmp	0x3e8	; 0x3e8 <__bad_interrupt>
      48:	0c 94 f4 01 	jmp	0x3e8	; 0x3e8 <__bad_interrupt>
      4c:	0c 94 f4 01 	jmp	0x3e8	; 0x3e8 <__bad_interrupt>
      50:	0c 94 f4 01 	jmp	0x3e8	; 0x3e8 <__bad_interrupt>
      54:	0c 94 f4 01 	jmp	0x3e8	; 0x3e8 <__bad_interrupt>
      58:	0c 94 f4 01 	jmp	0x3e8	; 0x3e8 <__bad_interrupt>
      5c:	0c 94 f4 01 	jmp	0x3e8	; 0x3e8 <__bad_interrupt>
      60:	0c 94 f4 01 	jmp	0x3e8	; 0x3e8 <__bad_interrupt>
      64:	0c 94 f4 01 	jmp	0x3e8	; 0x3e8 <__bad_interrupt>

00000068 <cmd_table>:
      68:	d4 00 d3 05 d6 00 e8 00 d5 05 ea 00 fc 00 d7 05     ................
      78:	fe 00 15 01 b6 06 17 01 28 01 b1 06 2b 01 45 01     ........(...+.E.
      88:	ac 06 48 01 64 01 a8 06 67 01 83 01 a4 06 86 01     ..H.d...g.......
      98:	96 01 a0 06 99 01 aa 01 7d 06 ac 01 c8 01 34 06     ........}.....4.
      a8:	cb 01 e4 01 34 06 e7 01 fd 01 f9 05 00 02 17 02     ....4...........
      b8:	f9 05 1a 02 33 02 d9 05 36 02 4b 02 f9 05 4e 02     ....3...6.K...N.
      c8:	60 02 34 06 63 02 00 00 00 00 00 00                 `.4.c.......

000000d4 <cmd_quit_name>:
      d4:	71 00                                               q.

000000d6 <cmd_quit_help>:
      d6:	71 75 69 74 20 63 6f 6d 6d 61 6e 64 20 6d 6f 64     quit command mod
      e6:	65 00                                               e.

000000e8 <cmd_device_reset_name>:
      e8:	72 00                                               r.

000000ea <cmd_device_reset_help>:
      ea:	73 6f 66 74 20 72 65 73 65 74 20 64 65 76 69 63     soft reset devic
      fa:	65 00                                               e.

000000fc <cmd_version_name>:
      fc:	76 00                                               v.

000000fe <cmd_version_help>:
      fe:	70 72 69 6e 74 20 66 69 72 6d 77 61 72 65 20 76     print firmware v
     10e:	65 72 73 69 6f 6e 00                                ersion.

00000115 <cmd_param_dump_name>:
     115:	70 00                                               p.

00000117 <cmd_param_dump_help>:
     117:	70 72 69 6e 74 20 70 61 72 61 6d 65 74 65 72 73     print parameters
	...

00000128 <cmd_param_save_name>:
     128:	70 73 00                                            ps.

0000012b <cmd_param_save_help>:
     12b:	73 61 76 65 20 70 61 72 61 6d 65 74 65 72 73 20     save parameters 
     13b:	74 6f 20 45 45 50 52 4f 4d 00                       to EEPROM.

00000145 <cmd_param_load_name>:
     145:	70 6c 00                                            pl.

00000148 <cmd_param_load_help>:
     148:	6c 6f 61 64 20 70 61 72 61 6d 65 74 65 72 73 20     load parameters 
     158:	66 72 6f 6d 20 45 45 50 52 4f 4d 00                 from EEPROM.

00000164 <cmd_param_reset_name>:
     164:	70 72 00                                            pr.

00000167 <cmd_param_reset_help>:
     167:	72 65 73 65 74 20 70 61 72 61 6d 65 74 65 72 73     reset parameters
     177:	20 74 6f 20 64 65 66 61 75 6c 74 00                  to default.

00000183 <cmd_stats_dump_name>:
     183:	73 64 00                                            sd.

00000186 <cmd_stats_dump_help>:
     186:	64 75 6d 70 20 73 74 61 74 69 73 74 69 63 73 00     dump statistics.

00000196 <cmd_stats_reset_name>:
     196:	73 72 00                                            sr.

00000199 <cmd_stats_reset_help>:
     199:	72 65 73 65 74 20 73 74 61 74 69 73 74 69 63 73     reset statistics
	...

000001aa <cmd_gen_m_name>:
     1aa:	6d 00                                               m.

000001ac <cmd_gen_m_help>:
     1ac:	6d 61 63 20 61 64 64 72 65 73 73 20 6f 66 20 64     mac address of d
     1bc:	65 76 69 63 65 20 3c 6d 61 63 3e 00                 evice <mac>.

000001c8 <cmd_gen_fd_name>:
     1c8:	66 64 00                                            fd.

000001cb <cmd_gen_fd_help>:
     1cb:	73 65 74 20 66 75 6c 6c 20 64 75 70 6c 65 20 6d     set full duple m
     1db:	6f 64 65 20 5b 6f 6e 5d 00                          ode [on].

000001e4 <cmd_gen_fc_name>:
     1e4:	66 63 00                                            fc.

000001e7 <cmd_gen_fc_help>:
     1e7:	73 65 74 20 66 6c 6f 77 20 63 6f 6e 74 72 6f 6c     set flow control
     1f7:	20 5b 6f 6e 5d 00                                    [on].

000001fd <cmd_gen_tl_name>:
     1fd:	74 6c 00                                            tl.

00000200 <cmd_gen_tl_help>:
     200:	74 65 73 74 20 70 61 63 6b 65 74 20 6c 65 6e 67     test packet leng
     210:	74 68 20 3c 6e 3e 00                                th <n>.

00000217 <cmd_gen_tt_name>:
     217:	74 74 00                                            tt.

0000021a <cmd_gen_tt_help>:
     21a:	74 65 73 74 20 70 61 63 6b 65 74 20 65 74 68 20     test packet eth 
     22a:	74 79 70 65 20 3c 6e 3e 00                          type <n>.

00000233 <cmd_gen_ti_name>:
     233:	74 69 00                                            ti.

00000236 <cmd_gen_ti_help>:
     236:	74 65 73 74 20 49 50 20 61 64 64 72 65 73 73 20     test IP address 
     246:	3c 69 70 3e 00                                      <ip>.

0000024b <cmd_gen_tp_name>:
     24b:	74 70 00                                            tp.

0000024e <cmd_gen_tp_help>:
     24e:	74 65 73 74 20 55 44 50 20 70 6f 72 74 20 3c 6e     test UDP port <n
     25e:	3e 00                                               >.

00000260 <cmd_gen_tm_name>:
     260:	74 6d 00                                            tm.

00000263 <cmd_gen_tm_help>:
     263:	74 65 73 74 20 6d 6f 64 65 20 5b 30 7c 31 5d 00     test mode [0|1].

00000273 <cmdkey_table>:
     273:	31 c2 06 aa 02 32 c5 06 bc 02 33 be 06 d3 02 34     1....2....3....4
     283:	ba 06 e7 02 73 e0 06 fa 02 53 dd 06 0a 03 76 c9     ....s....S....v.
     293:	06 1b 03 70 d9 06 31 03 50 d5 06 52 03 61 d2 06     ...p..1.P..R.a..
     2a3:	7c 03 00 00 00 00 00                                |......

000002aa <cmd_enter_bridge_mode_help>:
     2aa:	65 6e 74 65 72 20 62 72 69 64 67 65 20 6d 6f 64     enter bridge mod
     2ba:	65 00                                               e.

000002bc <cmd_enter_bridge_test_mode_help>:
     2bc:	65 6e 74 65 72 20 62 72 69 64 67 65 20 74 65 73     enter bridge tes
     2cc:	74 20 6d 6f 64 65 00                                t mode.

000002d3 <cmd_enter_pio_test_mode_help>:
     2d3:	65 6e 74 65 72 20 50 49 4f 20 74 65 73 74 20 6d     enter PIO test m
     2e3:	6f 64 65 00                                         ode.

000002e7 <cmd_enter_pb_test_mode_help>:
     2e7:	65 6e 74 65 72 20 50 42 20 74 65 73 74 20 6d 6f     enter PB test mo
     2f7:	64 65 00                                            de.

000002fa <cmd_dump_stats_help>:
     2fa:	64 75 6d 70 20 73 74 61 74 69 73 74 69 63 73 00     dump statistics.

0000030a <cmd_reset_stats_help>:
     30a:	72 65 73 65 74 20 73 74 61 74 69 73 74 69 63 73     reset statistics
	...

0000031b <cmd_toggle_verbose_help>:
     31b:	74 6f 67 67 6c 65 20 76 65 72 62 6f 73 65 20 6f     toggle verbose o
     32b:	75 74 70 75 74 00                                   utput.

00000331 <cmd_send_test_packet_help>:
     331:	73 65 6e 64 20 61 20 74 65 73 74 20 70 61 63 6b     send a test pack
     341:	65 74 20 28 70 62 74 65 73 74 20 6d 6f 64 65 29     et (pbtest mode)
	...

00000352 <cmd_send_test_packet_silent_help>:
     352:	73 65 6e 64 20 61 20 74 65 73 74 20 70 61 63 6b     send a test pack
     362:	65 74 20 28 73 69 6c 65 6e 74 29 20 28 70 62 74     et (silent) (pbt
     372:	65 73 74 20 6d 6f 64 65 29 00                       est mode).

0000037c <cmd_toggle_auto_mode_help>:
     37c:	74 6f 67 67 6c 65 20 61 75 74 6f 20 73 65 6e 64     toggle auto send
     38c:	20 28 70 62 74 65 73 74 20 6d 6f 64 65 29 00         (pbtest mode).

0000039b <default_param>:
     39b:	1a 11 af a0 47 11 00 00 ea 05 fd ff c0 a8 02 de     ....G...........
     3ab:	90 1a 00                                            ...

000003ae <__ctors_end>:
     3ae:	11 24       	eor	r1, r1
     3b0:	1f be       	out	0x3f, r1	; 63
     3b2:	cf ef       	ldi	r28, 0xFF	; 255
     3b4:	d8 e0       	ldi	r29, 0x08	; 8
     3b6:	de bf       	out	0x3e, r29	; 62
     3b8:	cd bf       	out	0x3d, r28	; 61

000003ba <__do_copy_data>:
     3ba:	11 e0       	ldi	r17, 0x01	; 1
     3bc:	a0 e0       	ldi	r26, 0x00	; 0
     3be:	b1 e0       	ldi	r27, 0x01	; 1
     3c0:	ea e6       	ldi	r30, 0x6A	; 106
     3c2:	f6 e2       	ldi	r31, 0x26	; 38
     3c4:	02 c0       	rjmp	.+4      	; 0x3ca <.do_copy_data_start>

000003c6 <.do_copy_data_loop>:
     3c6:	05 90       	lpm	r0, Z+
     3c8:	0d 92       	st	X+, r0

000003ca <.do_copy_data_start>:
     3ca:	ac 33       	cpi	r26, 0x3C	; 60
     3cc:	b1 07       	cpc	r27, r17
     3ce:	d9 f7       	brne	.-10     	; 0x3c6 <.do_copy_data_loop>

000003d0 <__do_clear_bss>:
     3d0:	17 e0       	ldi	r17, 0x07	; 7
     3d2:	ac e3       	ldi	r26, 0x3C	; 60
     3d4:	b1 e0       	ldi	r27, 0x01	; 1
     3d6:	01 c0       	rjmp	.+2      	; 0x3da <.do_clear_bss_start>

000003d8 <.do_clear_bss_loop>:
     3d8:	1d 92       	st	X+, r1

000003da <.do_clear_bss_start>:
     3da:	a9 39       	cpi	r26, 0x99	; 153
     3dc:	b1 07       	cpc	r27, r17
     3de:	e1 f7       	brne	.-8      	; 0x3d8 <.do_clear_bss_loop>
     3e0:	0e 94 34 07 	call	0xe68	; 0xe68 <main>
     3e4:	0c 94 33 13 	jmp	0x2666	; 0x2666 <_exit>

000003e8 <__bad_interrupt>:
     3e8:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000003ec <timerInit>:
/// 100us is 1/10k of a second
/// NOTE(KaiN#): time was reduced by 1, should it be?
#define T1_100us F_CPU/10000

void timerInit(void) {
  cli();
     3ec:	f8 94       	cli

	/// Set timer 2 to CTC, prescaler 8 & compare value: 100us
  TCCR1A = _BV(WGM12);  // CTC
     3ee:	88 e0       	ldi	r24, 0x08	; 8
     3f0:	80 93 80 00 	sts	0x0080, r24
  TCCR1B = _BV(CS10);   // Prescaler 1
     3f4:	81 e0       	ldi	r24, 0x01	; 1
     3f6:	80 93 81 00 	sts	0x0081, r24
  OCR1A = T1_100us;     // Output compare
     3fa:	80 ed       	ldi	r24, 0xD0	; 208
     3fc:	97 e0       	ldi	r25, 0x07	; 7
     3fe:	90 93 89 00 	sts	0x0089, r25
     402:	80 93 88 00 	sts	0x0088, r24
  TCNT1  = 0;           // Reset timer state
     406:	10 92 85 00 	sts	0x0085, r1
     40a:	10 92 84 00 	sts	0x0084, r1
  TIMSK1 = _BV(OCIE1A); // Enable compare interrupt
     40e:	82 e0       	ldi	r24, 0x02	; 2
     410:	80 93 6f 00 	sts	0x006F, r24

  g_uwTimer100us = 0;
     414:	10 92 57 01 	sts	0x0157, r1
     418:	10 92 56 01 	sts	0x0156, r1
  g_uwTimer10ms = 0;
     41c:	10 92 55 01 	sts	0x0155, r1
     420:	10 92 54 01 	sts	0x0154, r1
  g_uwTimeStamp = 0;
     424:	10 92 58 01 	sts	0x0158, r1
     428:	10 92 59 01 	sts	0x0159, r1
     42c:	10 92 5a 01 	sts	0x015A, r1
     430:	10 92 5b 01 	sts	0x015B, r1
  s_uw10msCounter = 0;
     434:	10 92 3d 01 	sts	0x013D, r1
     438:	10 92 3c 01 	sts	0x013C, r1

  sei();
     43c:	78 94       	sei
}
     43e:	08 95       	ret

00000440 <__vector_11>:

/**
 * Timer interrupt handler.
 * Increments time stamp and time interval vars accordingly.
 */
ISR(TIMER1_COMPA_vect) {
     440:	1f 92       	push	r1
     442:	0f 92       	push	r0
     444:	0f b6       	in	r0, 0x3f	; 63
     446:	0f 92       	push	r0
     448:	11 24       	eor	r1, r1
     44a:	2f 93       	push	r18
     44c:	8f 93       	push	r24
     44e:	9f 93       	push	r25
     450:	af 93       	push	r26
     452:	bf 93       	push	r27
	TCNT1 = 0; // Reset timer s_uw10msCounterer
     454:	10 92 85 00 	sts	0x0085, r1
     458:	10 92 84 00 	sts	0x0084, r1
  ++g_uwTimer100us;
     45c:	80 91 56 01 	lds	r24, 0x0156
     460:	90 91 57 01 	lds	r25, 0x0157
     464:	01 96       	adiw	r24, 0x01	; 1
     466:	90 93 57 01 	sts	0x0157, r25
     46a:	80 93 56 01 	sts	0x0156, r24
  ++g_uwTimeStamp;
     46e:	80 91 58 01 	lds	r24, 0x0158
     472:	90 91 59 01 	lds	r25, 0x0159
     476:	a0 91 5a 01 	lds	r26, 0x015A
     47a:	b0 91 5b 01 	lds	r27, 0x015B
     47e:	01 96       	adiw	r24, 0x01	; 1
     480:	a1 1d       	adc	r26, r1
     482:	b1 1d       	adc	r27, r1
     484:	80 93 58 01 	sts	0x0158, r24
     488:	90 93 59 01 	sts	0x0159, r25
     48c:	a0 93 5a 01 	sts	0x015A, r26
     490:	b0 93 5b 01 	sts	0x015B, r27
  ++s_uw10msCounter;
     494:	80 91 3c 01 	lds	r24, 0x013C
     498:	90 91 3d 01 	lds	r25, 0x013D
     49c:	01 96       	adiw	r24, 0x01	; 1
     49e:	90 93 3d 01 	sts	0x013D, r25
     4a2:	80 93 3c 01 	sts	0x013C, r24
  if(s_uw10msCounter >= 1000) {
     4a6:	88 5e       	subi	r24, 0xE8	; 232
     4a8:	93 40       	sbci	r25, 0x03	; 3
     4aa:	68 f0       	brcs	.+26     	; 0x4c6 <__vector_11+0x86>
    s_uw10msCounter = 0;
     4ac:	10 92 3d 01 	sts	0x013D, r1
     4b0:	10 92 3c 01 	sts	0x013C, r1
    g_uwTimer10ms++;
     4b4:	80 91 54 01 	lds	r24, 0x0154
     4b8:	90 91 55 01 	lds	r25, 0x0155
     4bc:	01 96       	adiw	r24, 0x01	; 1
     4be:	90 93 55 01 	sts	0x0155, r25
     4c2:	80 93 54 01 	sts	0x0154, r24
  }
}
     4c6:	bf 91       	pop	r27
     4c8:	af 91       	pop	r26
     4ca:	9f 91       	pop	r25
     4cc:	8f 91       	pop	r24
     4ce:	2f 91       	pop	r18
     4d0:	0f 90       	pop	r0
     4d2:	0f be       	out	0x3f, r0	; 63
     4d4:	0f 90       	pop	r0
     4d6:	1f 90       	pop	r1
     4d8:	18 95       	reti

000004da <timerDelay10ms>:

/// Busy-wait for supplied number of 10ms intervals
void timerDelay10ms(uint16_t uwCount) {
     4da:	9c 01       	movw	r18, r24
	g_uwTimer10ms=0;
     4dc:	10 92 55 01 	sts	0x0155, r1
     4e0:	10 92 54 01 	sts	0x0154, r1
	while(g_uwTimer10ms<uwCount);
     4e4:	80 91 54 01 	lds	r24, 0x0154
     4e8:	90 91 55 01 	lds	r25, 0x0155
     4ec:	82 17       	cp	r24, r18
     4ee:	93 07       	cpc	r25, r19
     4f0:	c8 f3       	brcs	.-14     	; 0x4e4 <timerDelay10ms+0xa>
}
     4f2:	08 95       	ret

000004f4 <timerDelay100us>:

/// Busy-wait for supplied number of 100us intervals
void timerDelay100us(uint16_t uwCount) {
     4f4:	9c 01       	movw	r18, r24
	g_uwTimer100us=0;
     4f6:	10 92 57 01 	sts	0x0157, r1
     4fa:	10 92 56 01 	sts	0x0156, r1
	while(g_uwTimer100us<uwCount);
     4fe:	80 91 56 01 	lds	r24, 0x0156
     502:	90 91 57 01 	lds	r25, 0x0157
     506:	82 17       	cp	r24, r18
     508:	93 07       	cpc	r25, r19
     50a:	c8 f3       	brcs	.-14     	; 0x4fe <timerDelay100us+0xa>
}
     50c:	08 95       	ret

0000050e <timerCalculateKbps>:

// TODO(KaiN#9): timerCalculateKbps() is completely messed up
/**
 * Calculates bitrate based on transferred byte count and elapsed time.
 */
uint16_t timerCalculateKbps(uint16_t bytes, uint16_t delta) {
     50e:	cf 93       	push	r28
     510:	df 93       	push	r29
     512:	eb 01       	movw	r28, r22
  if(delta != 0) {
     514:	61 15       	cp	r22, r1
     516:	71 05       	cpc	r23, r1
     518:	19 f4       	brne	.+6      	; 0x520 <timerCalculateKbps+0x12>
     51a:	20 e0       	ldi	r18, 0x00	; 0
     51c:	30 e0       	ldi	r19, 0x00	; 0
     51e:	16 c0       	rjmp	.+44     	; 0x54c <timerCalculateKbps+0x3e>
    uint32_t nom = 1000 * (uint32_t)bytes * 100;
    uint32_t denom = (uint32_t)delta * 4;
    uint32_t rate = nom / denom;
    return (uint16_t)rate;
     520:	bc 01       	movw	r22, r24
     522:	80 e0       	ldi	r24, 0x00	; 0
     524:	90 e0       	ldi	r25, 0x00	; 0
     526:	20 ea       	ldi	r18, 0xA0	; 160
     528:	36 e8       	ldi	r19, 0x86	; 134
     52a:	41 e0       	ldi	r20, 0x01	; 1
     52c:	50 e0       	ldi	r21, 0x00	; 0
     52e:	0e 94 b3 12 	call	0x2566	; 0x2566 <__mulsi3>
     532:	9e 01       	movw	r18, r28
     534:	40 e0       	ldi	r20, 0x00	; 0
     536:	50 e0       	ldi	r21, 0x00	; 0
     538:	22 0f       	add	r18, r18
     53a:	33 1f       	adc	r19, r19
     53c:	44 1f       	adc	r20, r20
     53e:	55 1f       	adc	r21, r21
     540:	22 0f       	add	r18, r18
     542:	33 1f       	adc	r19, r19
     544:	44 1f       	adc	r20, r20
     546:	55 1f       	adc	r21, r21
     548:	0e 94 de 12 	call	0x25bc	; 0x25bc <__udivmodsi4>
  }
	else
		return 0;
}
     54c:	82 2f       	mov	r24, r18
     54e:	93 2f       	mov	r25, r19
     550:	df 91       	pop	r29
     552:	cf 91       	pop	r28
     554:	08 95       	ret

00000556 <utilNibbleToHex>:
/**
 * Converts nibble (0..15) value to hex char.
 */
char utilNibbleToHex(uint8_t ubIn)
{
  if(ubIn < 10)
     556:	8a 30       	cpi	r24, 0x0A	; 10
     558:	10 f4       	brcc	.+4      	; 0x55e <utilNibbleToHex+0x8>
    return '0' + ubIn;
     55a:	80 5d       	subi	r24, 0xD0	; 208
     55c:	08 95       	ret
  else
    return 'A' + ubIn - 10;
     55e:	89 5c       	subi	r24, 0xC9	; 201
}
     560:	08 95       	ret

00000562 <utilByteToHex>:

/**
 * Converts byte value to hex chars.
 */
void utilByteToHex(uint8_t ubIn, char *pOut)
{
     562:	ff 92       	push	r15
     564:	0f 93       	push	r16
     566:	1f 93       	push	r17
     568:	f8 2e       	mov	r15, r24
     56a:	8b 01       	movw	r16, r22
  pOut[0] = utilNibbleToHex(ubIn >> 4);
     56c:	82 95       	swap	r24
     56e:	8f 70       	andi	r24, 0x0F	; 15
     570:	0e 94 ab 02 	call	0x556	; 0x556 <utilNibbleToHex>
     574:	f8 01       	movw	r30, r16
     576:	80 83       	st	Z, r24
  pOut[1] = utilNibbleToHex(ubIn & 0xf);
     578:	8f 2d       	mov	r24, r15
     57a:	8f 70       	andi	r24, 0x0F	; 15
     57c:	0e 94 ab 02 	call	0x556	; 0x556 <utilNibbleToHex>
     580:	f8 01       	movw	r30, r16
     582:	81 83       	std	Z+1, r24	; 0x01
}
     584:	1f 91       	pop	r17
     586:	0f 91       	pop	r16
     588:	ff 90       	pop	r15
     58a:	08 95       	ret

0000058c <utilWordToHex>:

void utilWordToHex(uint16_t uwIn, char *pOut)
{
     58c:	ff 92       	push	r15
     58e:	0f 93       	push	r16
     590:	1f 93       	push	r17
     592:	f8 2e       	mov	r15, r24
     594:	8b 01       	movw	r16, r22
  utilByteToHex((uint8_t)(uwIn>>8), pOut);
     596:	89 2f       	mov	r24, r25
     598:	0e 94 b1 02 	call	0x562	; 0x562 <utilByteToHex>
  utilByteToHex((uint8_t)(uwIn&0xff), pOut+2);
     59c:	0e 5f       	subi	r16, 0xFE	; 254
     59e:	1f 4f       	sbci	r17, 0xFF	; 255
     5a0:	8f 2d       	mov	r24, r15
     5a2:	b8 01       	movw	r22, r16
     5a4:	0e 94 b1 02 	call	0x562	; 0x562 <utilByteToHex>
}
     5a8:	1f 91       	pop	r17
     5aa:	0f 91       	pop	r16
     5ac:	ff 90       	pop	r15
     5ae:	08 95       	ret

000005b0 <utilDwordToHex>:

void utilDwordToHex(uint32_t ulIn, char *pOut)
{
     5b0:	cf 92       	push	r12
     5b2:	df 92       	push	r13
     5b4:	ef 92       	push	r14
     5b6:	ff 92       	push	r15
     5b8:	0f 93       	push	r16
     5ba:	1f 93       	push	r17
     5bc:	6b 01       	movw	r12, r22
     5be:	7c 01       	movw	r14, r24
     5c0:	8a 01       	movw	r16, r20
  utilWordToHex((uint16_t)(ulIn>>16), pOut);
     5c2:	aa 27       	eor	r26, r26
     5c4:	bb 27       	eor	r27, r27
     5c6:	ba 01       	movw	r22, r20
     5c8:	0e 94 c6 02 	call	0x58c	; 0x58c <utilWordToHex>
  utilWordToHex((uint16_t)(ulIn&0xffff), pOut+4);
     5cc:	0c 5f       	subi	r16, 0xFC	; 252
     5ce:	1f 4f       	sbci	r17, 0xFF	; 255
     5d0:	c6 01       	movw	r24, r12
     5d2:	b8 01       	movw	r22, r16
     5d4:	0e 94 c6 02 	call	0x58c	; 0x58c <utilWordToHex>
}
     5d8:	1f 91       	pop	r17
     5da:	0f 91       	pop	r16
     5dc:	ff 90       	pop	r15
     5de:	ef 90       	pop	r14
     5e0:	df 90       	pop	r13
     5e2:	cf 90       	pop	r12
     5e4:	08 95       	ret

000005e6 <utilByteToDec>:

void utilByteToDec(uint8_t value, uint8_t *out)
{
     5e6:	28 2f       	mov	r18, r24
     5e8:	fb 01       	movw	r30, r22
  uint8_t h = value / 100;
  uint8_t t = value % 100;
     5ea:	64 e6       	ldi	r22, 0x64	; 100
     5ec:	0e 94 d2 12 	call	0x25a4	; 0x25a4 <__udivmodqi4>
     5f0:	39 2f       	mov	r19, r25
  uint8_t o = t % 10;
  t = t / 10;
  out[0] = '0' + h;
     5f2:	82 2f       	mov	r24, r18
     5f4:	0e 94 d2 12 	call	0x25a4	; 0x25a4 <__udivmodqi4>
     5f8:	80 5d       	subi	r24, 0xD0	; 208
     5fa:	80 83       	st	Z, r24
  out[1] = '0' + t;
     5fc:	83 2f       	mov	r24, r19
     5fe:	6a e0       	ldi	r22, 0x0A	; 10
     600:	0e 94 d2 12 	call	0x25a4	; 0x25a4 <__udivmodqi4>
     604:	80 5d       	subi	r24, 0xD0	; 208
     606:	81 83       	std	Z+1, r24	; 0x01
  out[2] = '0' + o;
     608:	83 2f       	mov	r24, r19
     60a:	0e 94 d2 12 	call	0x25a4	; 0x25a4 <__udivmodqi4>
     60e:	90 5d       	subi	r25, 0xD0	; 208
     610:	92 83       	std	Z+2, r25	; 0x02
}
     612:	08 95       	ret

00000614 <utilDwordToDec>:

void utilDwordToDec(uint32_t value, uint8_t *out, uint8_t num_digits, uint8_t point_pos)
{
     614:	af 92       	push	r10
     616:	bf 92       	push	r11
     618:	cf 92       	push	r12
     61a:	df 92       	push	r13
     61c:	ef 92       	push	r14
     61e:	ff 92       	push	r15
     620:	0f 93       	push	r16
     622:	1f 93       	push	r17
     624:	cf 93       	push	r28
     626:	df 93       	push	r29
     628:	c6 2e       	mov	r12, r22
     62a:	d7 2e       	mov	r13, r23
     62c:	e8 2e       	mov	r14, r24
     62e:	f9 2e       	mov	r15, r25
     630:	b2 2e       	mov	r11, r18
	uint8_t i;
  // start backwards
  uint8_t *pos = out + num_digits - 1;
     632:	82 2f       	mov	r24, r18
     634:	90 e0       	ldi	r25, 0x00	; 0
     636:	01 97       	sbiw	r24, 0x01	; 1
     638:	ea 01       	movw	r28, r20
     63a:	c8 0f       	add	r28, r24
     63c:	d9 1f       	adc	r29, r25
  if(point_pos < num_digits) {
     63e:	02 17       	cp	r16, r18
     640:	08 f4       	brcc	.+2      	; 0x644 <utilDwordToDec+0x30>
    pos++;
     642:	21 96       	adiw	r28, 0x01	; 1
  }
  for(i=0;i<num_digits;i++) {
     644:	bb 20       	and	r11, r11
     646:	41 f1       	breq	.+80     	; 0x698 <utilDwordToDec+0x84>
     648:	10 e0       	ldi	r17, 0x00	; 0
    if(i == point_pos) {
      *pos = '.';
     64a:	0f 2e       	mov	r0, r31
     64c:	fe e2       	ldi	r31, 0x2E	; 46
     64e:	af 2e       	mov	r10, r31
     650:	f0 2d       	mov	r31, r0
  uint8_t *pos = out + num_digits - 1;
  if(point_pos < num_digits) {
    pos++;
  }
  for(i=0;i<num_digits;i++) {
    if(i == point_pos) {
     652:	10 17       	cp	r17, r16
     654:	11 f4       	brne	.+4      	; 0x65a <utilDwordToDec+0x46>
      *pos = '.';
     656:	a8 82       	st	Y, r10
      pos--;
     658:	21 97       	sbiw	r28, 0x01	; 1
    }
    uint8_t dec = value % 10;
    *pos = '0' + dec;
     65a:	6c 2d       	mov	r22, r12
     65c:	7d 2d       	mov	r23, r13
     65e:	8e 2d       	mov	r24, r14
     660:	9f 2d       	mov	r25, r15
     662:	2a e0       	ldi	r18, 0x0A	; 10
     664:	30 e0       	ldi	r19, 0x00	; 0
     666:	40 e0       	ldi	r20, 0x00	; 0
     668:	50 e0       	ldi	r21, 0x00	; 0
     66a:	0e 94 de 12 	call	0x25bc	; 0x25bc <__udivmodsi4>
     66e:	60 5d       	subi	r22, 0xD0	; 208
     670:	68 83       	st	Y, r22
  // start backwards
  uint8_t *pos = out + num_digits - 1;
  if(point_pos < num_digits) {
    pos++;
  }
  for(i=0;i<num_digits;i++) {
     672:	1f 5f       	subi	r17, 0xFF	; 255
     674:	1b 15       	cp	r17, r11
     676:	80 f4       	brcc	.+32     	; 0x698 <utilDwordToDec+0x84>
      *pos = '.';
      pos--;
    }
    uint8_t dec = value % 10;
    *pos = '0' + dec;
    pos--;
     678:	21 97       	sbiw	r28, 0x01	; 1
    value /= 10;
     67a:	6c 2d       	mov	r22, r12
     67c:	7d 2d       	mov	r23, r13
     67e:	8e 2d       	mov	r24, r14
     680:	9f 2d       	mov	r25, r15
     682:	2a e0       	ldi	r18, 0x0A	; 10
     684:	30 e0       	ldi	r19, 0x00	; 0
     686:	40 e0       	ldi	r20, 0x00	; 0
     688:	50 e0       	ldi	r21, 0x00	; 0
     68a:	0e 94 de 12 	call	0x25bc	; 0x25bc <__udivmodsi4>
     68e:	c2 2e       	mov	r12, r18
     690:	d3 2e       	mov	r13, r19
     692:	e4 2e       	mov	r14, r20
     694:	f5 2e       	mov	r15, r21
     696:	dd cf       	rjmp	.-70     	; 0x652 <utilDwordToDec+0x3e>
  }
}
     698:	df 91       	pop	r29
     69a:	cf 91       	pop	r28
     69c:	1f 91       	pop	r17
     69e:	0f 91       	pop	r16
     6a0:	ff 90       	pop	r15
     6a2:	ef 90       	pop	r14
     6a4:	df 90       	pop	r13
     6a6:	cf 90       	pop	r12
     6a8:	bf 90       	pop	r11
     6aa:	af 90       	pop	r10
     6ac:	08 95       	ret

000006ae <utilParseNibbleHex>:

// parse

uint8_t utilParseNibbleHex(char c,uint8_t *value)
{
     6ae:	fb 01       	movw	r30, r22
  if((c>='a')&&(c<='f')) {
     6b0:	98 2f       	mov	r25, r24
     6b2:	81 56       	subi	r24, 0x61	; 97
     6b4:	86 30       	cpi	r24, 0x06	; 6
     6b6:	20 f4       	brcc	.+8      	; 0x6c0 <utilParseNibbleHex+0x12>
    *value = c + 10 - 'a';
     6b8:	86 5f       	subi	r24, 0xF6	; 246
     6ba:	80 83       	st	Z, r24
     6bc:	81 e0       	ldi	r24, 0x01	; 1
     6be:	08 95       	ret
    return 1;
  }
  else if((c>='A')&&(c<='F')) {
     6c0:	89 2f       	mov	r24, r25
     6c2:	81 54       	subi	r24, 0x41	; 65
     6c4:	86 30       	cpi	r24, 0x06	; 6
     6c6:	20 f4       	brcc	.+8      	; 0x6d0 <utilParseNibbleHex+0x22>
    *value = c + 10 - 'A';
     6c8:	86 5f       	subi	r24, 0xF6	; 246
     6ca:	80 83       	st	Z, r24
     6cc:	81 e0       	ldi	r24, 0x01	; 1
     6ce:	08 95       	ret
    return 1;
  }
  else if((c>='0')&&(c<='9')) {
     6d0:	89 2f       	mov	r24, r25
     6d2:	80 53       	subi	r24, 0x30	; 48
     6d4:	8a 30       	cpi	r24, 0x0A	; 10
     6d6:	10 f0       	brcs	.+4      	; 0x6dc <utilParseNibbleHex+0x2e>
     6d8:	80 e0       	ldi	r24, 0x00	; 0
     6da:	08 95       	ret
    *value = c - '0';
     6dc:	80 83       	st	Z, r24
     6de:	81 e0       	ldi	r24, 0x01	; 1
    return 1;
  }
  else
    return 0;
}
     6e0:	08 95       	ret

000006e2 <utilParseByteHex>:

uint8_t utilParseByteHex(const char *str,uint8_t *value)
{
     6e2:	ef 92       	push	r14
     6e4:	ff 92       	push	r15
     6e6:	0f 93       	push	r16
     6e8:	1f 93       	push	r17
     6ea:	df 93       	push	r29
     6ec:	cf 93       	push	r28
     6ee:	0f 92       	push	r0
     6f0:	cd b7       	in	r28, 0x3d	; 61
     6f2:	de b7       	in	r29, 0x3e	; 62
     6f4:	8c 01       	movw	r16, r24
     6f6:	7b 01       	movw	r14, r22
  uint8_t val;
  if(!utilParseNibbleHex(str[0],&val))
     6f8:	fc 01       	movw	r30, r24
     6fa:	80 81       	ld	r24, Z
     6fc:	be 01       	movw	r22, r28
     6fe:	6f 5f       	subi	r22, 0xFF	; 255
     700:	7f 4f       	sbci	r23, 0xFF	; 255
     702:	0e 94 57 03 	call	0x6ae	; 0x6ae <utilParseNibbleHex>
     706:	88 23       	and	r24, r24
     708:	91 f0       	breq	.+36     	; 0x72e <utilParseByteHex+0x4c>
    return 0;
  val <<= 4;
     70a:	89 81       	ldd	r24, Y+1	; 0x01
     70c:	82 95       	swap	r24
     70e:	80 7f       	andi	r24, 0xF0	; 240
     710:	89 83       	std	Y+1, r24	; 0x01
  if(!utilParseNibbleHex(str[1],value))
     712:	f8 01       	movw	r30, r16
     714:	81 81       	ldd	r24, Z+1	; 0x01
     716:	b7 01       	movw	r22, r14
     718:	0e 94 57 03 	call	0x6ae	; 0x6ae <utilParseNibbleHex>
     71c:	88 23       	and	r24, r24
     71e:	39 f0       	breq	.+14     	; 0x72e <utilParseByteHex+0x4c>
    return 0;
  *value |= val;
     720:	f7 01       	movw	r30, r14
     722:	80 81       	ld	r24, Z
     724:	99 81       	ldd	r25, Y+1	; 0x01
     726:	89 2b       	or	r24, r25
     728:	80 83       	st	Z, r24
     72a:	81 e0       	ldi	r24, 0x01	; 1
     72c:	01 c0       	rjmp	.+2      	; 0x730 <utilParseByteHex+0x4e>
  return 1;
     72e:	80 e0       	ldi	r24, 0x00	; 0
}
     730:	0f 90       	pop	r0
     732:	cf 91       	pop	r28
     734:	df 91       	pop	r29
     736:	1f 91       	pop	r17
     738:	0f 91       	pop	r16
     73a:	ff 90       	pop	r15
     73c:	ef 90       	pop	r14
     73e:	08 95       	ret

00000740 <utilParseWordHex>:

uint8_t utilParseWordHex(const char *str,uint16_t *value)
{
     740:	ef 92       	push	r14
     742:	ff 92       	push	r15
     744:	0f 93       	push	r16
     746:	1f 93       	push	r17
     748:	df 93       	push	r29
     74a:	cf 93       	push	r28
     74c:	00 d0       	rcall	.+0      	; 0x74e <utilParseWordHex+0xe>
     74e:	cd b7       	in	r28, 0x3d	; 61
     750:	de b7       	in	r29, 0x3e	; 62
     752:	8c 01       	movw	r16, r24
     754:	7b 01       	movw	r14, r22
  uint8_t val;
  if(!utilParseByteHex(&str[0],&val))
     756:	be 01       	movw	r22, r28
     758:	6f 5f       	subi	r22, 0xFF	; 255
     75a:	7f 4f       	sbci	r23, 0xFF	; 255
     75c:	0e 94 71 03 	call	0x6e2	; 0x6e2 <utilParseByteHex>
     760:	88 23       	and	r24, r24
     762:	a1 f0       	breq	.+40     	; 0x78c <utilParseWordHex+0x4c>
    return 0;
  uint8_t val2;
  if(!utilParseByteHex(&str[2],&val2))
     764:	c8 01       	movw	r24, r16
     766:	02 96       	adiw	r24, 0x02	; 2
     768:	be 01       	movw	r22, r28
     76a:	6e 5f       	subi	r22, 0xFE	; 254
     76c:	7f 4f       	sbci	r23, 0xFF	; 255
     76e:	0e 94 71 03 	call	0x6e2	; 0x6e2 <utilParseByteHex>
     772:	88 23       	and	r24, r24
     774:	59 f0       	breq	.+22     	; 0x78c <utilParseWordHex+0x4c>
    return 0;
  *value = (uint16_t)val << 8 | val2;
     776:	99 81       	ldd	r25, Y+1	; 0x01
     778:	80 e0       	ldi	r24, 0x00	; 0
     77a:	2a 81       	ldd	r18, Y+2	; 0x02
     77c:	30 e0       	ldi	r19, 0x00	; 0
     77e:	82 2b       	or	r24, r18
     780:	93 2b       	or	r25, r19
     782:	f7 01       	movw	r30, r14
     784:	91 83       	std	Z+1, r25	; 0x01
     786:	80 83       	st	Z, r24
     788:	81 e0       	ldi	r24, 0x01	; 1
     78a:	01 c0       	rjmp	.+2      	; 0x78e <utilParseWordHex+0x4e>
  return 1;
     78c:	80 e0       	ldi	r24, 0x00	; 0
}
     78e:	0f 90       	pop	r0
     790:	0f 90       	pop	r0
     792:	cf 91       	pop	r28
     794:	df 91       	pop	r29
     796:	1f 91       	pop	r17
     798:	0f 91       	pop	r16
     79a:	ff 90       	pop	r15
     79c:	ef 90       	pop	r14
     79e:	08 95       	ret

000007a0 <utilParseDwordHex>:

uint8_t utilParseDwordHex(const char *str,uint32_t *value)
{
     7a0:	ef 92       	push	r14
     7a2:	ff 92       	push	r15
     7a4:	0f 93       	push	r16
     7a6:	1f 93       	push	r17
     7a8:	df 93       	push	r29
     7aa:	cf 93       	push	r28
     7ac:	00 d0       	rcall	.+0      	; 0x7ae <utilParseDwordHex+0xe>
     7ae:	00 d0       	rcall	.+0      	; 0x7b0 <utilParseDwordHex+0x10>
     7b0:	cd b7       	in	r28, 0x3d	; 61
     7b2:	de b7       	in	r29, 0x3e	; 62
     7b4:	8c 01       	movw	r16, r24
     7b6:	7b 01       	movw	r14, r22
  uint8_t val;
  if(!utilParseByteHex(&str[0],&val))
     7b8:	be 01       	movw	r22, r28
     7ba:	6f 5f       	subi	r22, 0xFF	; 255
     7bc:	7f 4f       	sbci	r23, 0xFF	; 255
     7be:	0e 94 71 03 	call	0x6e2	; 0x6e2 <utilParseByteHex>
     7c2:	88 23       	and	r24, r24
     7c4:	09 f4       	brne	.+2      	; 0x7c8 <utilParseDwordHex+0x28>
     7c6:	4a c0       	rjmp	.+148    	; 0x85c <utilParseDwordHex+0xbc>
    return 0;
  uint8_t val2;
  if(!utilParseByteHex(&str[2],&val2))
     7c8:	c8 01       	movw	r24, r16
     7ca:	02 96       	adiw	r24, 0x02	; 2
     7cc:	be 01       	movw	r22, r28
     7ce:	6e 5f       	subi	r22, 0xFE	; 254
     7d0:	7f 4f       	sbci	r23, 0xFF	; 255
     7d2:	0e 94 71 03 	call	0x6e2	; 0x6e2 <utilParseByteHex>
     7d6:	88 23       	and	r24, r24
     7d8:	09 f4       	brne	.+2      	; 0x7dc <utilParseDwordHex+0x3c>
     7da:	40 c0       	rjmp	.+128    	; 0x85c <utilParseDwordHex+0xbc>
    return 0;
  uint8_t val3;
  if(!utilParseByteHex(&str[4],&val3))
     7dc:	c8 01       	movw	r24, r16
     7de:	04 96       	adiw	r24, 0x04	; 4
     7e0:	be 01       	movw	r22, r28
     7e2:	6d 5f       	subi	r22, 0xFD	; 253
     7e4:	7f 4f       	sbci	r23, 0xFF	; 255
     7e6:	0e 94 71 03 	call	0x6e2	; 0x6e2 <utilParseByteHex>
     7ea:	88 23       	and	r24, r24
     7ec:	b9 f1       	breq	.+110    	; 0x85c <utilParseDwordHex+0xbc>
    return 0;
  uint8_t val4;
  if(!utilParseByteHex(&str[6],&val4))
     7ee:	c8 01       	movw	r24, r16
     7f0:	06 96       	adiw	r24, 0x06	; 6
     7f2:	be 01       	movw	r22, r28
     7f4:	6c 5f       	subi	r22, 0xFC	; 252
     7f6:	7f 4f       	sbci	r23, 0xFF	; 255
     7f8:	0e 94 71 03 	call	0x6e2	; 0x6e2 <utilParseByteHex>
     7fc:	88 23       	and	r24, r24
     7fe:	71 f1       	breq	.+92     	; 0x85c <utilParseDwordHex+0xbc>
    return 0;
  *value = (uint32_t)val << 24 | (uint32_t)val2 << 16 | (uint32_t)val3 << 8 | val4;
     800:	29 81       	ldd	r18, Y+1	; 0x01
     802:	30 e0       	ldi	r19, 0x00	; 0
     804:	40 e0       	ldi	r20, 0x00	; 0
     806:	50 e0       	ldi	r21, 0x00	; 0
     808:	52 2f       	mov	r21, r18
     80a:	44 27       	eor	r20, r20
     80c:	33 27       	eor	r19, r19
     80e:	22 27       	eor	r18, r18
     810:	8a 81       	ldd	r24, Y+2	; 0x02
     812:	90 e0       	ldi	r25, 0x00	; 0
     814:	a0 e0       	ldi	r26, 0x00	; 0
     816:	b0 e0       	ldi	r27, 0x00	; 0
     818:	dc 01       	movw	r26, r24
     81a:	99 27       	eor	r25, r25
     81c:	88 27       	eor	r24, r24
     81e:	28 2b       	or	r18, r24
     820:	39 2b       	or	r19, r25
     822:	4a 2b       	or	r20, r26
     824:	5b 2b       	or	r21, r27
     826:	8c 81       	ldd	r24, Y+4	; 0x04
     828:	90 e0       	ldi	r25, 0x00	; 0
     82a:	a0 e0       	ldi	r26, 0x00	; 0
     82c:	b0 e0       	ldi	r27, 0x00	; 0
     82e:	28 2b       	or	r18, r24
     830:	39 2b       	or	r19, r25
     832:	4a 2b       	or	r20, r26
     834:	5b 2b       	or	r21, r27
     836:	8b 81       	ldd	r24, Y+3	; 0x03
     838:	90 e0       	ldi	r25, 0x00	; 0
     83a:	a0 e0       	ldi	r26, 0x00	; 0
     83c:	b0 e0       	ldi	r27, 0x00	; 0
     83e:	ba 2f       	mov	r27, r26
     840:	a9 2f       	mov	r26, r25
     842:	98 2f       	mov	r25, r24
     844:	88 27       	eor	r24, r24
     846:	28 2b       	or	r18, r24
     848:	39 2b       	or	r19, r25
     84a:	4a 2b       	or	r20, r26
     84c:	5b 2b       	or	r21, r27
     84e:	f7 01       	movw	r30, r14
     850:	20 83       	st	Z, r18
     852:	31 83       	std	Z+1, r19	; 0x01
     854:	42 83       	std	Z+2, r20	; 0x02
     856:	53 83       	std	Z+3, r21	; 0x03
     858:	81 e0       	ldi	r24, 0x01	; 1
     85a:	01 c0       	rjmp	.+2      	; 0x85e <utilParseDwordHex+0xbe>
  return 1;
     85c:	80 e0       	ldi	r24, 0x00	; 0
}
     85e:	0f 90       	pop	r0
     860:	0f 90       	pop	r0
     862:	0f 90       	pop	r0
     864:	0f 90       	pop	r0
     866:	cf 91       	pop	r28
     868:	df 91       	pop	r29
     86a:	1f 91       	pop	r17
     86c:	0f 91       	pop	r16
     86e:	ff 90       	pop	r15
     870:	ef 90       	pop	r14
     872:	08 95       	ret

00000874 <utilParseByteDec>:

uint8_t utilParseByteDec(const char *buf, uint8_t *out)
{
     874:	db 01       	movw	r26, r22
     876:	fc 01       	movw	r30, r24
     878:	30 e0       	ldi	r19, 0x00	; 0
     87a:	20 e0       	ldi	r18, 0x00	; 0
    uint8_t c = buf[digits];
    if((c<'0')||(c>'9')) {
      break;
    }
    c -= '0';
    value *= 10;
     87c:	4a e0       	ldi	r20, 0x0A	; 10
{
  uint8_t value = 0;
  uint8_t digits = 0;
  while(digits < 3) {
    uint8_t c = buf[digits];
    if((c<'0')||(c>'9')) {
     87e:	80 81       	ld	r24, Z
     880:	98 2f       	mov	r25, r24
     882:	90 53       	subi	r25, 0x30	; 48
     884:	9a 30       	cpi	r25, 0x0A	; 10
     886:	50 f4       	brcc	.+20     	; 0x89c <utilParseByteDec+0x28>
      break;
    }
    c -= '0';
    value *= 10;
     888:	34 9f       	mul	r19, r20
     88a:	80 2d       	mov	r24, r0
     88c:	11 24       	eor	r1, r1
    value += c;
     88e:	38 2f       	mov	r19, r24
     890:	39 0f       	add	r19, r25
    digits++;
     892:	2f 5f       	subi	r18, 0xFF	; 255
     894:	31 96       	adiw	r30, 0x01	; 1

uint8_t utilParseByteDec(const char *buf, uint8_t *out)
{
  uint8_t value = 0;
  uint8_t digits = 0;
  while(digits < 3) {
     896:	23 30       	cpi	r18, 0x03	; 3
     898:	91 f7       	brne	.-28     	; 0x87e <utilParseByteDec+0xa>
     89a:	01 c0       	rjmp	.+2      	; 0x89e <utilParseByteDec+0x2a>
    c -= '0';
    value *= 10;
    value += c;
    digits++;
  }
  if(digits > 0) {
     89c:	21 11       	cpse	r18, r1
    *out = value;
     89e:	3c 93       	st	X, r19
  }
  return digits;
}
     8a0:	82 2f       	mov	r24, r18
     8a2:	08 95       	ret

000008a4 <utilReset>:
 * Reboots AVR microcontroller.
 * Performs watchdog-based AVR reset, resulting in executing bootloader code
 * in a clean way.
 */
void utilReset(void) {
	wdt_enable(WDTO_15MS);
     8a4:	28 e0       	ldi	r18, 0x08	; 8
     8a6:	88 e1       	ldi	r24, 0x18	; 24
     8a8:	90 e0       	ldi	r25, 0x00	; 0
     8aa:	0f b6       	in	r0, 0x3f	; 63
     8ac:	f8 94       	cli
     8ae:	a8 95       	wdr
     8b0:	80 93 60 00 	sts	0x0060, r24
     8b4:	0f be       	out	0x3f, r0	; 63
     8b6:	20 93 60 00 	sts	0x0060, r18
     8ba:	ff cf       	rjmp	.-2      	; 0x8ba <utilReset+0x16>

000008bc <trigger_request>:
static uint8_t flags;
static uint8_t req_is_pending;

static void trigger_request(void)
{
  if(!req_is_pending) {
     8bc:	80 91 3f 01 	lds	r24, 0x013F
     8c0:	88 23       	and	r24, r24
     8c2:	29 f4       	brne	.+10     	; 0x8ce <trigger_request+0x12>
    req_is_pending = 1;
     8c4:	81 e0       	ldi	r24, 0x01	; 1
     8c6:	80 93 3f 01 	sts	0x013F, r24
    pb_proto_request_recv();
     8ca:	0e 94 ce 09 	call	0x139c	; 0x139c <pb_proto_request_recv>
     8ce:	08 95       	ret

000008d0 <bridge_loop>:
}

// ---------- loop ----------

uint8_t bridge_loop(void)
{
     8d0:	cf 92       	push	r12
     8d2:	df 92       	push	r13
     8d4:	ff 92       	push	r15
     8d6:	0f 93       	push	r16
     8d8:	1f 93       	push	r17
     8da:	df 93       	push	r29
     8dc:	cf 93       	push	r28
     8de:	00 d0       	rcall	.+0      	; 0x8e0 <bridge_loop+0x10>
     8e0:	cd b7       	in	r28, 0x3d	; 61
     8e2:	de b7       	in	r29, 0x3e	; 62
  uint8_t result = CMD_WORKER_IDLE;

  // NOTE: UART - time_stamp_spc() [BRIDGE] on\r\n

  // Associate protocol fns with given ptrs
  pb_proto_init(bridgeFillPacket, bridgeProcessPacket);
     8e4:	87 e1       	ldi	r24, 0x17	; 23
     8e6:	95 e0       	ldi	r25, 0x05	; 5
     8e8:	65 ec       	ldi	r22, 0xC5	; 197
     8ea:	74 e0       	ldi	r23, 0x04	; 4
     8ec:	0e 94 ab 09 	call	0x1356	; 0x1356 <pb_proto_init>

  // Init ENC28j60
  enc28j60_init(param.mac_addr, pio_util_get_init_flags());
     8f0:	0e 94 5d 0e 	call	0x1cba	; 0x1cba <pio_util_get_init_flags>
     8f4:	68 2f       	mov	r22, r24
     8f6:	0c e5       	ldi	r16, 0x5C	; 92
     8f8:	11 e0       	ldi	r17, 0x01	; 1
     8fa:	c8 01       	movw	r24, r16
     8fc:	0e 94 f0 10 	call	0x21e0	; 0x21e0 <enc28j60_init>

  // Reset stats
  stats_reset();
     900:	0e 94 73 12 	call	0x24e6	; 0x24e6 <stats_reset>

  // Reset flags & request state
  flags = 0;
     904:	10 92 3e 01 	sts	0x013E, r1
  req_is_pending = 0;
     908:	10 92 3f 01 	sts	0x013F, r1

  uint8_t flow_control = param.flow_ctl;
     90c:	f8 01       	movw	r30, r16
     90e:	f6 80       	ldd	r15, Z+6	; 0x06
     910:	10 e0       	ldi	r17, 0x00	; 0
        trigger_request();
      }
      else {
				// Comm offline: read packet from ENC28j60 and drop it
        uint16_t size;
        pio_util_recv_packet(&size);
     912:	6e 01       	movw	r12, r28
     914:	08 94       	sec
     916:	c1 1c       	adc	r12, r1
     918:	d1 1c       	adc	r13, r1
     91a:	24 c0       	rjmp	.+72     	; 0x964 <__stack+0x65>
  uint8_t ubDisplayPacketInfo = 1;
  while(run_mode == RUN_MODE_BRIDGE) {
    // NOTE: UART command handling was here

    // Calls pb_proto_handle - this is where PAR communication is done
    pb_util_handle();
     91c:	0e 94 e2 0d 	call	0x1bc4	; 0x1bc4 <pb_util_handle>

    // Handle packets coming from network
    uint8_t ubPacketCount = enc28j60_has_recv();
     920:	0e 94 ec 10 	call	0x21d8	; 0x21d8 <enc28j60_has_recv>
     924:	08 2f       	mov	r16, r24
    if(ubPacketCount) {
     926:	88 23       	and	r24, r24
     928:	51 f0       	breq	.+20     	; 0x93e <__stack+0x3f>
      if(ubDisplayPacketInfo) {
        // NOTE: UART - time_stamp_spc() FIRST INCOMING!\r\n
        ubDisplayPacketInfo = 0;
      }

      if(flags & FLAG_ONLINE) {
     92a:	80 91 3e 01 	lds	r24, 0x013E
     92e:	80 ff       	sbrs	r24, 0
     930:	03 c0       	rjmp	.+6      	; 0x938 <__stack+0x39>
				// Comm online: let Amiga know about new packet
        trigger_request();
     932:	0e 94 5e 04 	call	0x8bc	; 0x8bc <trigger_request>
     936:	03 c0       	rjmp	.+6      	; 0x93e <__stack+0x3f>
      }
      else {
				// Comm offline: read packet from ENC28j60 and drop it
        uint16_t size;
        pio_util_recv_packet(&size);
     938:	c6 01       	movw	r24, r12
     93a:	0e 94 57 0f 	call	0x1eae	; 0x1eae <pio_util_recv_packet>
        // NOTE: UART - time_stamp_spc() OFFLINE DROP: hex_word(size)\r\n
      }
    }

    // flow control
    if(flow_control) {
     93e:	ff 20       	and	r15, r15
     940:	89 f0       	breq	.+34     	; 0x964 <__stack+0x65>
      // flow limited
      if(limit_flow) {
     942:	11 23       	and	r17, r17
     944:	41 f0       	breq	.+16     	; 0x956 <__stack+0x57>
        // disable again?
        if(!ubPacketCount) {
     946:	00 23       	and	r16, r16
     948:	69 f4       	brne	.+26     	; 0x964 <__stack+0x65>
          enc28j60_control(PIO_CONTROL_FLOW, 0);
     94a:	80 e0       	ldi	r24, 0x00	; 0
     94c:	60 e0       	ldi	r22, 0x00	; 0
     94e:	0e 94 4f 10 	call	0x209e	; 0x209e <enc28j60_control>
     952:	10 e0       	ldi	r17, 0x00	; 0
     954:	07 c0       	rjmp	.+14     	; 0x964 <__stack+0x65>
        }
      }
      // no flow limit
      else {
        // enable?
        if(ubPacketCount) {
     956:	00 23       	and	r16, r16
     958:	29 f0       	breq	.+10     	; 0x964 <__stack+0x65>
          enc28j60_control(PIO_CONTROL_FLOW, 1);
     95a:	80 e0       	ldi	r24, 0x00	; 0
     95c:	61 e0       	ldi	r22, 0x01	; 1
     95e:	0e 94 4f 10 	call	0x209e	; 0x209e <enc28j60_control>
     962:	11 e0       	ldi	r17, 0x01	; 1
  req_is_pending = 0;

  uint8_t flow_control = param.flow_ctl;
  uint8_t limit_flow = 0;
  uint8_t ubDisplayPacketInfo = 1;
  while(run_mode == RUN_MODE_BRIDGE) {
     964:	80 91 42 01 	lds	r24, 0x0142
     968:	88 23       	and	r24, r24
     96a:	c1 f2       	breq	.-80     	; 0x91c <__stack+0x1d>
        }
      }
    }
  }

  stats_dump_all();
     96c:	0e 94 b1 12 	call	0x2562	; 0x2562 <stats_dump_all>
  enc28j60_exit();
     970:	0e 94 46 10 	call	0x208c	; 0x208c <enc28j60_exit>

	// NOTE: UART - time_stamp_spc() [BRIDGE] off\r\n

  return result;
}
     974:	80 e0       	ldi	r24, 0x00	; 0
     976:	0f 90       	pop	r0
     978:	0f 90       	pop	r0
     97a:	cf 91       	pop	r28
     97c:	df 91       	pop	r29
     97e:	1f 91       	pop	r17
     980:	0f 91       	pop	r16
     982:	ff 90       	pop	r15
     984:	df 90       	pop	r13
     986:	cf 90       	pop	r12
     988:	08 95       	ret

0000098a <bridgeProcessPacket>:
 * Custom "Magic" packets are defined as topmost EtherType values.
 * @param uwSize Packet length
 * @return Always PBPROTO_STATUS_OK
 */
static uint8_t bridgeProcessPacket(uint16_t uwSize)
{
     98a:	0f 93       	push	r16
     98c:	1f 93       	push	r17
     98e:	cf 93       	push	r28
     990:	df 93       	push	r29
     992:	ec 01       	movw	r28, r24
     994:	8b e8       	ldi	r24, 0x8B	; 139
     996:	91 e0       	ldi	r25, 0x01	; 1
     998:	0e 94 fb 07 	call	0xff6	; 0xff6 <net_get_word>
  // get eth type
  uint16_t eth_type = eth_get_pkt_type(g_pDataBuffer);
  switch(eth_type) {
     99c:	2f ef       	ldi	r18, 0xFF	; 255
     99e:	8e 3f       	cpi	r24, 0xFE	; 254
     9a0:	92 07       	cpc	r25, r18
     9a2:	29 f1       	breq	.+74     	; 0x9ee <bridgeProcessPacket+0x64>
     9a4:	2f ef       	ldi	r18, 0xFF	; 255
     9a6:	8f 3f       	cpi	r24, 0xFF	; 255
     9a8:	92 07       	cpc	r25, r18
     9aa:	20 f4       	brcc	.+8      	; 0x9b4 <bridgeProcessPacket+0x2a>
     9ac:	8d 5f       	subi	r24, 0xFD	; 253
     9ae:	9f 4f       	sbci	r25, 0xFF	; 255
     9b0:	61 f5       	brne	.+88     	; 0xa0a <bridgeProcessPacket+0x80>
     9b2:	23 c0       	rjmp	.+70     	; 0x9fa <bridgeProcessPacket+0x70>
 * @param buf Pointer to magic packet.
 */
static void bridgeCommOnline(const uint8_t *buf)
{
	// NOTE: UART - time_stamp_spc() [MAGIC] online \r\n
  flags |= FLAG_ONLINE | FLAG_FIRST_TRANSFER;
     9b4:	80 91 3e 01 	lds	r24, 0x013E
     9b8:	85 60       	ori	r24, 0x05	; 5
     9ba:	80 93 3e 01 	sts	0x013E, r24

  // validate mac address and if it does not match then reconfigure PIO
  const uint8_t *src_mac = eth_get_src_mac(buf);
  if(!net_compare_mac(param.mac_addr, src_mac)) {
     9be:	8c e5       	ldi	r24, 0x5C	; 92
     9c0:	91 e0       	ldi	r25, 0x01	; 1
     9c2:	65 e8       	ldi	r22, 0x85	; 133
     9c4:	71 e0       	ldi	r23, 0x01	; 1
     9c6:	0e 94 47 08 	call	0x108e	; 0x108e <net_compare_mac>
     9ca:	88 23       	and	r24, r24
     9cc:	51 f5       	brne	.+84     	; 0xa22 <bridgeProcessPacket+0x98>
    // update mac param and save
    net_copy_mac(src_mac, param.mac_addr);
     9ce:	0c e5       	ldi	r16, 0x5C	; 92
     9d0:	11 e0       	ldi	r17, 0x01	; 1
     9d2:	85 e8       	ldi	r24, 0x85	; 133
     9d4:	91 e0       	ldi	r25, 0x01	; 1
     9d6:	b8 01       	movw	r22, r16
     9d8:	0e 94 db 07 	call	0xfb6	; 0xfb6 <net_copy_mac>
    param_save();
     9dc:	0e 94 90 09 	call	0x1320	; 0x1320 <param_save>

    // re-configure PIO
    enc28j60_exit();
     9e0:	0e 94 46 10 	call	0x208c	; 0x208c <enc28j60_exit>
    enc28j60_init(param.mac_addr, PIO_INIT_BROAD_CAST);
     9e4:	c8 01       	movw	r24, r16
     9e6:	64 e0       	ldi	r22, 0x04	; 4
     9e8:	0e 94 f0 10 	call	0x21e0	; 0x21e0 <enc28j60_init>
     9ec:	1a c0       	rjmp	.+52     	; 0xa22 <bridgeProcessPacket+0x98>
 * Disables ethernet communication.
 */
static void bridgeCommOffline(void)
{
	// NOTE: UART - time_stamp_spc() [MAGIC] offline
  flags &= ~FLAG_ONLINE;
     9ee:	80 91 3e 01 	lds	r24, 0x013E
     9f2:	8e 7f       	andi	r24, 0xFE	; 254
     9f4:	80 93 3e 01 	sts	0x013E, r24
     9f8:	14 c0       	rjmp	.+40     	; 0xa22 <bridgeProcessPacket+0x98>
}

static void bridgeLoopback(uint16_t size)
{
  flags |= FLAG_SEND_MAGIC;
     9fa:	80 91 3e 01 	lds	r24, 0x013E
     9fe:	82 60       	ori	r24, 0x02	; 2
     a00:	80 93 3e 01 	sts	0x013E, r24
  trigger_request();
     a04:	0e 94 5e 04 	call	0x8bc	; 0x8bc <trigger_request>
     a08:	0c c0       	rjmp	.+24     	; 0xa22 <bridgeProcessPacket+0x98>
      break;
		case ETH_TYPE_MAGIC_CMD:
			// cmdProcess(size);
    default:
      // send packet via pio
      pio_util_send_packet(uwSize);
     a0a:	ce 01       	movw	r24, r28
     a0c:	0e 94 d7 0e 	call	0x1dae	; 0x1dae <pio_util_send_packet>
      // if a packet arrived and we are not online then request online state
      if((flags & FLAG_ONLINE)==0) {
     a10:	80 91 3e 01 	lds	r24, 0x013E
     a14:	80 fd       	sbrc	r24, 0
     a16:	05 c0       	rjmp	.+10     	; 0xa22 <bridgeProcessPacket+0x98>
static void request_magic(void)
{
	// NOTE: UART - time_stamp_spc() [MAGIC] request\r\n

  // request receive
  flags |= FLAG_SEND_MAGIC | FLAG_FIRST_TRANSFER;
     a18:	86 60       	ori	r24, 0x06	; 6
     a1a:	80 93 3e 01 	sts	0x013E, r24
  trigger_request();
     a1e:	0e 94 5e 04 	call	0x8bc	; 0x8bc <trigger_request>
        request_magic();
      }
      break;
  }
  return PBPROTO_STATUS_OK;
}
     a22:	81 e0       	ldi	r24, 0x01	; 1
     a24:	df 91       	pop	r29
     a26:	cf 91       	pop	r28
     a28:	1f 91       	pop	r17
     a2a:	0f 91       	pop	r16
     a2c:	08 95       	ret

00000a2e <bridgeFillPacket>:
// ----- packet callbacks -----

// the Amiga requests a new packet

static uint8_t bridgeFillPacket(uint16_t *pFilledSize)
{
     a2e:	0f 93       	push	r16
     a30:	1f 93       	push	r17
     a32:	cf 93       	push	r28
     a34:	df 93       	push	r29
     a36:	ec 01       	movw	r28, r24
  // need to send magic packet?
  if((flags & FLAG_SEND_MAGIC) == FLAG_SEND_MAGIC) {
     a38:	80 91 3e 01 	lds	r24, 0x013E
     a3c:	81 ff       	sbrs	r24, 1
     a3e:	1c c0       	rjmp	.+56     	; 0xa78 <bridgeFillPacket+0x4a>
    flags &= ~FLAG_SEND_MAGIC;
     a40:	8d 7f       	andi	r24, 0xFD	; 253
     a42:	80 93 3e 01 	sts	0x013E, r24
     a46:	0f e7       	ldi	r16, 0x7F	; 127
     a48:	11 e0       	ldi	r17, 0x01	; 1
     a4a:	80 e0       	ldi	r24, 0x00	; 0
     a4c:	91 e0       	ldi	r25, 0x01	; 1
     a4e:	b8 01       	movw	r22, r16
     a50:	0e 94 db 07 	call	0xfb6	; 0xfb6 <net_copy_mac>

    // Build magic packet header
    // Target (bcast) MAC, src (plipbox) MAC, 0xFFFF => pFilledSize: 14 bytes
    net_copy_bcast_mac(g_pDataBuffer + ETH_OFF_TGT_MAC);
    net_copy_mac(param.mac_addr, g_pDataBuffer + ETH_OFF_SRC_MAC);
     a54:	b8 01       	movw	r22, r16
     a56:	6a 5f       	subi	r22, 0xFA	; 250
     a58:	7f 4f       	sbci	r23, 0xFF	; 255
     a5a:	8c e5       	ldi	r24, 0x5C	; 92
     a5c:	91 e0       	ldi	r25, 0x01	; 1
     a5e:	0e 94 db 07 	call	0xfb6	; 0xfb6 <net_copy_mac>
    net_put_word(g_pDataBuffer + ETH_OFF_TYPE, ETH_TYPE_MAGIC_ONLINE);
     a62:	c8 01       	movw	r24, r16
     a64:	0c 96       	adiw	r24, 0x0c	; 12
     a66:	6f ef       	ldi	r22, 0xFF	; 255
     a68:	7f ef       	ldi	r23, 0xFF	; 255
     a6a:	0e 94 05 08 	call	0x100a	; 0x100a <net_put_word>

    *pFilledSize = ETH_HDR_SIZE;
     a6e:	8e e0       	ldi	r24, 0x0E	; 14
     a70:	90 e0       	ldi	r25, 0x00	; 0
     a72:	99 83       	std	Y+1, r25	; 0x01
     a74:	88 83       	st	Y, r24
     a76:	0a c0       	rjmp	.+20     	; 0xa8c <bridgeFillPacket+0x5e>
  }
  else {
    // pending PIO packet?
    pio_util_recv_packet(pFilledSize);
     a78:	ce 01       	movw	r24, r28
     a7a:	0e 94 57 0f 	call	0x1eae	; 0x1eae <pio_util_recv_packet>

    // report first packet transfer
    if(flags & FLAG_FIRST_TRANSFER) {
     a7e:	80 91 3e 01 	lds	r24, 0x013E
     a82:	82 ff       	sbrs	r24, 2
     a84:	03 c0       	rjmp	.+6      	; 0xa8c <bridgeFillPacket+0x5e>
      flags &= ~FLAG_FIRST_TRANSFER;
     a86:	8b 7f       	andi	r24, 0xFB	; 251
     a88:	80 93 3e 01 	sts	0x013E, r24
      // NOTE: UART - time_stamp_spc() FIRST TRANSFER!\r\n
    }
  }

  req_is_pending = 0;
     a8c:	10 92 3f 01 	sts	0x013F, r1

  return PBPROTO_STATUS_OK;
}
     a90:	81 e0       	ldi	r24, 0x01	; 1
     a92:	df 91       	pop	r29
     a94:	cf 91       	pop	r28
     a96:	1f 91       	pop	r17
     a98:	0f 91       	pop	r16
     a9a:	08 95       	ret

00000a9c <bridge_test_loop>:

  return PBPROTO_STATUS_OK;
}

uint8_t bridge_test_loop(void)
{
     a9c:	0f 93       	push	r16
     a9e:	1f 93       	push	r17
     aa0:	df 93       	push	r29
     aa2:	cf 93       	push	r28
     aa4:	00 d0       	rcall	.+0      	; 0xaa6 <bridge_test_loop+0xa>
     aa6:	cd b7       	in	r28, 0x3d	; 61
     aa8:	de b7       	in	r29, 0x3e	; 62
  uint8_t result = CMD_WORKER_IDLE;

	// NOTE: UART - time_stamp_spc [BRIDGE_TEST] on\r\n

  pb_proto_init(fill_pkt, proc_pkt);
     aaa:	87 e9       	ldi	r24, 0x97	; 151
     aac:	95 e0       	ldi	r25, 0x05	; 5
     aae:	63 eb       	ldi	r22, 0xB3	; 179
     ab0:	75 e0       	ldi	r23, 0x05	; 5
     ab2:	0e 94 ab 09 	call	0x1356	; 0x1356 <pb_proto_init>
  enc28j60_init(param.mac_addr, pio_util_get_init_flags());
     ab6:	0e 94 5d 0e 	call	0x1cba	; 0x1cba <pio_util_get_init_flags>
     aba:	68 2f       	mov	r22, r24
     abc:	8c e5       	ldi	r24, 0x5C	; 92
     abe:	91 e0       	ldi	r25, 0x01	; 1
     ac0:	0e 94 f0 10 	call	0x21e0	; 0x21e0 <enc28j60_init>
  stats_reset();
     ac4:	0e 94 73 12 	call	0x24e6	; 0x24e6 <stats_reset>
    pb_util_handle();

    // incoming packet via PIO?
    if(enc28j60_has_recv()) {
      uint16_t size;
      if(pio_util_recv_packet(&size) == PIO_OK) {
     ac8:	8e 01       	movw	r16, r28
     aca:	0f 5f       	subi	r16, 0xFF	; 255
     acc:	1f 4f       	sbci	r17, 0xFF	; 255
     ace:	1f c0       	rjmp	.+62     	; 0xb0e <bridge_test_loop+0x72>
  while(run_mode == RUN_MODE_BRIDGE_TEST) {
    // handle commands
    // NOTE: cmd_worker was here, reset by loop break

    // handle pbproto
    pb_util_handle();
     ad0:	0e 94 e2 0d 	call	0x1bc4	; 0x1bc4 <pb_util_handle>

    // incoming packet via PIO?
    if(enc28j60_has_recv()) {
     ad4:	0e 94 ec 10 	call	0x21d8	; 0x21d8 <enc28j60_has_recv>
     ad8:	88 23       	and	r24, r24
     ada:	c9 f0       	breq	.+50     	; 0xb0e <bridge_test_loop+0x72>
      uint16_t size;
      if(pio_util_recv_packet(&size) == PIO_OK) {
     adc:	c8 01       	movw	r24, r16
     ade:	0e 94 57 0f 	call	0x1eae	; 0x1eae <pio_util_recv_packet>
     ae2:	88 23       	and	r24, r24
     ae4:	a1 f4       	brne	.+40     	; 0xb0e <bridge_test_loop+0x72>
        // handle ARP?
        if(!pio_util_handle_arp(size)) {
     ae6:	89 81       	ldd	r24, Y+1	; 0x01
     ae8:	9a 81       	ldd	r25, Y+2	; 0x02
     aea:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <pio_util_handle_arp>
     aee:	88 23       	and	r24, r24
     af0:	71 f4       	brne	.+28     	; 0xb0e <bridge_test_loop+0x72>
          // is it a UDP test packet?
          if(pio_util_handle_udp_test(size)) {
     af2:	89 81       	ldd	r24, Y+1	; 0x01
     af4:	9a 81       	ldd	r25, Y+2	; 0x02
     af6:	0e 94 6a 0e 	call	0x1cd4	; 0x1cd4 <pio_util_handle_udp_test>
     afa:	88 23       	and	r24, r24
     afc:	41 f0       	breq	.+16     	; 0xb0e <bridge_test_loop+0x72>
            if(pio_pkt_size != 0) {
							// NOTE: UART - OVERWRITE?!\r\n
            }

            // request receive
            pio_pkt_size = size;
     afe:	89 81       	ldd	r24, Y+1	; 0x01
     b00:	9a 81       	ldd	r25, Y+2	; 0x02
     b02:	90 93 41 01 	sts	0x0141, r25
     b06:	80 93 40 01 	sts	0x0140, r24
            pb_proto_request_recv();
     b0a:	0e 94 ce 09 	call	0x139c	; 0x139c <pb_proto_request_recv>

  pb_proto_init(fill_pkt, proc_pkt);
  enc28j60_init(param.mac_addr, pio_util_get_init_flags());
  stats_reset();

  while(run_mode == RUN_MODE_BRIDGE_TEST) {
     b0e:	80 91 42 01 	lds	r24, 0x0142
     b12:	81 30       	cpi	r24, 0x01	; 1
     b14:	e9 f2       	breq	.-70     	; 0xad0 <bridge_test_loop+0x34>
        }
      }
    }
  }

  stats_dump_all();
     b16:	0e 94 b1 12 	call	0x2562	; 0x2562 <stats_dump_all>
  enc28j60_exit();
     b1a:	0e 94 46 10 	call	0x208c	; 0x208c <enc28j60_exit>

  // NOTE: UART - time_stamp_spc() [BRIDGE_TEST] off\r\n

  return result;
}
     b1e:	80 e0       	ldi	r24, 0x00	; 0
     b20:	0f 90       	pop	r0
     b22:	0f 90       	pop	r0
     b24:	cf 91       	pop	r28
     b26:	df 91       	pop	r29
     b28:	1f 91       	pop	r17
     b2a:	0f 91       	pop	r16
     b2c:	08 95       	ret

00000b2e <fill_pkt>:
/* a RECV command arrived from Amiga.
   this should only happen if we got a packet here from PIO
   in the first place
*/
static uint8_t fill_pkt(uint16_t *pFilledSize)
{
     b2e:	fc 01       	movw	r30, r24
  *pFilledSize = pio_pkt_size;
     b30:	80 91 40 01 	lds	r24, 0x0140
     b34:	90 91 41 01 	lds	r25, 0x0141
     b38:	91 83       	std	Z+1, r25	; 0x01
     b3a:	80 83       	st	Z, r24
  if(*pFilledSize > DATABUF_SIZE) {
     b3c:	8b 5e       	subi	r24, 0xEB	; 235
     b3e:	95 40       	sbci	r25, 0x05	; 5
     b40:	10 f0       	brcs	.+4      	; 0xb46 <fill_pkt+0x18>
     b42:	85 e0       	ldi	r24, 0x05	; 5
     b44:	08 95       	ret
    return PBPROTO_STATUS_PACKET_TOO_LARGE;
  }

  // in test mode 0 send via internal device loopback
  if(param.test_mode == 0) {
     b46:	80 91 6e 01 	lds	r24, 0x016E
     b4a:	88 23       	and	r24, r24
     b4c:	31 f4       	brne	.+12     	; 0xb5a <fill_pkt+0x2c>
    // switch eth type to magic for loop back
    net_put_word(g_pDataBuffer + ETH_OFF_TYPE, ETH_TYPE_MAGIC_LOOPBACK);
     b4e:	8b e8       	ldi	r24, 0x8B	; 139
     b50:	91 e0       	ldi	r25, 0x01	; 1
     b52:	6d ef       	ldi	r22, 0xFD	; 253
     b54:	7f ef       	ldi	r23, 0xFF	; 255
     b56:	0e 94 05 08 	call	0x100a	; 0x100a <net_put_word>
  }

  // consumed packet
  pio_pkt_size = 0;
     b5a:	10 92 41 01 	sts	0x0141, r1
     b5e:	10 92 40 01 	sts	0x0140, r1
     b62:	81 e0       	ldi	r24, 0x01	; 1

  return PBPROTO_STATUS_OK;
}
     b64:	08 95       	ret

00000b66 <proc_pkt>:

/* a SEND command arrvied from Amiga.
   we got our packet back. forward to PIO
*/
static uint8_t proc_pkt(uint16_t uwSize)
{
     b66:	cf 93       	push	r28
     b68:	df 93       	push	r29
     b6a:	ec 01       	movw	r28, r24
  // make sure its the expected packet type
  uint16_t type = net_get_word(g_pDataBuffer + ETH_OFF_TYPE);
     b6c:	8b e8       	ldi	r24, 0x8B	; 139
     b6e:	91 e0       	ldi	r25, 0x01	; 1
     b70:	0e 94 fb 07 	call	0xff6	; 0xff6 <net_get_word>
     b74:	9c 01       	movw	r18, r24

  // in test mode 0 packet was sent by internal device loopback
  if(param.test_mode == 0) {
     b76:	80 91 6e 01 	lds	r24, 0x016E
     b7a:	88 23       	and	r24, r24
     b7c:	51 f4       	brne	.+20     	; 0xb92 <proc_pkt+0x2c>
    if(type != ETH_TYPE_MAGIC_LOOPBACK) {
     b7e:	2d 5f       	subi	r18, 0xFD	; 253
     b80:	3f 4f       	sbci	r19, 0xFF	; 255
     b82:	69 f4       	brne	.+26     	; 0xb9e <proc_pkt+0x38>
			// NOTE: UART - NO MAGIC!!\r\n
      return PBPROTO_STATUS_OK;
    } else {
      // switch eth type back to IPv4
      net_put_word(g_pDataBuffer + ETH_OFF_TYPE, ETH_TYPE_IPV4);
     b84:	8b e8       	ldi	r24, 0x8B	; 139
     b86:	91 e0       	ldi	r25, 0x01	; 1
     b88:	60 e0       	ldi	r22, 0x00	; 0
     b8a:	78 e0       	ldi	r23, 0x08	; 8
     b8c:	0e 94 05 08 	call	0x100a	; 0x100a <net_put_word>
     b90:	03 c0       	rjmp	.+6      	; 0xb98 <proc_pkt+0x32>
    }
  } else {
    if(type != ETH_TYPE_IPV4) {
     b92:	20 50       	subi	r18, 0x00	; 0
     b94:	38 40       	sbci	r19, 0x08	; 8
     b96:	19 f4       	brne	.+6      	; 0xb9e <proc_pkt+0x38>
      return PBPROTO_STATUS_OK;
    }
  }

  // send packet via pio
  pio_util_send_packet(uwSize);
     b98:	ce 01       	movw	r24, r28
     b9a:	0e 94 d7 0e 	call	0x1dae	; 0x1dae <pio_util_send_packet>

  return PBPROTO_STATUS_OK;
}
     b9e:	81 e0       	ldi	r24, 0x01	; 1
     ba0:	df 91       	pop	r29
     ba2:	cf 91       	pop	r28
     ba4:	08 95       	ret

00000ba6 <cmd_quit>:
#include "stats.h"

COMMAND(cmd_quit)
{
  return CMD_QUIT;
}
     ba6:	81 e0       	ldi	r24, 0x01	; 1
     ba8:	08 95       	ret

00000baa <cmd_device_reset>:

COMMAND(cmd_device_reset)
{
  return CMD_RESET;
}
     baa:	82 e0       	ldi	r24, 0x02	; 2
     bac:	08 95       	ret

00000bae <cmd_version>:

COMMAND(cmd_version)
{
	// NOTE: UART - VERSION BUILD_DATE\r\n
  return CMD_OK;
}
     bae:	80 e0       	ldi	r24, 0x00	; 0
     bb0:	08 95       	ret

00000bb2 <cmd_param_ip_addr>:
    return CMD_PARSE_ERROR;
  }
}

COMMAND(cmd_param_ip_addr)
{
     bb2:	df 93       	push	r29
     bb4:	cf 93       	push	r28
     bb6:	00 d0       	rcall	.+0      	; 0xbb8 <cmd_param_ip_addr+0x6>
     bb8:	00 d0       	rcall	.+0      	; 0xbba <cmd_param_ip_addr+0x8>
     bba:	cd b7       	in	r28, 0x3d	; 61
     bbc:	de b7       	in	r29, 0x3e	; 62
     bbe:	fb 01       	movw	r30, r22
  uint8_t ip[4];

  if(net_parse_ip((char*)argv[1], ip)) {
     bc0:	82 81       	ldd	r24, Z+2	; 0x02
     bc2:	93 81       	ldd	r25, Z+3	; 0x03
     bc4:	be 01       	movw	r22, r28
     bc6:	6f 5f       	subi	r22, 0xFF	; 255
     bc8:	7f 4f       	sbci	r23, 0xFF	; 255
     bca:	0e 94 cf 08 	call	0x119e	; 0x119e <net_parse_ip>
     bce:	88 23       	and	r24, r24
     bd0:	11 f4       	brne	.+4      	; 0xbd6 <cmd_param_ip_addr+0x24>
     bd2:	81 e1       	ldi	r24, 0x11	; 17
     bd4:	07 c0       	rjmp	.+14     	; 0xbe4 <cmd_param_ip_addr+0x32>
    net_copy_ip(ip, param.test_ip);
     bd6:	ce 01       	movw	r24, r28
     bd8:	01 96       	adiw	r24, 0x01	; 1
     bda:	68 e6       	ldi	r22, 0x68	; 104
     bdc:	71 e0       	ldi	r23, 0x01	; 1
     bde:	0e 94 ea 07 	call	0xfd4	; 0xfd4 <net_copy_ip>
     be2:	80 e0       	ldi	r24, 0x00	; 0
    return CMD_OK;
  } else {
    return CMD_PARSE_ERROR;
  }
}
     be4:	0f 90       	pop	r0
     be6:	0f 90       	pop	r0
     be8:	0f 90       	pop	r0
     bea:	0f 90       	pop	r0
     bec:	cf 91       	pop	r28
     bee:	df 91       	pop	r29
     bf0:	08 95       	ret

00000bf2 <cmd_param_word>:
  }
  return result;
}

COMMAND(cmd_param_word)
{
     bf2:	0f 93       	push	r16
     bf4:	1f 93       	push	r17
     bf6:	df 93       	push	r29
     bf8:	cf 93       	push	r28
     bfa:	00 d0       	rcall	.+0      	; 0xbfc <cmd_param_word+0xa>
     bfc:	cd b7       	in	r28, 0x3d	; 61
     bfe:	de b7       	in	r29, 0x3e	; 62
     c00:	28 2f       	mov	r18, r24
     c02:	db 01       	movw	r26, r22
  uint8_t group = argv[0][0];
     c04:	ed 91       	ld	r30, X+
     c06:	fc 91       	ld	r31, X
     c08:	11 97       	sbiw	r26, 0x01	; 1
  uint8_t type = argv[0][1];
     c0a:	91 81       	ldd	r25, Z+1	; 0x01
  uint16_t *val = 0;

  if(group == 't') {
     c0c:	80 81       	ld	r24, Z
     c0e:	84 37       	cpi	r24, 0x74	; 116
     c10:	19 f5       	brne	.+70     	; 0xc58 <cmd_param_word+0x66>
    switch(type) {
     c12:	90 37       	cpi	r25, 0x70	; 112
     c14:	59 f0       	breq	.+22     	; 0xc2c <cmd_param_word+0x3a>
     c16:	94 37       	cpi	r25, 0x74	; 116
     c18:	19 f0       	breq	.+6      	; 0xc20 <cmd_param_word+0x2e>
     c1a:	9c 36       	cpi	r25, 0x6C	; 108
     c1c:	e9 f4       	brne	.+58     	; 0xc58 <cmd_param_word+0x66>
     c1e:	03 c0       	rjmp	.+6      	; 0xc26 <cmd_param_word+0x34>
     c20:	06 e6       	ldi	r16, 0x66	; 102
     c22:	11 e0       	ldi	r17, 0x01	; 1
     c24:	05 c0       	rjmp	.+10     	; 0xc30 <cmd_param_word+0x3e>
     c26:	04 e6       	ldi	r16, 0x64	; 100
     c28:	11 e0       	ldi	r17, 0x01	; 1
     c2a:	02 c0       	rjmp	.+4      	; 0xc30 <cmd_param_word+0x3e>
     c2c:	0c e6       	ldi	r16, 0x6C	; 108
     c2e:	11 e0       	ldi	r17, 0x01	; 1
  }
  else {
    return CMD_PARSE_ERROR;
  }

  if(argc == 1) {
     c30:	21 30       	cpi	r18, 0x01	; 1
     c32:	91 f0       	breq	.+36     	; 0xc58 <cmd_param_word+0x66>
    return CMD_PARSE_ERROR;
  } else {
    uint16_t new_val;
    if(utilParseWordHex((char*)argv[1],&new_val)) {
     c34:	12 96       	adiw	r26, 0x02	; 2
     c36:	8d 91       	ld	r24, X+
     c38:	9c 91       	ld	r25, X
     c3a:	13 97       	sbiw	r26, 0x03	; 3
     c3c:	be 01       	movw	r22, r28
     c3e:	6f 5f       	subi	r22, 0xFF	; 255
     c40:	7f 4f       	sbci	r23, 0xFF	; 255
     c42:	0e 94 a0 03 	call	0x740	; 0x740 <utilParseWordHex>
     c46:	88 23       	and	r24, r24
     c48:	39 f0       	breq	.+14     	; 0xc58 <cmd_param_word+0x66>
      *val = new_val;
     c4a:	89 81       	ldd	r24, Y+1	; 0x01
     c4c:	9a 81       	ldd	r25, Y+2	; 0x02
     c4e:	f8 01       	movw	r30, r16
     c50:	91 83       	std	Z+1, r25	; 0x01
     c52:	80 83       	st	Z, r24
     c54:	80 e0       	ldi	r24, 0x00	; 0
     c56:	01 c0       	rjmp	.+2      	; 0xc5a <cmd_param_word+0x68>
    } else {
      return CMD_PARSE_ERROR;
    }
  }
  return CMD_OK;
     c58:	81 e1       	ldi	r24, 0x11	; 17
}
     c5a:	0f 90       	pop	r0
     c5c:	0f 90       	pop	r0
     c5e:	cf 91       	pop	r28
     c60:	df 91       	pop	r29
     c62:	1f 91       	pop	r17
     c64:	0f 91       	pop	r16
     c66:	08 95       	ret

00000c68 <cmd_param_toggle>:
  param_reset();
  return CMD_OK;
}

COMMAND(cmd_param_toggle)
{
     c68:	ef 92       	push	r14
     c6a:	ff 92       	push	r15
     c6c:	1f 93       	push	r17
     c6e:	df 93       	push	r29
     c70:	cf 93       	push	r28
     c72:	0f 92       	push	r0
     c74:	cd b7       	in	r28, 0x3d	; 61
     c76:	de b7       	in	r29, 0x3e	; 62
     c78:	db 01       	movw	r26, r22
  uint8_t group = argv[0][0];
     c7a:	ed 91       	ld	r30, X+
     c7c:	fc 91       	ld	r31, X
     c7e:	11 97       	sbiw	r26, 0x01	; 1
     c80:	90 81       	ld	r25, Z
  uint8_t type = argv[0][1];
     c82:	21 81       	ldd	r18, Z+1	; 0x01
  uint8_t *val = 0;
  uint8_t result = CMD_OK;

  if(group == 't') {
     c84:	94 37       	cpi	r25, 0x74	; 116
     c86:	41 f4       	brne	.+16     	; 0xc98 <cmd_param_toggle+0x30>
    switch(type) {
     c88:	2d 36       	cpi	r18, 0x6D	; 109
     c8a:	71 f5       	brne	.+92     	; 0xce8 <cmd_param_toggle+0x80>
     c8c:	ee e6       	ldi	r30, 0x6E	; 110
     c8e:	f1 e0       	ldi	r31, 0x01	; 1
     c90:	90 81       	ld	r25, Z
     c92:	7f 01       	movw	r14, r30
     c94:	10 e0       	ldi	r17, 0x00	; 0
     c96:	11 c0       	rjmp	.+34     	; 0xcba <cmd_param_toggle+0x52>
      case 'm': val = &param.test_mode; break;
      default: return CMD_PARSE_ERROR;
    }
  }
  else if(group == 'f') {
     c98:	96 36       	cpi	r25, 0x66	; 102
     c9a:	31 f5       	brne	.+76     	; 0xce8 <cmd_param_toggle+0x80>
    switch(type) {
     c9c:	23 36       	cpi	r18, 0x63	; 99
     c9e:	41 f0       	breq	.+16     	; 0xcb0 <cmd_param_toggle+0x48>
     ca0:	24 36       	cpi	r18, 0x64	; 100
     ca2:	11 f5       	brne	.+68     	; 0xce8 <cmd_param_toggle+0x80>
     ca4:	e3 e6       	ldi	r30, 0x63	; 99
     ca6:	f1 e0       	ldi	r31, 0x01	; 1
     ca8:	90 81       	ld	r25, Z
     caa:	7f 01       	movw	r14, r30
     cac:	13 e0       	ldi	r17, 0x03	; 3
     cae:	05 c0       	rjmp	.+10     	; 0xcba <cmd_param_toggle+0x52>
     cb0:	e2 e6       	ldi	r30, 0x62	; 98
     cb2:	f1 e0       	ldi	r31, 0x01	; 1
     cb4:	90 81       	ld	r25, Z
     cb6:	7f 01       	movw	r14, r30
     cb8:	13 e0       	ldi	r17, 0x03	; 3
  }
  else {
    return CMD_PARSE_ERROR;
  }

  if(argc == 1) {
     cba:	81 30       	cpi	r24, 0x01	; 1
     cbc:	31 f4       	brne	.+12     	; 0xcca <cmd_param_toggle+0x62>
    // toggle value if no argument is given
    *val = *val ? 0 : 1;
     cbe:	f7 01       	movw	r30, r14
     cc0:	10 82       	st	Z, r1
     cc2:	99 23       	and	r25, r25
     cc4:	91 f4       	brne	.+36     	; 0xcea <cmd_param_toggle+0x82>
     cc6:	80 83       	st	Z, r24
     cc8:	10 c0       	rjmp	.+32     	; 0xcea <cmd_param_toggle+0x82>
  } else {
    uint8_t new_val;
    if(utilParseByteHex((char*)argv[1],&new_val)) {
     cca:	12 96       	adiw	r26, 0x02	; 2
     ccc:	8d 91       	ld	r24, X+
     cce:	9c 91       	ld	r25, X
     cd0:	13 97       	sbiw	r26, 0x03	; 3
     cd2:	be 01       	movw	r22, r28
     cd4:	6f 5f       	subi	r22, 0xFF	; 255
     cd6:	7f 4f       	sbci	r23, 0xFF	; 255
     cd8:	0e 94 71 03 	call	0x6e2	; 0x6e2 <utilParseByteHex>
     cdc:	88 23       	and	r24, r24
     cde:	21 f0       	breq	.+8      	; 0xce8 <cmd_param_toggle+0x80>
      *val = new_val;
     ce0:	89 81       	ldd	r24, Y+1	; 0x01
     ce2:	f7 01       	movw	r30, r14
     ce4:	80 83       	st	Z, r24
     ce6:	01 c0       	rjmp	.+2      	; 0xcea <cmd_param_toggle+0x82>
     ce8:	11 e1       	ldi	r17, 0x11	; 17
    } else {
      return CMD_PARSE_ERROR;
    }
  }
  return result;
}
     cea:	81 2f       	mov	r24, r17
     cec:	0f 90       	pop	r0
     cee:	cf 91       	pop	r28
     cf0:	df 91       	pop	r29
     cf2:	1f 91       	pop	r17
     cf4:	ff 90       	pop	r15
     cf6:	ef 90       	pop	r14
     cf8:	08 95       	ret

00000cfa <cmd_param_mac_addr>:
  }
  return CMD_OK;
}

COMMAND(cmd_param_mac_addr)
{
     cfa:	df 93       	push	r29
     cfc:	cf 93       	push	r28
     cfe:	00 d0       	rcall	.+0      	; 0xd00 <cmd_param_mac_addr+0x6>
     d00:	00 d0       	rcall	.+0      	; 0xd02 <cmd_param_mac_addr+0x8>
     d02:	00 d0       	rcall	.+0      	; 0xd04 <cmd_param_mac_addr+0xa>
     d04:	cd b7       	in	r28, 0x3d	; 61
     d06:	de b7       	in	r29, 0x3e	; 62
     d08:	fb 01       	movw	r30, r22
  uint8_t mac[6];

  if(net_parse_mac((char*)argv[1], mac)) {
     d0a:	82 81       	ldd	r24, Z+2	; 0x02
     d0c:	93 81       	ldd	r25, Z+3	; 0x03
     d0e:	be 01       	movw	r22, r28
     d10:	6f 5f       	subi	r22, 0xFF	; 255
     d12:	7f 4f       	sbci	r23, 0xFF	; 255
     d14:	0e 94 96 08 	call	0x112c	; 0x112c <net_parse_mac>
     d18:	88 23       	and	r24, r24
     d1a:	11 f4       	brne	.+4      	; 0xd20 <cmd_param_mac_addr+0x26>
     d1c:	81 e1       	ldi	r24, 0x11	; 17
     d1e:	07 c0       	rjmp	.+14     	; 0xd2e <cmd_param_mac_addr+0x34>
    net_copy_mac(mac, param.mac_addr);
     d20:	ce 01       	movw	r24, r28
     d22:	01 96       	adiw	r24, 0x01	; 1
     d24:	6c e5       	ldi	r22, 0x5C	; 92
     d26:	71 e0       	ldi	r23, 0x01	; 1
     d28:	0e 94 db 07 	call	0xfb6	; 0xfb6 <net_copy_mac>
     d2c:	80 e0       	ldi	r24, 0x00	; 0
    return CMD_OK;
  } else {
    return CMD_PARSE_ERROR;
  }
}
     d2e:	26 96       	adiw	r28, 0x06	; 6
     d30:	0f b6       	in	r0, 0x3f	; 63
     d32:	f8 94       	cli
     d34:	de bf       	out	0x3e, r29	; 62
     d36:	0f be       	out	0x3f, r0	; 63
     d38:	cd bf       	out	0x3d, r28	; 61
     d3a:	cf 91       	pop	r28
     d3c:	df 91       	pop	r29
     d3e:	08 95       	ret

00000d40 <cmd_stats_reset>:
  return CMD_OK;
}

COMMAND(cmd_stats_reset)
{
  stats_reset();
     d40:	0e 94 73 12 	call	0x24e6	; 0x24e6 <stats_reset>
  return CMD_OK;
}
     d44:	80 e0       	ldi	r24, 0x00	; 0
     d46:	08 95       	ret

00000d48 <cmd_stats_dump>:
  }
}

COMMAND(cmd_stats_dump)
{
  stats_dump_all();
     d48:	0e 94 b1 12 	call	0x2562	; 0x2562 <stats_dump_all>
  return CMD_OK;
}
     d4c:	80 e0       	ldi	r24, 0x00	; 0
     d4e:	08 95       	ret

00000d50 <cmd_param_reset>:
  }
}

COMMAND(cmd_param_reset)
{
  param_reset();
     d50:	0e 94 50 09 	call	0x12a0	; 0x12a0 <param_reset>
  return CMD_OK;
}
     d54:	80 e0       	ldi	r24, 0x00	; 0
     d56:	08 95       	ret

00000d58 <cmd_param_load>:
  }
}

COMMAND(cmd_param_load)
{
  uint8_t result = param_load();
     d58:	0e 94 5f 09 	call	0x12be	; 0x12be <param_load>
  if(result == PARAM_OK) {
     d5c:	81 11       	cpse	r24, r1
    return CMD_OK;
  } else {
    return CMD_MASK_ERROR | result;
     d5e:	80 62       	ori	r24, 0x20	; 32
  }
}
     d60:	08 95       	ret

00000d62 <cmd_param_save>:
  return CMD_OK;
}

COMMAND(cmd_param_save)
{
  uint8_t result = param_save();
     d62:	0e 94 90 09 	call	0x1320	; 0x1320 <param_save>
  if(result == PARAM_OK) {
     d66:	81 11       	cpse	r24, r1
    return CMD_OK;
  } else {
    return CMD_MASK_ERROR | result;
     d68:	80 62       	ori	r24, 0x20	; 32
  }
}
     d6a:	08 95       	ret

00000d6c <cmd_param_dump>:
  return CMD_OK;
}

COMMAND(cmd_param_dump)
{
  param_dump();
     d6c:	0e 94 2a 09 	call	0x1254	; 0x1254 <param_dump>
  return CMD_OK;
}
     d70:	80 e0       	ldi	r24, 0x00	; 0
     d72:	08 95       	ret

00000d74 <cmd_enter_pb_test_mode>:
  stats_reset();
}

COMMAND_KEY(cmd_enter_pb_test_mode)
{
  run_mode = RUN_MODE_PB_TEST;
     d74:	82 e0       	ldi	r24, 0x02	; 2
     d76:	80 93 42 01 	sts	0x0142, r24
}
     d7a:	08 95       	ret

00000d7c <cmd_enter_pio_test_mode>:

COMMAND_KEY(cmd_enter_pio_test_mode)
{
  run_mode = RUN_MODE_PIO_TEST;
     d7c:	83 e0       	ldi	r24, 0x03	; 3
     d7e:	80 93 42 01 	sts	0x0142, r24
}
     d82:	08 95       	ret

00000d84 <cmd_enter_bridge_mode>:

COMMAND_KEY(cmd_enter_bridge_mode)
{
  run_mode = RUN_MODE_BRIDGE;
     d84:	10 92 42 01 	sts	0x0142, r1
}
     d88:	08 95       	ret

00000d8a <cmd_enter_bridge_test_mode>:

COMMAND_KEY(cmd_enter_bridge_test_mode)
{
  run_mode = RUN_MODE_BRIDGE_TEST;
     d8a:	81 e0       	ldi	r24, 0x01	; 1
     d8c:	80 93 42 01 	sts	0x0142, r24
}
     d90:	08 95       	ret

00000d92 <cmd_toggle_verbose>:
  pb_test_toggle_auto();
}

COMMAND_KEY(cmd_toggle_verbose)
{
  global_verbose = !global_verbose;
     d92:	90 e0       	ldi	r25, 0x00	; 0
     d94:	80 91 43 01 	lds	r24, 0x0143
     d98:	88 23       	and	r24, r24
     d9a:	09 f4       	brne	.+2      	; 0xd9e <cmd_toggle_verbose+0xc>
     d9c:	91 e0       	ldi	r25, 0x01	; 1
     d9e:	90 93 43 01 	sts	0x0143, r25
  // NOTE: UART - VERBOSE: global_verbose ? "ON\r\n" : "OFF\r\n"
}
     da2:	08 95       	ret

00000da4 <cmd_toggle_auto_mode>:
  pb_test_send_packet(1);
}

COMMAND_KEY(cmd_toggle_auto_mode)
{
  pb_test_toggle_auto();
     da4:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <pb_test_toggle_auto>
}
     da8:	08 95       	ret

00000daa <cmd_send_test_packet_silent>:
  pb_test_send_packet(0);
}

COMMAND_KEY(cmd_send_test_packet_silent)
{
  pb_test_send_packet(1);
     daa:	81 e0       	ldi	r24, 0x01	; 1
     dac:	0e 94 14 0d 	call	0x1a28	; 0x1a28 <pb_test_send_packet>
}
     db0:	08 95       	ret

00000db2 <cmd_send_test_packet>:
  run_mode = RUN_MODE_BRIDGE_TEST;
}

COMMAND_KEY(cmd_send_test_packet)
{
  pb_test_send_packet(0);
     db2:	80 e0       	ldi	r24, 0x00	; 0
     db4:	0e 94 14 0d 	call	0x1a28	; 0x1a28 <pb_test_send_packet>
}
     db8:	08 95       	ret

00000dba <cmd_reset_stats>:
  stats_dump_all();
}

COMMAND_KEY(cmd_reset_stats)
{
  stats_reset();
     dba:	0e 94 73 12 	call	0x24e6	; 0x24e6 <stats_reset>
}
     dbe:	08 95       	ret

00000dc0 <cmd_dump_stats>:
#include "main.h"
#include "base/uartutil.h"

COMMAND_KEY(cmd_dump_stats)
{
  stats_dump_all();
     dc0:	0e 94 b1 12 	call	0x2562	; 0x2562 <stats_dump_all>
}
     dc4:	08 95       	ret

00000dc6 <dump_eth_pkt>:
void dump_eth_pkt(const uint8_t *eth_buf, uint16_t size)
{
  uint8_t buf[4];

  // NOTE: UART - [dword_to_dec(size), hex_word(eth_get_pkt_type(eth_buf)), eth_get_src_mac(eth_buf) > eth_get_tgt_mac(eth_buf)]
}
     dc6:	08 95       	ret

00000dc8 <dump_ip_pkt>:
		// NOTE: UART - , hex_word(proto)
  }

  // src/tgt ip
  // NOTE: UART - , net_dump_ip(ip_get_src_ip(ip_buf)) > net_dump_ip(ip_get_tgt_ip(ip_buf)) ]
}
     dc8:	08 95       	ret

00000dca <dump_pb_cmd>:
  if(!ps->is_send) {
		// NOTE: UART - +req= uart_send_delta(ps->recv_delta);
  }

  // NOTE: UART - \r\n
}
     dca:	08 95       	ret

00000dcc <dump_arp_pkt>:

extern uint8_t arp_is_ipv4(const uint8_t *buf, uint16_t len);
extern void arp_make_reply(uint8_t *buf, const uint8_t *my_mac, const uint8_t *my_ip);

/* getter */
inline uint16_t arp_get_op(const uint8_t *buf) { return net_get_word(buf + ARP_OFF_OP); }
     dcc:	06 96       	adiw	r24, 0x06	; 6
     dce:	0e 94 fb 07 	call	0xff6	; 0xff6 <net_get_word>
		// NOTE: UART - hex_word(op)
  }

  // src-tgt pair
  // NOTE: UART - ,(net_dump_mac(arp_get_src_mac(arp_buf)), net_dump_ip(arp_get_src_ip(arp_buf))) > (net_dump_mac(arp_get_tgt_mac(arp_buf)) , net_dump_ip(arp_get_tgt_ip(arp_buf)))]
}
     dd2:	08 95       	ret

00000dd4 <dump_ip_protocol>:
		// NOTE: UART - hex_word(port)
  }
}

extern void dump_ip_protocol(const uint8_t *ip_buf)
{
     dd4:	1f 93       	push	r17
     dd6:	cf 93       	push	r28
     dd8:	df 93       	push	r29
     dda:	fc 01       	movw	r30, r24
  const uint8_t *proto_buf = ip_buf + ip_get_hdr_length(ip_buf);
     ddc:	80 81       	ld	r24, Z
     dde:	88 0f       	add	r24, r24
     de0:	88 0f       	add	r24, r24
     de2:	8c 73       	andi	r24, 0x3C	; 60
     de4:	ef 01       	movw	r28, r30
     de6:	c8 0f       	add	r28, r24
     de8:	d1 1d       	adc	r29, r1

inline const uint8_t *ip_get_src_ip(const uint8_t *buf) { return buf + 12; }
inline const uint8_t *ip_get_tgt_ip(const uint8_t *buf) { return buf + 16; }
inline uint16_t ip_get_total_length(const uint8_t *buf) { return (uint16_t)buf[2] << 8 | (uint16_t)buf[3]; }
inline uint8_t ip_get_hdr_length(const uint8_t *buf) { return (buf[0] & 0xf) * 4; }
inline uint8_t ip_get_protocol(const uint8_t *buf) { return buf[9]; }
     dea:	81 85       	ldd	r24, Z+9	; 0x09
  uint8_t proto = ip_get_protocol(ip_buf);
  if(proto == IP_PROTOCOL_UDP) {
     dec:	81 31       	cpi	r24, 0x11	; 17
     dee:	41 f4       	brne	.+16     	; 0xe00 <dump_ip_protocol+0x2c>
#define UDP_LENGTH_OFF    4
#define UDP_CHECKSUM_OFF  6
#define UDP_DATA_OFF      8

inline const uint8_t *udp_get_data_ptr(const uint8_t *udp_buf) { return udp_buf + UDP_DATA_OFF; }
inline uint16_t  udp_get_src_port(const uint8_t *udp_buf) { return net_get_word(udp_buf + UDP_SRC_PORT_OFF); }
     df0:	ce 01       	movw	r24, r28
     df2:	0e 94 fb 07 	call	0xff6	; 0xff6 <net_get_word>
inline uint16_t  udp_get_tgt_port(const uint8_t *udp_buf) { return net_get_word(udp_buf + UDP_TGT_PORT_OFF); }
     df6:	ce 01       	movw	r24, r28
     df8:	02 96       	adiw	r24, 0x02	; 2
     dfa:	0e 94 fb 07 	call	0xff6	; 0xff6 <net_get_word>
     dfe:	18 c0       	rjmp	.+48     	; 0xe30 <dump_ip_protocol+0x5c>
		// NOTE: UART - [UDP:
    uint16_t src_port = udp_get_src_port(proto_buf);
    uint16_t tgt_port = udp_get_tgt_port(proto_buf);
    // NOTE: UART - src_port > tgt_port]
  }
  else if(proto == IP_PROTOCOL_TCP) {
     e00:	86 30       	cpi	r24, 0x06	; 6
     e02:	b1 f4       	brne	.+44     	; 0xe30 <dump_ip_protocol+0x5c>
#define TCP_FLAGS_ECE     0x040
#define TCP_FLAGS_CWR     0x080
#define TCP_FLAGS_NS      0x100

inline const uint8_t *tcp_get_data_ptr(const uint8_t *tcp_buf) { return tcp_buf + (tcp_buf[TCP_DATA_SIZE_OFF] >> 4) * 4; }
inline uint16_t  tcp_get_src_port(const uint8_t *tcp_buf) { return net_get_word(tcp_buf + TCP_SRC_PORT_OFF); }
     e04:	ce 01       	movw	r24, r28
     e06:	0e 94 fb 07 	call	0xff6	; 0xff6 <net_get_word>
inline uint16_t  tcp_get_tgt_port(const uint8_t *tcp_buf) { return net_get_word(tcp_buf + TCP_TGT_PORT_OFF); }
     e0a:	ce 01       	movw	r24, r28
     e0c:	02 96       	adiw	r24, 0x02	; 2
     e0e:	0e 94 fb 07 	call	0xff6	; 0xff6 <net_get_word>
inline uint32_t  tcp_get_seq_num(const uint8_t *tcp_buf) { return net_get_long(tcp_buf + TCP_SEQ_NUM_OFF); }
inline uint32_t  tcp_get_ack_num(const uint8_t *tcp_buf) { return net_get_long(tcp_buf + TCP_ACK_NUM_OFF); }
inline uint16_t  tcp_get_flags(const uint8_t *tcp_buf) { return net_get_word(tcp_buf + TCP_FLAGS_OFF) & 0x1ff; }
     e12:	ce 01       	movw	r24, r28
     e14:	0c 96       	adiw	r24, 0x0c	; 12
     e16:	0e 94 fb 07 	call	0xff6	; 0xff6 <net_get_word>
     e1a:	18 2f       	mov	r17, r24
#define TCP_FLAGS_NS      0x100

inline const uint8_t *tcp_get_data_ptr(const uint8_t *tcp_buf) { return tcp_buf + (tcp_buf[TCP_DATA_SIZE_OFF] >> 4) * 4; }
inline uint16_t  tcp_get_src_port(const uint8_t *tcp_buf) { return net_get_word(tcp_buf + TCP_SRC_PORT_OFF); }
inline uint16_t  tcp_get_tgt_port(const uint8_t *tcp_buf) { return net_get_word(tcp_buf + TCP_TGT_PORT_OFF); }
inline uint32_t  tcp_get_seq_num(const uint8_t *tcp_buf) { return net_get_long(tcp_buf + TCP_SEQ_NUM_OFF); }
     e1c:	ce 01       	movw	r24, r28
     e1e:	04 96       	adiw	r24, 0x04	; 4
     e20:	0e 94 09 08 	call	0x1012	; 0x1012 <net_get_long>
		// NOTE: UART - ,flags= hex_word(flags)

    uint32_t seq = tcp_get_seq_num(proto_buf);
    // NOTE: UART - ,seq= hex_word(seq)

    if(flags & TCP_FLAGS_ACK) {
     e24:	14 ff       	sbrs	r17, 4
     e26:	04 c0       	rjmp	.+8      	; 0xe30 <dump_ip_protocol+0x5c>
inline uint32_t  tcp_get_ack_num(const uint8_t *tcp_buf) { return net_get_long(tcp_buf + TCP_ACK_NUM_OFF); }
     e28:	ce 01       	movw	r24, r28
     e2a:	08 96       	adiw	r24, 0x08	; 8
     e2c:	0e 94 09 08 	call	0x1012	; 0x1012 <net_get_long>
      // NOTE: UART - ,ack= hex_word(ack)
    }

    // NOTE: UART - ]
  }
}
     e30:	df 91       	pop	r29
     e32:	cf 91       	pop	r28
     e34:	1f 91       	pop	r17
     e36:	08 95       	ret

00000e38 <dump_line>:

extern void dump_line(const uint8_t *eth_buf, uint16_t size)
{
     e38:	cf 93       	push	r28
     e3a:	df 93       	push	r29
  dump_eth_pkt(eth_buf, size);

  const uint8_t *ip_buf = eth_buf + ETH_HDR_SIZE;
     e3c:	ec 01       	movw	r28, r24
     e3e:	2e 96       	adiw	r28, 0x0e	; 14
 * Returns EtherType field value in given eth frame.
 * @param pkt Pointer to eth frame.
 * @return 2-byte EtherType field value.
 */
inline uint16_t eth_get_pkt_type(const uint8_t *pkt) {
	return net_get_word(pkt + ETH_OFF_TYPE);
     e40:	0c 96       	adiw	r24, 0x0c	; 12
     e42:	0e 94 fb 07 	call	0xff6	; 0xff6 <net_get_word>
  uint16_t type = eth_get_pkt_type(eth_buf);
  if(type == ETH_TYPE_ARP) {
     e46:	28 e0       	ldi	r18, 0x08	; 8
     e48:	86 30       	cpi	r24, 0x06	; 6
     e4a:	92 07       	cpc	r25, r18
     e4c:	21 f4       	brne	.+8      	; 0xe56 <dump_line+0x1e>
    dump_arp_pkt(ip_buf);
     e4e:	ce 01       	movw	r24, r28
     e50:	0e 94 e6 06 	call	0xdcc	; 0xdcc <dump_arp_pkt>
     e54:	06 c0       	rjmp	.+12     	; 0xe62 <dump_line+0x2a>
  } else if(type == ETH_TYPE_IPV4) {
     e56:	80 50       	subi	r24, 0x00	; 0
     e58:	98 40       	sbci	r25, 0x08	; 8
     e5a:	19 f4       	brne	.+6      	; 0xe62 <dump_line+0x2a>
    dump_ip_pkt(ip_buf);
    dump_ip_protocol(ip_buf);
     e5c:	ce 01       	movw	r24, r28
     e5e:	0e 94 ea 06 	call	0xdd4	; 0xdd4 <dump_ip_protocol>
  }
}
     e62:	df 91       	pop	r29
     e64:	cf 91       	pop	r28
     e66:	08 95       	ret

00000e68 <main>:
 * 	NAck:    output, default: 1
 */
static void init_hw(void)
{
	// Disable watchdog
	wdt_disable();
     e68:	88 e1       	ldi	r24, 0x18	; 24
     e6a:	0f b6       	in	r0, 0x3f	; 63
     e6c:	f8 94       	cli
     e6e:	80 93 60 00 	sts	0x0060, r24
     e72:	10 92 60 00 	sts	0x0060, r1
     e76:	0f be       	out	0x3f, r0	; 63
	sei();
     e78:	78 94       	sei

	// Setup timers
	timerInit();
     e7a:	0e 94 f6 01 	call	0x3ec	; 0x3ec <timerInit>

	// Zero DDR and PORT status
  PAR_STATUS_DDR &= ~PAR_STATUS_MASK;
     e7e:	a7 e2       	ldi	r26, 0x27	; 39
     e80:	b0 e0       	ldi	r27, 0x00	; 0
     e82:	8c 91       	ld	r24, X
     e84:	80 7e       	andi	r24, 0xE0	; 224
     e86:	8c 93       	st	X, r24
  PAR_STATUS_PORT &= ~PAR_STATUS_MASK;
     e88:	e8 e2       	ldi	r30, 0x28	; 40
     e8a:	f0 e0       	ldi	r31, 0x00	; 0
     e8c:	80 81       	ld	r24, Z
     e8e:	80 7e       	andi	r24, 0xE0	; 224
     e90:	80 83       	st	Z, r24

  // Set them correctly
  PAR_STATUS_DDR |= BUSY | NACK;
     e92:	8c 91       	ld	r24, X
     e94:	86 60       	ori	r24, 0x06	; 6
     e96:	8c 93       	st	X, r24
  PAR_STATUS_PORT |= NSTROBE | SEL | POUT | NACK;
     e98:	80 81       	ld	r24, Z
     e9a:	8b 61       	ori	r24, 0x1B	; 27
     e9c:	80 83       	st	Z, r24

  PAR_DATA_DDR = 0xFF;
     e9e:	8f ef       	ldi	r24, 0xFF	; 255
     ea0:	8a b9       	out	0x0a, r24	; 10

	// Send welcome message
	// NOTE: UART - \r\nWelcome to plipbox " VERSION " " BUILD_DATE "\r\n

	// Load & display parameters (config)
	param_init();
     ea2:	0e 94 89 09 	call	0x1312	; 0x1312 <param_init>
	param_dump();
     ea6:	0e 94 2a 09 	call	0x1254	; 0x1254 <param_dump>
	#endif

	// Enter main loop depending on current run mode
	uint8_t result = CMD_WORKER_IDLE;
	while(result != CMD_WORKER_RESET)
		switch(run_mode) {
     eaa:	80 91 42 01 	lds	r24, 0x0142
     eae:	82 30       	cpi	r24, 0x02	; 2
     eb0:	29 f0       	breq	.+10     	; 0xebc <main+0x54>
     eb2:	83 30       	cpi	r24, 0x03	; 3
     eb4:	31 f0       	breq	.+12     	; 0xec2 <main+0x5a>
     eb6:	81 30       	cpi	r24, 0x01	; 1
     eb8:	51 f4       	brne	.+20     	; 0xece <main+0x66>
     eba:	06 c0       	rjmp	.+12     	; 0xec8 <main+0x60>
			case RUN_MODE_PB_TEST:
				result = pb_test_loop();
     ebc:	0e 94 29 0d 	call	0x1a52	; 0x1a52 <pb_test_loop>
     ec0:	08 c0       	rjmp	.+16     	; 0xed2 <main+0x6a>
				break;
			case RUN_MODE_PIO_TEST:
				result = pio_test_loop();
     ec2:	0e 94 10 0e 	call	0x1c20	; 0x1c20 <pio_test_loop>
     ec6:	05 c0       	rjmp	.+10     	; 0xed2 <main+0x6a>
				break;
			case RUN_MODE_BRIDGE_TEST:
				result = bridge_test_loop();
     ec8:	0e 94 4e 05 	call	0xa9c	; 0xa9c <bridge_test_loop>
     ecc:	02 c0       	rjmp	.+4      	; 0xed2 <main+0x6a>
				break;
			case RUN_MODE_BRIDGE:
			default:
				result = bridge_loop();
     ece:	0e 94 68 04 	call	0x8d0	; 0x8d0 <bridge_loop>
		uart_send_free_stack();
	#endif

	// Enter main loop depending on current run mode
	uint8_t result = CMD_WORKER_IDLE;
	while(result != CMD_WORKER_RESET)
     ed2:	82 30       	cpi	r24, 0x02	; 2
     ed4:	51 f7       	brne	.-44     	; 0xeaa <main+0x42>
				break;
		}

	// Wait a bit and do a reset
	// TODO(KaiN#1): Is delay really required?
	timerDelay10ms(10);
     ed6:	8a e0       	ldi	r24, 0x0A	; 10
     ed8:	90 e0       	ldi	r25, 0x00	; 0
     eda:	0e 94 6d 02 	call	0x4da	; 0x4da <timerDelay10ms>
	utilReset();
     ede:	0e 94 52 04 	call	0x8a4	; 0x8a4 <utilReset>

  return 0;
}
     ee2:	80 e0       	ldi	r24, 0x00	; 0
     ee4:	90 e0       	ldi	r25, 0x00	; 0
     ee6:	08 95       	ret

00000ee8 <arp_make_reply>:

  return (hw_type == 1) && (pt_type == 0x800) && (hw_size == 6) && (pt_size == 4);
}

void arp_make_reply(uint8_t *buf, const uint8_t *my_mac, const uint8_t *my_ip)
{
     ee8:	8f 92       	push	r8
     eea:	9f 92       	push	r9
     eec:	af 92       	push	r10
     eee:	bf 92       	push	r11
     ef0:	cf 92       	push	r12
     ef2:	df 92       	push	r13
     ef4:	ef 92       	push	r14
     ef6:	ff 92       	push	r15
     ef8:	0f 93       	push	r16
     efa:	1f 93       	push	r17
     efc:	8c 01       	movw	r16, r24
     efe:	5b 01       	movw	r10, r22
     f00:	4a 01       	movw	r8, r20
	// make a reply
	net_put_word(buf + ARP_OFF_OP, ARP_REPLY);
     f02:	06 96       	adiw	r24, 0x06	; 6
     f04:	62 e0       	ldi	r22, 0x02	; 2
     f06:	70 e0       	ldi	r23, 0x00	; 0
     f08:	0e 94 05 08 	call	0x100a	; 0x100a <net_put_word>
	net_copy_mac(buf + ARP_OFF_SRC_MAC, buf + ARP_OFF_TGT_MAC);
     f0c:	cc 24       	eor	r12, r12
     f0e:	dd 24       	eor	r13, r13
     f10:	68 94       	set
     f12:	c3 f8       	bld	r12, 3
     f14:	c0 0e       	add	r12, r16
     f16:	d1 1e       	adc	r13, r17
     f18:	b8 01       	movw	r22, r16
     f1a:	6e 5e       	subi	r22, 0xEE	; 238
     f1c:	7f 4f       	sbci	r23, 0xFF	; 255
     f1e:	c6 01       	movw	r24, r12
     f20:	0e 94 db 07 	call	0xfb6	; 0xfb6 <net_copy_mac>
	net_copy_ip(buf + ARP_OFF_SRC_IP, buf + ARP_OFF_TGT_IP);
     f24:	0f 2e       	mov	r0, r31
     f26:	fe e0       	ldi	r31, 0x0E	; 14
     f28:	ef 2e       	mov	r14, r31
     f2a:	ff 24       	eor	r15, r15
     f2c:	f0 2d       	mov	r31, r0
     f2e:	e0 0e       	add	r14, r16
     f30:	f1 1e       	adc	r15, r17
     f32:	08 5e       	subi	r16, 0xE8	; 232
     f34:	1f 4f       	sbci	r17, 0xFF	; 255
     f36:	c7 01       	movw	r24, r14
     f38:	b8 01       	movw	r22, r16
     f3a:	0e 94 ea 07 	call	0xfd4	; 0xfd4 <net_copy_ip>
	net_copy_mac(my_mac, buf + ARP_OFF_SRC_MAC);
     f3e:	c5 01       	movw	r24, r10
     f40:	b6 01       	movw	r22, r12
     f42:	0e 94 db 07 	call	0xfb6	; 0xfb6 <net_copy_mac>
	net_copy_ip(my_ip, buf + ARP_OFF_SRC_IP);
     f46:	c4 01       	movw	r24, r8
     f48:	b7 01       	movw	r22, r14
     f4a:	0e 94 ea 07 	call	0xfd4	; 0xfd4 <net_copy_ip>
}
     f4e:	1f 91       	pop	r17
     f50:	0f 91       	pop	r16
     f52:	ff 90       	pop	r15
     f54:	ef 90       	pop	r14
     f56:	df 90       	pop	r13
     f58:	cf 90       	pop	r12
     f5a:	bf 90       	pop	r11
     f5c:	af 90       	pop	r10
     f5e:	9f 90       	pop	r9
     f60:	8f 90       	pop	r8
     f62:	08 95       	ret

00000f64 <arp_is_ipv4>:

#include "arp.h"
#include "net.h"

uint8_t arp_is_ipv4(const uint8_t *buf, uint16_t len)
{
     f64:	0f 93       	push	r16
     f66:	1f 93       	push	r17
     f68:	cf 93       	push	r28
     f6a:	df 93       	push	r29
     f6c:	ec 01       	movw	r28, r24
  if(len < ARP_SIZE) {
     f6e:	6c 31       	cpi	r22, 0x1C	; 28
     f70:	71 05       	cpc	r23, r1
     f72:	10 f4       	brcc	.+4      	; 0xf78 <arp_is_ipv4+0x14>
     f74:	80 e0       	ldi	r24, 0x00	; 0
     f76:	1a c0       	rjmp	.+52     	; 0xfac <arp_is_ipv4+0x48>
    return 0;
  }

  uint16_t hw_type = net_get_word(buf + ARP_OFF_HW_TYPE);
     f78:	0e 94 fb 07 	call	0xff6	; 0xff6 <net_get_word>
     f7c:	8c 01       	movw	r16, r24
  uint16_t pt_type = net_get_word(buf + ARP_OFF_PROT_TYPE);
     f7e:	ce 01       	movw	r24, r28
     f80:	02 96       	adiw	r24, 0x02	; 2
     f82:	0e 94 fb 07 	call	0xff6	; 0xff6 <net_get_word>
  uint8_t hw_size = buf[ARP_OFF_HW_SIZE];
     f86:	2c 81       	ldd	r18, Y+4	; 0x04
  uint8_t pt_size = buf[ARP_OFF_PROT_SIZE];
     f88:	3d 81       	ldd	r19, Y+5	; 0x05

  return (hw_type == 1) && (pt_type == 0x800) && (hw_size == 6) && (pt_size == 4);
     f8a:	01 30       	cpi	r16, 0x01	; 1
     f8c:	11 05       	cpc	r17, r1
     f8e:	61 f4       	brne	.+24     	; 0xfa8 <arp_is_ipv4+0x44>
     f90:	80 50       	subi	r24, 0x00	; 0
     f92:	98 40       	sbci	r25, 0x08	; 8
     f94:	49 f4       	brne	.+18     	; 0xfa8 <arp_is_ipv4+0x44>
     f96:	26 30       	cpi	r18, 0x06	; 6
     f98:	39 f4       	brne	.+14     	; 0xfa8 <arp_is_ipv4+0x44>
     f9a:	90 e0       	ldi	r25, 0x00	; 0
     f9c:	34 30       	cpi	r19, 0x04	; 4
     f9e:	09 f0       	breq	.+2      	; 0xfa2 <arp_is_ipv4+0x3e>
     fa0:	91 e0       	ldi	r25, 0x01	; 1
     fa2:	81 e0       	ldi	r24, 0x01	; 1
     fa4:	89 27       	eor	r24, r25
     fa6:	02 c0       	rjmp	.+4      	; 0xfac <arp_is_ipv4+0x48>
     fa8:	80 e0       	ldi	r24, 0x00	; 0
     faa:	90 e0       	ldi	r25, 0x00	; 0
}
     fac:	df 91       	pop	r29
     fae:	cf 91       	pop	r28
     fb0:	1f 91       	pop	r17
     fb2:	0f 91       	pop	r16
     fb4:	08 95       	ret

00000fb6 <net_copy_mac>:
const uint8_t net_bcast_mac[6] = { 0xff, 0xff, 0xff, 0xff, 0xff, 0xff };
const uint8_t net_zero_mac[6] = { 0,0,0,0,0,0 };
const uint8_t net_zero_ip[4] = { 0,0,0,0 };
const uint8_t net_ones_ip[4] = { 255,255,255,255 };

void net_copy_mac(const uint8_t *in, uint8_t *out) {
     fb6:	ac 01       	movw	r20, r24
     fb8:	25 e0       	ldi	r18, 0x05	; 5
	uint8_t i;
  for(i=6; i--;)
    out[i] = in[i];
     fba:	82 2f       	mov	r24, r18
     fbc:	90 e0       	ldi	r25, 0x00	; 0
     fbe:	db 01       	movw	r26, r22
     fc0:	a8 0f       	add	r26, r24
     fc2:	b9 1f       	adc	r27, r25
     fc4:	fa 01       	movw	r30, r20
     fc6:	e8 0f       	add	r30, r24
     fc8:	f9 1f       	adc	r31, r25
     fca:	80 81       	ld	r24, Z
     fcc:	8c 93       	st	X, r24
const uint8_t net_zero_ip[4] = { 0,0,0,0 };
const uint8_t net_ones_ip[4] = { 255,255,255,255 };

void net_copy_mac(const uint8_t *in, uint8_t *out) {
	uint8_t i;
  for(i=6; i--;)
     fce:	21 50       	subi	r18, 0x01	; 1
     fd0:	a0 f7       	brcc	.-24     	; 0xfba <net_copy_mac+0x4>
    out[i] = in[i];
}
     fd2:	08 95       	ret

00000fd4 <net_copy_ip>:

void net_copy_ip(const uint8_t *in, uint8_t *out) {
     fd4:	fc 01       	movw	r30, r24
     fd6:	db 01       	movw	r26, r22
	uint8_t i;
  for(i = 4; i--;)
		out[i] = in[i];
     fd8:	83 81       	ldd	r24, Z+3	; 0x03
     fda:	13 96       	adiw	r26, 0x03	; 3
     fdc:	8c 93       	st	X, r24
     fde:	13 97       	sbiw	r26, 0x03	; 3
     fe0:	82 81       	ldd	r24, Z+2	; 0x02
     fe2:	12 96       	adiw	r26, 0x02	; 2
     fe4:	8c 93       	st	X, r24
     fe6:	12 97       	sbiw	r26, 0x02	; 2
     fe8:	81 81       	ldd	r24, Z+1	; 0x01
     fea:	11 96       	adiw	r26, 0x01	; 1
     fec:	8c 93       	st	X, r24
     fee:	11 97       	sbiw	r26, 0x01	; 1
     ff0:	80 81       	ld	r24, Z
     ff2:	8c 93       	st	X, r24
}
     ff4:	08 95       	ret

00000ff6 <net_get_word>:

uint16_t  net_get_word(const uint8_t *buf) {
     ff6:	fc 01       	movw	r30, r24
     ff8:	21 81       	ldd	r18, Z+1	; 0x01
     ffa:	30 e0       	ldi	r19, 0x00	; 0
     ffc:	90 81       	ld	r25, Z
     ffe:	80 e0       	ldi	r24, 0x00	; 0
    1000:	28 2b       	or	r18, r24
    1002:	39 2b       	or	r19, r25
  return (uint16_t)buf[0] << 8 | (uint16_t)buf[1];
}
    1004:	82 2f       	mov	r24, r18
    1006:	93 2f       	mov	r25, r19
    1008:	08 95       	ret

0000100a <net_put_word>:

void net_put_word(uint8_t *buf, uint16_t value)
{
    100a:	fc 01       	movw	r30, r24
  buf[0] = (uint8_t)(value >> 8);
    100c:	70 83       	st	Z, r23
  buf[1] = (uint8_t)(value & 0xff);
    100e:	61 83       	std	Z+1, r22	; 0x01
}
    1010:	08 95       	ret

00001012 <net_get_long>:

uint32_t  net_get_long(const uint8_t *buf)
{
    1012:	fc 01       	movw	r30, r24
    1014:	23 81       	ldd	r18, Z+3	; 0x03
    1016:	30 e0       	ldi	r19, 0x00	; 0
    1018:	40 e0       	ldi	r20, 0x00	; 0
    101a:	50 e0       	ldi	r21, 0x00	; 0
    101c:	80 81       	ld	r24, Z
    101e:	90 e0       	ldi	r25, 0x00	; 0
    1020:	a0 e0       	ldi	r26, 0x00	; 0
    1022:	b0 e0       	ldi	r27, 0x00	; 0
    1024:	b8 2f       	mov	r27, r24
    1026:	aa 27       	eor	r26, r26
    1028:	99 27       	eor	r25, r25
    102a:	88 27       	eor	r24, r24
    102c:	28 2b       	or	r18, r24
    102e:	39 2b       	or	r19, r25
    1030:	4a 2b       	or	r20, r26
    1032:	5b 2b       	or	r21, r27
    1034:	81 81       	ldd	r24, Z+1	; 0x01
    1036:	90 e0       	ldi	r25, 0x00	; 0
    1038:	a0 e0       	ldi	r26, 0x00	; 0
    103a:	b0 e0       	ldi	r27, 0x00	; 0
    103c:	dc 01       	movw	r26, r24
    103e:	99 27       	eor	r25, r25
    1040:	88 27       	eor	r24, r24
    1042:	28 2b       	or	r18, r24
    1044:	39 2b       	or	r19, r25
    1046:	4a 2b       	or	r20, r26
    1048:	5b 2b       	or	r21, r27
    104a:	82 81       	ldd	r24, Z+2	; 0x02
    104c:	90 e0       	ldi	r25, 0x00	; 0
    104e:	a0 e0       	ldi	r26, 0x00	; 0
    1050:	b0 e0       	ldi	r27, 0x00	; 0
    1052:	ba 2f       	mov	r27, r26
    1054:	a9 2f       	mov	r26, r25
    1056:	98 2f       	mov	r25, r24
    1058:	88 27       	eor	r24, r24
    105a:	28 2b       	or	r18, r24
    105c:	39 2b       	or	r19, r25
    105e:	4a 2b       	or	r20, r26
    1060:	5b 2b       	or	r21, r27
  return (uint32_t)buf[0] << 24 | (uint32_t)buf[1] << 16 | (uint32_t)buf[2] << 8 | (uint32_t)buf[3];
}
    1062:	62 2f       	mov	r22, r18
    1064:	73 2f       	mov	r23, r19
    1066:	84 2f       	mov	r24, r20
    1068:	95 2f       	mov	r25, r21
    106a:	08 95       	ret

0000106c <net_put_long>:

void net_put_long(uint8_t *buf, uint32_t value)
{
    106c:	fc 01       	movw	r30, r24
  buf[0] = (uint8_t)(value >> 24);
    106e:	87 2f       	mov	r24, r23
    1070:	99 27       	eor	r25, r25
    1072:	aa 27       	eor	r26, r26
    1074:	bb 27       	eor	r27, r27
    1076:	80 83       	st	Z, r24
  buf[1] = (uint8_t)((value >> 16) & 0xff);
    1078:	cb 01       	movw	r24, r22
    107a:	aa 27       	eor	r26, r26
    107c:	bb 27       	eor	r27, r27
    107e:	81 83       	std	Z+1, r24	; 0x01
  buf[2] = (uint8_t)((value >> 8) & 0xff);
    1080:	bb 27       	eor	r27, r27
    1082:	a7 2f       	mov	r26, r23
    1084:	96 2f       	mov	r25, r22
    1086:	85 2f       	mov	r24, r21
    1088:	82 83       	std	Z+2, r24	; 0x02
  buf[3] = (uint8_t)(value & 0xff);
    108a:	43 83       	std	Z+3, r20	; 0x03
}
    108c:	08 95       	ret

0000108e <net_compare_mac>:
    pos += 4;
  }
  // NOTE: UART - ip_str
}

uint8_t  net_compare_mac(const uint8_t *a, const uint8_t *b) {
    108e:	ac 01       	movw	r20, r24
    1090:	20 e0       	ldi	r18, 0x00	; 0
    1092:	30 e0       	ldi	r19, 0x00	; 0
	uint8_t i;
  for(i=0;i<6;i++)
    if(a[i] != b[i])
    1094:	fa 01       	movw	r30, r20
    1096:	e2 0f       	add	r30, r18
    1098:	f3 1f       	adc	r31, r19
    109a:	db 01       	movw	r26, r22
    109c:	a2 0f       	add	r26, r18
    109e:	b3 1f       	adc	r27, r19
    10a0:	90 81       	ld	r25, Z
    10a2:	8c 91       	ld	r24, X
    10a4:	98 17       	cp	r25, r24
    10a6:	11 f0       	breq	.+4      	; 0x10ac <net_compare_mac+0x1e>
    10a8:	80 e0       	ldi	r24, 0x00	; 0
    10aa:	08 95       	ret
    10ac:	2f 5f       	subi	r18, 0xFF	; 255
    10ae:	3f 4f       	sbci	r19, 0xFF	; 255
  // NOTE: UART - ip_str
}

uint8_t  net_compare_mac(const uint8_t *a, const uint8_t *b) {
	uint8_t i;
  for(i=0;i<6;i++)
    10b0:	26 30       	cpi	r18, 0x06	; 6
    10b2:	31 05       	cpc	r19, r1
    10b4:	79 f7       	brne	.-34     	; 0x1094 <net_compare_mac+0x6>
    10b6:	81 e0       	ldi	r24, 0x01	; 1
    if(a[i] != b[i])
      return 0;
  return 1;
}
    10b8:	08 95       	ret

000010ba <net_compare_ip>:

uint8_t  net_compare_ip(const uint8_t *a, const uint8_t *b) {
    10ba:	ac 01       	movw	r20, r24
    10bc:	20 e0       	ldi	r18, 0x00	; 0
    10be:	30 e0       	ldi	r19, 0x00	; 0
	uint8_t i;
  for(i=0;i<4;i++)
    if(a[i] != b[i])
    10c0:	fa 01       	movw	r30, r20
    10c2:	e2 0f       	add	r30, r18
    10c4:	f3 1f       	adc	r31, r19
    10c6:	db 01       	movw	r26, r22
    10c8:	a2 0f       	add	r26, r18
    10ca:	b3 1f       	adc	r27, r19
    10cc:	90 81       	ld	r25, Z
    10ce:	8c 91       	ld	r24, X
    10d0:	98 17       	cp	r25, r24
    10d2:	11 f0       	breq	.+4      	; 0x10d8 <net_compare_ip+0x1e>
    10d4:	80 e0       	ldi	r24, 0x00	; 0
    10d6:	08 95       	ret
    10d8:	2f 5f       	subi	r18, 0xFF	; 255
    10da:	3f 4f       	sbci	r19, 0xFF	; 255
  return 1;
}

uint8_t  net_compare_ip(const uint8_t *a, const uint8_t *b) {
	uint8_t i;
  for(i=0;i<4;i++)
    10dc:	24 30       	cpi	r18, 0x04	; 4
    10de:	31 05       	cpc	r19, r1
    10e0:	79 f7       	brne	.-34     	; 0x10c0 <net_compare_ip+0x6>
    10e2:	81 e0       	ldi	r24, 0x01	; 1
    if(a[i] != b[i])
      return 0;
  return 1;
}
    10e4:	08 95       	ret

000010e6 <net_dump_ip>:
    mac[i] = value;
  }
  return 1;
}

void net_dump_ip(const uint8_t *in) {
    10e6:	ef 92       	push	r14
    10e8:	ff 92       	push	r15
    10ea:	0f 93       	push	r16
    10ec:	1f 93       	push	r17
    10ee:	cf 93       	push	r28
    10f0:	df 93       	push	r29
  uint8_t pos = 0;
  uint8_t i;
  for(i=0;i<4;i++) {
    utilByteToDec(in[i],(uint8_t *)(ip_str+pos));
    10f2:	20 91 24 01 	lds	r18, 0x0124
    10f6:	30 91 25 01 	lds	r19, 0x0125
    10fa:	8c 01       	movw	r16, r24
    10fc:	e9 01       	movw	r28, r18
}

void net_dump_ip(const uint8_t *in) {
  uint8_t pos = 0;
  uint8_t i;
  for(i=0;i<4;i++) {
    10fe:	ee 24       	eor	r14, r14
    1100:	ff 24       	eor	r15, r15
    1102:	68 94       	set
    1104:	e4 f8       	bld	r14, 4
    1106:	e2 0e       	add	r14, r18
    1108:	f3 1e       	adc	r15, r19
    utilByteToDec(in[i],(uint8_t *)(ip_str+pos));
    110a:	f8 01       	movw	r30, r16
    110c:	81 91       	ld	r24, Z+
    110e:	8f 01       	movw	r16, r30
    1110:	be 01       	movw	r22, r28
    1112:	0e 94 f3 02 	call	0x5e6	; 0x5e6 <utilByteToDec>
    1116:	24 96       	adiw	r28, 0x04	; 4
}

void net_dump_ip(const uint8_t *in) {
  uint8_t pos = 0;
  uint8_t i;
  for(i=0;i<4;i++) {
    1118:	ce 15       	cp	r28, r14
    111a:	df 05       	cpc	r29, r15
    111c:	b1 f7       	brne	.-20     	; 0x110a <net_dump_ip+0x24>
    utilByteToDec(in[i],(uint8_t *)(ip_str+pos));
    pos += 4;
  }
  // NOTE: UART - ip_str
}
    111e:	df 91       	pop	r29
    1120:	cf 91       	pop	r28
    1122:	1f 91       	pop	r17
    1124:	0f 91       	pop	r16
    1126:	ff 90       	pop	r15
    1128:	ef 90       	pop	r14
    112a:	08 95       	ret

0000112c <net_parse_mac>:
    ip[i] = value;
  }
  return 1;
}

uint8_t net_parse_mac(const char *buf, uint8_t *mac) {
    112c:	af 92       	push	r10
    112e:	bf 92       	push	r11
    1130:	cf 92       	push	r12
    1132:	df 92       	push	r13
    1134:	ef 92       	push	r14
    1136:	ff 92       	push	r15
    1138:	0f 93       	push	r16
    113a:	1f 93       	push	r17
    113c:	df 93       	push	r29
    113e:	cf 93       	push	r28
    1140:	0f 92       	push	r0
    1142:	cd b7       	in	r28, 0x3d	; 61
    1144:	de b7       	in	r29, 0x3e	; 62
    1146:	7c 01       	movw	r14, r24
    1148:	6b 01       	movw	r12, r22
    114a:	00 e0       	ldi	r16, 0x00	; 0
    114c:	10 e0       	ldi	r17, 0x00	; 0
	uint8_t i;
  for(i=0;i<6;i++) {
    uint8_t value;
    if(!utilParseByteHex(buf, &value)) {
    114e:	5e 01       	movw	r10, r28
    1150:	08 94       	sec
    1152:	a1 1c       	adc	r10, r1
    1154:	b1 1c       	adc	r11, r1
    1156:	c7 01       	movw	r24, r14
    1158:	b5 01       	movw	r22, r10
    115a:	0e 94 71 03 	call	0x6e2	; 0x6e2 <utilParseByteHex>
    115e:	88 23       	and	r24, r24
    1160:	89 f0       	breq	.+34     	; 0x1184 <net_parse_mac+0x58>
      return 0;
    }
    buf += 3;
    mac[i] = value;
    1162:	f6 01       	movw	r30, r12
    1164:	e0 0f       	add	r30, r16
    1166:	f1 1f       	adc	r31, r17
    1168:	89 81       	ldd	r24, Y+1	; 0x01
    116a:	80 83       	st	Z, r24
    116c:	0f 5f       	subi	r16, 0xFF	; 255
    116e:	1f 4f       	sbci	r17, 0xFF	; 255
  return 1;
}

uint8_t net_parse_mac(const char *buf, uint8_t *mac) {
	uint8_t i;
  for(i=0;i<6;i++) {
    1170:	06 30       	cpi	r16, 0x06	; 6
    1172:	11 05       	cpc	r17, r1
    1174:	11 f4       	brne	.+4      	; 0x117a <net_parse_mac+0x4e>
    1176:	81 e0       	ldi	r24, 0x01	; 1
    1178:	06 c0       	rjmp	.+12     	; 0x1186 <net_parse_mac+0x5a>
    uint8_t value;
    if(!utilParseByteHex(buf, &value)) {
      return 0;
    }
    buf += 3;
    117a:	83 e0       	ldi	r24, 0x03	; 3
    117c:	90 e0       	ldi	r25, 0x00	; 0
    117e:	e8 0e       	add	r14, r24
    1180:	f9 1e       	adc	r15, r25
    1182:	e9 cf       	rjmp	.-46     	; 0x1156 <net_parse_mac+0x2a>
    1184:	80 e0       	ldi	r24, 0x00	; 0
    mac[i] = value;
  }
  return 1;
}
    1186:	0f 90       	pop	r0
    1188:	cf 91       	pop	r28
    118a:	df 91       	pop	r29
    118c:	1f 91       	pop	r17
    118e:	0f 91       	pop	r16
    1190:	ff 90       	pop	r15
    1192:	ef 90       	pop	r14
    1194:	df 90       	pop	r13
    1196:	cf 90       	pop	r12
    1198:	bf 90       	pop	r11
    119a:	af 90       	pop	r10
    119c:	08 95       	ret

0000119e <net_parse_ip>:
    pos += 3;
  }
  // NOTE: UART - mac_str
}

uint8_t net_parse_ip(const char *buf, uint8_t *ip) {
    119e:	af 92       	push	r10
    11a0:	bf 92       	push	r11
    11a2:	cf 92       	push	r12
    11a4:	df 92       	push	r13
    11a6:	ef 92       	push	r14
    11a8:	ff 92       	push	r15
    11aa:	0f 93       	push	r16
    11ac:	1f 93       	push	r17
    11ae:	df 93       	push	r29
    11b0:	cf 93       	push	r28
    11b2:	0f 92       	push	r0
    11b4:	cd b7       	in	r28, 0x3d	; 61
    11b6:	de b7       	in	r29, 0x3e	; 62
    11b8:	7c 01       	movw	r14, r24
    11ba:	6b 01       	movw	r12, r22
    11bc:	00 e0       	ldi	r16, 0x00	; 0
    11be:	10 e0       	ldi	r17, 0x00	; 0
	uint8_t i;
  for(i=0;i<4;i++) {
    uint8_t value;
    uint8_t digits = utilParseByteDec(buf,&value);
    11c0:	5e 01       	movw	r10, r28
    11c2:	08 94       	sec
    11c4:	a1 1c       	adc	r10, r1
    11c6:	b1 1c       	adc	r11, r1
    11c8:	c7 01       	movw	r24, r14
    11ca:	b5 01       	movw	r22, r10
    11cc:	0e 94 3a 04 	call	0x874	; 0x874 <utilParseByteDec>
    11d0:	98 2f       	mov	r25, r24
    if(digits == 0)
    11d2:	88 23       	and	r24, r24
    11d4:	91 f0       	breq	.+36     	; 0x11fa <net_parse_ip+0x5c>
      return 0;
    buf += digits + 1;
    ip[i] = value;
    11d6:	f6 01       	movw	r30, r12
    11d8:	e0 0f       	add	r30, r16
    11da:	f1 1f       	adc	r31, r17
    11dc:	89 81       	ldd	r24, Y+1	; 0x01
    11de:	80 83       	st	Z, r24
    11e0:	0f 5f       	subi	r16, 0xFF	; 255
    11e2:	1f 4f       	sbci	r17, 0xFF	; 255
  // NOTE: UART - mac_str
}

uint8_t net_parse_ip(const char *buf, uint8_t *ip) {
	uint8_t i;
  for(i=0;i<4;i++) {
    11e4:	04 30       	cpi	r16, 0x04	; 4
    11e6:	11 05       	cpc	r17, r1
    11e8:	11 f4       	brne	.+4      	; 0x11ee <net_parse_ip+0x50>
    11ea:	81 e0       	ldi	r24, 0x01	; 1
    11ec:	07 c0       	rjmp	.+14     	; 0x11fc <net_parse_ip+0x5e>
    uint8_t value;
    uint8_t digits = utilParseByteDec(buf,&value);
    if(digits == 0)
      return 0;
    buf += digits + 1;
    11ee:	89 2f       	mov	r24, r25
    11f0:	90 e0       	ldi	r25, 0x00	; 0
    11f2:	01 96       	adiw	r24, 0x01	; 1
    11f4:	e8 0e       	add	r14, r24
    11f6:	f9 1e       	adc	r15, r25
    11f8:	e7 cf       	rjmp	.-50     	; 0x11c8 <net_parse_ip+0x2a>
    11fa:	80 e0       	ldi	r24, 0x00	; 0
    ip[i] = value;
  }
  return 1;
}
    11fc:	0f 90       	pop	r0
    11fe:	cf 91       	pop	r28
    1200:	df 91       	pop	r29
    1202:	1f 91       	pop	r17
    1204:	0f 91       	pop	r16
    1206:	ff 90       	pop	r15
    1208:	ef 90       	pop	r14
    120a:	df 90       	pop	r13
    120c:	cf 90       	pop	r12
    120e:	bf 90       	pop	r11
    1210:	af 90       	pop	r10
    1212:	08 95       	ret

00001214 <net_dump_mac>:
}

static char *mac_str = "00:00:00:00:00:00";
static char *ip_str = "000.000.000.000";

void net_dump_mac(const uint8_t *in) {
    1214:	ef 92       	push	r14
    1216:	ff 92       	push	r15
    1218:	0f 93       	push	r16
    121a:	1f 93       	push	r17
    121c:	cf 93       	push	r28
    121e:	df 93       	push	r29
  int pos = 0;
  uint8_t i;
  for(i=0;i<6;i++) {
    utilByteToHex(in[i], mac_str+pos);
    1220:	e0 90 38 01 	lds	r14, 0x0138
    1224:	f0 90 39 01 	lds	r15, 0x0139
    1228:	8c 01       	movw	r16, r24
    122a:	c0 e0       	ldi	r28, 0x00	; 0
    122c:	d0 e0       	ldi	r29, 0x00	; 0
    122e:	b7 01       	movw	r22, r14
    1230:	6c 0f       	add	r22, r28
    1232:	7d 1f       	adc	r23, r29
    1234:	f8 01       	movw	r30, r16
    1236:	81 91       	ld	r24, Z+
    1238:	8f 01       	movw	r16, r30
    123a:	0e 94 b1 02 	call	0x562	; 0x562 <utilByteToHex>
    pos += 3;
    123e:	23 96       	adiw	r28, 0x03	; 3
static char *ip_str = "000.000.000.000";

void net_dump_mac(const uint8_t *in) {
  int pos = 0;
  uint8_t i;
  for(i=0;i<6;i++) {
    1240:	c2 31       	cpi	r28, 0x12	; 18
    1242:	d1 05       	cpc	r29, r1
    1244:	a1 f7       	brne	.-24     	; 0x122e <net_dump_mac+0x1a>
    utilByteToHex(in[i], mac_str+pos);
    pos += 3;
  }
  // NOTE: UART - mac_str
}
    1246:	df 91       	pop	r29
    1248:	cf 91       	pop	r28
    124a:	1f 91       	pop	r17
    124c:	0f 91       	pop	r16
    124e:	ff 90       	pop	r15
    1250:	ef 90       	pop	r14
    1252:	08 95       	ret

00001254 <param_dump>:
	// NOTE: UART - \r\n tt: packet type param.test_ptype
	// NOTE: UART - \r\n ti: ip address param.test_ip
	// NOTE: UART - \r\n tp: udp port param.test_port
	// NOTE: UART - \r\n tm: test mode param.test_mode
	// NOTE: UART - \r\n
}
    1254:	08 95       	ret

00001256 <calc_crc16>:

// build check sum for parameter block
static uint16_t calc_crc16(param_t *p)
{
  uint16_t crc16 = 0xffff;
  uint8_t *data = (uint8_t *)p;
    1256:	fc 01       	movw	r30, r24
    1258:	4f ef       	ldi	r20, 0xFF	; 255
    125a:	5f ef       	ldi	r21, 0xFF	; 255
    125c:	20 e0       	ldi	r18, 0x00	; 0
    125e:	30 e0       	ldi	r19, 0x00	; 0
_crc16_update(uint16_t __crc, uint8_t __data)
{
	uint8_t __tmp;
	uint16_t __ret;

	__asm__ __volatile__ (
    1260:	81 91       	ld	r24, Z+
    1262:	48 27       	eor	r20, r24
    1264:	84 2f       	mov	r24, r20
    1266:	82 95       	swap	r24
    1268:	84 27       	eor	r24, r20
    126a:	08 2e       	mov	r0, r24
    126c:	86 95       	lsr	r24
    126e:	86 95       	lsr	r24
    1270:	80 25       	eor	r24, r0
    1272:	08 2e       	mov	r0, r24
    1274:	86 95       	lsr	r24
    1276:	80 25       	eor	r24, r0
    1278:	87 70       	andi	r24, 0x07	; 7
    127a:	04 2e       	mov	r0, r20
    127c:	45 2f       	mov	r20, r21
    127e:	86 95       	lsr	r24
    1280:	07 94       	ror	r0
    1282:	87 95       	ror	r24
    1284:	50 2d       	mov	r21, r0
    1286:	48 27       	eor	r20, r24
    1288:	06 94       	lsr	r0
    128a:	87 95       	ror	r24
    128c:	50 25       	eor	r21, r0
    128e:	48 27       	eor	r20, r24
  uint16_t i;
  for(i=0;i<sizeof(param_t);i++) {
    1290:	2f 5f       	subi	r18, 0xFF	; 255
    1292:	3f 4f       	sbci	r19, 0xFF	; 255
    1294:	23 31       	cpi	r18, 0x13	; 19
    1296:	31 05       	cpc	r19, r1
    1298:	19 f7       	brne	.-58     	; 0x1260 <calc_crc16+0xa>
    crc16 = _crc16_update(crc16,*data);
    data++;
  }
  return crc16;
}
    129a:	84 2f       	mov	r24, r20
    129c:	95 2f       	mov	r25, r21
    129e:	08 95       	ret

000012a0 <param_reset>:

  return PARAM_OK;
}

void param_reset(void)
{
    12a0:	ac e5       	ldi	r26, 0x5C	; 92
    12a2:	b1 e0       	ldi	r27, 0x01	; 1
    12a4:	2b e9       	ldi	r18, 0x9B	; 155
    12a6:	33 e0       	ldi	r19, 0x03	; 3
	uint8_t i;
  // restore default param
  uint8_t *out = (uint8_t *)&param;
  const uint8_t *in = (const uint8_t *)&default_param;
  for(i=0;i<sizeof(param_t);i++) {
    12a8:	4f e6       	ldi	r20, 0x6F	; 111
    12aa:	51 e0       	ldi	r21, 0x01	; 1

  return PARAM_OK;
}

void param_reset(void)
{
    12ac:	f9 01       	movw	r30, r18
	uint8_t i;
  // restore default param
  uint8_t *out = (uint8_t *)&param;
  const uint8_t *in = (const uint8_t *)&default_param;
  for(i=0;i<sizeof(param_t);i++) {
    *(out++) = pgm_read_byte_near(in++);
    12ae:	2f 5f       	subi	r18, 0xFF	; 255
    12b0:	3f 4f       	sbci	r19, 0xFF	; 255
    12b2:	e4 91       	lpm	r30, Z+
    12b4:	ed 93       	st	X+, r30
{
	uint8_t i;
  // restore default param
  uint8_t *out = (uint8_t *)&param;
  const uint8_t *in = (const uint8_t *)&default_param;
  for(i=0;i<sizeof(param_t);i++) {
    12b6:	a4 17       	cp	r26, r20
    12b8:	b5 07       	cpc	r27, r21
    12ba:	c1 f7       	brne	.-16     	; 0x12ac <param_reset+0xc>
    *(out++) = pgm_read_byte_near(in++);
  }
}
    12bc:	08 95       	ret

000012be <param_load>:

  return PARAM_OK;
}

uint8_t param_load(void)
{
    12be:	ef 92       	push	r14
    12c0:	ff 92       	push	r15
    12c2:	0f 93       	push	r16
    12c4:	1f 93       	push	r17
  // check that eeprom is readable
  if(!eeprom_is_ready())
    12c6:	f9 9b       	sbis	0x1f, 1	; 31
    12c8:	02 c0       	rjmp	.+4      	; 0x12ce <param_load+0x10>
    12ca:	81 e0       	ldi	r24, 0x01	; 1
    12cc:	1d c0       	rjmp	.+58     	; 0x1308 <param_load+0x4a>
    return PARAM_EEPROM_NOT_READY;

  // read param
  eeprom_read_block(&param,&eeprom_param,sizeof(param_t));
    12ce:	0f 2e       	mov	r0, r31
    12d0:	fc e5       	ldi	r31, 0x5C	; 92
    12d2:	ef 2e       	mov	r14, r31
    12d4:	f1 e0       	ldi	r31, 0x01	; 1
    12d6:	ff 2e       	mov	r15, r31
    12d8:	f0 2d       	mov	r31, r0
    12da:	c7 01       	movw	r24, r14
    12dc:	60 e0       	ldi	r22, 0x00	; 0
    12de:	70 e0       	ldi	r23, 0x00	; 0
    12e0:	43 e1       	ldi	r20, 0x13	; 19
    12e2:	50 e0       	ldi	r21, 0x00	; 0
    12e4:	0e 94 00 13 	call	0x2600	; 0x2600 <__eerd_block_m328p>

  // read crc16
  uint16_t crc16 = eeprom_read_word(&eeprom_crc16);
    12e8:	83 e1       	ldi	r24, 0x13	; 19
    12ea:	90 e0       	ldi	r25, 0x00	; 0
    12ec:	0e 94 10 13 	call	0x2620	; 0x2620 <__eerd_word_m328p>
    12f0:	8c 01       	movw	r16, r24
  uint16_t my_crc16 = calc_crc16(&param);
    12f2:	c7 01       	movw	r24, r14
    12f4:	0e 94 2b 09 	call	0x1256	; 0x1256 <calc_crc16>
  if(crc16 != my_crc16) {
    12f8:	08 17       	cp	r16, r24
    12fa:	19 07       	cpc	r17, r25
    12fc:	11 f4       	brne	.+4      	; 0x1302 <param_load+0x44>
    12fe:	80 e0       	ldi	r24, 0x00	; 0
    1300:	03 c0       	rjmp	.+6      	; 0x1308 <param_load+0x4a>
    param_reset();
    1302:	0e 94 50 09 	call	0x12a0	; 0x12a0 <param_reset>
    1306:	82 e0       	ldi	r24, 0x02	; 2
    return PARAM_EEPROM_CRC_MISMATCH;
  }

  return PARAM_OK;
}
    1308:	1f 91       	pop	r17
    130a:	0f 91       	pop	r16
    130c:	ff 90       	pop	r15
    130e:	ef 90       	pop	r14
    1310:	08 95       	ret

00001312 <param_init>:
  }
}

void param_init(void)
{
  if(param_load()!=PARAM_OK)
    1312:	0e 94 5f 09 	call	0x12be	; 0x12be <param_load>
    1316:	88 23       	and	r24, r24
    1318:	11 f0       	breq	.+4      	; 0x131e <param_init+0xc>
    param_reset();
    131a:	0e 94 50 09 	call	0x12a0	; 0x12a0 <param_reset>
    131e:	08 95       	ret

00001320 <param_save>:
  }
  return crc16;
}

uint8_t param_save(void)
{
    1320:	0f 93       	push	r16
    1322:	1f 93       	push	r17
  // check that eeprom is writable
  if(!eeprom_is_ready())
    1324:	f9 9b       	sbis	0x1f, 1	; 31
    1326:	02 c0       	rjmp	.+4      	; 0x132c <param_save+0xc>
    1328:	81 e0       	ldi	r24, 0x01	; 1
    132a:	12 c0       	rjmp	.+36     	; 0x1350 <param_save+0x30>
    return PARAM_EEPROM_NOT_READY;

  // write current param to eeprom
  eeprom_write_block(&param,&eeprom_param,sizeof(param_t));
    132c:	0c e5       	ldi	r16, 0x5C	; 92
    132e:	11 e0       	ldi	r17, 0x01	; 1
    1330:	c8 01       	movw	r24, r16
    1332:	60 e0       	ldi	r22, 0x00	; 0
    1334:	70 e0       	ldi	r23, 0x00	; 0
    1336:	43 e1       	ldi	r20, 0x13	; 19
    1338:	50 e0       	ldi	r21, 0x00	; 0
    133a:	0e 94 16 13 	call	0x262c	; 0x262c <__eewr_block_m328p>

  // calc current parameter crc
  uint16_t crc16 = calc_crc16(&param);
    133e:	c8 01       	movw	r24, r16
    1340:	0e 94 2b 09 	call	0x1256	; 0x1256 <calc_crc16>
    1344:	bc 01       	movw	r22, r24
  eeprom_write_word(&eeprom_crc16,crc16);
    1346:	83 e1       	ldi	r24, 0x13	; 19
    1348:	90 e0       	ldi	r25, 0x00	; 0
    134a:	0e 94 2e 13 	call	0x265c	; 0x265c <__eewr_word_m328p>
    134e:	80 e0       	ldi	r24, 0x00	; 0

  return PARAM_OK;
}
    1350:	1f 91       	pop	r17
    1352:	0f 91       	pop	r16
    1354:	08 95       	ret

00001356 <pb_proto_init>:

// ----- Init -----

void pb_proto_init(pb_proto_fill_func _packetFillFn, pb_proto_proc_func _packetProcessFn)
{
  packetFillFn = _packetFillFn;
    1356:	90 93 45 01 	sts	0x0145, r25
    135a:	80 93 44 01 	sts	0x0144, r24
  packetProcessFn = _packetProcessFn;
    135e:	70 93 47 01 	sts	0x0147, r23
    1362:	60 93 46 01 	sts	0x0146, r22

  // init signals
  PAR_DATA_DDR = 0x00;
    1366:	1a b8       	out	0x0a, r1	; 10
  PAR_STATUS_PIN &= ~BUSY;
    1368:	e6 e2       	ldi	r30, 0x26	; 38
    136a:	f0 e0       	ldi	r31, 0x00	; 0
    136c:	80 81       	ld	r24, Z
    136e:	8b 7f       	andi	r24, 0xFB	; 251
    1370:	80 83       	st	Z, r24
}
    1372:	08 95       	ret

00001374 <pb_proto_get_line_status>:

uint8_t pb_proto_get_line_status(void) {
	uint8_t ubIn, ubStrobe, ubSelect, ubPOut;
	ubIn = PAR_STATUS_PIN;
    1374:	86 b1       	in	r24, 0x06	; 6
    1376:	28 2f       	mov	r18, r24
    1378:	30 e0       	ldi	r19, 0x00	; 0
    137a:	20 71       	andi	r18, 0x10	; 16
    137c:	30 70       	andi	r19, 0x00	; 0
    137e:	35 95       	asr	r19
    1380:	27 95       	ror	r18
    1382:	35 95       	asr	r19
    1384:	27 95       	ror	r18
    1386:	35 95       	asr	r19
    1388:	27 95       	ror	r18
    138a:	35 95       	asr	r19
    138c:	27 95       	ror	r18
    138e:	22 0f       	add	r18, r18
    1390:	33 1f       	adc	r19, r19
    1392:	88 70       	andi	r24, 0x08	; 8
    1394:	88 0f       	add	r24, r24
    1396:	88 0f       	add	r24, r24
  ubStrobe = (ubIn & NSTROBE) >> POUT_PIN;
  ubSelect = (ubIn & SEL)     >> SEL_PIN;
  ubPOut   = (ubIn & POUT)    >> NSTROBE_PIN;
  return ((ubPOut << 2) | (ubSelect << 1) | ubStrobe);
}
    1398:	82 2b       	or	r24, r18
    139a:	08 95       	ret

0000139c <pb_proto_request_recv>:
 * Sends data receive request (?) to Amiga.
 * Done as pulse on ACK line.
 */
void pb_proto_request_recv(void)
{
  PAR_STATUS_PORT &= ~NACK;
    139c:	e8 e2       	ldi	r30, 0x28	; 40
    139e:	f0 e0       	ldi	r31, 0x00	; 0
    13a0:	80 81       	ld	r24, Z
    13a2:	8d 7f       	andi	r24, 0xFD	; 253
    13a4:	80 83       	st	Z, r24
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    13a6:	81 e0       	ldi	r24, 0x01	; 1
    13a8:	8a 95       	dec	r24
    13aa:	f1 f7       	brne	.-4      	; 0x13a8 <pb_proto_request_recv+0xc>
  _delay_loop_1(1);
  PAR_STATUS_PORT |= NACK;
    13ac:	80 81       	ld	r24, Z
    13ae:	82 60       	ori	r24, 0x02	; 2
    13b0:	80 83       	st	Z, r24
  // TODO(KaiN#9): Perhaps should be longer as atmega clk is faster?
  trigger_ts = g_uwTimeStamp;
    13b2:	80 91 58 01 	lds	r24, 0x0158
    13b6:	90 91 59 01 	lds	r25, 0x0159
    13ba:	a0 91 5a 01 	lds	r26, 0x015A
    13be:	b0 91 5b 01 	lds	r27, 0x015B
    13c2:	80 93 48 01 	sts	0x0148, r24
    13c6:	90 93 49 01 	sts	0x0149, r25
    13ca:	a0 93 4a 01 	sts	0x014A, r26
    13ce:	b0 93 4b 01 	sts	0x014B, r27
}
    13d2:	08 95       	ret

000013d4 <wait_req>:
 * Waits for PaperOut pin state specified by ubReqValue, for ubStateFlag purposes.
 * @param ubReqValue Requested PaperOut pin state (1: hi, 0: lo)
 * @param ubStateFlag For debugging purposes. Flag is appended to return value.
 * @return wait result - PBPROTO_STATUS_OK on success, otherwise error occured.
 */
static uint8_t wait_req(uint8_t ubReqValue, uint8_t ubStateFlag) {
    13d4:	78 2f       	mov	r23, r24
  // wait for new REQ value
  g_uwTimer100us = 0;
    13d6:	10 92 57 01 	sts	0x0157, r1
    13da:	10 92 56 01 	sts	0x0156, r1
  while(g_uwTimer100us < pb_proto_timeout) {
    13de:	40 91 3a 01 	lds	r20, 0x013A
    13e2:	50 91 3b 01 	lds	r21, 0x013B
		uint8_t ubIn = PAR_STATUS_PIN;
    13e6:	e6 e2       	ldi	r30, 0x26	; 38
    13e8:	f0 e0       	ldi	r31, 0x00	; 0
    13ea:	15 c0       	rjmp	.+42     	; 0x1416 <wait_req+0x42>
    13ec:	80 81       	ld	r24, Z
    uint8_t ubPOut = (ubIn & POUT) >> POUT_PIN;
    13ee:	28 2f       	mov	r18, r24
    13f0:	30 e0       	ldi	r19, 0x00	; 0
    if(ubReqValue == ubPOut)
    13f2:	c9 01       	movw	r24, r18
    13f4:	88 70       	andi	r24, 0x08	; 8
    13f6:	90 70       	andi	r25, 0x00	; 0
    13f8:	95 95       	asr	r25
    13fa:	87 95       	ror	r24
    13fc:	95 95       	asr	r25
    13fe:	87 95       	ror	r24
    1400:	95 95       	asr	r25
    1402:	87 95       	ror	r24
    1404:	78 17       	cp	r23, r24
    1406:	11 f4       	brne	.+4      	; 0x140c <wait_req+0x38>
    1408:	81 e0       	ldi	r24, 0x01	; 1
    140a:	08 95       	ret
      return PBPROTO_STATUS_OK;
    // during transfer client aborted and removed SEL
    if(!(ubIn & SEL))
    140c:	24 fd       	sbrc	r18, 4
    140e:	03 c0       	rjmp	.+6      	; 0x1416 <wait_req+0x42>
      return PBPROTO_STATUS_LOST_SELECT | ubStateFlag;
    1410:	86 2f       	mov	r24, r22
    1412:	83 60       	ori	r24, 0x03	; 3
    1414:	08 95       	ret
 * @return wait result - PBPROTO_STATUS_OK on success, otherwise error occured.
 */
static uint8_t wait_req(uint8_t ubReqValue, uint8_t ubStateFlag) {
  // wait for new REQ value
  g_uwTimer100us = 0;
  while(g_uwTimer100us < pb_proto_timeout) {
    1416:	80 91 56 01 	lds	r24, 0x0156
    141a:	90 91 57 01 	lds	r25, 0x0157
    141e:	84 17       	cp	r24, r20
    1420:	95 07       	cpc	r25, r21
    1422:	20 f3       	brcs	.-56     	; 0x13ec <wait_req+0x18>
      return PBPROTO_STATUS_OK;
    // during transfer client aborted and removed SEL
    if(!(ubIn & SEL))
      return PBPROTO_STATUS_LOST_SELECT | ubStateFlag;
  }
  return PBPROTO_STATUS_TIMEOUT | ubStateFlag;
    1424:	86 2f       	mov	r24, r22
    1426:	82 60       	ori	r24, 0x02	; 2
}
    1428:	08 95       	ret

0000142a <pb_proto_handle>:
 * - prepares response for recv
 * - does normal/burst comm with Amiga
 * - waits a bit for SEL=0, then sets BUSY=0
 * - processes packet sent by Amiga
 */
uint8_t pb_proto_handle(void) {
    142a:	2f 92       	push	r2
    142c:	3f 92       	push	r3
    142e:	4f 92       	push	r4
    1430:	5f 92       	push	r5
    1432:	6f 92       	push	r6
    1434:	7f 92       	push	r7
    1436:	8f 92       	push	r8
    1438:	9f 92       	push	r9
    143a:	af 92       	push	r10
    143c:	bf 92       	push	r11
    143e:	cf 92       	push	r12
    1440:	df 92       	push	r13
    1442:	ef 92       	push	r14
    1444:	ff 92       	push	r15
    1446:	0f 93       	push	r16
    1448:	1f 93       	push	r17
    144a:	df 93       	push	r29
    144c:	cf 93       	push	r28
    144e:	00 d0       	rcall	.+0      	; 0x1450 <pb_proto_handle+0x26>
    1450:	cd b7       	in	r28, 0x3d	; 61
    1452:	de b7       	in	r29, 0x3e	; 62
  uint8_t result;
  pb_proto_stat_t *ps = &pb_proto_stat;

  // handle server side of plipbox protocol
  ps->cmd = 0;
    1454:	10 92 6f 01 	sts	0x016F, r1

  // make sure that SEL == 1 and REQ == 0
  if(!(PAR_STATUS_PIN & SEL) || (PAR_STATUS_PIN & POUT)) {
    1458:	34 9b       	sbis	0x06, 4	; 6
    145a:	02 c0       	rjmp	.+4      	; 0x1460 <pb_proto_handle+0x36>
    145c:	33 9b       	sbis	0x06, 3	; 6
    145e:	04 c0       	rjmp	.+8      	; 0x1468 <pb_proto_handle+0x3e>
    ps->status = PBPROTO_STATUS_IDLE;
    1460:	10 92 70 01 	sts	0x0170, r1
    1464:	80 e0       	ldi	r24, 0x00	; 0
    1466:	ad c2       	rjmp	.+1370   	; 0x19c2 <pb_proto_handle+0x598>
    return PBPROTO_STATUS_IDLE;
  }

  // Read command byte
  uint8_t cmd = PAR_DATA_PIN;
    1468:	a9 b0       	in	r10, 0x09	; 9

  // Amiga wants to receive data - prepare
  uint16_t pkt_size = 0;
    146a:	1a 82       	std	Y+2, r1	; 0x02
    146c:	19 82       	std	Y+1, r1	; 0x01
  if((cmd == PBPROTO_CMD_RECV) || (cmd == PBPROTO_CMD_RECV_BURST)) {
    146e:	22 e2       	ldi	r18, 0x22	; 34
    1470:	a2 16       	cp	r10, r18
    1472:	19 f0       	breq	.+6      	; 0x147a <pb_proto_handle+0x50>
    1474:	84 e4       	ldi	r24, 0x44	; 68
    1476:	a8 16       	cp	r10, r24
    1478:	61 f4       	brne	.+24     	; 0x1492 <pb_proto_handle+0x68>
    uint8_t res = packetFillFn(&pkt_size);
    147a:	e0 91 44 01 	lds	r30, 0x0144
    147e:	f0 91 45 01 	lds	r31, 0x0145
    1482:	ce 01       	movw	r24, r28
    1484:	01 96       	adiw	r24, 0x01	; 1
    1486:	09 95       	icall
    if(res != PBPROTO_STATUS_OK) {
    1488:	81 30       	cpi	r24, 0x01	; 1
    148a:	19 f0       	breq	.+6      	; 0x1492 <pb_proto_handle+0x68>
      ps->status = res;
    148c:	80 93 70 01 	sts	0x0170, r24
    1490:	98 c2       	rjmp	.+1328   	; 0x19c2 <pb_proto_handle+0x598>
      return res;
    }
  }

  // start timer
  uint32_t ts = g_uwTimeStamp;
    1492:	60 90 58 01 	lds	r6, 0x0158
    1496:	70 90 59 01 	lds	r7, 0x0159
    149a:	80 90 5a 01 	lds	r8, 0x015A
    149e:	90 90 5b 01 	lds	r9, 0x015B
    14a2:	10 92 85 00 	sts	0x0085, r1
    14a6:	10 92 84 00 	sts	0x0084, r1
  timerReset();

  // confirm cmd with RAK = 1
  PAR_STATUS_PORT |= BUSY;
    14aa:	e8 e2       	ldi	r30, 0x28	; 40
    14ac:	f0 e0       	ldi	r31, 0x00	; 0
    14ae:	80 81       	ld	r24, Z
    14b0:	84 60       	ori	r24, 0x04	; 4
    14b2:	80 83       	st	Z, r24

  uint16_t uwParDataSize = 0;
  switch(cmd) {
    14b4:	a2 e2       	ldi	r26, 0x22	; 34
    14b6:	aa 16       	cp	r10, r26
    14b8:	a1 f0       	breq	.+40     	; 0x14e2 <pb_proto_handle+0xb8>
    14ba:	aa 15       	cp	r26, r10
    14bc:	20 f0       	brcs	.+8      	; 0x14c6 <pb_proto_handle+0x9c>
    14be:	b1 e1       	ldi	r27, 0x11	; 17
    14c0:	ab 16       	cp	r10, r27
    14c2:	49 f4       	brne	.+18     	; 0x14d6 <pb_proto_handle+0xac>
    14c4:	75 c0       	rjmp	.+234    	; 0x15b0 <pb_proto_handle+0x186>
    14c6:	e3 e3       	ldi	r30, 0x33	; 51
    14c8:	ae 16       	cp	r10, r30
    14ca:	09 f4       	brne	.+2      	; 0x14ce <pb_proto_handle+0xa4>
    14cc:	7a c1       	rjmp	.+756    	; 0x17c2 <pb_proto_handle+0x398>
    14ce:	f4 e4       	ldi	r31, 0x44	; 68
    14d0:	af 16       	cp	r10, r31
    14d2:	09 f4       	brne	.+2      	; 0x14d6 <pb_proto_handle+0xac>
    14d4:	dd c0       	rjmp	.+442    	; 0x1690 <pb_proto_handle+0x266>
    14d6:	bb 24       	eor	r11, r11
    14d8:	68 94       	set
    14da:	b2 f8       	bld	r11, 2
    14dc:	cc 24       	eor	r12, r12
    14de:	dd 24       	eor	r13, r13
    14e0:	fc c1       	rjmp	.+1016   	; 0x18da <pb_proto_handle+0x4b0>
    case PBPROTO_CMD_RECV:
      result = cmd_recv(pkt_size, &uwParDataSize);
    14e2:	e9 80       	ldd	r14, Y+1	; 0x01
    14e4:	fa 80       	ldd	r15, Y+2	; 0x02
 */
static uint8_t cmd_recv(uint16_t uwSize, uint16_t *pWriteSize)
{
	uint8_t ubStatus;

  PAR_DATA_DDR = 0xFF;
    14e6:	8f ef       	ldi	r24, 0xFF	; 255
    14e8:	8a b9       	out	0x0a, r24	; 10

  // Send packet size - high part
  ubStatus = wait_req(1, PBPROTO_STAGE_SIZE_HI);
    14ea:	81 e0       	ldi	r24, 0x01	; 1
    14ec:	60 e2       	ldi	r22, 0x20	; 32
    14ee:	0e 94 ea 09 	call	0x13d4	; 0x13d4 <wait_req>
    14f2:	b8 2e       	mov	r11, r24
  if(ubStatus != PBPROTO_STATUS_OK) {
    14f4:	21 e0       	ldi	r18, 0x01	; 1
    14f6:	82 17       	cp	r24, r18
    14f8:	09 f0       	breq	.+2      	; 0x14fc <pb_proto_handle+0xd2>
    14fa:	57 c0       	rjmp	.+174    	; 0x15aa <pb_proto_handle+0x180>
    return ubStatus;
    // NOTE(KaiN): return without DDR switchback
  }
  PAR_DATA_PORT = uwSize >> 8;
    14fc:	fb b8       	out	0x0b, r15	; 11
  PAR_STATUS_PORT &= ~BUSY;
    14fe:	e8 e2       	ldi	r30, 0x28	; 40
    1500:	f0 e0       	ldi	r31, 0x00	; 0
    1502:	80 81       	ld	r24, Z
    1504:	8b 7f       	andi	r24, 0xFB	; 251
    1506:	80 83       	st	Z, r24

  // Send packet size - low part
  ubStatus = wait_req(0, PBPROTO_STAGE_SIZE_LO);
    1508:	80 e0       	ldi	r24, 0x00	; 0
    150a:	60 e3       	ldi	r22, 0x30	; 48
    150c:	0e 94 ea 09 	call	0x13d4	; 0x13d4 <wait_req>
    1510:	b8 2e       	mov	r11, r24
  if(ubStatus != PBPROTO_STATUS_OK) {
    1512:	81 e0       	ldi	r24, 0x01	; 1
    1514:	b8 16       	cp	r11, r24
    1516:	09 f0       	breq	.+2      	; 0x151a <pb_proto_handle+0xf0>
    1518:	48 c0       	rjmp	.+144    	; 0x15aa <pb_proto_handle+0x180>
    return ubStatus;
    // NOTE(KaiN): return without DDR switchback
  }
  PAR_DATA_PORT = uwSize & 0xFF;
    151a:	eb b8       	out	0x0b, r14	; 11
  PAR_STATUS_PORT |= BUSY;
    151c:	e8 e2       	ldi	r30, 0x28	; 40
    151e:	f0 e0       	ldi	r31, 0x00	; 0
    1520:	80 81       	ld	r24, Z
    1522:	84 60       	ori	r24, 0x04	; 4
    1524:	80 83       	st	Z, r24
  const uint8_t *ptr = g_pDataBuffer;
  uint8_t ubPOutWait = 1;
  // Original plipbox had following loop operating on words, so size has to be
  // rounded up
  // TODO(KaiN#9): Make odd transfers safe?
  uwSize = (uwSize+1)&0xFFFE;
    1526:	c7 01       	movw	r24, r14
    1528:	01 96       	adiw	r24, 0x01	; 1
    152a:	0f 2e       	mov	r0, r31
    152c:	fe ef       	ldi	r31, 0xFE	; 254
    152e:	2f 2e       	mov	r2, r31
    1530:	ff ef       	ldi	r31, 0xFF	; 255
    1532:	3f 2e       	mov	r3, r31
    1534:	f0 2d       	mov	r31, r0
    1536:	28 22       	and	r2, r24
    1538:	39 22       	and	r3, r25
  while(uwSize--) {
    153a:	21 14       	cp	r2, r1
    153c:	31 04       	cpc	r3, r1
    153e:	61 f1       	breq	.+88     	; 0x1598 <pb_proto_handle+0x16e>
    1540:	01 e0       	ldi	r16, 0x01	; 1
    1542:	0f 2e       	mov	r0, r31
    1544:	ff e7       	ldi	r31, 0x7F	; 127
    1546:	ef 2e       	mov	r14, r31
    1548:	f1 e0       	ldi	r31, 0x01	; 1
    154a:	ff 2e       	mov	r15, r31
    154c:	f0 2d       	mov	r31, r0
    154e:	cc 24       	eor	r12, r12
    1550:	dd 24       	eor	r13, r13
    ubStatus = wait_req(ubPOutWait, PBPROTO_STAGE_DATA);
    if(ubStatus != PBPROTO_STATUS_OK)
      break;
    PAR_DATA_PORT = *(ptr++);
    PAR_STATUS_PORT ^= BUSY;
    1552:	0f 2e       	mov	r0, r31
    1554:	f8 e2       	ldi	r31, 0x28	; 40
    1556:	4f 2e       	mov	r4, r31
    1558:	55 24       	eor	r5, r5
    155a:	f0 2d       	mov	r31, r0
    155c:	14 e0       	ldi	r17, 0x04	; 4
  // Original plipbox had following loop operating on words, so size has to be
  // rounded up
  // TODO(KaiN#9): Make odd transfers safe?
  uwSize = (uwSize+1)&0xFFFE;
  while(uwSize--) {
    ubStatus = wait_req(ubPOutWait, PBPROTO_STAGE_DATA);
    155e:	80 2f       	mov	r24, r16
    1560:	60 e4       	ldi	r22, 0x40	; 64
    1562:	0e 94 ea 09 	call	0x13d4	; 0x13d4 <wait_req>
    1566:	b8 2e       	mov	r11, r24
    if(ubStatus != PBPROTO_STATUS_OK)
    1568:	a1 e0       	ldi	r26, 0x01	; 1
    156a:	8a 17       	cp	r24, r26
    156c:	e1 f4       	brne	.+56     	; 0x15a6 <pb_proto_handle+0x17c>
      break;
    PAR_DATA_PORT = *(ptr++);
    156e:	f7 01       	movw	r30, r14
    1570:	80 81       	ld	r24, Z
    1572:	ab e2       	ldi	r26, 0x2B	; 43
    1574:	b0 e0       	ldi	r27, 0x00	; 0
    1576:	8c 93       	st	X, r24
    PAR_STATUS_PORT ^= BUSY;
    1578:	f2 01       	movw	r30, r4
    157a:	80 81       	ld	r24, Z
    157c:	81 27       	eor	r24, r17
    157e:	80 83       	st	Z, r24
    ++uwWriteSize;
    1580:	08 94       	sec
    1582:	c1 1c       	adc	r12, r1
    1584:	d1 1c       	adc	r13, r1
  uint8_t ubPOutWait = 1;
  // Original plipbox had following loop operating on words, so size has to be
  // rounded up
  // TODO(KaiN#9): Make odd transfers safe?
  uwSize = (uwSize+1)&0xFFFE;
  while(uwSize--) {
    1586:	2c 14       	cp	r2, r12
    1588:	3d 04       	cpc	r3, r13
    158a:	41 f0       	breq	.+16     	; 0x159c <pb_proto_handle+0x172>
    ubStatus = wait_req(ubPOutWait, PBPROTO_STAGE_DATA);
    if(ubStatus != PBPROTO_STATUS_OK)
      break;
    PAR_DATA_PORT = *(ptr++);
    158c:	08 94       	sec
    158e:	e1 1c       	adc	r14, r1
    1590:	f1 1c       	adc	r15, r1
    PAR_STATUS_PORT ^= BUSY;
    ++uwWriteSize;
    ubPOutWait ^= 1;
    1592:	f1 e0       	ldi	r31, 0x01	; 1
    1594:	0f 27       	eor	r16, r31
    1596:	e3 cf       	rjmp	.-58     	; 0x155e <pb_proto_handle+0x134>
    1598:	cc 24       	eor	r12, r12
    159a:	dd 24       	eor	r13, r13
  }

  // Final wait
  if(ubStatus == PBPROTO_STATUS_OK)
    ubStatus = wait_req(1, PBPROTO_STAGE_LAST_DATA);
    159c:	81 e0       	ldi	r24, 0x01	; 1
    159e:	60 e5       	ldi	r22, 0x50	; 80
    15a0:	0e 94 ea 09 	call	0x13d4	; 0x13d4 <wait_req>
    15a4:	b8 2e       	mov	r11, r24

  // [IN]
  PAR_DATA_DDR = 0x00;
    15a6:	1a b8       	out	0x0a, r1	; 10
    15a8:	98 c1       	rjmp	.+816    	; 0x18da <pb_proto_handle+0x4b0>
    15aa:	cc 24       	eor	r12, r12
    15ac:	dd 24       	eor	r13, r13
    15ae:	95 c1       	rjmp	.+810    	; 0x18da <pb_proto_handle+0x4b0>
{
  uint8_t ubStatus;
  uint16_t uwSize;

  // --- get size hi ---
  ubStatus = wait_req(1, PBPROTO_STAGE_SIZE_HI);
    15b0:	81 e0       	ldi	r24, 0x01	; 1
    15b2:	60 e2       	ldi	r22, 0x20	; 32
    15b4:	0e 94 ea 09 	call	0x13d4	; 0x13d4 <wait_req>
    15b8:	b8 2e       	mov	r11, r24
  if(ubStatus != PBPROTO_STATUS_OK)
    15ba:	21 e0       	ldi	r18, 0x01	; 1
    15bc:	82 17       	cp	r24, r18
    15be:	09 f0       	breq	.+2      	; 0x15c2 <pb_proto_handle+0x198>
    15c0:	64 c0       	rjmp	.+200    	; 0x168a <pb_proto_handle+0x260>
    return ubStatus;
  uwSize = PAR_DATA_PIN << 8;
    15c2:	09 b1       	in	r16, 0x09	; 9
  PAR_STATUS_PORT &= ~BUSY;
    15c4:	e8 e2       	ldi	r30, 0x28	; 40
    15c6:	f0 e0       	ldi	r31, 0x00	; 0
    15c8:	80 81       	ld	r24, Z
    15ca:	8b 7f       	andi	r24, 0xFB	; 251
    15cc:	80 83       	st	Z, r24

  // --- get size lo ---
  ubStatus = wait_req(0, PBPROTO_STAGE_SIZE_LO);
    15ce:	80 e0       	ldi	r24, 0x00	; 0
    15d0:	60 e3       	ldi	r22, 0x30	; 48
    15d2:	0e 94 ea 09 	call	0x13d4	; 0x13d4 <wait_req>
    15d6:	b8 2e       	mov	r11, r24
  if(ubStatus != PBPROTO_STATUS_OK)
    15d8:	81 e0       	ldi	r24, 0x01	; 1
    15da:	b8 16       	cp	r11, r24
    15dc:	09 f0       	breq	.+2      	; 0x15e0 <pb_proto_handle+0x1b6>
    15de:	55 c0       	rjmp	.+170    	; 0x168a <pb_proto_handle+0x260>
    return ubStatus;
  uwSize |= PAR_DATA_PIN;
    15e0:	29 b1       	in	r18, 0x09	; 9

  // --- get size hi ---
  ubStatus = wait_req(1, PBPROTO_STAGE_SIZE_HI);
  if(ubStatus != PBPROTO_STATUS_OK)
    return ubStatus;
  uwSize = PAR_DATA_PIN << 8;
    15e2:	90 2f       	mov	r25, r16
    15e4:	80 e0       	ldi	r24, 0x00	; 0

  // --- get size lo ---
  ubStatus = wait_req(0, PBPROTO_STAGE_SIZE_LO);
  if(ubStatus != PBPROTO_STATUS_OK)
    return ubStatus;
  uwSize |= PAR_DATA_PIN;
    15e6:	30 e0       	ldi	r19, 0x00	; 0
    15e8:	28 2b       	or	r18, r24
    15ea:	39 2b       	or	r19, r25
  PAR_STATUS_PORT ^= BUSY;
    15ec:	e8 e2       	ldi	r30, 0x28	; 40
    15ee:	f0 e0       	ldi	r31, 0x00	; 0
    15f0:	80 81       	ld	r24, Z
    15f2:	94 e0       	ldi	r25, 0x04	; 4
    15f4:	89 27       	eor	r24, r25
    15f6:	80 83       	st	Z, r24

  // Check with buffer size
  if(uwSize > DATABUF_SIZE) {
    15f8:	a5 e0       	ldi	r26, 0x05	; 5
    15fa:	2b 3e       	cpi	r18, 0xEB	; 235
    15fc:	3a 07       	cpc	r19, r26
    15fe:	38 f0       	brcs	.+14     	; 0x160e <pb_proto_handle+0x1e4>
    1600:	0f 2e       	mov	r0, r31
    1602:	f5 e0       	ldi	r31, 0x05	; 5
    1604:	bf 2e       	mov	r11, r31
    1606:	f0 2d       	mov	r31, r0
    1608:	cc 24       	eor	r12, r12
    160a:	dd 24       	eor	r13, r13
    160c:	66 c1       	rjmp	.+716    	; 0x18da <pb_proto_handle+0x4b0>
  }

  // Original plipbox had following loop operating on words, so size has to be
  // rounded up
  // TODO(KaiN#9): Make odd transfers safe?
  uwSize = (uwSize+1)&0xFFFE;
    160e:	c9 01       	movw	r24, r18
    1610:	01 96       	adiw	r24, 0x01	; 1
    1612:	0f 2e       	mov	r0, r31
    1614:	fe ef       	ldi	r31, 0xFE	; 254
    1616:	2f 2e       	mov	r2, r31
    1618:	ff ef       	ldi	r31, 0xFF	; 255
    161a:	3f 2e       	mov	r3, r31
    161c:	f0 2d       	mov	r31, r0
    161e:	28 22       	and	r2, r24
    1620:	39 22       	and	r3, r25

  // Packet read loop
  uint16_t uwReadSize = 0;
  uint8_t *ptr = g_pDataBuffer;
  uint8_t ubPOutWait = 1;
  while(uwSize--) {
    1622:	21 14       	cp	r2, r1
    1624:	31 04       	cpc	r3, r1
    1626:	71 f1       	breq	.+92     	; 0x1684 <pb_proto_handle+0x25a>
    1628:	01 e0       	ldi	r16, 0x01	; 1
    162a:	0f 2e       	mov	r0, r31
    162c:	ff e7       	ldi	r31, 0x7F	; 127
    162e:	ef 2e       	mov	r14, r31
    1630:	f1 e0       	ldi	r31, 0x01	; 1
    1632:	ff 2e       	mov	r15, r31
    1634:	f0 2d       	mov	r31, r0
    1636:	cc 24       	eor	r12, r12
    1638:	dd 24       	eor	r13, r13
    ubStatus = wait_req(ubPOutWait, PBPROTO_STAGE_DATA);
    if(ubStatus != PBPROTO_STATUS_OK)
      break;
    *(ptr++) = PAR_DATA_PIN;
    PAR_STATUS_PORT ^= BUSY;
    163a:	0f 2e       	mov	r0, r31
    163c:	f8 e2       	ldi	r31, 0x28	; 40
    163e:	4f 2e       	mov	r4, r31
    1640:	55 24       	eor	r5, r5
    1642:	f0 2d       	mov	r31, r0
    1644:	14 e0       	ldi	r17, 0x04	; 4
  // Packet read loop
  uint16_t uwReadSize = 0;
  uint8_t *ptr = g_pDataBuffer;
  uint8_t ubPOutWait = 1;
  while(uwSize--) {
    ubStatus = wait_req(ubPOutWait, PBPROTO_STAGE_DATA);
    1646:	80 2f       	mov	r24, r16
    1648:	60 e4       	ldi	r22, 0x40	; 64
    164a:	0e 94 ea 09 	call	0x13d4	; 0x13d4 <wait_req>
    164e:	b8 2e       	mov	r11, r24
    if(ubStatus != PBPROTO_STATUS_OK)
    1650:	b1 e0       	ldi	r27, 0x01	; 1
    1652:	8b 17       	cp	r24, r27
    1654:	09 f0       	breq	.+2      	; 0x1658 <pb_proto_handle+0x22e>
    1656:	41 c1       	rjmp	.+642    	; 0x18da <pb_proto_handle+0x4b0>
      break;
    *(ptr++) = PAR_DATA_PIN;
    1658:	e9 e2       	ldi	r30, 0x29	; 41
    165a:	f0 e0       	ldi	r31, 0x00	; 0
    165c:	80 81       	ld	r24, Z
    165e:	d7 01       	movw	r26, r14
    1660:	8c 93       	st	X, r24
    PAR_STATUS_PORT ^= BUSY;
    1662:	f2 01       	movw	r30, r4
    1664:	80 81       	ld	r24, Z
    1666:	81 27       	eor	r24, r17
    1668:	80 83       	st	Z, r24
    ubPOutWait ^= 1;
    uwReadSize++;
    166a:	08 94       	sec
    166c:	c1 1c       	adc	r12, r1
    166e:	d1 1c       	adc	r13, r1

  // Packet read loop
  uint16_t uwReadSize = 0;
  uint8_t *ptr = g_pDataBuffer;
  uint8_t ubPOutWait = 1;
  while(uwSize--) {
    1670:	2c 14       	cp	r2, r12
    1672:	3d 04       	cpc	r3, r13
    1674:	09 f4       	brne	.+2      	; 0x1678 <pb_proto_handle+0x24e>
    1676:	31 c1       	rjmp	.+610    	; 0x18da <pb_proto_handle+0x4b0>
    ubStatus = wait_req(ubPOutWait, PBPROTO_STAGE_DATA);
    if(ubStatus != PBPROTO_STATUS_OK)
      break;
    *(ptr++) = PAR_DATA_PIN;
    1678:	08 94       	sec
    167a:	e1 1c       	adc	r14, r1
    167c:	f1 1c       	adc	r15, r1
    PAR_STATUS_PORT ^= BUSY;
    ubPOutWait ^= 1;
    167e:	f1 e0       	ldi	r31, 0x01	; 1
    1680:	0f 27       	eor	r16, r31
    1682:	e1 cf       	rjmp	.-62     	; 0x1646 <pb_proto_handle+0x21c>
    1684:	cc 24       	eor	r12, r12
    1686:	dd 24       	eor	r13, r13
    1688:	28 c1       	rjmp	.+592    	; 0x18da <pb_proto_handle+0x4b0>
    168a:	cc 24       	eor	r12, r12
    168c:	dd 24       	eor	r13, r13
    168e:	25 c1       	rjmp	.+586    	; 0x18da <pb_proto_handle+0x4b0>
      break;
    case PBPROTO_CMD_SEND:
      result = cmd_send(&uwParDataSize);
      break;
    case PBPROTO_CMD_RECV_BURST:
      result = cmd_recv_burst(pkt_size, &uwParDataSize);
    1690:	e9 80       	ldd	r14, Y+1	; 0x01
    1692:	fa 80       	ldd	r15, Y+2	; 0x02
 */
static uint8_t cmd_recv_burst(uint16_t size, uint16_t *ret_size) {
  uint8_t status;

  // --- set packet size hi
  status = wait_req(1, PBPROTO_STAGE_SIZE_HI);
    1694:	81 e0       	ldi	r24, 0x01	; 1
    1696:	60 e2       	ldi	r22, 0x20	; 32
    1698:	0e 94 ea 09 	call	0x13d4	; 0x13d4 <wait_req>
    169c:	b8 2e       	mov	r11, r24
  if(status != PBPROTO_STATUS_OK)
    169e:	21 e0       	ldi	r18, 0x01	; 1
    16a0:	82 17       	cp	r24, r18
    16a2:	09 f0       	breq	.+2      	; 0x16a6 <pb_proto_handle+0x27c>
    16a4:	8b c0       	rjmp	.+278    	; 0x17bc <pb_proto_handle+0x392>
    return status;

	PAR_DATA_DDR = 0xFF;
    16a6:	8f ef       	ldi	r24, 0xFF	; 255
    16a8:	8a b9       	out	0x0a, r24	; 10
	PAR_DATA_PORT = size >> 8;
    16aa:	fb b8       	out	0x0b, r15	; 11
	PAR_STATUS_PORT &= ~BUSY;
    16ac:	e8 e2       	ldi	r30, 0x28	; 40
    16ae:	f0 e0       	ldi	r31, 0x00	; 0
    16b0:	80 81       	ld	r24, Z
    16b2:	8b 7f       	andi	r24, 0xFB	; 251
    16b4:	80 83       	st	Z, r24

  // --- set packet size lo ---
  status = wait_req(0, PBPROTO_STAGE_SIZE_LO);
    16b6:	80 e0       	ldi	r24, 0x00	; 0
    16b8:	60 e3       	ldi	r22, 0x30	; 48
    16ba:	0e 94 ea 09 	call	0x13d4	; 0x13d4 <wait_req>
    16be:	b8 2e       	mov	r11, r24
  if(status != PBPROTO_STATUS_OK)
    16c0:	81 e0       	ldi	r24, 0x01	; 1
    16c2:	b8 16       	cp	r11, r24
    16c4:	09 f0       	breq	.+2      	; 0x16c8 <pb_proto_handle+0x29e>
    16c6:	7a c0       	rjmp	.+244    	; 0x17bc <pb_proto_handle+0x392>
    return status;

	PAR_DATA_PORT = size & 0xFF;
    16c8:	eb b8       	out	0x0b, r14	; 11
	PAR_STATUS_PORT ^= BUSY;
    16ca:	e8 e2       	ldi	r30, 0x28	; 40
    16cc:	f0 e0       	ldi	r31, 0x00	; 0
    16ce:	80 81       	ld	r24, Z
    16d0:	94 e0       	ldi	r25, 0x04	; 4
    16d2:	89 27       	eor	r24, r25
    16d4:	80 83       	st	Z, r24

  // --- burst ready? ---
  status = wait_req(1, PBPROTO_STAGE_DATA);
    16d6:	81 e0       	ldi	r24, 0x01	; 1
    16d8:	60 e4       	ldi	r22, 0x40	; 64
    16da:	0e 94 ea 09 	call	0x13d4	; 0x13d4 <wait_req>
    16de:	b8 2e       	mov	r11, r24
  if(status != PBPROTO_STATUS_OK)
    16e0:	a1 e0       	ldi	r26, 0x01	; 1
    16e2:	8a 17       	cp	r24, r26
    16e4:	09 f0       	breq	.+2      	; 0x16e8 <pb_proto_handle+0x2be>
    16e6:	6a c0       	rjmp	.+212    	; 0x17bc <pb_proto_handle+0x392>
    return status;

  // round to even and convert to words
  uint16_t words = (size + 1) >> 1;
    16e8:	c7 01       	movw	r24, r14
    16ea:	01 96       	adiw	r24, 0x01	; 1
    16ec:	ac 01       	movw	r20, r24
    16ee:	56 95       	lsr	r21
    16f0:	47 95       	ror	r20
  uint16_t i;
  uint8_t *ptr = g_pDataBuffer;

  // ----- burst loop -----
  // BEGIN TIME CRITICAL
  cli();
    16f2:	f8 94       	cli
	PAR_STATUS_PORT ^= BUSY;
    16f4:	e8 e2       	ldi	r30, 0x28	; 40
    16f6:	f0 e0       	ldi	r31, 0x00	; 0
    16f8:	80 81       	ld	r24, Z
    16fa:	94 e0       	ldi	r25, 0x04	; 4
    16fc:	89 27       	eor	r24, r25
    16fe:	80 83       	st	Z, r24
  for(i=0;i<words;i++) {
    1700:	41 15       	cp	r20, r1
    1702:	51 05       	cpc	r21, r1
    1704:	91 f1       	breq	.+100    	; 0x176a <pb_proto_handle+0x340>
    1706:	0f e7       	ldi	r16, 0x7F	; 127
    1708:	11 e0       	ldi	r17, 0x01	; 1
    170a:	20 e0       	ldi	r18, 0x00	; 0
    170c:	30 e0       	ldi	r19, 0x00	; 0
    170e:	9f e0       	ldi	r25, 0x0F	; 15
    BURST_DELAY;
    PAR_DATA_PORT = *(ptr++);
    1710:	6b e2       	ldi	r22, 0x2B	; 43
    1712:	70 e0       	ldi	r23, 0x00	; 0

    // wait REQ == 0
    while((PAR_STATUS_PIN & POUT) && (PAR_STATUS_PIN & SEL));
    1714:	e6 e2       	ldi	r30, 0x26	; 38
    1716:	f0 e0       	ldi	r31, 0x00	; 0
    1718:	89 2f       	mov	r24, r25
    171a:	8a 95       	dec	r24
    171c:	f1 f7       	brne	.-4      	; 0x171a <pb_proto_handle+0x2f0>
  // BEGIN TIME CRITICAL
  cli();
	PAR_STATUS_PORT ^= BUSY;
  for(i=0;i<words;i++) {
    BURST_DELAY;
    PAR_DATA_PORT = *(ptr++);
    171e:	d8 01       	movw	r26, r16
    1720:	8c 91       	ld	r24, X
    1722:	db 01       	movw	r26, r22
    1724:	8c 93       	st	X, r24

    // wait REQ == 0
    while((PAR_STATUS_PIN & POUT) && (PAR_STATUS_PIN & SEL));
    1726:	80 81       	ld	r24, Z
    1728:	83 ff       	sbrs	r24, 3
    172a:	03 c0       	rjmp	.+6      	; 0x1732 <pb_proto_handle+0x308>
    172c:	80 81       	ld	r24, Z
    172e:	84 fd       	sbrc	r24, 4
    1730:	fa cf       	rjmp	.-12     	; 0x1726 <pb_proto_handle+0x2fc>
		if(!(PAR_STATUS_PIN & SEL))
    1732:	80 81       	ld	r24, Z
    1734:	84 ff       	sbrs	r24, 4
    1736:	1b c0       	rjmp	.+54     	; 0x176e <pb_proto_handle+0x344>
    1738:	89 2f       	mov	r24, r25
    173a:	8a 95       	dec	r24
    173c:	f1 f7       	brne	.-4      	; 0x173a <pb_proto_handle+0x310>
			break;

    BURST_DELAY;
    PAR_DATA_PORT = *(ptr++);
    173e:	d8 01       	movw	r26, r16
    1740:	11 96       	adiw	r26, 0x01	; 1
    1742:	8c 91       	ld	r24, X
    1744:	db 01       	movw	r26, r22
    1746:	8c 93       	st	X, r24

    // wait REQ == 1
    while(!(PAR_STATUS_PIN & POUT) && (PAR_STATUS_PIN & SEL));
    1748:	80 81       	ld	r24, Z
    174a:	83 fd       	sbrc	r24, 3
    174c:	03 c0       	rjmp	.+6      	; 0x1754 <pb_proto_handle+0x32a>
    174e:	80 81       	ld	r24, Z
    1750:	84 fd       	sbrc	r24, 4
    1752:	fa cf       	rjmp	.-12     	; 0x1748 <pb_proto_handle+0x31e>
		if(!(PAR_STATUS_PIN & SEL))
    1754:	80 81       	ld	r24, Z
    1756:	84 ff       	sbrs	r24, 4
    1758:	0a c0       	rjmp	.+20     	; 0x176e <pb_proto_handle+0x344>

  // ----- burst loop -----
  // BEGIN TIME CRITICAL
  cli();
	PAR_STATUS_PORT ^= BUSY;
  for(i=0;i<words;i++) {
    175a:	2f 5f       	subi	r18, 0xFF	; 255
    175c:	3f 4f       	sbci	r19, 0xFF	; 255
    175e:	24 17       	cp	r18, r20
    1760:	35 07       	cpc	r19, r21
    1762:	28 f4       	brcc	.+10     	; 0x176e <pb_proto_handle+0x344>
 * - prepares response for recv
 * - does normal/burst comm with Amiga
 * - waits a bit for SEL=0, then sets BUSY=0
 * - processes packet sent by Amiga
 */
uint8_t pb_proto_handle(void) {
    1764:	0e 5f       	subi	r16, 0xFE	; 254
    1766:	1f 4f       	sbci	r17, 0xFF	; 255
    1768:	d7 cf       	rjmp	.-82     	; 0x1718 <pb_proto_handle+0x2ee>
    176a:	20 e0       	ldi	r18, 0x00	; 0
    176c:	30 e0       	ldi	r19, 0x00	; 0
  sei();
  // END TIME CRITICAL

	// TODO(KaiN#9): WTF with label/goto
  // final wait REQ == 0
  while(PAR_STATUS_PIN & POUT)
    176e:	e6 e2       	ldi	r30, 0x26	; 38
    1770:	f0 e0       	ldi	r31, 0x00	; 0
    if(!(PAR_STATUS_PIN & SEL))
			goto recv_burst_exit;

	PAR_STATUS_PORT |= BUSY;
    1772:	a8 e2       	ldi	r26, 0x28	; 40
    1774:	b0 e0       	ldi	r27, 0x00	; 0
    while(!(PAR_STATUS_PIN & POUT) && (PAR_STATUS_PIN & SEL));
		if(!(PAR_STATUS_PIN & SEL))
			break;
  }
  recv_burst_exit:
  sei();
    1776:	78 94       	sei
    1778:	03 c0       	rjmp	.+6      	; 0x1780 <pb_proto_handle+0x356>
  // END TIME CRITICAL

	// TODO(KaiN#9): WTF with label/goto
  // final wait REQ == 0
  while(PAR_STATUS_PIN & POUT)
    if(!(PAR_STATUS_PIN & SEL))
    177a:	80 81       	ld	r24, Z
    177c:	84 ff       	sbrs	r24, 4
    177e:	fb cf       	rjmp	.-10     	; 0x1776 <pb_proto_handle+0x34c>
  sei();
  // END TIME CRITICAL

	// TODO(KaiN#9): WTF with label/goto
  // final wait REQ == 0
  while(PAR_STATUS_PIN & POUT)
    1780:	80 81       	ld	r24, Z
    1782:	83 fd       	sbrc	r24, 3
    1784:	fa cf       	rjmp	.-12     	; 0x177a <pb_proto_handle+0x350>
    if(!(PAR_STATUS_PIN & SEL))
			goto recv_burst_exit;

	PAR_STATUS_PORT |= BUSY;
    1786:	8c 91       	ld	r24, X
    1788:	84 60       	ori	r24, 0x04	; 4
    178a:	8c 93       	st	X, r24
    178c:	03 c0       	rjmp	.+6      	; 0x1794 <pb_proto_handle+0x36a>

  // final wait REQ == 1
  while(!(PAR_STATUS_PIN & POUT))
    if(!(PAR_STATUS_PIN & SEL))
    178e:	80 81       	ld	r24, Z
    1790:	84 ff       	sbrs	r24, 4
    1792:	f1 cf       	rjmp	.-30     	; 0x1776 <pb_proto_handle+0x34c>
			goto recv_burst_exit;

	PAR_STATUS_PORT |= BUSY;

  // final wait REQ == 1
  while(!(PAR_STATUS_PIN & POUT))
    1794:	80 81       	ld	r24, Z
    1796:	83 ff       	sbrs	r24, 3
    1798:	fa cf       	rjmp	.-12     	; 0x178e <pb_proto_handle+0x364>
    if(!(PAR_STATUS_PIN & SEL))
			goto recv_burst_exit;

  // error?
  if(i<words)
    179a:	24 17       	cp	r18, r20
    179c:	35 07       	cpc	r19, r21
    179e:	20 f4       	brcc	.+8      	; 0x17a8 <pb_proto_handle+0x37e>
    17a0:	0f 2e       	mov	r0, r31
    17a2:	f2 e4       	ldi	r31, 0x42	; 66
    17a4:	bf 2e       	mov	r11, r31
    17a6:	f0 2d       	mov	r31, r0
    result = PBPROTO_STATUS_TIMEOUT | PBPROTO_STAGE_DATA;

  // final ACK
	PAR_STATUS_PORT &= ~BUSY;
    17a8:	e8 e2       	ldi	r30, 0x28	; 40
    17aa:	f0 e0       	ldi	r31, 0x00	; 0
    17ac:	80 81       	ld	r24, Z
    17ae:	8b 7f       	andi	r24, 0xFB	; 251
    17b0:	80 83       	st	Z, r24

  // [IN]
  PAR_DATA_DDR = 0x00;
    17b2:	1a b8       	out	0x0a, r1	; 10

  *ret_size = i << 1;
    17b4:	69 01       	movw	r12, r18
    17b6:	cc 0c       	add	r12, r12
    17b8:	dd 1c       	adc	r13, r13
    17ba:	8f c0       	rjmp	.+286    	; 0x18da <pb_proto_handle+0x4b0>
    17bc:	cc 24       	eor	r12, r12
    17be:	dd 24       	eor	r13, r13
    17c0:	8c c0       	rjmp	.+280    	; 0x18da <pb_proto_handle+0x4b0>
{
  uint16_t uwSize;
  uint8_t ubStatus;

  // --- packet size hi ---
  ubStatus = wait_req(1, PBPROTO_STAGE_SIZE_HI);
    17c2:	81 e0       	ldi	r24, 0x01	; 1
    17c4:	60 e2       	ldi	r22, 0x20	; 32
    17c6:	0e 94 ea 09 	call	0x13d4	; 0x13d4 <wait_req>
    17ca:	b8 2e       	mov	r11, r24
  if(ubStatus != PBPROTO_STATUS_OK)
    17cc:	b1 e0       	ldi	r27, 0x01	; 1
    17ce:	8b 17       	cp	r24, r27
    17d0:	09 f0       	breq	.+2      	; 0x17d4 <pb_proto_handle+0x3aa>
    17d2:	81 c0       	rjmp	.+258    	; 0x18d6 <pb_proto_handle+0x4ac>
    return ubStatus;

  uwSize = PAR_DATA_PIN << 8;
    17d4:	09 b1       	in	r16, 0x09	; 9
  PAR_STATUS_PORT &= ~BUSY;
    17d6:	e8 e2       	ldi	r30, 0x28	; 40
    17d8:	f0 e0       	ldi	r31, 0x00	; 0
    17da:	80 81       	ld	r24, Z
    17dc:	8b 7f       	andi	r24, 0xFB	; 251
    17de:	80 83       	st	Z, r24

  // --- packet size lo ---
  ubStatus = wait_req(0, PBPROTO_STAGE_SIZE_LO);
    17e0:	80 e0       	ldi	r24, 0x00	; 0
    17e2:	60 e3       	ldi	r22, 0x30	; 48
    17e4:	0e 94 ea 09 	call	0x13d4	; 0x13d4 <wait_req>
    17e8:	b8 2e       	mov	r11, r24
  if(ubStatus != PBPROTO_STATUS_OK)
    17ea:	e1 e0       	ldi	r30, 0x01	; 1
    17ec:	8e 17       	cp	r24, r30
    17ee:	09 f0       	breq	.+2      	; 0x17f2 <pb_proto_handle+0x3c8>
    17f0:	72 c0       	rjmp	.+228    	; 0x18d6 <pb_proto_handle+0x4ac>
    return ubStatus;

  uwSize |= PAR_DATA_PIN;
    17f2:	29 b1       	in	r18, 0x09	; 9
  // --- packet size hi ---
  ubStatus = wait_req(1, PBPROTO_STAGE_SIZE_HI);
  if(ubStatus != PBPROTO_STATUS_OK)
    return ubStatus;

  uwSize = PAR_DATA_PIN << 8;
    17f4:	90 2f       	mov	r25, r16
    17f6:	80 e0       	ldi	r24, 0x00	; 0
  // --- packet size lo ---
  ubStatus = wait_req(0, PBPROTO_STAGE_SIZE_LO);
  if(ubStatus != PBPROTO_STATUS_OK)
    return ubStatus;

  uwSize |= PAR_DATA_PIN;
    17f8:	30 e0       	ldi	r19, 0x00	; 0
    17fa:	82 2b       	or	r24, r18
    17fc:	93 2b       	or	r25, r19
  // delay SET_RAK until burst begin...

  // check size
  if(uwSize > DATABUF_SIZE)
    17fe:	f5 e0       	ldi	r31, 0x05	; 5
    1800:	8b 3e       	cpi	r24, 0xEB	; 235
    1802:	9f 07       	cpc	r25, r31
    1804:	38 f0       	brcs	.+14     	; 0x1814 <pb_proto_handle+0x3ea>
    1806:	0f 2e       	mov	r0, r31
    1808:	f5 e0       	ldi	r31, 0x05	; 5
    180a:	bf 2e       	mov	r11, r31
    180c:	f0 2d       	mov	r31, r0
    180e:	cc 24       	eor	r12, r12
    1810:	dd 24       	eor	r13, r13
    1812:	63 c0       	rjmp	.+198    	; 0x18da <pb_proto_handle+0x4b0>
    return PBPROTO_STATUS_PACKET_TOO_LARGE;

  // round to even and convert to words
  uint16_t words = (uwSize +1) >> 1;
    1814:	01 96       	adiw	r24, 0x01	; 1
    1816:	bc 01       	movw	r22, r24
    1818:	76 95       	lsr	r23
    181a:	67 95       	ror	r22
  uint8_t result = PBPROTO_STATUS_OK;
  uint8_t *ptr = g_pDataBuffer;

  // ----- burst loop -----
  // BEGIN TIME CRITICAL
  cli();
    181c:	f8 94       	cli
  PAR_STATUS_PORT ^= BUSY; // trigger start of burst
    181e:	e8 e2       	ldi	r30, 0x28	; 40
    1820:	f0 e0       	ldi	r31, 0x00	; 0
    1822:	80 81       	ld	r24, Z
    1824:	94 e0       	ldi	r25, 0x04	; 4
    1826:	89 27       	eor	r24, r25
    1828:	80 83       	st	Z, r24
  for(i=0;i<words;i++) {
    182a:	61 15       	cp	r22, r1
    182c:	71 05       	cpc	r23, r1
    182e:	29 f4       	brne	.+10     	; 0x183a <pb_proto_handle+0x410>
    1830:	2d c0       	rjmp	.+90     	; 0x188c <pb_proto_handle+0x462>
    // wait REQ == 1
    while(!(PAR_STATUS_PIN & POUT) && (PAR_STATUS_PIN & SEL))
		if(!(PAR_STATUS_PIN & SEL))
    1832:	80 81       	ld	r24, Z
    1834:	84 fd       	sbrc	r24, 4
    1836:	09 c0       	rjmp	.+18     	; 0x184a <pb_proto_handle+0x420>
    1838:	0e c0       	rjmp	.+28     	; 0x1856 <pb_proto_handle+0x42c>
    183a:	0f e7       	ldi	r16, 0x7F	; 127
    183c:	11 e0       	ldi	r17, 0x01	; 1
    183e:	20 e0       	ldi	r18, 0x00	; 0
    1840:	30 e0       	ldi	r19, 0x00	; 0
  // BEGIN TIME CRITICAL
  cli();
  PAR_STATUS_PORT ^= BUSY; // trigger start of burst
  for(i=0;i<words;i++) {
    // wait REQ == 1
    while(!(PAR_STATUS_PIN & POUT) && (PAR_STATUS_PIN & SEL))
    1842:	e6 e2       	ldi	r30, 0x26	; 38
    1844:	f0 e0       	ldi	r31, 0x00	; 0
		if(!(PAR_STATUS_PIN & SEL))
			break;
    *(ptr++) = PAR_DATA_PIN;
    1846:	49 e2       	ldi	r20, 0x29	; 41
    1848:	50 e0       	ldi	r21, 0x00	; 0
  // BEGIN TIME CRITICAL
  cli();
  PAR_STATUS_PORT ^= BUSY; // trigger start of burst
  for(i=0;i<words;i++) {
    // wait REQ == 1
    while(!(PAR_STATUS_PIN & POUT) && (PAR_STATUS_PIN & SEL))
    184a:	80 81       	ld	r24, Z
    184c:	83 fd       	sbrc	r24, 3
    184e:	03 c0       	rjmp	.+6      	; 0x1856 <pb_proto_handle+0x42c>
    1850:	80 81       	ld	r24, Z
    1852:	84 fd       	sbrc	r24, 4
    1854:	ee cf       	rjmp	.-36     	; 0x1832 <pb_proto_handle+0x408>
		if(!(PAR_STATUS_PIN & SEL))
			break;
    *(ptr++) = PAR_DATA_PIN;
    1856:	da 01       	movw	r26, r20
    1858:	8c 91       	ld	r24, X
    185a:	d8 01       	movw	r26, r16
    185c:	8c 93       	st	X, r24
    185e:	03 c0       	rjmp	.+6      	; 0x1866 <pb_proto_handle+0x43c>

    // wait REQ == 0
    while((PAR_STATUS_PIN & POUT) && (PAR_STATUS_PIN & SEL))
		if(!(PAR_STATUS_PIN & SEL))
    1860:	80 81       	ld	r24, Z
    1862:	84 ff       	sbrs	r24, 4
    1864:	06 c0       	rjmp	.+12     	; 0x1872 <pb_proto_handle+0x448>
		if(!(PAR_STATUS_PIN & SEL))
			break;
    *(ptr++) = PAR_DATA_PIN;

    // wait REQ == 0
    while((PAR_STATUS_PIN & POUT) && (PAR_STATUS_PIN & SEL))
    1866:	80 81       	ld	r24, Z
    1868:	83 ff       	sbrs	r24, 3
    186a:	03 c0       	rjmp	.+6      	; 0x1872 <pb_proto_handle+0x448>
    186c:	80 81       	ld	r24, Z
    186e:	84 fd       	sbrc	r24, 4
    1870:	f7 cf       	rjmp	.-18     	; 0x1860 <pb_proto_handle+0x436>
		if(!(PAR_STATUS_PIN & SEL))
			break;
    *(ptr++) = PAR_DATA_PIN;
    1872:	da 01       	movw	r26, r20
    1874:	8c 91       	ld	r24, X
    1876:	d8 01       	movw	r26, r16
    1878:	11 96       	adiw	r26, 0x01	; 1
    187a:	8c 93       	st	X, r24

  // ----- burst loop -----
  // BEGIN TIME CRITICAL
  cli();
  PAR_STATUS_PORT ^= BUSY; // trigger start of burst
  for(i=0;i<words;i++) {
    187c:	2f 5f       	subi	r18, 0xFF	; 255
    187e:	3f 4f       	sbci	r19, 0xFF	; 255
    1880:	26 17       	cp	r18, r22
    1882:	37 07       	cpc	r19, r23
    1884:	18 f4       	brcc	.+6      	; 0x188c <pb_proto_handle+0x462>
 * - prepares response for recv
 * - does normal/burst comm with Amiga
 * - waits a bit for SEL=0, then sets BUSY=0
 * - processes packet sent by Amiga
 */
uint8_t pb_proto_handle(void) {
    1886:	0e 5f       	subi	r16, 0xFE	; 254
    1888:	1f 4f       	sbci	r17, 0xFF	; 255
    188a:	df cf       	rjmp	.-66     	; 0x184a <pb_proto_handle+0x420>
    while((PAR_STATUS_PIN & POUT) && (PAR_STATUS_PIN & SEL))
		if(!(PAR_STATUS_PIN & SEL))
			break;
    *(ptr++) = PAR_DATA_PIN;
  }
  sei();
    188c:	78 94       	sei
  // END TIME CRITICAL

  do {
		// Wait for POUT == 1
		while(!(PAR_STATUS_PIN & POUT) && (PAR_STATUS_PIN & SEL));
    188e:	e6 e2       	ldi	r30, 0x26	; 38
    1890:	f0 e0       	ldi	r31, 0x00	; 0
		if(!(PAR_STATUS_PIN & SEL))
			continue;

		PAR_STATUS_PORT ^= BUSY;
    1892:	a8 e2       	ldi	r26, 0x28	; 40
    1894:	b0 e0       	ldi	r27, 0x00	; 0
    1896:	94 e0       	ldi	r25, 0x04	; 4
  sei();
  // END TIME CRITICAL

  do {
		// Wait for POUT == 1
		while(!(PAR_STATUS_PIN & POUT) && (PAR_STATUS_PIN & SEL));
    1898:	80 81       	ld	r24, Z
    189a:	83 fd       	sbrc	r24, 3
    189c:	03 c0       	rjmp	.+6      	; 0x18a4 <pb_proto_handle+0x47a>
    189e:	80 81       	ld	r24, Z
    18a0:	84 fd       	sbrc	r24, 4
    18a2:	fa cf       	rjmp	.-12     	; 0x1898 <pb_proto_handle+0x46e>
		if(!(PAR_STATUS_PIN & SEL))
    18a4:	80 81       	ld	r24, Z
    18a6:	84 ff       	sbrs	r24, 4
    18a8:	09 c0       	rjmp	.+18     	; 0x18bc <pb_proto_handle+0x492>
			continue;

		PAR_STATUS_PORT ^= BUSY;
    18aa:	8c 91       	ld	r24, X
    18ac:	89 27       	eor	r24, r25
    18ae:	8c 93       	st	X, r24
		// Wait for POUT == 0
		while((PAR_STATUS_PIN & POUT) && (PAR_STATUS_PIN & SEL));
    18b0:	80 81       	ld	r24, Z
    18b2:	83 ff       	sbrs	r24, 3
    18b4:	03 c0       	rjmp	.+6      	; 0x18bc <pb_proto_handle+0x492>
    18b6:	80 81       	ld	r24, Z
    18b8:	84 fd       	sbrc	r24, 4
    18ba:	fa cf       	rjmp	.-12     	; 0x18b0 <pb_proto_handle+0x486>
  } while(!(PAR_STATUS_PIN & SEL));
    18bc:	80 81       	ld	r24, Z
    18be:	84 ff       	sbrs	r24, 4
    18c0:	eb cf       	rjmp	.-42     	; 0x1898 <pb_proto_handle+0x46e>
  // error?
  if(i<words)
    result = PBPROTO_STATUS_TIMEOUT | PBPROTO_STAGE_DATA;

  // final ACK
	PAR_STATUS_PORT ^= BUSY;
    18c2:	e8 e2       	ldi	r30, 0x28	; 40
    18c4:	f0 e0       	ldi	r31, 0x00	; 0
    18c6:	80 81       	ld	r24, Z
    18c8:	94 e0       	ldi	r25, 0x04	; 4
    18ca:	89 27       	eor	r24, r25
    18cc:	80 83       	st	Z, r24

  *ret_size = i << 1;
    18ce:	6b 01       	movw	r12, r22
    18d0:	cc 0c       	add	r12, r12
    18d2:	dd 1c       	adc	r13, r13
    18d4:	02 c0       	rjmp	.+4      	; 0x18da <pb_proto_handle+0x4b0>
    18d6:	cc 24       	eor	r12, r12
    18d8:	dd 24       	eor	r13, r13
  }
  return PBPROTO_STATUS_TIMEOUT | ubStateFlag;
}

static uint8_t wait_sel(uint8_t select_state, uint8_t state_flag) {
  g_uwTimer100us = 0;
    18da:	10 92 57 01 	sts	0x0157, r1
    18de:	10 92 56 01 	sts	0x0156, r1
  while(g_uwTimer100us < pb_proto_timeout) {
    18e2:	20 91 3a 01 	lds	r18, 0x013A
    18e6:	30 91 3b 01 	lds	r19, 0x013B
    if(((PAR_STATUS_PIN & SEL) >> SEL_PIN) == select_state)
    18ea:	e6 e2       	ldi	r30, 0x26	; 38
    18ec:	f0 e0       	ldi	r31, 0x00	; 0
    18ee:	03 c0       	rjmp	.+6      	; 0x18f6 <pb_proto_handle+0x4cc>
    18f0:	80 81       	ld	r24, Z
    18f2:	84 ff       	sbrs	r24, 4
    18f4:	07 c0       	rjmp	.+14     	; 0x1904 <pb_proto_handle+0x4da>
  return PBPROTO_STATUS_TIMEOUT | ubStateFlag;
}

static uint8_t wait_sel(uint8_t select_state, uint8_t state_flag) {
  g_uwTimer100us = 0;
  while(g_uwTimer100us < pb_proto_timeout) {
    18f6:	80 91 56 01 	lds	r24, 0x0156
    18fa:	90 91 57 01 	lds	r25, 0x0157
    18fe:	82 17       	cp	r24, r18
    1900:	93 07       	cpc	r25, r19
    1902:	b0 f3       	brcs	.-20     	; 0x18f0 <pb_proto_handle+0x4c6>

  // wait for SEL == 0
  wait_sel(0, PBPROTO_STAGE_END_SELECT);

  // reset RAK = 0
  PAR_STATUS_PORT &= ~BUSY;
    1904:	e8 e2       	ldi	r30, 0x28	; 40
    1906:	f0 e0       	ldi	r31, 0x00	; 0
    1908:	80 81       	ld	r24, Z
    190a:	8b 7f       	andi	r24, 0xFB	; 251
    190c:	80 83       	st	Z, r24
    190e:	e0 90 84 00 	lds	r14, 0x0084
    1912:	f0 90 85 00 	lds	r15, 0x0085
  // Read timer - assuming transfer will be much shorter than 100us
  // TODO(KaiN#7): is it really that short?
  uint16_t uwTimeDelta = timerGetState();

  // Amiga sent data - process it
  if(result == PBPROTO_STATUS_OK) {
    1916:	b1 e0       	ldi	r27, 0x01	; 1
    1918:	bb 16       	cp	r11, r27
    191a:	71 f4       	brne	.+28     	; 0x1938 <pb_proto_handle+0x50e>
    if((cmd == PBPROTO_CMD_SEND) || (cmd == PBPROTO_CMD_SEND_BURST)) {
    191c:	e1 e1       	ldi	r30, 0x11	; 17
    191e:	ae 16       	cp	r10, r30
    1920:	21 f0       	breq	.+8      	; 0x192a <pb_proto_handle+0x500>
    1922:	f3 e3       	ldi	r31, 0x33	; 51
    1924:	af 16       	cp	r10, r31
    1926:	09 f0       	breq	.+2      	; 0x192a <pb_proto_handle+0x500>
    1928:	61 c0       	rjmp	.+194    	; 0x19ec <pb_proto_handle+0x5c2>
      result = packetProcessFn(uwParDataSize);
    192a:	e0 91 46 01 	lds	r30, 0x0146
    192e:	f0 91 47 01 	lds	r31, 0x0147
    1932:	c6 01       	movw	r24, r12
    1934:	09 95       	icall
    1936:	b8 2e       	mov	r11, r24
    }
  }

  // fill in stats
  ps->cmd = cmd;
    1938:	0f e6       	ldi	r16, 0x6F	; 111
    193a:	11 e0       	ldi	r17, 0x01	; 1
    193c:	f8 01       	movw	r30, r16
    193e:	a1 92       	st	Z+, r10
  ps->status = result;
    1940:	b0 82       	st	Z, r11
  ps->size = uwParDataSize;
    1942:	d8 01       	movw	r26, r16
    1944:	15 96       	adiw	r26, 0x05	; 5
    1946:	dc 92       	st	X, r13
    1948:	ce 92       	st	-X, r12
    194a:	14 97       	sbiw	r26, 0x04	; 4
  ps->delta = uwTimeDelta;
    194c:	17 96       	adiw	r26, 0x07	; 7
    194e:	fc 92       	st	X, r15
    1950:	ee 92       	st	-X, r14
    1952:	16 97       	sbiw	r26, 0x06	; 6
  ps->rate = timerCalculateKbps(uwParDataSize, uwTimeDelta);
    1954:	c6 01       	movw	r24, r12
    1956:	b7 01       	movw	r22, r14
    1958:	0e 94 87 02 	call	0x50e	; 0x50e <timerCalculateKbps>
    195c:	f8 01       	movw	r30, r16
    195e:	91 87       	std	Z+9, r25	; 0x09
    1960:	80 87       	std	Z+8, r24	; 0x08
  ps->ts = ts;
    1962:	d8 01       	movw	r26, r16
    1964:	1c 96       	adiw	r26, 0x0c	; 12
    1966:	6d 92       	st	X+, r6
    1968:	7d 92       	st	X+, r7
    196a:	8d 92       	st	X+, r8
    196c:	9c 92       	st	X, r9
    196e:	1f 97       	sbiw	r26, 0x0f	; 15
  ps->is_send = (cmd == PBPROTO_CMD_SEND) || (cmd == PBPROTO_CMD_SEND_BURST);
    1970:	b1 e1       	ldi	r27, 0x11	; 17
    1972:	ab 16       	cp	r10, r27
    1974:	31 f0       	breq	.+12     	; 0x1982 <pb_proto_handle+0x558>
    1976:	e3 e3       	ldi	r30, 0x33	; 51
    1978:	ae 16       	cp	r10, r30
    197a:	19 f0       	breq	.+6      	; 0x1982 <pb_proto_handle+0x558>
    197c:	80 e0       	ldi	r24, 0x00	; 0
    197e:	90 e0       	ldi	r25, 0x00	; 0
    1980:	02 c0       	rjmp	.+4      	; 0x1986 <pb_proto_handle+0x55c>
    1982:	81 e0       	ldi	r24, 0x01	; 1
    1984:	90 e0       	ldi	r25, 0x00	; 0
    1986:	e1 e7       	ldi	r30, 0x71	; 113
    1988:	f1 e0       	ldi	r31, 0x01	; 1
    198a:	81 93       	st	Z+, r24
  ps->stats_id = ps->is_send ? STATS_ID_PB_TX : STATS_ID_PB_RX;
    198c:	10 82       	st	Z, r1
    198e:	88 23       	and	r24, r24
    1990:	11 f0       	breq	.+4      	; 0x1996 <pb_proto_handle+0x56c>
    1992:	81 e0       	ldi	r24, 0x01	; 1
    1994:	80 83       	st	Z, r24
  ps->recv_delta = ps->is_send ? 0 : (uint16_t)(ps->ts - trigger_ts);
    1996:	80 91 71 01 	lds	r24, 0x0171
    199a:	88 23       	and	r24, r24
    199c:	19 f0       	breq	.+6      	; 0x19a4 <pb_proto_handle+0x57a>
    199e:	20 e0       	ldi	r18, 0x00	; 0
    19a0:	30 e0       	ldi	r19, 0x00	; 0
    19a2:	0a c0       	rjmp	.+20     	; 0x19b8 <pb_proto_handle+0x58e>
    19a4:	20 91 7b 01 	lds	r18, 0x017B
    19a8:	30 91 7c 01 	lds	r19, 0x017C
    19ac:	80 91 48 01 	lds	r24, 0x0148
    19b0:	90 91 49 01 	lds	r25, 0x0149
    19b4:	28 1b       	sub	r18, r24
    19b6:	39 0b       	sbc	r19, r25
    19b8:	30 93 7a 01 	sts	0x017A, r19
    19bc:	20 93 79 01 	sts	0x0179, r18
    19c0:	8b 2d       	mov	r24, r11
  return result;
}
    19c2:	0f 90       	pop	r0
    19c4:	0f 90       	pop	r0
    19c6:	cf 91       	pop	r28
    19c8:	df 91       	pop	r29
    19ca:	1f 91       	pop	r17
    19cc:	0f 91       	pop	r16
    19ce:	ff 90       	pop	r15
    19d0:	ef 90       	pop	r14
    19d2:	df 90       	pop	r13
    19d4:	cf 90       	pop	r12
    19d6:	bf 90       	pop	r11
    19d8:	af 90       	pop	r10
    19da:	9f 90       	pop	r9
    19dc:	8f 90       	pop	r8
    19de:	7f 90       	pop	r7
    19e0:	6f 90       	pop	r6
    19e2:	5f 90       	pop	r5
    19e4:	4f 90       	pop	r4
    19e6:	3f 90       	pop	r3
    19e8:	2f 90       	pop	r2
    19ea:	08 95       	ret
      result = packetProcessFn(uwParDataSize);
    }
  }

  // fill in stats
  ps->cmd = cmd;
    19ec:	0f e6       	ldi	r16, 0x6F	; 111
    19ee:	11 e0       	ldi	r17, 0x01	; 1
    19f0:	f8 01       	movw	r30, r16
    19f2:	a1 92       	st	Z+, r10
  ps->status = result;
    19f4:	81 e0       	ldi	r24, 0x01	; 1
    19f6:	80 83       	st	Z, r24
  ps->size = uwParDataSize;
    19f8:	d8 01       	movw	r26, r16
    19fa:	15 96       	adiw	r26, 0x05	; 5
    19fc:	dc 92       	st	X, r13
    19fe:	ce 92       	st	-X, r12
    1a00:	14 97       	sbiw	r26, 0x04	; 4
  ps->delta = uwTimeDelta;
    1a02:	17 96       	adiw	r26, 0x07	; 7
    1a04:	fc 92       	st	X, r15
    1a06:	ee 92       	st	-X, r14
    1a08:	16 97       	sbiw	r26, 0x06	; 6
  ps->rate = timerCalculateKbps(uwParDataSize, uwTimeDelta);
    1a0a:	c6 01       	movw	r24, r12
    1a0c:	b7 01       	movw	r22, r14
    1a0e:	0e 94 87 02 	call	0x50e	; 0x50e <timerCalculateKbps>
    1a12:	f8 01       	movw	r30, r16
    1a14:	91 87       	std	Z+9, r25	; 0x09
    1a16:	80 87       	std	Z+8, r24	; 0x08
  ps->ts = ts;
    1a18:	d8 01       	movw	r26, r16
    1a1a:	1c 96       	adiw	r26, 0x0c	; 12
    1a1c:	6d 92       	st	X+, r6
    1a1e:	7d 92       	st	X+, r7
    1a20:	8d 92       	st	X+, r8
    1a22:	9c 92       	st	X, r9
    1a24:	1f 97       	sbiw	r26, 0x0f	; 15
    1a26:	aa cf       	rjmp	.-172    	; 0x197c <pb_proto_handle+0x552>

00001a28 <pb_test_send_packet>:
  return result;
}

void pb_test_send_packet(uint8_t silent)
{
  silent_mode = silent;
    1a28:	80 93 4e 01 	sts	0x014E, r24
  pb_proto_request_recv();
    1a2c:	0e 94 ce 09 	call	0x139c	; 0x139c <pb_proto_request_recv>
}
    1a30:	08 95       	ret

00001a32 <pb_test_toggle_auto>:

void pb_test_toggle_auto(void)
{
  auto_mode = !auto_mode;
    1a32:	90 e0       	ldi	r25, 0x00	; 0
    1a34:	80 91 4d 01 	lds	r24, 0x014D
    1a38:	88 23       	and	r24, r24
    1a3a:	09 f4       	brne	.+2      	; 0x1a3e <pb_test_toggle_auto+0xc>
    1a3c:	91 e0       	ldi	r25, 0x01	; 1
    1a3e:	90 93 4d 01 	sts	0x014D, r25
		// NOTE: UART - on
  } else {
		// NOTE: UART - off
  }

  if(auto_mode) {
    1a42:	99 23       	and	r25, r25
    1a44:	29 f0       	breq	.+10     	; 0x1a50 <pb_test_toggle_auto+0x1e>
    // send first packet
    pb_test_send_packet(1);
    1a46:	81 e0       	ldi	r24, 0x01	; 1
    1a48:	0e 94 14 0d 	call	0x1a28	; 0x1a28 <pb_test_send_packet>
    // clear stats
    stats_reset();
    1a4c:	0e 94 73 12 	call	0x24e6	; 0x24e6 <stats_reset>
    1a50:	08 95       	ret

00001a52 <pb_test_loop>:
    }
  }
}

uint8_t pb_test_loop(void)
{
    1a52:	0f 93       	push	r16
    1a54:	1f 93       	push	r17
    1a56:	cf 93       	push	r28
    1a58:	df 93       	push	r29
	// NOTE: time_stamp_spc() [PB_TEST] on\r\n

  stats_reset();
    1a5a:	0e 94 73 12 	call	0x24e6	; 0x24e6 <stats_reset>

  // setup handlers for pb testing
  pb_proto_init(fill_pkt, proc_pkt);
    1a5e:	82 ea       	ldi	r24, 0xA2	; 162
    1a60:	9d e0       	ldi	r25, 0x0D	; 13
    1a62:	6f e6       	ldi	r22, 0x6F	; 111
    1a64:	7d e0       	ldi	r23, 0x0D	; 13
    1a66:	0e 94 ab 09 	call	0x1356	; 0x1356 <pb_proto_init>
  auto_mode = 0;
    1a6a:	10 92 4d 01 	sts	0x014D, r1
  toggle_request = 0;
    1a6e:	10 92 4c 01 	sts	0x014C, r1
  silent_mode = 0;
    1a72:	10 92 4e 01 	sts	0x014E, r1
    if(!silent_mode) {
      dump_pb_cmd(&pb_proto_stat);
    }

    // next iteration?
    if(pb_proto_stat.is_send) {
    1a76:	c1 e7       	ldi	r28, 0x71	; 113
    1a78:	d1 e0       	ldi	r29, 0x01	; 1
  // ok!
  if(status == PBPROTO_STATUS_OK) {

    // always dump I/O
    if(!silent_mode) {
      dump_pb_cmd(&pb_proto_stat);
    1a7a:	0f e6       	ldi	r16, 0x6F	; 111
    1a7c:	11 e0       	ldi	r17, 0x01	; 1
    1a7e:	21 c0       	rjmp	.+66     	; 0x1ac2 <pb_test_loop+0x70>

// ----- function table -----

static void pb_test_worker(void)
{
  uint8_t status = pb_util_handle();
    1a80:	0e 94 e2 0d 	call	0x1bc4	; 0x1bc4 <pb_util_handle>

  // ok!
  if(status == PBPROTO_STATUS_OK) {
    1a84:	81 30       	cpi	r24, 0x01	; 1
    1a86:	a9 f4       	brne	.+42     	; 0x1ab2 <pb_test_loop+0x60>

    // always dump I/O
    if(!silent_mode) {
    1a88:	80 91 4e 01 	lds	r24, 0x014E
    1a8c:	88 23       	and	r24, r24
    1a8e:	19 f4       	brne	.+6      	; 0x1a96 <pb_test_loop+0x44>
      dump_pb_cmd(&pb_proto_stat);
    1a90:	c8 01       	movw	r24, r16
    1a92:	0e 94 e5 06 	call	0xdca	; 0xdca <dump_pb_cmd>
    }

    // next iteration?
    if(pb_proto_stat.is_send) {
    1a96:	88 81       	ld	r24, Y
    1a98:	88 23       	and	r24, r24
    1a9a:	99 f0       	breq	.+38     	; 0x1ac2 <pb_test_loop+0x70>
      if(auto_mode) {
    1a9c:	80 91 4d 01 	lds	r24, 0x014D
    1aa0:	88 23       	and	r24, r24
    1aa2:	21 f0       	breq	.+8      	; 0x1aac <pb_test_loop+0x5a>
        // next iteration after
        pb_test_send_packet(1);
    1aa4:	81 e0       	ldi	r24, 0x01	; 1
    1aa6:	0e 94 14 0d 	call	0x1a28	; 0x1a28 <pb_test_send_packet>
    1aaa:	0b c0       	rjmp	.+22     	; 0x1ac2 <pb_test_loop+0x70>
      } else {
        silent_mode = 0;
    1aac:	10 92 4e 01 	sts	0x014E, r1
    1ab0:	08 c0       	rjmp	.+16     	; 0x1ac2 <pb_test_loop+0x70>
      }
    }
  }
  // pb proto failed with an error
  else if(status != PBPROTO_STATUS_IDLE) {
    1ab2:	88 23       	and	r24, r24
    1ab4:	31 f0       	breq	.+12     	; 0x1ac2 <pb_test_loop+0x70>
    // disable auto mode
    if(auto_mode) {
    1ab6:	80 91 4d 01 	lds	r24, 0x014D
    1aba:	88 23       	and	r24, r24
    1abc:	11 f0       	breq	.+4      	; 0x1ac2 <pb_test_loop+0x70>
      pb_test_toggle_auto();
    1abe:	0e 94 19 0d 	call	0x1a32	; 0x1a32 <pb_test_toggle_auto>
  toggle_request = 0;
  silent_mode = 0;

  // test loop
  uint8_t result = CMD_WORKER_IDLE;
  while(run_mode == RUN_MODE_PB_TEST) {
    1ac2:	80 91 42 01 	lds	r24, 0x0142
    1ac6:	82 30       	cpi	r24, 0x02	; 2
    1ac8:	d9 f2       	breq	.-74     	; 0x1a80 <pb_test_loop+0x2e>
    // NOTE: UART cmd_worker handling was here, reset by loop break

    pb_test_worker();
  }

  stats_dump(1,0);
    1aca:	81 e0       	ldi	r24, 0x01	; 1
    1acc:	60 e0       	ldi	r22, 0x00	; 0
    1ace:	0e 94 b2 12 	call	0x2564	; 0x2564 <stats_dump>

	// NOTE: UART - time_stamp_spc() [PB_TEST] off\r\n

  return result;
}
    1ad2:	80 e0       	ldi	r24, 0x00	; 0
    1ad4:	df 91       	pop	r29
    1ad6:	cf 91       	pop	r28
    1ad8:	1f 91       	pop	r17
    1ada:	0f 91       	pop	r16
    1adc:	08 95       	ret

00001ade <proc_pkt>:

  return PBPROTO_STATUS_OK;
}

static uint8_t proc_pkt(uint16_t uwSize)
{
    1ade:	cf 93       	push	r28
    1ae0:	df 93       	push	r29
    1ae2:	c0 e0       	ldi	r28, 0x00	; 0
    1ae4:	d0 e0       	ldi	r29, 0x00	; 0
    1ae6:	20 91 64 01 	lds	r18, 0x0164
    1aea:	30 91 65 01 	lds	r19, 0x0165
    1aee:	28 17       	cp	r18, r24
    1af0:	39 07       	cpc	r19, r25
    1af2:	11 f0       	breq	.+4      	; 0x1af8 <proc_pkt+0x1a>
    1af4:	c1 e0       	ldi	r28, 0x01	; 1
    1af6:	d0 e0       	ldi	r29, 0x00	; 0
    errors = 1;
    // NOTE: UART - ERR: uwSize\r\n
  }

  // +0: check dst mac
  if(!net_compare_mac(g_pDataBuffer, net_bcast_mac)) {
    1af8:	8f e7       	ldi	r24, 0x7F	; 127
    1afa:	91 e0       	ldi	r25, 0x01	; 1
    1afc:	60 e0       	ldi	r22, 0x00	; 0
    1afe:	71 e0       	ldi	r23, 0x01	; 1
    1b00:	0e 94 47 08 	call	0x108e	; 0x108e <net_compare_mac>
    1b04:	88 23       	and	r24, r24
    1b06:	09 f4       	brne	.+2      	; 0x1b0a <proc_pkt+0x2c>
    errors++;
    1b08:	21 96       	adiw	r28, 0x01	; 1
    // NOTE: UART - ERR: dst mac\r\n
  }
  // +6: check src mac
  if(!net_compare_mac(g_pDataBuffer+6, param.mac_addr)) {
    1b0a:	85 e8       	ldi	r24, 0x85	; 133
    1b0c:	91 e0       	ldi	r25, 0x01	; 1
    1b0e:	6c e5       	ldi	r22, 0x5C	; 92
    1b10:	71 e0       	ldi	r23, 0x01	; 1
    1b12:	0e 94 47 08 	call	0x108e	; 0x108e <net_compare_mac>
    1b16:	88 23       	and	r24, r24
    1b18:	09 f4       	brne	.+2      	; 0x1b1c <proc_pkt+0x3e>
    errors++;
    1b1a:	21 96       	adiw	r28, 0x01	; 1
    // NOTE: UART - ERR: src mac\r\n
  }
  // +12,+13: pkt type
  uint8_t ptype_hi = (uint8_t)(param.test_ptype >> 8);
    1b1c:	e6 e6       	ldi	r30, 0x66	; 102
    1b1e:	f1 e0       	ldi	r31, 0x01	; 1
    1b20:	20 81       	ld	r18, Z
    1b22:	91 81       	ldd	r25, Z+1	; 0x01
  uint8_t ptype_lo = (uint8_t)(param.test_ptype & 0xff);
  if((g_pDataBuffer[12] != ptype_hi) || (g_pDataBuffer[13] != ptype_lo)) {
    1b24:	80 91 8b 01 	lds	r24, 0x018B
    1b28:	89 17       	cp	r24, r25
    1b2a:	19 f4       	brne	.+6      	; 0x1b32 <proc_pkt+0x54>
    1b2c:	80 91 8c 01 	lds	r24, 0x018C
    1b30:	82 13       	cpse	r24, r18
    errors++;
    1b32:	21 96       	adiw	r28, 0x01	; 1
    uart_send_spc();
  }
  uart_send_crlf();
#endif

  if(errors > 0) {
    1b34:	cd 2b       	or	r28, r29
    1b36:	11 f4       	brne	.+4      	; 0x1b3c <proc_pkt+0x5e>
    1b38:	81 e0       	ldi	r24, 0x01	; 1
    1b3a:	01 c0       	rjmp	.+2      	; 0x1b3e <proc_pkt+0x60>
    1b3c:	86 e0       	ldi	r24, 0x06	; 6
		// NOTE: UART - TOTAL ERRORS hex_word(errors)\r\n
    return PBPROTO_STATUS_ERROR;
  } else {
    return PBPROTO_STATUS_OK;
  }
}
    1b3e:	df 91       	pop	r29
    1b40:	cf 91       	pop	r28
    1b42:	08 95       	ret

00001b44 <fill_pkt>:
static uint8_t silent_mode;

// ----- Packet Callbacks -----

static uint8_t fill_pkt(uint16_t *pFilledSize)
{
    1b44:	ef 92       	push	r14
    1b46:	ff 92       	push	r15
    1b48:	0f 93       	push	r16
    1b4a:	1f 93       	push	r17
    1b4c:	cf 93       	push	r28
    1b4e:	df 93       	push	r29
    1b50:	ec 01       	movw	r28, r24
  *pFilledSize = param.test_plen;
    1b52:	80 91 64 01 	lds	r24, 0x0164
    1b56:	90 91 65 01 	lds	r25, 0x0165
    1b5a:	99 83       	std	Y+1, r25	; 0x01
    1b5c:	88 83       	st	Y, r24
  if(*pFilledSize > DATABUF_SIZE) {
    1b5e:	8b 5e       	subi	r24, 0xEB	; 235
    1b60:	95 40       	sbci	r25, 0x05	; 5
    1b62:	10 f0       	brcs	.+4      	; 0x1b68 <fill_pkt+0x24>
    1b64:	85 e0       	ldi	r24, 0x05	; 5
    1b66:	27 c0       	rjmp	.+78     	; 0x1bb6 <fill_pkt+0x72>
    return PBPROTO_STATUS_PACKET_TOO_LARGE;
  }

  net_copy_mac(net_bcast_mac, g_pDataBuffer);
    1b68:	0f 2e       	mov	r0, r31
    1b6a:	ff e7       	ldi	r31, 0x7F	; 127
    1b6c:	ef 2e       	mov	r14, r31
    1b6e:	f1 e0       	ldi	r31, 0x01	; 1
    1b70:	ff 2e       	mov	r15, r31
    1b72:	f0 2d       	mov	r31, r0
    1b74:	80 e0       	ldi	r24, 0x00	; 0
    1b76:	91 e0       	ldi	r25, 0x01	; 1
    1b78:	b7 01       	movw	r22, r14
    1b7a:	0e 94 db 07 	call	0xfb6	; 0xfb6 <net_copy_mac>
  net_copy_mac(param.mac_addr, g_pDataBuffer+6);
    1b7e:	0c e5       	ldi	r16, 0x5C	; 92
    1b80:	11 e0       	ldi	r17, 0x01	; 1
    1b82:	b7 01       	movw	r22, r14
    1b84:	6a 5f       	subi	r22, 0xFA	; 250
    1b86:	7f 4f       	sbci	r23, 0xFF	; 255
    1b88:	c8 01       	movw	r24, r16
    1b8a:	0e 94 db 07 	call	0xfb6	; 0xfb6 <net_copy_mac>

  uint8_t ptype_hi = (uint8_t)(param.test_ptype >> 8);
    1b8e:	06 5f       	subi	r16, 0xF6	; 246
    1b90:	1f 4f       	sbci	r17, 0xFF	; 255
    1b92:	f8 01       	movw	r30, r16
    1b94:	90 81       	ld	r25, Z
    1b96:	81 81       	ldd	r24, Z+1	; 0x01
  uint8_t ptype_lo = (uint8_t)(param.test_ptype & 0xff);
  g_pDataBuffer[12] = ptype_hi;
    1b98:	f7 01       	movw	r30, r14
    1b9a:	84 87       	std	Z+12, r24	; 0x0c
  g_pDataBuffer[13] = ptype_lo;
    1b9c:	95 87       	std	Z+13, r25	; 0x0d

  uint8_t *ptr = g_pDataBuffer + 14;
  uint16_t num = *pFilledSize - 14;
    1b9e:	88 81       	ld	r24, Y
    1ba0:	99 81       	ldd	r25, Y+1	; 0x01
    1ba2:	0e 97       	sbiw	r24, 0x0e	; 14
  uint8_t val = 0;
  while(num > 0) {
    1ba4:	39 f0       	breq	.+14     	; 0x1bb4 <fill_pkt+0x70>
    1ba6:	ed e8       	ldi	r30, 0x8D	; 141
    1ba8:	f1 e0       	ldi	r31, 0x01	; 1
    1baa:	20 e0       	ldi	r18, 0x00	; 0
    *ptr = val;
    1bac:	21 93       	st	Z+, r18
    ptr++;
    val++;
    1bae:	2f 5f       	subi	r18, 0xFF	; 255
    num--;
    1bb0:	01 97       	sbiw	r24, 0x01	; 1
  g_pDataBuffer[13] = ptype_lo;

  uint8_t *ptr = g_pDataBuffer + 14;
  uint16_t num = *pFilledSize - 14;
  uint8_t val = 0;
  while(num > 0) {
    1bb2:	e1 f7       	brne	.-8      	; 0x1bac <fill_pkt+0x68>
    1bb4:	81 e0       	ldi	r24, 0x01	; 1
    val++;
    num--;
  }

  return PBPROTO_STATUS_OK;
}
    1bb6:	df 91       	pop	r29
    1bb8:	cf 91       	pop	r28
    1bba:	1f 91       	pop	r17
    1bbc:	0f 91       	pop	r16
    1bbe:	ff 90       	pop	r15
    1bc0:	ef 90       	pop	r14
    1bc2:	08 95       	ret

00001bc4 <pb_util_handle>:
#include "stats.h"
#include "dump.h"
#include "main.h"

uint8_t pb_util_handle(void)
{
    1bc4:	0f 93       	push	r16
  const pb_proto_stat_t *ps = &pb_proto_stat;

  // call protocol handler (low level transmit)
  uint8_t status = pb_proto_handle();
    1bc6:	0e 94 15 0a 	call	0x142a	; 0x142a <pb_proto_handle>
    1bca:	08 2f       	mov	r16, r24
  if(status == PBPROTO_STATUS_IDLE) {
    1bcc:	88 23       	and	r24, r24
    1bce:	29 f1       	breq	.+74     	; 0x1c1a <pb_util_handle+0x56>
		// Nothing done... return
    return PBPROTO_STATUS_IDLE;
	}

  if(status == PBPROTO_STATUS_OK) {
    1bd0:	81 30       	cpi	r24, 0x01	; 1
    1bd2:	91 f4       	brne	.+36     	; 0x1bf8 <pb_util_handle+0x34>
		// Everything went OK
    // Update stats
    stats_update_ok(ps->stats_id, ps->size, ps->rate);
    1bd4:	e2 e7       	ldi	r30, 0x72	; 114
    1bd6:	f1 e0       	ldi	r31, 0x01	; 1
    1bd8:	61 81       	ldd	r22, Z+1	; 0x01
    1bda:	72 81       	ldd	r23, Z+2	; 0x02
    1bdc:	45 81       	ldd	r20, Z+5	; 0x05
    1bde:	56 81       	ldd	r21, Z+6	; 0x06
    1be0:	80 81       	ld	r24, Z
    1be2:	0e 94 88 12 	call	0x2510	; 0x2510 <stats_update_ok>
    if(global_verbose)
    1be6:	80 91 43 01 	lds	r24, 0x0143
    1bea:	88 23       	and	r24, r24
    1bec:	b1 f0       	breq	.+44     	; 0x1c1a <pb_util_handle+0x56>
      dump_pb_cmd(ps); // In interactive (verbose) mode show result
    1bee:	8f e6       	ldi	r24, 0x6F	; 111
    1bf0:	91 e0       	ldi	r25, 0x01	; 1
    1bf2:	0e 94 e5 06 	call	0xdca	; 0xdca <dump_pb_cmd>
    1bf6:	11 c0       	rjmp	.+34     	; 0x1c1a <pb_util_handle+0x56>
  }
  else {
		// PB proto failed with an error
    // Dump error
    dump_pb_cmd(ps);
    1bf8:	8f e6       	ldi	r24, 0x6F	; 111
    1bfa:	91 e0       	ldi	r25, 0x01	; 1
    1bfc:	0e 94 e5 06 	call	0xdca	; 0xdca <dump_pb_cmd>
    1c00:	e0 91 72 01 	lds	r30, 0x0172
    1c04:	8c e0       	ldi	r24, 0x0C	; 12
    1c06:	e8 9f       	mul	r30, r24
    1c08:	f0 01       	movw	r30, r0
    1c0a:	11 24       	eor	r1, r1
    1c0c:	e7 59       	subi	r30, 0x97	; 151
    1c0e:	f8 4f       	sbci	r31, 0xF8	; 248
    // Update stats
    stats_get(ps->stats_id)->err++;
    1c10:	86 81       	ldd	r24, Z+6	; 0x06
    1c12:	97 81       	ldd	r25, Z+7	; 0x07
    1c14:	01 96       	adiw	r24, 0x01	; 1
    1c16:	97 83       	std	Z+7, r25	; 0x07
    1c18:	86 83       	std	Z+6, r24	; 0x06
  }
  return status;
}
    1c1a:	80 2f       	mov	r24, r16
    1c1c:	0f 91       	pop	r16
    1c1e:	08 95       	ret

00001c20 <pio_test_loop>:
/**
 * Packet IO test mode loop.
 * Used to benchmark Amiga-PlipBox comm.
 */
uint8_t pio_test_loop(void)
{
    1c20:	ef 92       	push	r14
    1c22:	ff 92       	push	r15
    1c24:	0f 93       	push	r16
    1c26:	1f 93       	push	r17
    1c28:	df 93       	push	r29
    1c2a:	cf 93       	push	r28
    1c2c:	00 d0       	rcall	.+0      	; 0x1c2e <pio_test_loop+0xe>
    1c2e:	cd b7       	in	r28, 0x3d	; 61
    1c30:	de b7       	in	r29, 0x3e	; 62
  uint8_t result = CMD_WORKER_IDLE;

  // NOTE: UART - time_stamp_spc() [PIO_TEST] on\r\n

  enc28j60_init(param.mac_addr, pio_util_get_init_flags());
    1c32:	0e 94 5d 0e 	call	0x1cba	; 0x1cba <pio_util_get_init_flags>
    1c36:	68 2f       	mov	r22, r24
    1c38:	8c e5       	ldi	r24, 0x5C	; 92
    1c3a:	91 e0       	ldi	r25, 0x01	; 1
    1c3c:	0e 94 f0 10 	call	0x21e0	; 0x21e0 <enc28j60_init>
  stats_reset();
    1c40:	0e 94 73 12 	call	0x24e6	; 0x24e6 <stats_reset>
    // NOTE: UART cmd_worker() processing here, reset by loop break

    // incoming packet?
    if(enc28j60_has_recv()) {
      uint16_t size;
      if(pio_util_recv_packet(&size) == PIO_OK) {
    1c44:	7e 01       	movw	r14, r28
    1c46:	08 94       	sec
    1c48:	e1 1c       	adc	r14, r1
    1c4a:	f1 1c       	adc	r15, r1
            // directly send back test packet
            pio_util_send_packet(size);
          }
        }
      } else {
        stats_get(STATS_ID_PIO_RX)->err++;
    1c4c:	07 e8       	ldi	r16, 0x87	; 135
    1c4e:	17 e0       	ldi	r17, 0x07	; 7
    1c50:	20 c0       	rjmp	.+64     	; 0x1c92 <pio_test_loop+0x72>
  while(run_mode == RUN_MODE_PIO_TEST) {
    // handle commands
    // NOTE: UART cmd_worker() processing here, reset by loop break

    // incoming packet?
    if(enc28j60_has_recv()) {
    1c52:	0e 94 ec 10 	call	0x21d8	; 0x21d8 <enc28j60_has_recv>
    1c56:	88 23       	and	r24, r24
    1c58:	e1 f0       	breq	.+56     	; 0x1c92 <pio_test_loop+0x72>
      uint16_t size;
      if(pio_util_recv_packet(&size) == PIO_OK) {
    1c5a:	c7 01       	movw	r24, r14
    1c5c:	0e 94 57 0f 	call	0x1eae	; 0x1eae <pio_util_recv_packet>
    1c60:	88 23       	and	r24, r24
    1c62:	89 f4       	brne	.+34     	; 0x1c86 <pio_test_loop+0x66>
        // handle ARP?
        if(!pio_util_handle_arp(size)) {
    1c64:	89 81       	ldd	r24, Y+1	; 0x01
    1c66:	9a 81       	ldd	r25, Y+2	; 0x02
    1c68:	0e 94 04 0f 	call	0x1e08	; 0x1e08 <pio_util_handle_arp>
    1c6c:	88 23       	and	r24, r24
    1c6e:	89 f4       	brne	.+34     	; 0x1c92 <pio_test_loop+0x72>
          // is it a UDP test packet?
          if(pio_util_handle_udp_test(size)) {
    1c70:	89 81       	ldd	r24, Y+1	; 0x01
    1c72:	9a 81       	ldd	r25, Y+2	; 0x02
    1c74:	0e 94 6a 0e 	call	0x1cd4	; 0x1cd4 <pio_util_handle_udp_test>
    1c78:	88 23       	and	r24, r24
    1c7a:	59 f0       	breq	.+22     	; 0x1c92 <pio_test_loop+0x72>
            // directly send back test packet
            pio_util_send_packet(size);
    1c7c:	89 81       	ldd	r24, Y+1	; 0x01
    1c7e:	9a 81       	ldd	r25, Y+2	; 0x02
    1c80:	0e 94 d7 0e 	call	0x1dae	; 0x1dae <pio_util_send_packet>
    1c84:	06 c0       	rjmp	.+12     	; 0x1c92 <pio_test_loop+0x72>
          }
        }
      } else {
        stats_get(STATS_ID_PIO_RX)->err++;
    1c86:	f8 01       	movw	r30, r16
    1c88:	80 81       	ld	r24, Z
    1c8a:	91 81       	ldd	r25, Z+1	; 0x01
    1c8c:	01 96       	adiw	r24, 0x01	; 1
    1c8e:	91 83       	std	Z+1, r25	; 0x01
    1c90:	80 83       	st	Z, r24
  // NOTE: UART - time_stamp_spc() [PIO_TEST] on\r\n

  enc28j60_init(param.mac_addr, pio_util_get_init_flags());
  stats_reset();

  while(run_mode == RUN_MODE_PIO_TEST) {
    1c92:	80 91 42 01 	lds	r24, 0x0142
    1c96:	83 30       	cpi	r24, 0x03	; 3
    1c98:	e1 f2       	breq	.-72     	; 0x1c52 <pio_test_loop+0x32>
        stats_get(STATS_ID_PIO_RX)->err++;
      }
    }
  }

  stats_dump(0,1);
    1c9a:	80 e0       	ldi	r24, 0x00	; 0
    1c9c:	61 e0       	ldi	r22, 0x01	; 1
    1c9e:	0e 94 b2 12 	call	0x2564	; 0x2564 <stats_dump>
  enc28j60_exit();
    1ca2:	0e 94 46 10 	call	0x208c	; 0x208c <enc28j60_exit>

	// NOTE: UART - time_stamp_spc() [PIO_TEST] off\r\n

  return result;
}
    1ca6:	80 e0       	ldi	r24, 0x00	; 0
    1ca8:	0f 90       	pop	r0
    1caa:	0f 90       	pop	r0
    1cac:	cf 91       	pop	r28
    1cae:	df 91       	pop	r29
    1cb0:	1f 91       	pop	r17
    1cb2:	0f 91       	pop	r16
    1cb4:	ff 90       	pop	r15
    1cb6:	ef 90       	pop	r14
    1cb8:	08 95       	ret

00001cba <pio_util_get_init_flags>:

uint8_t pio_util_get_init_flags()
{
  uint8_t flags = PIO_INIT_BROAD_CAST;

  if(param.flow_ctl) {
    1cba:	80 91 62 01 	lds	r24, 0x0162
    1cbe:	88 23       	and	r24, r24
    1cc0:	11 f0       	breq	.+4      	; 0x1cc6 <pio_util_get_init_flags+0xc>
    1cc2:	9c e0       	ldi	r25, 0x0C	; 12
    1cc4:	01 c0       	rjmp	.+2      	; 0x1cc8 <pio_util_get_init_flags+0xe>
    1cc6:	94 e0       	ldi	r25, 0x04	; 4
    flags |= PIO_INIT_FLOW_CONTROL;
  }
  if(param.full_duplex) {
    1cc8:	80 91 63 01 	lds	r24, 0x0163
    1ccc:	81 11       	cpse	r24, r1
    flags |= PIO_INIT_FULL_DUPLEX;
    1cce:	91 60       	ori	r25, 0x01	; 1
  }

  return flags;
}
    1cd0:	89 2f       	mov	r24, r25
    1cd2:	08 95       	ret

00001cd4 <pio_util_handle_udp_test>:

  return 1;
}

uint8_t pio_util_handle_udp_test(uint16_t size)
{
    1cd4:	8f 92       	push	r8
    1cd6:	9f 92       	push	r9
    1cd8:	af 92       	push	r10
    1cda:	bf 92       	push	r11
    1cdc:	cf 92       	push	r12
    1cde:	df 92       	push	r13
    1ce0:	ef 92       	push	r14
    1ce2:	ff 92       	push	r15
    1ce4:	0f 93       	push	r16
    1ce6:	1f 93       	push	r17
    1ce8:	cf 93       	push	r28
    1cea:	df 93       	push	r29
  uint8_t *ip_buf = g_pDataBuffer + ETH_HDR_SIZE;
  uint8_t *udp_buf = ip_buf + ip_get_hdr_length(ip_buf);
    1cec:	0d e8       	ldi	r16, 0x8D	; 141
    1cee:	11 e0       	ldi	r17, 0x01	; 1
    1cf0:	f8 01       	movw	r30, r16
    1cf2:	80 81       	ld	r24, Z
    1cf4:	88 0f       	add	r24, r24
    1cf6:	88 0f       	add	r24, r24
    1cf8:	8c 73       	andi	r24, 0x3C	; 60
    1cfa:	58 01       	movw	r10, r16
    1cfc:	a8 0e       	add	r10, r24
    1cfe:	b1 1c       	adc	r11, r1
    1d00:	c5 01       	movw	r24, r10
    1d02:	02 96       	adiw	r24, 0x02	; 2
    1d04:	0e 94 fb 07 	call	0xff6	; 0xff6 <net_get_word>
    1d08:	ec 01       	movw	r28, r24
  const uint8_t *dst_ip = ip_get_tgt_ip(ip_buf);
  uint16_t dst_port = udp_get_tgt_port(udp_buf);
  const uint8_t *data_ptr = udp_get_data_ptr(udp_buf);

  // for us?
  if(net_compare_ip(param.test_ip, dst_ip) && (dst_port == param.test_port)) {
    1d0a:	00 5f       	subi	r16, 0xF0	; 240
    1d0c:	1f 4f       	sbci	r17, 0xFF	; 255
    1d0e:	88 e6       	ldi	r24, 0x68	; 104
    1d10:	91 e0       	ldi	r25, 0x01	; 1
    1d12:	b8 01       	movw	r22, r16
    1d14:	0e 94 5d 08 	call	0x10ba	; 0x10ba <net_compare_ip>
    1d18:	88 23       	and	r24, r24
    1d1a:	d9 f1       	breq	.+118    	; 0x1d92 <pio_util_handle_udp_test+0xbe>
    1d1c:	80 90 6c 01 	lds	r8, 0x016C
    1d20:	90 90 6d 01 	lds	r9, 0x016D
    1d24:	8c 16       	cp	r8, r28
    1d26:	9d 06       	cpc	r9, r29
    1d28:	a1 f5       	brne	.+104    	; 0x1d92 <pio_util_handle_udp_test+0xbe>
    }

    // send UDP packet back again
    // flip IP/UDP
    const uint8_t *src_ip = ip_get_src_ip(ip_buf);
    net_copy_ip(src_ip, ip_buf + 16); // set tgt ip
    1d2a:	09 e9       	ldi	r16, 0x99	; 153
    1d2c:	11 e0       	ldi	r17, 0x01	; 1
    1d2e:	b8 01       	movw	r22, r16
    1d30:	6c 5f       	subi	r22, 0xFC	; 252
    1d32:	7f 4f       	sbci	r23, 0xFF	; 255
    1d34:	c8 01       	movw	r24, r16
    1d36:	0e 94 ea 07 	call	0xfd4	; 0xfd4 <net_copy_ip>
    net_copy_ip(param.test_ip, ip_buf + 12); // set src ip
    1d3a:	0f 2e       	mov	r0, r31
    1d3c:	f8 e6       	ldi	r31, 0x68	; 104
    1d3e:	cf 2e       	mov	r12, r31
    1d40:	f1 e0       	ldi	r31, 0x01	; 1
    1d42:	df 2e       	mov	r13, r31
    1d44:	f0 2d       	mov	r31, r0
    1d46:	c6 01       	movw	r24, r12
    1d48:	b8 01       	movw	r22, r16
    1d4a:	0e 94 ea 07 	call	0xfd4	; 0xfd4 <net_copy_ip>
#define UDP_LENGTH_OFF    4
#define UDP_CHECKSUM_OFF  6
#define UDP_DATA_OFF      8

inline const uint8_t *udp_get_data_ptr(const uint8_t *udp_buf) { return udp_buf + UDP_DATA_OFF; }
inline uint16_t  udp_get_src_port(const uint8_t *udp_buf) { return net_get_word(udp_buf + UDP_SRC_PORT_OFF); }
    1d4e:	c5 01       	movw	r24, r10
    1d50:	0e 94 fb 07 	call	0xff6	; 0xff6 <net_get_word>
    1d54:	7c 01       	movw	r14, r24
    uint16_t src_port = udp_get_src_port(udp_buf);
    net_put_word(udp_buf + UDP_SRC_PORT_OFF, dst_port);
    1d56:	c5 01       	movw	r24, r10
    1d58:	b4 01       	movw	r22, r8
    1d5a:	0e 94 05 08 	call	0x100a	; 0x100a <net_put_word>
    net_put_word(udp_buf + UDP_TGT_PORT_OFF, src_port);
    1d5e:	c5 01       	movw	r24, r10
    1d60:	02 96       	adiw	r24, 0x02	; 2
    1d62:	b7 01       	movw	r22, r14
    1d64:	0e 94 05 08 	call	0x100a	; 0x100a <net_put_word>

    // flip eth
    net_copy_mac(g_pDataBuffer + ETH_OFF_SRC_MAC, g_pDataBuffer + ETH_OFF_TGT_MAC);
    1d68:	0f 2e       	mov	r0, r31
    1d6a:	fc ee       	ldi	r31, 0xEC	; 236
    1d6c:	ef 2e       	mov	r14, r31
    1d6e:	ff ef       	ldi	r31, 0xFF	; 255
    1d70:	ff 2e       	mov	r15, r31
    1d72:	f0 2d       	mov	r31, r0
    1d74:	e0 0e       	add	r14, r16
    1d76:	f1 1e       	adc	r15, r17
    1d78:	0a 51       	subi	r16, 0x1A	; 26
    1d7a:	10 40       	sbci	r17, 0x00	; 0
    1d7c:	c7 01       	movw	r24, r14
    1d7e:	b8 01       	movw	r22, r16
    1d80:	0e 94 db 07 	call	0xfb6	; 0xfb6 <net_copy_mac>
    net_copy_mac(param.mac_addr, g_pDataBuffer + ETH_OFF_SRC_MAC);
    1d84:	c6 01       	movw	r24, r12
    1d86:	0c 97       	sbiw	r24, 0x0c	; 12
    1d88:	b7 01       	movw	r22, r14
    1d8a:	0e 94 db 07 	call	0xfb6	; 0xfb6 <net_copy_mac>
    1d8e:	81 e0       	ldi	r24, 0x01	; 1
    1d90:	01 c0       	rjmp	.+2      	; 0x1d94 <pio_util_handle_udp_test+0xc0>

    return 1;
    1d92:	80 e0       	ldi	r24, 0x00	; 0
 } else {
 	return 0;
 }
}
    1d94:	df 91       	pop	r29
    1d96:	cf 91       	pop	r28
    1d98:	1f 91       	pop	r17
    1d9a:	0f 91       	pop	r16
    1d9c:	ff 90       	pop	r15
    1d9e:	ef 90       	pop	r14
    1da0:	df 90       	pop	r13
    1da2:	cf 90       	pop	r12
    1da4:	bf 90       	pop	r11
    1da6:	af 90       	pop	r10
    1da8:	9f 90       	pop	r9
    1daa:	8f 90       	pop	r8
    1dac:	08 95       	ret

00001dae <pio_util_send_packet>:
  }
  return ubRecvResult;
}

uint8_t pio_util_send_packet(uint16_t size)
{
    1dae:	ff 92       	push	r15
    1db0:	0f 93       	push	r16
    1db2:	1f 93       	push	r17
    1db4:	cf 93       	push	r28
    1db6:	df 93       	push	r29
    1db8:	ec 01       	movw	r28, r24
extern void timerDelay100us(uint16_t uwCount);

// ----- hardware timer -----

// 16 bit hw timer with 4us resolution
inline void timerReset(void) { TCNT1 = 0; }
    1dba:	04 e8       	ldi	r16, 0x84	; 132
    1dbc:	10 e0       	ldi	r17, 0x00	; 0
    1dbe:	f8 01       	movw	r30, r16
    1dc0:	11 82       	std	Z+1, r1	; 0x01
    1dc2:	10 82       	st	Z, r1
  timerReset();
  uint8_t result = enc28j60_send(g_pDataBuffer, size);
    1dc4:	8f e7       	ldi	r24, 0x7F	; 127
    1dc6:	91 e0       	ldi	r25, 0x01	; 1
    1dc8:	be 01       	movw	r22, r28
    1dca:	0e 94 93 10 	call	0x2126	; 0x2126 <enc28j60_send>
    1dce:	f8 2e       	mov	r15, r24
inline uint16_t  timerGetState(void) { return TCNT1; }
    1dd0:	f8 01       	movw	r30, r16
    1dd2:	60 81       	ld	r22, Z
    1dd4:	71 81       	ldd	r23, Z+1	; 0x01
  // NOTE(KaiN#7): Is it really that short?
  uint16_t delta = timerGetState();

  uint16_t rate = timerCalculateKbps(size, delta);
    1dd6:	ce 01       	movw	r24, r28
    1dd8:	0e 94 87 02 	call	0x50e	; 0x50e <timerCalculateKbps>
    1ddc:	ac 01       	movw	r20, r24
  if(result == PIO_OK) {
    1dde:	ff 20       	and	r15, r15
    1de0:	29 f4       	brne	.+10     	; 0x1dec <pio_util_send_packet+0x3e>
    stats_update_ok(STATS_ID_PIO_TX, size, rate);
    1de2:	83 e0       	ldi	r24, 0x03	; 3
    1de4:	be 01       	movw	r22, r28
    1de6:	0e 94 88 12 	call	0x2510	; 0x2510 <stats_update_ok>
    1dea:	07 c0       	rjmp	.+14     	; 0x1dfa <pio_util_send_packet+0x4c>
  }
  else {
    stats_get(STATS_ID_PIO_TX)->err++;
    1dec:	e3 e9       	ldi	r30, 0x93	; 147
    1dee:	f7 e0       	ldi	r31, 0x07	; 7
    1df0:	80 81       	ld	r24, Z
    1df2:	91 81       	ldd	r25, Z+1	; 0x01
    1df4:	01 96       	adiw	r24, 0x01	; 1
    1df6:	91 83       	std	Z+1, r25	; 0x01
    1df8:	80 83       	st	Z, r24
    } else {
			// NOTE: UART - ERROR=hex_byte(result)\r\n
    }
  }
  return result;
}
    1dfa:	8f 2d       	mov	r24, r15
    1dfc:	df 91       	pop	r29
    1dfe:	cf 91       	pop	r28
    1e00:	1f 91       	pop	r17
    1e02:	0f 91       	pop	r16
    1e04:	ff 90       	pop	r15
    1e06:	08 95       	ret

00001e08 <pio_util_handle_arp>:

uint8_t pio_util_handle_arp(uint16_t size)
{
    1e08:	ef 92       	push	r14
    1e0a:	ff 92       	push	r15
    1e0c:	0f 93       	push	r16
    1e0e:	1f 93       	push	r17
    1e10:	cf 93       	push	r28
    1e12:	df 93       	push	r29
    1e14:	ec 01       	movw	r28, r24
    1e16:	8b e8       	ldi	r24, 0x8B	; 139
    1e18:	91 e0       	ldi	r25, 0x01	; 1
    1e1a:	0e 94 fb 07 	call	0xff6	; 0xff6 <net_get_word>
  uint16_t type = eth_get_pkt_type(g_pDataBuffer);
  if(type != ETH_TYPE_ARP) {
    1e1e:	86 50       	subi	r24, 0x06	; 6
    1e20:	98 40       	sbci	r25, 0x08	; 8
    1e22:	d9 f5       	brne	.+118    	; 0x1e9a <pio_util_handle_arp+0x92>
    return 0;
  }
  if(size <= ETH_HDR_SIZE) {
    1e24:	cf 30       	cpi	r28, 0x0F	; 15
    1e26:	d1 05       	cpc	r29, r1
    1e28:	c0 f1       	brcs	.+112    	; 0x1e9a <pio_util_handle_arp+0x92>
  // payload buf/size
  uint8_t *pl_buf = g_pDataBuffer + ETH_HDR_SIZE;
  uint16_t pl_size = size - ETH_HDR_SIZE;

  // is an ARP request
  if(arp_is_ipv4(pl_buf, pl_size) && (arp_get_op(pl_buf) == ARP_REQUEST)) {
    1e2a:	be 01       	movw	r22, r28
    1e2c:	6e 50       	subi	r22, 0x0E	; 14
    1e2e:	70 40       	sbci	r23, 0x00	; 0
    1e30:	8d e8       	ldi	r24, 0x8D	; 141
    1e32:	91 e0       	ldi	r25, 0x01	; 1
    1e34:	0e 94 b2 07 	call	0xf64	; 0xf64 <arp_is_ipv4>
    1e38:	88 23       	and	r24, r24
    1e3a:	89 f1       	breq	.+98     	; 0x1e9e <pio_util_handle_arp+0x96>
    1e3c:	83 e9       	ldi	r24, 0x93	; 147
    1e3e:	91 e0       	ldi	r25, 0x01	; 1
    1e40:	0e 94 fb 07 	call	0xff6	; 0xff6 <net_get_word>
    1e44:	01 97       	sbiw	r24, 0x01	; 1
    1e46:	59 f5       	brne	.+86     	; 0x1e9e <pio_util_handle_arp+0x96>

    if(global_verbose) {
			// NOTE: UART - time_stamp_spc() ARP REQ: IP=tgt_ip\r\n
    }

    if(net_compare_ip(tgt_ip, param.test_ip)) {
    1e48:	85 ea       	ldi	r24, 0xA5	; 165
    1e4a:	91 e0       	ldi	r25, 0x01	; 1
    1e4c:	68 e6       	ldi	r22, 0x68	; 104
    1e4e:	71 e0       	ldi	r23, 0x01	; 1
    1e50:	0e 94 5d 08 	call	0x10ba	; 0x10ba <net_compare_ip>
    1e54:	88 23       	and	r24, r24
    1e56:	19 f1       	breq	.+70     	; 0x1e9e <pio_util_handle_arp+0x96>
      arp_make_reply(pl_buf, param.mac_addr, param.test_ip);
    1e58:	0d e8       	ldi	r16, 0x8D	; 141
    1e5a:	11 e0       	ldi	r17, 0x01	; 1
    1e5c:	0f 2e       	mov	r0, r31
    1e5e:	fc e5       	ldi	r31, 0x5C	; 92
    1e60:	ef 2e       	mov	r14, r31
    1e62:	f1 e0       	ldi	r31, 0x01	; 1
    1e64:	ff 2e       	mov	r15, r31
    1e66:	f0 2d       	mov	r31, r0
    1e68:	a7 01       	movw	r20, r14
    1e6a:	44 5f       	subi	r20, 0xF4	; 244
    1e6c:	5f 4f       	sbci	r21, 0xFF	; 255
    1e6e:	c8 01       	movw	r24, r16
    1e70:	b7 01       	movw	r22, r14
    1e72:	0e 94 74 07 	call	0xee8	; 0xee8 <arp_make_reply>
	net_put_word(pkt + ETH_OFF_TYPE, type);
}

inline void eth_make_bcast(uint8_t *pkt, const uint8_t *my_mac)
{
	net_copy_mac(net_bcast_mac, pkt + ETH_OFF_TGT_MAC);
    1e76:	0e 50       	subi	r16, 0x0E	; 14
    1e78:	10 40       	sbci	r17, 0x00	; 0
    1e7a:	80 e0       	ldi	r24, 0x00	; 0
    1e7c:	91 e0       	ldi	r25, 0x01	; 1
    1e7e:	b8 01       	movw	r22, r16
    1e80:	0e 94 db 07 	call	0xfb6	; 0xfb6 <net_copy_mac>
	net_copy_mac(my_mac, pkt + ETH_OFF_SRC_MAC);
    1e84:	0a 5f       	subi	r16, 0xFA	; 250
    1e86:	1f 4f       	sbci	r17, 0xFF	; 255
    1e88:	c7 01       	movw	r24, r14
    1e8a:	b8 01       	movw	r22, r16
    1e8c:	0e 94 db 07 	call	0xfb6	; 0xfb6 <net_copy_mac>
      eth_make_bcast(g_pDataBuffer, param.mac_addr);
      pio_util_send_packet(size);
    1e90:	ce 01       	movw	r24, r28
    1e92:	0e 94 d7 0e 	call	0x1dae	; 0x1dae <pio_util_send_packet>
    1e96:	81 e0       	ldi	r24, 0x01	; 1
    1e98:	03 c0       	rjmp	.+6      	; 0x1ea0 <pio_util_handle_arp+0x98>
    1e9a:	80 e0       	ldi	r24, 0x00	; 0
    1e9c:	01 c0       	rjmp	.+2      	; 0x1ea0 <pio_util_handle_arp+0x98>
    1e9e:	81 e0       	ldi	r24, 0x01	; 1
      }
    }
  }

  return 1;
}
    1ea0:	df 91       	pop	r29
    1ea2:	cf 91       	pop	r28
    1ea4:	1f 91       	pop	r17
    1ea6:	0f 91       	pop	r16
    1ea8:	ff 90       	pop	r15
    1eaa:	ef 90       	pop	r14
    1eac:	08 95       	ret

00001eae <pio_util_recv_packet>:
/**
 * Receives data from ENC28j60, calculates stats & does logging.
 * @param pDataSize Pointer to addr to be filled with read data size.
 */
uint8_t pio_util_recv_packet(uint16_t *pDataSize)
{
    1eae:	ff 92       	push	r15
    1eb0:	0f 93       	push	r16
    1eb2:	1f 93       	push	r17
    1eb4:	cf 93       	push	r28
    1eb6:	df 93       	push	r29
    1eb8:	ec 01       	movw	r28, r24
extern void timerDelay100us(uint16_t uwCount);

// ----- hardware timer -----

// 16 bit hw timer with 4us resolution
inline void timerReset(void) { TCNT1 = 0; }
    1eba:	04 e8       	ldi	r16, 0x84	; 132
    1ebc:	10 e0       	ldi	r17, 0x00	; 0
    1ebe:	f8 01       	movw	r30, r16
    1ec0:	11 82       	std	Z+1, r1	; 0x01
    1ec2:	10 82       	st	Z, r1
  // Fetch packet from ENC28j60, measure elapsed time
  timerReset();
  uint8_t ubRecvResult = enc28j60_recv(g_pDataBuffer, DATABUF_SIZE, pDataSize);
    1ec4:	8f e7       	ldi	r24, 0x7F	; 127
    1ec6:	91 e0       	ldi	r25, 0x01	; 1
    1ec8:	6a ee       	ldi	r22, 0xEA	; 234
    1eca:	75 e0       	ldi	r23, 0x05	; 5
    1ecc:	ae 01       	movw	r20, r28
    1ece:	0e 94 e4 11 	call	0x23c8	; 0x23c8 <enc28j60_recv>
    1ed2:	f8 2e       	mov	r15, r24
inline uint16_t  timerGetState(void) { return TCNT1; }
    1ed4:	f8 01       	movw	r30, r16
    1ed6:	60 81       	ld	r22, Z
    1ed8:	71 81       	ldd	r23, Z+1	; 0x01
  uint16_t uwTimeDelta = timerGetState();
  uint16_t uwDataRate = timerCalculateKbps(*pDataSize, uwTimeDelta);
    1eda:	88 81       	ld	r24, Y
    1edc:	99 81       	ldd	r25, Y+1	; 0x01
    1ede:	0e 94 87 02 	call	0x50e	; 0x50e <timerCalculateKbps>
    1ee2:	ac 01       	movw	r20, r24

  if(ubRecvResult == PIO_OK) {
    1ee4:	ff 20       	and	r15, r15
    1ee6:	31 f4       	brne	.+12     	; 0x1ef4 <pio_util_recv_packet+0x46>
		// Update stats - write new data size & rate
    stats_update_ok(STATS_ID_PIO_RX, *pDataSize, uwDataRate);
    1ee8:	68 81       	ld	r22, Y
    1eea:	79 81       	ldd	r23, Y+1	; 0x01
    1eec:	82 e0       	ldi	r24, 0x02	; 2
    1eee:	0e 94 88 12 	call	0x2510	; 0x2510 <stats_update_ok>
    1ef2:	07 c0       	rjmp	.+14     	; 0x1f02 <pio_util_recv_packet+0x54>
  }
  else {
		// Update stats - increase error count
    stats_get(STATS_ID_PIO_RX)->err++;
    1ef4:	e7 e8       	ldi	r30, 0x87	; 135
    1ef6:	f7 e0       	ldi	r31, 0x07	; 7
    1ef8:	80 81       	ld	r24, Z
    1efa:	91 81       	ldd	r25, Z+1	; 0x01
    1efc:	01 96       	adiw	r24, 0x01	; 1
    1efe:	91 83       	std	Z+1, r25	; 0x01
    1f00:	80 83       	st	Z, r24
    else {
			// NOTE: UART - ERROR=hex_byte(ubRecvResult)\r\n
    }
  }
  return ubRecvResult;
}
    1f02:	8f 2d       	mov	r24, r15
    1f04:	df 91       	pop	r29
    1f06:	cf 91       	pop	r28
    1f08:	1f 91       	pop	r17
    1f0a:	0f 91       	pop	r16
    1f0c:	ff 90       	pop	r15
    1f0e:	08 95       	ret

00001f10 <readOp>:
    1f10:	e5 e2       	ldi	r30, 0x25	; 37
    1f12:	f0 e0       	ldi	r31, 0x00	; 0
    1f14:	90 81       	ld	r25, Z
    1f16:	9b 7f       	andi	r25, 0xFB	; 251
    1f18:	90 83       	st	Z, r25
static uint8_t is_full_duplex;
static uint8_t rev;

static uint8_t readOp (uint8_t op, uint8_t address) {
    spi_enable_eth();
    spi_out(op | (address & ADDR_MASK));
    1f1a:	96 2f       	mov	r25, r22
    1f1c:	9f 71       	andi	r25, 0x1F	; 31
    1f1e:	98 2b       	or	r25, r24
    1f20:	9e bd       	out	0x2e, r25	; 46
    1f22:	ed e4       	ldi	r30, 0x4D	; 77
    1f24:	f0 e0       	ldi	r31, 0x00	; 0
    1f26:	80 81       	ld	r24, Z
    1f28:	88 23       	and	r24, r24
    1f2a:	ec f7       	brge	.-6      	; 0x1f26 <readOp+0x16>
    if (address & 0x80)
    1f2c:	66 23       	and	r22, r22
    1f2e:	34 f4       	brge	.+12     	; 0x1f3c <readOp+0x2c>
    1f30:	1e bc       	out	0x2e, r1	; 46
    1f32:	ed e4       	ldi	r30, 0x4D	; 77
    1f34:	f0 e0       	ldi	r31, 0x00	; 0
    1f36:	80 81       	ld	r24, Z
    1f38:	88 23       	and	r24, r24
    1f3a:	ec f7       	brge	.-6      	; 0x1f36 <readOp+0x26>
    1f3c:	1e bc       	out	0x2e, r1	; 46
    1f3e:	ed e4       	ldi	r30, 0x4D	; 77
    1f40:	f0 e0       	ldi	r31, 0x00	; 0
    1f42:	80 81       	ld	r24, Z
    1f44:	88 23       	and	r24, r24
    1f46:	ec f7       	brge	.-6      	; 0x1f42 <readOp+0x32>
    1f48:	8e b5       	in	r24, 0x2e	; 46
    1f4a:	e5 e2       	ldi	r30, 0x25	; 37
    1f4c:	f0 e0       	ldi	r31, 0x00	; 0
    1f4e:	90 81       	ld	r25, Z
    1f50:	94 60       	ori	r25, 0x04	; 4
    1f52:	90 83       	st	Z, r25
        spi_out(0x00);
    uint8_t result = spi_in();
    spi_disable_eth();
    return result;
}
    1f54:	08 95       	ret

00001f56 <writeOp>:
    1f56:	e5 e2       	ldi	r30, 0x25	; 37
    1f58:	f0 e0       	ldi	r31, 0x00	; 0
    1f5a:	90 81       	ld	r25, Z
    1f5c:	9b 7f       	andi	r25, 0xFB	; 251
    1f5e:	90 83       	st	Z, r25

static void writeOp (uint8_t op, uint8_t address, uint8_t data) {
    spi_enable_eth();
    spi_out(op | (address & ADDR_MASK));
    1f60:	6f 71       	andi	r22, 0x1F	; 31
    1f62:	68 2b       	or	r22, r24
    1f64:	6e bd       	out	0x2e, r22	; 46
    1f66:	ed e4       	ldi	r30, 0x4D	; 77
    1f68:	f0 e0       	ldi	r31, 0x00	; 0
    1f6a:	80 81       	ld	r24, Z
    1f6c:	88 23       	and	r24, r24
    1f6e:	ec f7       	brge	.-6      	; 0x1f6a <writeOp+0x14>
    1f70:	4e bd       	out	0x2e, r20	; 46
    1f72:	ed e4       	ldi	r30, 0x4D	; 77
    1f74:	f0 e0       	ldi	r31, 0x00	; 0
    1f76:	80 81       	ld	r24, Z
    1f78:	88 23       	and	r24, r24
    1f7a:	ec f7       	brge	.-6      	; 0x1f76 <writeOp+0x20>
    1f7c:	e5 e2       	ldi	r30, 0x25	; 37
    1f7e:	f0 e0       	ldi	r31, 0x00	; 0
    1f80:	80 81       	ld	r24, Z
    1f82:	84 60       	ori	r24, 0x04	; 4
    1f84:	80 83       	st	Z, r24
    spi_out(data);
    spi_disable_eth();
}
    1f86:	08 95       	ret

00001f88 <readBuf>:

static void readBuf(uint16_t len, uint8_t* data) {
    1f88:	cf 93       	push	r28
    1f8a:	df 93       	push	r29
    1f8c:	9c 01       	movw	r18, r24
    1f8e:	db 01       	movw	r26, r22
    1f90:	e5 e2       	ldi	r30, 0x25	; 37
    1f92:	f0 e0       	ldi	r31, 0x00	; 0
    1f94:	80 81       	ld	r24, Z
    1f96:	8b 7f       	andi	r24, 0xFB	; 251
    1f98:	80 83       	st	Z, r24
    1f9a:	8a e3       	ldi	r24, 0x3A	; 58
    1f9c:	8e bd       	out	0x2e, r24	; 46
    1f9e:	ed e4       	ldi	r30, 0x4D	; 77
    1fa0:	f0 e0       	ldi	r31, 0x00	; 0
    1fa2:	80 81       	ld	r24, Z
    1fa4:	88 23       	and	r24, r24
    1fa6:	ec f7       	brge	.-6      	; 0x1fa2 <readBuf+0x1a>
    spi_enable_eth();
    spi_out(ENC28J60_READ_BUF_MEM);
    while (len--) {
    1fa8:	21 15       	cp	r18, r1
    1faa:	31 05       	cpc	r19, r1
    1fac:	79 f0       	breq	.+30     	; 0x1fcc <readBuf+0x44>
    1fae:	ce e4       	ldi	r28, 0x4E	; 78
    1fb0:	d0 e0       	ldi	r29, 0x00	; 0
    1fb2:	ed e4       	ldi	r30, 0x4D	; 77
    1fb4:	f0 e0       	ldi	r31, 0x00	; 0
    1fb6:	18 82       	st	Y, r1
    1fb8:	80 81       	ld	r24, Z
    1fba:	88 23       	and	r24, r24
    1fbc:	ec f7       	brge	.-6      	; 0x1fb8 <readBuf+0x30>
    1fbe:	88 81       	ld	r24, Y
        *data++ = spi_in();
    1fc0:	8c 93       	st	X, r24
    1fc2:	21 50       	subi	r18, 0x01	; 1
    1fc4:	30 40       	sbci	r19, 0x00	; 0
}

static void readBuf(uint16_t len, uint8_t* data) {
    spi_enable_eth();
    spi_out(ENC28J60_READ_BUF_MEM);
    while (len--) {
    1fc6:	11 f0       	breq	.+4      	; 0x1fcc <readBuf+0x44>
        *data++ = spi_in();
    1fc8:	11 96       	adiw	r26, 0x01	; 1
    1fca:	f5 cf       	rjmp	.-22     	; 0x1fb6 <readBuf+0x2e>
    1fcc:	e5 e2       	ldi	r30, 0x25	; 37
    1fce:	f0 e0       	ldi	r31, 0x00	; 0
    1fd0:	80 81       	ld	r24, Z
    1fd2:	84 60       	ori	r24, 0x04	; 4
    1fd4:	80 83       	st	Z, r24
    }
    spi_disable_eth();
}
    1fd6:	df 91       	pop	r29
    1fd8:	cf 91       	pop	r28
    1fda:	08 95       	ret

00001fdc <SetBank>:

static void SetBank (uint8_t address) {
    1fdc:	1f 93       	push	r17
    1fde:	18 2f       	mov	r17, r24
    if ((address & BANK_MASK) != Enc28j60Bank) {
    1fe0:	28 2f       	mov	r18, r24
    1fe2:	30 e0       	ldi	r19, 0x00	; 0
    1fe4:	20 76       	andi	r18, 0x60	; 96
    1fe6:	30 70       	andi	r19, 0x00	; 0
    1fe8:	80 91 4f 01 	lds	r24, 0x014F
    1fec:	90 e0       	ldi	r25, 0x00	; 0
    1fee:	28 17       	cp	r18, r24
    1ff0:	39 07       	cpc	r19, r25
    1ff2:	81 f0       	breq	.+32     	; 0x2014 <SetBank+0x38>
        writeOp(ENC28J60_BIT_FIELD_CLR, ECON1, ECON1_BSEL1|ECON1_BSEL0);
    1ff4:	80 ea       	ldi	r24, 0xA0	; 160
    1ff6:	6f e1       	ldi	r22, 0x1F	; 31
    1ff8:	43 e0       	ldi	r20, 0x03	; 3
    1ffa:	0e 94 ab 0f 	call	0x1f56	; 0x1f56 <writeOp>
        Enc28j60Bank = address & BANK_MASK;
    1ffe:	41 2f       	mov	r20, r17
    2000:	40 76       	andi	r20, 0x60	; 96
    2002:	40 93 4f 01 	sts	0x014F, r20
        writeOp(ENC28J60_BIT_FIELD_SET, ECON1, Enc28j60Bank>>5);
    2006:	42 95       	swap	r20
    2008:	46 95       	lsr	r20
    200a:	47 70       	andi	r20, 0x07	; 7
    200c:	80 e8       	ldi	r24, 0x80	; 128
    200e:	6f e1       	ldi	r22, 0x1F	; 31
    2010:	0e 94 ab 0f 	call	0x1f56	; 0x1f56 <writeOp>
    }
}
    2014:	1f 91       	pop	r17
    2016:	08 95       	ret

00002018 <readRegByte>:

static uint8_t readRegByte (uint8_t address) {
    2018:	1f 93       	push	r17
    201a:	18 2f       	mov	r17, r24
    SetBank(address);
    201c:	0e 94 ee 0f 	call	0x1fdc	; 0x1fdc <SetBank>
    return readOp(ENC28J60_READ_CTRL_REG, address);
    2020:	80 e0       	ldi	r24, 0x00	; 0
    2022:	61 2f       	mov	r22, r17
    2024:	0e 94 88 0f 	call	0x1f10	; 0x1f10 <readOp>
}
    2028:	1f 91       	pop	r17
    202a:	08 95       	ret

0000202c <writeRegByte>:
static uint16_t readReg(uint8_t address) {
	return readRegByte(address) + (readRegByte(address+1) << 8);
}
#endif

static void writeRegByte (uint8_t address, uint8_t data) {
    202c:	0f 93       	push	r16
    202e:	1f 93       	push	r17
    2030:	18 2f       	mov	r17, r24
    2032:	06 2f       	mov	r16, r22
    SetBank(address);
    2034:	0e 94 ee 0f 	call	0x1fdc	; 0x1fdc <SetBank>
    writeOp(ENC28J60_WRITE_CTRL_REG, address, data);
    2038:	80 e4       	ldi	r24, 0x40	; 64
    203a:	61 2f       	mov	r22, r17
    203c:	40 2f       	mov	r20, r16
    203e:	0e 94 ab 0f 	call	0x1f56	; 0x1f56 <writeOp>
}
    2042:	1f 91       	pop	r17
    2044:	0f 91       	pop	r16
    2046:	08 95       	ret

00002048 <writeReg>:

static void writeReg(uint8_t address, uint16_t data) {
    2048:	0f 93       	push	r16
    204a:	1f 93       	push	r17
    204c:	18 2f       	mov	r17, r24
    204e:	07 2f       	mov	r16, r23
    writeRegByte(address, data);
    2050:	0e 94 16 10 	call	0x202c	; 0x202c <writeRegByte>
    writeRegByte(address + 1, data >> 8);
    2054:	81 2f       	mov	r24, r17
    2056:	8f 5f       	subi	r24, 0xFF	; 255
    2058:	60 2f       	mov	r22, r16
    205a:	0e 94 16 10 	call	0x202c	; 0x202c <writeRegByte>
}
    205e:	1f 91       	pop	r17
    2060:	0f 91       	pop	r16
    2062:	08 95       	ret

00002064 <writePhy>:
        ;
    writeRegByte(MICMD, 0x00);
    return readRegByte(MIRD+1);
}

static void writePhy (uint8_t address, uint16_t data) {
    2064:	0f 93       	push	r16
    2066:	1f 93       	push	r17
    2068:	98 2f       	mov	r25, r24
    206a:	8b 01       	movw	r16, r22
    writeRegByte(MIREGADR, address);
    206c:	84 ed       	ldi	r24, 0xD4	; 212
    206e:	69 2f       	mov	r22, r25
    2070:	0e 94 16 10 	call	0x202c	; 0x202c <writeRegByte>
    writeReg(MIWR, data);
    2074:	86 ed       	ldi	r24, 0xD6	; 214
    2076:	b8 01       	movw	r22, r16
    2078:	0e 94 24 10 	call	0x2048	; 0x2048 <writeReg>
    while (readRegByte(MISTAT) & MISTAT_BUSY)
    207c:	8a ee       	ldi	r24, 0xEA	; 234
    207e:	0e 94 0c 10 	call	0x2018	; 0x2018 <readRegByte>
    2082:	80 fd       	sbrc	r24, 0
    2084:	fb cf       	rjmp	.-10     	; 0x207c <writePhy+0x18>
        ;
}
    2086:	1f 91       	pop	r17
    2088:	0f 91       	pop	r16
    208a:	08 95       	ret

0000208c <enc28j60_exit>:

void enc28j60_exit(void)
{
	// Moved notice from pio_exit
	// NOTE: UART - time_stamp_spc() pio: exit\r\n
  SetBank(ECON1);
    208c:	8f e1       	ldi	r24, 0x1F	; 31
    208e:	0e 94 ee 0f 	call	0x1fdc	; 0x1fdc <SetBank>
  writeOp(ENC28J60_BIT_FIELD_CLR, ECON1, ECON1_RXEN);
    2092:	80 ea       	ldi	r24, 0xA0	; 160
    2094:	6f e1       	ldi	r22, 0x1F	; 31
    2096:	44 e0       	ldi	r20, 0x04	; 4
    2098:	0e 94 ab 0f 	call	0x1f56	; 0x1f56 <writeOp>
}
    209c:	08 95       	ret

0000209e <enc28j60_control>:

// ---------- control ----------

uint8_t enc28j60_control(uint8_t control_id, uint8_t value)
{
  switch(control_id) {
    209e:	88 23       	and	r24, r24
    20a0:	11 f0       	breq	.+4      	; 0x20a6 <enc28j60_control+0x8>
    20a2:	81 e0       	ldi	r24, 0x01	; 1
    20a4:	08 95       	ret
    case PIO_CONTROL_FLOW:
      {
        uint8_t flag;
        if(is_full_duplex) {
    20a6:	80 91 52 01 	lds	r24, 0x0152
    20aa:	88 23       	and	r24, r24
    20ac:	31 f0       	breq	.+12     	; 0x20ba <enc28j60_control+0x1c>
          flag = value ? 2 : 3;
    20ae:	66 23       	and	r22, r22
    20b0:	11 f4       	brne	.+4      	; 0x20b6 <enc28j60_control+0x18>
    20b2:	63 e0       	ldi	r22, 0x03	; 3
    20b4:	04 c0       	rjmp	.+8      	; 0x20be <enc28j60_control+0x20>
    20b6:	62 e0       	ldi	r22, 0x02	; 2
    20b8:	02 c0       	rjmp	.+4      	; 0x20be <enc28j60_control+0x20>
        } else {
          flag = value ? 1 : 0;
    20ba:	61 11       	cpse	r22, r1
    20bc:	61 e0       	ldi	r22, 0x01	; 1
        }
        writeRegByte(EFLOCON, flag);
    20be:	87 e7       	ldi	r24, 0x77	; 119
    20c0:	0e 94 16 10 	call	0x202c	; 0x202c <writeRegByte>
    20c4:	80 e0       	ldi	r24, 0x00	; 0
        return PIO_OK;
      }
    default:
      return PIO_NOT_FOUND;
  }
}
    20c6:	08 95       	ret

000020c8 <enc28j60_status>:

// ---------- status ----------

uint8_t enc28j60_status(uint8_t status_id, uint8_t *value)
{
    20c8:	cf 93       	push	r28
    20ca:	df 93       	push	r29
    20cc:	eb 01       	movw	r28, r22
  switch(status_id) {
    20ce:	88 23       	and	r24, r24
    20d0:	19 f0       	breq	.+6      	; 0x20d8 <enc28j60_status+0x10>
    20d2:	81 30       	cpi	r24, 0x01	; 1
    20d4:	19 f5       	brne	.+70     	; 0x211c <enc28j60_status+0x54>
    20d6:	05 c0       	rjmp	.+10     	; 0x20e2 <enc28j60_status+0x1a>
    case PIO_STATUS_VERSION:
      *value = rev;
    20d8:	80 91 53 01 	lds	r24, 0x0153
    20dc:	88 83       	st	Y, r24
    20de:	80 e0       	ldi	r24, 0x00	; 0
    20e0:	1f c0       	rjmp	.+62     	; 0x2120 <enc28j60_status+0x58>
    writeRegByte(address, data);
    writeRegByte(address + 1, data >> 8);
}

static uint16_t readPhyByte (uint8_t address) {
    writeRegByte(MIREGADR, address);
    20e2:	84 ed       	ldi	r24, 0xD4	; 212
    20e4:	61 e1       	ldi	r22, 0x11	; 17
    20e6:	0e 94 16 10 	call	0x202c	; 0x202c <writeRegByte>
    writeRegByte(MICMD, MICMD_MIIRD);
    20ea:	82 ed       	ldi	r24, 0xD2	; 210
    20ec:	61 e0       	ldi	r22, 0x01	; 1
    20ee:	0e 94 16 10 	call	0x202c	; 0x202c <writeRegByte>
    while (readRegByte(MISTAT) & MISTAT_BUSY)
    20f2:	8a ee       	ldi	r24, 0xEA	; 234
    20f4:	0e 94 0c 10 	call	0x2018	; 0x2018 <readRegByte>
    20f8:	80 fd       	sbrc	r24, 0
    20fa:	fb cf       	rjmp	.-10     	; 0x20f2 <enc28j60_status+0x2a>
        ;
    writeRegByte(MICMD, 0x00);
    20fc:	82 ed       	ldi	r24, 0xD2	; 210
    20fe:	60 e0       	ldi	r22, 0x00	; 0
    2100:	0e 94 16 10 	call	0x202c	; 0x202c <writeRegByte>
    return readRegByte(MIRD+1);
    2104:	89 ed       	ldi	r24, 0xD9	; 217
    2106:	0e 94 0c 10 	call	0x2018	; 0x2018 <readRegByte>
  switch(status_id) {
    case PIO_STATUS_VERSION:
      *value = rev;
      return PIO_OK;
    case PIO_STATUS_LINK_UP:
      *value = (readPhyByte(PHSTAT2) >> 2) & 1;
    210a:	90 e0       	ldi	r25, 0x00	; 0
    210c:	96 95       	lsr	r25
    210e:	87 95       	ror	r24
    2110:	96 95       	lsr	r25
    2112:	87 95       	ror	r24
    2114:	81 70       	andi	r24, 0x01	; 1
    2116:	88 83       	st	Y, r24
    2118:	80 e0       	ldi	r24, 0x00	; 0
    211a:	02 c0       	rjmp	.+4      	; 0x2120 <enc28j60_status+0x58>
      return PIO_OK;
    default:
      *value = 0;
    211c:	18 82       	st	Y, r1
    211e:	81 e0       	ldi	r24, 0x01	; 1
      return PIO_NOT_FOUND;
  }
}
    2120:	df 91       	pop	r29
    2122:	cf 91       	pop	r28
    2124:	08 95       	ret

00002126 <enc28j60_send>:
#endif

// ---------- send ----------

uint8_t enc28j60_send(const uint8_t *data, uint16_t size)
{
    2126:	0f 93       	push	r16
    2128:	1f 93       	push	r17
    212a:	cf 93       	push	r28
    212c:	df 93       	push	r29
    212e:	ec 01       	movw	r28, r24
    2130:	8b 01       	movw	r16, r22
  // prepare tx buffer write
  writeReg(EWRPT, TXSTART_INIT);
    2132:	82 e0       	ldi	r24, 0x02	; 2
    2134:	60 e0       	ldi	r22, 0x00	; 0
    2136:	7a e1       	ldi	r23, 0x1A	; 26
    2138:	0e 94 24 10 	call	0x2048	; 0x2048 <writeReg>
  writeOp(ENC28J60_WRITE_BUF_MEM, 0, 0x00);
    213c:	8a e7       	ldi	r24, 0x7A	; 122
    213e:	60 e0       	ldi	r22, 0x00	; 0
    2140:	40 e0       	ldi	r20, 0x00	; 0
    2142:	0e 94 ab 0f 	call	0x1f56	; 0x1f56 <writeOp>
    2146:	e5 e2       	ldi	r30, 0x25	; 37
    2148:	f0 e0       	ldi	r31, 0x00	; 0
    214a:	80 81       	ld	r24, Z
    214c:	8b 7f       	andi	r24, 0xFB	; 251
    214e:	80 83       	st	Z, r24
    2150:	8a e7       	ldi	r24, 0x7A	; 122
    2152:	8e bd       	out	0x2e, r24	; 46
    2154:	ed e4       	ldi	r30, 0x4D	; 77
    2156:	f0 e0       	ldi	r31, 0x00	; 0
    2158:	80 81       	ld	r24, Z
    215a:	88 23       	and	r24, r24
    215c:	ec f7       	brge	.-6      	; 0x2158 <enc28j60_send+0x32>
    215e:	98 01       	movw	r18, r16
    2160:	ae e4       	ldi	r26, 0x4E	; 78
    2162:	b0 e0       	ldi	r27, 0x00	; 0
    2164:	ed e4       	ldi	r30, 0x4D	; 77
    2166:	f0 e0       	ldi	r31, 0x00	; 0
    2168:	08 c0       	rjmp	.+16     	; 0x217a <enc28j60_send+0x54>
  // fill buffer
  uint16_t num = size;
  spi_enable_eth(),
  spi_out(ENC28J60_WRITE_BUF_MEM);
  while(num--) {
    spi_out(*data++);
    216a:	88 81       	ld	r24, Y
    216c:	8c 93       	st	X, r24
    216e:	80 81       	ld	r24, Z
    2170:	88 23       	and	r24, r24
    2172:	ec f7       	brge	.-6      	; 0x216e <enc28j60_send+0x48>
    2174:	21 96       	adiw	r28, 0x01	; 1
    2176:	21 50       	subi	r18, 0x01	; 1
    2178:	30 40       	sbci	r19, 0x00	; 0

  // fill buffer
  uint16_t num = size;
  spi_enable_eth(),
  spi_out(ENC28J60_WRITE_BUF_MEM);
  while(num--) {
    217a:	21 15       	cp	r18, r1
    217c:	31 05       	cpc	r19, r1
    217e:	a9 f7       	brne	.-22     	; 0x216a <enc28j60_send+0x44>
    2180:	e5 e2       	ldi	r30, 0x25	; 37
    2182:	f0 e0       	ldi	r31, 0x00	; 0
    2184:	80 81       	ld	r24, Z
    2186:	84 60       	ori	r24, 0x04	; 4
    2188:	80 83       	st	Z, r24
    218a:	0f c0       	rjmp	.+30     	; 0x21aa <enc28j60_send+0x84>
  }
  spi_disable_eth();

  // wait for tx ready
  while (readOp(ENC28J60_READ_CTRL_REG, ECON1) & ECON1_TXRTS)
      if (readRegByte(EIR) & EIR_TXERIF) {
    218c:	8c e1       	ldi	r24, 0x1C	; 28
    218e:	0e 94 0c 10 	call	0x2018	; 0x2018 <readRegByte>
    2192:	81 ff       	sbrs	r24, 1
    2194:	0a c0       	rjmp	.+20     	; 0x21aa <enc28j60_send+0x84>
          writeOp(ENC28J60_BIT_FIELD_SET, ECON1, ECON1_TXRST);
    2196:	80 e8       	ldi	r24, 0x80	; 128
    2198:	6f e1       	ldi	r22, 0x1F	; 31
    219a:	40 e8       	ldi	r20, 0x80	; 128
    219c:	0e 94 ab 0f 	call	0x1f56	; 0x1f56 <writeOp>
          writeOp(ENC28J60_BIT_FIELD_CLR, ECON1, ECON1_TXRST);
    21a0:	80 ea       	ldi	r24, 0xA0	; 160
    21a2:	6f e1       	ldi	r22, 0x1F	; 31
    21a4:	40 e8       	ldi	r20, 0x80	; 128
    21a6:	0e 94 ab 0f 	call	0x1f56	; 0x1f56 <writeOp>
    spi_out(*data++);
  }
  spi_disable_eth();

  // wait for tx ready
  while (readOp(ENC28J60_READ_CTRL_REG, ECON1) & ECON1_TXRTS)
    21aa:	80 e0       	ldi	r24, 0x00	; 0
    21ac:	6f e1       	ldi	r22, 0x1F	; 31
    21ae:	0e 94 88 0f 	call	0x1f10	; 0x1f10 <readOp>
    21b2:	83 fd       	sbrc	r24, 3
    21b4:	eb cf       	rjmp	.-42     	; 0x218c <enc28j60_send+0x66>
          writeOp(ENC28J60_BIT_FIELD_SET, ECON1, ECON1_TXRST);
          writeOp(ENC28J60_BIT_FIELD_CLR, ECON1, ECON1_TXRST);
      }

  // initiate send
  writeReg(ETXND, TXSTART_INIT+size);
    21b6:	b8 01       	movw	r22, r16
    21b8:	60 50       	subi	r22, 0x00	; 0
    21ba:	76 4e       	sbci	r23, 0xE6	; 230
    21bc:	86 e0       	ldi	r24, 0x06	; 6
    21be:	0e 94 24 10 	call	0x2048	; 0x2048 <writeReg>
  writeOp(ENC28J60_BIT_FIELD_SET, ECON1, ECON1_TXRTS);
    21c2:	80 e8       	ldi	r24, 0x80	; 128
    21c4:	6f e1       	ldi	r22, 0x1F	; 31
    21c6:	48 e0       	ldi	r20, 0x08	; 8
    21c8:	0e 94 ab 0f 	call	0x1f56	; 0x1f56 <writeOp>
  return PIO_OK;
}
    21cc:	80 e0       	ldi	r24, 0x00	; 0
    21ce:	df 91       	pop	r29
    21d0:	cf 91       	pop	r28
    21d2:	1f 91       	pop	r17
    21d4:	0f 91       	pop	r16
    21d6:	08 95       	ret

000021d8 <enc28j60_has_recv>:

// ---------- has_recv ----------

uint8_t enc28j60_has_recv(void)
{
  return readRegByte(EPKTCNT);
    21d8:	89 e3       	ldi	r24, 0x39	; 57
    21da:	0e 94 0c 10 	call	0x2018	; 0x2018 <readRegByte>
}
    21de:	08 95       	ret

000021e0 <enc28j60_init>:
{
  writeRegByte(ERXFCON, ERXFCON_UCEN|ERXFCON_CRCEN/*|ERXFCON_PMEN*/);
}

uint8_t enc28j60_init(const uint8_t macaddr[6], uint8_t flags)
{
    21e0:	df 92       	push	r13
    21e2:	ef 92       	push	r14
    21e4:	ff 92       	push	r15
    21e6:	0f 93       	push	r16
    21e8:	1f 93       	push	r17
    21ea:	df 93       	push	r29
    21ec:	cf 93       	push	r28
    21ee:	0f 92       	push	r0
    21f0:	cd b7       	in	r28, 0x3d	; 61
    21f2:	de b7       	in	r29, 0x3e	; 62
    21f4:	7c 01       	movw	r14, r24
    21f6:	d6 2e       	mov	r13, r22
  spi_init();
    21f8:	0e 94 5e 12 	call	0x24bc	; 0x24bc <spi_init>
    21fc:	e5 e2       	ldi	r30, 0x25	; 37
    21fe:	f0 e0       	ldi	r31, 0x00	; 0
    2200:	80 81       	ld	r24, Z
    2202:	84 60       	ori	r24, 0x04	; 4
    2204:	80 83       	st	Z, r24
  spi_disable_eth();

  is_full_duplex = (flags & PIO_INIT_FULL_DUPLEX) == PIO_INIT_FULL_DUPLEX;
    2206:	8d 2d       	mov	r24, r13
    2208:	81 70       	andi	r24, 0x01	; 1
    220a:	80 93 52 01 	sts	0x0152, r24

  // soft reset cpu
  writeOp(ENC28J60_SOFT_RESET, 0, ENC28J60_SOFT_RESET);
    220e:	8f ef       	ldi	r24, 0xFF	; 255
    2210:	60 e0       	ldi	r22, 0x00	; 0
    2212:	4f ef       	ldi	r20, 0xFF	; 255
    2214:	0e 94 ab 0f 	call	0x1f56	; 0x1f56 <writeOp>
  timerDelay100us(20); // errata B7/2
    2218:	84 e1       	ldi	r24, 0x14	; 20
    221a:	90 e0       	ldi	r25, 0x00	; 0
    221c:	0e 94 7a 02 	call	0x4f4	; 0x4f4 <timerDelay100us>
    2220:	00 e0       	ldi	r16, 0x00	; 0
    2222:	10 e0       	ldi	r17, 0x00	; 0
    2224:	08 c0       	rjmp	.+16     	; 0x2236 <enc28j60_init+0x56>

  // wait or error
  uint16_t count = 0;
  while (!readOp(ENC28J60_READ_CTRL_REG, ESTAT) & ESTAT_CLKRDY) {
    count ++;
    2226:	0f 5f       	subi	r16, 0xFF	; 255
    2228:	1f 4f       	sbci	r17, 0xFF	; 255
    if(count == 0xfff) {
    222a:	8f e0       	ldi	r24, 0x0F	; 15
    222c:	0f 3f       	cpi	r16, 0xFF	; 255
    222e:	18 07       	cpc	r17, r24
    2230:	11 f4       	brne	.+4      	; 0x2236 <enc28j60_init+0x56>
    2232:	81 e0       	ldi	r24, 0x01	; 1
    2234:	c0 c0       	rjmp	.+384    	; 0x23b6 <enc28j60_init+0x1d6>
  writeOp(ENC28J60_SOFT_RESET, 0, ENC28J60_SOFT_RESET);
  timerDelay100us(20); // errata B7/2

  // wait or error
  uint16_t count = 0;
  while (!readOp(ENC28J60_READ_CTRL_REG, ESTAT) & ESTAT_CLKRDY) {
    2236:	80 e0       	ldi	r24, 0x00	; 0
    2238:	6d e1       	ldi	r22, 0x1D	; 29
    223a:	0e 94 88 0f 	call	0x1f10	; 0x1f10 <readOp>
    223e:	88 23       	and	r24, r24
    2240:	91 f3       	breq	.-28     	; 0x2226 <enc28j60_init+0x46>
      return PIO_NOT_FOUND;
    }
  }

  // set packet pointers
  gNextPacketPtr = RXSTART_INIT;
    2242:	10 92 51 01 	sts	0x0151, r1
    2246:	10 92 50 01 	sts	0x0150, r1
  writeReg(ERXST, RXSTART_INIT);
    224a:	88 e0       	ldi	r24, 0x08	; 8
    224c:	60 e0       	ldi	r22, 0x00	; 0
    224e:	70 e0       	ldi	r23, 0x00	; 0
    2250:	0e 94 24 10 	call	0x2048	; 0x2048 <writeReg>
  writeReg(ERXRDPT, RXSTART_INIT);
    2254:	8c e0       	ldi	r24, 0x0C	; 12
    2256:	60 e0       	ldi	r22, 0x00	; 0
    2258:	70 e0       	ldi	r23, 0x00	; 0
    225a:	0e 94 24 10 	call	0x2048	; 0x2048 <writeReg>
  writeReg(ERXND, RXSTOP_INIT);
    225e:	8a e0       	ldi	r24, 0x0A	; 10
    2260:	6f ef       	ldi	r22, 0xFF	; 255
    2262:	79 e1       	ldi	r23, 0x19	; 25
    2264:	0e 94 24 10 	call	0x2048	; 0x2048 <writeReg>
  writeReg(ETXST, TXSTART_INIT);
    2268:	84 e0       	ldi	r24, 0x04	; 4
    226a:	60 e0       	ldi	r22, 0x00	; 0
    226c:	7a e1       	ldi	r23, 0x1A	; 26
    226e:	0e 94 24 10 	call	0x2048	; 0x2048 <writeReg>
  writeReg(ETXND, TXSTOP_INIT);
    2272:	86 e0       	ldi	r24, 0x06	; 6
    2274:	6f ef       	ldi	r22, 0xFF	; 255
    2276:	7f e1       	ldi	r23, 0x1F	; 31
    2278:	0e 94 24 10 	call	0x2048	; 0x2048 <writeReg>

  // set packet filter
  if(flags & PIO_INIT_BROAD_CAST) {
    227c:	d2 fe       	sbrs	r13, 2
    227e:	05 c0       	rjmp	.+10     	; 0x228a <enc28j60_init+0xaa>

// Functions to enable/disable broadcast filter bits
// With the bit set, broadcast packets are filtered.
static inline void enc28j60_enable_broadcast ( void )
{
  writeRegByte(ERXFCON, ERXFCON_UCEN|ERXFCON_CRCEN/*|ERXFCON_PMEN*/|ERXFCON_BCEN);
    2280:	88 e3       	ldi	r24, 0x38	; 56
    2282:	61 ea       	ldi	r22, 0xA1	; 161
    2284:	0e 94 16 10 	call	0x202c	; 0x202c <writeRegByte>
    2288:	04 c0       	rjmp	.+8      	; 0x2292 <enc28j60_init+0xb2>
}

static inline void enc28j60_disable_broadcast ( void )
{
  writeRegByte(ERXFCON, ERXFCON_UCEN|ERXFCON_CRCEN/*|ERXFCON_PMEN*/);
    228a:	88 e3       	ldi	r24, 0x38	; 56
    228c:	60 ea       	ldi	r22, 0xA0	; 160
    228e:	0e 94 16 10 	call	0x202c	; 0x202c <writeRegByte>
  } else {
    enc28j60_disable_broadcast(); // change to add ERXFCON_BCEN recommended by epam
  }

  // BIST pattern generator?
  writeReg(EPMM0, 0x303f);
    2292:	88 e2       	ldi	r24, 0x28	; 40
    2294:	6f e3       	ldi	r22, 0x3F	; 63
    2296:	70 e3       	ldi	r23, 0x30	; 48
    2298:	0e 94 24 10 	call	0x2048	; 0x2048 <writeReg>
  writeReg(EPMCS, 0xf7f9);
    229c:	80 e3       	ldi	r24, 0x30	; 48
    229e:	69 ef       	ldi	r22, 0xF9	; 249
    22a0:	77 ef       	ldi	r23, 0xF7	; 247
    22a2:	0e 94 24 10 	call	0x2048	; 0x2048 <writeReg>

  // MAC init (with flow control)
  writeRegByte(MACON1, MACON1_MARXEN|MACON1_TXPAUS|MACON1_RXPAUS);
    22a6:	80 ec       	ldi	r24, 0xC0	; 192
    22a8:	6d e0       	ldi	r22, 0x0D	; 13
    22aa:	0e 94 16 10 	call	0x202c	; 0x202c <writeRegByte>
  writeRegByte(MACON2, 0x00);
    22ae:	81 ec       	ldi	r24, 0xC1	; 193
    22b0:	60 e0       	ldi	r22, 0x00	; 0
    22b2:	0e 94 16 10 	call	0x202c	; 0x202c <writeRegByte>
  uint8_t mac3val = MACON3_PADCFG0|MACON3_TXCRCEN|MACON3_FRMLNEN;
  if(is_full_duplex) {
    22b6:	80 91 52 01 	lds	r24, 0x0152
    22ba:	88 23       	and	r24, r24
    22bc:	11 f0       	breq	.+4      	; 0x22c2 <enc28j60_init+0xe2>
    22be:	63 e3       	ldi	r22, 0x33	; 51
    22c0:	01 c0       	rjmp	.+2      	; 0x22c4 <enc28j60_init+0xe4>
    22c2:	62 e3       	ldi	r22, 0x32	; 50
    mac3val |= MACON3_FULDPX;
  }
  writeRegByte(MACON3, mac3val);
    22c4:	82 ec       	ldi	r24, 0xC2	; 194
    22c6:	0e 94 16 10 	call	0x202c	; 0x202c <writeRegByte>

  if(is_full_duplex) {
    22ca:	80 91 52 01 	lds	r24, 0x0152
    22ce:	88 23       	and	r24, r24
    22d0:	51 f0       	breq	.+20     	; 0x22e6 <enc28j60_init+0x106>
    writeRegByte(MABBIPG, 0x15);
    22d2:	84 ec       	ldi	r24, 0xC4	; 196
    22d4:	65 e1       	ldi	r22, 0x15	; 21
    22d6:	0e 94 16 10 	call	0x202c	; 0x202c <writeRegByte>
    writeReg(MAIPG, 0x0012);
    22da:	86 ec       	ldi	r24, 0xC6	; 198
    22dc:	62 e1       	ldi	r22, 0x12	; 18
    22de:	70 e0       	ldi	r23, 0x00	; 0
    22e0:	0e 94 24 10 	call	0x2048	; 0x2048 <writeReg>
    22e4:	09 c0       	rjmp	.+18     	; 0x22f8 <enc28j60_init+0x118>
  } else {
    writeRegByte(MABBIPG, 0x12);
    22e6:	84 ec       	ldi	r24, 0xC4	; 196
    22e8:	62 e1       	ldi	r22, 0x12	; 18
    22ea:	0e 94 16 10 	call	0x202c	; 0x202c <writeRegByte>
    writeReg(MAIPG, 0x0C12);
    22ee:	86 ec       	ldi	r24, 0xC6	; 198
    22f0:	62 e1       	ldi	r22, 0x12	; 18
    22f2:	7c e0       	ldi	r23, 0x0C	; 12
    22f4:	0e 94 24 10 	call	0x2048	; 0x2048 <writeReg>
  }
  writeReg(MAMXFL, MAX_FRAMELEN);
    22f8:	8a ec       	ldi	r24, 0xCA	; 202
    22fa:	6e ee       	ldi	r22, 0xEE	; 238
    22fc:	75 e0       	ldi	r23, 0x05	; 5
    22fe:	0e 94 24 10 	call	0x2048	; 0x2048 <writeReg>

  // PHY init
  if(is_full_duplex) {
    2302:	80 91 52 01 	lds	r24, 0x0152
    2306:	88 23       	and	r24, r24
    2308:	59 f0       	breq	.+22     	; 0x2320 <enc28j60_init+0x140>
    writePhy(PHCON1, PHCON1_PDPXMD);
    230a:	80 e0       	ldi	r24, 0x00	; 0
    230c:	60 e0       	ldi	r22, 0x00	; 0
    230e:	71 e0       	ldi	r23, 0x01	; 1
    2310:	0e 94 32 10 	call	0x2064	; 0x2064 <writePhy>
    writePhy(PHCON2, 0);
    2314:	80 e1       	ldi	r24, 0x10	; 16
    2316:	60 e0       	ldi	r22, 0x00	; 0
    2318:	70 e0       	ldi	r23, 0x00	; 0
    231a:	0e 94 32 10 	call	0x2064	; 0x2064 <writePhy>
    231e:	0a c0       	rjmp	.+20     	; 0x2334 <enc28j60_init+0x154>
  } else {
    writePhy(PHCON1, 0);
    2320:	80 e0       	ldi	r24, 0x00	; 0
    2322:	60 e0       	ldi	r22, 0x00	; 0
    2324:	70 e0       	ldi	r23, 0x00	; 0
    2326:	0e 94 32 10 	call	0x2064	; 0x2064 <writePhy>
    writePhy(PHCON2, PHCON2_HDLDIS);
    232a:	80 e1       	ldi	r24, 0x10	; 16
    232c:	60 e0       	ldi	r22, 0x00	; 0
    232e:	71 e0       	ldi	r23, 0x01	; 1
    2330:	0e 94 32 10 	call	0x2064	; 0x2064 <writePhy>
  }

  // prepare flow control
  writeReg(EPAUS, 20 * 100); // 100ms
    2334:	88 e7       	ldi	r24, 0x78	; 120
    2336:	60 ed       	ldi	r22, 0xD0	; 208
    2338:	77 e0       	ldi	r23, 0x07	; 7
    233a:	0e 94 24 10 	call	0x2048	; 0x2048 <writeReg>

  // return rev
  rev = readRegByte(EREVID);
    233e:	82 e7       	ldi	r24, 0x72	; 114
    2340:	0e 94 0c 10 	call	0x2018	; 0x2018 <readRegByte>
    2344:	80 93 53 01 	sts	0x0153, r24
  // microchip forgot to step the number on the silcon when they
  // released the revision B7. 6 is now rev B7. We still have
  // to see what they do when they release B8. At the moment
  // there is no B8 out yet
  if (rev > 5) ++rev;
    2348:	86 30       	cpi	r24, 0x06	; 6
    234a:	18 f0       	brcs	.+6      	; 0x2352 <enc28j60_init+0x172>
    234c:	8f 5f       	subi	r24, 0xFF	; 255
    234e:	80 93 53 01 	sts	0x0153, r24

  // set mac
  writeRegByte(MAADR5, macaddr[0]);
    2352:	84 ee       	ldi	r24, 0xE4	; 228
    2354:	f7 01       	movw	r30, r14
    2356:	60 81       	ld	r22, Z
    2358:	0e 94 16 10 	call	0x202c	; 0x202c <writeRegByte>
  writeRegByte(MAADR4, macaddr[1]);
    235c:	85 ee       	ldi	r24, 0xE5	; 229
    235e:	f7 01       	movw	r30, r14
    2360:	61 81       	ldd	r22, Z+1	; 0x01
    2362:	0e 94 16 10 	call	0x202c	; 0x202c <writeRegByte>
  writeRegByte(MAADR3, macaddr[2]);
    2366:	82 ee       	ldi	r24, 0xE2	; 226
    2368:	f7 01       	movw	r30, r14
    236a:	62 81       	ldd	r22, Z+2	; 0x02
    236c:	0e 94 16 10 	call	0x202c	; 0x202c <writeRegByte>
  writeRegByte(MAADR2, macaddr[3]);
    2370:	83 ee       	ldi	r24, 0xE3	; 227
    2372:	f7 01       	movw	r30, r14
    2374:	63 81       	ldd	r22, Z+3	; 0x03
    2376:	0e 94 16 10 	call	0x202c	; 0x202c <writeRegByte>
  writeRegByte(MAADR1, macaddr[4]);
    237a:	80 ee       	ldi	r24, 0xE0	; 224
    237c:	f7 01       	movw	r30, r14
    237e:	64 81       	ldd	r22, Z+4	; 0x04
    2380:	0e 94 16 10 	call	0x202c	; 0x202c <writeRegByte>
  writeRegByte(MAADR0, macaddr[5]);
    2384:	81 ee       	ldi	r24, 0xE1	; 225
    2386:	f7 01       	movw	r30, r14
    2388:	65 81       	ldd	r22, Z+5	; 0x05
    238a:	0e 94 16 10 	call	0x202c	; 0x202c <writeRegByte>

  SetBank(ECON1);
    238e:	8f e1       	ldi	r24, 0x1F	; 31
    2390:	0e 94 ee 0f 	call	0x1fdc	; 0x1fdc <SetBank>
  writeOp(ENC28J60_BIT_FIELD_SET, EIE, EIE_INTIE|EIE_PKTIE);
    2394:	80 e8       	ldi	r24, 0x80	; 128
    2396:	6b e1       	ldi	r22, 0x1B	; 27
    2398:	40 ec       	ldi	r20, 0xC0	; 192
    239a:	0e 94 ab 0f 	call	0x1f56	; 0x1f56 <writeOp>
  writeOp(ENC28J60_BIT_FIELD_SET, ECON1, ECON1_RXEN);
    239e:	80 e8       	ldi	r24, 0x80	; 128
    23a0:	6f e1       	ldi	r22, 0x1F	; 31
    23a2:	44 e0       	ldi	r20, 0x04	; 4
    23a4:	0e 94 ab 0f 	call	0x1f56	; 0x1f56 <writeOp>

  // Code moved from pio_init
	uint8_t rev, result;
	result = enc28j60_status(PIO_STATUS_VERSION, &rev);
    23a8:	80 e0       	ldi	r24, 0x00	; 0
    23aa:	be 01       	movw	r22, r28
    23ac:	6f 5f       	subi	r22, 0xFF	; 255
    23ae:	7f 4f       	sbci	r23, 0xFF	; 255
    23b0:	0e 94 64 10 	call	0x20c8	; 0x20c8 <enc28j60_status>
    23b4:	80 e0       	ldi	r24, 0x00	; 0
	if(result == PIO_OK) {
		// NOTE: UART - rev=hex_byte(rev)
	}

  return PIO_OK;
}
    23b6:	0f 90       	pop	r0
    23b8:	cf 91       	pop	r28
    23ba:	df 91       	pop	r29
    23bc:	1f 91       	pop	r17
    23be:	0f 91       	pop	r16
    23c0:	ff 90       	pop	r15
    23c2:	ef 90       	pop	r14
    23c4:	df 90       	pop	r13
    23c6:	08 95       	ret

000023c8 <enc28j60_recv>:
  *got_size = header.byteCount - 4; //remove the CRC count
  return header.status;
}

uint8_t enc28j60_recv(uint8_t *data, uint16_t max_size, uint16_t *got_size)
{
    23c8:	af 92       	push	r10
    23ca:	bf 92       	push	r11
    23cc:	cf 92       	push	r12
    23ce:	df 92       	push	r13
    23d0:	ef 92       	push	r14
    23d2:	ff 92       	push	r15
    23d4:	0f 93       	push	r16
    23d6:	1f 93       	push	r17
    23d8:	df 93       	push	r29
    23da:	cf 93       	push	r28
    23dc:	00 d0       	rcall	.+0      	; 0x23de <enc28j60_recv+0x16>
    23de:	00 d0       	rcall	.+0      	; 0x23e0 <enc28j60_recv+0x18>
    23e0:	00 d0       	rcall	.+0      	; 0x23e2 <enc28j60_recv+0x1a>
    23e2:	cd b7       	in	r28, 0x3d	; 61
    23e4:	de b7       	in	r29, 0x3e	; 62
    23e6:	5c 01       	movw	r10, r24
    23e8:	6b 01       	movw	r12, r22
    23ea:	8a 01       	movw	r16, r20
  writeReg(ERDPT, gNextPacketPtr);
    23ec:	60 91 50 01 	lds	r22, 0x0150
    23f0:	70 91 51 01 	lds	r23, 0x0151
    23f4:	80 e0       	ldi	r24, 0x00	; 0
    23f6:	0e 94 24 10 	call	0x2048	; 0x2048 <writeReg>
      uint16_t nextPacket;
      uint16_t byteCount;
      uint16_t status;
  } header;

  readBuf(sizeof header, (uint8_t*) &header);
    23fa:	86 e0       	ldi	r24, 0x06	; 6
    23fc:	90 e0       	ldi	r25, 0x00	; 0
    23fe:	be 01       	movw	r22, r28
    2400:	6f 5f       	subi	r22, 0xFF	; 255
    2402:	7f 4f       	sbci	r23, 0xFF	; 255
    2404:	0e 94 c4 0f 	call	0x1f88	; 0x1f88 <readBuf>

  gNextPacketPtr  = header.nextPacket;
    2408:	e9 80       	ldd	r14, Y+1	; 0x01
    240a:	fa 80       	ldd	r15, Y+2	; 0x02
    240c:	f0 92 51 01 	sts	0x0151, r15
    2410:	e0 92 50 01 	sts	0x0150, r14
  *got_size = header.byteCount - 4; //remove the CRC count
    2414:	8b 81       	ldd	r24, Y+3	; 0x03
    2416:	9c 81       	ldd	r25, Y+4	; 0x04
    2418:	9c 01       	movw	r18, r24
    241a:	24 50       	subi	r18, 0x04	; 4
    241c:	30 40       	sbci	r19, 0x00	; 0
    241e:	f8 01       	movw	r30, r16
    2420:	31 83       	std	Z+1, r19	; 0x01
    2422:	20 83       	st	Z, r18

  // read chip's packet header
  uint8_t status = read_hdr(got_size);

  // was a receive error?
  if ((status & 0x80)==0) {
    2424:	8d 81       	ldd	r24, Y+5	; 0x05
    2426:	88 23       	and	r24, r24
    2428:	bc f0       	brlt	.+46     	; 0x2458 <enc28j60_recv+0x90>

// ---------- recv ----------

inline static void next_pkt(void)
{
  if (gNextPacketPtr - 1 > RXSTOP_INIT)
    242a:	b7 01       	movw	r22, r14
    242c:	61 50       	subi	r22, 0x01	; 1
    242e:	70 40       	sbci	r23, 0x00	; 0
    2430:	fa e1       	ldi	r31, 0x1A	; 26
    2432:	60 30       	cpi	r22, 0x00	; 0
    2434:	7f 07       	cpc	r23, r31
    2436:	30 f0       	brcs	.+12     	; 0x2444 <enc28j60_recv+0x7c>
      writeReg(ERXRDPT, RXSTOP_INIT);
    2438:	8c e0       	ldi	r24, 0x0C	; 12
    243a:	6f ef       	ldi	r22, 0xFF	; 255
    243c:	79 e1       	ldi	r23, 0x19	; 25
    243e:	0e 94 24 10 	call	0x2048	; 0x2048 <writeReg>
    2442:	03 c0       	rjmp	.+6      	; 0x244a <enc28j60_recv+0x82>
  else
      writeReg(ERXRDPT, gNextPacketPtr - 1);
    2444:	8c e0       	ldi	r24, 0x0C	; 12
    2446:	0e 94 24 10 	call	0x2048	; 0x2048 <writeReg>
  writeOp(ENC28J60_BIT_FIELD_SET, ECON2, ECON2_PKTDEC);
    244a:	80 e8       	ldi	r24, 0x80	; 128
    244c:	6e e1       	ldi	r22, 0x1E	; 30
    244e:	40 e4       	ldi	r20, 0x40	; 64
    2450:	0e 94 ab 0f 	call	0x1f56	; 0x1f56 <writeOp>
    2454:	03 e0       	ldi	r16, 0x03	; 3
    2456:	20 c0       	rjmp	.+64     	; 0x2498 <enc28j60_recv+0xd0>
  }

  // check size
  uint16_t len = *got_size;
  uint8_t result = PIO_OK;
  if(len > max_size) {
    2458:	c2 16       	cp	r12, r18
    245a:	d3 06       	cpc	r13, r19
    245c:	18 f4       	brcc	.+6      	; 0x2464 <enc28j60_recv+0x9c>
    245e:	96 01       	movw	r18, r12
    2460:	02 e0       	ldi	r16, 0x02	; 2
    2462:	01 c0       	rjmp	.+2      	; 0x2466 <enc28j60_recv+0x9e>
    2464:	00 e0       	ldi	r16, 0x00	; 0
    len = max_size;
    result = PIO_TOO_LARGE;
  }

  // read packet
  readBuf(len, data);
    2466:	c9 01       	movw	r24, r18
    2468:	b5 01       	movw	r22, r10
    246a:	0e 94 c4 0f 	call	0x1f88	; 0x1f88 <readBuf>

// ---------- recv ----------

inline static void next_pkt(void)
{
  if (gNextPacketPtr - 1 > RXSTOP_INIT)
    246e:	b7 01       	movw	r22, r14
    2470:	61 50       	subi	r22, 0x01	; 1
    2472:	70 40       	sbci	r23, 0x00	; 0
    2474:	8a e1       	ldi	r24, 0x1A	; 26
    2476:	60 30       	cpi	r22, 0x00	; 0
    2478:	78 07       	cpc	r23, r24
    247a:	30 f0       	brcs	.+12     	; 0x2488 <enc28j60_recv+0xc0>
      writeReg(ERXRDPT, RXSTOP_INIT);
    247c:	8c e0       	ldi	r24, 0x0C	; 12
    247e:	6f ef       	ldi	r22, 0xFF	; 255
    2480:	79 e1       	ldi	r23, 0x19	; 25
    2482:	0e 94 24 10 	call	0x2048	; 0x2048 <writeReg>
    2486:	03 c0       	rjmp	.+6      	; 0x248e <enc28j60_recv+0xc6>
  else
      writeReg(ERXRDPT, gNextPacketPtr - 1);
    2488:	8c e0       	ldi	r24, 0x0C	; 12
    248a:	0e 94 24 10 	call	0x2048	; 0x2048 <writeReg>
  writeOp(ENC28J60_BIT_FIELD_SET, ECON2, ECON2_PKTDEC);
    248e:	80 e8       	ldi	r24, 0x80	; 128
    2490:	6e e1       	ldi	r22, 0x1E	; 30
    2492:	40 e4       	ldi	r20, 0x40	; 64
    2494:	0e 94 ab 0f 	call	0x1f56	; 0x1f56 <writeOp>
  // read packet
  readBuf(len, data);

  next_pkt();
  return result;
}
    2498:	80 2f       	mov	r24, r16
    249a:	26 96       	adiw	r28, 0x06	; 6
    249c:	0f b6       	in	r0, 0x3f	; 63
    249e:	f8 94       	cli
    24a0:	de bf       	out	0x3e, r29	; 62
    24a2:	0f be       	out	0x3f, r0	; 63
    24a4:	cd bf       	out	0x3d, r28	; 61
    24a6:	cf 91       	pop	r28
    24a8:	df 91       	pop	r29
    24aa:	1f 91       	pop	r17
    24ac:	0f 91       	pop	r16
    24ae:	ff 90       	pop	r15
    24b0:	ef 90       	pop	r14
    24b2:	df 90       	pop	r13
    24b4:	cf 90       	pop	r12
    24b6:	bf 90       	pop	r11
    24b8:	af 90       	pop	r10
    24ba:	08 95       	ret

000024bc <spi_init>:
#include "spi.h"

void spi_init(void)
{
	// output: CS, MOSI, SCK, input: MISO, card detect, write protect
	SPI_DDR |= SPI_SCK | SPI_MOSI | SD_CS | ETH_CS;
    24bc:	e4 e2       	ldi	r30, 0x24	; 36
    24be:	f0 e0       	ldi	r31, 0x00	; 0
    24c0:	80 81       	ld	r24, Z
    24c2:	8e 62       	ori	r24, 0x2E	; 46
    24c4:	80 83       	st	Z, r24
	SPI_DDR &= ~(SPI_MISO | SD_DETECT | SD_LOCK);
    24c6:	80 81       	ld	r24, Z
    24c8:	8e 76       	andi	r24, 0x6E	; 110
    24ca:	80 83       	st	Z, r24

	// MOSI, SCK = 0, Eth CS = 1
	SPI_PORT &= ~(SPI_MOSI | SPI_SCK);
    24cc:	e5 e2       	ldi	r30, 0x25	; 37
    24ce:	f0 e0       	ldi	r31, 0x00	; 0
    24d0:	80 81       	ld	r24, Z
    24d2:	87 7d       	andi	r24, 0xD7	; 215
    24d4:	80 83       	st	Z, r24
	SPI_PORT |= ETH_CS;
    24d6:	80 81       	ld	r24, Z
    24d8:	84 60       	ori	r24, 0x04	; 4
    24da:	80 83       	st	Z, r24

  SPCR = _BV(SPE) | _BV(MSTR); // 8 MHz @ 16
    24dc:	80 e5       	ldi	r24, 0x50	; 80
    24de:	8c bd       	out	0x2c, r24	; 44
	SPSR = _BV(SPI2X);
    24e0:	81 e0       	ldi	r24, 0x01	; 1
    24e2:	8d bd       	out	0x2d, r24	; 45
}
    24e4:	08 95       	ret

000024e6 <stats_reset>:
#include "base/uart.h"

stats_t stats[STATS_ID_NUM];

void stats_reset(void)
{
    24e6:	e9 e6       	ldi	r30, 0x69	; 105
    24e8:	f7 e0       	ldi	r31, 0x07	; 7
  for(uint8_t i=0;i<STATS_ID_NUM;i++) {
    24ea:	29 e9       	ldi	r18, 0x99	; 153
    24ec:	37 e0       	ldi	r19, 0x07	; 7
    stats_t *s = &stats[i];
    s->bytes = 0;
    24ee:	10 82       	st	Z, r1
    24f0:	11 82       	std	Z+1, r1	; 0x01
    24f2:	12 82       	std	Z+2, r1	; 0x02
    24f4:	13 82       	std	Z+3, r1	; 0x03
    s->cnt = 0;
    24f6:	15 82       	std	Z+5, r1	; 0x05
    24f8:	14 82       	std	Z+4, r1	; 0x04
    s->err = 0;
    24fa:	17 82       	std	Z+7, r1	; 0x07
    24fc:	16 82       	std	Z+6, r1	; 0x06
    s->drop = 0;
    24fe:	11 86       	std	Z+9, r1	; 0x09
    2500:	10 86       	std	Z+8, r1	; 0x08
    s->max_rate = 0;
    2502:	13 86       	std	Z+11, r1	; 0x0b
    2504:	12 86       	std	Z+10, r1	; 0x0a
    2506:	3c 96       	adiw	r30, 0x0c	; 12

stats_t stats[STATS_ID_NUM];

void stats_reset(void)
{
  for(uint8_t i=0;i<STATS_ID_NUM;i++) {
    2508:	e2 17       	cp	r30, r18
    250a:	f3 07       	cpc	r31, r19
    250c:	81 f7       	brne	.-32     	; 0x24ee <stats_reset+0x8>
    s->cnt = 0;
    s->err = 0;
    s->drop = 0;
    s->max_rate = 0;
  }
}
    250e:	08 95       	ret

00002510 <stats_update_ok>:

void stats_update_ok(uint8_t id, uint16_t size, uint16_t rate)
{
    2510:	0f 93       	push	r16
    2512:	1f 93       	push	r17
  stats_t *s = &stats[id];
    2514:	9c e0       	ldi	r25, 0x0C	; 12
    2516:	89 9f       	mul	r24, r25
    2518:	c0 01       	movw	r24, r0
    251a:	11 24       	eor	r1, r1
    251c:	fc 01       	movw	r30, r24
    251e:	e7 59       	subi	r30, 0x97	; 151
    2520:	f8 4f       	sbci	r31, 0xF8	; 248
  s->cnt++;
    2522:	84 81       	ldd	r24, Z+4	; 0x04
    2524:	95 81       	ldd	r25, Z+5	; 0x05
    2526:	01 96       	adiw	r24, 0x01	; 1
    2528:	95 83       	std	Z+5, r25	; 0x05
    252a:	84 83       	std	Z+4, r24	; 0x04
  s->bytes += size;
    252c:	8b 01       	movw	r16, r22
    252e:	20 e0       	ldi	r18, 0x00	; 0
    2530:	30 e0       	ldi	r19, 0x00	; 0
    2532:	80 81       	ld	r24, Z
    2534:	91 81       	ldd	r25, Z+1	; 0x01
    2536:	a2 81       	ldd	r26, Z+2	; 0x02
    2538:	b3 81       	ldd	r27, Z+3	; 0x03
    253a:	80 0f       	add	r24, r16
    253c:	91 1f       	adc	r25, r17
    253e:	a2 1f       	adc	r26, r18
    2540:	b3 1f       	adc	r27, r19
    2542:	80 83       	st	Z, r24
    2544:	91 83       	std	Z+1, r25	; 0x01
    2546:	a2 83       	std	Z+2, r26	; 0x02
    2548:	b3 83       	std	Z+3, r27	; 0x03
  if(rate > s->max_rate) {
    254a:	82 85       	ldd	r24, Z+10	; 0x0a
    254c:	93 85       	ldd	r25, Z+11	; 0x0b
    254e:	84 17       	cp	r24, r20
    2550:	95 07       	cpc	r25, r21
    2552:	10 f4       	brcc	.+4      	; 0x2558 <stats_update_ok+0x48>
    s->max_rate = rate;
    2554:	53 87       	std	Z+11, r21	; 0x0b
    2556:	42 87       	std	Z+10, r20	; 0x0a
  }
}
    2558:	1f 91       	pop	r17
    255a:	0f 91       	pop	r16
    255c:	08 95       	ret

0000255e <dump_line>:
      break;
    default:
			// NOTE: UART - ?
      break;
  }
}
    255e:	08 95       	ret

00002560 <dump_header>:

static void dump_header(void)
{
	// NOTE: UART - cnt  bytes    err  drop rate\r\n
}
    2560:	08 95       	ret

00002562 <stats_dump_all>:
{
  dump_header();
  for(uint8_t i=0;i<STATS_ID_NUM;i++) {
    dump_line(i);
  }
}
    2562:	08 95       	ret

00002564 <stats_dump>:
  }
  if(pio) {
    dump_line(STATS_ID_PIO_RX);
    dump_line(STATS_ID_PIO_TX);
  }
}
    2564:	08 95       	ret

00002566 <__mulsi3>:
    2566:	62 9f       	mul	r22, r18
    2568:	d0 01       	movw	r26, r0
    256a:	73 9f       	mul	r23, r19
    256c:	f0 01       	movw	r30, r0
    256e:	82 9f       	mul	r24, r18
    2570:	e0 0d       	add	r30, r0
    2572:	f1 1d       	adc	r31, r1
    2574:	64 9f       	mul	r22, r20
    2576:	e0 0d       	add	r30, r0
    2578:	f1 1d       	adc	r31, r1
    257a:	92 9f       	mul	r25, r18
    257c:	f0 0d       	add	r31, r0
    257e:	83 9f       	mul	r24, r19
    2580:	f0 0d       	add	r31, r0
    2582:	74 9f       	mul	r23, r20
    2584:	f0 0d       	add	r31, r0
    2586:	65 9f       	mul	r22, r21
    2588:	f0 0d       	add	r31, r0
    258a:	99 27       	eor	r25, r25
    258c:	72 9f       	mul	r23, r18
    258e:	b0 0d       	add	r27, r0
    2590:	e1 1d       	adc	r30, r1
    2592:	f9 1f       	adc	r31, r25
    2594:	63 9f       	mul	r22, r19
    2596:	b0 0d       	add	r27, r0
    2598:	e1 1d       	adc	r30, r1
    259a:	f9 1f       	adc	r31, r25
    259c:	bd 01       	movw	r22, r26
    259e:	cf 01       	movw	r24, r30
    25a0:	11 24       	eor	r1, r1
    25a2:	08 95       	ret

000025a4 <__udivmodqi4>:
    25a4:	99 1b       	sub	r25, r25
    25a6:	79 e0       	ldi	r23, 0x09	; 9
    25a8:	04 c0       	rjmp	.+8      	; 0x25b2 <__udivmodqi4_ep>

000025aa <__udivmodqi4_loop>:
    25aa:	99 1f       	adc	r25, r25
    25ac:	96 17       	cp	r25, r22
    25ae:	08 f0       	brcs	.+2      	; 0x25b2 <__udivmodqi4_ep>
    25b0:	96 1b       	sub	r25, r22

000025b2 <__udivmodqi4_ep>:
    25b2:	88 1f       	adc	r24, r24
    25b4:	7a 95       	dec	r23
    25b6:	c9 f7       	brne	.-14     	; 0x25aa <__udivmodqi4_loop>
    25b8:	80 95       	com	r24
    25ba:	08 95       	ret

000025bc <__udivmodsi4>:
    25bc:	a1 e2       	ldi	r26, 0x21	; 33
    25be:	1a 2e       	mov	r1, r26
    25c0:	aa 1b       	sub	r26, r26
    25c2:	bb 1b       	sub	r27, r27
    25c4:	fd 01       	movw	r30, r26
    25c6:	0d c0       	rjmp	.+26     	; 0x25e2 <__udivmodsi4_ep>

000025c8 <__udivmodsi4_loop>:
    25c8:	aa 1f       	adc	r26, r26
    25ca:	bb 1f       	adc	r27, r27
    25cc:	ee 1f       	adc	r30, r30
    25ce:	ff 1f       	adc	r31, r31
    25d0:	a2 17       	cp	r26, r18
    25d2:	b3 07       	cpc	r27, r19
    25d4:	e4 07       	cpc	r30, r20
    25d6:	f5 07       	cpc	r31, r21
    25d8:	20 f0       	brcs	.+8      	; 0x25e2 <__udivmodsi4_ep>
    25da:	a2 1b       	sub	r26, r18
    25dc:	b3 0b       	sbc	r27, r19
    25de:	e4 0b       	sbc	r30, r20
    25e0:	f5 0b       	sbc	r31, r21

000025e2 <__udivmodsi4_ep>:
    25e2:	66 1f       	adc	r22, r22
    25e4:	77 1f       	adc	r23, r23
    25e6:	88 1f       	adc	r24, r24
    25e8:	99 1f       	adc	r25, r25
    25ea:	1a 94       	dec	r1
    25ec:	69 f7       	brne	.-38     	; 0x25c8 <__udivmodsi4_loop>
    25ee:	60 95       	com	r22
    25f0:	70 95       	com	r23
    25f2:	80 95       	com	r24
    25f4:	90 95       	com	r25
    25f6:	9b 01       	movw	r18, r22
    25f8:	ac 01       	movw	r20, r24
    25fa:	bd 01       	movw	r22, r26
    25fc:	cf 01       	movw	r24, r30
    25fe:	08 95       	ret

00002600 <__eerd_block_m328p>:
    2600:	dc 01       	movw	r26, r24
    2602:	cb 01       	movw	r24, r22

00002604 <__eerd_blraw_m328p>:
    2604:	fc 01       	movw	r30, r24
    2606:	f9 99       	sbic	0x1f, 1	; 31
    2608:	fe cf       	rjmp	.-4      	; 0x2606 <__eerd_blraw_m328p+0x2>
    260a:	06 c0       	rjmp	.+12     	; 0x2618 <__eerd_blraw_m328p+0x14>
    260c:	f2 bd       	out	0x22, r31	; 34
    260e:	e1 bd       	out	0x21, r30	; 33
    2610:	f8 9a       	sbi	0x1f, 0	; 31
    2612:	31 96       	adiw	r30, 0x01	; 1
    2614:	00 b4       	in	r0, 0x20	; 32
    2616:	0d 92       	st	X+, r0
    2618:	41 50       	subi	r20, 0x01	; 1
    261a:	50 40       	sbci	r21, 0x00	; 0
    261c:	b8 f7       	brcc	.-18     	; 0x260c <__eerd_blraw_m328p+0x8>
    261e:	08 95       	ret

00002620 <__eerd_word_m328p>:
    2620:	a8 e1       	ldi	r26, 0x18	; 24
    2622:	b0 e0       	ldi	r27, 0x00	; 0
    2624:	42 e0       	ldi	r20, 0x02	; 2
    2626:	50 e0       	ldi	r21, 0x00	; 0
    2628:	0c 94 02 13 	jmp	0x2604	; 0x2604 <__eerd_blraw_m328p>

0000262c <__eewr_block_m328p>:
    262c:	dc 01       	movw	r26, r24
    262e:	cb 01       	movw	r24, r22
    2630:	03 c0       	rjmp	.+6      	; 0x2638 <__eewr_block_m328p+0xc>
    2632:	2d 91       	ld	r18, X+
    2634:	0e 94 21 13 	call	0x2642	; 0x2642 <__eewr_r18_m328p>
    2638:	41 50       	subi	r20, 0x01	; 1
    263a:	50 40       	sbci	r21, 0x00	; 0
    263c:	d0 f7       	brcc	.-12     	; 0x2632 <__eewr_block_m328p+0x6>
    263e:	08 95       	ret

00002640 <__eewr_byte_m328p>:
    2640:	26 2f       	mov	r18, r22

00002642 <__eewr_r18_m328p>:
    2642:	f9 99       	sbic	0x1f, 1	; 31
    2644:	fe cf       	rjmp	.-4      	; 0x2642 <__eewr_r18_m328p>
    2646:	1f ba       	out	0x1f, r1	; 31
    2648:	92 bd       	out	0x22, r25	; 34
    264a:	81 bd       	out	0x21, r24	; 33
    264c:	20 bd       	out	0x20, r18	; 32
    264e:	0f b6       	in	r0, 0x3f	; 63
    2650:	f8 94       	cli
    2652:	fa 9a       	sbi	0x1f, 2	; 31
    2654:	f9 9a       	sbi	0x1f, 1	; 31
    2656:	0f be       	out	0x3f, r0	; 63
    2658:	01 96       	adiw	r24, 0x01	; 1
    265a:	08 95       	ret

0000265c <__eewr_word_m328p>:
    265c:	0e 94 20 13 	call	0x2640	; 0x2640 <__eewr_byte_m328p>
    2660:	27 2f       	mov	r18, r23
    2662:	0c 94 21 13 	jmp	0x2642	; 0x2642 <__eewr_r18_m328p>

00002666 <_exit>:
    2666:	f8 94       	cli

00002668 <__stop_program>:
    2668:	ff cf       	rjmp	.-2      	; 0x2668 <__stop_program>
