                  NVT4555
                  SIM card interface level translator and supply voltage LDO
                  Rev. 2 ‚Äî 24 May 2013                                            Product data sheet
1. General description
              The NVT4555 device is built for interfacing a SIM card with a single low-voltage host side
              interface. The NVT4555 contains an LDO that can deliver two different voltages, 1.8 V or
              2.95 V from typical mobile phone battery voltages up to 5.25 V and three level translators
              to convert the data, RSTn and CLKn signals between a SIM card and a host
              microcontroller.
              The NVT4555 contains one voltage select pin (CTRL) to select either 1.8 V or 2.95 V for
              SIM card power supply and one active HIGH enable pin (EN) to enable normal operation.
              The NVT4555 is compliant with all ETSI, IMT-2000 and ISO-7816 SIM/Smart card
              interface requirements.
2. Features and benefits
              ÔÅÆ   Support SIM card supply voltages 1.8 V and 2.95 V
              ÔÅÆ   Input voltage range to LDO: 2.5 V to 5.25 V
              ÔÅÆ   Host microcontroller operating voltage range: 1.1 V to 3.6 V
              ÔÅÆ   Automatic level translation of I/O, RSTn and CLKn between SIM card and host side
                  interface with capacitance isolation
              ÔÅÆ   Low current shutdown (EN = 0) mode < 1 ÔÅ≠A
              ÔÅÆ   Supports clock speed beyond 5 MHz clock
              ÔÅÆ   Incorporates shutdown feature for the SIM card signals according to ISO-7816-3
              ÔÅÆ   ÔÇ±8 kV IEC61000-4-2 ESD protected on all SIM card contact pins
              ÔÅÆ   Pb-free, Restriction of Hazardous Substances (RoHS) compliant and free of halogen
                  and antimony (Dark Green compliant)
              ÔÅÆ   Available in 12-pin WLCSP package (1.19 mm ÔÇ¥ 1.62 mm ÔÇ¥ 0.56 mm (nominal),
                  0.4 mm pitch)
3. Applications
              ÔÅÆ NVT4555 can be used with a range of SIM card attached devices including:
                   ÔÅµ Mobile and personal phones
                   ÔÅµ Wireless modems
                   ÔÅµ SIM card terminals


NXP Semiconductors                                                                                                                    NVT4555
                                                                SIM card interface level translator and supply voltage LDO
4. Ordering information
Table 1.    Ordering information
 Type number       Topside    Package
                   mark       Name        Description                                                                                          Version
 NVT4555UK         4555       WLCSP12     wafer level chip-size package; 12 bumps;                                                             NVT4555UK
                                          body 1.19 ÔÇ¥ 1.62 ÔÇ¥ 0.56 mm
                   4.1 Ordering options
Table 2.    Ordering options
 Type number       Orderable        Package             Packing method                                        Minimum           Temperature
                   part number                                                                                order quantity
 NVT4555UK         NVT4555UKZ       WLCSP12             Reel 7‚Äù Q1/T1                                         3000              Tamb = ÔÄ≠40 ÔÇ∞C to +85 ÔÇ∞C
                                                        *special mark chips DP
5. Functional diagram
                                                 VBAT                                  LDO                                          VSIM
                                                  VCC
                                       RST_HOST                                                                                    RST_SIM
                                        CLK_HOST                                                                                   CLK_SIM
                                         IO_HOST                                                                                   IO_SIM
                                                   EN               CONTROL
                                                                       LOGIC                                                       GND
                                                CTRL
                                                                                                                        002aag074
                           Fig 1.  Functional diagram
NVT4555                                  All information provided in this document is subject to legal disclaimers.                   ¬© NXP B.V. 2013. All rights reserved.
Product data sheet                                         Rev. 2 ‚Äî 24 May 2013                                                                                 2 of 18


NXP Semiconductors                                                                                                                       NVT4555
                                                               SIM card interface level translator and supply voltage LDO
6. Pinning information
                                 bump A1
                                 index area
                                                   NVT4555UK
                                                 A1         A2          A3
                                                                                                                         1           2                3
                                                 B1         B2          B3                                         A  IO_HOST      GND             VCC
                                                                                                                   B RST_HOST      CTRL            VBAT
                                                 C1         C2          C3
                                                                                                                   C CLK_HOST       EN            VSIM
                                                 D1         D2          D3
                                                                                                                   D  CLK_SIM    RST_SIM         IO_SIM
                                                                 002aag076                                                                         002aag077
                                                Transparent top view                                                        Transparent top view
                        Fig 2.  Bump configuration for WLCSP12                                          Fig 3.       Bump mapping for WLCSP12
                   6.1 Pin description
                       Table 3.   Pin description
                       Symbol         Pin          Type               Description
                       EN             C2           I                  Host controller driven enable pin. This pin should be HIGH (VCC)
                                                                      for normal operation, and LOW to activate a low current shutdown
                                                                      mode.
                       CTRL           B2           I                  VSIM voltage select pin. A LOW level selects VSIM = 1.8 V, while
                                                                      driving this pin to VCC selects VSIM = 2.95 V.
                       VCC            A3           power              Supply voltage for the host controller side input/output pins
                                                                      (CLK_HOST, RST_HOST, IO_HOST). When VCC is below the
                                                                      UVLO threshold, the VSIM supply is disabled. This pin should be
                                                                      bypassed with a 0.1 ÔÅ≠F ceramic capacitor close to the pin.
                       VBAT           B3           power              Battery voltage supply for internal LDO. This input voltage ranges
                                                                      from 2.5 V to 5.25 V. This pin should be bypassed with a 1.0 ÔÅ≠F
                                                                      ceramic capacitor close to the pin.
                       VSIM           C3           power              SIM card supply voltage from internal LDO. The voltage at this pin
                                                                      can be selected for either 1.8 V (CTRL = 0) or 2.95 V (CTRL = 1).
                                                                      This pin should be bypassed with a 4.7 ÔÅ≠F ceramic capacitor
                                                                      close to the pin.
                       IO_SIM         D3           I/O                SIM card bidirectional data input/output. The SIM card output
                                                                      must be on an open-drain driver.
                       RST_SIM        D2           O                  Reset output pin for the SIM card.
                       GND            A2           ground             Ground for the SIM card and host controller. Proper grounding
                                                                      and bypassing are required to meet ESD specifications.
                       CLK_SIM        D1           O                  Clock output pin for the SIM card.
                       CLK_HOST       C1           I                  Clock input from host controller.
                       RST_HOST       B1           I                  Reset input from host controller.
                       IO_HOST        A1           I/O                Host controller bidirectional data input/output. This output must be
                                                                      on an open-drain driver.
NVT4555                                 All information provided in this document is subject to legal disclaimers.                        ¬© NXP B.V. 2013. All rights reserved.
Product data sheet                                        Rev. 2 ‚Äî 24 May 2013                                                                                      3 of 18


NXP Semiconductors                                                                                                 NVT4555
                                                               SIM card interface level translator and supply voltage LDO
7. Functional description
                       Refer to Figure 1 ‚ÄúFunctional diagram‚Äù.
                   7.1 Function table
                       Table 4.    Function selection
                       0 = GND; 1 = VCC; X = don‚Äôt care.
                        CTRL input             EN input                           VSIM output voltage
                        X                      0                                  0V
                        0                      1                                  1.8 V
                        1                      1                                  2.95 V
                   7.2 Shutdown sequence of NVT4555
                       The ISO 7816-3 specification specifies the shutdown sequence for the SIM card signals to
                       ensure that the card is properly disabled. Also during hot swap, the orderly shutdown of
                       these signals helps to avoid any improper write and corruption of data.
                       When the enable, EN, is asserted LOW, the shutdown sequence is initiated by powering
                       down the RST_SIM channel. Once the RST_SIM channel is powered down, CLK_SIM,
                       IO_SIM and VSIM are powered down sequentially one-by-one. An internal pull-down
                       resistor on the SIM pins is used to pull these channels LOW. The shutdown sequence is
                       completed in a few microseconds. It is important that EN is pulled LOW before VBAT and
                       VCC supplies go LOW to ensure that the shutdown sequence is properly initiated.
                                EN
                           RST_SIM
                           CLK_SIM
                            IO_SIM                                             ACTIVE DATA
                              VSIM
                                                                                                                                   002aag554
                         Fig 4.   Shutdown sequence for RST_SIM, CLK_SIM, IO_SIM and VSIM of NVT4555
                                  SIM card translator
NVT4555                                 All information provided in this document is subject to legal disclaimers. ¬© NXP B.V. 2013. All rights reserved.
Product data sheet                                        Rev. 2 ‚Äî 24 May 2013                                                               4 of 18


NXP Semiconductors                                                                                                                           NVT4555
                                                                        SIM card interface level translator and supply voltage LDO
8. Limiting values
Table 5.       Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
 Symbol           Parameter                                   Conditions                                                        Min         Max                       Unit
 VESD             electrostatic discharge voltage             SIM card side and VSIM pins;                                  [1] -           ÔÇ±8                        kV
                                                              IEC 61000-4-2
                                                              all other pins; IEC 61000-4-2                                 [1] -           ÔÇ±2                        kV
                                                              all other pins; HBM                                           [2] -           ÔÇ±2                        kV
                                                              all other pins; CDM                                           [3] -           ÔÇ±500                      V
 VCC              supply voltage                                                                                                GND ÔÄ≠ 0.5   3.6                       V
 VBAT             battery supply voltage                                                                                        GND ÔÄ≠ 0.5   5.5                       V
 VI(CLK_HOST) input voltage on pin CLK_HOST                   input signal voltage, HOST side                                   GND ÔÄ≠ 0.5   VCC + 0.5                 V
 VI(RST_HOST) input voltage on pin RST_HOST                   input signal voltage, HOST side                                   GND ÔÄ≠ 0.5   VCC + 0.5                 V
 VI(IO_HOST)      input voltage on pin IO_HOST                input signal voltage, HOST side                                   GND ÔÄ≠ 0.5   VCC + 0.5                 V
 VI(CLK_SIM)      input voltage on pin CLK_SIM                input signal voltage, SIM side                                    GND ÔÄ≠ 0.5   VO(reg) + 0.5             V
 VI(RST_SIM)      input voltage on pin RST_SIM                input signal voltage, SIM side                                    GND ÔÄ≠ 0.5   VO(reg) + 0.5             V
 VI(IO_SIM)       input voltage on pin IO_SIM                 input signal voltage, SIM side                                    GND ÔÄ≠ 0.5   VO(reg) + 0.5             V
 Tstg             storage temperature                                                                                           ÔÄ≠55         +125                      ÔÇ∞C
 Tamb             ambient temperature                                                                                           ÔÄ≠40         +85                       ÔÇ∞C
[1]   IEC 61000-4-2, level 4, contact discharge.
[2]   Human Body Model (HBM) according to JESD22-A-A114.
[3]   Charged-Device Model (CDM) according to JESD22-C101.
9. Characteristics
Table 6.       Supplies
2.5 V ÔÇ£ VBAT ÔÇ£ 5.5 V; 1.1 V ÔÇ£ VCC ÔÇ£ 3.6 V; Tamb = ÔÄ≠40 ÔÇ∞C to +85 ÔÇ∞C; unless otherwise specified.
 Symbol          Parameter                                Conditions                                                              Min    Typ[1]     Max               Unit
 VCC             supply voltage                                                                                                   1.1    -          3.6               V
 ICC             supply current                           operating mode; fclk = 1 MHz                                            -      5          10                ÔÅ≠A
                                                          shutdown mode; EN = GND                                                 -      -          1                 ÔÅ≠A
 VBAT            battery supply voltage                                                                                           2.5    -          5.25              V
 IBAT            battery supply current                   operating mode; IO_HOST = VCC;                                          -      20         30                ÔÅ≠A
                                                          CLK_HOST = RST_HOST = GND
                                                          shutdown mode; EN = GND                                                 -      -          1                 ÔÅ≠A
 Vth(UVLO)       undervoltage lockout threshold VCC rising; VBAT = 3.6 V                                                          0.7    -          1                 V
                 voltage
 Vhys(UVLO)      undervoltage lockout                                                                                             -      100        -                 mV
                 hysteresis voltage
[1]   Typical values measured at 25 ÔÇ∞C.
NVT4555                                          All information provided in this document is subject to legal disclaimers.                   ¬© NXP B.V. 2013. All rights reserved.
Product data sheet                                                 Rev. 2 ‚Äî 24 May 2013                                                                                 5 of 18


NXP Semiconductors                                                                                                                     NVT4555
                                                                   SIM card interface level translator and supply voltage LDO
Table 7.     Static characteristics
2.5 V ÔÇ£ VBAT ÔÇ£ 5.5 V; 1.1 V ÔÇ£ VCC ÔÇ£ 3.6 V; Tamb = ÔÄ≠40 ÔÇ∞C to +85 ÔÇ∞C; unless otherwise specified.
 Symbol     Parameter               Conditions                                                             Min           Typ[1]        Max                        Unit
 VIH        HIGH-level input        EN/CTRL pin threshold
            voltage                    1.8 V ÔÇ£ VCC ÔÇ£ 3.6 V                                                 0.7 ÔÇ¥ VCC     -             VCC + 0.2                  V
                                       1.1 V ÔÇ£ VCC < 1.8 V                                                 0.85 ÔÇ¥ VCC    -             VCC + 0.2                  V
 VIL        LOW-level input         EN/CTRL pin threshold                                                  ÔÄ≠0.15         -             0.15 ÔÇ¥ VCC                 V
            voltage
 LDO
 VO(reg)    regulator output        VSIM pin; CTRL = EN = VCC;                                             2.85          2.95          3.1                        V
            voltage                 3.1 V ÔÇ£ VBAT ÔÇ£ 5.25 V;
                                    0 mA ÔÇ£ ISIM ÔÇ£ 50 mA
                                    VSIM pin; CTRL = 0 V; EN = VCC;                                        1.7           1.8           1.9                        V
                                    2.5 V ÔÇ£ VBAT ÔÇ£ 5.25 V;
                                    0 mA ÔÇ£ ISIM ÔÇ£ 50 mA
 Vdo        dropout voltage         IO = 50 mA; VBAT = 2.90 V                                              -             100           150                        mV
 IO(sc)     short-circuit output    VSIM shorted to GND                                                    90            135           170                        mA
            current
 tstartup   start-up time           VSIM = 1.8 V or 2.95 V;                                                -             -             400                        ÔÅ≠s
                                    IO = 50 mA; Co = 1 ÔÅ≠F
 Tj(sd)     shutdown junction                                                                              -             160           -                          ÔÇ∞C
            temperature
 Tsd(hys)   hysteresis of                                                                                  -             20            -                          ÔÇ∞K
            shutdown temperature
 Rpd        pull-down resistance    VSIM discharge; EN = GND;                                              -             100           -                          ÔÅó
                                    VBAT = 3.6 V; VCC = 1.2 V
 PSRR       power supply rejection VBAT = 3.6 V; ISIM = 20 mA;
            ratio                   VSIM = 1.8 V or 2.95 V
                                       f = 1 kHz                                                           -             60            -                          dB
                                       f = 10 kHz                                                          -             50            -                          dB
 Level shifter
 VIH        HIGH-level              IO_HOST, RST_HOST,
            input voltage           CLK_HOST
                                       1.8 V ÔÇ£ VCC < 3.6 V                                           [2]   0.7 ÔÇ¥ VCC     -             VCC + 0.2                  V
                                       1.1 V ÔÇ£ VCC < 1.8 V                                           [2]   0.85 ÔÇ¥ VCC    -             VCC + 0.2                  V
                                    IO_SIM                                                           [2]   0.7 ÔÇ¥ VO(reg) -             VO(reg) + 0.2              V
 VIL        LOW-level               IO_HOST, RST_HOST,                                               [2]   ÔÄ≠0.15         -             0.15 ÔÇ¥ VCC                 V
            input voltage           CLK_HOST
                                    IO_SIM                                                           [2]   ÔÄ≠0.15         -             0.15 ÔÇ¥ VO(reg) V
 RPU        pull-up resistance      IO_SIM connected to VSIM                                         [3]   4             6             8                          kÔÅó
                                    IO_HOST connected to VCC                                         [3]   3.5           5             6.5                        kÔÅó
 VOH        HIGH-level              RST_SIM, CLK_SIM; IOH = ÔÄ≠1 mA                                    [2]   -             0.7 ÔÇ¥ VO(reg) VO(reg)                    V
            output voltage          IO_SIM; IOH = ÔÄ≠10 ÔÅ≠A                                             [2]   -             0.7 ÔÇ¥ VO(reg) VO(reg)                    V
                                    IO_HOST; IOH = ÔÄ≠10 ÔÅ≠A                                            [2]   -             0.7 ÔÇ¥ VCC     VCC                        V
NVT4555                                     All information provided in this document is subject to legal disclaimers.                  ¬© NXP B.V. 2013. All rights reserved.
Product data sheet                                            Rev. 2 ‚Äî 24 May 2013                                                                                6 of 18


NXP Semiconductors                                                                                                                        NVT4555
                                                                         SIM card interface level translator and supply voltage LDO
Table 7.        Static characteristics ‚Ä¶continued
2.5 V ÔÇ£ VBAT ÔÇ£ 5.5 V; 1.1 V ÔÇ£ VCC ÔÇ£ 3.6 V; Tamb = ÔÄ≠40 ÔÇ∞C to +85 ÔÇ∞C; unless otherwise specified.
 Symbol        Parameter                  Conditions                                                             Min            Typ[1]    Max                        Unit
 VOL           LOW-level                  RST_SIM, CLK_SIM; IOL = 1 mA                                     [2]   -              100       300                        mV
               output voltage             IO_SIM; IOL = 1 mA                                               [2]   -              100       300                        mV
                                          IO_HOST; IOL = 1 mA                                              [2]   -              100       300                        mV
 Rpd           pull-down resistance       CLK_HOST, RST_HOST; EN = 0                                             70             100       130                        kÔÅó
 EMI filter
 Rs            series resistance          IO_SIM                                                           [2]   -              200       -                          ÔÅó
                                          RST_SIM                                                                -              200       -                          ÔÅó
                                          CLK_SIM                                                          [2]   -              200       -                          ÔÅó
 Cio           input/output               IO_SIM                                                           [2]   -              45        -                          pF
               capacitance                RST_SIM                                                                -              45        -                          pF
                                          CLK_SIM                                                          [2]   -              45        -                          pF
[1]   Typical values measured at 25 ÔÇ∞C.
[2]   VIL, VIH depend on the individual supply voltage per interface.
[3]   See Figure 8 for details.
Table 8.        Dynamic characteristics
2.5 V ÔÇ£ VBAT ÔÇ£ 5.5 V; fclk = fio = 1 MHz; Tamb = ÔÄ≠40 ÔÇ∞C to +85 ÔÇ∞C; unless otherwise specified. Refer to Figure 5.
 Symbol         Parameter                     Conditions                                                                         Min   Typ       Max              Unit
 VCC = 1.8 V; CTRL = VCC (VSIM = 2.95 V); SIM card CL ÔÇ£ 30 pF; host CL ÔÇ£ 10 pF
 tPD            propagation delay             I/O channel; SIM card side to host side                                        [1] -     8         15               ns
                                              all channels; host side to SIM card side                                       [1] -     8         15               ns
 tt             transition time                                                                                              [1] -     -         10               ns
 tsk(o)         output skew time              between channels; IO_SIM and CLK_SIM                                           [2] -     2         -                ns
 VCC = 1.2 V; CTRL = VCC (VSIM = 1.8 V); SIM card CL ÔÇ£ 30 pF; host CL ÔÇ£ 10 pF
 tPD            propagation delay             I/O channel; SIM card side to host side                                        [1] -     15        25               ns
                                              all channels; host side to SIM card side                                       [1] -     15        25               ns
 tt             transition time                                                                                              [1] -     -         10               ns
 tsk(o)         output skew time              between channels; IO_SIM and CLK_SIM                                           [2] -     2         -                ns
 fclk           clock frequency               CLK_SIM                                                                            -     -         5                MHz
[1]   All dynamic measurements are done with a 50 pF load. Rise times are determined by internal pull-up resistors.
[2]   Skew between any two outputs of the same package switching in the same direction with the same CL.
NVT4555                                           All information provided in this document is subject to legal disclaimers.               ¬© NXP B.V. 2013. All rights reserved.
Product data sheet                                                  Rev. 2 ‚Äî 24 May 2013                                                                             7 of 18


NXP Semiconductors                                                                                                                           NVT4555
                                                               SIM card interface level translator and supply voltage LDO
                   9.1 Waveforms
                                                                                                                            VI
                                                                  input             VM
                                                                                                                            GND
                                                                                           tPHL                     tPLH
                                                                                                                            VOH
                                                                             90 %
                                                                output                  VM
                                                                                          10 %
                                                                                                                            VOL
                                                                                             tTHL                    tTLH
                                                                                                                      002aag078
                                 Measurement points are given in Table 8.
                                 VOL and VOH are typical output voltage levels that occur with the output load.
                         Fig 5.  Data input to data output propagation delay times
10. Application information
                       The application circuit for the NVT4555, which shows the typical interface with a SIM card,
                       is shown in Figure 6. The Low-DropOut (LDO) regulator, internal to the NVT4555, is
                       designed to supply the SIM card power with a high Power Supply Rejection Ratio (PSRR)
                       at a very low drop-out voltage (VBAT ÔÄ≠ VO(reg)). The LDO regulator provides two levels of
                       fixed voltage regulation at 1.8 V or 2.95 V, which are selected with the CTRL pin of the
                       NVT4555.
                                                    VCC (1.1 V to 3.6 V)                         VBAT (2.5 V to 5.25 V)
                                                                                                               1 ŒºF
                                                          100 nF
                                                                                                                        (1.8 V or 2.95 V; 50 mA max.)
                                                                                                 LDO                    VSIM
                                                                                         REGULATOR
                                                                                                                                 4.7 ŒºF
                                     HOST                                                   NVT4555
                                  PROCESSOR
                                                          RST_HOST                                                      RST_SIM              SIM CARD
                                                           CLK_HOST                            LEVEL                    CLK_SIM
                                                              IO_HOST                   TRANSLATOR                      IO_SIM
                                                                                                                                                    002aag553
                         Fig 6.  NVT4555 application circuit interfacing with typical SIM card
NVT4555                                 All information provided in this document is subject to legal disclaimers.                            ¬© NXP B.V. 2013. All rights reserved.
Product data sheet                                        Rev. 2 ‚Äî 24 May 2013                                                                                          8 of 18


NXP Semiconductors                                                                                                             NVT4555
                                                                     SIM card interface level translator and supply voltage LDO
                    10.1 Input/output capacitor considerations
                            It is recommended that a 1 ÔÅ≠F and 100 nF capacitors having low Equivalent Series
                            Resistance (ESR) are used respectively at the battery (VBAT) and VCC input terminals of
                            the NVT4555. X5R and X7R type multi-layer ceramic capacitors (MLCC) are preferred
                            because they have minimal variation in value and ESR over temperature. The maximum
                            ESR should be < 500 mÔÅóÔÄ†(50 mÔÅó typical).
                            Also, a 4.7 ÔÅ≠F capacitor is recommended at the Low Dropout regulator (LDO) output
                            terminal to ensure stability. X5R and X7R type are recommended for their minimal
                            variation over temperature and low ESR over frequency which avoids stability issues at
                            high frequencies. The maximum ESR should be < 1.0 ÔÅó. Furthermore, the decrease in
                            capacitance with an increase in the bias voltage should be considered to optimize LDO
                            stability. In addition, the trade-off in LDO stability versus the value and constraint in case
                            size of the capacitor determined by the application must be considered. As output load
                            capacitance decreases, the LDO stability becomes marginal. Given that a 4.7 ÔÅ≠F ceramic
                            capacitor may drop by 80 % in capacitance depending on the effects of bias voltage and
                            temperature, it is recommended to refer to the manufacturer‚Äôs characterization of a
                            capacitor based on case size, bias voltage and type. Figure 7 is an example of how a
                            4.7 ÔÅ≠F capacitor is affected by the above parameters.
                                                                                                                                   002aah650
           20
       ‚àÜC/
           C
        (%)
                                                                                                              1206, 6.3 V
          ‚àí20
                                                                                                              0805, 6.3 V       1206, 10 V
                                                                                                              0603, 6.3 V
          ‚àí60
                                                                                                                                0805, 10 V
                                                                                                                                0603, 10 V
                                                                                                              0402, 6.3 V
         ‚àí100
              0                    2                           4                                     6                    8                   10
                                                                                                                            VDC (V)
  Fig 7.      Variation of capacitance for a 4.7 ÔÅ≠F capacitor versus DC voltage, value, case size and type
                    10.2 Layout consideration
                            The capacitors should be placed directly at the terminals and ground plane. Since the
                            internal band gap regulator is the dominant noise source in a typical application,
                            connections and routing of the ground is very important to improve and optimize noise
                            performance, PSRR and transient response. It is recommended to design the PCB so that
                            the VCC, VBAT and VSIM pins are bypassed with a capacitor with each ground returning to
                            a common node at the GND pin of the NVT4555 such that ground loops are minimized.
NVT4555                                       All information provided in this document is subject to legal disclaimers.        ¬© NXP B.V. 2013. All rights reserved.
Product data sheet                                              Rev. 2 ‚Äî 24 May 2013                                                                      9 of 18


NXP Semiconductors                                                                                                           NVT4555
                                                                    SIM card interface level translator and supply voltage LDO
                 10.3 Dropout voltage
                           The NVT4555 uses a PMOS pass transistor to achieve a very low dropout voltage. When
                           VBAT ÔÄ≠ VO(reg) (VSIM pin) is less than the dropout voltage, the PMOS transistor operates
                           in the linear region and the input-to-output resistance is RDSon of the PMOS device. The
                           dropout voltage, Vdo, will scale with the output current since the PMOS device behaves
                           like a resistor in the input-to-output path.
                 10.4 Level translator stage
                           The architecture of the NVT4555 I/O channel is shown in Figure 8. The device does not
                           require an extra input signal to control the direction of data flow from host to SIM or from
                           SIM to host. As a change of driving direction is just possible when both sides are in HIGH
                           state, the control logic is recognizing the first falling edge granting it control about the
                           other signal side. During a rising edge signal, the non-driving output is driven by a
                           one-shot circuit to accelerate the rising edge. In case of a communication error or some
                           other unforeseen incident that would drive both connected sides to be drivers at the same
                           time, the internal logic automatically prevents stuck-at situation, so both I/Os will return to
                           HIGH level once released from being driven LOW.
                           The channels RST and CLK just contain single direction drivers without the holding
                           mechanism of the I/O channel, as these are just driven from the host to the card side.
                                                                                                                             VSIM
                                                                                                                                 side B supply
                                                                                                                 RISING ONE         pull-up
                                                                                                           EDGE DETECT  SHOT
                                                                                                                                           IO_SIM
                                                                                           DIRECTION
                                                                                            CONTROL
                           VCC                                                              CIRCUITRY
                              side A supply
                   pull-up               ONE            RISING
                                        SHOT       EDGE DETECT
        IO_HOST
                                                                                                                                        002aah743
  Fig 8.    Automatic direction control level translator for HIGH-level direction change interfaces
NVT4555                                      All information provided in this document is subject to legal disclaimers.       ¬© NXP B.V. 2013. All rights reserved.
Product data sheet                                             Rev. 2 ‚Äî 24 May 2013                                                                   10 of 18


NXP Semiconductors                                                                                                           NVT4555
                                                            SIM card interface level translator and supply voltage LDO
                10.5 LDO block diagram
                     The LDO‚Äôs block diagram is depicted in Figure 9. It contains a pull-down mechanism to
                     avoid any uncontrolled voltage level at the VSIM pin in the disabled state. Furthermore,
                     thermal protection as well as an overcurrent protection are integrated to disable the output
                     in case of a permanent short that may result in excessive self-heating.
                                    VBAT                                                                                       VSIM
                                                                                                                R1
                                                                   Vref
                                     EN
                                                           GENERATOR
                                   CTRL
                                                                                R2                THERMAL
                                                                                               PROTECTION
                                                                                             OVERCURRENT
                                                                                               PROTECTION
                                                                            GND                                    002aag079
                       Fig 9.  LDO block diagram
NVT4555                              All information provided in this document is subject to legal disclaimers.              ¬© NXP B.V. 2013. All rights reserved.
Product data sheet                                     Rev. 2 ‚Äî 24 May 2013                                                                          11 of 18


NXP Semiconductors                                                                                                                                        NVT4555
                                                                            SIM card interface level translator and supply voltage LDO
11. Package outline
  :/&63ZDIHUOHYHOFKLSVFDOHSDFNDJHEDOOV[[PP                                                                                             1978.
                                         (                         $      %
                                                                                                                    $
               EDOO$
               LQGH[DUHD                                                                                     $
                                                                                                                           $
                                                                          '
                                                                                                                                                   GHWDLO;
                                         H                                                                                                                &
                                                                    ¬ëY        & $ %
                                     H      E                                                                                                                   \
                                                                    ¬ëZ        &
                      =(
                          '
                                                                   H
                          &
                                                                                  H
                                                                H
                          %
                          $
                      =(
                                                  
               EDOO$                                                                                                                                     ;
                             ='                      ='
               LQGH[DUHD
                                                                                                                           PP
     'LPHQVLRQV PPDUHWKHRULJLQDOGLPHQVLRQV                                      VFDOH
         8QLW        $     $    $     E      '        (          H        H         H        Y         Z           \       ='  ='    =(      =(
            PD[                                                                                             
       PP   QRP                                                                        
            PLQ                                                                                             
                                                                                                                                                             ZOFVSBQYWXNBSR
          2XWOLQH                                              5HIHUHQFHV                                                               (XURSHDQ
                                                                                                                                                                  ,VVXHGDWH
          YHUVLRQ                ,(&               -('(&                          -(,7$                                                 SURMHFWLRQ
                                                                                                                                                                   
        1978.
                                                                                                                                                                   
Fig 10. Package outline NVT4555UK (WLCSP12)
NVT4555                                              All information provided in this document is subject to legal disclaimers.                            ¬© NXP B.V. 2013. All rights reserved.
Product data sheet                                                     Rev. 2 ‚Äî 24 May 2013                                                                                        12 of 18


NXP Semiconductors                                                                                               NVT4555
                                                             SIM card interface level translator and supply voltage LDO
12. Soldering of WLCSP packages
                12.1 Introduction to soldering WLCSP packages
                     This text provides a very brief insight into a complex technology. A more in-depth account
                     of soldering WLCSP (Wafer Level Chip-Size Packages) can be found in application note
                     AN10439 ‚ÄúWafer Level Chip Scale Package‚Äù and in application note AN10365 ‚ÄúSurface
                     mount reflow soldering description‚Äù.
                     Wave soldering is not suitable for this package.
                     All NXP WLCSP packages are lead-free.
                12.2 Board mounting
                     Board mounting of a WLCSP requires several steps:
                       1. Solder paste printing on the PCB
                       2. Component placement with a pick and place machine
                       3. The reflow soldering itself
                12.3 Reflow soldering
                     Key characteristics in reflow soldering are:
                       ‚Ä¢ Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to
                          higher minimum peak temperatures (see Figure 11) than a PbSn process, thus
                          reducing the process window
                       ‚Ä¢ Solder paste printing issues, such as smearing, release, and adjusting the process
                          window for a mix of large and small components on one board
                       ‚Ä¢ Reflow temperature profile; this profile includes preheat, reflow (in which the board is
                          heated to the peak temperature), and cooling down. It is imperative that the peak
                          temperature is high enough for the solder to make reliable solder joints (a solder paste
                          characteristic) while being low enough that the packages and/or boards are not
                          damaged. The peak temperature of the package depends on package thickness and
                          volume and is classified in accordance with Table 9.
                     Table 9.    Lead-free process (from J-STD-020D)
                      Package thickness (mm)                  Package reflow temperature (ÔÇ∞C)
                                                              Volume (mm3)
                                                              < 350                                  350 to 2000 > 2000
                      < 1.6                                   260                                    260         260
                      1.6 to 2.5                              260                                    250         245
                      > 2.5                                   250                                    245         245
                     Moisture sensitivity precautions, as indicated on the packing, must be respected at all
                     times.
                     Studies have shown that small packages reach higher temperatures during reflow
                     soldering, see Figure 11.
NVT4555                               All information provided in this document is subject to legal disclaimers.  ¬© NXP B.V. 2013. All rights reserved.
Product data sheet                                      Rev. 2 ‚Äî 24 May 2013                                                              13 of 18


NXP Semiconductors                                                                                                            NVT4555
                                                                SIM card interface level translator and supply voltage LDO
                                                                     maximum peak temperature
                                temperature                              = MSL limit, damage level
                                                                      minimum peak temperature
                                                            = minimum soldering temperature
                                                                                                                       peak
                                                                                                                    temperature
                                                                                                                                          time
                                                                                                                                  001aac844
                                  MSL: Moisture Sensitivity Level
                        Fig 11. Temperature profiles for large and small components
                      For further information on temperature profiles, refer to application note AN10365
                      ‚ÄúSurface mount reflow soldering description‚Äù.
               12.3.1 Stand off
                      The stand off between the substrate and the chip is determined by:
                        ‚Ä¢ The amount of printed solder on the substrate
                        ‚Ä¢ The size of the solder land on the substrate
                        ‚Ä¢ The bump height on the chip
                      The higher the stand off, the better the stresses are released due to TEC (Thermal
                      Expansion Coefficient) differences between substrate and chip.
               12.3.2 Quality of solder joint
                      A flip-chip joint is considered to be a good joint when the entire solder land has been
                      wetted by the solder from the bump. The surface of the joint should be smooth and the
                      shape symmetrical. The soldered joints on a chip should be uniform. Voids in the bumps
                      after reflow can occur during the reflow process in bumps with high ratio of bump diameter
                      to bump height, i.e. low bumps with large diameter. No failures have been found to be
                      related to these voids. Solder joint inspection after reflow can be done with X-ray to
                      monitor defects such as bridging, open circuits and voids.
               12.3.3 Rework
                      In general, rework is not recommended. By rework we mean the process of removing the
                      chip from the substrate and replacing it with a new chip. If a chip is removed from the
                      substrate, most solder balls of the chip will be damaged. In that case it is recommended
                      not to re-use the chip again.
NVT4555                                  All information provided in this document is subject to legal disclaimers.           ¬© NXP B.V. 2013. All rights reserved.
Product data sheet                                         Rev. 2 ‚Äî 24 May 2013                                                                       14 of 18


NXP Semiconductors                                                                                                               NVT4555
                                                                    SIM card interface level translator and supply voltage LDO
                          Device removal can be done when the substrate is heated until it is certain that all solder
                          joints are molten. The chip can then be carefully removed from the substrate without
                          damaging the tracks and solder lands on the substrate. Removing the device must be
                          done using plastic tweezers, because metal tweezers can damage the silicon. The
                          surface of the substrate should be carefully cleaned and all solder and flux residues
                          and/or underfill removed. When a new chip is placed on the substrate, use the flux
                          process instead of solder on the solder lands. Apply flux on the bumps at the chip side as
                          well as on the solder pads on the substrate. Place and align the new chip while viewing
                          with a microscope. To reflow the solder, use the solder profile shown in application note
                          AN10365 ‚ÄúSurface mount reflow soldering description‚Äù.
                12.3.4 Cleaning
                          Cleaning can be done after reflow soldering.
13. Abbreviations
                          Table 10.    Abbreviations
                           Acronym                Description
                           CDM                    Charged-Device Model
                           DP                     Dry Pack
                           ESD                    ElectroStatic Discharge
                           ESR                    Equivalent Series Resistance
                           HBM                    Human Body Model
                           I/O                    Input/Output
                           LDO                    Low DropOut regulator
                           PCB                    Printed-Circuit Board
                           PMOS                   Positive-channel Metal-Oxide Semiconductor
                           SIM                    Subscriber Identification Module
14. Revision history
Table 11.    Revision history
 Document ID       Release date        Data sheet status                                      Change notice             Supersedes
 NVT4555 v.2       20130524            Product data sheet                                     -                         NVT4555 v.1
 Modifications:     ‚Ä¢  Table 3 ‚ÄúPin description‚Äù:
                       ‚Äì   description for CTRL pin corrected from ‚ÄúVSIM = 3 V‚Äù to ‚ÄúVSIM = 2.95 V‚Äù
                       ‚Äì   description for VSIM pin corrected from ‚Äú3 V (CTRL = 1)‚Äù to ‚Äú2.95 V (CTRL = 1)‚Äù
                       ‚Äì   description for IO_HOST pin corrected from ‚Äúopen-drain configuration‚Äù to ‚Äúopen-drain driver‚Äù
                       ‚Äì   deleted 4 ‚Äún.c.‚Äù rows from table (correction)
                    ‚Ä¢  Table 4 ‚ÄúFunction selection‚Äù: VSIM output voltage for selection ‚Äú11‚Äù corrected from ‚Äú3.0 V‚Äù to ‚Äú2.95 V‚Äù
                    ‚Ä¢  Figure 6 ‚ÄúNVT4555 application circuit interfacing with typical SIM card‚Äù supply voltage corrected
                       from ‚ÄúVCC (1.1 V to 3.0 V)‚Äù to ‚ÄúVCC (1.1 V to 3.6 V)‚Äù
                    ‚Ä¢  Figure 8 ‚ÄúAutomatic direction control level translator for HIGH-level direction change interfaces‚Äù:
                       ‚Äì corrected connection for 2 (P-type channel) transistors
                       ‚Äì corrected signal name from ‚ÄúIO_HOST/EN‚Äù to ‚ÄúIO_HOST‚Äù
 NVT4555 v.1       20130501            Product data sheet                                     -                         -
NVT4555                                      All information provided in this document is subject to legal disclaimers.          ¬© NXP B.V. 2013. All rights reserved.
Product data sheet                                             Rev. 2 ‚Äî 24 May 2013                                                                      15 of 18


NXP Semiconductors                                                                                                                                              NVT4555
                                                                                          SIM card interface level translator and supply voltage LDO
15. Legal information
15.1 Data sheet status
 Document status[1][2]                   Product status[3]                    Definition
 Objective [short] data sheet            Development                          This document contains data from the objective specification for product development.
 Preliminary [short] data sheet          Qualification                        This document contains data from the preliminary specification.
 Product [short] data sheet              Production                           This document contains the product specification.
[1]    Please consult the most recently issued document before initiating or completing a design.
[2]    The term ‚Äòshort data sheet‚Äô is explained in section ‚ÄúDefinitions‚Äù.
[3]    The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
       information is available on the Internet at URL http://www.nxp.com.
15.2 Definitions                                                                                           Suitability for use ‚Äî NXP Semiconductors products are not designed,
                                                                                                           authorized or warranted to be suitable for use in life support, life-critical or
                                                                                                           safety-critical systems or equipment, nor in applications where failure or
Draft ‚Äî The document is a draft version only. The content is still under
                                                                                                           malfunction of an NXP Semiconductors product can reasonably be expected
internal review and subject to formal approval, which may result in
                                                                                                           to result in personal injury, death or severe property or environmental
modifications or additions. NXP Semiconductors does not give any
                                                                                                           damage. NXP Semiconductors and its suppliers accept no liability for
representations or warranties as to the accuracy or completeness of
                                                                                                           inclusion and/or use of NXP Semiconductors products in such equipment or
information included herein and shall have no liability for the consequences of
                                                                                                           applications and therefore such inclusion and/or use is at the customer‚Äôs own
use of such information.
                                                                                                           risk.
Short data sheet ‚Äî A short data sheet is an extract from a full data sheet
                                                                                                           Applications ‚Äî Applications that are described herein for any of these
with the same product type number(s) and title. A short data sheet is intended
                                                                                                           products are for illustrative purposes only. NXP Semiconductors makes no
for quick reference only and should not be relied upon to contain detailed and
                                                                                                           representation or warranty that such applications will be suitable for the
full information. For detailed and full information see the relevant full data
                                                                                                           specified use without further testing or modification.
sheet, which is available on request via the local NXP Semiconductors sales
office. In case of any inconsistency or conflict with the short data sheet, the                            Customers are responsible for the design and operation of their applications
full data sheet shall prevail.                                                                             and products using NXP Semiconductors products, and NXP Semiconductors
                                                                                                           accepts no liability for any assistance with applications or customer product
Product specification ‚Äî The information and data provided in a Product                                     design. It is customer‚Äôs sole responsibility to determine whether the NXP
data sheet shall define the specification of the product as agreed between                                 Semiconductors product is suitable and fit for the customer‚Äôs applications and
NXP Semiconductors and its customer, unless NXP Semiconductors and                                         products planned, as well as for the planned application and use of
customer have explicitly agreed otherwise in writing. In no event however,                                 customer‚Äôs third party customer(s). Customers should provide appropriate
shall an agreement be valid in which the NXP Semiconductors product is                                     design and operating safeguards to minimize the risks associated with their
deemed to offer functions and qualities beyond those described in the                                      applications and products.
Product data sheet.
                                                                                                           NXP Semiconductors does not accept any liability related to any default,
                                                                                                           damage, costs or problem which is based on any weakness or default in the
15.3 Disclaimers                                                                                           customer‚Äôs applications or products, or the application or use by customer‚Äôs
                                                                                                           third party customer(s). Customer is responsible for doing all necessary
                                                                                                           testing for the customer‚Äôs applications and products using NXP
Limited warranty and liability ‚Äî Information in this document is believed to
                                                                                                           Semiconductors products in order to avoid a default of the applications and
be accurate and reliable. However, NXP Semiconductors does not give any
                                                                                                           the products or of the application or use by customer‚Äôs third party
representations or warranties, expressed or implied, as to the accuracy or
                                                                                                           customer(s). NXP does not accept any liability in this respect.
completeness of such information and shall have no liability for the
consequences of use of such information. NXP Semiconductors takes no                                       Limiting values ‚Äî Stress above one or more limiting values (as defined in
responsibility for the content in this document if provided by an information                              the Absolute Maximum Ratings System of IEC 60134) will cause permanent
source outside of NXP Semiconductors.                                                                      damage to the device. Limiting values are stress ratings only and (proper)
                                                                                                           operation of the device at these or any other conditions above those given in
In no event shall NXP Semiconductors be liable for any indirect, incidental,
                                                                                                           the Recommended operating conditions section (if present) or the
punitive, special or consequential damages (including - without limitation - lost
                                                                                                           Characteristics sections of this document is not warranted. Constant or
profits, lost savings, business interruption, costs related to the removal or
                                                                                                           repeated exposure to limiting values will permanently and irreversibly affect
replacement of any products or rework charges) whether or not such
                                                                                                           the quality and reliability of the device.
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.                                                                        Terms and conditions of commercial sale ‚Äî NXP Semiconductors
Notwithstanding any damages that customer might incur for any reason                                       products are sold subject to the general terms and conditions of commercial
whatsoever, NXP Semiconductors‚Äô aggregate and cumulative liability towards                                 sale, as published at http://www.nxp.com/profile/terms, unless otherwise
customer for the products described herein shall be limited in accordance                                  agreed in a valid written individual agreement. In case an individual
with the Terms and conditions of commercial sale of NXP Semiconductors.                                    agreement is concluded only the terms and conditions of the respective
                                                                                                           agreement shall apply. NXP Semiconductors hereby expressly objects to
Right to make changes ‚Äî NXP Semiconductors reserves the right to make                                      applying the customer‚Äôs general terms and conditions with regard to the
changes to information published in this document, including without                                       purchase of NXP Semiconductors products by customer.
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior                               No offer to sell or license ‚Äî Nothing in this document may be interpreted or
to the publication hereof.                                                                                 construed as an offer to sell products that is open for acceptance or the grant,
                                                                                                           conveyance or implication of any license under any copyrights, patents or
                                                                                                           other industrial or intellectual property rights.
NVT4555                                                            All information provided in this document is subject to legal disclaimers.                    ¬© NXP B.V. 2013. All rights reserved.
Product data sheet                                                                   Rev. 2 ‚Äî 24 May 2013                                                                                16 of 18


NXP Semiconductors                                                                                                                                      NVT4555
                                                                                  SIM card interface level translator and supply voltage LDO
Export control ‚Äî This document as well as the item(s) described herein                             NXP Semiconductors‚Äô specifications such use shall be solely at customer‚Äôs
may be subject to export control regulations. Export might require a prior                         own risk, and (c) customer fully indemnifies NXP Semiconductors for any
authorization from competent authorities.                                                          liability, damages or failed product claims resulting from customer design and
                                                                                                   use of the product for automotive applications beyond NXP Semiconductors‚Äô
Non-automotive qualified products ‚Äî Unless this data sheet expressly
                                                                                                   standard warranty and NXP Semiconductors‚Äô product specifications.
states that this specific NXP Semiconductors product is automotive qualified,
the product is not suitable for automotive use. It is neither qualified nor tested                 Translations ‚Äî A non-English (translated) version of a document is for
in accordance with automotive testing or application requirements. NXP                             reference only. The English version shall prevail in case of any discrepancy
Semiconductors accepts no liability for inclusion and/or use of                                    between the translated and English versions.
non-automotive qualified products in automotive equipment or applications.
In the event that customer uses the product for design-in and use in
automotive applications to automotive specifications and standards, customer                       15.4 Trademarks
(a) shall use the product without NXP Semiconductors‚Äô warranty of the
                                                                                                   Notice: All referenced brands, product names, service names and trademarks
product for such automotive applications, use and specifications, and (b)
                                                                                                   are the property of their respective owners.
whenever customer uses the product for automotive applications beyond
16. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
NVT4555                                                    All information provided in this document is subject to legal disclaimers.                    ¬© NXP B.V. 2013. All rights reserved.
Product data sheet                                                           Rev. 2 ‚Äî 24 May 2013                                                                                17 of 18


NXP Semiconductors                                                                                                                          NVT4555
                                                                          SIM card interface level translator and supply voltage LDO
17. Contents
1      General description . . . . . . . . . . . . . . . . . . . . . . 1
2      Features and benefits . . . . . . . . . . . . . . . . . . . . 1
3      Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
4      Ordering information . . . . . . . . . . . . . . . . . . . . . 2
4.1      Ordering options . . . . . . . . . . . . . . . . . . . . . . . . 2
5      Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2
6      Pinning information . . . . . . . . . . . . . . . . . . . . . . 3
6.1      Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 3
7      Functional description . . . . . . . . . . . . . . . . . . . 4
7.1      Function table . . . . . . . . . . . . . . . . . . . . . . . . . . 4
7.2      Shutdown sequence of NVT4555 . . . . . . . . . . . 4
8      Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . . 5
9      Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . 5
9.1      Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
10     Application information. . . . . . . . . . . . . . . . . . . 8
10.1     Input/output capacitor considerations . . . . . . . . 9
10.2     Layout consideration . . . . . . . . . . . . . . . . . . . . 9
10.3     Dropout voltage . . . . . . . . . . . . . . . . . . . . . . . 10
10.4     Level translator stage . . . . . . . . . . . . . . . . . . . 10
10.5     LDO block diagram . . . . . . . . . . . . . . . . . . . . . 11
11     Package outline . . . . . . . . . . . . . . . . . . . . . . . . 12
12     Soldering of WLCSP packages. . . . . . . . . . . . 13
12.1     Introduction to soldering WLCSP packages . . 13
12.2     Board mounting . . . . . . . . . . . . . . . . . . . . . . . 13
12.3     Reflow soldering . . . . . . . . . . . . . . . . . . . . . . . 13
12.3.1   Stand off . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
12.3.2   Quality of solder joint . . . . . . . . . . . . . . . . . . . 14
12.3.3   Rework . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
12.3.4   Cleaning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
13     Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . . 15
14     Revision history . . . . . . . . . . . . . . . . . . . . . . . . 15
15     Legal information. . . . . . . . . . . . . . . . . . . . . . . 16
15.1     Data sheet status . . . . . . . . . . . . . . . . . . . . . . 16
15.2     Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
15.3     Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
15.4     Trademarks. . . . . . . . . . . . . . . . . . . . . . . . . . . 17
16     Contact information. . . . . . . . . . . . . . . . . . . . . 17
17     Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
                                                                                 Please be aware that important notices concerning this document and the product(s)
                                                                                 described herein, have been included in section ‚ÄòLegal information‚Äô.
                                                                                 ¬© NXP B.V. 2013.                                                All rights reserved.
                                                                                 For more information, please visit: http://www.nxp.com
                                                                                 For sales office addresses, please send an email to: salesaddresses@nxp.com
                                                                                                                                             Date of release: 24 May 2013
                                                                                                                                           Document identifier: NVT4555


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
NXP:
 NVT4555UKZ NVT4555UKAZ
