<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>
defines: 
time_elapsed: 1.340s
ram usage: 40248 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpz2mrsms3/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:21</a>: No timescale set for &#34;sctag_dirrep&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:21</a>: Compile module &#34;work@sctag_dirrep&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>: Implicit port type (wire) for &#34;dirrep_dir_wr_par_c4&#34;,
there are 23 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:21</a>: Top level module &#34;work@sctag_dirrep&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dffe_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>: Cannot find a module definition for &#34;work@sctag_dirrep::dff_s&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 21.

[NTE:EL0511] Nb leaf instances: 20.

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 20.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 23
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpz2mrsms3/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_sctag_dirrep
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpz2mrsms3/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpz2mrsms3/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@sctag_dirrep)
 |vpiName:work@sctag_dirrep
 |uhdmallPackages:
 \_package: builtin, parent:work@sctag_dirrep
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@sctag_dirrep, file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21, parent:work@sctag_dirrep
   |vpiDefName:work@sctag_dirrep
   |vpiFullName:work@sctag_dirrep
   |vpiPort:
   \_port: (dirrep_dir_wr_par_c4), line:23
     |vpiName:dirrep_dir_wr_par_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dirrep_dir_wr_par_c4), line:23
         |vpiName:dirrep_dir_wr_par_c4
         |vpiFullName:work@sctag_dirrep.dirrep_dir_wr_par_c4
   |vpiPort:
   \_port: (dir_vld_c4_l), line:23
     |vpiName:dir_vld_c4_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dir_vld_c4_l), line:23
         |vpiName:dir_vld_c4_l
         |vpiFullName:work@sctag_dirrep.dir_vld_c4_l
   |vpiPort:
   \_port: (dc_rd_en_c4), line:23
     |vpiName:dc_rd_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_rd_en_c4), line:23
         |vpiName:dc_rd_en_c4
         |vpiFullName:work@sctag_dirrep.dc_rd_en_c4
   |vpiPort:
   \_port: (dc_wr_en_c4), line:23
     |vpiName:dc_wr_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_wr_en_c4), line:23
         |vpiName:dc_wr_en_c4
         |vpiFullName:work@sctag_dirrep.dc_wr_en_c4
   |vpiPort:
   \_port: (inval_mask_dcd_c4), line:24
     |vpiName:inval_mask_dcd_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (inval_mask_dcd_c4), line:24
         |vpiName:inval_mask_dcd_c4
         |vpiFullName:work@sctag_dirrep.inval_mask_dcd_c4
   |vpiPort:
   \_port: (dc_rdwr_row_en_c4), line:24
     |vpiName:dc_rdwr_row_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_rdwr_row_en_c4), line:24
         |vpiName:dc_rdwr_row_en_c4
         |vpiFullName:work@sctag_dirrep.dc_rdwr_row_en_c4
   |vpiPort:
   \_port: (dc_rdwr_panel_dec_c4), line:24
     |vpiName:dc_rdwr_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_rdwr_panel_dec_c4), line:24
         |vpiName:dc_rdwr_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.dc_rdwr_panel_dec_c4
   |vpiPort:
   \_port: (dc_lkup_row_dec_c4), line:25
     |vpiName:dc_lkup_row_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_lkup_row_dec_c4), line:25
         |vpiName:dc_lkup_row_dec_c4
         |vpiFullName:work@sctag_dirrep.dc_lkup_row_dec_c4
   |vpiPort:
   \_port: (dc_lkup_panel_dec_c4), line:25
     |vpiName:dc_lkup_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_lkup_panel_dec_c4), line:25
         |vpiName:dc_lkup_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.dc_lkup_panel_dec_c4
   |vpiPort:
   \_port: (wr_dc_dir_entry_c4), line:25
     |vpiName:wr_dc_dir_entry_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_dc_dir_entry_c4), line:25
         |vpiName:wr_dc_dir_entry_c4
         |vpiFullName:work@sctag_dirrep.wr_dc_dir_entry_c4
   |vpiPort:
   \_port: (dc_dir_clear_c4), line:26
     |vpiName:dc_dir_clear_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_dir_clear_c4), line:26
         |vpiName:dc_dir_clear_c4
         |vpiFullName:work@sctag_dirrep.dc_dir_clear_c4
   |vpiPort:
   \_port: (ic_rd_en_c4), line:26
     |vpiName:ic_rd_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_rd_en_c4), line:26
         |vpiName:ic_rd_en_c4
         |vpiFullName:work@sctag_dirrep.ic_rd_en_c4
   |vpiPort:
   \_port: (ic_wr_en_c4), line:26
     |vpiName:ic_wr_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_wr_en_c4), line:26
         |vpiName:ic_wr_en_c4
         |vpiFullName:work@sctag_dirrep.ic_wr_en_c4
   |vpiPort:
   \_port: (inval_mask_icd_c4), line:26
     |vpiName:inval_mask_icd_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (inval_mask_icd_c4), line:26
         |vpiName:inval_mask_icd_c4
         |vpiFullName:work@sctag_dirrep.inval_mask_icd_c4
   |vpiPort:
   \_port: (ic_rdwr_row_en_c4), line:27
     |vpiName:ic_rdwr_row_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_rdwr_row_en_c4), line:27
         |vpiName:ic_rdwr_row_en_c4
         |vpiFullName:work@sctag_dirrep.ic_rdwr_row_en_c4
   |vpiPort:
   \_port: (ic_rdwr_panel_dec_c4), line:27
     |vpiName:ic_rdwr_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_rdwr_panel_dec_c4), line:27
         |vpiName:ic_rdwr_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.ic_rdwr_panel_dec_c4
   |vpiPort:
   \_port: (ic_lkup_row_dec_c4), line:27
     |vpiName:ic_lkup_row_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_lkup_row_dec_c4), line:27
         |vpiName:ic_lkup_row_dec_c4
         |vpiFullName:work@sctag_dirrep.ic_lkup_row_dec_c4
   |vpiPort:
   \_port: (ic_lkup_panel_dec_c4), line:28
     |vpiName:ic_lkup_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_lkup_panel_dec_c4), line:28
         |vpiName:ic_lkup_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.ic_lkup_panel_dec_c4
   |vpiPort:
   \_port: (wr_ic_dir_entry_c4), line:28
     |vpiName:wr_ic_dir_entry_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_ic_dir_entry_c4), line:28
         |vpiName:wr_ic_dir_entry_c4
         |vpiFullName:work@sctag_dirrep.wr_ic_dir_entry_c4
   |vpiPort:
   \_port: (ic_dir_clear_c4), line:28
     |vpiName:ic_dir_clear_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_dir_clear_c4), line:28
         |vpiName:ic_dir_clear_c4
         |vpiFullName:work@sctag_dirrep.ic_dir_clear_c4
   |vpiPort:
   \_port: (lkup_addr8_c4), line:29
     |vpiName:lkup_addr8_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_addr8_c4), line:29
         |vpiName:lkup_addr8_c4
         |vpiFullName:work@sctag_dirrep.lkup_addr8_c4
   |vpiPort:
   \_port: (dir_error_c8), line:29
     |vpiName:dir_error_c8
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dir_error_c8), line:29
         |vpiName:dir_error_c8
         |vpiFullName:work@sctag_dirrep.dir_error_c8
   |vpiPort:
   \_port: (so), line:29
     |vpiName:so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (so), line:29
         |vpiName:so
         |vpiFullName:work@sctag_dirrep.so
   |vpiPort:
   \_port: (tagdp_lkup_addr11_c5), line:29
     |vpiName:tagdp_lkup_addr11_c5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (tagdp_lkup_addr11_c5), line:29
         |vpiName:tagdp_lkup_addr11_c5
         |vpiFullName:work@sctag_dirrep.tagdp_lkup_addr11_c5
   |vpiPort:
   \_port: (ic_parity_out), line:31
     |vpiName:ic_parity_out
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_parity_out), line:31
         |vpiName:ic_parity_out
         |vpiFullName:work@sctag_dirrep.ic_parity_out
   |vpiPort:
   \_port: (dc_parity_out), line:31
     |vpiName:dc_parity_out
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_parity_out), line:31
         |vpiName:dc_parity_out
         |vpiFullName:work@sctag_dirrep.dc_parity_out
   |vpiPort:
   \_port: (arbdp_dir_wr_par_c3), line:31
     |vpiName:arbdp_dir_wr_par_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbdp_dir_wr_par_c3), line:31
         |vpiName:arbdp_dir_wr_par_c3
         |vpiFullName:work@sctag_dirrep.arbdp_dir_wr_par_c3
   |vpiPort:
   \_port: (arbctl_dir_vld_c3_l), line:32
     |vpiName:arbctl_dir_vld_c3_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dir_vld_c3_l), line:32
         |vpiName:arbctl_dir_vld_c3_l
         |vpiFullName:work@sctag_dirrep.arbctl_dir_vld_c3_l
   |vpiPort:
   \_port: (arbctl_ic_rd_en_c3), line:32
     |vpiName:arbctl_ic_rd_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_ic_rd_en_c3), line:32
         |vpiName:arbctl_ic_rd_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_ic_rd_en_c3
   |vpiPort:
   \_port: (arbctl_dc_rd_en_c3), line:32
     |vpiName:arbctl_dc_rd_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dc_rd_en_c3), line:32
         |vpiName:arbctl_dc_rd_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dc_rd_en_c3
   |vpiPort:
   \_port: (arbctl_ic_wr_en_c3), line:33
     |vpiName:arbctl_ic_wr_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_ic_wr_en_c3), line:33
         |vpiName:arbctl_ic_wr_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_ic_wr_en_c3
   |vpiPort:
   \_port: (arbctl_dc_wr_en_c3), line:33
     |vpiName:arbctl_dc_wr_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dc_wr_en_c3), line:33
         |vpiName:arbctl_dc_wr_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dc_wr_en_c3
   |vpiPort:
   \_port: (arbctl_dir_panel_dcd_c3), line:33
     |vpiName:arbctl_dir_panel_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dir_panel_dcd_c3), line:33
         |vpiName:arbctl_dir_panel_dcd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dir_panel_dcd_c3
   |vpiPort:
   \_port: (arbctl_dir_panel_icd_c3), line:34
     |vpiName:arbctl_dir_panel_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dir_panel_icd_c3), line:34
         |vpiName:arbctl_dir_panel_icd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dir_panel_icd_c3
   |vpiPort:
   \_port: (arbctl_lkup_bank_ena_dcd_c3), line:34
     |vpiName:arbctl_lkup_bank_ena_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_lkup_bank_ena_dcd_c3), line:34
         |vpiName:arbctl_lkup_bank_ena_dcd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_lkup_bank_ena_dcd_c3
   |vpiPort:
   \_port: (arbctl_lkup_bank_ena_icd_c3), line:35
     |vpiName:arbctl_lkup_bank_ena_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_lkup_bank_ena_icd_c3), line:35
         |vpiName:arbctl_lkup_bank_ena_icd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_lkup_bank_ena_icd_c3
   |vpiPort:
   \_port: (arbctl_inval_mask_dcd_c3), line:35
     |vpiName:arbctl_inval_mask_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_inval_mask_dcd_c3), line:35
         |vpiName:arbctl_inval_mask_dcd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_inval_mask_dcd_c3
   |vpiPort:
   \_port: (arbctl_inval_mask_icd_c3), line:36
     |vpiName:arbctl_inval_mask_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_inval_mask_icd_c3), line:36
         |vpiName:arbctl_inval_mask_icd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_inval_mask_icd_c3
   |vpiPort:
   \_port: (arbctl_wr_dc_dir_entry_c3), line:36
     |vpiName:arbctl_wr_dc_dir_entry_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_wr_dc_dir_entry_c3), line:36
         |vpiName:arbctl_wr_dc_dir_entry_c3
         |vpiFullName:work@sctag_dirrep.arbctl_wr_dc_dir_entry_c3
   |vpiPort:
   \_port: (arbctl_wr_ic_dir_entry_c3), line:37
     |vpiName:arbctl_wr_ic_dir_entry_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_wr_ic_dir_entry_c3), line:37
         |vpiName:arbctl_wr_ic_dir_entry_c3
         |vpiFullName:work@sctag_dirrep.arbctl_wr_ic_dir_entry_c3
   |vpiPort:
   \_port: (lkup_row_addr_dcd_c3), line:37
     |vpiName:lkup_row_addr_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_row_addr_dcd_c3), line:37
         |vpiName:lkup_row_addr_dcd_c3
         |vpiFullName:work@sctag_dirrep.lkup_row_addr_dcd_c3
   |vpiPort:
   \_port: (lkup_row_addr_icd_c3), line:38
     |vpiName:lkup_row_addr_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_row_addr_icd_c3), line:38
         |vpiName:lkup_row_addr_icd_c3
         |vpiFullName:work@sctag_dirrep.lkup_row_addr_icd_c3
   |vpiPort:
   \_port: (oneshot_dir_clear_c3), line:38
     |vpiName:oneshot_dir_clear_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (oneshot_dir_clear_c3), line:38
         |vpiName:oneshot_dir_clear_c3
         |vpiFullName:work@sctag_dirrep.oneshot_dir_clear_c3
   |vpiPort:
   \_port: (tagdp_lkup_addr11_c4), line:38
     |vpiName:tagdp_lkup_addr11_c4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (tagdp_lkup_addr11_c4), line:38
         |vpiName:tagdp_lkup_addr11_c4
         |vpiFullName:work@sctag_dirrep.tagdp_lkup_addr11_c4
   |vpiPort:
   \_port: (sehold), line:39
     |vpiName:sehold
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sehold), line:39
         |vpiName:sehold
         |vpiFullName:work@sctag_dirrep.sehold
   |vpiPort:
   \_port: (rclk), line:39
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:39
         |vpiName:rclk
         |vpiFullName:work@sctag_dirrep.rclk
   |vpiPort:
   \_port: (si), line:39
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:39
         |vpiName:si
         |vpiFullName:work@sctag_dirrep.si
   |vpiPort:
   \_port: (se), line:39
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:39
         |vpiName:se
         |vpiFullName:work@sctag_dirrep.se
   |vpiContAssign:
   \_cont_assign: , line:121
     |vpiRhs:
     \_operation: , line:121
       |vpiOpType:29
       |vpiOperand:
       \_operation: , line:121
         |vpiOpType:7
         |vpiOperand:
         \_ref_obj: (ic_parity_out), line:121
           |vpiName:ic_parity_out
           |vpiFullName:work@sctag_dirrep.ic_parity_out
       |vpiOperand:
       \_operation: , line:121
         |vpiOpType:7
         |vpiOperand:
         \_ref_obj: (dc_parity_out), line:121
           |vpiName:dc_parity_out
           |vpiFullName:work@sctag_dirrep.dc_parity_out
     |vpiLhs:
     \_ref_obj: (dir_error_c7), line:121
       |vpiName:dir_error_c7
       |vpiFullName:work@sctag_dirrep.dir_error_c7
   |vpiContAssign:
   \_cont_assign: , line:210
     |vpiRhs:
     \_operation: , line:210
       |vpiOpType:28
       |vpiOperand:
       \_operation: , line:210
         |vpiOpType:4
         |vpiOperand:
         \_bit_select: (dir_panel_dcd_c4), line:210
           |vpiName:dir_panel_dcd_c4
           |vpiIndex:
           \_constant: , line:210
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
       |vpiOperand:
       \_operation: , line:210
         |vpiOpType:4
         |vpiOperand:
         \_bit_select: (dir_panel_dcd_c4), line:210
           |vpiName:dir_panel_dcd_c4
           |vpiIndex:
           \_constant: , line:210
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
     |vpiLhs:
     \_bit_select: (dc_rdwr_panel_dec_c4), line:210
       |vpiName:dc_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:210
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:211
     |vpiRhs:
     \_operation: , line:211
       |vpiOpType:28
       |vpiOperand:
       \_operation: , line:211
         |vpiOpType:4
         |vpiOperand:
         \_bit_select: (dir_panel_dcd_c4), line:211
           |vpiName:dir_panel_dcd_c4
           |vpiIndex:
           \_constant: , line:211
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
       |vpiOperand:
       \_bit_select: (dir_panel_dcd_c4), line:211
         |vpiName:dir_panel_dcd_c4
         |vpiFullName:work@sctag_dirrep.dir_panel_dcd_c4
         |vpiIndex:
         \_constant: , line:211
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
     |vpiLhs:
     \_bit_select: (dc_rdwr_panel_dec_c4), line:211
       |vpiName:dc_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:211
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiContAssign:
   \_cont_assign: , line:212
     |vpiRhs:
     \_operation: , line:212
       |vpiOpType:28
       |vpiOperand:
       \_bit_select: (dir_panel_dcd_c4), line:212
         |vpiName:dir_panel_dcd_c4
         |vpiFullName:work@sctag_dirrep.dir_panel_dcd_c4
         |vpiIndex:
         \_constant: , line:212
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
       |vpiOperand:
       \_operation: , line:212
         |vpiOpType:4
         |vpiOperand:
         \_bit_select: (dir_panel_dcd_c4), line:212
           |vpiName:dir_panel_dcd_c4
           |vpiIndex:
           \_constant: , line:212
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
     |vpiLhs:
     \_bit_select: (dc_rdwr_panel_dec_c4), line:212
       |vpiName:dc_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:212
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
   |vpiContAssign:
   \_cont_assign: , line:213
     |vpiRhs:
     \_operation: , line:213
       |vpiOpType:28
       |vpiOperand:
       \_bit_select: (dir_panel_dcd_c4), line:213
         |vpiName:dir_panel_dcd_c4
         |vpiFullName:work@sctag_dirrep.dir_panel_dcd_c4
         |vpiIndex:
         \_constant: , line:213
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
       |vpiOperand:
       \_bit_select: (dir_panel_dcd_c4), line:213
         |vpiName:dir_panel_dcd_c4
         |vpiFullName:work@sctag_dirrep.dir_panel_dcd_c4
         |vpiIndex:
         \_constant: , line:213
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
     |vpiLhs:
     \_bit_select: (dc_rdwr_panel_dec_c4), line:213
       |vpiName:dc_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:213
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
   |vpiContAssign:
   \_cont_assign: , line:215
     |vpiRhs:
     \_operation: , line:215
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:215, parent:dir_panel_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:215
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:215
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:215
         |vpiConstType:3
         |vpiDecompile:2&#39;d0
         |BIN:2&#39;d0
     |vpiLhs:
     \_bit_select: (dc_rdwr_row_en_c4), line:215
       |vpiName:dc_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:215
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:216
     |vpiRhs:
     \_operation: , line:216
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:216, parent:dir_panel_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:216
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:216
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:216
         |vpiConstType:3
         |vpiDecompile:2&#39;d1
         |BIN:2&#39;d1
     |vpiLhs:
     \_bit_select: (dc_rdwr_row_en_c4), line:216
       |vpiName:dc_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:216
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiContAssign:
   \_cont_assign: , line:217
     |vpiRhs:
     \_operation: , line:217
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:217, parent:dir_panel_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:217
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:217
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:217
         |vpiConstType:3
         |vpiDecompile:2&#39;d2
         |BIN:2&#39;d2
     |vpiLhs:
     \_bit_select: (dc_rdwr_row_en_c4), line:217
       |vpiName:dc_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:217
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
   |vpiContAssign:
   \_cont_assign: , line:218
     |vpiRhs:
     \_operation: , line:218
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:218, parent:dir_panel_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:218
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:218
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:218
         |vpiConstType:3
         |vpiDecompile:2&#39;d3
         |BIN:2&#39;d3
     |vpiLhs:
     \_bit_select: (dc_rdwr_row_en_c4), line:218
       |vpiName:dc_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.dc_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:218
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
   |vpiContAssign:
   \_cont_assign: , line:228
     |vpiRhs:
     \_operation: , line:228
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:228, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:228
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiRightRange:
         \_constant: , line:228
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
       |vpiOperand:
       \_constant: , line:228
         |vpiConstType:3
         |vpiDecompile:2&#39;d0
         |BIN:2&#39;d0
     |vpiLhs:
     \_bit_select: (ic_rdwr_panel_dec_c4), line:228
       |vpiName:ic_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:228
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:229
     |vpiRhs:
     \_operation: , line:229
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:229, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:229
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiRightRange:
         \_constant: , line:229
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
       |vpiOperand:
       \_constant: , line:229
         |vpiConstType:3
         |vpiDecompile:2&#39;d1
         |BIN:2&#39;d1
     |vpiLhs:
     \_bit_select: (ic_rdwr_panel_dec_c4), line:229
       |vpiName:ic_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:229
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiContAssign:
   \_cont_assign: , line:230
     |vpiRhs:
     \_operation: , line:230
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:230, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:230
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiRightRange:
         \_constant: , line:230
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
       |vpiOperand:
       \_constant: , line:230
         |vpiConstType:3
         |vpiDecompile:2&#39;d2
         |BIN:2&#39;d2
     |vpiLhs:
     \_bit_select: (ic_rdwr_panel_dec_c4), line:230
       |vpiName:ic_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:230
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
   |vpiContAssign:
   \_cont_assign: , line:231
     |vpiRhs:
     \_operation: , line:231
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:231, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:231
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiRightRange:
         \_constant: , line:231
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
       |vpiOperand:
       \_constant: , line:231
         |vpiConstType:3
         |vpiDecompile:2&#39;d3
         |BIN:2&#39;d3
     |vpiLhs:
     \_bit_select: (ic_rdwr_panel_dec_c4), line:231
       |vpiName:ic_rdwr_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_panel_dec_c4
       |vpiIndex:
       \_constant: , line:231
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
   |vpiContAssign:
   \_cont_assign: , line:233
     |vpiRhs:
     \_operation: , line:233
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:233, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:233
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:233
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:233
         |vpiConstType:3
         |vpiDecompile:2&#39;d0
         |BIN:2&#39;d0
     |vpiLhs:
     \_bit_select: (ic_rdwr_row_en_c4), line:233
       |vpiName:ic_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:233
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:234
     |vpiRhs:
     \_operation: , line:234
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:234, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:234
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:234
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:234
         |vpiConstType:3
         |vpiDecompile:2&#39;d1
         |BIN:2&#39;d1
     |vpiLhs:
     \_bit_select: (ic_rdwr_row_en_c4), line:234
       |vpiName:ic_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:234
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiContAssign:
   \_cont_assign: , line:235
     |vpiRhs:
     \_operation: , line:235
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:235, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:235
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:235
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:235
         |vpiConstType:3
         |vpiDecompile:2&#39;d2
         |BIN:2&#39;d2
     |vpiLhs:
     \_bit_select: (ic_rdwr_row_en_c4), line:235
       |vpiName:ic_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:235
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
   |vpiContAssign:
   \_cont_assign: , line:236
     |vpiRhs:
     \_operation: , line:236
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:236, parent:dir_panel_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (dir_panel_icd_c4)
         |vpiLeftRange:
         \_constant: , line:236
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:236
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_constant: , line:236
         |vpiConstType:3
         |vpiDecompile:2&#39;d3
         |BIN:2&#39;d3
     |vpiLhs:
     \_bit_select: (ic_rdwr_row_en_c4), line:236
       |vpiName:ic_rdwr_row_en_c4
       |vpiFullName:work@sctag_dirrep.ic_rdwr_row_en_c4
       |vpiIndex:
       \_constant: , line:236
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
   |vpiContAssign:
   \_cont_assign: , line:253
     |vpiRhs:
     \_operation: , line:253
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:253, parent:lkup_row_addr_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:253
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:253
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:253
         |vpiConstType:3
         |vpiDecompile:2&#39;d0
         |BIN:2&#39;d0
     |vpiLhs:
     \_bit_select: (dc_lkup_panel_dec_c4), line:253
       |vpiName:dc_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:253
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:254
     |vpiRhs:
     \_operation: , line:254
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:254, parent:lkup_row_addr_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:254
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:254
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:254
         |vpiConstType:3
         |vpiDecompile:2&#39;d1
         |BIN:2&#39;d1
     |vpiLhs:
     \_bit_select: (dc_lkup_panel_dec_c4), line:254
       |vpiName:dc_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:254
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiContAssign:
   \_cont_assign: , line:255
     |vpiRhs:
     \_operation: , line:255
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:255, parent:lkup_row_addr_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:255
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:255
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:255
         |vpiConstType:3
         |vpiDecompile:2&#39;d2
         |BIN:2&#39;d2
     |vpiLhs:
     \_bit_select: (dc_lkup_panel_dec_c4), line:255
       |vpiName:dc_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:255
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
   |vpiContAssign:
   \_cont_assign: , line:256
     |vpiRhs:
     \_operation: , line:256
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:256, parent:lkup_row_addr_dcd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_dcd_c4)
         |vpiLeftRange:
         \_constant: , line:256
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:256
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:256
         |vpiConstType:3
         |vpiDecompile:2&#39;d3
         |BIN:2&#39;d3
     |vpiLhs:
     \_bit_select: (dc_lkup_panel_dec_c4), line:256
       |vpiName:dc_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.dc_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:256
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
   |vpiContAssign:
   \_cont_assign: , line:275
     |vpiRhs:
     \_bit_select: (lkup_row_addr_icd_c4), line:275
       |vpiName:lkup_row_addr_icd_c4
       |vpiFullName:work@sctag_dirrep.lkup_row_addr_icd_c4
       |vpiIndex:
       \_constant: , line:275
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
     |vpiLhs:
     \_ref_obj: (lkup_addr8_c4), line:275
       |vpiName:lkup_addr8_c4
       |vpiFullName:work@sctag_dirrep.lkup_addr8_c4
   |vpiContAssign:
   \_cont_assign: , line:277
     |vpiRhs:
     \_operation: , line:277
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:277, parent:lkup_row_addr_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_icd_c4)
         |vpiLeftRange:
         \_constant: , line:277
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:277
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:277
         |vpiConstType:3
         |vpiDecompile:2&#39;d0
         |BIN:2&#39;d0
     |vpiLhs:
     \_bit_select: (ic_lkup_panel_dec_c4), line:277
       |vpiName:ic_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:277
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:278
     |vpiRhs:
     \_operation: , line:278
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:278, parent:lkup_row_addr_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_icd_c4)
         |vpiLeftRange:
         \_constant: , line:278
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:278
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:278
         |vpiConstType:3
         |vpiDecompile:2&#39;d1
         |BIN:2&#39;d1
     |vpiLhs:
     \_bit_select: (ic_lkup_panel_dec_c4), line:278
       |vpiName:ic_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:278
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiContAssign:
   \_cont_assign: , line:279
     |vpiRhs:
     \_operation: , line:279
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:279, parent:lkup_row_addr_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_icd_c4)
         |vpiLeftRange:
         \_constant: , line:279
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:279
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:279
         |vpiConstType:3
         |vpiDecompile:2&#39;d2
         |BIN:2&#39;d2
     |vpiLhs:
     \_bit_select: (ic_lkup_panel_dec_c4), line:279
       |vpiName:ic_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:279
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
   |vpiContAssign:
   \_cont_assign: , line:280
     |vpiRhs:
     \_operation: , line:280
       |vpiOpType:14
       |vpiOperand:
       \_part_select: , line:280, parent:lkup_row_addr_icd_c4
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (lkup_row_addr_icd_c4)
         |vpiLeftRange:
         \_constant: , line:280
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:280
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:280
         |vpiConstType:3
         |vpiDecompile:2&#39;d3
         |BIN:2&#39;d3
     |vpiLhs:
     \_bit_select: (ic_lkup_panel_dec_c4), line:280
       |vpiName:ic_lkup_panel_dec_c4
       |vpiFullName:work@sctag_dirrep.ic_lkup_panel_dec_c4
       |vpiIndex:
       \_constant: , line:280
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
   |vpiNet:
   \_logic_net: (dir_error_c7), line:106
     |vpiName:dir_error_c7
     |vpiFullName:work@sctag_dirrep.dir_error_c7
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (dir_panel_dcd_c4), line:107
     |vpiName:dir_panel_dcd_c4
     |vpiFullName:work@sctag_dirrep.dir_panel_dcd_c4
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (dir_panel_icd_c4), line:107
     |vpiName:dir_panel_icd_c4
     |vpiFullName:work@sctag_dirrep.dir_panel_icd_c4
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (lkup_row_addr_dcd_c4), line:108
     |vpiName:lkup_row_addr_dcd_c4
     |vpiFullName:work@sctag_dirrep.lkup_row_addr_dcd_c4
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (lkup_row_addr_icd_c4), line:108
     |vpiName:lkup_row_addr_icd_c4
     |vpiFullName:work@sctag_dirrep.lkup_row_addr_icd_c4
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (dirrep_dir_wr_par_c4), line:23
   |vpiNet:
   \_logic_net: (dir_vld_c4_l), line:23
   |vpiNet:
   \_logic_net: (dc_rd_en_c4), line:23
   |vpiNet:
   \_logic_net: (dc_wr_en_c4), line:23
   |vpiNet:
   \_logic_net: (inval_mask_dcd_c4), line:24
   |vpiNet:
   \_logic_net: (dc_rdwr_row_en_c4), line:24
   |vpiNet:
   \_logic_net: (dc_rdwr_panel_dec_c4), line:24
   |vpiNet:
   \_logic_net: (dc_lkup_row_dec_c4), line:25
   |vpiNet:
   \_logic_net: (dc_lkup_panel_dec_c4), line:25
   |vpiNet:
   \_logic_net: (wr_dc_dir_entry_c4), line:25
   |vpiNet:
   \_logic_net: (dc_dir_clear_c4), line:26
   |vpiNet:
   \_logic_net: (ic_rd_en_c4), line:26
   |vpiNet:
   \_logic_net: (ic_wr_en_c4), line:26
   |vpiNet:
   \_logic_net: (inval_mask_icd_c4), line:26
   |vpiNet:
   \_logic_net: (ic_rdwr_row_en_c4), line:27
   |vpiNet:
   \_logic_net: (ic_rdwr_panel_dec_c4), line:27
   |vpiNet:
   \_logic_net: (ic_lkup_row_dec_c4), line:27
   |vpiNet:
   \_logic_net: (ic_lkup_panel_dec_c4), line:28
   |vpiNet:
   \_logic_net: (wr_ic_dir_entry_c4), line:28
   |vpiNet:
   \_logic_net: (ic_dir_clear_c4), line:28
   |vpiNet:
   \_logic_net: (lkup_addr8_c4), line:29
   |vpiNet:
   \_logic_net: (dir_error_c8), line:29
   |vpiNet:
   \_logic_net: (so), line:29
   |vpiNet:
   \_logic_net: (tagdp_lkup_addr11_c5), line:29
   |vpiNet:
   \_logic_net: (ic_parity_out), line:31
   |vpiNet:
   \_logic_net: (dc_parity_out), line:31
   |vpiNet:
   \_logic_net: (arbdp_dir_wr_par_c3), line:31
   |vpiNet:
   \_logic_net: (arbctl_dir_vld_c3_l), line:32
   |vpiNet:
   \_logic_net: (arbctl_ic_rd_en_c3), line:32
   |vpiNet:
   \_logic_net: (arbctl_dc_rd_en_c3), line:32
   |vpiNet:
   \_logic_net: (arbctl_ic_wr_en_c3), line:33
   |vpiNet:
   \_logic_net: (arbctl_dc_wr_en_c3), line:33
   |vpiNet:
   \_logic_net: (arbctl_dir_panel_dcd_c3), line:33
   |vpiNet:
   \_logic_net: (arbctl_dir_panel_icd_c3), line:34
   |vpiNet:
   \_logic_net: (arbctl_lkup_bank_ena_dcd_c3), line:34
   |vpiNet:
   \_logic_net: (arbctl_lkup_bank_ena_icd_c3), line:35
   |vpiNet:
   \_logic_net: (arbctl_inval_mask_dcd_c3), line:35
   |vpiNet:
   \_logic_net: (arbctl_inval_mask_icd_c3), line:36
   |vpiNet:
   \_logic_net: (arbctl_wr_dc_dir_entry_c3), line:36
   |vpiNet:
   \_logic_net: (arbctl_wr_ic_dir_entry_c3), line:37
   |vpiNet:
   \_logic_net: (lkup_row_addr_dcd_c3), line:37
   |vpiNet:
   \_logic_net: (lkup_row_addr_icd_c3), line:38
   |vpiNet:
   \_logic_net: (oneshot_dir_clear_c3), line:38
   |vpiNet:
   \_logic_net: (tagdp_lkup_addr11_c4), line:38
   |vpiNet:
   \_logic_net: (sehold), line:39
   |vpiNet:
   \_logic_net: (rclk), line:39
   |vpiNet:
   \_logic_net: (si), line:39
   |vpiNet:
   \_logic_net: (se), line:39
 |uhdmtopModules:
 \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiDefName:work@sctag_dirrep
   |vpiName:work@sctag_dirrep
   |vpiPort:
   \_port: (dirrep_dir_wr_par_c4), line:23, parent:work@sctag_dirrep
     |vpiName:dirrep_dir_wr_par_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dirrep_dir_wr_par_c4), line:23, parent:work@sctag_dirrep
         |vpiName:dirrep_dir_wr_par_c4
         |vpiFullName:work@sctag_dirrep.dirrep_dir_wr_par_c4
   |vpiPort:
   \_port: (dir_vld_c4_l), line:23, parent:work@sctag_dirrep
     |vpiName:dir_vld_c4_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dir_vld_c4_l), line:23, parent:work@sctag_dirrep
         |vpiName:dir_vld_c4_l
         |vpiFullName:work@sctag_dirrep.dir_vld_c4_l
   |vpiPort:
   \_port: (dc_rd_en_c4), line:23, parent:work@sctag_dirrep
     |vpiName:dc_rd_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_rd_en_c4), line:23, parent:work@sctag_dirrep
         |vpiName:dc_rd_en_c4
         |vpiFullName:work@sctag_dirrep.dc_rd_en_c4
   |vpiPort:
   \_port: (dc_wr_en_c4), line:23, parent:work@sctag_dirrep
     |vpiName:dc_wr_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_wr_en_c4), line:23, parent:work@sctag_dirrep
         |vpiName:dc_wr_en_c4
         |vpiFullName:work@sctag_dirrep.dc_wr_en_c4
   |vpiPort:
   \_port: (inval_mask_dcd_c4), line:24, parent:work@sctag_dirrep
     |vpiName:inval_mask_dcd_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (inval_mask_dcd_c4), line:24, parent:work@sctag_dirrep
         |vpiName:inval_mask_dcd_c4
         |vpiFullName:work@sctag_dirrep.inval_mask_dcd_c4
         |vpiRange:
         \_range: , line:49
           |vpiLeftRange:
           \_constant: , line:49
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:49
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dc_rdwr_row_en_c4), line:24, parent:work@sctag_dirrep
     |vpiName:dc_rdwr_row_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_rdwr_row_en_c4), line:24, parent:work@sctag_dirrep
         |vpiName:dc_rdwr_row_en_c4
         |vpiFullName:work@sctag_dirrep.dc_rdwr_row_en_c4
         |vpiRange:
         \_range: , line:51
           |vpiLeftRange:
           \_constant: , line:51
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:51
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dc_rdwr_panel_dec_c4), line:24, parent:work@sctag_dirrep
     |vpiName:dc_rdwr_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_rdwr_panel_dec_c4), line:24, parent:work@sctag_dirrep
         |vpiName:dc_rdwr_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.dc_rdwr_panel_dec_c4
         |vpiRange:
         \_range: , line:52
           |vpiLeftRange:
           \_constant: , line:52
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:52
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dc_lkup_row_dec_c4), line:25, parent:work@sctag_dirrep
     |vpiName:dc_lkup_row_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_lkup_row_dec_c4), line:25, parent:work@sctag_dirrep
         |vpiName:dc_lkup_row_dec_c4
         |vpiFullName:work@sctag_dirrep.dc_lkup_row_dec_c4
         |vpiRange:
         \_range: , line:55
           |vpiLeftRange:
           \_constant: , line:55
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:55
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dc_lkup_panel_dec_c4), line:25, parent:work@sctag_dirrep
     |vpiName:dc_lkup_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_lkup_panel_dec_c4), line:25, parent:work@sctag_dirrep
         |vpiName:dc_lkup_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.dc_lkup_panel_dec_c4
         |vpiRange:
         \_range: , line:56
           |vpiLeftRange:
           \_constant: , line:56
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:56
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (wr_dc_dir_entry_c4), line:25, parent:work@sctag_dirrep
     |vpiName:wr_dc_dir_entry_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_dc_dir_entry_c4), line:25, parent:work@sctag_dirrep
         |vpiName:wr_dc_dir_entry_c4
         |vpiFullName:work@sctag_dirrep.wr_dc_dir_entry_c4
         |vpiRange:
         \_range: , line:57
           |vpiLeftRange:
           \_constant: , line:57
             |vpiConstType:7
             |vpiDecompile:5
             |vpiSize:32
             |INT:5
           |vpiRightRange:
           \_constant: , line:57
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dc_dir_clear_c4), line:26, parent:work@sctag_dirrep
     |vpiName:dc_dir_clear_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_dir_clear_c4), line:26, parent:work@sctag_dirrep
         |vpiName:dc_dir_clear_c4
         |vpiFullName:work@sctag_dirrep.dc_dir_clear_c4
   |vpiPort:
   \_port: (ic_rd_en_c4), line:26, parent:work@sctag_dirrep
     |vpiName:ic_rd_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_rd_en_c4), line:26, parent:work@sctag_dirrep
         |vpiName:ic_rd_en_c4
         |vpiFullName:work@sctag_dirrep.ic_rd_en_c4
   |vpiPort:
   \_port: (ic_wr_en_c4), line:26, parent:work@sctag_dirrep
     |vpiName:ic_wr_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_wr_en_c4), line:26, parent:work@sctag_dirrep
         |vpiName:ic_wr_en_c4
         |vpiFullName:work@sctag_dirrep.ic_wr_en_c4
   |vpiPort:
   \_port: (inval_mask_icd_c4), line:26, parent:work@sctag_dirrep
     |vpiName:inval_mask_icd_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (inval_mask_icd_c4), line:26, parent:work@sctag_dirrep
         |vpiName:inval_mask_icd_c4
         |vpiFullName:work@sctag_dirrep.inval_mask_icd_c4
         |vpiRange:
         \_range: , line:63
           |vpiLeftRange:
           \_constant: , line:63
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:63
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ic_rdwr_row_en_c4), line:27, parent:work@sctag_dirrep
     |vpiName:ic_rdwr_row_en_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_rdwr_row_en_c4), line:27, parent:work@sctag_dirrep
         |vpiName:ic_rdwr_row_en_c4
         |vpiFullName:work@sctag_dirrep.ic_rdwr_row_en_c4
         |vpiRange:
         \_range: , line:65
           |vpiLeftRange:
           \_constant: , line:65
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:65
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ic_rdwr_panel_dec_c4), line:27, parent:work@sctag_dirrep
     |vpiName:ic_rdwr_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_rdwr_panel_dec_c4), line:27, parent:work@sctag_dirrep
         |vpiName:ic_rdwr_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.ic_rdwr_panel_dec_c4
         |vpiRange:
         \_range: , line:66
           |vpiLeftRange:
           \_constant: , line:66
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:66
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ic_lkup_row_dec_c4), line:27, parent:work@sctag_dirrep
     |vpiName:ic_lkup_row_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_lkup_row_dec_c4), line:27, parent:work@sctag_dirrep
         |vpiName:ic_lkup_row_dec_c4
         |vpiFullName:work@sctag_dirrep.ic_lkup_row_dec_c4
         |vpiRange:
         \_range: , line:69
           |vpiLeftRange:
           \_constant: , line:69
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:69
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ic_lkup_panel_dec_c4), line:28, parent:work@sctag_dirrep
     |vpiName:ic_lkup_panel_dec_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_lkup_panel_dec_c4), line:28, parent:work@sctag_dirrep
         |vpiName:ic_lkup_panel_dec_c4
         |vpiFullName:work@sctag_dirrep.ic_lkup_panel_dec_c4
         |vpiRange:
         \_range: , line:70
           |vpiLeftRange:
           \_constant: , line:70
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:70
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (wr_ic_dir_entry_c4), line:28, parent:work@sctag_dirrep
     |vpiName:wr_ic_dir_entry_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_ic_dir_entry_c4), line:28, parent:work@sctag_dirrep
         |vpiName:wr_ic_dir_entry_c4
         |vpiFullName:work@sctag_dirrep.wr_ic_dir_entry_c4
         |vpiRange:
         \_range: , line:71
           |vpiLeftRange:
           \_constant: , line:71
             |vpiConstType:7
             |vpiDecompile:5
             |vpiSize:32
             |INT:5
           |vpiRightRange:
           \_constant: , line:71
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ic_dir_clear_c4), line:28, parent:work@sctag_dirrep
     |vpiName:ic_dir_clear_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_dir_clear_c4), line:28, parent:work@sctag_dirrep
         |vpiName:ic_dir_clear_c4
         |vpiFullName:work@sctag_dirrep.ic_dir_clear_c4
   |vpiPort:
   \_port: (lkup_addr8_c4), line:29, parent:work@sctag_dirrep
     |vpiName:lkup_addr8_c4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_addr8_c4), line:29, parent:work@sctag_dirrep
         |vpiName:lkup_addr8_c4
         |vpiFullName:work@sctag_dirrep.lkup_addr8_c4
   |vpiPort:
   \_port: (dir_error_c8), line:29, parent:work@sctag_dirrep
     |vpiName:dir_error_c8
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dir_error_c8), line:29, parent:work@sctag_dirrep
         |vpiName:dir_error_c8
         |vpiFullName:work@sctag_dirrep.dir_error_c8
   |vpiPort:
   \_port: (so), line:29, parent:work@sctag_dirrep
     |vpiName:so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (so), line:29, parent:work@sctag_dirrep
         |vpiName:so
         |vpiFullName:work@sctag_dirrep.so
   |vpiPort:
   \_port: (tagdp_lkup_addr11_c5), line:29, parent:work@sctag_dirrep
     |vpiName:tagdp_lkup_addr11_c5
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (tagdp_lkup_addr11_c5), line:29, parent:work@sctag_dirrep
         |vpiName:tagdp_lkup_addr11_c5
         |vpiFullName:work@sctag_dirrep.tagdp_lkup_addr11_c5
   |vpiPort:
   \_port: (ic_parity_out), line:31, parent:work@sctag_dirrep
     |vpiName:ic_parity_out
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ic_parity_out), line:31, parent:work@sctag_dirrep
         |vpiName:ic_parity_out
         |vpiFullName:work@sctag_dirrep.ic_parity_out
         |vpiRange:
         \_range: , line:82
           |vpiLeftRange:
           \_constant: , line:82
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:82
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dc_parity_out), line:31, parent:work@sctag_dirrep
     |vpiName:dc_parity_out
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dc_parity_out), line:31, parent:work@sctag_dirrep
         |vpiName:dc_parity_out
         |vpiFullName:work@sctag_dirrep.dc_parity_out
         |vpiRange:
         \_range: , line:83
           |vpiLeftRange:
           \_constant: , line:83
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:83
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (arbdp_dir_wr_par_c3), line:31, parent:work@sctag_dirrep
     |vpiName:arbdp_dir_wr_par_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbdp_dir_wr_par_c3), line:31, parent:work@sctag_dirrep
         |vpiName:arbdp_dir_wr_par_c3
         |vpiFullName:work@sctag_dirrep.arbdp_dir_wr_par_c3
   |vpiPort:
   \_port: (arbctl_dir_vld_c3_l), line:32, parent:work@sctag_dirrep
     |vpiName:arbctl_dir_vld_c3_l
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dir_vld_c3_l), line:32, parent:work@sctag_dirrep
         |vpiName:arbctl_dir_vld_c3_l
         |vpiFullName:work@sctag_dirrep.arbctl_dir_vld_c3_l
   |vpiPort:
   \_port: (arbctl_ic_rd_en_c3), line:32, parent:work@sctag_dirrep
     |vpiName:arbctl_ic_rd_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_ic_rd_en_c3), line:32, parent:work@sctag_dirrep
         |vpiName:arbctl_ic_rd_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_ic_rd_en_c3
   |vpiPort:
   \_port: (arbctl_dc_rd_en_c3), line:32, parent:work@sctag_dirrep
     |vpiName:arbctl_dc_rd_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dc_rd_en_c3), line:32, parent:work@sctag_dirrep
         |vpiName:arbctl_dc_rd_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dc_rd_en_c3
   |vpiPort:
   \_port: (arbctl_ic_wr_en_c3), line:33, parent:work@sctag_dirrep
     |vpiName:arbctl_ic_wr_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_ic_wr_en_c3), line:33, parent:work@sctag_dirrep
         |vpiName:arbctl_ic_wr_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_ic_wr_en_c3
   |vpiPort:
   \_port: (arbctl_dc_wr_en_c3), line:33, parent:work@sctag_dirrep
     |vpiName:arbctl_dc_wr_en_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dc_wr_en_c3), line:33, parent:work@sctag_dirrep
         |vpiName:arbctl_dc_wr_en_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dc_wr_en_c3
   |vpiPort:
   \_port: (arbctl_dir_panel_dcd_c3), line:33, parent:work@sctag_dirrep
     |vpiName:arbctl_dir_panel_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dir_panel_dcd_c3), line:33, parent:work@sctag_dirrep
         |vpiName:arbctl_dir_panel_dcd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dir_panel_dcd_c3
         |vpiRange:
         \_range: , line:90
           |vpiLeftRange:
           \_constant: , line:90
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:90
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (arbctl_dir_panel_icd_c3), line:34, parent:work@sctag_dirrep
     |vpiName:arbctl_dir_panel_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_dir_panel_icd_c3), line:34, parent:work@sctag_dirrep
         |vpiName:arbctl_dir_panel_icd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_dir_panel_icd_c3
         |vpiRange:
         \_range: , line:90
           |vpiLeftRange:
           \_constant: , line:90
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:90
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (arbctl_lkup_bank_ena_dcd_c3), line:34, parent:work@sctag_dirrep
     |vpiName:arbctl_lkup_bank_ena_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_lkup_bank_ena_dcd_c3), line:34, parent:work@sctag_dirrep
         |vpiName:arbctl_lkup_bank_ena_dcd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_lkup_bank_ena_dcd_c3
         |vpiRange:
         \_range: , line:91
           |vpiLeftRange:
           \_constant: , line:91
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:91
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (arbctl_lkup_bank_ena_icd_c3), line:35, parent:work@sctag_dirrep
     |vpiName:arbctl_lkup_bank_ena_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_lkup_bank_ena_icd_c3), line:35, parent:work@sctag_dirrep
         |vpiName:arbctl_lkup_bank_ena_icd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_lkup_bank_ena_icd_c3
         |vpiRange:
         \_range: , line:91
           |vpiLeftRange:
           \_constant: , line:91
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:91
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (arbctl_inval_mask_dcd_c3), line:35, parent:work@sctag_dirrep
     |vpiName:arbctl_inval_mask_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_inval_mask_dcd_c3), line:35, parent:work@sctag_dirrep
         |vpiName:arbctl_inval_mask_dcd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_inval_mask_dcd_c3
         |vpiRange:
         \_range: , line:92
           |vpiLeftRange:
           \_constant: , line:92
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:92
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (arbctl_inval_mask_icd_c3), line:36, parent:work@sctag_dirrep
     |vpiName:arbctl_inval_mask_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_inval_mask_icd_c3), line:36, parent:work@sctag_dirrep
         |vpiName:arbctl_inval_mask_icd_c3
         |vpiFullName:work@sctag_dirrep.arbctl_inval_mask_icd_c3
         |vpiRange:
         \_range: , line:92
           |vpiLeftRange:
           \_constant: , line:92
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:92
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (arbctl_wr_dc_dir_entry_c3), line:36, parent:work@sctag_dirrep
     |vpiName:arbctl_wr_dc_dir_entry_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_wr_dc_dir_entry_c3), line:36, parent:work@sctag_dirrep
         |vpiName:arbctl_wr_dc_dir_entry_c3
         |vpiFullName:work@sctag_dirrep.arbctl_wr_dc_dir_entry_c3
         |vpiRange:
         \_range: , line:93
           |vpiLeftRange:
           \_constant: , line:93
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:93
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (arbctl_wr_ic_dir_entry_c3), line:37, parent:work@sctag_dirrep
     |vpiName:arbctl_wr_ic_dir_entry_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (arbctl_wr_ic_dir_entry_c3), line:37, parent:work@sctag_dirrep
         |vpiName:arbctl_wr_ic_dir_entry_c3
         |vpiFullName:work@sctag_dirrep.arbctl_wr_ic_dir_entry_c3
         |vpiRange:
         \_range: , line:93
           |vpiLeftRange:
           \_constant: , line:93
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:93
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (lkup_row_addr_dcd_c3), line:37, parent:work@sctag_dirrep
     |vpiName:lkup_row_addr_dcd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_row_addr_dcd_c3), line:37, parent:work@sctag_dirrep
         |vpiName:lkup_row_addr_dcd_c3
         |vpiFullName:work@sctag_dirrep.lkup_row_addr_dcd_c3
         |vpiRange:
         \_range: , line:94
           |vpiLeftRange:
           \_constant: , line:94
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:94
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (lkup_row_addr_icd_c3), line:38, parent:work@sctag_dirrep
     |vpiName:lkup_row_addr_icd_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (lkup_row_addr_icd_c3), line:38, parent:work@sctag_dirrep
         |vpiName:lkup_row_addr_icd_c3
         |vpiFullName:work@sctag_dirrep.lkup_row_addr_icd_c3
         |vpiRange:
         \_range: , line:94
           |vpiLeftRange:
           \_constant: , line:94
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:94
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (oneshot_dir_clear_c3), line:38, parent:work@sctag_dirrep
     |vpiName:oneshot_dir_clear_c3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (oneshot_dir_clear_c3), line:38, parent:work@sctag_dirrep
         |vpiName:oneshot_dir_clear_c3
         |vpiFullName:work@sctag_dirrep.oneshot_dir_clear_c3
   |vpiPort:
   \_port: (tagdp_lkup_addr11_c4), line:38, parent:work@sctag_dirrep
     |vpiName:tagdp_lkup_addr11_c4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (tagdp_lkup_addr11_c4), line:38, parent:work@sctag_dirrep
         |vpiName:tagdp_lkup_addr11_c4
         |vpiFullName:work@sctag_dirrep.tagdp_lkup_addr11_c4
   |vpiPort:
   \_port: (sehold), line:39, parent:work@sctag_dirrep
     |vpiName:sehold
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sehold), line:39, parent:work@sctag_dirrep
         |vpiName:sehold
         |vpiFullName:work@sctag_dirrep.sehold
   |vpiPort:
   \_port: (rclk), line:39, parent:work@sctag_dirrep
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
         |vpiName:rclk
         |vpiFullName:work@sctag_dirrep.rclk
   |vpiPort:
   \_port: (si), line:39, parent:work@sctag_dirrep
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:39, parent:work@sctag_dirrep
         |vpiName:si
         |vpiFullName:work@sctag_dirrep.si
   |vpiPort:
   \_port: (se), line:39, parent:work@sctag_dirrep
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:39, parent:work@sctag_dirrep
         |vpiName:se
         |vpiFullName:work@sctag_dirrep.se
   |vpiModule:
   \_module: work@sctag_dirrep::dffe_s (ff_tagdp_lkup_addr11_c5), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:111, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dffe_s
     |vpiName:ff_tagdp_lkup_addr11_c5
     |vpiFullName:work@sctag_dirrep.ff_tagdp_lkup_addr11_c5
     |vpiPort:
     \_port: (q), parent:ff_tagdp_lkup_addr11_c5
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (tagdp_lkup_addr11_c5), line:112
         |vpiName:tagdp_lkup_addr11_c5
         |vpiActual:
         \_logic_net: (tagdp_lkup_addr11_c5), line:29, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_tagdp_lkup_addr11_c5
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (tagdp_lkup_addr11_c4), line:113
         |vpiName:tagdp_lkup_addr11_c4
         |vpiActual:
         \_logic_net: (tagdp_lkup_addr11_c4), line:38, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_tagdp_lkup_addr11_c5
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:114
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (en), parent:ff_tagdp_lkup_addr11_c5
       |vpiName:en
       |vpiHighConn:
       \_operation: , line:115
         |vpiOpType:4
         |vpiOperand:
         \_ref_obj: (sehold), line:115
           |vpiName:sehold
     |vpiPort:
     \_port: (se), parent:ff_tagdp_lkup_addr11_c5
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:116
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_tagdp_lkup_addr11_c5
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:116
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_tagdp_lkup_addr11_c5
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:116
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_dir_error_c8), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:123, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_dir_error_c8
     |vpiFullName:work@sctag_dirrep.ff_dir_error_c8
     |vpiPort:
     \_port: (q), parent:ff_dir_error_c8
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (dir_error_c8), line:124
         |vpiName:dir_error_c8
         |vpiActual:
         \_logic_net: (dir_error_c8), line:29, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_dir_error_c8
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (dir_error_c7), line:125
         |vpiName:dir_error_c7
         |vpiActual:
         \_logic_net: (dir_error_c7), line:106, parent:work@sctag_dirrep
           |vpiName:dir_error_c7
           |vpiFullName:work@sctag_dirrep.dir_error_c7
           |vpiNetType:1
     |vpiPort:
     \_port: (clk), parent:ff_dir_error_c8
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:126
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_dir_error_c8
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:127
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_dir_error_c8
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:127
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_dir_error_c8
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:127
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_wr_par_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:130, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_wr_par_c4
     |vpiFullName:work@sctag_dirrep.ff_wr_par_c4
     |vpiPort:
     \_port: (q), parent:ff_wr_par_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (dirrep_dir_wr_par_c4), line:131
         |vpiName:dirrep_dir_wr_par_c4
         |vpiActual:
         \_logic_net: (dirrep_dir_wr_par_c4), line:23, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_wr_par_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbdp_dir_wr_par_c3), line:132
         |vpiName:arbdp_dir_wr_par_c3
         |vpiActual:
         \_logic_net: (arbdp_dir_wr_par_c3), line:31, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_wr_par_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:133
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_wr_par_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:134
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_wr_par_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:134
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_wr_par_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:134
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_dir_vld_dcd_c4_l), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:137, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_dir_vld_dcd_c4_l
     |vpiFullName:work@sctag_dirrep.ff_dir_vld_dcd_c4_l
     |vpiPort:
     \_port: (q), parent:ff_dir_vld_dcd_c4_l
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (dir_vld_c4_l), line:138
         |vpiName:dir_vld_c4_l
         |vpiActual:
         \_logic_net: (dir_vld_c4_l), line:23, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_dir_vld_dcd_c4_l
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_dir_vld_c3_l), line:139
         |vpiName:arbctl_dir_vld_c3_l
         |vpiActual:
         \_logic_net: (arbctl_dir_vld_c3_l), line:32, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_dir_vld_dcd_c4_l
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:140
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_dir_vld_dcd_c4_l
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:141
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_dir_vld_dcd_c4_l
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:141
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_dir_vld_dcd_c4_l
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:141
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_dc_rd_en_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:145, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_dc_rd_en_c4
     |vpiFullName:work@sctag_dirrep.ff_dc_rd_en_c4
     |vpiPort:
     \_port: (q), parent:ff_dc_rd_en_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (dc_rd_en_c4), line:146
         |vpiName:dc_rd_en_c4
         |vpiActual:
         \_logic_net: (dc_rd_en_c4), line:23, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_dc_rd_en_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_dc_rd_en_c3), line:147
         |vpiName:arbctl_dc_rd_en_c3
         |vpiActual:
         \_logic_net: (arbctl_dc_rd_en_c3), line:32, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_dc_rd_en_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:148
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_dc_rd_en_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:149
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_dc_rd_en_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:149
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_dc_rd_en_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:149
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_ic_rd_en_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:152, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_ic_rd_en_c4
     |vpiFullName:work@sctag_dirrep.ff_ic_rd_en_c4
     |vpiPort:
     \_port: (q), parent:ff_ic_rd_en_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (ic_rd_en_c4), line:153
         |vpiName:ic_rd_en_c4
         |vpiActual:
         \_logic_net: (ic_rd_en_c4), line:26, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_ic_rd_en_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_ic_rd_en_c3), line:154
         |vpiName:arbctl_ic_rd_en_c3
         |vpiActual:
         \_logic_net: (arbctl_ic_rd_en_c3), line:32, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_ic_rd_en_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:155
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_ic_rd_en_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:156
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_ic_rd_en_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:156
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_ic_rd_en_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:156
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_dc_wr_en_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:159, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_dc_wr_en_c4
     |vpiFullName:work@sctag_dirrep.ff_dc_wr_en_c4
     |vpiPort:
     \_port: (q), parent:ff_dc_wr_en_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (dc_wr_en_c4), line:160
         |vpiName:dc_wr_en_c4
         |vpiActual:
         \_logic_net: (dc_wr_en_c4), line:23, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_dc_wr_en_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_dc_wr_en_c3), line:161
         |vpiName:arbctl_dc_wr_en_c3
         |vpiActual:
         \_logic_net: (arbctl_dc_wr_en_c3), line:33, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_dc_wr_en_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:162
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_dc_wr_en_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:163
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_dc_wr_en_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:163
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_dc_wr_en_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:163
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_ic_wr_en_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:166, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_ic_wr_en_c4
     |vpiFullName:work@sctag_dirrep.ff_ic_wr_en_c4
     |vpiPort:
     \_port: (q), parent:ff_ic_wr_en_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (ic_wr_en_c4), line:167
         |vpiName:ic_wr_en_c4
         |vpiActual:
         \_logic_net: (ic_wr_en_c4), line:26, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_ic_wr_en_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_ic_wr_en_c3), line:168
         |vpiName:arbctl_ic_wr_en_c3
         |vpiActual:
         \_logic_net: (arbctl_ic_wr_en_c3), line:33, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_ic_wr_en_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:169
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_ic_wr_en_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:170
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_ic_wr_en_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:170
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_ic_wr_en_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:170
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_inval_mask_dcd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:174, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_inval_mask_dcd_c4
     |vpiFullName:work@sctag_dirrep.ff_inval_mask_dcd_c4
     |vpiPort:
     \_port: (q), parent:ff_inval_mask_dcd_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (inval_mask_dcd_c4), line:175
         |vpiName:inval_mask_dcd_c4
         |vpiActual:
         \_logic_net: (inval_mask_dcd_c4), line:24, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_inval_mask_dcd_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_inval_mask_dcd_c3), line:176
         |vpiName:arbctl_inval_mask_dcd_c3
         |vpiActual:
         \_logic_net: (arbctl_inval_mask_dcd_c3), line:35, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_inval_mask_dcd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:177
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_inval_mask_dcd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:178
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_inval_mask_dcd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:178
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_inval_mask_dcd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:178
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_inval_mask_icd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:181, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_inval_mask_icd_c4
     |vpiFullName:work@sctag_dirrep.ff_inval_mask_icd_c4
     |vpiPort:
     \_port: (q), parent:ff_inval_mask_icd_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (inval_mask_icd_c4), line:182
         |vpiName:inval_mask_icd_c4
         |vpiActual:
         \_logic_net: (inval_mask_icd_c4), line:26, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_inval_mask_icd_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_inval_mask_icd_c3), line:183
         |vpiName:arbctl_inval_mask_icd_c3
         |vpiActual:
         \_logic_net: (arbctl_inval_mask_icd_c3), line:36, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_inval_mask_icd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:184
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_inval_mask_icd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:185
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_inval_mask_icd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:185
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_inval_mask_icd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:185
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_dir_panel_dcd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:198, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_dir_panel_dcd_c4
     |vpiFullName:work@sctag_dirrep.ff_dir_panel_dcd_c4
     |vpiPort:
     \_port: (q), parent:ff_dir_panel_dcd_c4
       |vpiName:q
       |vpiHighConn:
       \_operation: , line:199
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:199, parent:dir_panel_dcd_c4
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (dir_panel_dcd_c4)
           |vpiLeftRange:
           \_constant: , line:199
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:199
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
         |vpiOperand:
         \_part_select: , line:199, parent:dir_panel_dcd_c4
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (dir_panel_dcd_c4)
           |vpiLeftRange:
           \_constant: , line:199
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:199
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiPort:
     \_port: (din), parent:ff_dir_panel_dcd_c4
       |vpiName:din
       |vpiHighConn:
       \_operation: , line:200
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:200, parent:arbctl_dir_panel_dcd_c3
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (arbctl_dir_panel_dcd_c3)
           |vpiLeftRange:
           \_constant: , line:200
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:200
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
         |vpiOperand:
         \_part_select: , line:200, parent:arbctl_dir_panel_dcd_c3
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (arbctl_dir_panel_dcd_c3)
           |vpiLeftRange:
           \_constant: , line:200
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:200
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiPort:
     \_port: (clk), parent:ff_dir_panel_dcd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:201
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_dir_panel_dcd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:202
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_dir_panel_dcd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:202
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_dir_panel_dcd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:202
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_dir_panel_icd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:220, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_dir_panel_icd_c4
     |vpiFullName:work@sctag_dirrep.ff_dir_panel_icd_c4
     |vpiPort:
     \_port: (q), parent:ff_dir_panel_icd_c4
       |vpiName:q
       |vpiHighConn:
       \_operation: , line:221
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:221, parent:dir_panel_icd_c4
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (dir_panel_icd_c4)
           |vpiLeftRange:
           \_constant: , line:221
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:221
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
         |vpiOperand:
         \_part_select: , line:221, parent:dir_panel_icd_c4
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (dir_panel_icd_c4)
           |vpiLeftRange:
           \_constant: , line:221
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:221
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiPort:
     \_port: (din), parent:ff_dir_panel_icd_c4
       |vpiName:din
       |vpiHighConn:
       \_operation: , line:222
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:222, parent:arbctl_dir_panel_icd_c3
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (arbctl_dir_panel_icd_c3)
           |vpiLeftRange:
           \_constant: , line:222
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:222
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
         |vpiOperand:
         \_part_select: , line:222, parent:arbctl_dir_panel_icd_c3
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (arbctl_dir_panel_icd_c3)
           |vpiLeftRange:
           \_constant: , line:222
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:222
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiPort:
     \_port: (clk), parent:ff_dir_panel_icd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:223
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_dir_panel_icd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:224
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_dir_panel_icd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:224
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_dir_panel_icd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:224
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_lkup_row_addr_dcd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:246, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_lkup_row_addr_dcd_c4
     |vpiFullName:work@sctag_dirrep.ff_lkup_row_addr_dcd_c4
     |vpiPort:
     \_port: (q), parent:ff_lkup_row_addr_dcd_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (lkup_row_addr_dcd_c4), line:247
         |vpiName:lkup_row_addr_dcd_c4
         |vpiActual:
         \_logic_net: (lkup_row_addr_dcd_c4), line:108, parent:work@sctag_dirrep
           |vpiName:lkup_row_addr_dcd_c4
           |vpiFullName:work@sctag_dirrep.lkup_row_addr_dcd_c4
           |vpiNetType:1
           |vpiRange:
           \_range: , line:108
             |vpiLeftRange:
             \_constant: , line:108
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
             |vpiRightRange:
             \_constant: , line:108
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (din), parent:ff_lkup_row_addr_dcd_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (lkup_row_addr_dcd_c3), line:248
         |vpiName:lkup_row_addr_dcd_c3
         |vpiActual:
         \_logic_net: (lkup_row_addr_dcd_c3), line:37, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_lkup_row_addr_dcd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:249
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_lkup_row_addr_dcd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:250
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_lkup_row_addr_dcd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:250
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_lkup_row_addr_dcd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:250
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_lkup_bank_ena_dcd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:259, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_lkup_bank_ena_dcd_c4
     |vpiFullName:work@sctag_dirrep.ff_lkup_bank_ena_dcd_c4
     |vpiPort:
     \_port: (q), parent:ff_lkup_bank_ena_dcd_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (dc_lkup_row_dec_c4), line:260
         |vpiName:dc_lkup_row_dec_c4
         |vpiActual:
         \_logic_net: (dc_lkup_row_dec_c4), line:25, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_lkup_bank_ena_dcd_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_lkup_bank_ena_dcd_c3), line:261
         |vpiName:arbctl_lkup_bank_ena_dcd_c3
         |vpiActual:
         \_logic_net: (arbctl_lkup_bank_ena_dcd_c3), line:34, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_lkup_bank_ena_dcd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:262
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_lkup_bank_ena_dcd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:263
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_lkup_bank_ena_dcd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:263
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_lkup_bank_ena_dcd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:263
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_lkup_row_addr_icd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:267, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_lkup_row_addr_icd_c4
     |vpiFullName:work@sctag_dirrep.ff_lkup_row_addr_icd_c4
     |vpiPort:
     \_port: (q), parent:ff_lkup_row_addr_icd_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (lkup_row_addr_icd_c4), line:268
         |vpiName:lkup_row_addr_icd_c4
         |vpiActual:
         \_logic_net: (lkup_row_addr_icd_c4), line:108, parent:work@sctag_dirrep
           |vpiName:lkup_row_addr_icd_c4
           |vpiFullName:work@sctag_dirrep.lkup_row_addr_icd_c4
           |vpiNetType:1
           |vpiRange:
           \_range: , line:108
             |vpiLeftRange:
             \_constant: , line:108
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
             |vpiRightRange:
             \_constant: , line:108
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (din), parent:ff_lkup_row_addr_icd_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (lkup_row_addr_icd_c3), line:269
         |vpiName:lkup_row_addr_icd_c3
         |vpiActual:
         \_logic_net: (lkup_row_addr_icd_c3), line:38, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_lkup_row_addr_icd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:270
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_lkup_row_addr_icd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:271
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_lkup_row_addr_icd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:271
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_lkup_row_addr_icd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:271
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_lkup_bank_ena_icd_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:282, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_lkup_bank_ena_icd_c4
     |vpiFullName:work@sctag_dirrep.ff_lkup_bank_ena_icd_c4
     |vpiPort:
     \_port: (q), parent:ff_lkup_bank_ena_icd_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (ic_lkup_row_dec_c4), line:283
         |vpiName:ic_lkup_row_dec_c4
         |vpiActual:
         \_logic_net: (ic_lkup_row_dec_c4), line:27, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_lkup_bank_ena_icd_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (arbctl_lkup_bank_ena_icd_c3), line:284
         |vpiName:arbctl_lkup_bank_ena_icd_c3
         |vpiActual:
         \_logic_net: (arbctl_lkup_bank_ena_icd_c3), line:35, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_lkup_bank_ena_icd_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:285
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_lkup_bank_ena_icd_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:286
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_lkup_bank_ena_icd_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:286
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_lkup_bank_ena_icd_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:286
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_wr_dc_dir_entry_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:297, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_wr_dc_dir_entry_c4
     |vpiFullName:work@sctag_dirrep.ff_wr_dc_dir_entry_c4
     |vpiPort:
     \_port: (q), parent:ff_wr_dc_dir_entry_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (wr_dc_dir_entry_c4), line:298
         |vpiName:wr_dc_dir_entry_c4
         |vpiActual:
         \_logic_net: (wr_dc_dir_entry_c4), line:25, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_wr_dc_dir_entry_c4
       |vpiName:din
       |vpiHighConn:
       \_operation: , line:299
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:299, parent:arbctl_wr_dc_dir_entry_c3
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (arbctl_wr_dc_dir_entry_c3)
           |vpiLeftRange:
           \_constant: , line:299
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:299
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiOperand:
         \_bit_select: (arbctl_dir_panel_dcd_c3), line:299
           |vpiName:arbctl_dir_panel_dcd_c3
           |vpiIndex:
           \_constant: , line:299
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
     |vpiPort:
     \_port: (clk), parent:ff_wr_dc_dir_entry_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:300
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_wr_dc_dir_entry_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:301
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_wr_dc_dir_entry_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:301
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_wr_dc_dir_entry_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:301
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_wr_ic_dir_entry_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:305, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_wr_ic_dir_entry_c4
     |vpiFullName:work@sctag_dirrep.ff_wr_ic_dir_entry_c4
     |vpiPort:
     \_port: (q), parent:ff_wr_ic_dir_entry_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (wr_ic_dir_entry_c4), line:306
         |vpiName:wr_ic_dir_entry_c4
         |vpiActual:
         \_logic_net: (wr_ic_dir_entry_c4), line:28, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_wr_ic_dir_entry_c4
       |vpiName:din
       |vpiHighConn:
       \_operation: , line:307
         |vpiOpType:33
         |vpiOperand:
         \_part_select: , line:307, parent:arbctl_wr_ic_dir_entry_c3
           |vpiConstantSelect:1
           |vpiParent:
           \_ref_obj: (arbctl_wr_ic_dir_entry_c3)
           |vpiLeftRange:
           \_constant: , line:307
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:307
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiOperand:
         \_bit_select: (arbctl_dir_panel_icd_c3), line:307
           |vpiName:arbctl_dir_panel_icd_c3
           |vpiIndex:
           \_constant: , line:307
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
     |vpiPort:
     \_port: (clk), parent:ff_wr_ic_dir_entry_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:308
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_wr_ic_dir_entry_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:309
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_wr_ic_dir_entry_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:309
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_wr_ic_dir_entry_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:309
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_ic_dir_clear_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:317, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_ic_dir_clear_c4
     |vpiFullName:work@sctag_dirrep.ff_ic_dir_clear_c4
     |vpiPort:
     \_port: (q), parent:ff_ic_dir_clear_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (ic_dir_clear_c4), line:318
         |vpiName:ic_dir_clear_c4
         |vpiActual:
         \_logic_net: (ic_dir_clear_c4), line:28, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_ic_dir_clear_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (oneshot_dir_clear_c3), line:319
         |vpiName:oneshot_dir_clear_c3
         |vpiActual:
         \_logic_net: (oneshot_dir_clear_c3), line:38, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_ic_dir_clear_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:320
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_ic_dir_clear_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:321
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_ic_dir_clear_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:321
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_ic_dir_clear_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:321
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dirrep::dff_s (ff_dc_dir_clear_c4), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:325, parent:work@sctag_dirrep
     |vpiDefName:work@sctag_dirrep::dff_s
     |vpiName:ff_dc_dir_clear_c4
     |vpiFullName:work@sctag_dirrep.ff_dc_dir_clear_c4
     |vpiPort:
     \_port: (q), parent:ff_dc_dir_clear_c4
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (dc_dir_clear_c4), line:326
         |vpiName:dc_dir_clear_c4
         |vpiActual:
         \_logic_net: (dc_dir_clear_c4), line:26, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (din), parent:ff_dc_dir_clear_c4
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (oneshot_dir_clear_c3), line:327
         |vpiName:oneshot_dir_clear_c3
         |vpiActual:
         \_logic_net: (oneshot_dir_clear_c3), line:38, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (clk), parent:ff_dc_dir_clear_c4
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:328
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (se), parent:ff_dc_dir_clear_c4
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:329
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (si), parent:ff_dc_dir_clear_c4
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:329
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:39, parent:work@sctag_dirrep
     |vpiPort:
     \_port: (so), parent:ff_dc_dir_clear_c4
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:329
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:29, parent:work@sctag_dirrep
     |vpiInstance:
     \_module: work@sctag_dirrep (work@sctag_dirrep), file:<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>, line:21
   |vpiNet:
   \_logic_net: (dir_error_c7), line:106, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dir_panel_dcd_c4), line:107, parent:work@sctag_dirrep
     |vpiName:dir_panel_dcd_c4
     |vpiFullName:work@sctag_dirrep.dir_panel_dcd_c4
     |vpiNetType:1
     |vpiRange:
     \_range: , line:107
       |vpiLeftRange:
       \_constant: , line:107
         |vpiConstType:7
         |vpiDecompile:4
         |vpiSize:32
         |INT:4
       |vpiRightRange:
       \_constant: , line:107
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (dir_panel_icd_c4), line:107, parent:work@sctag_dirrep
     |vpiName:dir_panel_icd_c4
     |vpiFullName:work@sctag_dirrep.dir_panel_icd_c4
     |vpiNetType:1
     |vpiRange:
     \_range: , line:107
       |vpiLeftRange:
       \_constant: , line:107
         |vpiConstType:7
         |vpiDecompile:4
         |vpiSize:32
         |INT:4
       |vpiRightRange:
       \_constant: , line:107
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (lkup_row_addr_dcd_c4), line:108, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (lkup_row_addr_icd_c4), line:108, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dirrep_dir_wr_par_c4), line:23, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dir_vld_c4_l), line:23, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_rd_en_c4), line:23, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_wr_en_c4), line:23, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (inval_mask_dcd_c4), line:24, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_rdwr_row_en_c4), line:24, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_rdwr_panel_dec_c4), line:24, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_lkup_row_dec_c4), line:25, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_lkup_panel_dec_c4), line:25, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (wr_dc_dir_entry_c4), line:25, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_dir_clear_c4), line:26, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_rd_en_c4), line:26, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_wr_en_c4), line:26, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (inval_mask_icd_c4), line:26, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_rdwr_row_en_c4), line:27, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_rdwr_panel_dec_c4), line:27, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_lkup_row_dec_c4), line:27, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_lkup_panel_dec_c4), line:28, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (wr_ic_dir_entry_c4), line:28, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_dir_clear_c4), line:28, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (lkup_addr8_c4), line:29, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dir_error_c8), line:29, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (so), line:29, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (tagdp_lkup_addr11_c5), line:29, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (ic_parity_out), line:31, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (dc_parity_out), line:31, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbdp_dir_wr_par_c3), line:31, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_dir_vld_c3_l), line:32, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_ic_rd_en_c3), line:32, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_dc_rd_en_c3), line:32, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_ic_wr_en_c3), line:33, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_dc_wr_en_c3), line:33, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_dir_panel_dcd_c3), line:33, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_dir_panel_icd_c3), line:34, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_lkup_bank_ena_dcd_c3), line:34, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_lkup_bank_ena_icd_c3), line:35, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_inval_mask_dcd_c3), line:35, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_inval_mask_icd_c3), line:36, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_wr_dc_dir_entry_c3), line:36, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (arbctl_wr_ic_dir_entry_c3), line:37, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (lkup_row_addr_dcd_c3), line:37, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (lkup_row_addr_icd_c3), line:38, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (oneshot_dir_clear_c3), line:38, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (tagdp_lkup_addr11_c4), line:38, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (sehold), line:39, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (rclk), line:39, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (si), line:39, parent:work@sctag_dirrep
   |vpiNet:
   \_logic_net: (se), line:39, parent:work@sctag_dirrep
Object: \work_sctag_dirrep of type 3000
Object: \work_sctag_dirrep of type 32
Object: \dirrep_dir_wr_par_c4 of type 44
Object: \dir_vld_c4_l of type 44
Object: \dc_rd_en_c4 of type 44
Object: \dc_wr_en_c4 of type 44
Object: \inval_mask_dcd_c4 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dc_rdwr_row_en_c4 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dc_rdwr_panel_dec_c4 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dc_lkup_row_dec_c4 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dc_lkup_panel_dec_c4 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \wr_dc_dir_entry_c4 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dc_dir_clear_c4 of type 44
Object: \ic_rd_en_c4 of type 44
Object: \ic_wr_en_c4 of type 44
Object: \inval_mask_icd_c4 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ic_rdwr_row_en_c4 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ic_rdwr_panel_dec_c4 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ic_lkup_row_dec_c4 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ic_lkup_panel_dec_c4 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \wr_ic_dir_entry_c4 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ic_dir_clear_c4 of type 44
Object: \lkup_addr8_c4 of type 44
Object: \dir_error_c8 of type 44
Object: \so of type 44
Object: \tagdp_lkup_addr11_c5 of type 44
Object: \ic_parity_out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dc_parity_out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbdp_dir_wr_par_c3 of type 44
Object: \arbctl_dir_vld_c3_l of type 44
Object: \arbctl_ic_rd_en_c3 of type 44
Object: \arbctl_dc_rd_en_c3 of type 44
Object: \arbctl_ic_wr_en_c3 of type 44
Object: \arbctl_dc_wr_en_c3 of type 44
Object: \arbctl_dir_panel_dcd_c3 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbctl_dir_panel_icd_c3 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbctl_lkup_bank_ena_dcd_c3 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbctl_lkup_bank_ena_icd_c3 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbctl_inval_mask_dcd_c3 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbctl_inval_mask_icd_c3 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbctl_wr_dc_dir_entry_c3 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbctl_wr_ic_dir_entry_c3 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \lkup_row_addr_dcd_c3 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \lkup_row_addr_icd_c3 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \oneshot_dir_clear_c3 of type 44
Object: \tagdp_lkup_addr11_c4 of type 44
Object: \sehold of type 44
Object: \rclk of type 44
Object: \si of type 44
Object: \se of type 44
Object: \ff_tagdp_lkup_addr11_c5 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \en of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_dir_error_c8 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_wr_par_c4 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_dir_vld_dcd_c4_l of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_dc_rd_en_c4 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_ic_rd_en_c4 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_dc_wr_en_c4 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_ic_wr_en_c4 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_inval_mask_dcd_c4 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_inval_mask_icd_c4 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_dir_panel_dcd_c4 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_dir_panel_icd_c4 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_lkup_row_addr_dcd_c4 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_lkup_bank_ena_dcd_c4 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_lkup_row_addr_icd_c4 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_lkup_bank_ena_icd_c4 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_wr_dc_dir_entry_c4 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_wr_ic_dir_entry_c4 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_ic_dir_clear_c4 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \ff_dc_dir_clear_c4 of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \dir_error_c7 of type 36
Object: \dir_panel_dcd_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dir_panel_icd_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \lkup_row_addr_dcd_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \lkup_row_addr_icd_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dirrep_dir_wr_par_c4 of type 36
Object: \dir_vld_c4_l of type 36
Object: \dc_rd_en_c4 of type 36
Object: \dc_wr_en_c4 of type 36
Object: \inval_mask_dcd_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dc_rdwr_row_en_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dc_rdwr_panel_dec_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dc_lkup_row_dec_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dc_lkup_panel_dec_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \wr_dc_dir_entry_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dc_dir_clear_c4 of type 36
Object: \ic_rd_en_c4 of type 36
Object: \ic_wr_en_c4 of type 36
Object: \inval_mask_icd_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ic_rdwr_row_en_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ic_rdwr_panel_dec_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ic_lkup_row_dec_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ic_lkup_panel_dec_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \wr_ic_dir_entry_c4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ic_dir_clear_c4 of type 36
Object: \lkup_addr8_c4 of type 36
Object: \dir_error_c8 of type 36
Object: \so of type 36
Object: \tagdp_lkup_addr11_c5 of type 36
Object: \ic_parity_out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dc_parity_out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbdp_dir_wr_par_c3 of type 36
Object: \arbctl_dir_vld_c3_l of type 36
Object: \arbctl_ic_rd_en_c3 of type 36
Object: \arbctl_dc_rd_en_c3 of type 36
Object: \arbctl_ic_wr_en_c3 of type 36
Object: \arbctl_dc_wr_en_c3 of type 36
Object: \arbctl_dir_panel_dcd_c3 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbctl_dir_panel_icd_c3 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbctl_lkup_bank_ena_dcd_c3 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbctl_lkup_bank_ena_icd_c3 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbctl_inval_mask_dcd_c3 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbctl_inval_mask_icd_c3 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbctl_wr_dc_dir_entry_c3 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \arbctl_wr_ic_dir_entry_c3 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \lkup_row_addr_dcd_c3 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \lkup_row_addr_icd_c3 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \oneshot_dir_clear_c3 of type 36
Object: \tagdp_lkup_addr11_c4 of type 36
Object: \sehold of type 36
Object: \rclk of type 36
Object: \si of type 36
Object: \se of type 36
Object: \work_sctag_dirrep of type 32
Object: \dirrep_dir_wr_par_c4 of type 44
Object: \dir_vld_c4_l of type 44
Object: \dc_rd_en_c4 of type 44
Object: \dc_wr_en_c4 of type 44
Object: \inval_mask_dcd_c4 of type 44
Object: \dc_rdwr_row_en_c4 of type 44
Object: \dc_rdwr_panel_dec_c4 of type 44
Object: \dc_lkup_row_dec_c4 of type 44
Object: \dc_lkup_panel_dec_c4 of type 44
Object: \wr_dc_dir_entry_c4 of type 44
Object: \dc_dir_clear_c4 of type 44
Object: \ic_rd_en_c4 of type 44
Object: \ic_wr_en_c4 of type 44
Object: \inval_mask_icd_c4 of type 44
Object: \ic_rdwr_row_en_c4 of type 44
Object: \ic_rdwr_panel_dec_c4 of type 44
Object: \ic_lkup_row_dec_c4 of type 44
Object: \ic_lkup_panel_dec_c4 of type 44
Object: \wr_ic_dir_entry_c4 of type 44
Object: \ic_dir_clear_c4 of type 44
Object: \lkup_addr8_c4 of type 44
Object: \dir_error_c8 of type 44
Object: \so of type 44
Object: \tagdp_lkup_addr11_c5 of type 44
Object: \ic_parity_out of type 44
Object: \dc_parity_out of type 44
Object: \arbdp_dir_wr_par_c3 of type 44
Object: \arbctl_dir_vld_c3_l of type 44
Object: \arbctl_ic_rd_en_c3 of type 44
Object: \arbctl_dc_rd_en_c3 of type 44
Object: \arbctl_ic_wr_en_c3 of type 44
Object: \arbctl_dc_wr_en_c3 of type 44
Object: \arbctl_dir_panel_dcd_c3 of type 44
Object: \arbctl_dir_panel_icd_c3 of type 44
Object: \arbctl_lkup_bank_ena_dcd_c3 of type 44
Object: \arbctl_lkup_bank_ena_icd_c3 of type 44
Object: \arbctl_inval_mask_dcd_c3 of type 44
Object: \arbctl_inval_mask_icd_c3 of type 44
Object: \arbctl_wr_dc_dir_entry_c3 of type 44
Object: \arbctl_wr_ic_dir_entry_c3 of type 44
Object: \lkup_row_addr_dcd_c3 of type 44
Object: \lkup_row_addr_icd_c3 of type 44
Object: \oneshot_dir_clear_c3 of type 44
Object: \tagdp_lkup_addr11_c4 of type 44
Object: \sehold of type 44
Object: \rclk of type 44
Object: \si of type 44
Object: \se of type 44
Object:  of type 8
Object: \dir_error_c7 of type 608
Object:  of type 39
Object:  of type 39
Object: \ic_parity_out of type 608
Object:  of type 39
Object: \dc_parity_out of type 608
Object:  of type 8
Object: \dc_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 39
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object:  of type 39
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \dc_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 39
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \dc_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object:  of type 39
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \dc_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object: \dir_panel_dcd_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \dc_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \dc_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \dc_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \dc_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_rdwr_row_en_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \dir_panel_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \dc_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \dc_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \dc_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \dc_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_dcd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \lkup_addr8_c4 of type 608
Object: \lkup_row_addr_icd_c4 of type 106
Object:  of type 7
Object:  of type 8
Object: \ic_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \ic_lkup_panel_dec_c4 of type 106
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \lkup_row_addr_icd_c4 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 7
Object: \dir_error_c7 of type 36
Object: \dir_panel_dcd_c4 of type 36
Object: \dir_panel_icd_c4 of type 36
Object: \lkup_row_addr_dcd_c4 of type 36
Object: \lkup_row_addr_icd_c4 of type 36
Object: \dirrep_dir_wr_par_c4 of type 36
Object: \dir_vld_c4_l of type 36
Object: \dc_rd_en_c4 of type 36
Object: \dc_wr_en_c4 of type 36
Object: \inval_mask_dcd_c4 of type 36
Object: \dc_rdwr_row_en_c4 of type 36
Object: \dc_rdwr_panel_dec_c4 of type 36
Object: \dc_lkup_row_dec_c4 of type 36
Object: \dc_lkup_panel_dec_c4 of type 36
Object: \wr_dc_dir_entry_c4 of type 36
Object: \dc_dir_clear_c4 of type 36
Object: \ic_rd_en_c4 of type 36
Object: \ic_wr_en_c4 of type 36
Object: \inval_mask_icd_c4 of type 36
Object: \ic_rdwr_row_en_c4 of type 36
Object: \ic_rdwr_panel_dec_c4 of type 36
Object: \ic_lkup_row_dec_c4 of type 36
Object: \ic_lkup_panel_dec_c4 of type 36
Object: \wr_ic_dir_entry_c4 of type 36
Object: \ic_dir_clear_c4 of type 36
Object: \lkup_addr8_c4 of type 36
Object: \dir_error_c8 of type 36
Object: \so of type 36
Object: \tagdp_lkup_addr11_c5 of type 36
Object: \ic_parity_out of type 36
Object: \dc_parity_out of type 36
Object: \arbdp_dir_wr_par_c3 of type 36
Object: \arbctl_dir_vld_c3_l of type 36
Object: \arbctl_ic_rd_en_c3 of type 36
Object: \arbctl_dc_rd_en_c3 of type 36
Object: \arbctl_ic_wr_en_c3 of type 36
Object: \arbctl_dc_wr_en_c3 of type 36
Object: \arbctl_dir_panel_dcd_c3 of type 36
Object: \arbctl_dir_panel_icd_c3 of type 36
Object: \arbctl_lkup_bank_ena_dcd_c3 of type 36
Object: \arbctl_lkup_bank_ena_icd_c3 of type 36
Object: \arbctl_inval_mask_dcd_c3 of type 36
Object: \arbctl_inval_mask_icd_c3 of type 36
Object: \arbctl_wr_dc_dir_entry_c3 of type 36
Object: \arbctl_wr_ic_dir_entry_c3 of type 36
Object: \lkup_row_addr_dcd_c3 of type 36
Object: \lkup_row_addr_icd_c3 of type 36
Object: \oneshot_dir_clear_c3 of type 36
Object: \tagdp_lkup_addr11_c4 of type 36
Object: \sehold of type 36
Object: \rclk of type 36
Object: \si of type 36
Object: \se of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_sctag_dirrep&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x281da40] str=&#39;\work_sctag_dirrep&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x281dce0] str=&#39;\dirrep_dir_wr_par_c4&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x281dfd0] str=&#39;\dir_vld_c4_l&#39; output reg port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x281e1a0] str=&#39;\dc_rd_en_c4&#39; output reg port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x281e350] str=&#39;\dc_wr_en_c4&#39; output reg port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:24</a>.0-24.0&gt; [0x281e4e0] str=&#39;\inval_mask_dcd_c4&#39; output reg port=5
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:49</a>.0-49.0&gt; [0x281e680]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:49</a>.0-49.0&gt; [0x281ea80] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:49</a>.0-49.0&gt; [0x281ec60] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:24</a>.0-24.0&gt; [0x281e8c0] str=&#39;\dc_rdwr_row_en_c4&#39; output reg port=6
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-51" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:51</a>.0-51.0&gt; [0x281ee60]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-51" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:51</a>.0-51.0&gt; [0x281f180] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-51" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:51</a>.0-51.0&gt; [0x281f330] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:24</a>.0-24.0&gt; [0x281eff0] str=&#39;\dc_rdwr_panel_dec_c4&#39; output reg port=7
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:52</a>.0-52.0&gt; [0x281f4e0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:52</a>.0-52.0&gt; [0x281f800] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:52</a>.0-52.0&gt; [0x281f9b0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:25</a>.0-25.0&gt; [0x281f670] str=&#39;\dc_lkup_row_dec_c4&#39; output reg port=8
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-55" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:55</a>.0-55.0&gt; [0x281fb60]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-55" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:55</a>.0-55.0&gt; [0x281fe80] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-55" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:55</a>.0-55.0&gt; [0x2820030] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:25</a>.0-25.0&gt; [0x281fcf0] str=&#39;\dc_lkup_panel_dec_c4&#39; output reg port=9
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:56</a>.0-56.0&gt; [0x28201e0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:56</a>.0-56.0&gt; [0x2820500] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:56</a>.0-56.0&gt; [0x28206b0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:25</a>.0-25.0&gt; [0x2820860] str=&#39;\wr_dc_dir_entry_c4&#39; output reg port=10
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-57" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:57</a>.0-57.0&gt; [0x2820980]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-57" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:57</a>.0-57.0&gt; [0x2820bc0] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-57" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:57</a>.0-57.0&gt; [0x2820d70] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x2820aa0] str=&#39;\dc_dir_clear_c4&#39; output reg port=11
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x2820f70] str=&#39;\ic_rd_en_c4&#39; output reg port=12
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x28210e0] str=&#39;\ic_wr_en_c4&#39; output reg port=13
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x2821270] str=&#39;\inval_mask_icd_c4&#39; output reg port=14
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-63" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:63</a>.0-63.0&gt; [0x2821410]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-63" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:63</a>.0-63.0&gt; [0x2821750] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-63" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:63</a>.0-63.0&gt; [0x2821900] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:27</a>.0-27.0&gt; [0x28215c0] str=&#39;\ic_rdwr_row_en_c4&#39; output reg port=15
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-65" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:65</a>.0-65.0&gt; [0x2821ab0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-65" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:65</a>.0-65.0&gt; [0x2821dd0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-65" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:65</a>.0-65.0&gt; [0x2821f80] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:27</a>.0-27.0&gt; [0x2821c40] str=&#39;\ic_rdwr_panel_dec_c4&#39; output reg port=16
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:66</a>.0-66.0&gt; [0x2822130]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:66</a>.0-66.0&gt; [0x2822450] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:66</a>.0-66.0&gt; [0x2822600] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:27</a>.0-27.0&gt; [0x28222c0] str=&#39;\ic_lkup_row_dec_c4&#39; output reg port=17
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:69</a>.0-69.0&gt; [0x28227b0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:69</a>.0-69.0&gt; [0x2822ad0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:69</a>.0-69.0&gt; [0x2822c80] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:28</a>.0-28.0&gt; [0x2822e30] str=&#39;\ic_lkup_panel_dec_c4&#39; output reg port=18
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:70</a>.0-70.0&gt; [0x2822f50]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:70</a>.0-70.0&gt; [0x28231e0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:70</a>.0-70.0&gt; [0x2823390] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:28</a>.0-28.0&gt; [0x2823070] str=&#39;\wr_ic_dir_entry_c4&#39; output reg port=19
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:71</a>.0-71.0&gt; [0x2823540]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:71</a>.0-71.0&gt; [0x2823860] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:71</a>.0-71.0&gt; [0x2823a10] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:28</a>.0-28.0&gt; [0x28236d0] str=&#39;\ic_dir_clear_c4&#39; output reg port=20
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x2823c10] str=&#39;\lkup_addr8_c4&#39; output reg port=21
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x2823d80] str=&#39;\dir_error_c8&#39; output reg port=22
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x2823f10] str=&#39;\so&#39; output reg port=23
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x28240c0] str=&#39;\tagdp_lkup_addr11_c5&#39; output reg port=24
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:31</a>.0-31.0&gt; [0x2824270] str=&#39;\ic_parity_out&#39; input port=25
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:82</a>.0-82.0&gt; [0x2824410]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:82</a>.0-82.0&gt; [0x2824750] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:82</a>.0-82.0&gt; [0x2824900] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:31</a>.0-31.0&gt; [0x28245c0] str=&#39;\dc_parity_out&#39; input port=26
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:83</a>.0-83.0&gt; [0x2824ab0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:83</a>.0-83.0&gt; [0x2824dd0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:83</a>.0-83.0&gt; [0x2824f80] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:31</a>.0-31.0&gt; [0x2824c40] str=&#39;\arbdp_dir_wr_par_c3&#39; input port=27
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:32</a>.0-32.0&gt; [0x2825180] str=&#39;\arbctl_dir_vld_c3_l&#39; input port=28
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:32</a>.0-32.0&gt; [0x28252f0] str=&#39;\arbctl_ic_rd_en_c3&#39; input port=29
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:32</a>.0-32.0&gt; [0x2825480] str=&#39;\arbctl_dc_rd_en_c3&#39; input port=30
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:33</a>.0-33.0&gt; [0x2825630] str=&#39;\arbctl_ic_wr_en_c3&#39; input port=31
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:33</a>.0-33.0&gt; [0x28257e0] str=&#39;\arbctl_dc_wr_en_c3&#39; input port=32
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:33</a>.0-33.0&gt; [0x2825990] str=&#39;\arbctl_dir_panel_dcd_c3&#39; input port=33
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-90" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:90</a>.0-90.0&gt; [0x2825b30]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-90" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:90</a>.0-90.0&gt; [0x2825e70] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-90" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:90</a>.0-90.0&gt; [0x2825f90] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:34</a>.0-34.0&gt; [0x2825ce0] str=&#39;\arbctl_dir_panel_icd_c3&#39; input port=34
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-90" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:90</a>.0-90.0&gt; [0x2822940]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-90" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:90</a>.0-90.0&gt; [0x28263e0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-90" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:90</a>.0-90.0&gt; [0x2826500] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:34</a>.0-34.0&gt; [0x28262c0] str=&#39;\arbctl_lkup_bank_ena_dcd_c3&#39; input port=35
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:91</a>.0-91.0&gt; [0x2826620]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:91</a>.0-91.0&gt; [0x2826860] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:91</a>.0-91.0&gt; [0x2826980] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:35</a>.0-35.0&gt; [0x2826740] str=&#39;\arbctl_lkup_bank_ena_icd_c3&#39; input port=36
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:91</a>.0-91.0&gt; [0x2826aa0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:91</a>.0-91.0&gt; [0x2826ce0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:91</a>.0-91.0&gt; [0x2826e50] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:35</a>.0-35.0&gt; [0x2826bc0] str=&#39;\arbctl_inval_mask_dcd_c3&#39; input port=37
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:92</a>.0-92.0&gt; [0x2827000]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:92</a>.0-92.0&gt; [0x2827320] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:92</a>.0-92.0&gt; [0x28274d0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:36</a>.0-36.0&gt; [0x2827190] str=&#39;\arbctl_inval_mask_icd_c3&#39; input port=38
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:92</a>.0-92.0&gt; [0x2827680]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:92</a>.0-92.0&gt; [0x28279a0] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:92</a>.0-92.0&gt; [0x2827b50] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:36</a>.0-36.0&gt; [0x2827810] str=&#39;\arbctl_wr_dc_dir_entry_c3&#39; input port=39
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:93</a>.0-93.0&gt; [0x2827d00]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:93</a>.0-93.0&gt; [0x2828020] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:93</a>.0-93.0&gt; [0x28281d0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:37</a>.0-37.0&gt; [0x2827e90] str=&#39;\arbctl_wr_ic_dir_entry_c3&#39; input port=40
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:93</a>.0-93.0&gt; [0x2828380]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:93</a>.0-93.0&gt; [0x28286a0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:93</a>.0-93.0&gt; [0x2828850] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:37</a>.0-37.0&gt; [0x2828510] str=&#39;\lkup_row_addr_dcd_c3&#39; input port=41
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-94" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:94</a>.0-94.0&gt; [0x2828a00]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-94" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:94</a>.0-94.0&gt; [0x2828d20] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-94" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:94</a>.0-94.0&gt; [0x2828ed0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:38</a>.0-38.0&gt; [0x2828b90] str=&#39;\lkup_row_addr_icd_c3&#39; input port=42
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-94" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:94</a>.0-94.0&gt; [0x2829080]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-94" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:94</a>.0-94.0&gt; [0x28293a0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-94" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:94</a>.0-94.0&gt; [0x2829550] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:38</a>.0-38.0&gt; [0x2829210] str=&#39;\oneshot_dir_clear_c3&#39; input port=43
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:38</a>.0-38.0&gt; [0x2829750] str=&#39;\tagdp_lkup_addr11_c4&#39; input port=44
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x28298c0] str=&#39;\sehold&#39; input port=45
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x2829a50] str=&#39;\rclk&#39; input port=46
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x2829c00] str=&#39;\si&#39; input port=47
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x2829db0] str=&#39;\se&#39; input port=48
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x2829f60] str=&#39;\ff_tagdp_lkup_addr11_c5&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x282ab00] str=&#39;\work_sctag_dirrep::dffe_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x282ac40] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x282ad60] str=&#39;\tagdp_lkup_addr11_c5&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x282af60] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x282b080] str=&#39;\tagdp_lkup_addr11_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x282b260] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x282b380] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x282b580] str=&#39;\en&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x282b6a0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x282b8f0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x282ba10] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x282bc10] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x282bd30] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x282bf30] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x282c050] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x282c230] str=&#39;\ff_dir_error_c8&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x282cc50] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x282cd70] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x282ce90] str=&#39;\dir_error_c8&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x282d090] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x282d1b0] str=&#39;\dir_error_c7&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x282d390] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x282d4b0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x282d6b0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x282d7d0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x282da20] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x282db40] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x282dd40] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x282de60] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x282e040] str=&#39;\ff_wr_par_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x282e160] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x282e280] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x282e3a0] str=&#39;\dirrep_dir_wr_par_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x282e4c0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x282e5e0] str=&#39;\arbdp_dir_wr_par_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x282e700] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x282e820] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x282e940] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x282ea60] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x282eb80] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x282eca0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x282edc0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x282eee0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x282f000] str=&#39;\ff_dir_vld_dcd_c4_l&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x282f120] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x282f240] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x282f360] str=&#39;\dir_vld_c4_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x282f480] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x282f5a0] str=&#39;\arbctl_dir_vld_c3_l&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x282f6c0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x282f830] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x282f9f0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x282fb10] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x282fd20] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x282fe40] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x2830000] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x2830120] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x28302e0] str=&#39;\ff_dc_rd_en_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2830400] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x2830520] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x2830640] str=&#39;\dc_rd_en_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x2830760] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x2830880] str=&#39;\arbctl_dc_rd_en_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x28309f0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x2830b10] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x2830cd0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x2830df0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x2831000] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x2831120] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x28312e0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x2831400] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x28315c0] str=&#39;\ff_ic_rd_en_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28316e0] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x2831800] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x2831920] str=&#39;\ic_rd_en_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x2831a90] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x2831bb0] str=&#39;\arbctl_ic_rd_en_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x2831d70] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x2831e90] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x2832050] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x2832170] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x2832380] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x28324a0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x2832660] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x2832780] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x2832940] str=&#39;\ff_dc_wr_en_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2832a60] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x2832b80] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x2832ca0] str=&#39;\dc_wr_en_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x2832e60] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x2832f80] str=&#39;\arbctl_dc_wr_en_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x2833140] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x2833260] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x2833420] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x2833540] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x2833750] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x2833870] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x2833a30] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x2833b50] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x2833d10] str=&#39;\ff_ic_wr_en_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2833e30] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x2833f50] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x2834070] str=&#39;\ic_wr_en_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x2834230] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x2834350] str=&#39;\arbctl_ic_wr_en_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x2834510] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x2834630] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x28347f0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x2834910] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x2834b20] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x2834c40] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x2834e00] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x2834f20] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x28350e0] str=&#39;\ff_inval_mask_dcd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2835200] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x2835320] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x2835440] str=&#39;\inval_mask_dcd_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x28355b0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x28356d0] str=&#39;\arbctl_inval_mask_dcd_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x2835890] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x28359b0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x2835b70] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x2835c90] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x2835ea0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x2835fc0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x2836180] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x28362a0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x2836460] str=&#39;\ff_inval_mask_icd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2836580] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x28366a0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x2836810] str=&#39;\inval_mask_icd_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x28369d0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x2836af0] str=&#39;\arbctl_inval_mask_icd_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x2836cb0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x2836dd0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x2836f90] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x28370b0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x28372c0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x28373e0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x28375a0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x28376c0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x2837880] str=&#39;\ff_dir_panel_dcd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28379f0] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x2837b10] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x2837c30]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x2837df0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x2837f10]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x28380d0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x28381f0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x28383b0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x28384d0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x28386e0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x2838800] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x28389c0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x2838ae0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x2838ca0] str=&#39;\ff_dir_panel_icd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2838e10] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x2838f30] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x2839050]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x2839210] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x2839330]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x28394f0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x2839610] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x28397d0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x28398f0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x2839b00] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x2839c20] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x2839de0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x2839f00] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x283a0c0] str=&#39;\ff_lkup_row_addr_dcd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x283a230] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x283a370] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x283a490] str=&#39;\lkup_row_addr_dcd_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x283a690] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x283a7b0] str=&#39;\lkup_row_addr_dcd_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x283a990] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x283aab0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x283acb0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x283add0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x283b020] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x283b140] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x283b340] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x283b460] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x283b640] str=&#39;\ff_lkup_bank_ena_dcd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x283b7b0] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x283b910] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x283ba30] str=&#39;\dc_lkup_row_dec_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x283bc30] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x283bd50] str=&#39;\arbctl_lkup_bank_ena_dcd_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x283bf30] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x283c050] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x283c250] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x283c370] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x283c5c0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x283c6e0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x283c8e0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x283ca00] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x283cbe0] str=&#39;\ff_lkup_row_addr_icd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x283cd50] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x283ceb0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x283cfd0] str=&#39;\lkup_row_addr_icd_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x283d1d0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x283d2f0] str=&#39;\lkup_row_addr_icd_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x283d4d0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x283d5f0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x283d7f0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x283d910] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x283db60] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x283dc80] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x283de80] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x283dfa0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x283e180] str=&#39;\ff_lkup_bank_ena_icd_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x283e2f0] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x283e450] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x283e570] str=&#39;\ic_lkup_row_dec_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x283e770] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x283e890] str=&#39;\arbctl_lkup_bank_ena_icd_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x283ea70] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x283eb90] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x283ed90] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x283eeb0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x283f100] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x283f220] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x283f420] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x283f540] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x283f720] str=&#39;\ff_wr_dc_dir_entry_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x283f890] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x283f9f0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x283fb10] str=&#39;\wr_dc_dir_entry_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x283fd10] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x283fe30]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x2840010] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x2840130] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x2840330] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x2840450] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x28406a0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x28407c0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x28409c0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x2840ae0] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x28260b0] str=&#39;\ff_wr_ic_dir_entry_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2841080] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x28411a0] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x28412c0] str=&#39;\wr_ic_dir_entry_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x28413e0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x2841500]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x2841620] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x2841740] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x2841860] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x2841980] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x2841aa0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x2841bc0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x2841ce0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x2841e00] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x2841f20] str=&#39;\ff_ic_dir_clear_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2842040] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x2842160] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x2842280] str=&#39;\ic_dir_clear_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x28423a0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x28424c0] str=&#39;\oneshot_dir_clear_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x28425e0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x2842700] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x2842820] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x2842940] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x2842b00] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x2842c20] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x2842de0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x2842f00] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x28430c0] str=&#39;\ff_dc_dir_clear_c4&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2843230] str=&#39;\work_sctag_dirrep::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x2843390] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x28434b0] str=&#39;\dc_dir_clear_c4&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x28436b0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x28437d0] str=&#39;\oneshot_dir_clear_c3&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x28439b0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x2843ad0] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x2843cd0] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x2843df0] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x2844040] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x2844160] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x2844360] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x2844480] str=&#39;\so&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-106" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:106</a>.0-106.0&gt; [0x2844660] str=&#39;\dir_error_c7&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x28447d0] str=&#39;\dir_panel_dcd_c4&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x2844930]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x2844c70] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x2844e20] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x2844ae0] str=&#39;\dir_panel_icd_c4&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x2844fd0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x28452b0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x2845460] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x2845140] str=&#39;\lkup_row_addr_dcd_c4&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x2845610]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x28458f0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x2845aa0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x2845780] str=&#39;\lkup_row_addr_icd_c4&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x2845c50]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x2845f30] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x28460e0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x2846400]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x2846ff0] str=&#39;\dir_error_c7&#39;
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x2847110]
          AST_REDUCE_OR &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x2847230]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x2847350] str=&#39;\ic_parity_out&#39;
          AST_REDUCE_OR &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x2847470]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x2847590] str=&#39;\dc_parity_out&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x28476b0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x28477d0] str=&#39;\dc_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x28478f0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x2847a10] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x2847b30]
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x2847c50]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x2847d70] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x2847e90]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x2847fb0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x28480d0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x28481f0] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x2848310]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x2848430] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x2848550]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x2848670] str=&#39;\dc_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x2848790]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x28488b0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x2848a70]
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x2848b90]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x2848d00] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x2848e70]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x2849000] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x2849200] str=&#39;\dir_panel_dcd_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x2849320]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x2849490] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x2849690]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x28497b0] str=&#39;\dc_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x2849920]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x2849a90] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x2849c50]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x2849db0] str=&#39;\dir_panel_dcd_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x2849f60]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x284a0f0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x284a2f0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x284a450] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x284a600]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x284a790] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x284a990]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x284aab0] str=&#39;\dc_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x284ac20]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x284ad90] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x284af50]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x284b070] str=&#39;\dir_panel_dcd_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x284b220]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x284b3b0] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x284b5b0] str=&#39;\dir_panel_dcd_c4&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x284b6f0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x284b880] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x284ba80]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x284bba0] str=&#39;\dc_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x284bd10]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x284be80] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x284c040]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284c160]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x284c2e0] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x284c490]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x284c790] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x284c940] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x284caf0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x284c620]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x284cca0] str=&#39;\dc_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x284ce10]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x284cf80] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x284d140]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284d260]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x284d3e0] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x284d590]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x284d890] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x284da40] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x284dbf0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x284d720]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x284dda0] str=&#39;\dc_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x284df10]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x284e080] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x284e240]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284e360]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x284e4e0] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x284e690]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x284e990] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x284eb40] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x284ecf0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x284e820]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x284eea0] str=&#39;\dc_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x284f010]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x284f180] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x284f340]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284f460]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x284f5e0] str=&#39;\dir_panel_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x284f790]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x284fa90] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x284fc40] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x284fdf0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x284f920]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x284ffa0] str=&#39;\ic_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x2850110]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x2850280] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x2850440]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2850560]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x28506e0] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x2850890]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x2850b90] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x2850d40] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x2850ef0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x2850a20]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x28510a0] str=&#39;\ic_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x2851210]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x2851380] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x2851540]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2851660]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x28517e0] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x2851990]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x2851c90] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x2851e40] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x2851ff0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x2851b20]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x28521a0] str=&#39;\ic_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x2852310]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x2852480] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x2852640]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2852760]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x28528e0] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x2852a90]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x2852d90] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x2852f40] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x28530f0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x2852c20]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x28532a0] str=&#39;\ic_rdwr_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x2853410]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x2853580] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x2853740]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2853860]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x28539e0] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x2853b90]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x2853e90] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x2854040] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x28541f0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x2853d20]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x28543a0] str=&#39;\ic_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x2854510]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x2854680] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x2854840]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2854960]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x2854ae0] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x2854c90]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x2854f90] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x2855140] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x28552f0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x2854e20]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x28554a0] str=&#39;\ic_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x2855610]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x2855780] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x2855940]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2855a60]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x2855be0] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x2855d90]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x2856090] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x2856240] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x28563f0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x2855f20]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x28565a0] str=&#39;\ic_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x2856710]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x2856880] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x2856a40]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2856b60]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x2856ce0] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x2856e90]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x2857190] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x2857340] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x28574f0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x2857020]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x28576a0] str=&#39;\ic_rdwr_row_en_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x2857810]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x2857980] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x2857b40]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2857c60]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x2857de0] str=&#39;\dir_panel_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x2857f90]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x2858290] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x2858440] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x28585f0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x2858120]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x28587a0] str=&#39;\dc_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x2858910]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x2858a80] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x2858c40]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2858d60]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x2858ee0] str=&#39;\lkup_row_addr_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x2859090]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x2859390] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x2859540] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x28596f0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x2859220]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x28598a0] str=&#39;\dc_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x2859a10]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x2859b80] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x2859d40]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2859e60]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x2859fe0] str=&#39;\lkup_row_addr_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x285a190]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x285a490] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x285a640] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x285a7f0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x285a320]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x285a9a0] str=&#39;\dc_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x285ab10]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x285ac80] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x285ae40]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285af60]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x285b0e0] str=&#39;\lkup_row_addr_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x285b290]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x285b590] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x285b740] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x285b8f0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x285b420]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x285baa0] str=&#39;\dc_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x285bc10]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x285bd80] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x285bf40]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285c060]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x285c1e0] str=&#39;\lkup_row_addr_dcd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x285c390]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x285c690] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x285c840] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x285c9f0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x285c520]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x285cba0] str=&#39;\lkup_addr8_c4&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x285cd60] str=&#39;\lkup_row_addr_icd_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x285ce80]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x285cff0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x285d1d0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x285d2f0] str=&#39;\ic_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x285d460]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x285d5f0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x285d7f0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285d910]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x285da90] str=&#39;\lkup_row_addr_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x285dc40]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x285df40] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x285e0f0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x285e2a0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x285ddd0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x285e450] str=&#39;\ic_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x285e5c0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x285e730] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x285e8f0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285ea10]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x285eb90] str=&#39;\lkup_row_addr_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x285ed40]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x285f040] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x285f1f0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x285f3a0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x285eed0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x285f550] str=&#39;\ic_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x285f6c0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x285f830] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x285f9f0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285fb10]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x285fc90] str=&#39;\lkup_row_addr_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x285fe40]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x2860140] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x28602f0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x28604a0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x285ffd0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x2860650] str=&#39;\ic_lkup_panel_dec_c4&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x28607c0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x2860930] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x2860af0]
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2860c10]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x2860d90] str=&#39;\lkup_row_addr_icd_c4&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x2860f40]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x2861240] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x28613f0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x28615a0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
--- END OF AST DUMP ---
Warning: reg &#39;\dc_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0.
Warning: reg &#39;\dc_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0.
Warning: reg &#39;\dc_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0.
Warning: reg &#39;\dc_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0.
Warning: reg &#39;\dc_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0.
Warning: reg &#39;\dc_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0.
Warning: reg &#39;\dc_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0.
Warning: reg &#39;\dc_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0.
Warning: reg &#39;\ic_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0.
Warning: reg &#39;\ic_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0.
Warning: reg &#39;\ic_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0.
Warning: reg &#39;\ic_rdwr_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0.
Warning: reg &#39;\ic_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0.
Warning: reg &#39;\ic_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0.
Warning: reg &#39;\ic_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0.
Warning: reg &#39;\ic_rdwr_row_en_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0.
Warning: reg &#39;\dc_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0.
Warning: reg &#39;\dc_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0.
Warning: reg &#39;\dc_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0.
Warning: reg &#39;\dc_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0.
Warning: reg &#39;\lkup_addr8_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0.
Warning: reg &#39;\ic_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0.
Warning: reg &#39;\ic_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0.
Warning: reg &#39;\ic_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0.
Warning: reg &#39;\ic_lkup_panel_dec_c4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x281da40] str=&#39;\work_sctag_dirrep&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x281dce0] str=&#39;\dirrep_dir_wr_par_c4&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x281dfd0] str=&#39;\dir_vld_c4_l&#39; output reg basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x281e1a0] str=&#39;\dc_rd_en_c4&#39; output reg basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:23</a>.0-23.0&gt; [0x281e350] str=&#39;\dc_wr_en_c4&#39; output reg basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:24</a>.0-24.0&gt; [0x281e4e0] str=&#39;\inval_mask_dcd_c4&#39; output reg basic_prep port=5 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:49</a>.0-49.0&gt; [0x281e680] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:49</a>.0-49.0&gt; [0x281ea80] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-49" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:49</a>.0-49.0&gt; [0x281ec60] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:24</a>.0-24.0&gt; [0x281e8c0] str=&#39;\dc_rdwr_row_en_c4&#39; output reg basic_prep port=6 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-51" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:51</a>.0-51.0&gt; [0x281ee60] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-51" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:51</a>.0-51.0&gt; [0x281f180] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-51" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:51</a>.0-51.0&gt; [0x281f330] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-24" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:24</a>.0-24.0&gt; [0x281eff0] str=&#39;\dc_rdwr_panel_dec_c4&#39; output reg basic_prep port=7 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:52</a>.0-52.0&gt; [0x281f4e0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:52</a>.0-52.0&gt; [0x281f800] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:52</a>.0-52.0&gt; [0x281f9b0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:25</a>.0-25.0&gt; [0x281f670] str=&#39;\dc_lkup_row_dec_c4&#39; output reg basic_prep port=8 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-55" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:55</a>.0-55.0&gt; [0x281fb60] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-55" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:55</a>.0-55.0&gt; [0x281fe80] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-55" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:55</a>.0-55.0&gt; [0x2820030] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:25</a>.0-25.0&gt; [0x281fcf0] str=&#39;\dc_lkup_panel_dec_c4&#39; output reg basic_prep port=9 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:56</a>.0-56.0&gt; [0x28201e0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:56</a>.0-56.0&gt; [0x2820500] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-56" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:56</a>.0-56.0&gt; [0x28206b0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:25</a>.0-25.0&gt; [0x2820860] str=&#39;\wr_dc_dir_entry_c4&#39; output reg basic_prep port=10 range=[5:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-57" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:57</a>.0-57.0&gt; [0x2820980] basic_prep range=[5:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-57" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:57</a>.0-57.0&gt; [0x2820bc0] bits=&#39;00000000000000000000000000000101&#39;(32) basic_prep range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-57" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:57</a>.0-57.0&gt; [0x2820d70] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x2820aa0] str=&#39;\dc_dir_clear_c4&#39; output reg basic_prep port=11 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x2820f70] str=&#39;\ic_rd_en_c4&#39; output reg basic_prep port=12 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x28210e0] str=&#39;\ic_wr_en_c4&#39; output reg basic_prep port=13 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:26</a>.0-26.0&gt; [0x2821270] str=&#39;\inval_mask_icd_c4&#39; output reg basic_prep port=14 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-63" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:63</a>.0-63.0&gt; [0x2821410] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-63" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:63</a>.0-63.0&gt; [0x2821750] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-63" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:63</a>.0-63.0&gt; [0x2821900] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:27</a>.0-27.0&gt; [0x28215c0] str=&#39;\ic_rdwr_row_en_c4&#39; output reg basic_prep port=15 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-65" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:65</a>.0-65.0&gt; [0x2821ab0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-65" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:65</a>.0-65.0&gt; [0x2821dd0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-65" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:65</a>.0-65.0&gt; [0x2821f80] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:27</a>.0-27.0&gt; [0x2821c40] str=&#39;\ic_rdwr_panel_dec_c4&#39; output reg basic_prep port=16 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:66</a>.0-66.0&gt; [0x2822130] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:66</a>.0-66.0&gt; [0x2822450] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:66</a>.0-66.0&gt; [0x2822600] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-27" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:27</a>.0-27.0&gt; [0x28222c0] str=&#39;\ic_lkup_row_dec_c4&#39; output reg basic_prep port=17 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:69</a>.0-69.0&gt; [0x28227b0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:69</a>.0-69.0&gt; [0x2822ad0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-69" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:69</a>.0-69.0&gt; [0x2822c80] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:28</a>.0-28.0&gt; [0x2822e30] str=&#39;\ic_lkup_panel_dec_c4&#39; output reg basic_prep port=18 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:70</a>.0-70.0&gt; [0x2822f50] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:70</a>.0-70.0&gt; [0x28231e0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-70" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:70</a>.0-70.0&gt; [0x2823390] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:28</a>.0-28.0&gt; [0x2823070] str=&#39;\wr_ic_dir_entry_c4&#39; output reg basic_prep port=19 range=[5:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:71</a>.0-71.0&gt; [0x2823540] basic_prep range=[5:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:71</a>.0-71.0&gt; [0x2823860] bits=&#39;00000000000000000000000000000101&#39;(32) basic_prep range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:71</a>.0-71.0&gt; [0x2823a10] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-28" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:28</a>.0-28.0&gt; [0x28236d0] str=&#39;\ic_dir_clear_c4&#39; output reg basic_prep port=20 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x2823c10] str=&#39;\lkup_addr8_c4&#39; output reg basic_prep port=21 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x2823d80] str=&#39;\dir_error_c8&#39; output reg basic_prep port=22 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x2823f10] str=&#39;\so&#39; output reg basic_prep port=23 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-29" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:29</a>.0-29.0&gt; [0x28240c0] str=&#39;\tagdp_lkup_addr11_c5&#39; output reg basic_prep port=24 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:31</a>.0-31.0&gt; [0x2824270] str=&#39;\ic_parity_out&#39; input basic_prep port=25 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:82</a>.0-82.0&gt; [0x2824410] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:82</a>.0-82.0&gt; [0x2824750] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-82" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:82</a>.0-82.0&gt; [0x2824900] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:31</a>.0-31.0&gt; [0x28245c0] str=&#39;\dc_parity_out&#39; input basic_prep port=26 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:83</a>.0-83.0&gt; [0x2824ab0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:83</a>.0-83.0&gt; [0x2824dd0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-83" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:83</a>.0-83.0&gt; [0x2824f80] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-31" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:31</a>.0-31.0&gt; [0x2824c40] str=&#39;\arbdp_dir_wr_par_c3&#39; input basic_prep port=27 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:32</a>.0-32.0&gt; [0x2825180] str=&#39;\arbctl_dir_vld_c3_l&#39; input basic_prep port=28 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:32</a>.0-32.0&gt; [0x28252f0] str=&#39;\arbctl_ic_rd_en_c3&#39; input basic_prep port=29 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-32" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:32</a>.0-32.0&gt; [0x2825480] str=&#39;\arbctl_dc_rd_en_c3&#39; input basic_prep port=30 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:33</a>.0-33.0&gt; [0x2825630] str=&#39;\arbctl_ic_wr_en_c3&#39; input basic_prep port=31 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:33</a>.0-33.0&gt; [0x28257e0] str=&#39;\arbctl_dc_wr_en_c3&#39; input basic_prep port=32 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-33" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:33</a>.0-33.0&gt; [0x2825990] str=&#39;\arbctl_dir_panel_dcd_c3&#39; input basic_prep port=33 range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-90" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:90</a>.0-90.0&gt; [0x2825b30] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-90" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:90</a>.0-90.0&gt; [0x2825e70] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-90" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:90</a>.0-90.0&gt; [0x2825f90] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:34</a>.0-34.0&gt; [0x2825ce0] str=&#39;\arbctl_dir_panel_icd_c3&#39; input basic_prep port=34 range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-90" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:90</a>.0-90.0&gt; [0x2822940] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-90" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:90</a>.0-90.0&gt; [0x28263e0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-90" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:90</a>.0-90.0&gt; [0x2826500] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-34" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:34</a>.0-34.0&gt; [0x28262c0] str=&#39;\arbctl_lkup_bank_ena_dcd_c3&#39; input basic_prep port=35 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:91</a>.0-91.0&gt; [0x2826620] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:91</a>.0-91.0&gt; [0x2826860] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:91</a>.0-91.0&gt; [0x2826980] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:35</a>.0-35.0&gt; [0x2826740] str=&#39;\arbctl_lkup_bank_ena_icd_c3&#39; input basic_prep port=36 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:91</a>.0-91.0&gt; [0x2826aa0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:91</a>.0-91.0&gt; [0x2826ce0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-91" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:91</a>.0-91.0&gt; [0x2826e50] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:35</a>.0-35.0&gt; [0x2826bc0] str=&#39;\arbctl_inval_mask_dcd_c3&#39; input basic_prep port=37 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:92</a>.0-92.0&gt; [0x2827000] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:92</a>.0-92.0&gt; [0x2827320] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:92</a>.0-92.0&gt; [0x28274d0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:36</a>.0-36.0&gt; [0x2827190] str=&#39;\arbctl_inval_mask_icd_c3&#39; input basic_prep port=38 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:92</a>.0-92.0&gt; [0x2827680] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:92</a>.0-92.0&gt; [0x28279a0] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-92" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:92</a>.0-92.0&gt; [0x2827b50] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-36" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:36</a>.0-36.0&gt; [0x2827810] str=&#39;\arbctl_wr_dc_dir_entry_c3&#39; input basic_prep port=39 range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:93</a>.0-93.0&gt; [0x2827d00] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:93</a>.0-93.0&gt; [0x2828020] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:93</a>.0-93.0&gt; [0x28281d0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:37</a>.0-37.0&gt; [0x2827e90] str=&#39;\arbctl_wr_ic_dir_entry_c3&#39; input basic_prep port=40 range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:93</a>.0-93.0&gt; [0x2828380] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:93</a>.0-93.0&gt; [0x28286a0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-93" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:93</a>.0-93.0&gt; [0x2828850] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-37" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:37</a>.0-37.0&gt; [0x2828510] str=&#39;\lkup_row_addr_dcd_c3&#39; input basic_prep port=41 range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-94" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:94</a>.0-94.0&gt; [0x2828a00] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-94" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:94</a>.0-94.0&gt; [0x2828d20] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-94" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:94</a>.0-94.0&gt; [0x2828ed0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:38</a>.0-38.0&gt; [0x2828b90] str=&#39;\lkup_row_addr_icd_c3&#39; input basic_prep port=42 range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-94" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:94</a>.0-94.0&gt; [0x2829080] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-94" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:94</a>.0-94.0&gt; [0x28293a0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-94" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:94</a>.0-94.0&gt; [0x2829550] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:38</a>.0-38.0&gt; [0x2829210] str=&#39;\oneshot_dir_clear_c3&#39; input basic_prep port=43 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:38</a>.0-38.0&gt; [0x2829750] str=&#39;\tagdp_lkup_addr11_c4&#39; input basic_prep port=44 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x28298c0] str=&#39;\sehold&#39; input basic_prep port=45 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x2829a50] str=&#39;\rclk&#39; input basic_prep port=46 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x2829c00] str=&#39;\si&#39; input basic_prep port=47 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:39</a>.0-39.0&gt; [0x2829db0] str=&#39;\se&#39; input basic_prep port=48 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x2829f60] str=&#39;\ff_tagdp_lkup_addr11_c5&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x282ab00] str=&#39;\work_sctag_dirrep::dffe_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x282ac40] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x282ad60 -&gt; 0x28240c0] str=&#39;\tagdp_lkup_addr11_c5&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x282af60] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x282b080 -&gt; 0x2829750] str=&#39;\tagdp_lkup_addr11_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x282b260] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x282b380 -&gt; 0x2829a50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x282b580] str=&#39;\en&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x282b6a0 -&gt; 0x28fb060] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x282b8f0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x282ba10 -&gt; 0x2829db0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x282bc10] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x282bd30 -&gt; 0x2829c00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x282bf30] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>.0-111.0&gt; [0x282c050 -&gt; 0x2823f10] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x282c230] str=&#39;\ff_dir_error_c8&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x282cc50] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x282cd70] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x282ce90 -&gt; 0x2823d80] str=&#39;\dir_error_c8&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x282d090] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x282d1b0 -&gt; 0x2844660] str=&#39;\dir_error_c7&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x282d390] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x282d4b0 -&gt; 0x2829a50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x282d6b0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x282d7d0 -&gt; 0x2829db0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x282da20] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x282db40 -&gt; 0x2829c00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x282dd40] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-123" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:123</a>.0-123.0&gt; [0x282de60 -&gt; 0x2823f10] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x282e040] str=&#39;\ff_wr_par_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x282e160] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x282e280] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x282e3a0 -&gt; 0x281dce0] str=&#39;\dirrep_dir_wr_par_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x282e4c0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x282e5e0 -&gt; 0x2824c40] str=&#39;\arbdp_dir_wr_par_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x282e700] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x282e820 -&gt; 0x2829a50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x282e940] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x282ea60 -&gt; 0x2829db0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x282eb80] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x282eca0 -&gt; 0x2829c00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x282edc0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-130" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:130</a>.0-130.0&gt; [0x282eee0 -&gt; 0x2823f10] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x282f000] str=&#39;\ff_dir_vld_dcd_c4_l&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x282f120] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x282f240] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x282f360 -&gt; 0x281dfd0] str=&#39;\dir_vld_c4_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x282f480] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x282f5a0 -&gt; 0x2825180] str=&#39;\arbctl_dir_vld_c3_l&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x282f6c0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x282f830 -&gt; 0x2829a50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x282f9f0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x282fb10 -&gt; 0x2829db0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x282fd20] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x282fe40 -&gt; 0x2829c00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x2830000] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-137" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:137</a>.0-137.0&gt; [0x2830120 -&gt; 0x2823f10] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x28302e0] str=&#39;\ff_dc_rd_en_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2830400] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x2830520] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x2830640 -&gt; 0x281e1a0] str=&#39;\dc_rd_en_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x2830760] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x2830880 -&gt; 0x2825480] str=&#39;\arbctl_dc_rd_en_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x28309f0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x2830b10 -&gt; 0x2829a50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x2830cd0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x2830df0 -&gt; 0x2829db0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x2831000] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x2831120 -&gt; 0x2829c00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x28312e0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-145" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:145</a>.0-145.0&gt; [0x2831400 -&gt; 0x2823f10] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x28315c0] str=&#39;\ff_ic_rd_en_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28316e0] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x2831800] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x2831920 -&gt; 0x2820f70] str=&#39;\ic_rd_en_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x2831a90] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x2831bb0 -&gt; 0x28252f0] str=&#39;\arbctl_ic_rd_en_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x2831d70] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x2831e90 -&gt; 0x2829a50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x2832050] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x2832170 -&gt; 0x2829db0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x2832380] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x28324a0 -&gt; 0x2829c00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x2832660] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-152" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:152</a>.0-152.0&gt; [0x2832780 -&gt; 0x2823f10] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x2832940] str=&#39;\ff_dc_wr_en_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2832a60] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x2832b80] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x2832ca0 -&gt; 0x281e350] str=&#39;\dc_wr_en_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x2832e60] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x2832f80 -&gt; 0x28257e0] str=&#39;\arbctl_dc_wr_en_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x2833140] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x2833260 -&gt; 0x2829a50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x2833420] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x2833540 -&gt; 0x2829db0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x2833750] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x2833870 -&gt; 0x2829c00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x2833a30] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-159" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:159</a>.0-159.0&gt; [0x2833b50 -&gt; 0x2823f10] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x2833d10] str=&#39;\ff_ic_wr_en_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2833e30] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x2833f50] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x2834070 -&gt; 0x28210e0] str=&#39;\ic_wr_en_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x2834230] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x2834350 -&gt; 0x2825630] str=&#39;\arbctl_ic_wr_en_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x2834510] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x2834630 -&gt; 0x2829a50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x28347f0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x2834910 -&gt; 0x2829db0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x2834b20] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x2834c40 -&gt; 0x2829c00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x2834e00] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-166" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:166</a>.0-166.0&gt; [0x2834f20 -&gt; 0x2823f10] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x28350e0] str=&#39;\ff_inval_mask_dcd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2835200] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x2835320] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x2835440 -&gt; 0x281e4e0] str=&#39;\inval_mask_dcd_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x28355b0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x28356d0 -&gt; 0x2826bc0] str=&#39;\arbctl_inval_mask_dcd_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x2835890] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x28359b0 -&gt; 0x2829a50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x2835b70] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x2835c90 -&gt; 0x2829db0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x2835ea0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x2835fc0 -&gt; 0x2829c00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x2836180] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-174" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:174</a>.0-174.0&gt; [0x28362a0 -&gt; 0x2823f10] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x2836460] str=&#39;\ff_inval_mask_icd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2836580] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x28366a0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x2836810 -&gt; 0x2821270] str=&#39;\inval_mask_icd_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x28369d0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x2836af0 -&gt; 0x2827190] str=&#39;\arbctl_inval_mask_icd_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x2836cb0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x2836dd0 -&gt; 0x2829a50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x2836f90] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x28370b0 -&gt; 0x2829db0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x28372c0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x28373e0 -&gt; 0x2829c00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x28375a0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-181" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:181</a>.0-181.0&gt; [0x28376c0 -&gt; 0x2823f10] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x2837880] str=&#39;\ff_dir_panel_dcd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28379f0] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x2837b10] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x2837c30 -&gt; 0x28fb060] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x2837df0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x2837f10 -&gt; 0x28fb060] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x28380d0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x28381f0 -&gt; 0x2829a50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x28383b0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x28384d0 -&gt; 0x2829db0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x28386e0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x2838800 -&gt; 0x2829c00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x28389c0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-198" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:198</a>.0-198.0&gt; [0x2838ae0 -&gt; 0x2823f10] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x2838ca0] str=&#39;\ff_dir_panel_icd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2838e10] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x2838f30] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x2839050 -&gt; 0x28fb060] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x2839210] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x2839330 -&gt; 0x28fb060] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x28394f0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x2839610 -&gt; 0x2829a50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x28397d0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x28398f0 -&gt; 0x2829db0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x2839b00] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x2839c20 -&gt; 0x2829c00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x2839de0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-220" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:220</a>.0-220.0&gt; [0x2839f00 -&gt; 0x2823f10] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x283a0c0] str=&#39;\ff_lkup_row_addr_dcd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x283a230] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x283a370] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x283a490 -&gt; 0x2845140] str=&#39;\lkup_row_addr_dcd_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x283a690] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x283a7b0 -&gt; 0x2828510] str=&#39;\lkup_row_addr_dcd_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x283a990] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x283aab0 -&gt; 0x2829a50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x283acb0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x283add0 -&gt; 0x2829db0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x283b020] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x283b140 -&gt; 0x2829c00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x283b340] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-246" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:246</a>.0-246.0&gt; [0x283b460 -&gt; 0x2823f10] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x283b640] str=&#39;\ff_lkup_bank_ena_dcd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x283b7b0] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x283b910] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x283ba30 -&gt; 0x281f670] str=&#39;\dc_lkup_row_dec_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x283bc30] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x283bd50 -&gt; 0x28262c0] str=&#39;\arbctl_lkup_bank_ena_dcd_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x283bf30] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x283c050 -&gt; 0x2829a50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x283c250] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x283c370 -&gt; 0x2829db0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x283c5c0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x283c6e0 -&gt; 0x2829c00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x283c8e0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-259" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:259</a>.0-259.0&gt; [0x283ca00 -&gt; 0x2823f10] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x283cbe0] str=&#39;\ff_lkup_row_addr_icd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x283cd50] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x283ceb0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x283cfd0 -&gt; 0x2845780] str=&#39;\lkup_row_addr_icd_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x283d1d0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x283d2f0 -&gt; 0x2828b90] str=&#39;\lkup_row_addr_icd_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x283d4d0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x283d5f0 -&gt; 0x2829a50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x283d7f0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x283d910 -&gt; 0x2829db0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x283db60] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x283dc80 -&gt; 0x2829c00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x283de80] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-267" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:267</a>.0-267.0&gt; [0x283dfa0 -&gt; 0x2823f10] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x283e180] str=&#39;\ff_lkup_bank_ena_icd_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x283e2f0] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x283e450] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x283e570 -&gt; 0x28222c0] str=&#39;\ic_lkup_row_dec_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x283e770] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x283e890 -&gt; 0x2826740] str=&#39;\arbctl_lkup_bank_ena_icd_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x283ea70] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x283eb90 -&gt; 0x2829a50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x283ed90] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x283eeb0 -&gt; 0x2829db0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x283f100] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x283f220 -&gt; 0x2829c00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x283f420] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-282" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:282</a>.0-282.0&gt; [0x283f540 -&gt; 0x2823f10] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x283f720] str=&#39;\ff_wr_dc_dir_entry_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x283f890] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x283f9f0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x283fb10 -&gt; 0x2820860] str=&#39;\wr_dc_dir_entry_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x283fd10] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x283fe30 -&gt; 0x28fb060] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x2840010] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x2840130 -&gt; 0x2829a50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x2840330] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x2840450 -&gt; 0x2829db0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x28406a0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x28407c0 -&gt; 0x2829c00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x28409c0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-297" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:297</a>.0-297.0&gt; [0x2840ae0 -&gt; 0x2823f10] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x28260b0] str=&#39;\ff_wr_ic_dir_entry_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2841080] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x28411a0] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x28412c0 -&gt; 0x2823070] str=&#39;\wr_ic_dir_entry_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x28413e0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x2841500 -&gt; 0x28fb060] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x2841620] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x2841740 -&gt; 0x2829a50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x2841860] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x2841980 -&gt; 0x2829db0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x2841aa0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x2841bc0 -&gt; 0x2829c00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x2841ce0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-305" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:305</a>.0-305.0&gt; [0x2841e00 -&gt; 0x2823f10] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x2841f20] str=&#39;\ff_ic_dir_clear_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2842040] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x2842160] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x2842280 -&gt; 0x28236d0] str=&#39;\ic_dir_clear_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x28423a0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x28424c0 -&gt; 0x2829210] str=&#39;\oneshot_dir_clear_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x28425e0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x2842700 -&gt; 0x2829a50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x2842820] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x2842940 -&gt; 0x2829db0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x2842b00] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x2842c20 -&gt; 0x2829c00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x2842de0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-317" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:317</a>.0-317.0&gt; [0x2842f00 -&gt; 0x2823f10] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x28430c0] str=&#39;\ff_dc_dir_clear_c4&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2843230] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x2843390] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x28434b0 -&gt; 0x2820aa0] str=&#39;\dc_dir_clear_c4&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x28436b0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x28437d0 -&gt; 0x2829210] str=&#39;\oneshot_dir_clear_c3&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x28439b0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x2843ad0 -&gt; 0x2829a50] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x2843cd0] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x2843df0 -&gt; 0x2829db0] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x2844040] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x2844160 -&gt; 0x2829c00] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x2844360] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-325" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:325</a>.0-325.0&gt; [0x2844480 -&gt; 0x2823f10] str=&#39;\so&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-106" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:106</a>.0-106.0&gt; [0x2844660] str=&#39;\dir_error_c7&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x28447d0] str=&#39;\dir_panel_dcd_c4&#39; basic_prep range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x2844930] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x2844c70] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x2844e20] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x2844ae0] str=&#39;\dir_panel_icd_c4&#39; basic_prep range=[4:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x2844fd0] basic_prep range=[4:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x28452b0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-107" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:107</a>.0-107.0&gt; [0x2845460] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x2845140] str=&#39;\lkup_row_addr_dcd_c4&#39; basic_prep range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x2845610] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x28458f0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x2845aa0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x2845780] str=&#39;\lkup_row_addr_icd_c4&#39; basic_prep range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x2845c50] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x2845f30] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-108" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:108</a>.0-108.0&gt; [0x28460e0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x2846400] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x2846ff0 -&gt; 0x2844660] str=&#39;\dir_error_c7&#39; basic_prep
        AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x2847110] basic_prep
          AST_REDUCE_OR &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x2847230] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x2847350 -&gt; 0x2824270] str=&#39;\ic_parity_out&#39; basic_prep
          AST_REDUCE_OR &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x2847470] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-121" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:121</a>.0-121.0&gt; [0x2847590 -&gt; 0x28245c0] str=&#39;\dc_parity_out&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x28476b0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x28477d0 -&gt; 0x281eff0] str=&#39;\dc_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x28478f0] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x2847a10] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x2847b30] basic_prep
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x2847c50] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x2847d70 -&gt; 0x28447d0] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x2847e90] basic_prep range=[4:4]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x2847fb0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x28480d0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x28481f0 -&gt; 0x28447d0] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x2848310] basic_prep range=[3:3]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-210" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:210</a>.0-210.0&gt; [0x2848430] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x2848550] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x2848670 -&gt; 0x281eff0] str=&#39;\dc_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x2848790] basic_prep range=[1:1]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x28488b0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x2848a70] basic_prep
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x2848b90] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x2848d00 -&gt; 0x28447d0] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x2848e70] basic_prep range=[4:4]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x2849000] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x2849200 -&gt; 0x28447d0] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x2849320] basic_prep range=[3:3]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-211" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:211</a>.0-211.0&gt; [0x2849490] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x2849690] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x28497b0 -&gt; 0x281eff0] str=&#39;\dc_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x2849920] basic_prep range=[2:2]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x2849a90] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x2849c50] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x2849db0 -&gt; 0x28447d0] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x2849f60] basic_prep range=[4:4]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x284a0f0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x284a2f0] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x284a450 -&gt; 0x28447d0] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x284a600] basic_prep range=[3:3]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-212" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:212</a>.0-212.0&gt; [0x284a790] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x284a990] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x284aab0 -&gt; 0x281eff0] str=&#39;\dc_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x284ac20] basic_prep range=[3:3]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x284ad90] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x284af50] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x284b070 -&gt; 0x28447d0] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x284b220] basic_prep range=[4:4]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x284b3b0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x284b5b0 -&gt; 0x28447d0] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x284b6f0] basic_prep range=[3:3]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-213" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:213</a>.0-213.0&gt; [0x284b880] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x284ba80] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x284bba0 -&gt; 0x281e8c0] str=&#39;\dc_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x284bd10] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x284be80] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x284c040] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284c160] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x284c2e0 -&gt; 0x28447d0] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x284c490] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x284c790] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x284c940] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-215" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:215</a>.0-215.0&gt; [0x284caf0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x284c620] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x284cca0 -&gt; 0x281e8c0] str=&#39;\dc_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x284ce10] basic_prep range=[1:1]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x284cf80] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x284d140] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284d260] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x284d3e0 -&gt; 0x28447d0] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x284d590] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x284d890] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x284da40] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-216" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:216</a>.0-216.0&gt; [0x284dbf0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x284d720] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x284dda0 -&gt; 0x281e8c0] str=&#39;\dc_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x284df10] basic_prep range=[2:2]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x284e080] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x284e240] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284e360] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x284e4e0 -&gt; 0x28447d0] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x284e690] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x284e990] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x284eb40] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-217" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:217</a>.0-217.0&gt; [0x284ecf0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x284e820] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x284eea0 -&gt; 0x281e8c0] str=&#39;\dc_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x284f010] basic_prep range=[3:3]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x284f180] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x284f340] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284f460] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x284f5e0 -&gt; 0x28447d0] str=&#39;\dir_panel_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x284f790] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x284fa90] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x284fc40] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-218" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:218</a>.0-218.0&gt; [0x284fdf0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x284f920] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x284ffa0 -&gt; 0x2821c40] str=&#39;\ic_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x2850110] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x2850280] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x2850440] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2850560] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x28506e0 -&gt; 0x2844ae0] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x2850890] basic_prep range=[4:3]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x2850b90] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x2850d40] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-228" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:228</a>.0-228.0&gt; [0x2850ef0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x2850a20] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x28510a0 -&gt; 0x2821c40] str=&#39;\ic_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x2851210] basic_prep range=[1:1]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x2851380] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x2851540] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2851660] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x28517e0 -&gt; 0x2844ae0] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x2851990] basic_prep range=[4:3]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x2851c90] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x2851e40] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-229" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:229</a>.0-229.0&gt; [0x2851ff0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x2851b20] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x28521a0 -&gt; 0x2821c40] str=&#39;\ic_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x2852310] basic_prep range=[2:2]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x2852480] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x2852640] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2852760] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x28528e0 -&gt; 0x2844ae0] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x2852a90] basic_prep range=[4:3]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x2852d90] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x2852f40] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-230" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:230</a>.0-230.0&gt; [0x28530f0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x2852c20] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x28532a0 -&gt; 0x2821c40] str=&#39;\ic_rdwr_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x2853410] basic_prep range=[3:3]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x2853580] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x2853740] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2853860] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x28539e0 -&gt; 0x2844ae0] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x2853b90] basic_prep range=[4:3]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x2853e90] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x2854040] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-231" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:231</a>.0-231.0&gt; [0x28541f0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x2853d20] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x28543a0 -&gt; 0x28215c0] str=&#39;\ic_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x2854510] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x2854680] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x2854840] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2854960] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x2854ae0 -&gt; 0x2844ae0] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x2854c90] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x2854f90] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x2855140] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-233" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:233</a>.0-233.0&gt; [0x28552f0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x2854e20] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x28554a0 -&gt; 0x28215c0] str=&#39;\ic_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x2855610] basic_prep range=[1:1]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x2855780] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x2855940] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2855a60] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x2855be0 -&gt; 0x2844ae0] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x2855d90] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x2856090] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x2856240] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-234" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:234</a>.0-234.0&gt; [0x28563f0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x2855f20] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x28565a0 -&gt; 0x28215c0] str=&#39;\ic_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x2856710] basic_prep range=[2:2]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x2856880] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x2856a40] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2856b60] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x2856ce0 -&gt; 0x2844ae0] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x2856e90] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x2857190] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x2857340] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-235" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:235</a>.0-235.0&gt; [0x28574f0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x2857020] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x28576a0 -&gt; 0x28215c0] str=&#39;\ic_rdwr_row_en_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x2857810] basic_prep range=[3:3]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x2857980] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x2857b40] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2857c60] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x2857de0 -&gt; 0x2844ae0] str=&#39;\dir_panel_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x2857f90] basic_prep range=[1:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x2858290] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x2858440] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-236" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:236</a>.0-236.0&gt; [0x28585f0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x2858120] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x28587a0 -&gt; 0x281fcf0] str=&#39;\dc_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x2858910] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x2858a80] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x2858c40] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2858d60] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x2858ee0 -&gt; 0x2845140] str=&#39;\lkup_row_addr_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x2859090] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x2859390] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x2859540] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-253" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:253</a>.0-253.0&gt; [0x28596f0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x2859220] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x28598a0 -&gt; 0x281fcf0] str=&#39;\dc_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x2859a10] basic_prep range=[1:1]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x2859b80] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x2859d40] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2859e60] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x2859fe0 -&gt; 0x2845140] str=&#39;\lkup_row_addr_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x285a190] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x285a490] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x285a640] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-254" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:254</a>.0-254.0&gt; [0x285a7f0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x285a320] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x285a9a0 -&gt; 0x281fcf0] str=&#39;\dc_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x285ab10] basic_prep range=[2:2]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x285ac80] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x285ae40] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285af60] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x285b0e0 -&gt; 0x2845140] str=&#39;\lkup_row_addr_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x285b290] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x285b590] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x285b740] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-255" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:255</a>.0-255.0&gt; [0x285b8f0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x285b420] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x285baa0 -&gt; 0x281fcf0] str=&#39;\dc_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x285bc10] basic_prep range=[3:3]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x285bd80] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x285bf40] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285c060] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x285c1e0 -&gt; 0x2845140] str=&#39;\lkup_row_addr_dcd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x285c390] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x285c690] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x285c840] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-256" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:256</a>.0-256.0&gt; [0x285c9f0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x285c520] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x285cba0 -&gt; 0x2823c10] str=&#39;\lkup_addr8_c4&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x285cd60 -&gt; 0x2845780] str=&#39;\lkup_row_addr_icd_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x285ce80] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-275" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:275</a>.0-275.0&gt; [0x285cff0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x285d1d0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x285d2f0 -&gt; 0x2822e30] str=&#39;\ic_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x285d460] basic_prep range=[0:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x285d5f0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x285d7f0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285d910] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x285da90 -&gt; 0x2845780] str=&#39;\lkup_row_addr_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x285dc40] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x285df40] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x285e0f0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-277" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:277</a>.0-277.0&gt; [0x285e2a0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x285ddd0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x285e450 -&gt; 0x2822e30] str=&#39;\ic_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x285e5c0] basic_prep range=[1:1]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x285e730] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x285e8f0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285ea10] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x285eb90 -&gt; 0x2845780] str=&#39;\lkup_row_addr_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x285ed40] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x285f040] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x285f1f0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-278" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:278</a>.0-278.0&gt; [0x285f3a0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x285eed0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x285f550 -&gt; 0x2822e30] str=&#39;\ic_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x285f6c0] basic_prep range=[2:2]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x285f830] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x285f9f0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x285fb10] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x285fc90 -&gt; 0x2845780] str=&#39;\lkup_row_addr_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x285fe40] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x2860140] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x28602f0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-279" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:279</a>.0-279.0&gt; [0x28604a0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x285ffd0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x2860650 -&gt; 0x2822e30] str=&#39;\ic_lkup_panel_dec_c4&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x28607c0] basic_prep range=[3:3]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x2860930] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x2860af0] basic_prep
          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2860c10] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x2860d90 -&gt; 0x2845780] str=&#39;\lkup_row_addr_icd_c4&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x2860f40] basic_prep range=[2:1]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x2861240] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x28613f0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-280" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:280</a>.0-280.0&gt; [0x28615a0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-0" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:0</a>.0-0.0&gt; [0x28fb060] basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html#l-111" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v:111</a>: Warning: Identifier `&#39; is implicitly declared.
Generating RTLIL representation for module `\work_sctag_dirrep::dffe_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x282a080] str=&#39;\work_sctag_dirrep::dffe_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x282a1c0] str=&#39;\q&#39; port=49
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x282a340] str=&#39;\din&#39; port=50
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x282a480] str=&#39;\clk&#39; port=51
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x282a5a0] str=&#39;\en&#39; port=52
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x282a6c0] str=&#39;\se&#39; port=53
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x282a830] str=&#39;\si&#39; port=54
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x282a950] str=&#39;\so&#39; port=55
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x282a080] str=&#39;\work_sctag_dirrep::dffe_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x282a1c0] str=&#39;\q&#39; basic_prep port=49 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x282a340] str=&#39;\din&#39; basic_prep port=50 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x282a480] str=&#39;\clk&#39; basic_prep port=51 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x282a5a0] str=&#39;\en&#39; basic_prep port=52 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x282a6c0] str=&#39;\se&#39; basic_prep port=53 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x282a830] str=&#39;\si&#39; basic_prep port=54 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x282a950] str=&#39;\so&#39; basic_prep port=55 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_sctag_dirrep::dff_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x282c350] str=&#39;\work_sctag_dirrep::dff_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x282c470] str=&#39;\q&#39; port=56
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x282c5b0] str=&#39;\din&#39; port=57
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x282c6f0] str=&#39;\clk&#39; port=58
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x282c810] str=&#39;\se&#39; port=59
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x282c930] str=&#39;\si&#39; port=60
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x282caa0] str=&#39;\so&#39; port=61
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x282c350] str=&#39;\work_sctag_dirrep::dff_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x282c470] str=&#39;\q&#39; basic_prep port=56 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x282c5b0] str=&#39;\din&#39; basic_prep port=57 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x282c6f0] str=&#39;\clk&#39; basic_prep port=58 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x282c810] str=&#39;\se&#39; basic_prep port=59 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x282c930] str=&#39;\si&#39; basic_prep port=60 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x282caa0] str=&#39;\so&#39; basic_prep port=61 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_sctag_dirrep::dff_s&#39; referenced in module `work_sctag_dirrep&#39; in cell `ff_dc_dir_clear_c4&#39; does not have a port named &#39;so&#39;.

</pre>
</body>