set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {Snake_Game.vo Snake_Game_v.sdo}}
	{{"Fast Model"} {Snake_Game_fast.vo Snake_Game_v_fast.sdo}}
}
