# ERROR: No extended dataflow license exists
# do final_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/navnit1224/intelFPGA_lite/16.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/navnit1224/EEsem4/214/Midsem/16D070053_NavnitKumar/no_of.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:15 on Mar 10,2018
# vcom -reportprogress 300 -93 -work work /home/navnit1224/EEsem4/214/Midsem/16D070053_NavnitKumar/no_of.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity no_of
# -- Compiling architecture behave6 of no_of
# End time: 16:54:15 on Mar 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/navnit1224/EEsem4/214/Midsem/16D070053_NavnitKumar/FSA.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:15 on Mar 10,2018
# vcom -reportprogress 300 -93 -work work /home/navnit1224/EEsem4/214/Midsem/16D070053_NavnitKumar/FSA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FSA
# -- Compiling architecture Behave1 of FSA
# End time: 16:54:15 on Mar 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/navnit1224/EEsem4/214/Midsem/16D070053_NavnitKumar/final.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:15 on Mar 10,2018
# vcom -reportprogress 300 -93 -work work /home/navnit1224/EEsem4/214/Midsem/16D070053_NavnitKumar/final.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity final
# -- Compiling architecture behave4 of final
# End time: 16:54:15 on Mar 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/navnit1224/EEsem4/214/Midsem/16D070053_NavnitKumar/FD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:15 on Mar 10,2018
# vcom -reportprogress 300 -93 -work work /home/navnit1224/EEsem4/214/Midsem/16D070053_NavnitKumar/FD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FD
# -- Compiling architecture Behave3 of FD
# End time: 16:54:15 on Mar 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/navnit1224/EEsem4/214/Midsem/16D070053_NavnitKumar/FA.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:15 on Mar 10,2018
# vcom -reportprogress 300 -93 -work work /home/navnit1224/EEsem4/214/Midsem/16D070053_NavnitKumar/FA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture Behave2 of FA
# End time: 16:54:15 on Mar 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/navnit1224/EEsem4/214/Midsem/pp/../16D070053_NavnitKumar/Testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:15 on Mar 10,2018
# vcom -reportprogress 300 -93 -work work /home/navnit1224/EEsem4/214/Midsem/pp/../16D070053_NavnitKumar/Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Testbench
# -- Compiling architecture Behave of Testbench
# End time: 16:54:15 on Mar 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  Testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" Testbench 
# Start time: 16:54:15 on Mar 10,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behave)
# ** Warning: (vsim-3473) Component instance "dut_instance : DUT" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /testbench File: /home/navnit1224/EEsem4/214/Midsem/pp/../16D070053_NavnitKumar/Testbench.vhd
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Error: FAILURE, some tests failed.
#    Time: 204800 ns  Iteration: 0  Instance: /testbench
# 
# stdin: <EOF>
# End time: 16:55:20 on Mar 10,2018, Elapsed time: 0:01:05
# Errors: 1, Warnings: 1
