{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 19 00:46:37 2010 " "Info: Processing started: Fri Feb 19 00:46:37 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8bitbrain -c 8bitbrain " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 8bitbrain -c 8bitbrain" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-arch " "Info: Found design unit 1: controller-arch" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bitbrain.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8bitbrain.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8bitbrain " "Info: Found entity 1: 8bitbrain" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s2p.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file s2p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s2p-arch " "Info: Found design unit 1: s2p-arch" {  } { { "s2p.vhd" "" { Text "c:/workspace/8bitbrain/s2p.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 s2p " "Info: Found entity 1: s2p" {  } { { "s2p.vhd" "" { Text "c:/workspace/8bitbrain/s2p.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mixer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mixer-arch " "Info: Found design unit 1: mixer-arch" {  } { { "mixer.vhd" "" { Text "c:/workspace/8bitbrain/mixer.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mixer " "Info: Found entity 1: mixer" {  } { { "mixer.vhd" "" { Text "c:/workspace/8bitbrain/mixer.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2s.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file p2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p2s-arch " "Info: Found design unit 1: p2s-arch" {  } { { "p2s.vhd" "" { Text "c:/workspace/8bitbrain/p2s.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 p2s " "Info: Found entity 1: p2s" {  } { { "p2s.vhd" "" { Text "c:/workspace/8bitbrain/p2s.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addrgen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addrgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addrgen-arch " "Info: Found design unit 1: addrgen-arch" {  } { { "addrgen.vhd" "" { Text "c:/workspace/8bitbrain/addrgen.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 addrgen " "Info: Found entity 1: addrgen" {  } { { "addrgen.vhd" "" { Text "c:/workspace/8bitbrain/addrgen.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file modulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulator-arch " "Info: Found design unit 1: modulator-arch" {  } { { "modulator.vhd" "" { Text "c:/workspace/8bitbrain/modulator.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 modulator " "Info: Found entity 1: modulator" {  } { { "modulator.vhd" "" { Text "c:/workspace/8bitbrain/modulator.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_divide0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_divide0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_divide0-SYN " "Info: Found design unit 1: lpm_divide0-SYN" {  } { { "lpm_divide0.vhd" "" { Text "c:/workspace/8bitbrain/lpm_divide0.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide0 " "Info: Found entity 1: lpm_divide0" {  } { { "lpm_divide0.vhd" "" { Text "c:/workspace/8bitbrain/lpm_divide0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brain_pkg.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file brain_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 brain_pkg " "Info: Found design unit 1: brain_pkg" {  } { { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 5 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 brain_pkg-body " "Info: Found design unit 2: brain_pkg-body" {  } { { "brain_pkg.vhd" "" { Text "c:/workspace/8bitbrain/brain_pkg.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controllertest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file controllertest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controllertest " "Info: Found entity 1: controllertest" {  } { { "controllertest.bdf" "" { Schematic "c:/workspace/8bitbrain/controllertest.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p2stest.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file p2stest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 p2stest " "Info: Found entity 1: p2stest" {  } { { "p2stest.bdf" "" { Schematic "c:/workspace/8bitbrain/p2stest.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "8bitbrain " "Info: Elaborating entity \"8bitbrain\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst7 " "Warning: Block or symbol \"NOT\" of instance \"inst7\" overlaps another block or symbol" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 152 48 96 184 "inst7" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst8 " "Warning: Block or symbol \"NOT\" of instance \"inst8\" overlaps another block or symbol" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 232 -8 40 264 "inst8" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s2p s2p:inst " "Info: Elaborating entity \"s2p\" for hierarchy \"s2p:inst\"" {  } { { "8bitbrain.bdf" "inst" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 32 -112 40 160 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p2s p2s:inst5 " "Info: Elaborating entity \"p2s\" for hierarchy \"p2s:inst5\"" {  } { { "8bitbrain.bdf" "inst5" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 88 1648 1808 216 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_ioclk p2s.vhd(30) " "Warning (10492): VHDL Process Statement warning at p2s.vhd(30): signal \"i_ioclk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "p2s.vhd" "" { Text "c:/workspace/8bitbrain/p2s.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "wavegenerator.bdf 1 1 " "Warning: Using design file wavegenerator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 wavegenerator " "Info: Found entity 1: wavegenerator" {  } { { "wavegenerator.bdf" "" { Schematic "c:/workspace/8bitbrain/wavegenerator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wavegenerator wavegenerator:inst6 " "Info: Elaborating entity \"wavegenerator\" for hierarchy \"wavegenerator:inst6\"" {  } { { "8bitbrain.bdf" "inst6" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 200 512 720 328 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "voice_sel " "Warning: Pin \"voice_sel\" not connected" {  } { { "wavegenerator.bdf" "" { Schematic "c:/workspace/8bitbrain/wavegenerator.bdf" { { 536 16 184 552 "voice_sel\[2..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "altsyncram0.tdf 1 1 " "Warning: Using design file altsyncram0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram0 " "Info: Found entity 1: altsyncram0" {  } { { "altsyncram0.tdf" "" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram0 wavegenerator:inst6\|altsyncram0:inst3 " "Info: Elaborating entity \"altsyncram0\" for hierarchy \"wavegenerator:inst6\|altsyncram0:inst3\"" {  } { { "wavegenerator.bdf" "inst3" { Schematic "c:/workspace/8bitbrain/wavegenerator.bdf" { { 136 344 600 248 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wavegenerator:inst6\|altsyncram0:inst3\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"wavegenerator:inst6\|altsyncram0:inst3\|altsyncram:altsyncram_component\"" {  } { { "altsyncram0.tdf" "altsyncram_component" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "wavegenerator:inst6\|altsyncram0:inst3\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"wavegenerator:inst6\|altsyncram0:inst3\|altsyncram:altsyncram_component\"" {  } { { "altsyncram0.tdf" "" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wavegenerator:inst6\|altsyncram0:inst3\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"wavegenerator:inst6\|altsyncram0:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Info: Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Info: Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Info: Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Info: Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Info: Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE square.mif " "Info: Parameter \"INIT_FILE\" = \"square.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Info: Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altsyncram0.tdf" "" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pra1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_pra1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pra1 " "Info: Found entity 1: altsyncram_pra1" {  } { { "db/altsyncram_pra1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_pra1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pra1 wavegenerator:inst6\|altsyncram0:inst3\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated " "Info: Elaborating entity \"altsyncram_pra1\" for hierarchy \"wavegenerator:inst6\|altsyncram0:inst3\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addrgen wavegenerator:inst6\|addrgen:inst " "Info: Elaborating entity \"addrgen\" for hierarchy \"wavegenerator:inst6\|addrgen:inst\"" {  } { { "wavegenerator.bdf" "inst" { Schematic "c:/workspace/8bitbrain/wavegenerator.bdf" { { 136 152 304 232 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "none addrgen.vhd(18) " "Warning (10036): Verilog HDL or VHDL warning at addrgen.vhd(18): object \"none\" assigned a value but never read" {  } { { "addrgen.vhd" "" { Text "c:/workspace/8bitbrain/addrgen.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide0 wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1 " "Info: Elaborating entity \"lpm_divide0\" for hierarchy \"wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\"" {  } { { "addrgen.vhd" "div1" { Text "c:/workspace/8bitbrain/addrgen.vhd" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component " "Info: Elaborating entity \"lpm_divide\" for hierarchy \"wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\"" {  } { { "lpm_divide0.vhd" "lpm_divide_component" { Text "c:/workspace/8bitbrain/lpm_divide0.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component " "Info: Elaborated megafunction instantiation \"wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\"" {  } { { "lpm_divide0.vhd" "" { Text "c:/workspace/8bitbrain/lpm_divide0.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component " "Info: Instantiated megafunction \"wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Info: Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Info: Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Info: Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Info: Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 13 " "Info: Parameter \"lpm_widthd\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 18 " "Info: Parameter \"lpm_widthn\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_divide0.vhd" "" { Text "c:/workspace/8bitbrain/lpm_divide0.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gft.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_gft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gft " "Info: Found entity 1: lpm_divide_gft" {  } { { "db/lpm_divide_gft.tdf" "" { Text "c:/workspace/8bitbrain/db/lpm_divide_gft.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_gft wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated " "Info: Elaborating entity \"lpm_divide_gft\" for hierarchy \"wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_q8i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_q8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_q8i " "Info: Found entity 1: sign_div_unsign_q8i" {  } { { "db/sign_div_unsign_q8i.tdf" "" { Text "c:/workspace/8bitbrain/db/sign_div_unsign_q8i.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_q8i wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider " "Info: Elaborating entity \"sign_div_unsign_q8i\" for hierarchy \"wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\"" {  } { { "db/lpm_divide_gft.tdf" "divider" { Text "c:/workspace/8bitbrain/db/lpm_divide_gft.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8nf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_8nf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8nf " "Info: Found entity 1: alt_u_div_8nf" {  } { { "db/alt_u_div_8nf.tdf" "" { Text "c:/workspace/8bitbrain/db/alt_u_div_8nf.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_8nf wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider " "Info: Elaborating entity \"alt_u_div_8nf\" for hierarchy \"wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\"" {  } { { "db/sign_div_unsign_q8i.tdf" "divider" { Text "c:/workspace/8bitbrain/db/sign_div_unsign_q8i.tdf" 33 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "c:/workspace/8bitbrain/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lkc wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|add_sub_lkc:add_sub_0 " "Info: Elaborating entity \"add_sub_lkc\" for hierarchy \"wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|add_sub_lkc:add_sub_0\"" {  } { { "db/alt_u_div_8nf.tdf" "add_sub_0" { Text "c:/workspace/8bitbrain/db/alt_u_div_8nf.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "c:/workspace/8bitbrain/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mkc wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|add_sub_mkc:add_sub_1 " "Info: Elaborating entity \"add_sub_mkc\" for hierarchy \"wavegenerator:inst6\|addrgen:inst\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|add_sub_mkc:add_sub_1\"" {  } { { "db/alt_u_div_8nf.tdf" "add_sub_1" { Text "c:/workspace/8bitbrain/db/alt_u_div_8nf.tdf" 45 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst1 " "Info: Elaborating entity \"controller\" for hierarchy \"controller:inst1\"" {  } { { "8bitbrain.bdf" "inst1" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 56 200 440 344 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VASDRld controller.vhd(16) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(16): used implicit default value for signal \"VASDRld\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VASDRout controller.vhd(17) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(17): used implicit default value for signal \"VASDRout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "q controller.vhd(17) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(17): used implicit default value for signal \"q\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "voice_sel controller.vhd(18) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(18): used implicit default value for signal \"voice_sel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VASDR_sel controller.vhd(18) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(18): used implicit default value for signal \"VASDR_sel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "q_ld controller.vhd(19) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(19): used implicit default value for signal \"q_ld\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "filtfreq_ld controller.vhd(19) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(19): used implicit default value for signal \"filtfreq_ld\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "filter_freq controller.vhd(21) " "Warning (10541): VHDL Signal Declaration warning at controller.vhd(21): used implicit default value for signal \"filter_freq\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "diff_trig_vec controller.vhd(27) " "Warning (10036): Verilog HDL or VHDL warning at controller.vhd(27): object \"diff_trig_vec\" assigned a value but never read" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "curbtns controller.vhd(82) " "Warning (10492): VHDL Process Statement warning at controller.vhd(82): signal \"curbtns\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "play_vec controller.vhd(271) " "Warning (10492): VHDL Process Statement warning at controller.vhd(271): signal \"play_vec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev_play_vec controller.vhd(271) " "Warning (10492): VHDL Process Statement warning at controller.vhd(271): signal \"prev_play_vec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trig_vec controller.vhd(273) " "Warning (10492): VHDL Process Statement warning at controller.vhd(273): signal \"trig_vec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prev_trig_vec controller.vhd(273) " "Warning (10492): VHDL Process Statement warning at controller.vhd(273): signal \"prev_trig_vec\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "c:/workspace/8bitbrain/controller.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulator modulator:inst3 " "Info: Elaborating entity \"modulator\" for hierarchy \"modulator:inst3\"" {  } { { "8bitbrain.bdf" "inst3" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 96 800 1008 320 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VASDRout modulator.vhd(11) " "Warning (10541): VHDL Signal Declaration warning at modulator.vhd(11): used implicit default value for signal \"VASDRout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "modulator.vhd" "" { Text "c:/workspace/8bitbrain/modulator.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wave2 modulator.vhd(12) " "Warning (10541): VHDL Signal Declaration warning at modulator.vhd(12): used implicit default value for signal \"wave2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "modulator.vhd" "" { Text "c:/workspace/8bitbrain/modulator.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wave3 modulator.vhd(12) " "Warning (10541): VHDL Signal Declaration warning at modulator.vhd(12): used implicit default value for signal \"wave3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "modulator.vhd" "" { Text "c:/workspace/8bitbrain/modulator.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mixer mixer:inst2 " "Info: Elaborating entity \"mixer\" for hierarchy \"mixer:inst2\"" {  } { { "8bitbrain.bdf" "inst2" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 120 1048 1248 216 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bps3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bps3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bps3 " "Info: Found entity 1: altsyncram_bps3" {  } { { "db/altsyncram_bps3.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_bps3.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Info: Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "c:/workspace/8bitbrain/db/mux_aoc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Info: Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "c:/workspace/8bitbrain/db/decode_rqf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pbi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_pbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pbi " "Info: Found entity 1: cntr_pbi" {  } { { "db/cntr_pbi.tdf" "" { Text "c:/workspace/8bitbrain/db/cntr_pbi.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Info: Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "c:/workspace/8bitbrain/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Info: Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "c:/workspace/8bitbrain/db/cntr_02j.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Info: Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "c:/workspace/8bitbrain/db/cntr_sbi.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Info: Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "c:/workspace/8bitbrain/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Info: Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "c:/workspace/8bitbrain/db/cntr_gui.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Info: Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "c:/workspace/8bitbrain/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wavegenerator:inst6\|altsyncram0:inst5\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"wavegenerator:inst6\|altsyncram0:inst5\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_pra1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_pra1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "altsyncram0.tdf" "" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 48 2 0 } } { "wavegenerator.bdf" "" { Schematic "c:/workspace/8bitbrain/wavegenerator.bdf" { { 416 328 584 528 "inst5" "" } } } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 200 512 720 328 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wavegenerator:inst6\|altsyncram0:inst5\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"wavegenerator:inst6\|altsyncram0:inst5\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_pra1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_pra1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "altsyncram0.tdf" "" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 48 2 0 } } { "wavegenerator.bdf" "" { Schematic "c:/workspace/8bitbrain/wavegenerator.bdf" { { 416 328 584 528 "inst5" "" } } } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 200 512 720 328 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wavegenerator:inst6\|altsyncram0:inst5\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"wavegenerator:inst6\|altsyncram0:inst5\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_pra1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_pra1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "altsyncram0.tdf" "" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 48 2 0 } } { "wavegenerator.bdf" "" { Schematic "c:/workspace/8bitbrain/wavegenerator.bdf" { { 416 328 584 528 "inst5" "" } } } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 200 512 720 328 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wavegenerator:inst6\|altsyncram0:inst5\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"wavegenerator:inst6\|altsyncram0:inst5\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_pra1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_pra1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "altsyncram0.tdf" "" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 48 2 0 } } { "wavegenerator.bdf" "" { Schematic "c:/workspace/8bitbrain/wavegenerator.bdf" { { 416 328 584 528 "inst5" "" } } } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 200 512 720 328 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wavegenerator:inst6\|altsyncram0:inst5\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"wavegenerator:inst6\|altsyncram0:inst5\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_pra1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_pra1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "altsyncram0.tdf" "" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 48 2 0 } } { "wavegenerator.bdf" "" { Schematic "c:/workspace/8bitbrain/wavegenerator.bdf" { { 416 328 584 528 "inst5" "" } } } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 200 512 720 328 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wavegenerator:inst6\|altsyncram0:inst5\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"wavegenerator:inst6\|altsyncram0:inst5\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_pra1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_pra1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "altsyncram0.tdf" "" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 48 2 0 } } { "wavegenerator.bdf" "" { Schematic "c:/workspace/8bitbrain/wavegenerator.bdf" { { 416 328 584 528 "inst5" "" } } } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 200 512 720 328 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wavegenerator:inst6\|altsyncram0:inst5\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"wavegenerator:inst6\|altsyncram0:inst5\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_pra1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_pra1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "altsyncram0.tdf" "" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 48 2 0 } } { "wavegenerator.bdf" "" { Schematic "c:/workspace/8bitbrain/wavegenerator.bdf" { { 416 328 584 528 "inst5" "" } } } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 200 512 720 328 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wavegenerator:inst6\|altsyncram0:inst5\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"wavegenerator:inst6\|altsyncram0:inst5\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_pra1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_pra1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "altsyncram0.tdf" "" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 48 2 0 } } { "wavegenerator.bdf" "" { Schematic "c:/workspace/8bitbrain/wavegenerator.bdf" { { 416 328 584 528 "inst5" "" } } } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 200 512 720 328 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wavegenerator:inst6\|altsyncram0:inst5\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[8\] " "Warning (14320): Synthesized away node \"wavegenerator:inst6\|altsyncram0:inst5\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_pra1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_pra1.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "altsyncram0.tdf" "" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 48 2 0 } } { "wavegenerator.bdf" "" { Schematic "c:/workspace/8bitbrain/wavegenerator.bdf" { { 416 328 584 528 "inst5" "" } } } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 200 512 720 328 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wavegenerator:inst6\|altsyncram0:inst5\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[9\] " "Warning (14320): Synthesized away node \"wavegenerator:inst6\|altsyncram0:inst5\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_pra1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_pra1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "altsyncram0.tdf" "" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 48 2 0 } } { "wavegenerator.bdf" "" { Schematic "c:/workspace/8bitbrain/wavegenerator.bdf" { { 416 328 584 528 "inst5" "" } } } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 200 512 720 328 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wavegenerator:inst6\|altsyncram0:inst5\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[10\] " "Warning (14320): Synthesized away node \"wavegenerator:inst6\|altsyncram0:inst5\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_pra1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_pra1.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "altsyncram0.tdf" "" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 48 2 0 } } { "wavegenerator.bdf" "" { Schematic "c:/workspace/8bitbrain/wavegenerator.bdf" { { 416 328 584 528 "inst5" "" } } } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 200 512 720 328 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wavegenerator:inst6\|altsyncram0:inst5\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[11\] " "Warning (14320): Synthesized away node \"wavegenerator:inst6\|altsyncram0:inst5\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_pra1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_pra1.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "altsyncram0.tdf" "" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 48 2 0 } } { "wavegenerator.bdf" "" { Schematic "c:/workspace/8bitbrain/wavegenerator.bdf" { { 416 328 584 528 "inst5" "" } } } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 200 512 720 328 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wavegenerator:inst6\|altsyncram0:inst4\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"wavegenerator:inst6\|altsyncram0:inst4\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_pra1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_pra1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "altsyncram0.tdf" "" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 48 2 0 } } { "wavegenerator.bdf" "" { Schematic "c:/workspace/8bitbrain/wavegenerator.bdf" { { 272 336 592 384 "inst4" "" } } } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 200 512 720 328 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wavegenerator:inst6\|altsyncram0:inst4\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"wavegenerator:inst6\|altsyncram0:inst4\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_pra1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_pra1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "altsyncram0.tdf" "" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 48 2 0 } } { "wavegenerator.bdf" "" { Schematic "c:/workspace/8bitbrain/wavegenerator.bdf" { { 272 336 592 384 "inst4" "" } } } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 200 512 720 328 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wavegenerator:inst6\|altsyncram0:inst4\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"wavegenerator:inst6\|altsyncram0:inst4\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_pra1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_pra1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "altsyncram0.tdf" "" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 48 2 0 } } { "wavegenerator.bdf" "" { Schematic "c:/workspace/8bitbrain/wavegenerator.bdf" { { 272 336 592 384 "inst4" "" } } } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 200 512 720 328 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wavegenerator:inst6\|altsyncram0:inst4\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"wavegenerator:inst6\|altsyncram0:inst4\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_pra1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_pra1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "altsyncram0.tdf" "" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 48 2 0 } } { "wavegenerator.bdf" "" { Schematic "c:/workspace/8bitbrain/wavegenerator.bdf" { { 272 336 592 384 "inst4" "" } } } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 200 512 720 328 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wavegenerator:inst6\|altsyncram0:inst4\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"wavegenerator:inst6\|altsyncram0:inst4\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_pra1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_pra1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "altsyncram0.tdf" "" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 48 2 0 } } { "wavegenerator.bdf" "" { Schematic "c:/workspace/8bitbrain/wavegenerator.bdf" { { 272 336 592 384 "inst4" "" } } } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 200 512 720 328 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wavegenerator:inst6\|altsyncram0:inst4\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"wavegenerator:inst6\|altsyncram0:inst4\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_pra1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_pra1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "altsyncram0.tdf" "" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 48 2 0 } } { "wavegenerator.bdf" "" { Schematic "c:/workspace/8bitbrain/wavegenerator.bdf" { { 272 336 592 384 "inst4" "" } } } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 200 512 720 328 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wavegenerator:inst6\|altsyncram0:inst4\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"wavegenerator:inst6\|altsyncram0:inst4\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_pra1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_pra1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "altsyncram0.tdf" "" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 48 2 0 } } { "wavegenerator.bdf" "" { Schematic "c:/workspace/8bitbrain/wavegenerator.bdf" { { 272 336 592 384 "inst4" "" } } } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 200 512 720 328 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wavegenerator:inst6\|altsyncram0:inst4\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"wavegenerator:inst6\|altsyncram0:inst4\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_pra1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_pra1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "altsyncram0.tdf" "" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 48 2 0 } } { "wavegenerator.bdf" "" { Schematic "c:/workspace/8bitbrain/wavegenerator.bdf" { { 272 336 592 384 "inst4" "" } } } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 200 512 720 328 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wavegenerator:inst6\|altsyncram0:inst4\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[8\] " "Warning (14320): Synthesized away node \"wavegenerator:inst6\|altsyncram0:inst4\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_pra1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_pra1.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "altsyncram0.tdf" "" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 48 2 0 } } { "wavegenerator.bdf" "" { Schematic "c:/workspace/8bitbrain/wavegenerator.bdf" { { 272 336 592 384 "inst4" "" } } } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 200 512 720 328 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wavegenerator:inst6\|altsyncram0:inst4\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[9\] " "Warning (14320): Synthesized away node \"wavegenerator:inst6\|altsyncram0:inst4\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_pra1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_pra1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "altsyncram0.tdf" "" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 48 2 0 } } { "wavegenerator.bdf" "" { Schematic "c:/workspace/8bitbrain/wavegenerator.bdf" { { 272 336 592 384 "inst4" "" } } } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 200 512 720 328 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wavegenerator:inst6\|altsyncram0:inst4\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[10\] " "Warning (14320): Synthesized away node \"wavegenerator:inst6\|altsyncram0:inst4\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_pra1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_pra1.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "altsyncram0.tdf" "" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 48 2 0 } } { "wavegenerator.bdf" "" { Schematic "c:/workspace/8bitbrain/wavegenerator.bdf" { { 272 336 592 384 "inst4" "" } } } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 200 512 720 328 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wavegenerator:inst6\|altsyncram0:inst4\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[11\] " "Warning (14320): Synthesized away node \"wavegenerator:inst6\|altsyncram0:inst4\|altsyncram:altsyncram_component\|altsyncram_pra1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_pra1.tdf" "" { Text "c:/workspace/8bitbrain/db/altsyncram_pra1.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "altsyncram0.tdf" "" { Text "c:/workspace/8bitbrain/altsyncram0.tdf" 48 2 0 } } { "wavegenerator.bdf" "" { Schematic "c:/workspace/8bitbrain/wavegenerator.bdf" { { 272 336 592 384 "inst4" "" } } } } { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 200 512 720 328 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "156 100 " "Info: 156 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:inst1\|play_vec\[1\] " "Info: Register \"controller:inst1\|play_vec\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:inst1\|play_vec\[0\] " "Info: Register \"controller:inst1\|play_vec\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:inst1\|prev_play_vec\[1\] " "Info: Register \"controller:inst1\|prev_play_vec\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:inst1\|prev_play_vec\[0\] " "Info: Register \"controller:inst1\|prev_play_vec\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:inst1\|freq3\[0\] " "Info: Register \"controller:inst1\|freq3\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:inst1\|freq2\[12\] " "Info: Register \"controller:inst1\|freq2\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:inst1\|freq2\[11\] " "Info: Register \"controller:inst1\|freq2\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:inst1\|freq2\[10\] " "Info: Register \"controller:inst1\|freq2\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:inst1\|freq2\[9\] " "Info: Register \"controller:inst1\|freq2\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:inst1\|freq2\[8\] " "Info: Register \"controller:inst1\|freq2\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:inst1\|freq2\[7\] " "Info: Register \"controller:inst1\|freq2\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:inst1\|freq2\[6\] " "Info: Register \"controller:inst1\|freq2\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:inst1\|freq2\[5\] " "Info: Register \"controller:inst1\|freq2\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:inst1\|freq2\[4\] " "Info: Register \"controller:inst1\|freq2\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:inst1\|freq2\[3\] " "Info: Register \"controller:inst1\|freq2\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:inst1\|freq2\[2\] " "Info: Register \"controller:inst1\|freq2\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:inst1\|freq2\[1\] " "Info: Register \"controller:inst1\|freq2\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:inst1\|freq2\[0\] " "Info: Register \"controller:inst1\|freq2\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:inst1\|freq3\[12\] " "Info: Register \"controller:inst1\|freq3\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:inst1\|freq3\[11\] " "Info: Register \"controller:inst1\|freq3\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:inst1\|freq3\[10\] " "Info: Register \"controller:inst1\|freq3\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:inst1\|freq3\[9\] " "Info: Register \"controller:inst1\|freq3\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:inst1\|freq3\[8\] " "Info: Register \"controller:inst1\|freq3\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:inst1\|freq3\[7\] " "Info: Register \"controller:inst1\|freq3\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:inst1\|freq3\[6\] " "Info: Register \"controller:inst1\|freq3\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:inst1\|freq3\[5\] " "Info: Register \"controller:inst1\|freq3\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:inst1\|freq3\[4\] " "Info: Register \"controller:inst1\|freq3\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:inst1\|freq3\[3\] " "Info: Register \"controller:inst1\|freq3\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:inst1\|freq3\[2\] " "Info: Register \"controller:inst1\|freq3\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "controller:inst1\|freq3\[1\] " "Info: Register \"controller:inst1\|freq3\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|addr\[2\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|addr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|addr\[1\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|addr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|addr\[0\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|addr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|addr\[3\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|addr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|addr\[4\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|addr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|addr\[5\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|addr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|addr\[6\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|addr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|tmp_addr\[0\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|tmp_addr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|tmp_addr\[1\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|tmp_addr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|tmp_addr\[2\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|tmp_addr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|tmp_addr\[3\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|tmp_addr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|tmp_addr\[4\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|tmp_addr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|tmp_addr\[5\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|tmp_addr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|tmp_addr\[6\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|tmp_addr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|count\[0\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|count\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|count\[1\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|count\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|count\[2\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|count\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|count\[3\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|count\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|count\[4\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|count\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|count\[5\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|count\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|count\[6\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|count\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|count\[7\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|count\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|count\[8\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|count\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|count\[9\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|count\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|count\[10\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|count\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|count\[11\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|count\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|count\[12\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|count\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|count\[13\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|count\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|count\[14\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|count\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|count\[15\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|count\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|count\[16\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|count\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|count\[17\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|count\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[12\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[11\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[10\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[9\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[8\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[7\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[6\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[5\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[4\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[3\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[2\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[1\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[0\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFDenominator\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFQuotient\[17\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFQuotient\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFQuotient\[16\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFQuotient\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFQuotient\[15\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFQuotient\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFQuotient\[14\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFQuotient\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFQuotient\[13\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFQuotient\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFQuotient\[12\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFQuotient\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFQuotient\[11\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFQuotient\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFQuotient\[10\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFQuotient\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFQuotient\[9\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFQuotient\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFStage\[8\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFStage\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFStage\[7\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFStage\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFStage\[6\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFStage\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFStage\[5\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFStage\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFStage\[4\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFStage\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFStage\[3\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFStage\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFStage\[2\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFStage\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFStage\[1\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFStage\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFStage\[0\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst7\|lpm_divide0:div1\|lpm_divide:lpm_divide_component\|lpm_divide_gft:auto_generated\|sign_div_unsign_q8i:divider\|alt_u_div_8nf:divider\|DFFStage\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst6\|addr\[2\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst6\|addr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst6\|addr\[1\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst6\|addr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst6\|addr\[0\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst6\|addr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst6\|addr\[3\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst6\|addr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst6\|addr\[4\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst6\|addr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst6\|addr\[5\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst6\|addr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "wavegenerator:inst6\|addrgen:inst6\|addr\[6\] " "Info: Register \"wavegenerator:inst6\|addrgen:inst6\|addr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_LIST_TRUNCATED" "100 " "Info: List truncated at 100 items" {  } {  } 0 0 "List truncated at %1!d! items" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_buffer_manager.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 88 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 41 " "Info: Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 41 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 0 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Warning: Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "edit_change_rot\[1\] " "Warning (15610): No output dependent on input pin \"edit_change_rot\[1\]\"" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 192 -24 168 208 "edit_change_rot\[1..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "edit_change_rot\[0\] " "Warning (15610): No output dependent on input pin \"edit_change_rot\[0\]\"" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 192 -24 168 208 "edit_change_rot\[1..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "edit_select_rot\[1\] " "Warning (15610): No output dependent on input pin \"edit_select_rot\[1\]\"" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 176 -16 168 192 "edit_select_rot\[1..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "edit_select_rot\[0\] " "Warning (15610): No output dependent on input pin \"edit_select_rot\[0\]\"" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 176 -16 168 192 "edit_select_rot\[1..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wave_bank_rot\[1\] " "Warning (15610): No output dependent on input pin \"wave_bank_rot\[1\]\"" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 224 -24 168 240 "wave_bank_rot\[1..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wave_bank_rot\[0\] " "Warning (15610): No output dependent on input pin \"wave_bank_rot\[0\]\"" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 224 -24 168 240 "wave_bank_rot\[1..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "waveform_rot\[1\] " "Warning (15610): No output dependent on input pin \"waveform_rot\[1\]\"" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 208 -16 168 224 "waveform_rot\[1..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "waveform_rot\[0\] " "Warning (15610): No output dependent on input pin \"waveform_rot\[0\]\"" {  } { { "8bitbrain.bdf" "" { Schematic "c:/workspace/8bitbrain/8bitbrain.bdf" { { 208 -16 168 224 "waveform_rot\[1..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1358 " "Info: Implemented 1358 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Info: Implemented 30 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1288 " "Info: Implemented 1288 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 19 00:46:52 2010 " "Info: Processing ended: Fri Feb 19 00:46:52 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
