INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga/kitap1b/27_ring_counter/27_ring_counter.srcs/sources_1/new/ring_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ring_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga/kitap1b/27_ring_counter/27_ring_counter.srcs/sim_1/new/ring_counter_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ring_counter_sim'
