// parasoft-begin-suppress MISRA2012-RULE-1_1_b_c90-2 "C90 - limits"
// parasoft-begin-suppress MISRA2012-RULE-1_1_b_c99-2 "C99 - limits"

// parasoft-begin-suppress MISRA2012-RULE-5_4_b_c90-2 "C90 - similar names"
// parasoft-begin-suppress MISRA2012-RULE-5_4_b_c99-2 "C99 - similar names"

/**********************************************************************
 * __LICENCE_BODY_COPYRIGHT__
 * __LICENCE_BODY_CADENCE__
 *
 * THIS FILE IS AUTOMATICALLY GENERATED, DO NOT EDIT
 *
 **********************************************************************/

#ifndef REG_MIPI_I3C_REGS_MACROS_H_
#define REG_MIPI_I3C_REGS_MACROS_H_

#define MIPI__DEV_ID_READ_MASK                                       0xFFFFFFFFU
#define MIPI__DEV_ID_WRITE_MASK                                      0xFFFFFFFFU
#define MIPI__DEV_ID__DEV_ID_MASK                                    0x0000FFFFU
#define MIPI__DEV_ID__DEV_ID_SHIFT                                            0U
#define MIPI__DEV_ID__DEV_ID_WIDTH                                           16U
#define MIPI__DEV_ID__RSVD0_MASK                                     0xFFFF0000U
#define MIPI__DEV_ID__RSVD0_SHIFT                                            16U
#define MIPI__DEV_ID__RSVD0_WIDTH                                            16U

#define MIPI__CONF_STATUS0_READ_MASK                                 0xFFFFFFFFU
#define MIPI__CONF_STATUS0_WRITE_MASK                                0xFFFFFFFFU
#define MIPI__CONF_STATUS0__DEVS_NUM_MASK                            0x0000000FU
#define MIPI__CONF_STATUS0__DEVS_NUM_SHIFT                                    0U
#define MIPI__CONF_STATUS0__DEVS_NUM_WIDTH                                    4U
#define MIPI__CONF_STATUS0__DEV_ROLE_MASK                            0x00000010U
#define MIPI__CONF_STATUS0__DEV_ROLE_SHIFT                                    4U
#define MIPI__CONF_STATUS0__DEV_ROLE_WIDTH                                    1U
#define MIPI__CONF_STATUS0__DEV_ROLE_WOCLR                                    0U
#define MIPI__CONF_STATUS0__DEV_ROLE_WOSET                                    0U
#define MIPI__CONF_STATUS0__DDR_MASK                                 0x00000020U
#define MIPI__CONF_STATUS0__DDR_SHIFT                                         5U
#define MIPI__CONF_STATUS0__DDR_WIDTH                                         1U
#define MIPI__CONF_STATUS0__DDR_WOCLR                                         0U
#define MIPI__CONF_STATUS0__DDR_WOSET                                         0U
#define MIPI__CONF_STATUS0__IBIR_MEM_DEPTH_MASK                      0x000000C0U
#define MIPI__CONF_STATUS0__IBIR_MEM_DEPTH_SHIFT                              6U
#define MIPI__CONF_STATUS0__IBIR_MEM_DEPTH_WIDTH                              2U
#define MIPI__CONF_STATUS0__GPI_NUM_MASK                             0x0000FF00U
#define MIPI__CONF_STATUS0__GPI_NUM_SHIFT                                     8U
#define MIPI__CONF_STATUS0__GPI_NUM_WIDTH                                     8U
#define MIPI__CONF_STATUS0__GPO_NUM_MASK                             0x00FF0000U
#define MIPI__CONF_STATUS0__GPO_NUM_SHIFT                                    16U
#define MIPI__CONF_STATUS0__GPO_NUM_WIDTH                                     8U
#define MIPI__CONF_STATUS0__ASF_MASK                                 0x1F000000U
#define MIPI__CONF_STATUS0__ASF_SHIFT                                        24U
#define MIPI__CONF_STATUS0__ASF_WIDTH                                         5U
#define MIPI__CONF_STATUS0__CMDR_MEM_DEPTH_MASK                      0xE0000000U
#define MIPI__CONF_STATUS0__CMDR_MEM_DEPTH_SHIFT                             29U
#define MIPI__CONF_STATUS0__CMDR_MEM_DEPTH_WIDTH                              3U

#define MIPI__CONF_STATUS1_READ_MASK                                 0xFFFFFFFFU
#define MIPI__CONF_STATUS1_WRITE_MASK                                0xFFFFFFFFU
#define MIPI__CONF_STATUS1__TX_MEM_DEPTH_MASK                        0x0000001FU
#define MIPI__CONF_STATUS1__TX_MEM_DEPTH_SHIFT                                0U
#define MIPI__CONF_STATUS1__TX_MEM_DEPTH_WIDTH                                5U
#define MIPI__CONF_STATUS1__RX_MEM_DEPTH_MASK                        0x000003E0U
#define MIPI__CONF_STATUS1__RX_MEM_DEPTH_SHIFT                                5U
#define MIPI__CONF_STATUS1__RX_MEM_DEPTH_WIDTH                                5U
#define MIPI__CONF_STATUS1__IBI_MEM_DEPTH_MASK                       0x00001C00U
#define MIPI__CONF_STATUS1__IBI_MEM_DEPTH_SHIFT                              10U
#define MIPI__CONF_STATUS1__IBI_MEM_DEPTH_WIDTH                               3U
#define MIPI__CONF_STATUS1__RSVD0_MASK                               0x0000E000U
#define MIPI__CONF_STATUS1__RSVD0_SHIFT                                      13U
#define MIPI__CONF_STATUS1__RSVD0_WIDTH                                       3U
#define MIPI__CONF_STATUS1__SLV_DDR_TX_MEM_DEPTH_MASK                0x001F0000U
#define MIPI__CONF_STATUS1__SLV_DDR_TX_MEM_DEPTH_SHIFT                       16U
#define MIPI__CONF_STATUS1__SLV_DDR_TX_MEM_DEPTH_WIDTH                        5U
#define MIPI__CONF_STATUS1__SLV_DDR_RX_MEM_DEPTH_MASK                0x03E00000U
#define MIPI__CONF_STATUS1__SLV_DDR_RX_MEM_DEPTH_SHIFT                       21U
#define MIPI__CONF_STATUS1__SLV_DDR_RX_MEM_DEPTH_WIDTH                        5U
#define MIPI__CONF_STATUS1__CMD_MEM_DEPTH_MASK                       0x0C000000U
#define MIPI__CONF_STATUS1__CMD_MEM_DEPTH_SHIFT                              26U
#define MIPI__CONF_STATUS1__CMD_MEM_DEPTH_WIDTH                               2U
#define MIPI__CONF_STATUS1__IBI_HW_RES_MASK                          0xF0000000U
#define MIPI__CONF_STATUS1__IBI_HW_RES_SHIFT                                 28U
#define MIPI__CONF_STATUS1__IBI_HW_RES_WIDTH                                  4U

#define MIPI__CTRL_READ_MASK                                         0xD00001CBU
#define MIPI__CTRL_WRITE_MASK                                        0xD00001CBU
#define MIPI__CTRL__BUS_MODE_MASK                                    0x00000003U
#define MIPI__CTRL__BUS_MODE_SHIFT                                            0U
#define MIPI__CTRL__BUS_MODE_WIDTH                                            2U
#define MIPI__CTRL__AHDR_OPT_MASK                                    0x00000008U
#define MIPI__CTRL__AHDR_OPT_SHIFT                                            3U
#define MIPI__CTRL__AHDR_OPT_WIDTH                                            1U
#define MIPI__CTRL__AHDR_OPT_WOCLR                                            0U
#define MIPI__CTRL__AHDR_OPT_WOSET                                            0U
#define MIPI__CTRL__MST_INIT_MASK                                    0x00000010U
#define MIPI__CTRL__MST_INIT_SHIFT                                            4U
#define MIPI__CTRL__MST_INIT_WIDTH                                            1U
#define MIPI__CTRL__MST_INIT_WOCLR                                            0U
#define MIPI__CTRL__MST_INIT_WOSET                                            0U
#define MIPI__CTRL__HJ_INIT_MASK                                     0x00000020U
#define MIPI__CTRL__HJ_INIT_SHIFT                                             5U
#define MIPI__CTRL__HJ_INIT_WIDTH                                             1U
#define MIPI__CTRL__HJ_INIT_WOCLR                                             0U
#define MIPI__CTRL__HJ_INIT_WOSET                                             0U
#define MIPI__CTRL__HJ_ACK_MASK                                      0x00000040U
#define MIPI__CTRL__HJ_ACK_SHIFT                                              6U
#define MIPI__CTRL__HJ_ACK_WIDTH                                              1U
#define MIPI__CTRL__HJ_ACK_WOCLR                                              0U
#define MIPI__CTRL__HJ_ACK_WOSET                                              0U
#define MIPI__CTRL__MST_ACK_MASK                                     0x00000080U
#define MIPI__CTRL__MST_ACK_SHIFT                                             7U
#define MIPI__CTRL__MST_ACK_WIDTH                                             1U
#define MIPI__CTRL__MST_ACK_WOCLR                                             0U
#define MIPI__CTRL__MST_ACK_WOSET                                             0U
#define MIPI__CTRL__HJ_DISEC_MASK                                    0x00000100U
#define MIPI__CTRL__HJ_DISEC_SHIFT                                            8U
#define MIPI__CTRL__HJ_DISEC_WIDTH                                            1U
#define MIPI__CTRL__HJ_DISEC_WOCLR                                            0U
#define MIPI__CTRL__HJ_DISEC_WOSET                                            0U
#define MIPI__CTRL__MCS_EN_MASK                                      0x10000000U
#define MIPI__CTRL__MCS_EN_SHIFT                                             28U
#define MIPI__CTRL__MCS_EN_WIDTH                                              1U
#define MIPI__CTRL__MCS_EN_WOCLR                                              0U
#define MIPI__CTRL__MCS_EN_WOSET                                              0U
#define MIPI__CTRL__MCS_MASK                                         0x20000000U
#define MIPI__CTRL__MCS_SHIFT                                                29U
#define MIPI__CTRL__MCS_WIDTH                                                 1U
#define MIPI__CTRL__MCS_WOCLR                                                 0U
#define MIPI__CTRL__MCS_WOSET                                                 0U
#define MIPI__CTRL__HALT_EN_MASK                                     0x40000000U
#define MIPI__CTRL__HALT_EN_SHIFT                                            30U
#define MIPI__CTRL__HALT_EN_WIDTH                                             1U
#define MIPI__CTRL__HALT_EN_WOCLR                                             0U
#define MIPI__CTRL__HALT_EN_WOSET                                             0U
#define MIPI__CTRL__DEV_EN_MASK                                      0x80000000U
#define MIPI__CTRL__DEV_EN_SHIFT                                             31U
#define MIPI__CTRL__DEV_EN_WIDTH                                              1U
#define MIPI__CTRL__DEV_EN_WOCLR                                              0U
#define MIPI__CTRL__DEV_EN_WOSET                                              0U

#define MIPI__PRESCL_CTRL0_READ_MASK                                 0xFFFFFFFFU
#define MIPI__PRESCL_CTRL0_WRITE_MASK                                0xFFFFFFFFU
#define MIPI__PRESCL_CTRL0__I3C_MASK                                 0x000003FFU
#define MIPI__PRESCL_CTRL0__I3C_SHIFT                                         0U
#define MIPI__PRESCL_CTRL0__I3C_WIDTH                                        10U
#define MIPI__PRESCL_CTRL0__RSVD0_MASK                               0x0000FC00U
#define MIPI__PRESCL_CTRL0__RSVD0_SHIFT                                      10U
#define MIPI__PRESCL_CTRL0__RSVD0_WIDTH                                       6U
#define MIPI__PRESCL_CTRL0__I2C_MASK                                 0xFFFF0000U
#define MIPI__PRESCL_CTRL0__I2C_SHIFT                                        16U
#define MIPI__PRESCL_CTRL0__I2C_WIDTH                                        16U

#define MIPI__PRESCL_CTRL1_READ_MASK                                 0xFFFFFFFFU
#define MIPI__PRESCL_CTRL1_WRITE_MASK                                0xFFFFFFFFU
#define MIPI__PRESCL_CTRL1__OD_LOW_MASK                              0x000000FFU
#define MIPI__PRESCL_CTRL1__OD_LOW_SHIFT                                      0U
#define MIPI__PRESCL_CTRL1__OD_LOW_WIDTH                                      8U
#define MIPI__PRESCL_CTRL1__PP_LOW_MASK                              0x0000FF00U
#define MIPI__PRESCL_CTRL1__PP_LOW_SHIFT                                      8U
#define MIPI__PRESCL_CTRL1__PP_LOW_WIDTH                                      8U
#define MIPI__PRESCL_CTRL1__RSVD0_MASK                               0xFFFF0000U
#define MIPI__PRESCL_CTRL1__RSVD0_SHIFT                                      16U
#define MIPI__PRESCL_CTRL1__RSVD0_WIDTH                                      16U

#define MIPI__MST_IER_READ_MASK                                      0xFFFC0000U
#define MIPI__MST_IER_WRITE_MASK                                     0xFFFC0000U
#define MIPI__MST_IER__CMDR_OVF_MASK                                 0x00000001U
#define MIPI__MST_IER__CMDR_OVF_SHIFT                                         0U
#define MIPI__MST_IER__CMDR_OVF_WIDTH                                         1U
#define MIPI__MST_IER__CMDR_OVF_WOCLR                                         0U
#define MIPI__MST_IER__CMDR_OVF_WOSET                                         0U
#define MIPI__MST_IER__CMDR_UNF_MASK                                 0x00000002U
#define MIPI__MST_IER__CMDR_UNF_SHIFT                                         1U
#define MIPI__MST_IER__CMDR_UNF_WIDTH                                         1U
#define MIPI__MST_IER__CMDR_UNF_WOCLR                                         0U
#define MIPI__MST_IER__CMDR_UNF_WOSET                                         0U
#define MIPI__MST_IER__CMDR_THR_MASK                                 0x00000004U
#define MIPI__MST_IER__CMDR_THR_SHIFT                                         2U
#define MIPI__MST_IER__CMDR_THR_WIDTH                                         1U
#define MIPI__MST_IER__CMDR_THR_WOCLR                                         0U
#define MIPI__MST_IER__CMDR_THR_WOSET                                         0U
#define MIPI__MST_IER__CMDD_OVF_MASK                                 0x00000008U
#define MIPI__MST_IER__CMDD_OVF_SHIFT                                         3U
#define MIPI__MST_IER__CMDD_OVF_WIDTH                                         1U
#define MIPI__MST_IER__CMDD_OVF_WOCLR                                         0U
#define MIPI__MST_IER__CMDD_OVF_WOSET                                         0U
#define MIPI__MST_IER__CMDD_THR_MASK                                 0x00000010U
#define MIPI__MST_IER__CMDD_THR_SHIFT                                         4U
#define MIPI__MST_IER__CMDD_THR_WIDTH                                         1U
#define MIPI__MST_IER__CMDD_THR_WOCLR                                         0U
#define MIPI__MST_IER__CMDD_THR_WOSET                                         0U
#define MIPI__MST_IER__CMDD_EMP_MASK                                 0x00000020U
#define MIPI__MST_IER__CMDD_EMP_SHIFT                                         5U
#define MIPI__MST_IER__CMDD_EMP_WIDTH                                         1U
#define MIPI__MST_IER__CMDD_EMP_WOCLR                                         0U
#define MIPI__MST_IER__CMDD_EMP_WOSET                                         0U
#define MIPI__MST_IER__RX_UNF_MASK                                   0x00000040U
#define MIPI__MST_IER__RX_UNF_SHIFT                                           6U
#define MIPI__MST_IER__RX_UNF_WIDTH                                           1U
#define MIPI__MST_IER__RX_UNF_WOCLR                                           0U
#define MIPI__MST_IER__RX_UNF_WOSET                                           0U
#define MIPI__MST_IER__RX_THR_MASK                                   0x00000080U
#define MIPI__MST_IER__RX_THR_SHIFT                                           7U
#define MIPI__MST_IER__RX_THR_WIDTH                                           1U
#define MIPI__MST_IER__RX_THR_WOCLR                                           0U
#define MIPI__MST_IER__RX_THR_WOSET                                           0U
#define MIPI__MST_IER__IBIR_OVF_MASK                                 0x00000100U
#define MIPI__MST_IER__IBIR_OVF_SHIFT                                         8U
#define MIPI__MST_IER__IBIR_OVF_WIDTH                                         1U
#define MIPI__MST_IER__IBIR_OVF_WOCLR                                         0U
#define MIPI__MST_IER__IBIR_OVF_WOSET                                         0U
#define MIPI__MST_IER__IBIR_UNF_MASK                                 0x00000200U
#define MIPI__MST_IER__IBIR_UNF_SHIFT                                         9U
#define MIPI__MST_IER__IBIR_UNF_WIDTH                                         1U
#define MIPI__MST_IER__IBIR_UNF_WOCLR                                         0U
#define MIPI__MST_IER__IBIR_UNF_WOSET                                         0U
#define MIPI__MST_IER__IBIR_THR_MASK                                 0x00000400U
#define MIPI__MST_IER__IBIR_THR_SHIFT                                        10U
#define MIPI__MST_IER__IBIR_THR_WIDTH                                         1U
#define MIPI__MST_IER__IBIR_THR_WOCLR                                         0U
#define MIPI__MST_IER__IBIR_THR_WOSET                                         0U
#define MIPI__MST_IER__IBID_UNF_MASK                                 0x00000800U
#define MIPI__MST_IER__IBID_UNF_SHIFT                                        11U
#define MIPI__MST_IER__IBID_UNF_WIDTH                                         1U
#define MIPI__MST_IER__IBID_UNF_WOCLR                                         0U
#define MIPI__MST_IER__IBID_UNF_WOSET                                         0U
#define MIPI__MST_IER__IBID_THR_MASK                                 0x00001000U
#define MIPI__MST_IER__IBID_THR_SHIFT                                        12U
#define MIPI__MST_IER__IBID_THR_WIDTH                                         1U
#define MIPI__MST_IER__IBID_THR_WOCLR                                         0U
#define MIPI__MST_IER__IBID_THR_WOSET                                         0U
#define MIPI__MST_IER__RSVD0_MASK                                    0x00002000U
#define MIPI__MST_IER__RSVD0_SHIFT                                           13U
#define MIPI__MST_IER__RSVD0_WIDTH                                            1U
#define MIPI__MST_IER__RSVD0_WOCLR                                            0U
#define MIPI__MST_IER__RSVD0_WOSET                                            0U
#define MIPI__MST_IER__TX_OVF_MASK                                   0x00004000U
#define MIPI__MST_IER__TX_OVF_SHIFT                                          14U
#define MIPI__MST_IER__TX_OVF_WIDTH                                           1U
#define MIPI__MST_IER__TX_OVF_WOCLR                                           0U
#define MIPI__MST_IER__TX_OVF_WOSET                                           0U
#define MIPI__MST_IER__TX_THR_MASK                                   0x00008000U
#define MIPI__MST_IER__TX_THR_SHIFT                                          15U
#define MIPI__MST_IER__TX_THR_WIDTH                                           1U
#define MIPI__MST_IER__TX_THR_WOCLR                                           0U
#define MIPI__MST_IER__TX_THR_WOSET                                           0U
#define MIPI__MST_IER__IMM_COMP_MASK                                 0x00010000U
#define MIPI__MST_IER__IMM_COMP_SHIFT                                        16U
#define MIPI__MST_IER__IMM_COMP_WIDTH                                         1U
#define MIPI__MST_IER__IMM_COMP_WOCLR                                         0U
#define MIPI__MST_IER__IMM_COMP_WOSET                                         0U
#define MIPI__MST_IER__MR_DONE_MASK                                  0x00020000U
#define MIPI__MST_IER__MR_DONE_SHIFT                                         17U
#define MIPI__MST_IER__MR_DONE_WIDTH                                          1U
#define MIPI__MST_IER__MR_DONE_WOCLR                                          0U
#define MIPI__MST_IER__MR_DONE_WOSET                                          0U
#define MIPI__MST_IER__HALTED_MASK                                   0x00040000U
#define MIPI__MST_IER__HALTED_SHIFT                                          18U
#define MIPI__MST_IER__HALTED_WIDTH                                           1U
#define MIPI__MST_IER__HALTED_WOCLR                                           0U
#define MIPI__MST_IER__HALTED_WOSET                                           0U
#define MIPI__MST_IER__RSVD1_MASK                                    0xFFF80000U
#define MIPI__MST_IER__RSVD1_SHIFT                                           19U
#define MIPI__MST_IER__RSVD1_WIDTH                                           13U

#define MIPI__MST_IDR_READ_MASK                                      0xFFFC0000U
#define MIPI__MST_IDR_WRITE_MASK                                     0xFFFC0000U
#define MIPI__MST_IDR__CMDR_OVF_MASK                                 0x00000001U
#define MIPI__MST_IDR__CMDR_OVF_SHIFT                                         0U
#define MIPI__MST_IDR__CMDR_OVF_WIDTH                                         1U
#define MIPI__MST_IDR__CMDR_OVF_WOCLR                                         0U
#define MIPI__MST_IDR__CMDR_OVF_WOSET                                         0U
#define MIPI__MST_IDR__CMDR_UNF_MASK                                 0x00000002U
#define MIPI__MST_IDR__CMDR_UNF_SHIFT                                         1U
#define MIPI__MST_IDR__CMDR_UNF_WIDTH                                         1U
#define MIPI__MST_IDR__CMDR_UNF_WOCLR                                         0U
#define MIPI__MST_IDR__CMDR_UNF_WOSET                                         0U
#define MIPI__MST_IDR__CMDR_THR_MASK                                 0x00000004U
#define MIPI__MST_IDR__CMDR_THR_SHIFT                                         2U
#define MIPI__MST_IDR__CMDR_THR_WIDTH                                         1U
#define MIPI__MST_IDR__CMDR_THR_WOCLR                                         0U
#define MIPI__MST_IDR__CMDR_THR_WOSET                                         0U
#define MIPI__MST_IDR__CMDD_OVF_MASK                                 0x00000008U
#define MIPI__MST_IDR__CMDD_OVF_SHIFT                                         3U
#define MIPI__MST_IDR__CMDD_OVF_WIDTH                                         1U
#define MIPI__MST_IDR__CMDD_OVF_WOCLR                                         0U
#define MIPI__MST_IDR__CMDD_OVF_WOSET                                         0U
#define MIPI__MST_IDR__CMDD_THR_MASK                                 0x00000010U
#define MIPI__MST_IDR__CMDD_THR_SHIFT                                         4U
#define MIPI__MST_IDR__CMDD_THR_WIDTH                                         1U
#define MIPI__MST_IDR__CMDD_THR_WOCLR                                         0U
#define MIPI__MST_IDR__CMDD_THR_WOSET                                         0U
#define MIPI__MST_IDR__CMDD_EMP_MASK                                 0x00000020U
#define MIPI__MST_IDR__CMDD_EMP_SHIFT                                         5U
#define MIPI__MST_IDR__CMDD_EMP_WIDTH                                         1U
#define MIPI__MST_IDR__CMDD_EMP_WOCLR                                         0U
#define MIPI__MST_IDR__CMDD_EMP_WOSET                                         0U
#define MIPI__MST_IDR__RX_UNF_MASK                                   0x00000040U
#define MIPI__MST_IDR__RX_UNF_SHIFT                                           6U
#define MIPI__MST_IDR__RX_UNF_WIDTH                                           1U
#define MIPI__MST_IDR__RX_UNF_WOCLR                                           0U
#define MIPI__MST_IDR__RX_UNF_WOSET                                           0U
#define MIPI__MST_IDR__RX_THR_MASK                                   0x00000080U
#define MIPI__MST_IDR__RX_THR_SHIFT                                           7U
#define MIPI__MST_IDR__RX_THR_WIDTH                                           1U
#define MIPI__MST_IDR__RX_THR_WOCLR                                           0U
#define MIPI__MST_IDR__RX_THR_WOSET                                           0U
#define MIPI__MST_IDR__IBIR_OVF_MASK                                 0x00000100U
#define MIPI__MST_IDR__IBIR_OVF_SHIFT                                         8U
#define MIPI__MST_IDR__IBIR_OVF_WIDTH                                         1U
#define MIPI__MST_IDR__IBIR_OVF_WOCLR                                         0U
#define MIPI__MST_IDR__IBIR_OVF_WOSET                                         0U
#define MIPI__MST_IDR__IBIR_UNF_MASK                                 0x00000200U
#define MIPI__MST_IDR__IBIR_UNF_SHIFT                                         9U
#define MIPI__MST_IDR__IBIR_UNF_WIDTH                                         1U
#define MIPI__MST_IDR__IBIR_UNF_WOCLR                                         0U
#define MIPI__MST_IDR__IBIR_UNF_WOSET                                         0U
#define MIPI__MST_IDR__IBIR_THR_MASK                                 0x00000400U
#define MIPI__MST_IDR__IBIR_THR_SHIFT                                        10U
#define MIPI__MST_IDR__IBIR_THR_WIDTH                                         1U
#define MIPI__MST_IDR__IBIR_THR_WOCLR                                         0U
#define MIPI__MST_IDR__IBIR_THR_WOSET                                         0U
#define MIPI__MST_IDR__IBID_UNF_MASK                                 0x00000800U
#define MIPI__MST_IDR__IBID_UNF_SHIFT                                        11U
#define MIPI__MST_IDR__IBID_UNF_WIDTH                                         1U
#define MIPI__MST_IDR__IBID_UNF_WOCLR                                         0U
#define MIPI__MST_IDR__IBID_UNF_WOSET                                         0U
#define MIPI__MST_IDR__IBID_THR_MASK                                 0x00001000U
#define MIPI__MST_IDR__IBID_THR_SHIFT                                        12U
#define MIPI__MST_IDR__IBID_THR_WIDTH                                         1U
#define MIPI__MST_IDR__IBID_THR_WOCLR                                         0U
#define MIPI__MST_IDR__IBID_THR_WOSET                                         0U
#define MIPI__MST_IDR__RSVD0_MASK                                    0x00002000U
#define MIPI__MST_IDR__RSVD0_SHIFT                                           13U
#define MIPI__MST_IDR__RSVD0_WIDTH                                            1U
#define MIPI__MST_IDR__RSVD0_WOCLR                                            0U
#define MIPI__MST_IDR__RSVD0_WOSET                                            0U
#define MIPI__MST_IDR__TX_OVF_MASK                                   0x00004000U
#define MIPI__MST_IDR__TX_OVF_SHIFT                                          14U
#define MIPI__MST_IDR__TX_OVF_WIDTH                                           1U
#define MIPI__MST_IDR__TX_OVF_WOCLR                                           0U
#define MIPI__MST_IDR__TX_OVF_WOSET                                           0U
#define MIPI__MST_IDR__TX_THR_MASK                                   0x00008000U
#define MIPI__MST_IDR__TX_THR_SHIFT                                          15U
#define MIPI__MST_IDR__TX_THR_WIDTH                                           1U
#define MIPI__MST_IDR__TX_THR_WOCLR                                           0U
#define MIPI__MST_IDR__TX_THR_WOSET                                           0U
#define MIPI__MST_IDR__IMM_COMP_MASK                                 0x00010000U
#define MIPI__MST_IDR__IMM_COMP_SHIFT                                        16U
#define MIPI__MST_IDR__IMM_COMP_WIDTH                                         1U
#define MIPI__MST_IDR__IMM_COMP_WOCLR                                         0U
#define MIPI__MST_IDR__IMM_COMP_WOSET                                         0U
#define MIPI__MST_IDR__MR_DONE_MASK                                  0x00020000U
#define MIPI__MST_IDR__MR_DONE_SHIFT                                         17U
#define MIPI__MST_IDR__MR_DONE_WIDTH                                          1U
#define MIPI__MST_IDR__MR_DONE_WOCLR                                          0U
#define MIPI__MST_IDR__MR_DONE_WOSET                                          0U
#define MIPI__MST_IDR__HALTED_MASK                                   0x00040000U
#define MIPI__MST_IDR__HALTED_SHIFT                                          18U
#define MIPI__MST_IDR__HALTED_WIDTH                                           1U
#define MIPI__MST_IDR__HALTED_WOCLR                                           0U
#define MIPI__MST_IDR__HALTED_WOSET                                           0U
#define MIPI__MST_IDR__RSVD1_MASK                                    0xFFF80000U
#define MIPI__MST_IDR__RSVD1_SHIFT                                           19U
#define MIPI__MST_IDR__RSVD1_WIDTH                                           13U

#define MIPI__MST_IMR_READ_MASK                                      0xFFFFFFFFU
#define MIPI__MST_IMR_WRITE_MASK                                     0xFFFFFFFFU
#define MIPI__MST_IMR__CMDR_OVF_MASK                                 0x00000001U
#define MIPI__MST_IMR__CMDR_OVF_SHIFT                                         0U
#define MIPI__MST_IMR__CMDR_OVF_WIDTH                                         1U
#define MIPI__MST_IMR__CMDR_OVF_WOCLR                                         0U
#define MIPI__MST_IMR__CMDR_OVF_WOSET                                         0U
#define MIPI__MST_IMR__CMDR_UNF_MASK                                 0x00000002U
#define MIPI__MST_IMR__CMDR_UNF_SHIFT                                         1U
#define MIPI__MST_IMR__CMDR_UNF_WIDTH                                         1U
#define MIPI__MST_IMR__CMDR_UNF_WOCLR                                         0U
#define MIPI__MST_IMR__CMDR_UNF_WOSET                                         0U
#define MIPI__MST_IMR__CMDR_THR_MASK                                 0x00000004U
#define MIPI__MST_IMR__CMDR_THR_SHIFT                                         2U
#define MIPI__MST_IMR__CMDR_THR_WIDTH                                         1U
#define MIPI__MST_IMR__CMDR_THR_WOCLR                                         0U
#define MIPI__MST_IMR__CMDR_THR_WOSET                                         0U
#define MIPI__MST_IMR__CMDD_OVF_MASK                                 0x00000008U
#define MIPI__MST_IMR__CMDD_OVF_SHIFT                                         3U
#define MIPI__MST_IMR__CMDD_OVF_WIDTH                                         1U
#define MIPI__MST_IMR__CMDD_OVF_WOCLR                                         0U
#define MIPI__MST_IMR__CMDD_OVF_WOSET                                         0U
#define MIPI__MST_IMR__CMDD_THR_MASK                                 0x00000010U
#define MIPI__MST_IMR__CMDD_THR_SHIFT                                         4U
#define MIPI__MST_IMR__CMDD_THR_WIDTH                                         1U
#define MIPI__MST_IMR__CMDD_THR_WOCLR                                         0U
#define MIPI__MST_IMR__CMDD_THR_WOSET                                         0U
#define MIPI__MST_IMR__CMDD_EMP_MASK                                 0x00000020U
#define MIPI__MST_IMR__CMDD_EMP_SHIFT                                         5U
#define MIPI__MST_IMR__CMDD_EMP_WIDTH                                         1U
#define MIPI__MST_IMR__CMDD_EMP_WOCLR                                         0U
#define MIPI__MST_IMR__CMDD_EMP_WOSET                                         0U
#define MIPI__MST_IMR__RX_UNF_MASK                                   0x00000040U
#define MIPI__MST_IMR__RX_UNF_SHIFT                                           6U
#define MIPI__MST_IMR__RX_UNF_WIDTH                                           1U
#define MIPI__MST_IMR__RX_UNF_WOCLR                                           0U
#define MIPI__MST_IMR__RX_UNF_WOSET                                           0U
#define MIPI__MST_IMR__RX_THR_MASK                                   0x00000080U
#define MIPI__MST_IMR__RX_THR_SHIFT                                           7U
#define MIPI__MST_IMR__RX_THR_WIDTH                                           1U
#define MIPI__MST_IMR__RX_THR_WOCLR                                           0U
#define MIPI__MST_IMR__RX_THR_WOSET                                           0U
#define MIPI__MST_IMR__IBIR_OVF_MASK                                 0x00000100U
#define MIPI__MST_IMR__IBIR_OVF_SHIFT                                         8U
#define MIPI__MST_IMR__IBIR_OVF_WIDTH                                         1U
#define MIPI__MST_IMR__IBIR_OVF_WOCLR                                         0U
#define MIPI__MST_IMR__IBIR_OVF_WOSET                                         0U
#define MIPI__MST_IMR__IBIR_UNF_MASK                                 0x00000200U
#define MIPI__MST_IMR__IBIR_UNF_SHIFT                                         9U
#define MIPI__MST_IMR__IBIR_UNF_WIDTH                                         1U
#define MIPI__MST_IMR__IBIR_UNF_WOCLR                                         0U
#define MIPI__MST_IMR__IBIR_UNF_WOSET                                         0U
#define MIPI__MST_IMR__IBIR_THR_MASK                                 0x00000400U
#define MIPI__MST_IMR__IBIR_THR_SHIFT                                        10U
#define MIPI__MST_IMR__IBIR_THR_WIDTH                                         1U
#define MIPI__MST_IMR__IBIR_THR_WOCLR                                         0U
#define MIPI__MST_IMR__IBIR_THR_WOSET                                         0U
#define MIPI__MST_IMR__IBID_UNF_MASK                                 0x00000800U
#define MIPI__MST_IMR__IBID_UNF_SHIFT                                        11U
#define MIPI__MST_IMR__IBID_UNF_WIDTH                                         1U
#define MIPI__MST_IMR__IBID_UNF_WOCLR                                         0U
#define MIPI__MST_IMR__IBID_UNF_WOSET                                         0U
#define MIPI__MST_IMR__IBID_THR_MASK                                 0x00001000U
#define MIPI__MST_IMR__IBID_THR_SHIFT                                        12U
#define MIPI__MST_IMR__IBID_THR_WIDTH                                         1U
#define MIPI__MST_IMR__IBID_THR_WOCLR                                         0U
#define MIPI__MST_IMR__IBID_THR_WOSET                                         0U
#define MIPI__MST_IMR__RSVD0_MASK                                    0x00002000U
#define MIPI__MST_IMR__RSVD0_SHIFT                                           13U
#define MIPI__MST_IMR__RSVD0_WIDTH                                            1U
#define MIPI__MST_IMR__RSVD0_WOCLR                                            0U
#define MIPI__MST_IMR__RSVD0_WOSET                                            0U
#define MIPI__MST_IMR__TX_OVF_MASK                                   0x00004000U
#define MIPI__MST_IMR__TX_OVF_SHIFT                                          14U
#define MIPI__MST_IMR__TX_OVF_WIDTH                                           1U
#define MIPI__MST_IMR__TX_OVF_WOCLR                                           0U
#define MIPI__MST_IMR__TX_OVF_WOSET                                           0U
#define MIPI__MST_IMR__TX_THR_MASK                                   0x00008000U
#define MIPI__MST_IMR__TX_THR_SHIFT                                          15U
#define MIPI__MST_IMR__TX_THR_WIDTH                                           1U
#define MIPI__MST_IMR__TX_THR_WOCLR                                           0U
#define MIPI__MST_IMR__TX_THR_WOSET                                           0U
#define MIPI__MST_IMR__IMM_COMP_MASK                                 0x00010000U
#define MIPI__MST_IMR__IMM_COMP_SHIFT                                        16U
#define MIPI__MST_IMR__IMM_COMP_WIDTH                                         1U
#define MIPI__MST_IMR__IMM_COMP_WOCLR                                         0U
#define MIPI__MST_IMR__IMM_COMP_WOSET                                         0U
#define MIPI__MST_IMR__MR_DONE_MASK                                  0x00020000U
#define MIPI__MST_IMR__MR_DONE_SHIFT                                         17U
#define MIPI__MST_IMR__MR_DONE_WIDTH                                          1U
#define MIPI__MST_IMR__MR_DONE_WOCLR                                          0U
#define MIPI__MST_IMR__MR_DONE_WOSET                                          0U
#define MIPI__MST_IMR__HALTED_MASK                                   0x00040000U
#define MIPI__MST_IMR__HALTED_SHIFT                                          18U
#define MIPI__MST_IMR__HALTED_WIDTH                                           1U
#define MIPI__MST_IMR__HALTED_WOCLR                                           0U
#define MIPI__MST_IMR__HALTED_WOSET                                           0U
#define MIPI__MST_IMR__RSVD1_MASK                                    0xFFF80000U
#define MIPI__MST_IMR__RSVD1_SHIFT                                           19U
#define MIPI__MST_IMR__RSVD1_WIDTH                                           13U

#define MIPI__MST_ICR_READ_MASK                                      0xFFFC0000U
#define MIPI__MST_ICR_WRITE_MASK                                     0xFFFC0000U
#define MIPI__MST_ICR__CMDR_OVF_MASK                                 0x00000001U
#define MIPI__MST_ICR__CMDR_OVF_SHIFT                                         0U
#define MIPI__MST_ICR__CMDR_OVF_WIDTH                                         1U
#define MIPI__MST_ICR__CMDR_OVF_WOCLR                                         0U
#define MIPI__MST_ICR__CMDR_OVF_WOSET                                         0U
#define MIPI__MST_ICR__CMDR_UNF_MASK                                 0x00000002U
#define MIPI__MST_ICR__CMDR_UNF_SHIFT                                         1U
#define MIPI__MST_ICR__CMDR_UNF_WIDTH                                         1U
#define MIPI__MST_ICR__CMDR_UNF_WOCLR                                         0U
#define MIPI__MST_ICR__CMDR_UNF_WOSET                                         0U
#define MIPI__MST_ICR__CMDR_THR_MASK                                 0x00000004U
#define MIPI__MST_ICR__CMDR_THR_SHIFT                                         2U
#define MIPI__MST_ICR__CMDR_THR_WIDTH                                         1U
#define MIPI__MST_ICR__CMDR_THR_WOCLR                                         0U
#define MIPI__MST_ICR__CMDR_THR_WOSET                                         0U
#define MIPI__MST_ICR__CMDD_OVF_MASK                                 0x00000008U
#define MIPI__MST_ICR__CMDD_OVF_SHIFT                                         3U
#define MIPI__MST_ICR__CMDD_OVF_WIDTH                                         1U
#define MIPI__MST_ICR__CMDD_OVF_WOCLR                                         0U
#define MIPI__MST_ICR__CMDD_OVF_WOSET                                         0U
#define MIPI__MST_ICR__CMDD_THR_MASK                                 0x00000010U
#define MIPI__MST_ICR__CMDD_THR_SHIFT                                         4U
#define MIPI__MST_ICR__CMDD_THR_WIDTH                                         1U
#define MIPI__MST_ICR__CMDD_THR_WOCLR                                         0U
#define MIPI__MST_ICR__CMDD_THR_WOSET                                         0U
#define MIPI__MST_ICR__CMDD_EMP_MASK                                 0x00000020U
#define MIPI__MST_ICR__CMDD_EMP_SHIFT                                         5U
#define MIPI__MST_ICR__CMDD_EMP_WIDTH                                         1U
#define MIPI__MST_ICR__CMDD_EMP_WOCLR                                         0U
#define MIPI__MST_ICR__CMDD_EMP_WOSET                                         0U
#define MIPI__MST_ICR__RX_UNF_MASK                                   0x00000040U
#define MIPI__MST_ICR__RX_UNF_SHIFT                                           6U
#define MIPI__MST_ICR__RX_UNF_WIDTH                                           1U
#define MIPI__MST_ICR__RX_UNF_WOCLR                                           0U
#define MIPI__MST_ICR__RX_UNF_WOSET                                           0U
#define MIPI__MST_ICR__RX_THR_MASK                                   0x00000080U
#define MIPI__MST_ICR__RX_THR_SHIFT                                           7U
#define MIPI__MST_ICR__RX_THR_WIDTH                                           1U
#define MIPI__MST_ICR__RX_THR_WOCLR                                           0U
#define MIPI__MST_ICR__RX_THR_WOSET                                           0U
#define MIPI__MST_ICR__IBIR_OVF_MASK                                 0x00000100U
#define MIPI__MST_ICR__IBIR_OVF_SHIFT                                         8U
#define MIPI__MST_ICR__IBIR_OVF_WIDTH                                         1U
#define MIPI__MST_ICR__IBIR_OVF_WOCLR                                         0U
#define MIPI__MST_ICR__IBIR_OVF_WOSET                                         0U
#define MIPI__MST_ICR__IBIR_UNF_MASK                                 0x00000200U
#define MIPI__MST_ICR__IBIR_UNF_SHIFT                                         9U
#define MIPI__MST_ICR__IBIR_UNF_WIDTH                                         1U
#define MIPI__MST_ICR__IBIR_UNF_WOCLR                                         0U
#define MIPI__MST_ICR__IBIR_UNF_WOSET                                         0U
#define MIPI__MST_ICR__IBIR_THR_MASK                                 0x00000400U
#define MIPI__MST_ICR__IBIR_THR_SHIFT                                        10U
#define MIPI__MST_ICR__IBIR_THR_WIDTH                                         1U
#define MIPI__MST_ICR__IBIR_THR_WOCLR                                         0U
#define MIPI__MST_ICR__IBIR_THR_WOSET                                         0U
#define MIPI__MST_ICR__IBID_UNF_MASK                                 0x00000800U
#define MIPI__MST_ICR__IBID_UNF_SHIFT                                        11U
#define MIPI__MST_ICR__IBID_UNF_WIDTH                                         1U
#define MIPI__MST_ICR__IBID_UNF_WOCLR                                         0U
#define MIPI__MST_ICR__IBID_UNF_WOSET                                         0U
#define MIPI__MST_ICR__IBID_THR_MASK                                 0x00001000U
#define MIPI__MST_ICR__IBID_THR_SHIFT                                        12U
#define MIPI__MST_ICR__IBID_THR_WIDTH                                         1U
#define MIPI__MST_ICR__IBID_THR_WOCLR                                         0U
#define MIPI__MST_ICR__IBID_THR_WOSET                                         0U
#define MIPI__MST_ICR__RSVD0_MASK                                    0x00002000U
#define MIPI__MST_ICR__RSVD0_SHIFT                                           13U
#define MIPI__MST_ICR__RSVD0_WIDTH                                            1U
#define MIPI__MST_ICR__RSVD0_WOCLR                                            0U
#define MIPI__MST_ICR__RSVD0_WOSET                                            0U
#define MIPI__MST_ICR__TX_OVF_MASK                                   0x00004000U
#define MIPI__MST_ICR__TX_OVF_SHIFT                                          14U
#define MIPI__MST_ICR__TX_OVF_WIDTH                                           1U
#define MIPI__MST_ICR__TX_OVF_WOCLR                                           0U
#define MIPI__MST_ICR__TX_OVF_WOSET                                           0U
#define MIPI__MST_ICR__TX_THR_MASK                                   0x00008000U
#define MIPI__MST_ICR__TX_THR_SHIFT                                          15U
#define MIPI__MST_ICR__TX_THR_WIDTH                                           1U
#define MIPI__MST_ICR__TX_THR_WOCLR                                           0U
#define MIPI__MST_ICR__TX_THR_WOSET                                           0U
#define MIPI__MST_ICR__IMM_COMP_MASK                                 0x00010000U
#define MIPI__MST_ICR__IMM_COMP_SHIFT                                        16U
#define MIPI__MST_ICR__IMM_COMP_WIDTH                                         1U
#define MIPI__MST_ICR__IMM_COMP_WOCLR                                         0U
#define MIPI__MST_ICR__IMM_COMP_WOSET                                         0U
#define MIPI__MST_ICR__MR_DONE_MASK                                  0x00020000U
#define MIPI__MST_ICR__MR_DONE_SHIFT                                         17U
#define MIPI__MST_ICR__MR_DONE_WIDTH                                          1U
#define MIPI__MST_ICR__MR_DONE_WOCLR                                          0U
#define MIPI__MST_ICR__MR_DONE_WOSET                                          0U
#define MIPI__MST_ICR__HALTED_MASK                                   0x00040000U
#define MIPI__MST_ICR__HALTED_SHIFT                                          18U
#define MIPI__MST_ICR__HALTED_WIDTH                                           1U
#define MIPI__MST_ICR__HALTED_WOCLR                                           0U
#define MIPI__MST_ICR__HALTED_WOSET                                           0U
#define MIPI__MST_ICR__RSVD1_MASK                                    0xFFF80000U
#define MIPI__MST_ICR__RSVD1_SHIFT                                           19U
#define MIPI__MST_ICR__RSVD1_WIDTH                                           13U

#define MIPI__MST_ISR_READ_MASK                                      0xFFFFFFFFU
#define MIPI__MST_ISR_WRITE_MASK                                     0xFFFFFFFFU
#define MIPI__MST_ISR__CMDR_OVF_MASK                                 0x00000001U
#define MIPI__MST_ISR__CMDR_OVF_SHIFT                                         0U
#define MIPI__MST_ISR__CMDR_OVF_WIDTH                                         1U
#define MIPI__MST_ISR__CMDR_OVF_WOCLR                                         0U
#define MIPI__MST_ISR__CMDR_OVF_WOSET                                         0U
#define MIPI__MST_ISR__CMDR_UNF_MASK                                 0x00000002U
#define MIPI__MST_ISR__CMDR_UNF_SHIFT                                         1U
#define MIPI__MST_ISR__CMDR_UNF_WIDTH                                         1U
#define MIPI__MST_ISR__CMDR_UNF_WOCLR                                         0U
#define MIPI__MST_ISR__CMDR_UNF_WOSET                                         0U
#define MIPI__MST_ISR__CMDR_THR_MASK                                 0x00000004U
#define MIPI__MST_ISR__CMDR_THR_SHIFT                                         2U
#define MIPI__MST_ISR__CMDR_THR_WIDTH                                         1U
#define MIPI__MST_ISR__CMDR_THR_WOCLR                                         0U
#define MIPI__MST_ISR__CMDR_THR_WOSET                                         0U
#define MIPI__MST_ISR__CMDD_OVF_MASK                                 0x00000008U
#define MIPI__MST_ISR__CMDD_OVF_SHIFT                                         3U
#define MIPI__MST_ISR__CMDD_OVF_WIDTH                                         1U
#define MIPI__MST_ISR__CMDD_OVF_WOCLR                                         0U
#define MIPI__MST_ISR__CMDD_OVF_WOSET                                         0U
#define MIPI__MST_ISR__CMDD_THR_MASK                                 0x00000010U
#define MIPI__MST_ISR__CMDD_THR_SHIFT                                         4U
#define MIPI__MST_ISR__CMDD_THR_WIDTH                                         1U
#define MIPI__MST_ISR__CMDD_THR_WOCLR                                         0U
#define MIPI__MST_ISR__CMDD_THR_WOSET                                         0U
#define MIPI__MST_ISR__CMDD_EMP_MASK                                 0x00000020U
#define MIPI__MST_ISR__CMDD_EMP_SHIFT                                         5U
#define MIPI__MST_ISR__CMDD_EMP_WIDTH                                         1U
#define MIPI__MST_ISR__CMDD_EMP_WOCLR                                         0U
#define MIPI__MST_ISR__CMDD_EMP_WOSET                                         0U
#define MIPI__MST_ISR__RX_UNF_MASK                                   0x00000040U
#define MIPI__MST_ISR__RX_UNF_SHIFT                                           6U
#define MIPI__MST_ISR__RX_UNF_WIDTH                                           1U
#define MIPI__MST_ISR__RX_UNF_WOCLR                                           0U
#define MIPI__MST_ISR__RX_UNF_WOSET                                           0U
#define MIPI__MST_ISR__RX_THR_MASK                                   0x00000080U
#define MIPI__MST_ISR__RX_THR_SHIFT                                           7U
#define MIPI__MST_ISR__RX_THR_WIDTH                                           1U
#define MIPI__MST_ISR__RX_THR_WOCLR                                           0U
#define MIPI__MST_ISR__RX_THR_WOSET                                           0U
#define MIPI__MST_ISR__IBIR_OVF_MASK                                 0x00000100U
#define MIPI__MST_ISR__IBIR_OVF_SHIFT                                         8U
#define MIPI__MST_ISR__IBIR_OVF_WIDTH                                         1U
#define MIPI__MST_ISR__IBIR_OVF_WOCLR                                         0U
#define MIPI__MST_ISR__IBIR_OVF_WOSET                                         0U
#define MIPI__MST_ISR__IBIR_UNF_MASK                                 0x00000200U
#define MIPI__MST_ISR__IBIR_UNF_SHIFT                                         9U
#define MIPI__MST_ISR__IBIR_UNF_WIDTH                                         1U
#define MIPI__MST_ISR__IBIR_UNF_WOCLR                                         0U
#define MIPI__MST_ISR__IBIR_UNF_WOSET                                         0U
#define MIPI__MST_ISR__IBIR_THR_MASK                                 0x00000400U
#define MIPI__MST_ISR__IBIR_THR_SHIFT                                        10U
#define MIPI__MST_ISR__IBIR_THR_WIDTH                                         1U
#define MIPI__MST_ISR__IBIR_THR_WOCLR                                         0U
#define MIPI__MST_ISR__IBIR_THR_WOSET                                         0U
#define MIPI__MST_ISR__IBID_UNF_MASK                                 0x00000800U
#define MIPI__MST_ISR__IBID_UNF_SHIFT                                        11U
#define MIPI__MST_ISR__IBID_UNF_WIDTH                                         1U
#define MIPI__MST_ISR__IBID_UNF_WOCLR                                         0U
#define MIPI__MST_ISR__IBID_UNF_WOSET                                         0U
#define MIPI__MST_ISR__IBID_THR_MASK                                 0x00001000U
#define MIPI__MST_ISR__IBID_THR_SHIFT                                        12U
#define MIPI__MST_ISR__IBID_THR_WIDTH                                         1U
#define MIPI__MST_ISR__IBID_THR_WOCLR                                         0U
#define MIPI__MST_ISR__IBID_THR_WOSET                                         0U
#define MIPI__MST_ISR__RSVD0_MASK                                    0x00002000U
#define MIPI__MST_ISR__RSVD0_SHIFT                                           13U
#define MIPI__MST_ISR__RSVD0_WIDTH                                            1U
#define MIPI__MST_ISR__RSVD0_WOCLR                                            0U
#define MIPI__MST_ISR__RSVD0_WOSET                                            0U
#define MIPI__MST_ISR__TX_OVF_MASK                                   0x00004000U
#define MIPI__MST_ISR__TX_OVF_SHIFT                                          14U
#define MIPI__MST_ISR__TX_OVF_WIDTH                                           1U
#define MIPI__MST_ISR__TX_OVF_WOCLR                                           0U
#define MIPI__MST_ISR__TX_OVF_WOSET                                           0U
#define MIPI__MST_ISR__TX_THR_MASK                                   0x00008000U
#define MIPI__MST_ISR__TX_THR_SHIFT                                          15U
#define MIPI__MST_ISR__TX_THR_WIDTH                                           1U
#define MIPI__MST_ISR__TX_THR_WOCLR                                           0U
#define MIPI__MST_ISR__TX_THR_WOSET                                           0U
#define MIPI__MST_ISR__IMM_COMP_MASK                                 0x00010000U
#define MIPI__MST_ISR__IMM_COMP_SHIFT                                        16U
#define MIPI__MST_ISR__IMM_COMP_WIDTH                                         1U
#define MIPI__MST_ISR__IMM_COMP_WOCLR                                         0U
#define MIPI__MST_ISR__IMM_COMP_WOSET                                         0U
#define MIPI__MST_ISR__MR_DONE_MASK                                  0x00020000U
#define MIPI__MST_ISR__MR_DONE_SHIFT                                         17U
#define MIPI__MST_ISR__MR_DONE_WIDTH                                          1U
#define MIPI__MST_ISR__MR_DONE_WOCLR                                          0U
#define MIPI__MST_ISR__MR_DONE_WOSET                                          0U
#define MIPI__MST_ISR__HALTED_MASK                                   0x00040000U
#define MIPI__MST_ISR__HALTED_SHIFT                                          18U
#define MIPI__MST_ISR__HALTED_WIDTH                                           1U
#define MIPI__MST_ISR__HALTED_WOCLR                                           0U
#define MIPI__MST_ISR__HALTED_WOSET                                           0U
#define MIPI__MST_ISR__RSVD1_MASK                                    0xFFF80000U
#define MIPI__MST_ISR__RSVD1_SHIFT                                           19U
#define MIPI__MST_ISR__RSVD1_WIDTH                                           13U

#define MIPI__MST_STATUS0_READ_MASK                                  0xFFFFFFFFU
#define MIPI__MST_STATUS0_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__MST_STATUS0_WOCLR_MASK                                 0x00020000U
#define MIPI__MST_STATUS0__CMDR_EMP_MASK                             0x00000001U
#define MIPI__MST_STATUS0__CMDR_EMP_SHIFT                                     0U
#define MIPI__MST_STATUS0__CMDR_EMP_WIDTH                                     1U
#define MIPI__MST_STATUS0__CMDR_EMP_WOCLR                                     0U
#define MIPI__MST_STATUS0__CMDR_EMP_WOSET                                     0U
#define MIPI__MST_STATUS0__CMDD_EMP_MASK                             0x00000002U
#define MIPI__MST_STATUS0__CMDD_EMP_SHIFT                                     1U
#define MIPI__MST_STATUS0__CMDD_EMP_WIDTH                                     1U
#define MIPI__MST_STATUS0__CMDD_EMP_WOCLR                                     0U
#define MIPI__MST_STATUS0__CMDD_EMP_WOSET                                     0U
#define MIPI__MST_STATUS0__RX_EMP_MASK                               0x00000004U
#define MIPI__MST_STATUS0__RX_EMP_SHIFT                                       2U
#define MIPI__MST_STATUS0__RX_EMP_WIDTH                                       1U
#define MIPI__MST_STATUS0__RX_EMP_WOCLR                                       0U
#define MIPI__MST_STATUS0__RX_EMP_WOSET                                       0U
#define MIPI__MST_STATUS0__IBIR_EMP_MASK                             0x00000008U
#define MIPI__MST_STATUS0__IBIR_EMP_SHIFT                                     3U
#define MIPI__MST_STATUS0__IBIR_EMP_WIDTH                                     1U
#define MIPI__MST_STATUS0__IBIR_EMP_WOCLR                                     0U
#define MIPI__MST_STATUS0__IBIR_EMP_WOSET                                     0U
#define MIPI__MST_STATUS0__IBID_EMP_MASK                             0x00000010U
#define MIPI__MST_STATUS0__IBID_EMP_SHIFT                                     4U
#define MIPI__MST_STATUS0__IBID_EMP_WIDTH                                     1U
#define MIPI__MST_STATUS0__IBID_EMP_WOCLR                                     0U
#define MIPI__MST_STATUS0__IBID_EMP_WOSET                                     0U
#define MIPI__MST_STATUS0__TX_EMP_MASK                               0x00000020U
#define MIPI__MST_STATUS0__TX_EMP_SHIFT                                       5U
#define MIPI__MST_STATUS0__TX_EMP_WIDTH                                       1U
#define MIPI__MST_STATUS0__TX_EMP_WOCLR                                       0U
#define MIPI__MST_STATUS0__TX_EMP_WOSET                                       0U
#define MIPI__MST_STATUS0__RSVD0_MASK                                0x000000C0U
#define MIPI__MST_STATUS0__RSVD0_SHIFT                                        6U
#define MIPI__MST_STATUS0__RSVD0_WIDTH                                        2U
#define MIPI__MST_STATUS0__CMDR_FULL_MASK                            0x00000100U
#define MIPI__MST_STATUS0__CMDR_FULL_SHIFT                                    8U
#define MIPI__MST_STATUS0__CMDR_FULL_WIDTH                                    1U
#define MIPI__MST_STATUS0__CMDR_FULL_WOCLR                                    0U
#define MIPI__MST_STATUS0__CMDR_FULL_WOSET                                    0U
#define MIPI__MST_STATUS0__CMDD_FULL_MASK                            0x00000200U
#define MIPI__MST_STATUS0__CMDD_FULL_SHIFT                                    9U
#define MIPI__MST_STATUS0__CMDD_FULL_WIDTH                                    1U
#define MIPI__MST_STATUS0__CMDD_FULL_WOCLR                                    0U
#define MIPI__MST_STATUS0__CMDD_FULL_WOSET                                    0U
#define MIPI__MST_STATUS0__RX_FULL_MASK                              0x00000400U
#define MIPI__MST_STATUS0__RX_FULL_SHIFT                                     10U
#define MIPI__MST_STATUS0__RX_FULL_WIDTH                                      1U
#define MIPI__MST_STATUS0__RX_FULL_WOCLR                                      0U
#define MIPI__MST_STATUS0__RX_FULL_WOSET                                      0U
#define MIPI__MST_STATUS0__IBIR_FULL_MASK                            0x00000800U
#define MIPI__MST_STATUS0__IBIR_FULL_SHIFT                                   11U
#define MIPI__MST_STATUS0__IBIR_FULL_WIDTH                                    1U
#define MIPI__MST_STATUS0__IBIR_FULL_WOCLR                                    0U
#define MIPI__MST_STATUS0__IBIR_FULL_WOSET                                    0U
#define MIPI__MST_STATUS0__IBID_FULL_MASK                            0x00001000U
#define MIPI__MST_STATUS0__IBID_FULL_SHIFT                                   12U
#define MIPI__MST_STATUS0__IBID_FULL_WIDTH                                    1U
#define MIPI__MST_STATUS0__IBID_FULL_WOCLR                                    0U
#define MIPI__MST_STATUS0__IBID_FULL_WOSET                                    0U
#define MIPI__MST_STATUS0__TX_FULL_MASK                              0x00002000U
#define MIPI__MST_STATUS0__TX_FULL_SHIFT                                     13U
#define MIPI__MST_STATUS0__TX_FULL_WIDTH                                      1U
#define MIPI__MST_STATUS0__TX_FULL_WOCLR                                      0U
#define MIPI__MST_STATUS0__TX_FULL_WOSET                                      0U
#define MIPI__MST_STATUS0__RSVD1_MASK                                0x0000C000U
#define MIPI__MST_STATUS0__RSVD1_SHIFT                                       14U
#define MIPI__MST_STATUS0__RSVD1_WIDTH                                        2U
#define MIPI__MST_STATUS0__OP_MODE_MASK                              0x00010000U
#define MIPI__MST_STATUS0__OP_MODE_SHIFT                                     16U
#define MIPI__MST_STATUS0__OP_MODE_WIDTH                                      1U
#define MIPI__MST_STATUS0__OP_MODE_WOCLR                                      0U
#define MIPI__MST_STATUS0__OP_MODE_WOSET                                      0U
#define MIPI__MST_STATUS0__HALTED_MASK                               0x00020000U
#define MIPI__MST_STATUS0__HALTED_SHIFT                                      17U
#define MIPI__MST_STATUS0__HALTED_WIDTH                                       1U
#define MIPI__MST_STATUS0__HALTED_WOCLR                                       1U
#define MIPI__MST_STATUS0__HALTED_WOSET                                       0U
#define MIPI__MST_STATUS0__IDLE_MASK                                 0x00040000U
#define MIPI__MST_STATUS0__IDLE_SHIFT                                        18U
#define MIPI__MST_STATUS0__IDLE_WIDTH                                         1U
#define MIPI__MST_STATUS0__IDLE_WOCLR                                         0U
#define MIPI__MST_STATUS0__IDLE_WOSET                                         0U
#define MIPI__MST_STATUS0__RSVD2_MASK                                0xFFF80000U
#define MIPI__MST_STATUS0__RSVD2_SHIFT                                       19U
#define MIPI__MST_STATUS0__RSVD2_WIDTH                                       13U

#define MIPI__CMDR_READ_MASK                                         0xFFFFFFFFU
#define MIPI__CMDR_WRITE_MASK                                        0xFFFFFFFFU
#define MIPI__CMDR__CMD_ID_MASK                                      0x000000FFU
#define MIPI__CMDR__CMD_ID_SHIFT                                              0U
#define MIPI__CMDR__CMD_ID_WIDTH                                              8U
#define MIPI__CMDR__XFER_BYTES_MASK                                  0x000FFF00U
#define MIPI__CMDR__XFER_BYTES_SHIFT                                          8U
#define MIPI__CMDR__XFER_BYTES_WIDTH                                         12U
#define MIPI__CMDR__RSVD0_MASK                                       0x00F00000U
#define MIPI__CMDR__RSVD0_SHIFT                                              20U
#define MIPI__CMDR__RSVD0_WIDTH                                               4U
#define MIPI__CMDR__ERROR_MASK                                       0x0F000000U
#define MIPI__CMDR__ERROR_SHIFT                                              24U
#define MIPI__CMDR__ERROR_WIDTH                                               4U
#define MIPI__CMDR__RSVD1_MASK                                       0xF0000000U
#define MIPI__CMDR__RSVD1_SHIFT                                              28U
#define MIPI__CMDR__RSVD1_WIDTH                                               4U

#define MIPI__IBIR_READ_MASK                                         0xFFFFFFFFU
#define MIPI__IBIR_WRITE_MASK                                        0xFFFFFFFFU
#define MIPI__IBIR__IBI_TYPE_MASK                                    0x00000003U
#define MIPI__IBIR__IBI_TYPE_SHIFT                                            0U
#define MIPI__IBIR__IBI_TYPE_WIDTH                                            2U
#define MIPI__IBIR__XFER_BYTES_MASK                                  0x0000007CU
#define MIPI__IBIR__XFER_BYTES_SHIFT                                          2U
#define MIPI__IBIR__XFER_BYTES_WIDTH                                          5U
#define MIPI__IBIR__ERROR_MASK                                       0x00000080U
#define MIPI__IBIR__ERROR_SHIFT                                               7U
#define MIPI__IBIR__ERROR_WIDTH                                               1U
#define MIPI__IBIR__ERROR_WOCLR                                               0U
#define MIPI__IBIR__ERROR_WOSET                                               0U
#define MIPI__IBIR__SLV_ID_MASK                                      0x00000F00U
#define MIPI__IBIR__SLV_ID_SHIFT                                              8U
#define MIPI__IBIR__SLV_ID_WIDTH                                              4U
#define MIPI__IBIR__RESP_MASK                                        0x00001000U
#define MIPI__IBIR__RESP_SHIFT                                               12U
#define MIPI__IBIR__RESP_WIDTH                                                1U
#define MIPI__IBIR__RESP_WOCLR                                                0U
#define MIPI__IBIR__RESP_WOSET                                                0U
#define MIPI__IBIR__RSVD0_MASK                                       0xFFFFE000U
#define MIPI__IBIR__RSVD0_SHIFT                                              13U
#define MIPI__IBIR__RSVD0_WIDTH                                              19U

#define MIPI__SLV_IER__SDR_WR_COMP_MASK                              0x00000001U
#define MIPI__SLV_IER__SDR_WR_COMP_SHIFT                                      0U
#define MIPI__SLV_IER__SDR_WR_COMP_WIDTH                                      1U
#define MIPI__SLV_IER__SDR_WR_COMP_WOCLR                                      0U
#define MIPI__SLV_IER__SDR_WR_COMP_WOSET                                      0U
#define MIPI__SLV_IER__SDR_RD_COMP_MASK                              0x00000002U
#define MIPI__SLV_IER__SDR_RD_COMP_SHIFT                                      1U
#define MIPI__SLV_IER__SDR_RD_COMP_WIDTH                                      1U
#define MIPI__SLV_IER__SDR_RD_COMP_WOCLR                                      0U
#define MIPI__SLV_IER__SDR_RD_COMP_WOSET                                      0U
#define MIPI__SLV_IER__DDR_WR_COMP_MASK                              0x00000004U
#define MIPI__SLV_IER__DDR_WR_COMP_SHIFT                                      2U
#define MIPI__SLV_IER__DDR_WR_COMP_WIDTH                                      1U
#define MIPI__SLV_IER__DDR_WR_COMP_WOCLR                                      0U
#define MIPI__SLV_IER__DDR_WR_COMP_WOSET                                      0U
#define MIPI__SLV_IER__DDR_RD_COMP_MASK                              0x00000008U
#define MIPI__SLV_IER__DDR_RD_COMP_SHIFT                                      3U
#define MIPI__SLV_IER__DDR_RD_COMP_WIDTH                                      1U
#define MIPI__SLV_IER__DDR_RD_COMP_WOCLR                                      0U
#define MIPI__SLV_IER__DDR_RD_COMP_WOSET                                      0U
#define MIPI__SLV_IER__SDR_TX_OVF_MASK                               0x00000010U
#define MIPI__SLV_IER__SDR_TX_OVF_SHIFT                                       4U
#define MIPI__SLV_IER__SDR_TX_OVF_WIDTH                                       1U
#define MIPI__SLV_IER__SDR_TX_OVF_WOCLR                                       0U
#define MIPI__SLV_IER__SDR_TX_OVF_WOSET                                       0U
#define MIPI__SLV_IER__SDR_RX_UNF_MASK                               0x00000020U
#define MIPI__SLV_IER__SDR_RX_UNF_SHIFT                                       5U
#define MIPI__SLV_IER__SDR_RX_UNF_WIDTH                                       1U
#define MIPI__SLV_IER__SDR_RX_UNF_WOCLR                                       0U
#define MIPI__SLV_IER__SDR_RX_UNF_WOSET                                       0U
#define MIPI__SLV_IER__DDR_TX_OVF_MASK                               0x00000040U
#define MIPI__SLV_IER__DDR_TX_OVF_SHIFT                                       6U
#define MIPI__SLV_IER__DDR_TX_OVF_WIDTH                                       1U
#define MIPI__SLV_IER__DDR_TX_OVF_WOCLR                                       0U
#define MIPI__SLV_IER__DDR_TX_OVF_WOSET                                       0U
#define MIPI__SLV_IER__DDR_RX_UNF_MASK                               0x00000080U
#define MIPI__SLV_IER__DDR_RX_UNF_SHIFT                                       7U
#define MIPI__SLV_IER__DDR_RX_UNF_WIDTH                                       1U
#define MIPI__SLV_IER__DDR_RX_UNF_WOCLR                                       0U
#define MIPI__SLV_IER__DDR_RX_UNF_WOSET                                       0U
#define MIPI__SLV_IER__SDR_TX_THR_MASK                               0x00000100U
#define MIPI__SLV_IER__SDR_TX_THR_SHIFT                                       8U
#define MIPI__SLV_IER__SDR_TX_THR_WIDTH                                       1U
#define MIPI__SLV_IER__SDR_TX_THR_WOCLR                                       0U
#define MIPI__SLV_IER__SDR_TX_THR_WOSET                                       0U
#define MIPI__SLV_IER__SDR_RX_THR_MASK                               0x00000200U
#define MIPI__SLV_IER__SDR_RX_THR_SHIFT                                       9U
#define MIPI__SLV_IER__SDR_RX_THR_WIDTH                                       1U
#define MIPI__SLV_IER__SDR_RX_THR_WOCLR                                       0U
#define MIPI__SLV_IER__SDR_RX_THR_WOSET                                       0U
#define MIPI__SLV_IER__DDR_TX_THR_MASK                               0x00000400U
#define MIPI__SLV_IER__DDR_TX_THR_SHIFT                                      10U
#define MIPI__SLV_IER__DDR_TX_THR_WIDTH                                       1U
#define MIPI__SLV_IER__DDR_TX_THR_WOCLR                                       0U
#define MIPI__SLV_IER__DDR_TX_THR_WOSET                                       0U
#define MIPI__SLV_IER__DDR_RX_THR_MASK                               0x00000800U
#define MIPI__SLV_IER__DDR_RX_THR_SHIFT                                      11U
#define MIPI__SLV_IER__DDR_RX_THR_WIDTH                                       1U
#define MIPI__SLV_IER__DDR_RX_THR_WOCLR                                       0U
#define MIPI__SLV_IER__DDR_RX_THR_WOSET                                       0U
#define MIPI__SLV_IER__M_RD_ABORT_MASK                               0x00001000U
#define MIPI__SLV_IER__M_RD_ABORT_SHIFT                                      12U
#define MIPI__SLV_IER__M_RD_ABORT_WIDTH                                       1U
#define MIPI__SLV_IER__M_RD_ABORT_WOCLR                                       0U
#define MIPI__SLV_IER__M_RD_ABORT_WOSET                                       0U
#define MIPI__SLV_IER__DDR_FAIL_MASK                                 0x00002000U
#define MIPI__SLV_IER__DDR_FAIL_SHIFT                                        13U
#define MIPI__SLV_IER__DDR_FAIL_WIDTH                                         1U
#define MIPI__SLV_IER__DDR_FAIL_WOCLR                                         0U
#define MIPI__SLV_IER__DDR_FAIL_WOSET                                         0U
#define MIPI__SLV_IER__SDR_FAIL_MASK                                 0x00004000U
#define MIPI__SLV_IER__SDR_FAIL_SHIFT                                        14U
#define MIPI__SLV_IER__SDR_FAIL_WIDTH                                         1U
#define MIPI__SLV_IER__SDR_FAIL_WOCLR                                         0U
#define MIPI__SLV_IER__SDR_FAIL_WOSET                                         0U
#define MIPI__SLV_IER__DA_UPDATE_MASK                                0x00008000U
#define MIPI__SLV_IER__DA_UPDATE_SHIFT                                       15U
#define MIPI__SLV_IER__DA_UPDATE_WIDTH                                        1U
#define MIPI__SLV_IER__DA_UPDATE_WOCLR                                        0U
#define MIPI__SLV_IER__DA_UPDATE_WOSET                                        0U
#define MIPI__SLV_IER__MR_DONE_MASK                                  0x00010000U
#define MIPI__SLV_IER__MR_DONE_SHIFT                                         16U
#define MIPI__SLV_IER__MR_DONE_WIDTH                                          1U
#define MIPI__SLV_IER__MR_DONE_WOCLR                                          0U
#define MIPI__SLV_IER__MR_DONE_WOSET                                          0U
#define MIPI__SLV_IER__HJ_DONE_MASK                                  0x00020000U
#define MIPI__SLV_IER__HJ_DONE_SHIFT                                         17U
#define MIPI__SLV_IER__HJ_DONE_WIDTH                                          1U
#define MIPI__SLV_IER__HJ_DONE_WOCLR                                          0U
#define MIPI__SLV_IER__HJ_DONE_WOSET                                          0U
#define MIPI__SLV_IER__EVENT_UP_MASK                                 0x00040000U
#define MIPI__SLV_IER__EVENT_UP_SHIFT                                        18U
#define MIPI__SLV_IER__EVENT_UP_WIDTH                                         1U
#define MIPI__SLV_IER__EVENT_UP_WOCLR                                         0U
#define MIPI__SLV_IER__EVENT_UP_WOSET                                         0U
#define MIPI__SLV_IER__ERROR_MASK                                    0x00080000U
#define MIPI__SLV_IER__ERROR_SHIFT                                           19U
#define MIPI__SLV_IER__ERROR_WIDTH                                            1U
#define MIPI__SLV_IER__ERROR_WOCLR                                            0U
#define MIPI__SLV_IER__ERROR_WOSET                                            0U
#define MIPI__SLV_IER__TM_MASK                                       0x00100000U
#define MIPI__SLV_IER__TM_SHIFT                                              20U
#define MIPI__SLV_IER__TM_WIDTH                                               1U
#define MIPI__SLV_IER__TM_WOCLR                                               0U
#define MIPI__SLV_IER__TM_WOSET                                               0U
#define MIPI__SLV_IER__DEFSLVS_MASK                                  0x00200000U
#define MIPI__SLV_IER__DEFSLVS_SHIFT                                         21U
#define MIPI__SLV_IER__DEFSLVS_WIDTH                                          1U
#define MIPI__SLV_IER__DEFSLVS_WOCLR                                          0U
#define MIPI__SLV_IER__DEFSLVS_WOSET                                          0U

#define MIPI__SLV_IDR__SDR_WR_COMP_MASK                              0x00000001U
#define MIPI__SLV_IDR__SDR_WR_COMP_SHIFT                                      0U
#define MIPI__SLV_IDR__SDR_WR_COMP_WIDTH                                      1U
#define MIPI__SLV_IDR__SDR_WR_COMP_WOCLR                                      0U
#define MIPI__SLV_IDR__SDR_WR_COMP_WOSET                                      0U
#define MIPI__SLV_IDR__SDR_RD_COMP_MASK                              0x00000002U
#define MIPI__SLV_IDR__SDR_RD_COMP_SHIFT                                      1U
#define MIPI__SLV_IDR__SDR_RD_COMP_WIDTH                                      1U
#define MIPI__SLV_IDR__SDR_RD_COMP_WOCLR                                      0U
#define MIPI__SLV_IDR__SDR_RD_COMP_WOSET                                      0U
#define MIPI__SLV_IDR__DDR_WR_COMP_MASK                              0x00000004U
#define MIPI__SLV_IDR__DDR_WR_COMP_SHIFT                                      2U
#define MIPI__SLV_IDR__DDR_WR_COMP_WIDTH                                      1U
#define MIPI__SLV_IDR__DDR_WR_COMP_WOCLR                                      0U
#define MIPI__SLV_IDR__DDR_WR_COMP_WOSET                                      0U
#define MIPI__SLV_IDR__DDR_RD_COMP_MASK                              0x00000008U
#define MIPI__SLV_IDR__DDR_RD_COMP_SHIFT                                      3U
#define MIPI__SLV_IDR__DDR_RD_COMP_WIDTH                                      1U
#define MIPI__SLV_IDR__DDR_RD_COMP_WOCLR                                      0U
#define MIPI__SLV_IDR__DDR_RD_COMP_WOSET                                      0U
#define MIPI__SLV_IDR__SDR_TX_OVF_MASK                               0x00000010U
#define MIPI__SLV_IDR__SDR_TX_OVF_SHIFT                                       4U
#define MIPI__SLV_IDR__SDR_TX_OVF_WIDTH                                       1U
#define MIPI__SLV_IDR__SDR_TX_OVF_WOCLR                                       0U
#define MIPI__SLV_IDR__SDR_TX_OVF_WOSET                                       0U
#define MIPI__SLV_IDR__SDR_RX_UNF_MASK                               0x00000020U
#define MIPI__SLV_IDR__SDR_RX_UNF_SHIFT                                       5U
#define MIPI__SLV_IDR__SDR_RX_UNF_WIDTH                                       1U
#define MIPI__SLV_IDR__SDR_RX_UNF_WOCLR                                       0U
#define MIPI__SLV_IDR__SDR_RX_UNF_WOSET                                       0U
#define MIPI__SLV_IDR__DDR_TX_OVF_MASK                               0x00000040U
#define MIPI__SLV_IDR__DDR_TX_OVF_SHIFT                                       6U
#define MIPI__SLV_IDR__DDR_TX_OVF_WIDTH                                       1U
#define MIPI__SLV_IDR__DDR_TX_OVF_WOCLR                                       0U
#define MIPI__SLV_IDR__DDR_TX_OVF_WOSET                                       0U
#define MIPI__SLV_IDR__DDR_RX_UNF_MASK                               0x00000080U
#define MIPI__SLV_IDR__DDR_RX_UNF_SHIFT                                       7U
#define MIPI__SLV_IDR__DDR_RX_UNF_WIDTH                                       1U
#define MIPI__SLV_IDR__DDR_RX_UNF_WOCLR                                       0U
#define MIPI__SLV_IDR__DDR_RX_UNF_WOSET                                       0U
#define MIPI__SLV_IDR__SDR_TX_THR_MASK                               0x00000100U
#define MIPI__SLV_IDR__SDR_TX_THR_SHIFT                                       8U
#define MIPI__SLV_IDR__SDR_TX_THR_WIDTH                                       1U
#define MIPI__SLV_IDR__SDR_TX_THR_WOCLR                                       0U
#define MIPI__SLV_IDR__SDR_TX_THR_WOSET                                       0U
#define MIPI__SLV_IDR__SDR_RX_THR_MASK                               0x00000200U
#define MIPI__SLV_IDR__SDR_RX_THR_SHIFT                                       9U
#define MIPI__SLV_IDR__SDR_RX_THR_WIDTH                                       1U
#define MIPI__SLV_IDR__SDR_RX_THR_WOCLR                                       0U
#define MIPI__SLV_IDR__SDR_RX_THR_WOSET                                       0U
#define MIPI__SLV_IDR__DDR_TX_THR_MASK                               0x00000400U
#define MIPI__SLV_IDR__DDR_TX_THR_SHIFT                                      10U
#define MIPI__SLV_IDR__DDR_TX_THR_WIDTH                                       1U
#define MIPI__SLV_IDR__DDR_TX_THR_WOCLR                                       0U
#define MIPI__SLV_IDR__DDR_TX_THR_WOSET                                       0U
#define MIPI__SLV_IDR__DDR_RX_THR_MASK                               0x00000800U
#define MIPI__SLV_IDR__DDR_RX_THR_SHIFT                                      11U
#define MIPI__SLV_IDR__DDR_RX_THR_WIDTH                                       1U
#define MIPI__SLV_IDR__DDR_RX_THR_WOCLR                                       0U
#define MIPI__SLV_IDR__DDR_RX_THR_WOSET                                       0U
#define MIPI__SLV_IDR__M_RD_ABORT_MASK                               0x00001000U
#define MIPI__SLV_IDR__M_RD_ABORT_SHIFT                                      12U
#define MIPI__SLV_IDR__M_RD_ABORT_WIDTH                                       1U
#define MIPI__SLV_IDR__M_RD_ABORT_WOCLR                                       0U
#define MIPI__SLV_IDR__M_RD_ABORT_WOSET                                       0U
#define MIPI__SLV_IDR__DDR_FAIL_MASK                                 0x00002000U
#define MIPI__SLV_IDR__DDR_FAIL_SHIFT                                        13U
#define MIPI__SLV_IDR__DDR_FAIL_WIDTH                                         1U
#define MIPI__SLV_IDR__DDR_FAIL_WOCLR                                         0U
#define MIPI__SLV_IDR__DDR_FAIL_WOSET                                         0U
#define MIPI__SLV_IDR__SDR_FAIL_MASK                                 0x00004000U
#define MIPI__SLV_IDR__SDR_FAIL_SHIFT                                        14U
#define MIPI__SLV_IDR__SDR_FAIL_WIDTH                                         1U
#define MIPI__SLV_IDR__SDR_FAIL_WOCLR                                         0U
#define MIPI__SLV_IDR__SDR_FAIL_WOSET                                         0U
#define MIPI__SLV_IDR__DA_UPDATE_MASK                                0x00008000U
#define MIPI__SLV_IDR__DA_UPDATE_SHIFT                                       15U
#define MIPI__SLV_IDR__DA_UPDATE_WIDTH                                        1U
#define MIPI__SLV_IDR__DA_UPDATE_WOCLR                                        0U
#define MIPI__SLV_IDR__DA_UPDATE_WOSET                                        0U
#define MIPI__SLV_IDR__MR_DONE_MASK                                  0x00010000U
#define MIPI__SLV_IDR__MR_DONE_SHIFT                                         16U
#define MIPI__SLV_IDR__MR_DONE_WIDTH                                          1U
#define MIPI__SLV_IDR__MR_DONE_WOCLR                                          0U
#define MIPI__SLV_IDR__MR_DONE_WOSET                                          0U
#define MIPI__SLV_IDR__HJ_DONE_MASK                                  0x00020000U
#define MIPI__SLV_IDR__HJ_DONE_SHIFT                                         17U
#define MIPI__SLV_IDR__HJ_DONE_WIDTH                                          1U
#define MIPI__SLV_IDR__HJ_DONE_WOCLR                                          0U
#define MIPI__SLV_IDR__HJ_DONE_WOSET                                          0U
#define MIPI__SLV_IDR__EVENT_UP_MASK                                 0x00040000U
#define MIPI__SLV_IDR__EVENT_UP_SHIFT                                        18U
#define MIPI__SLV_IDR__EVENT_UP_WIDTH                                         1U
#define MIPI__SLV_IDR__EVENT_UP_WOCLR                                         0U
#define MIPI__SLV_IDR__EVENT_UP_WOSET                                         0U
#define MIPI__SLV_IDR__ERROR_MASK                                    0x00080000U
#define MIPI__SLV_IDR__ERROR_SHIFT                                           19U
#define MIPI__SLV_IDR__ERROR_WIDTH                                            1U
#define MIPI__SLV_IDR__ERROR_WOCLR                                            0U
#define MIPI__SLV_IDR__ERROR_WOSET                                            0U
#define MIPI__SLV_IDR__TM_MASK                                       0x00100000U
#define MIPI__SLV_IDR__TM_SHIFT                                              20U
#define MIPI__SLV_IDR__TM_WIDTH                                               1U
#define MIPI__SLV_IDR__TM_WOCLR                                               0U
#define MIPI__SLV_IDR__TM_WOSET                                               0U
#define MIPI__SLV_IDR__DEFSLVS_MASK                                  0x00200000U
#define MIPI__SLV_IDR__DEFSLVS_SHIFT                                         21U
#define MIPI__SLV_IDR__DEFSLVS_WIDTH                                          1U
#define MIPI__SLV_IDR__DEFSLVS_WOCLR                                          0U
#define MIPI__SLV_IDR__DEFSLVS_WOSET                                          0U

#define MIPI__SLV_IMR_READ_MASK                                      0x003FFFFFU
#define MIPI__SLV_IMR_WRITE_MASK                                     0x003FFFFFU
#define MIPI__SLV_IMR__SDR_WR_COMP_MASK                              0x00000001U
#define MIPI__SLV_IMR__SDR_WR_COMP_SHIFT                                      0U
#define MIPI__SLV_IMR__SDR_WR_COMP_WIDTH                                      1U
#define MIPI__SLV_IMR__SDR_WR_COMP_WOCLR                                      0U
#define MIPI__SLV_IMR__SDR_WR_COMP_WOSET                                      0U
#define MIPI__SLV_IMR__SDR_RD_COMP_MASK                              0x00000002U
#define MIPI__SLV_IMR__SDR_RD_COMP_SHIFT                                      1U
#define MIPI__SLV_IMR__SDR_RD_COMP_WIDTH                                      1U
#define MIPI__SLV_IMR__SDR_RD_COMP_WOCLR                                      0U
#define MIPI__SLV_IMR__SDR_RD_COMP_WOSET                                      0U
#define MIPI__SLV_IMR__DDR_WR_COMP_MASK                              0x00000004U
#define MIPI__SLV_IMR__DDR_WR_COMP_SHIFT                                      2U
#define MIPI__SLV_IMR__DDR_WR_COMP_WIDTH                                      1U
#define MIPI__SLV_IMR__DDR_WR_COMP_WOCLR                                      0U
#define MIPI__SLV_IMR__DDR_WR_COMP_WOSET                                      0U
#define MIPI__SLV_IMR__DDR_RD_COMP_MASK                              0x00000008U
#define MIPI__SLV_IMR__DDR_RD_COMP_SHIFT                                      3U
#define MIPI__SLV_IMR__DDR_RD_COMP_WIDTH                                      1U
#define MIPI__SLV_IMR__DDR_RD_COMP_WOCLR                                      0U
#define MIPI__SLV_IMR__DDR_RD_COMP_WOSET                                      0U
#define MIPI__SLV_IMR__SDR_TX_OVF_MASK                               0x00000010U
#define MIPI__SLV_IMR__SDR_TX_OVF_SHIFT                                       4U
#define MIPI__SLV_IMR__SDR_TX_OVF_WIDTH                                       1U
#define MIPI__SLV_IMR__SDR_TX_OVF_WOCLR                                       0U
#define MIPI__SLV_IMR__SDR_TX_OVF_WOSET                                       0U
#define MIPI__SLV_IMR__SDR_RX_UNF_MASK                               0x00000020U
#define MIPI__SLV_IMR__SDR_RX_UNF_SHIFT                                       5U
#define MIPI__SLV_IMR__SDR_RX_UNF_WIDTH                                       1U
#define MIPI__SLV_IMR__SDR_RX_UNF_WOCLR                                       0U
#define MIPI__SLV_IMR__SDR_RX_UNF_WOSET                                       0U
#define MIPI__SLV_IMR__DDR_TX_OVF_MASK                               0x00000040U
#define MIPI__SLV_IMR__DDR_TX_OVF_SHIFT                                       6U
#define MIPI__SLV_IMR__DDR_TX_OVF_WIDTH                                       1U
#define MIPI__SLV_IMR__DDR_TX_OVF_WOCLR                                       0U
#define MIPI__SLV_IMR__DDR_TX_OVF_WOSET                                       0U
#define MIPI__SLV_IMR__DDR_RX_UNF_MASK                               0x00000080U
#define MIPI__SLV_IMR__DDR_RX_UNF_SHIFT                                       7U
#define MIPI__SLV_IMR__DDR_RX_UNF_WIDTH                                       1U
#define MIPI__SLV_IMR__DDR_RX_UNF_WOCLR                                       0U
#define MIPI__SLV_IMR__DDR_RX_UNF_WOSET                                       0U
#define MIPI__SLV_IMR__SDR_TX_THR_MASK                               0x00000100U
#define MIPI__SLV_IMR__SDR_TX_THR_SHIFT                                       8U
#define MIPI__SLV_IMR__SDR_TX_THR_WIDTH                                       1U
#define MIPI__SLV_IMR__SDR_TX_THR_WOCLR                                       0U
#define MIPI__SLV_IMR__SDR_TX_THR_WOSET                                       0U
#define MIPI__SLV_IMR__SDR_RX_THR_MASK                               0x00000200U
#define MIPI__SLV_IMR__SDR_RX_THR_SHIFT                                       9U
#define MIPI__SLV_IMR__SDR_RX_THR_WIDTH                                       1U
#define MIPI__SLV_IMR__SDR_RX_THR_WOCLR                                       0U
#define MIPI__SLV_IMR__SDR_RX_THR_WOSET                                       0U
#define MIPI__SLV_IMR__DDR_TX_THR_MASK                               0x00000400U
#define MIPI__SLV_IMR__DDR_TX_THR_SHIFT                                      10U
#define MIPI__SLV_IMR__DDR_TX_THR_WIDTH                                       1U
#define MIPI__SLV_IMR__DDR_TX_THR_WOCLR                                       0U
#define MIPI__SLV_IMR__DDR_TX_THR_WOSET                                       0U
#define MIPI__SLV_IMR__DDR_RX_THR_MASK                               0x00000800U
#define MIPI__SLV_IMR__DDR_RX_THR_SHIFT                                      11U
#define MIPI__SLV_IMR__DDR_RX_THR_WIDTH                                       1U
#define MIPI__SLV_IMR__DDR_RX_THR_WOCLR                                       0U
#define MIPI__SLV_IMR__DDR_RX_THR_WOSET                                       0U
#define MIPI__SLV_IMR__M_RD_ABORT_MASK                               0x00001000U
#define MIPI__SLV_IMR__M_RD_ABORT_SHIFT                                      12U
#define MIPI__SLV_IMR__M_RD_ABORT_WIDTH                                       1U
#define MIPI__SLV_IMR__M_RD_ABORT_WOCLR                                       0U
#define MIPI__SLV_IMR__M_RD_ABORT_WOSET                                       0U
#define MIPI__SLV_IMR__DDR_FAIL_MASK                                 0x00002000U
#define MIPI__SLV_IMR__DDR_FAIL_SHIFT                                        13U
#define MIPI__SLV_IMR__DDR_FAIL_WIDTH                                         1U
#define MIPI__SLV_IMR__DDR_FAIL_WOCLR                                         0U
#define MIPI__SLV_IMR__DDR_FAIL_WOSET                                         0U
#define MIPI__SLV_IMR__SDR_FAIL_MASK                                 0x00004000U
#define MIPI__SLV_IMR__SDR_FAIL_SHIFT                                        14U
#define MIPI__SLV_IMR__SDR_FAIL_WIDTH                                         1U
#define MIPI__SLV_IMR__SDR_FAIL_WOCLR                                         0U
#define MIPI__SLV_IMR__SDR_FAIL_WOSET                                         0U
#define MIPI__SLV_IMR__DA_UPDATE_MASK                                0x00008000U
#define MIPI__SLV_IMR__DA_UPDATE_SHIFT                                       15U
#define MIPI__SLV_IMR__DA_UPDATE_WIDTH                                        1U
#define MIPI__SLV_IMR__DA_UPDATE_WOCLR                                        0U
#define MIPI__SLV_IMR__DA_UPDATE_WOSET                                        0U
#define MIPI__SLV_IMR__MR_DONE_MASK                                  0x00010000U
#define MIPI__SLV_IMR__MR_DONE_SHIFT                                         16U
#define MIPI__SLV_IMR__MR_DONE_WIDTH                                          1U
#define MIPI__SLV_IMR__MR_DONE_WOCLR                                          0U
#define MIPI__SLV_IMR__MR_DONE_WOSET                                          0U
#define MIPI__SLV_IMR__HJ_DONE_MASK                                  0x00020000U
#define MIPI__SLV_IMR__HJ_DONE_SHIFT                                         17U
#define MIPI__SLV_IMR__HJ_DONE_WIDTH                                          1U
#define MIPI__SLV_IMR__HJ_DONE_WOCLR                                          0U
#define MIPI__SLV_IMR__HJ_DONE_WOSET                                          0U
#define MIPI__SLV_IMR__EVENT_UP_MASK                                 0x00040000U
#define MIPI__SLV_IMR__EVENT_UP_SHIFT                                        18U
#define MIPI__SLV_IMR__EVENT_UP_WIDTH                                         1U
#define MIPI__SLV_IMR__EVENT_UP_WOCLR                                         0U
#define MIPI__SLV_IMR__EVENT_UP_WOSET                                         0U
#define MIPI__SLV_IMR__ERROR_MASK                                    0x00080000U
#define MIPI__SLV_IMR__ERROR_SHIFT                                           19U
#define MIPI__SLV_IMR__ERROR_WIDTH                                            1U
#define MIPI__SLV_IMR__ERROR_WOCLR                                            0U
#define MIPI__SLV_IMR__ERROR_WOSET                                            0U
#define MIPI__SLV_IMR__TM_MASK                                       0x00100000U
#define MIPI__SLV_IMR__TM_SHIFT                                              20U
#define MIPI__SLV_IMR__TM_WIDTH                                               1U
#define MIPI__SLV_IMR__TM_WOCLR                                               0U
#define MIPI__SLV_IMR__TM_WOSET                                               0U
#define MIPI__SLV_IMR__DEFSLVS_MASK                                  0x00200000U
#define MIPI__SLV_IMR__DEFSLVS_SHIFT                                         21U
#define MIPI__SLV_IMR__DEFSLVS_WIDTH                                          1U
#define MIPI__SLV_IMR__DEFSLVS_WOCLR                                          0U
#define MIPI__SLV_IMR__DEFSLVS_WOSET                                          0U

#define MIPI__SLV_ICR__SDR_WR_COMP_MASK                              0x00000001U
#define MIPI__SLV_ICR__SDR_WR_COMP_SHIFT                                      0U
#define MIPI__SLV_ICR__SDR_WR_COMP_WIDTH                                      1U
#define MIPI__SLV_ICR__SDR_WR_COMP_WOCLR                                      0U
#define MIPI__SLV_ICR__SDR_WR_COMP_WOSET                                      0U
#define MIPI__SLV_ICR__SDR_RD_COMP_MASK                              0x00000002U
#define MIPI__SLV_ICR__SDR_RD_COMP_SHIFT                                      1U
#define MIPI__SLV_ICR__SDR_RD_COMP_WIDTH                                      1U
#define MIPI__SLV_ICR__SDR_RD_COMP_WOCLR                                      0U
#define MIPI__SLV_ICR__SDR_RD_COMP_WOSET                                      0U
#define MIPI__SLV_ICR__DDR_WR_COMP_MASK                              0x00000004U
#define MIPI__SLV_ICR__DDR_WR_COMP_SHIFT                                      2U
#define MIPI__SLV_ICR__DDR_WR_COMP_WIDTH                                      1U
#define MIPI__SLV_ICR__DDR_WR_COMP_WOCLR                                      0U
#define MIPI__SLV_ICR__DDR_WR_COMP_WOSET                                      0U
#define MIPI__SLV_ICR__DDR_RD_COMP_MASK                              0x00000008U
#define MIPI__SLV_ICR__DDR_RD_COMP_SHIFT                                      3U
#define MIPI__SLV_ICR__DDR_RD_COMP_WIDTH                                      1U
#define MIPI__SLV_ICR__DDR_RD_COMP_WOCLR                                      0U
#define MIPI__SLV_ICR__DDR_RD_COMP_WOSET                                      0U
#define MIPI__SLV_ICR__SDR_TX_OVF_MASK                               0x00000010U
#define MIPI__SLV_ICR__SDR_TX_OVF_SHIFT                                       4U
#define MIPI__SLV_ICR__SDR_TX_OVF_WIDTH                                       1U
#define MIPI__SLV_ICR__SDR_TX_OVF_WOCLR                                       0U
#define MIPI__SLV_ICR__SDR_TX_OVF_WOSET                                       0U
#define MIPI__SLV_ICR__SDR_RX_UNF_MASK                               0x00000020U
#define MIPI__SLV_ICR__SDR_RX_UNF_SHIFT                                       5U
#define MIPI__SLV_ICR__SDR_RX_UNF_WIDTH                                       1U
#define MIPI__SLV_ICR__SDR_RX_UNF_WOCLR                                       0U
#define MIPI__SLV_ICR__SDR_RX_UNF_WOSET                                       0U
#define MIPI__SLV_ICR__DDR_TX_OVF_MASK                               0x00000040U
#define MIPI__SLV_ICR__DDR_TX_OVF_SHIFT                                       6U
#define MIPI__SLV_ICR__DDR_TX_OVF_WIDTH                                       1U
#define MIPI__SLV_ICR__DDR_TX_OVF_WOCLR                                       0U
#define MIPI__SLV_ICR__DDR_TX_OVF_WOSET                                       0U
#define MIPI__SLV_ICR__DDR_RX_UNF_MASK                               0x00000080U
#define MIPI__SLV_ICR__DDR_RX_UNF_SHIFT                                       7U
#define MIPI__SLV_ICR__DDR_RX_UNF_WIDTH                                       1U
#define MIPI__SLV_ICR__DDR_RX_UNF_WOCLR                                       0U
#define MIPI__SLV_ICR__DDR_RX_UNF_WOSET                                       0U
#define MIPI__SLV_ICR__SDR_TX_THR_MASK                               0x00000100U
#define MIPI__SLV_ICR__SDR_TX_THR_SHIFT                                       8U
#define MIPI__SLV_ICR__SDR_TX_THR_WIDTH                                       1U
#define MIPI__SLV_ICR__SDR_TX_THR_WOCLR                                       0U
#define MIPI__SLV_ICR__SDR_TX_THR_WOSET                                       0U
#define MIPI__SLV_ICR__SDR_RX_THR_MASK                               0x00000200U
#define MIPI__SLV_ICR__SDR_RX_THR_SHIFT                                       9U
#define MIPI__SLV_ICR__SDR_RX_THR_WIDTH                                       1U
#define MIPI__SLV_ICR__SDR_RX_THR_WOCLR                                       0U
#define MIPI__SLV_ICR__SDR_RX_THR_WOSET                                       0U
#define MIPI__SLV_ICR__DDR_TX_THR_MASK                               0x00000400U
#define MIPI__SLV_ICR__DDR_TX_THR_SHIFT                                      10U
#define MIPI__SLV_ICR__DDR_TX_THR_WIDTH                                       1U
#define MIPI__SLV_ICR__DDR_TX_THR_WOCLR                                       0U
#define MIPI__SLV_ICR__DDR_TX_THR_WOSET                                       0U
#define MIPI__SLV_ICR__DDR_RX_THR_MASK                               0x00000800U
#define MIPI__SLV_ICR__DDR_RX_THR_SHIFT                                      11U
#define MIPI__SLV_ICR__DDR_RX_THR_WIDTH                                       1U
#define MIPI__SLV_ICR__DDR_RX_THR_WOCLR                                       0U
#define MIPI__SLV_ICR__DDR_RX_THR_WOSET                                       0U
#define MIPI__SLV_ICR__M_RD_ABORT_MASK                               0x00001000U
#define MIPI__SLV_ICR__M_RD_ABORT_SHIFT                                      12U
#define MIPI__SLV_ICR__M_RD_ABORT_WIDTH                                       1U
#define MIPI__SLV_ICR__M_RD_ABORT_WOCLR                                       0U
#define MIPI__SLV_ICR__M_RD_ABORT_WOSET                                       0U
#define MIPI__SLV_ICR__DDR_FAIL_MASK                                 0x00002000U
#define MIPI__SLV_ICR__DDR_FAIL_SHIFT                                        13U
#define MIPI__SLV_ICR__DDR_FAIL_WIDTH                                         1U
#define MIPI__SLV_ICR__DDR_FAIL_WOCLR                                         0U
#define MIPI__SLV_ICR__DDR_FAIL_WOSET                                         0U
#define MIPI__SLV_ICR__SDR_FAIL_MASK                                 0x00004000U
#define MIPI__SLV_ICR__SDR_FAIL_SHIFT                                        14U
#define MIPI__SLV_ICR__SDR_FAIL_WIDTH                                         1U
#define MIPI__SLV_ICR__SDR_FAIL_WOCLR                                         0U
#define MIPI__SLV_ICR__SDR_FAIL_WOSET                                         0U
#define MIPI__SLV_ICR__DA_UPDATE_MASK                                0x00008000U
#define MIPI__SLV_ICR__DA_UPDATE_SHIFT                                       15U
#define MIPI__SLV_ICR__DA_UPDATE_WIDTH                                        1U
#define MIPI__SLV_ICR__DA_UPDATE_WOCLR                                        0U
#define MIPI__SLV_ICR__DA_UPDATE_WOSET                                        0U
#define MIPI__SLV_ICR__MR_DONE_MASK                                  0x00010000U
#define MIPI__SLV_ICR__MR_DONE_SHIFT                                         16U
#define MIPI__SLV_ICR__MR_DONE_WIDTH                                          1U
#define MIPI__SLV_ICR__MR_DONE_WOCLR                                          0U
#define MIPI__SLV_ICR__MR_DONE_WOSET                                          0U
#define MIPI__SLV_ICR__HJ_DONE_MASK                                  0x00020000U
#define MIPI__SLV_ICR__HJ_DONE_SHIFT                                         17U
#define MIPI__SLV_ICR__HJ_DONE_WIDTH                                          1U
#define MIPI__SLV_ICR__HJ_DONE_WOCLR                                          0U
#define MIPI__SLV_ICR__HJ_DONE_WOSET                                          0U
#define MIPI__SLV_ICR__EVENT_UP_MASK                                 0x00040000U
#define MIPI__SLV_ICR__EVENT_UP_SHIFT                                        18U
#define MIPI__SLV_ICR__EVENT_UP_WIDTH                                         1U
#define MIPI__SLV_ICR__EVENT_UP_WOCLR                                         0U
#define MIPI__SLV_ICR__EVENT_UP_WOSET                                         0U
#define MIPI__SLV_ICR__ERROR_MASK                                    0x00080000U
#define MIPI__SLV_ICR__ERROR_SHIFT                                           19U
#define MIPI__SLV_ICR__ERROR_WIDTH                                            1U
#define MIPI__SLV_ICR__ERROR_WOCLR                                            0U
#define MIPI__SLV_ICR__ERROR_WOSET                                            0U
#define MIPI__SLV_ICR__TM_MASK                                       0x00100000U
#define MIPI__SLV_ICR__TM_SHIFT                                              20U
#define MIPI__SLV_ICR__TM_WIDTH                                               1U
#define MIPI__SLV_ICR__TM_WOCLR                                               0U
#define MIPI__SLV_ICR__TM_WOSET                                               0U
#define MIPI__SLV_ICR__DEFSLVS_MASK                                  0x00200000U
#define MIPI__SLV_ICR__DEFSLVS_SHIFT                                         21U
#define MIPI__SLV_ICR__DEFSLVS_WIDTH                                          1U
#define MIPI__SLV_ICR__DEFSLVS_WOCLR                                          0U
#define MIPI__SLV_ICR__DEFSLVS_WOSET                                          0U

#define MIPI__SLV_ISR_READ_MASK                                      0x003FFFFFU
#define MIPI__SLV_ISR_WRITE_MASK                                     0x003FFFFFU
#define MIPI__SLV_ISR__SDR_WR_COMP_MASK                              0x00000001U
#define MIPI__SLV_ISR__SDR_WR_COMP_SHIFT                                      0U
#define MIPI__SLV_ISR__SDR_WR_COMP_WIDTH                                      1U
#define MIPI__SLV_ISR__SDR_WR_COMP_WOCLR                                      0U
#define MIPI__SLV_ISR__SDR_WR_COMP_WOSET                                      0U
#define MIPI__SLV_ISR__SDR_RD_COMP_MASK                              0x00000002U
#define MIPI__SLV_ISR__SDR_RD_COMP_SHIFT                                      1U
#define MIPI__SLV_ISR__SDR_RD_COMP_WIDTH                                      1U
#define MIPI__SLV_ISR__SDR_RD_COMP_WOCLR                                      0U
#define MIPI__SLV_ISR__SDR_RD_COMP_WOSET                                      0U
#define MIPI__SLV_ISR__DDR_WR_COMP_MASK                              0x00000004U
#define MIPI__SLV_ISR__DDR_WR_COMP_SHIFT                                      2U
#define MIPI__SLV_ISR__DDR_WR_COMP_WIDTH                                      1U
#define MIPI__SLV_ISR__DDR_WR_COMP_WOCLR                                      0U
#define MIPI__SLV_ISR__DDR_WR_COMP_WOSET                                      0U
#define MIPI__SLV_ISR__DDR_RD_COMP_MASK                              0x00000008U
#define MIPI__SLV_ISR__DDR_RD_COMP_SHIFT                                      3U
#define MIPI__SLV_ISR__DDR_RD_COMP_WIDTH                                      1U
#define MIPI__SLV_ISR__DDR_RD_COMP_WOCLR                                      0U
#define MIPI__SLV_ISR__DDR_RD_COMP_WOSET                                      0U
#define MIPI__SLV_ISR__SDR_TX_OVF_MASK                               0x00000010U
#define MIPI__SLV_ISR__SDR_TX_OVF_SHIFT                                       4U
#define MIPI__SLV_ISR__SDR_TX_OVF_WIDTH                                       1U
#define MIPI__SLV_ISR__SDR_TX_OVF_WOCLR                                       0U
#define MIPI__SLV_ISR__SDR_TX_OVF_WOSET                                       0U
#define MIPI__SLV_ISR__SDR_RX_UNF_MASK                               0x00000020U
#define MIPI__SLV_ISR__SDR_RX_UNF_SHIFT                                       5U
#define MIPI__SLV_ISR__SDR_RX_UNF_WIDTH                                       1U
#define MIPI__SLV_ISR__SDR_RX_UNF_WOCLR                                       0U
#define MIPI__SLV_ISR__SDR_RX_UNF_WOSET                                       0U
#define MIPI__SLV_ISR__DDR_TX_OVF_MASK                               0x00000040U
#define MIPI__SLV_ISR__DDR_TX_OVF_SHIFT                                       6U
#define MIPI__SLV_ISR__DDR_TX_OVF_WIDTH                                       1U
#define MIPI__SLV_ISR__DDR_TX_OVF_WOCLR                                       0U
#define MIPI__SLV_ISR__DDR_TX_OVF_WOSET                                       0U
#define MIPI__SLV_ISR__DDR_RX_UNF_MASK                               0x00000080U
#define MIPI__SLV_ISR__DDR_RX_UNF_SHIFT                                       7U
#define MIPI__SLV_ISR__DDR_RX_UNF_WIDTH                                       1U
#define MIPI__SLV_ISR__DDR_RX_UNF_WOCLR                                       0U
#define MIPI__SLV_ISR__DDR_RX_UNF_WOSET                                       0U
#define MIPI__SLV_ISR__SDR_TX_THR_MASK                               0x00000100U
#define MIPI__SLV_ISR__SDR_TX_THR_SHIFT                                       8U
#define MIPI__SLV_ISR__SDR_TX_THR_WIDTH                                       1U
#define MIPI__SLV_ISR__SDR_TX_THR_WOCLR                                       0U
#define MIPI__SLV_ISR__SDR_TX_THR_WOSET                                       0U
#define MIPI__SLV_ISR__SDR_RX_THR_MASK                               0x00000200U
#define MIPI__SLV_ISR__SDR_RX_THR_SHIFT                                       9U
#define MIPI__SLV_ISR__SDR_RX_THR_WIDTH                                       1U
#define MIPI__SLV_ISR__SDR_RX_THR_WOCLR                                       0U
#define MIPI__SLV_ISR__SDR_RX_THR_WOSET                                       0U
#define MIPI__SLV_ISR__DDR_TX_THR_MASK                               0x00000400U
#define MIPI__SLV_ISR__DDR_TX_THR_SHIFT                                      10U
#define MIPI__SLV_ISR__DDR_TX_THR_WIDTH                                       1U
#define MIPI__SLV_ISR__DDR_TX_THR_WOCLR                                       0U
#define MIPI__SLV_ISR__DDR_TX_THR_WOSET                                       0U
#define MIPI__SLV_ISR__DDR_RX_THR_MASK                               0x00000800U
#define MIPI__SLV_ISR__DDR_RX_THR_SHIFT                                      11U
#define MIPI__SLV_ISR__DDR_RX_THR_WIDTH                                       1U
#define MIPI__SLV_ISR__DDR_RX_THR_WOCLR                                       0U
#define MIPI__SLV_ISR__DDR_RX_THR_WOSET                                       0U
#define MIPI__SLV_ISR__M_RD_ABORT_MASK                               0x00001000U
#define MIPI__SLV_ISR__M_RD_ABORT_SHIFT                                      12U
#define MIPI__SLV_ISR__M_RD_ABORT_WIDTH                                       1U
#define MIPI__SLV_ISR__M_RD_ABORT_WOCLR                                       0U
#define MIPI__SLV_ISR__M_RD_ABORT_WOSET                                       0U
#define MIPI__SLV_ISR__DDR_FAIL_MASK                                 0x00002000U
#define MIPI__SLV_ISR__DDR_FAIL_SHIFT                                        13U
#define MIPI__SLV_ISR__DDR_FAIL_WIDTH                                         1U
#define MIPI__SLV_ISR__DDR_FAIL_WOCLR                                         0U
#define MIPI__SLV_ISR__DDR_FAIL_WOSET                                         0U
#define MIPI__SLV_ISR__SDR_FAIL_MASK                                 0x00004000U
#define MIPI__SLV_ISR__SDR_FAIL_SHIFT                                        14U
#define MIPI__SLV_ISR__SDR_FAIL_WIDTH                                         1U
#define MIPI__SLV_ISR__SDR_FAIL_WOCLR                                         0U
#define MIPI__SLV_ISR__SDR_FAIL_WOSET                                         0U
#define MIPI__SLV_ISR__DA_UPDATE_MASK                                0x00008000U
#define MIPI__SLV_ISR__DA_UPDATE_SHIFT                                       15U
#define MIPI__SLV_ISR__DA_UPDATE_WIDTH                                        1U
#define MIPI__SLV_ISR__DA_UPDATE_WOCLR                                        0U
#define MIPI__SLV_ISR__DA_UPDATE_WOSET                                        0U
#define MIPI__SLV_ISR__MR_DONE_MASK                                  0x00010000U
#define MIPI__SLV_ISR__MR_DONE_SHIFT                                         16U
#define MIPI__SLV_ISR__MR_DONE_WIDTH                                          1U
#define MIPI__SLV_ISR__MR_DONE_WOCLR                                          0U
#define MIPI__SLV_ISR__MR_DONE_WOSET                                          0U
#define MIPI__SLV_ISR__HJ_DONE_MASK                                  0x00020000U
#define MIPI__SLV_ISR__HJ_DONE_SHIFT                                         17U
#define MIPI__SLV_ISR__HJ_DONE_WIDTH                                          1U
#define MIPI__SLV_ISR__HJ_DONE_WOCLR                                          0U
#define MIPI__SLV_ISR__HJ_DONE_WOSET                                          0U
#define MIPI__SLV_ISR__EVENT_UP_MASK                                 0x00040000U
#define MIPI__SLV_ISR__EVENT_UP_SHIFT                                        18U
#define MIPI__SLV_ISR__EVENT_UP_WIDTH                                         1U
#define MIPI__SLV_ISR__EVENT_UP_WOCLR                                         0U
#define MIPI__SLV_ISR__EVENT_UP_WOSET                                         0U
#define MIPI__SLV_ISR__ERROR_MASK                                    0x00080000U
#define MIPI__SLV_ISR__ERROR_SHIFT                                           19U
#define MIPI__SLV_ISR__ERROR_WIDTH                                            1U
#define MIPI__SLV_ISR__ERROR_WOCLR                                            0U
#define MIPI__SLV_ISR__ERROR_WOSET                                            0U
#define MIPI__SLV_ISR__TM_MASK                                       0x00100000U
#define MIPI__SLV_ISR__TM_SHIFT                                              20U
#define MIPI__SLV_ISR__TM_WIDTH                                               1U
#define MIPI__SLV_ISR__TM_WOCLR                                               0U
#define MIPI__SLV_ISR__TM_WOSET                                               0U
#define MIPI__SLV_ISR__DEFSLVS_MASK                                  0x00200000U
#define MIPI__SLV_ISR__DEFSLVS_SHIFT                                         21U
#define MIPI__SLV_ISR__DEFSLVS_WIDTH                                          1U
#define MIPI__SLV_ISR__DEFSLVS_WOCLR                                          0U
#define MIPI__SLV_ISR__DEFSLVS_WOSET                                          0U

#define MIPI__SLV_STATUS0_READ_MASK                                  0xFFFFFFFFU
#define MIPI__SLV_STATUS0_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__SLV_STATUS0__XFERRED_BYTES_MASK                        0x0000FFFFU
#define MIPI__SLV_STATUS0__XFERRED_BYTES_SHIFT                                0U
#define MIPI__SLV_STATUS0__XFERRED_BYTES_WIDTH                               16U
#define MIPI__SLV_STATUS0__REG_ADDR_MASK                             0x00FF0000U
#define MIPI__SLV_STATUS0__REG_ADDR_SHIFT                                    16U
#define MIPI__SLV_STATUS0__REG_ADDR_WIDTH                                     8U
#define MIPI__SLV_STATUS0__RSVD0_MASK                                0xFF000000U
#define MIPI__SLV_STATUS0__RSVD0_SHIFT                                       24U
#define MIPI__SLV_STATUS0__RSVD0_WIDTH                                        8U

#define MIPI__SLV_STATUS1_READ_MASK                                  0xFFFFFFFFU
#define MIPI__SLV_STATUS1_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__SLV_STATUS1__SDRTX_EMPTY_MASK                          0x00000001U
#define MIPI__SLV_STATUS1__SDRTX_EMPTY_SHIFT                                  0U
#define MIPI__SLV_STATUS1__SDRTX_EMPTY_WIDTH                                  1U
#define MIPI__SLV_STATUS1__SDRTX_EMPTY_WOCLR                                  0U
#define MIPI__SLV_STATUS1__SDRTX_EMPTY_WOSET                                  0U
#define MIPI__SLV_STATUS1__SDRRX_EMPTY_MASK                          0x00000002U
#define MIPI__SLV_STATUS1__SDRRX_EMPTY_SHIFT                                  1U
#define MIPI__SLV_STATUS1__SDRRX_EMPTY_WIDTH                                  1U
#define MIPI__SLV_STATUS1__SDRRX_EMPTY_WOCLR                                  0U
#define MIPI__SLV_STATUS1__SDRRX_EMPTY_WOSET                                  0U
#define MIPI__SLV_STATUS1__SDRTX_FULL_MASK                           0x00000004U
#define MIPI__SLV_STATUS1__SDRTX_FULL_SHIFT                                   2U
#define MIPI__SLV_STATUS1__SDRTX_FULL_WIDTH                                   1U
#define MIPI__SLV_STATUS1__SDRTX_FULL_WOCLR                                   0U
#define MIPI__SLV_STATUS1__SDRTX_FULL_WOSET                                   0U
#define MIPI__SLV_STATUS1__SDRRX_FULL_MASK                           0x00000008U
#define MIPI__SLV_STATUS1__SDRRX_FULL_SHIFT                                   3U
#define MIPI__SLV_STATUS1__SDRRX_FULL_WIDTH                                   1U
#define MIPI__SLV_STATUS1__SDRRX_FULL_WOCLR                                   0U
#define MIPI__SLV_STATUS1__SDRRX_FULL_WOSET                                   0U
#define MIPI__SLV_STATUS1__DDRTX_EMPTY_MASK                          0x00000010U
#define MIPI__SLV_STATUS1__DDRTX_EMPTY_SHIFT                                  4U
#define MIPI__SLV_STATUS1__DDRTX_EMPTY_WIDTH                                  1U
#define MIPI__SLV_STATUS1__DDRTX_EMPTY_WOCLR                                  0U
#define MIPI__SLV_STATUS1__DDRTX_EMPTY_WOSET                                  0U
#define MIPI__SLV_STATUS1__DDRRX_EMPTY_MASK                          0x00000020U
#define MIPI__SLV_STATUS1__DDRRX_EMPTY_SHIFT                                  5U
#define MIPI__SLV_STATUS1__DDRRX_EMPTY_WIDTH                                  1U
#define MIPI__SLV_STATUS1__DDRRX_EMPTY_WOCLR                                  0U
#define MIPI__SLV_STATUS1__DDRRX_EMPTY_WOSET                                  0U
#define MIPI__SLV_STATUS1__DDRTX_FULL_MASK                           0x00000040U
#define MIPI__SLV_STATUS1__DDRTX_FULL_SHIFT                                   6U
#define MIPI__SLV_STATUS1__DDRTX_FULL_WIDTH                                   1U
#define MIPI__SLV_STATUS1__DDRTX_FULL_WOCLR                                   0U
#define MIPI__SLV_STATUS1__DDRTX_FULL_WOSET                                   0U
#define MIPI__SLV_STATUS1__DDRRX_FULL_MASK                           0x00000080U
#define MIPI__SLV_STATUS1__DDRRX_FULL_SHIFT                                   7U
#define MIPI__SLV_STATUS1__DDRRX_FULL_WIDTH                                   1U
#define MIPI__SLV_STATUS1__DDRRX_FULL_WOCLR                                   0U
#define MIPI__SLV_STATUS1__DDRRX_FULL_WOSET                                   0U
#define MIPI__SLV_STATUS1__HAS_DA_MASK                               0x00000100U
#define MIPI__SLV_STATUS1__HAS_DA_SHIFT                                       8U
#define MIPI__SLV_STATUS1__HAS_DA_WIDTH                                       1U
#define MIPI__SLV_STATUS1__HAS_DA_WOCLR                                       0U
#define MIPI__SLV_STATUS1__HAS_DA_WOSET                                       0U
#define MIPI__SLV_STATUS1__DA_MASK                                   0x0000FE00U
#define MIPI__SLV_STATUS1__DA_SHIFT                                           9U
#define MIPI__SLV_STATUS1__DA_WIDTH                                           7U
#define MIPI__SLV_STATUS1__PROT_ERROR_MASK                           0x00010000U
#define MIPI__SLV_STATUS1__PROT_ERROR_SHIFT                                  16U
#define MIPI__SLV_STATUS1__PROT_ERROR_WIDTH                                   1U
#define MIPI__SLV_STATUS1__PROT_ERROR_WOCLR                                   0U
#define MIPI__SLV_STATUS1__PROT_ERROR_WOSET                                   0U
#define MIPI__SLV_STATUS1__MR_DIS_MASK                               0x00020000U
#define MIPI__SLV_STATUS1__MR_DIS_SHIFT                                      17U
#define MIPI__SLV_STATUS1__MR_DIS_WIDTH                                       1U
#define MIPI__SLV_STATUS1__MR_DIS_WOCLR                                       0U
#define MIPI__SLV_STATUS1__MR_DIS_WOSET                                       0U
#define MIPI__SLV_STATUS1__HJ_DIS_MASK                               0x00040000U
#define MIPI__SLV_STATUS1__HJ_DIS_SHIFT                                      18U
#define MIPI__SLV_STATUS1__HJ_DIS_WIDTH                                       1U
#define MIPI__SLV_STATUS1__HJ_DIS_WOCLR                                       0U
#define MIPI__SLV_STATUS1__HJ_DIS_WOSET                                       0U
#define MIPI__SLV_STATUS1__VEN_TM_MASK                               0x00080000U
#define MIPI__SLV_STATUS1__VEN_TM_SHIFT                                      19U
#define MIPI__SLV_STATUS1__VEN_TM_WIDTH                                       1U
#define MIPI__SLV_STATUS1__VEN_TM_WOCLR                                       0U
#define MIPI__SLV_STATUS1__VEN_TM_WOSET                                       0U
#define MIPI__SLV_STATUS1__ENTAS_MASK                                0x00300000U
#define MIPI__SLV_STATUS1__ENTAS_SHIFT                                       20U
#define MIPI__SLV_STATUS1__ENTAS_WIDTH                                        2U
#define MIPI__SLV_STATUS1__RSVD1_MASK                                0xFFC00000U
#define MIPI__SLV_STATUS1__RSVD1_SHIFT                                       22U
#define MIPI__SLV_STATUS1__RSVD1_WIDTH                                       10U

#define MIPI__CMD0_FIFO__RNW_MASK                                    0x00000001U
#define MIPI__CMD0_FIFO__RNW_SHIFT                                            0U
#define MIPI__CMD0_FIFO__RNW_WIDTH                                            1U
#define MIPI__CMD0_FIFO__RNW_WOCLR                                            0U
#define MIPI__CMD0_FIFO__RNW_WOSET                                            0U
#define MIPI__CMD0_FIFO__DEV_ADDR_MASK                               0x000000FEU
#define MIPI__CMD0_FIFO__DEV_ADDR_SHIFT                                       1U
#define MIPI__CMD0_FIFO__DEV_ADDR_WIDTH                                       7U
#define MIPI__CMD0_FIFO__DEV_ADDR_MSB_MASK                           0x00000700U
#define MIPI__CMD0_FIFO__DEV_ADDR_MSB_SHIFT                                   8U
#define MIPI__CMD0_FIFO__DEV_ADDR_MSB_WIDTH                                   3U
#define MIPI__CMD0_FIFO__PL_LEN_MASK                                 0x00FFF000U
#define MIPI__CMD0_FIFO__PL_LEN_SHIFT                                        12U
#define MIPI__CMD0_FIFO__PL_LEN_WIDTH                                        12U
#define MIPI__CMD0_FIFO__IS10B_MASK                                  0x01000000U
#define MIPI__CMD0_FIFO__IS10B_SHIFT                                         24U
#define MIPI__CMD0_FIFO__IS10B_WIDTH                                          1U
#define MIPI__CMD0_FIFO__IS10B_WOCLR                                          0U
#define MIPI__CMD0_FIFO__IS10B_WOSET                                          0U
#define MIPI__CMD0_FIFO__RSBC_MASK                                   0x02000000U
#define MIPI__CMD0_FIFO__RSBC_SHIFT                                          25U
#define MIPI__CMD0_FIFO__RSBC_WIDTH                                           1U
#define MIPI__CMD0_FIFO__RSBC_WOCLR                                           0U
#define MIPI__CMD0_FIFO__RSBC_WOSET                                           0U
#define MIPI__CMD0_FIFO__SBCA_MASK                                   0x04000000U
#define MIPI__CMD0_FIFO__SBCA_SHIFT                                          26U
#define MIPI__CMD0_FIFO__SBCA_WIDTH                                           1U
#define MIPI__CMD0_FIFO__SBCA_WOCLR                                           0U
#define MIPI__CMD0_FIFO__SBCA_WOSET                                           0U
#define MIPI__CMD0_FIFO__XMIT_MODE_MASK                              0x18000000U
#define MIPI__CMD0_FIFO__XMIT_MODE_SHIFT                                     27U
#define MIPI__CMD0_FIFO__XMIT_MODE_WIDTH                                      2U
#define MIPI__CMD0_FIFO__BCH_MASK                                    0x20000000U
#define MIPI__CMD0_FIFO__BCH_SHIFT                                           29U
#define MIPI__CMD0_FIFO__BCH_WIDTH                                            1U
#define MIPI__CMD0_FIFO__BCH_WOCLR                                            0U
#define MIPI__CMD0_FIFO__BCH_WOSET                                            0U
#define MIPI__CMD0_FIFO__IS_CCC_MASK                                 0x40000000U
#define MIPI__CMD0_FIFO__IS_CCC_SHIFT                                        30U
#define MIPI__CMD0_FIFO__IS_CCC_WIDTH                                         1U
#define MIPI__CMD0_FIFO__IS_CCC_WOCLR                                         0U
#define MIPI__CMD0_FIFO__IS_CCC_WOSET                                         0U
#define MIPI__CMD0_FIFO__IS_DDR_MASK                                 0x80000000U
#define MIPI__CMD0_FIFO__IS_DDR_SHIFT                                        31U
#define MIPI__CMD0_FIFO__IS_DDR_WIDTH                                         1U
#define MIPI__CMD0_FIFO__IS_DDR_WOCLR                                         0U
#define MIPI__CMD0_FIFO__IS_DDR_WOSET                                         0U

#define MIPI__CMD1_FIFO_READ_MASK                                    0x00FF0000U
#define MIPI__CMD1_FIFO_WRITE_MASK                                   0x00FF0000U
#define MIPI__CMD1_FIFO__CCC_CSRADDR0_MASK                           0x000000FFU
#define MIPI__CMD1_FIFO__CCC_CSRADDR0_SHIFT                                   0U
#define MIPI__CMD1_FIFO__CCC_CSRADDR0_WIDTH                                   8U
#define MIPI__CMD1_FIFO__CSRADDR1_MASK                               0x0000FF00U
#define MIPI__CMD1_FIFO__CSRADDR1_SHIFT                                       8U
#define MIPI__CMD1_FIFO__CSRADDR1_WIDTH                                       8U
#define MIPI__CMD1_FIFO__RSVD0_MASK                                  0x00FF0000U
#define MIPI__CMD1_FIFO__RSVD0_SHIFT                                         16U
#define MIPI__CMD1_FIFO__RSVD0_WIDTH                                          8U
#define MIPI__CMD1_FIFO__CMD_ID_MASK                                 0xFF000000U
#define MIPI__CMD1_FIFO__CMD_ID_SHIFT                                        24U
#define MIPI__CMD1_FIFO__CMD_ID_WIDTH                                         8U

#define MIPI__TX_FIFO__DATA_MASK                                     0xFFFFFFFFU
#define MIPI__TX_FIFO__DATA_SHIFT                                             0U
#define MIPI__TX_FIFO__DATA_WIDTH                                            32U

#define MIPI__IMD_CMD0__RNW_MASK                                     0x00000001U
#define MIPI__IMD_CMD0__RNW_SHIFT                                             0U
#define MIPI__IMD_CMD0__RNW_WIDTH                                             1U
#define MIPI__IMD_CMD0__RNW_WOCLR                                             0U
#define MIPI__IMD_CMD0__RNW_WOSET                                             0U
#define MIPI__IMD_CMD0__DEV_ADDR_MASK                                0x000000FEU
#define MIPI__IMD_CMD0__DEV_ADDR_SHIFT                                        1U
#define MIPI__IMD_CMD0__DEV_ADDR_WIDTH                                        7U
#define MIPI__IMD_CMD0__PL_LEN_MASK                                  0x00007000U
#define MIPI__IMD_CMD0__PL_LEN_SHIFT                                         12U
#define MIPI__IMD_CMD0__PL_LEN_WIDTH                                          3U

#define MIPI__IMD_CMD1_READ_MASK                                     0x00FFFF00U
#define MIPI__IMD_CMD1_WRITE_MASK                                    0x00FFFF00U
#define MIPI__IMD_CMD1__CCC_MASK                                     0x000000FFU
#define MIPI__IMD_CMD1__CCC_SHIFT                                             0U
#define MIPI__IMD_CMD1__CCC_WIDTH                                             8U
#define MIPI__IMD_CMD1__RSVD0_MASK                                   0x00FFFF00U
#define MIPI__IMD_CMD1__RSVD0_SHIFT                                           8U
#define MIPI__IMD_CMD1__RSVD0_WIDTH                                          16U
#define MIPI__IMD_CMD1__CMD_ID_MASK                                  0xFF000000U
#define MIPI__IMD_CMD1__CMD_ID_SHIFT                                         24U
#define MIPI__IMD_CMD1__CMD_ID_WIDTH                                          8U

#define MIPI__IMD_DATA_READ_MASK                                     0xFFFFFFFFU
#define MIPI__IMD_DATA_WRITE_MASK                                    0xFFFFFFFFU
#define MIPI__IMD_DATA__DATA_MASK                                    0xFFFFFFFFU
#define MIPI__IMD_DATA__DATA_SHIFT                                            0U
#define MIPI__IMD_DATA__DATA_WIDTH                                           32U

#define MIPI__RX_FIFO_READ_MASK                                      0xFFFFFFFFU
#define MIPI__RX_FIFO_WRITE_MASK                                     0xFFFFFFFFU
#define MIPI__RX_FIFO__DATA_MASK                                     0xFFFFFFFFU
#define MIPI__RX_FIFO__DATA_SHIFT                                             0U
#define MIPI__RX_FIFO__DATA_WIDTH                                            32U

#define MIPI__IBI_DATA_FIFO_READ_MASK                                0xFFFFFFFFU
#define MIPI__IBI_DATA_FIFO_WRITE_MASK                               0xFFFFFFFFU
#define MIPI__IBI_DATA_FIFO__DATA_MASK                               0xFFFFFFFFU
#define MIPI__IBI_DATA_FIFO__DATA_SHIFT                                       0U
#define MIPI__IBI_DATA_FIFO__DATA_WIDTH                                      32U

#define MIPI__SLV_DDR_TX_FIFO__DDR_SLAVE_TX_DATA_FIFO_MASK           0x000FFFFFU
#define MIPI__SLV_DDR_TX_FIFO__DDR_SLAVE_TX_DATA_FIFO_SHIFT                   0U
#define MIPI__SLV_DDR_TX_FIFO__DDR_SLAVE_TX_DATA_FIFO_WIDTH                  20U

#define MIPI__SLV_DDR_RX_FIFO_READ_MASK                              0x000FFFFFU
#define MIPI__SLV_DDR_RX_FIFO_WRITE_MASK                             0x000FFFFFU
#define MIPI__SLV_DDR_RX_FIFO__DDR_SLAVE_RX_DATA_FIFO_MASK           0x000FFFFFU
#define MIPI__SLV_DDR_RX_FIFO__DDR_SLAVE_RX_DATA_FIFO_SHIFT                   0U
#define MIPI__SLV_DDR_RX_FIFO__DDR_SLAVE_RX_DATA_FIFO_WIDTH                  20U

#define MIPI__CMD_IBI_THR_CTRL_READ_MASK                             0xFFFFFFFFU
#define MIPI__CMD_IBI_THR_CTRL_WRITE_MASK                            0xFFFFFFFFU
#define MIPI__CMD_IBI_THR_CTRL__CMDD_THR_MASK                        0x0000001FU
#define MIPI__CMD_IBI_THR_CTRL__CMDD_THR_SHIFT                                0U
#define MIPI__CMD_IBI_THR_CTRL__CMDD_THR_WIDTH                                5U
#define MIPI__CMD_IBI_THR_CTRL__RSVD0_MASK                           0x000000E0U
#define MIPI__CMD_IBI_THR_CTRL__RSVD0_SHIFT                                   5U
#define MIPI__CMD_IBI_THR_CTRL__RSVD0_WIDTH                                   3U
#define MIPI__CMD_IBI_THR_CTRL__IBID_THR_MASK                        0x00003F00U
#define MIPI__CMD_IBI_THR_CTRL__IBID_THR_SHIFT                                8U
#define MIPI__CMD_IBI_THR_CTRL__IBID_THR_WIDTH                                6U
#define MIPI__CMD_IBI_THR_CTRL__RSVD1_MASK                           0x0000C000U
#define MIPI__CMD_IBI_THR_CTRL__RSVD1_SHIFT                                  14U
#define MIPI__CMD_IBI_THR_CTRL__RSVD1_WIDTH                                   2U
#define MIPI__CMD_IBI_THR_CTRL__CMDR_THR_MASK                        0x001F0000U
#define MIPI__CMD_IBI_THR_CTRL__CMDR_THR_SHIFT                               16U
#define MIPI__CMD_IBI_THR_CTRL__CMDR_THR_WIDTH                                5U
#define MIPI__CMD_IBI_THR_CTRL__RSVD2_MASK                           0x00E00000U
#define MIPI__CMD_IBI_THR_CTRL__RSVD2_SHIFT                                  21U
#define MIPI__CMD_IBI_THR_CTRL__RSVD2_WIDTH                                   3U
#define MIPI__CMD_IBI_THR_CTRL__IBIR_THR_MASK                        0x3F000000U
#define MIPI__CMD_IBI_THR_CTRL__IBIR_THR_SHIFT                               24U
#define MIPI__CMD_IBI_THR_CTRL__IBIR_THR_WIDTH                                6U
#define MIPI__CMD_IBI_THR_CTRL__RSVD3_MASK                           0xC0000000U
#define MIPI__CMD_IBI_THR_CTRL__RSVD3_SHIFT                                  30U
#define MIPI__CMD_IBI_THR_CTRL__RSVD3_WIDTH                                   2U

#define MIPI__TX_RX_THR_CTRL_READ_MASK                               0xFFFFFFFFU
#define MIPI__TX_RX_THR_CTRL_WRITE_MASK                              0xFFFFFFFFU
#define MIPI__TX_RX_THR_CTRL__TX_THR_MASK                            0x0000FFFFU
#define MIPI__TX_RX_THR_CTRL__TX_THR_SHIFT                                    0U
#define MIPI__TX_RX_THR_CTRL__TX_THR_WIDTH                                   16U
#define MIPI__TX_RX_THR_CTRL__RX_THR_MASK                            0xFFFF0000U
#define MIPI__TX_RX_THR_CTRL__RX_THR_SHIFT                                   16U
#define MIPI__TX_RX_THR_CTRL__RX_THR_WIDTH                                   16U

#define MIPI__SLV_DDR_TX_RX_THR_CTRL_READ_MASK                       0xFFFFFFFFU
#define MIPI__SLV_DDR_TX_RX_THR_CTRL_WRITE_MASK                      0xFFFFFFFFU
#define MIPI__SLV_DDR_TX_RX_THR_CTRL__SLV_DDR_TX_THR_MASK            0x0000FFFFU
#define MIPI__SLV_DDR_TX_RX_THR_CTRL__SLV_DDR_TX_THR_SHIFT                    0U
#define MIPI__SLV_DDR_TX_RX_THR_CTRL__SLV_DDR_TX_THR_WIDTH                   16U
#define MIPI__SLV_DDR_TX_RX_THR_CTRL__SLV_DDR_RX_THR_MASK            0xFFFF0000U
#define MIPI__SLV_DDR_TX_RX_THR_CTRL__SLV_DDR_RX_THR_SHIFT                   16U
#define MIPI__SLV_DDR_TX_RX_THR_CTRL__SLV_DDR_RX_THR_WIDTH                   16U

#define MIPI__FLUSH_CTRL__CMD_FLUSH_MASK                             0x00010000U
#define MIPI__FLUSH_CTRL__CMD_FLUSH_SHIFT                                    16U
#define MIPI__FLUSH_CTRL__CMD_FLUSH_WIDTH                                     1U
#define MIPI__FLUSH_CTRL__CMD_FLUSH_WOCLR                                     0U
#define MIPI__FLUSH_CTRL__CMD_FLUSH_WOSET                                     0U
#define MIPI__FLUSH_CTRL__TX_FLUSH_MASK                              0x00020000U
#define MIPI__FLUSH_CTRL__TX_FLUSH_SHIFT                                     17U
#define MIPI__FLUSH_CTRL__TX_FLUSH_WIDTH                                      1U
#define MIPI__FLUSH_CTRL__TX_FLUSH_WOCLR                                      0U
#define MIPI__FLUSH_CTRL__TX_FLUSH_WOSET                                      0U
#define MIPI__FLUSH_CTRL__RX_FLUSH_MASK                              0x00040000U
#define MIPI__FLUSH_CTRL__RX_FLUSH_SHIFT                                     18U
#define MIPI__FLUSH_CTRL__RX_FLUSH_WIDTH                                      1U
#define MIPI__FLUSH_CTRL__RX_FLUSH_WOCLR                                      0U
#define MIPI__FLUSH_CTRL__RX_FLUSH_WOSET                                      0U
#define MIPI__FLUSH_CTRL__IBI_FLUSH_MASK                             0x00080000U
#define MIPI__FLUSH_CTRL__IBI_FLUSH_SHIFT                                    19U
#define MIPI__FLUSH_CTRL__IBI_FLUSH_WIDTH                                     1U
#define MIPI__FLUSH_CTRL__IBI_FLUSH_WOCLR                                     0U
#define MIPI__FLUSH_CTRL__IBI_FLUSH_WOSET                                     0U
#define MIPI__FLUSH_CTRL__IMM_CMD_FLUSH_MASK                         0x00100000U
#define MIPI__FLUSH_CTRL__IMM_CMD_FLUSH_SHIFT                                20U
#define MIPI__FLUSH_CTRL__IMM_CMD_FLUSH_WIDTH                                 1U
#define MIPI__FLUSH_CTRL__IMM_CMD_FLUSH_WOCLR                                 0U
#define MIPI__FLUSH_CTRL__IMM_CMD_FLUSH_WOSET                                 0U
#define MIPI__FLUSH_CTRL__SLV_DDR_TX_FLUSH_MASK                      0x00200000U
#define MIPI__FLUSH_CTRL__SLV_DDR_TX_FLUSH_SHIFT                             21U
#define MIPI__FLUSH_CTRL__SLV_DDR_TX_FLUSH_WIDTH                              1U
#define MIPI__FLUSH_CTRL__SLV_DDR_TX_FLUSH_WOCLR                              0U
#define MIPI__FLUSH_CTRL__SLV_DDR_TX_FLUSH_WOSET                              0U
#define MIPI__FLUSH_CTRL__SLV_DDR_RX_FLUSH_MASK                      0x00400000U
#define MIPI__FLUSH_CTRL__SLV_DDR_RX_FLUSH_SHIFT                             22U
#define MIPI__FLUSH_CTRL__SLV_DDR_RX_FLUSH_WIDTH                              1U
#define MIPI__FLUSH_CTRL__SLV_DDR_RX_FLUSH_WOCLR                              0U
#define MIPI__FLUSH_CTRL__SLV_DDR_RX_FLUSH_WOSET                              0U

#define MIPI__TTO_PRESCL_CTRL0_READ_MASK                             0xFFFFFFFFU
#define MIPI__TTO_PRESCL_CTRL0_WRITE_MASK                            0xFFFFFFFFU
#define MIPI__TTO_PRESCL_CTRL0__DIV_A_MASK                           0x000007FFU
#define MIPI__TTO_PRESCL_CTRL0__DIV_A_SHIFT                                   0U
#define MIPI__TTO_PRESCL_CTRL0__DIV_A_WIDTH                                  11U
#define MIPI__TTO_PRESCL_CTRL0__RSVD0_MASK                           0x0000F800U
#define MIPI__TTO_PRESCL_CTRL0__RSVD0_SHIFT                                  11U
#define MIPI__TTO_PRESCL_CTRL0__RSVD0_WIDTH                                   5U
#define MIPI__TTO_PRESCL_CTRL0__DIV_B_MASK                           0x03FF0000U
#define MIPI__TTO_PRESCL_CTRL0__DIV_B_SHIFT                                  16U
#define MIPI__TTO_PRESCL_CTRL0__DIV_B_WIDTH                                  10U
#define MIPI__TTO_PRESCL_CTRL0__RSVD1_MASK                           0xFC000000U
#define MIPI__TTO_PRESCL_CTRL0__RSVD1_SHIFT                                  26U
#define MIPI__TTO_PRESCL_CTRL0__RSVD1_WIDTH                                   6U

#define MIPI__TTO_PRESCL_CTRL1_READ_MASK                             0xFFFFFFFFU
#define MIPI__TTO_PRESCL_CTRL1_WRITE_MASK                            0xFFFFFFFFU
#define MIPI__TTO_PRESCL_CTRL1__DIV_A_MASK                           0x000000FFU
#define MIPI__TTO_PRESCL_CTRL1__DIV_A_SHIFT                                   0U
#define MIPI__TTO_PRESCL_CTRL1__DIV_A_WIDTH                                   8U
#define MIPI__TTO_PRESCL_CTRL1__RSVD0_MASK                           0x0000FF00U
#define MIPI__TTO_PRESCL_CTRL1__RSVD0_SHIFT                                   8U
#define MIPI__TTO_PRESCL_CTRL1__RSVD0_WIDTH                                   8U
#define MIPI__TTO_PRESCL_CTRL1__DIV_B_MASK                           0x03FF0000U
#define MIPI__TTO_PRESCL_CTRL1__DIV_B_SHIFT                                  16U
#define MIPI__TTO_PRESCL_CTRL1__DIV_B_WIDTH                                  10U
#define MIPI__TTO_PRESCL_CTRL1__RSVD1_MASK                           0xFC000000U
#define MIPI__TTO_PRESCL_CTRL1__RSVD1_SHIFT                                  26U
#define MIPI__TTO_PRESCL_CTRL1__RSVD1_WIDTH                                   6U

#define MIPI__DEVS_CTRL_READ_MASK                                    0x00000FFFU
#define MIPI__DEVS_CTRL_WRITE_MASK                                   0x00000FFFU
#define MIPI__DEVS_CTRL__DEV0_ACTIVE_MASK                            0x00000001U
#define MIPI__DEVS_CTRL__DEV0_ACTIVE_SHIFT                                    0U
#define MIPI__DEVS_CTRL__DEV0_ACTIVE_WIDTH                                    1U
#define MIPI__DEVS_CTRL__DEV0_ACTIVE_WOCLR                                    0U
#define MIPI__DEVS_CTRL__DEV0_ACTIVE_WOSET                                    0U
#define MIPI__DEVS_CTRL__DEV1_ACTIVE_MASK                            0x00000002U
#define MIPI__DEVS_CTRL__DEV1_ACTIVE_SHIFT                                    1U
#define MIPI__DEVS_CTRL__DEV1_ACTIVE_WIDTH                                    1U
#define MIPI__DEVS_CTRL__DEV1_ACTIVE_WOCLR                                    0U
#define MIPI__DEVS_CTRL__DEV1_ACTIVE_WOSET                                    0U
#define MIPI__DEVS_CTRL__DEV2_ACTIVE_MASK                            0x00000004U
#define MIPI__DEVS_CTRL__DEV2_ACTIVE_SHIFT                                    2U
#define MIPI__DEVS_CTRL__DEV2_ACTIVE_WIDTH                                    1U
#define MIPI__DEVS_CTRL__DEV2_ACTIVE_WOCLR                                    0U
#define MIPI__DEVS_CTRL__DEV2_ACTIVE_WOSET                                    0U
#define MIPI__DEVS_CTRL__DEV3_ACTIVE_MASK                            0x00000008U
#define MIPI__DEVS_CTRL__DEV3_ACTIVE_SHIFT                                    3U
#define MIPI__DEVS_CTRL__DEV3_ACTIVE_WIDTH                                    1U
#define MIPI__DEVS_CTRL__DEV3_ACTIVE_WOCLR                                    0U
#define MIPI__DEVS_CTRL__DEV3_ACTIVE_WOSET                                    0U
#define MIPI__DEVS_CTRL__DEV4_ACTIVE_MASK                            0x00000010U
#define MIPI__DEVS_CTRL__DEV4_ACTIVE_SHIFT                                    4U
#define MIPI__DEVS_CTRL__DEV4_ACTIVE_WIDTH                                    1U
#define MIPI__DEVS_CTRL__DEV4_ACTIVE_WOCLR                                    0U
#define MIPI__DEVS_CTRL__DEV4_ACTIVE_WOSET                                    0U
#define MIPI__DEVS_CTRL__DEV5_ACTIVE_MASK                            0x00000020U
#define MIPI__DEVS_CTRL__DEV5_ACTIVE_SHIFT                                    5U
#define MIPI__DEVS_CTRL__DEV5_ACTIVE_WIDTH                                    1U
#define MIPI__DEVS_CTRL__DEV5_ACTIVE_WOCLR                                    0U
#define MIPI__DEVS_CTRL__DEV5_ACTIVE_WOSET                                    0U
#define MIPI__DEVS_CTRL__DEV6_ACTIVE_MASK                            0x00000040U
#define MIPI__DEVS_CTRL__DEV6_ACTIVE_SHIFT                                    6U
#define MIPI__DEVS_CTRL__DEV6_ACTIVE_WIDTH                                    1U
#define MIPI__DEVS_CTRL__DEV6_ACTIVE_WOCLR                                    0U
#define MIPI__DEVS_CTRL__DEV6_ACTIVE_WOSET                                    0U
#define MIPI__DEVS_CTRL__DEV7_ACTIVE_MASK                            0x00000080U
#define MIPI__DEVS_CTRL__DEV7_ACTIVE_SHIFT                                    7U
#define MIPI__DEVS_CTRL__DEV7_ACTIVE_WIDTH                                    1U
#define MIPI__DEVS_CTRL__DEV7_ACTIVE_WOCLR                                    0U
#define MIPI__DEVS_CTRL__DEV7_ACTIVE_WOSET                                    0U
#define MIPI__DEVS_CTRL__DEV8_ACTIVE_MASK                            0x00000100U
#define MIPI__DEVS_CTRL__DEV8_ACTIVE_SHIFT                                    8U
#define MIPI__DEVS_CTRL__DEV8_ACTIVE_WIDTH                                    1U
#define MIPI__DEVS_CTRL__DEV8_ACTIVE_WOCLR                                    0U
#define MIPI__DEVS_CTRL__DEV8_ACTIVE_WOSET                                    0U
#define MIPI__DEVS_CTRL__DEV9_ACTIVE_MASK                            0x00000200U
#define MIPI__DEVS_CTRL__DEV9_ACTIVE_SHIFT                                    9U
#define MIPI__DEVS_CTRL__DEV9_ACTIVE_WIDTH                                    1U
#define MIPI__DEVS_CTRL__DEV9_ACTIVE_WOCLR                                    0U
#define MIPI__DEVS_CTRL__DEV9_ACTIVE_WOSET                                    0U
#define MIPI__DEVS_CTRL__DEV10_ACTIVE_MASK                           0x00000400U
#define MIPI__DEVS_CTRL__DEV10_ACTIVE_SHIFT                                  10U
#define MIPI__DEVS_CTRL__DEV10_ACTIVE_WIDTH                                   1U
#define MIPI__DEVS_CTRL__DEV10_ACTIVE_WOCLR                                   0U
#define MIPI__DEVS_CTRL__DEV10_ACTIVE_WOSET                                   0U
#define MIPI__DEVS_CTRL__DEV11_ACTIVE_MASK                           0x00000800U
#define MIPI__DEVS_CTRL__DEV11_ACTIVE_SHIFT                                  11U
#define MIPI__DEVS_CTRL__DEV11_ACTIVE_WIDTH                                   1U
#define MIPI__DEVS_CTRL__DEV11_ACTIVE_WOCLR                                   0U
#define MIPI__DEVS_CTRL__DEV11_ACTIVE_WOSET                                   0U
#define MIPI__DEVS_CTRL__DEV1_CLR_MASK                               0x00020000U
#define MIPI__DEVS_CTRL__DEV1_CLR_SHIFT                                      17U
#define MIPI__DEVS_CTRL__DEV1_CLR_WIDTH                                       1U
#define MIPI__DEVS_CTRL__DEV1_CLR_WOCLR                                       0U
#define MIPI__DEVS_CTRL__DEV1_CLR_WOSET                                       0U
#define MIPI__DEVS_CTRL__DEV2_CLR_MASK                               0x00040000U
#define MIPI__DEVS_CTRL__DEV2_CLR_SHIFT                                      18U
#define MIPI__DEVS_CTRL__DEV2_CLR_WIDTH                                       1U
#define MIPI__DEVS_CTRL__DEV2_CLR_WOCLR                                       0U
#define MIPI__DEVS_CTRL__DEV2_CLR_WOSET                                       0U
#define MIPI__DEVS_CTRL__DEV3_CLR_MASK                               0x00080000U
#define MIPI__DEVS_CTRL__DEV3_CLR_SHIFT                                      19U
#define MIPI__DEVS_CTRL__DEV3_CLR_WIDTH                                       1U
#define MIPI__DEVS_CTRL__DEV3_CLR_WOCLR                                       0U
#define MIPI__DEVS_CTRL__DEV3_CLR_WOSET                                       0U
#define MIPI__DEVS_CTRL__DEV4_CLR_MASK                               0x00100000U
#define MIPI__DEVS_CTRL__DEV4_CLR_SHIFT                                      20U
#define MIPI__DEVS_CTRL__DEV4_CLR_WIDTH                                       1U
#define MIPI__DEVS_CTRL__DEV4_CLR_WOCLR                                       0U
#define MIPI__DEVS_CTRL__DEV4_CLR_WOSET                                       0U
#define MIPI__DEVS_CTRL__DEV5_CLR_MASK                               0x00200000U
#define MIPI__DEVS_CTRL__DEV5_CLR_SHIFT                                      21U
#define MIPI__DEVS_CTRL__DEV5_CLR_WIDTH                                       1U
#define MIPI__DEVS_CTRL__DEV5_CLR_WOCLR                                       0U
#define MIPI__DEVS_CTRL__DEV5_CLR_WOSET                                       0U
#define MIPI__DEVS_CTRL__DEV6_CLR_MASK                               0x00400000U
#define MIPI__DEVS_CTRL__DEV6_CLR_SHIFT                                      22U
#define MIPI__DEVS_CTRL__DEV6_CLR_WIDTH                                       1U
#define MIPI__DEVS_CTRL__DEV6_CLR_WOCLR                                       0U
#define MIPI__DEVS_CTRL__DEV6_CLR_WOSET                                       0U
#define MIPI__DEVS_CTRL__DEV7_CLR_MASK                               0x00800000U
#define MIPI__DEVS_CTRL__DEV7_CLR_SHIFT                                      23U
#define MIPI__DEVS_CTRL__DEV7_CLR_WIDTH                                       1U
#define MIPI__DEVS_CTRL__DEV7_CLR_WOCLR                                       0U
#define MIPI__DEVS_CTRL__DEV7_CLR_WOSET                                       0U
#define MIPI__DEVS_CTRL__DEV8_CLR_MASK                               0x01000000U
#define MIPI__DEVS_CTRL__DEV8_CLR_SHIFT                                      24U
#define MIPI__DEVS_CTRL__DEV8_CLR_WIDTH                                       1U
#define MIPI__DEVS_CTRL__DEV8_CLR_WOCLR                                       0U
#define MIPI__DEVS_CTRL__DEV8_CLR_WOSET                                       0U
#define MIPI__DEVS_CTRL__DEV9_CLR_MASK                               0x02000000U
#define MIPI__DEVS_CTRL__DEV9_CLR_SHIFT                                      25U
#define MIPI__DEVS_CTRL__DEV9_CLR_WIDTH                                       1U
#define MIPI__DEVS_CTRL__DEV9_CLR_WOCLR                                       0U
#define MIPI__DEVS_CTRL__DEV9_CLR_WOSET                                       0U
#define MIPI__DEVS_CTRL__DEV10_CLR_MASK                              0x04000000U
#define MIPI__DEVS_CTRL__DEV10_CLR_SHIFT                                     26U
#define MIPI__DEVS_CTRL__DEV10_CLR_WIDTH                                      1U
#define MIPI__DEVS_CTRL__DEV10_CLR_WOCLR                                      0U
#define MIPI__DEVS_CTRL__DEV10_CLR_WOSET                                      0U
#define MIPI__DEVS_CTRL__DEV11_CLR_MASK                              0x08000000U
#define MIPI__DEVS_CTRL__DEV11_CLR_SHIFT                                     27U
#define MIPI__DEVS_CTRL__DEV11_CLR_WIDTH                                      1U
#define MIPI__DEVS_CTRL__DEV11_CLR_WOCLR                                      0U
#define MIPI__DEVS_CTRL__DEV11_CLR_WOSET                                      0U

#define MIPI__DEV_ID0_RR0_READ_MASK                                  0x0000EFFFU
#define MIPI__DEV_ID0_RR0_WRITE_MASK                                 0x0000EFFFU
#define MIPI__DEV_ID0_RR0__DEV_ADDR_MASK                             0x000000FFU
#define MIPI__DEV_ID0_RR0__DEV_ADDR_SHIFT                                     0U
#define MIPI__DEV_ID0_RR0__DEV_ADDR_WIDTH                                     8U
#define MIPI__DEV_ID0_RR0__RSVD0_MASK                                0x00000100U
#define MIPI__DEV_ID0_RR0__RSVD0_SHIFT                                        8U
#define MIPI__DEV_ID0_RR0__RSVD0_WIDTH                                        1U
#define MIPI__DEV_ID0_RR0__RSVD0_WOCLR                                        0U
#define MIPI__DEV_ID0_RR0__RSVD0_WOSET                                        0U
#define MIPI__DEV_ID0_RR0__IS_I3C_MASK                               0x00000200U
#define MIPI__DEV_ID0_RR0__IS_I3C_SHIFT                                       9U
#define MIPI__DEV_ID0_RR0__IS_I3C_WIDTH                                       1U
#define MIPI__DEV_ID0_RR0__IS_I3C_WOCLR                                       0U
#define MIPI__DEV_ID0_RR0__IS_I3C_WOSET                                       0U
#define MIPI__DEV_ID0_RR0__RSVD1_MASK                                0x00000400U
#define MIPI__DEV_ID0_RR0__RSVD1_SHIFT                                       10U
#define MIPI__DEV_ID0_RR0__RSVD1_WIDTH                                        1U
#define MIPI__DEV_ID0_RR0__RSVD1_WOCLR                                        0U
#define MIPI__DEV_ID0_RR0__RSVD1_WOSET                                        0U
#define MIPI__DEV_ID0_RR0__LVR_EXT_ADDR_MASK                         0x00000800U
#define MIPI__DEV_ID0_RR0__LVR_EXT_ADDR_SHIFT                                11U
#define MIPI__DEV_ID0_RR0__LVR_EXT_ADDR_WIDTH                                 1U
#define MIPI__DEV_ID0_RR0__LVR_EXT_ADDR_WOCLR                                 0U
#define MIPI__DEV_ID0_RR0__LVR_EXT_ADDR_WOSET                                 0U
#define MIPI__DEV_ID0_RR0__LVR_SA_MSB_MASK                           0x0000E000U
#define MIPI__DEV_ID0_RR0__LVR_SA_MSB_SHIFT                                  13U
#define MIPI__DEV_ID0_RR0__LVR_SA_MSB_WIDTH                                   3U

#define MIPI__DEV_ID0_RR1_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID0_RR1_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID0_RR1__PID_MSB_MASK                              0xFFFFFFFFU
#define MIPI__DEV_ID0_RR1__PID_MSB_SHIFT                                      0U
#define MIPI__DEV_ID0_RR1__PID_MSB_WIDTH                                     32U

#define MIPI__DEV_ID0_RR2_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID0_RR2_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID0_RR2__DCR_LVR_MASK                              0x000000FFU
#define MIPI__DEV_ID0_RR2__DCR_LVR_SHIFT                                      0U
#define MIPI__DEV_ID0_RR2__DCR_LVR_WIDTH                                      8U
#define MIPI__DEV_ID0_RR2__BCR_MASK                                  0x0000FF00U
#define MIPI__DEV_ID0_RR2__BCR_SHIFT                                          8U
#define MIPI__DEV_ID0_RR2__BCR_WIDTH                                          8U
#define MIPI__DEV_ID0_RR2__PID_LSB_MASK                              0xFFFF0000U
#define MIPI__DEV_ID0_RR2__PID_LSB_SHIFT                                     16U
#define MIPI__DEV_ID0_RR2__PID_LSB_WIDTH                                     16U

#define MIPI__DEV_ID1_RR0_READ_MASK                                  0x0000EFFFU
#define MIPI__DEV_ID1_RR0_WRITE_MASK                                 0x0000EFFFU
#define MIPI__DEV_ID1_RR0__DEV_ADDR_MASK                             0x000000FFU
#define MIPI__DEV_ID1_RR0__DEV_ADDR_SHIFT                                     0U
#define MIPI__DEV_ID1_RR0__DEV_ADDR_WIDTH                                     8U
#define MIPI__DEV_ID1_RR0__RSVD0_MASK                                0x00000100U
#define MIPI__DEV_ID1_RR0__RSVD0_SHIFT                                        8U
#define MIPI__DEV_ID1_RR0__RSVD0_WIDTH                                        1U
#define MIPI__DEV_ID1_RR0__RSVD0_WOCLR                                        0U
#define MIPI__DEV_ID1_RR0__RSVD0_WOSET                                        0U
#define MIPI__DEV_ID1_RR0__IS_I3C_MASK                               0x00000200U
#define MIPI__DEV_ID1_RR0__IS_I3C_SHIFT                                       9U
#define MIPI__DEV_ID1_RR0__IS_I3C_WIDTH                                       1U
#define MIPI__DEV_ID1_RR0__IS_I3C_WOCLR                                       0U
#define MIPI__DEV_ID1_RR0__IS_I3C_WOSET                                       0U
#define MIPI__DEV_ID1_RR0__RSVD1_MASK                                0x00000400U
#define MIPI__DEV_ID1_RR0__RSVD1_SHIFT                                       10U
#define MIPI__DEV_ID1_RR0__RSVD1_WIDTH                                        1U
#define MIPI__DEV_ID1_RR0__RSVD1_WOCLR                                        0U
#define MIPI__DEV_ID1_RR0__RSVD1_WOSET                                        0U
#define MIPI__DEV_ID1_RR0__LVR_EXT_ADDR_MASK                         0x00000800U
#define MIPI__DEV_ID1_RR0__LVR_EXT_ADDR_SHIFT                                11U
#define MIPI__DEV_ID1_RR0__LVR_EXT_ADDR_WIDTH                                 1U
#define MIPI__DEV_ID1_RR0__LVR_EXT_ADDR_WOCLR                                 0U
#define MIPI__DEV_ID1_RR0__LVR_EXT_ADDR_WOSET                                 0U
#define MIPI__DEV_ID1_RR0__LVR_SA_MSB_MASK                           0x0000E000U
#define MIPI__DEV_ID1_RR0__LVR_SA_MSB_SHIFT                                  13U
#define MIPI__DEV_ID1_RR0__LVR_SA_MSB_WIDTH                                   3U

#define MIPI__DEV_ID1_RR1_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID1_RR1_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID1_RR1__PID_MSB_MASK                              0xFFFFFFFFU
#define MIPI__DEV_ID1_RR1__PID_MSB_SHIFT                                      0U
#define MIPI__DEV_ID1_RR1__PID_MSB_WIDTH                                     32U

#define MIPI__DEV_ID1_RR2_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID1_RR2_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID1_RR2__DCR_LVR_MASK                              0x000000FFU
#define MIPI__DEV_ID1_RR2__DCR_LVR_SHIFT                                      0U
#define MIPI__DEV_ID1_RR2__DCR_LVR_WIDTH                                      8U
#define MIPI__DEV_ID1_RR2__BCR_MASK                                  0x0000FF00U
#define MIPI__DEV_ID1_RR2__BCR_SHIFT                                          8U
#define MIPI__DEV_ID1_RR2__BCR_WIDTH                                          8U
#define MIPI__DEV_ID1_RR2__PID_LSB_MASK                              0xFFFF0000U
#define MIPI__DEV_ID1_RR2__PID_LSB_SHIFT                                     16U
#define MIPI__DEV_ID1_RR2__PID_LSB_WIDTH                                     16U

#define MIPI__DEV_ID2_RR0_READ_MASK                                  0x0000EFFFU
#define MIPI__DEV_ID2_RR0_WRITE_MASK                                 0x0000EFFFU
#define MIPI__DEV_ID2_RR0__DEV_ADDR_MASK                             0x000000FFU
#define MIPI__DEV_ID2_RR0__DEV_ADDR_SHIFT                                     0U
#define MIPI__DEV_ID2_RR0__DEV_ADDR_WIDTH                                     8U
#define MIPI__DEV_ID2_RR0__RSVD0_MASK                                0x00000100U
#define MIPI__DEV_ID2_RR0__RSVD0_SHIFT                                        8U
#define MIPI__DEV_ID2_RR0__RSVD0_WIDTH                                        1U
#define MIPI__DEV_ID2_RR0__RSVD0_WOCLR                                        0U
#define MIPI__DEV_ID2_RR0__RSVD0_WOSET                                        0U
#define MIPI__DEV_ID2_RR0__IS_I3C_MASK                               0x00000200U
#define MIPI__DEV_ID2_RR0__IS_I3C_SHIFT                                       9U
#define MIPI__DEV_ID2_RR0__IS_I3C_WIDTH                                       1U
#define MIPI__DEV_ID2_RR0__IS_I3C_WOCLR                                       0U
#define MIPI__DEV_ID2_RR0__IS_I3C_WOSET                                       0U
#define MIPI__DEV_ID2_RR0__RSVD1_MASK                                0x00000400U
#define MIPI__DEV_ID2_RR0__RSVD1_SHIFT                                       10U
#define MIPI__DEV_ID2_RR0__RSVD1_WIDTH                                        1U
#define MIPI__DEV_ID2_RR0__RSVD1_WOCLR                                        0U
#define MIPI__DEV_ID2_RR0__RSVD1_WOSET                                        0U
#define MIPI__DEV_ID2_RR0__LVR_EXT_ADDR_MASK                         0x00000800U
#define MIPI__DEV_ID2_RR0__LVR_EXT_ADDR_SHIFT                                11U
#define MIPI__DEV_ID2_RR0__LVR_EXT_ADDR_WIDTH                                 1U
#define MIPI__DEV_ID2_RR0__LVR_EXT_ADDR_WOCLR                                 0U
#define MIPI__DEV_ID2_RR0__LVR_EXT_ADDR_WOSET                                 0U
#define MIPI__DEV_ID2_RR0__LVR_SA_MSB_MASK                           0x0000E000U
#define MIPI__DEV_ID2_RR0__LVR_SA_MSB_SHIFT                                  13U
#define MIPI__DEV_ID2_RR0__LVR_SA_MSB_WIDTH                                   3U

#define MIPI__DEV_ID2_RR1_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID2_RR1_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID2_RR1__PID_MSB_MASK                              0xFFFFFFFFU
#define MIPI__DEV_ID2_RR1__PID_MSB_SHIFT                                      0U
#define MIPI__DEV_ID2_RR1__PID_MSB_WIDTH                                     32U

#define MIPI__DEV_ID2_RR2_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID2_RR2_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID2_RR2__DCR_LVR_MASK                              0x000000FFU
#define MIPI__DEV_ID2_RR2__DCR_LVR_SHIFT                                      0U
#define MIPI__DEV_ID2_RR2__DCR_LVR_WIDTH                                      8U
#define MIPI__DEV_ID2_RR2__BCR_MASK                                  0x0000FF00U
#define MIPI__DEV_ID2_RR2__BCR_SHIFT                                          8U
#define MIPI__DEV_ID2_RR2__BCR_WIDTH                                          8U
#define MIPI__DEV_ID2_RR2__PID_LSB_MASK                              0xFFFF0000U
#define MIPI__DEV_ID2_RR2__PID_LSB_SHIFT                                     16U
#define MIPI__DEV_ID2_RR2__PID_LSB_WIDTH                                     16U

#define MIPI__DEV_ID3_RR0_READ_MASK                                  0x0000EFFFU
#define MIPI__DEV_ID3_RR0_WRITE_MASK                                 0x0000EFFFU
#define MIPI__DEV_ID3_RR0__DEV_ADDR_MASK                             0x000000FFU
#define MIPI__DEV_ID3_RR0__DEV_ADDR_SHIFT                                     0U
#define MIPI__DEV_ID3_RR0__DEV_ADDR_WIDTH                                     8U
#define MIPI__DEV_ID3_RR0__RSVD0_MASK                                0x00000100U
#define MIPI__DEV_ID3_RR0__RSVD0_SHIFT                                        8U
#define MIPI__DEV_ID3_RR0__RSVD0_WIDTH                                        1U
#define MIPI__DEV_ID3_RR0__RSVD0_WOCLR                                        0U
#define MIPI__DEV_ID3_RR0__RSVD0_WOSET                                        0U
#define MIPI__DEV_ID3_RR0__IS_I3C_MASK                               0x00000200U
#define MIPI__DEV_ID3_RR0__IS_I3C_SHIFT                                       9U
#define MIPI__DEV_ID3_RR0__IS_I3C_WIDTH                                       1U
#define MIPI__DEV_ID3_RR0__IS_I3C_WOCLR                                       0U
#define MIPI__DEV_ID3_RR0__IS_I3C_WOSET                                       0U
#define MIPI__DEV_ID3_RR0__RSVD1_MASK                                0x00000400U
#define MIPI__DEV_ID3_RR0__RSVD1_SHIFT                                       10U
#define MIPI__DEV_ID3_RR0__RSVD1_WIDTH                                        1U
#define MIPI__DEV_ID3_RR0__RSVD1_WOCLR                                        0U
#define MIPI__DEV_ID3_RR0__RSVD1_WOSET                                        0U
#define MIPI__DEV_ID3_RR0__LVR_EXT_ADDR_MASK                         0x00000800U
#define MIPI__DEV_ID3_RR0__LVR_EXT_ADDR_SHIFT                                11U
#define MIPI__DEV_ID3_RR0__LVR_EXT_ADDR_WIDTH                                 1U
#define MIPI__DEV_ID3_RR0__LVR_EXT_ADDR_WOCLR                                 0U
#define MIPI__DEV_ID3_RR0__LVR_EXT_ADDR_WOSET                                 0U
#define MIPI__DEV_ID3_RR0__LVR_SA_MSB_MASK                           0x0000E000U
#define MIPI__DEV_ID3_RR0__LVR_SA_MSB_SHIFT                                  13U
#define MIPI__DEV_ID3_RR0__LVR_SA_MSB_WIDTH                                   3U

#define MIPI__DEV_ID3_RR1_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID3_RR1_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID3_RR1__PID_MSB_MASK                              0xFFFFFFFFU
#define MIPI__DEV_ID3_RR1__PID_MSB_SHIFT                                      0U
#define MIPI__DEV_ID3_RR1__PID_MSB_WIDTH                                     32U

#define MIPI__DEV_ID3_RR2_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID3_RR2_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID3_RR2__DCR_LVR_MASK                              0x000000FFU
#define MIPI__DEV_ID3_RR2__DCR_LVR_SHIFT                                      0U
#define MIPI__DEV_ID3_RR2__DCR_LVR_WIDTH                                      8U
#define MIPI__DEV_ID3_RR2__BCR_MASK                                  0x0000FF00U
#define MIPI__DEV_ID3_RR2__BCR_SHIFT                                          8U
#define MIPI__DEV_ID3_RR2__BCR_WIDTH                                          8U
#define MIPI__DEV_ID3_RR2__PID_LSB_MASK                              0xFFFF0000U
#define MIPI__DEV_ID3_RR2__PID_LSB_SHIFT                                     16U
#define MIPI__DEV_ID3_RR2__PID_LSB_WIDTH                                     16U

#define MIPI__DEV_ID4_RR0_READ_MASK                                  0x0000EFFFU
#define MIPI__DEV_ID4_RR0_WRITE_MASK                                 0x0000EFFFU
#define MIPI__DEV_ID4_RR0__DEV_ADDR_MASK                             0x000000FFU
#define MIPI__DEV_ID4_RR0__DEV_ADDR_SHIFT                                     0U
#define MIPI__DEV_ID4_RR0__DEV_ADDR_WIDTH                                     8U
#define MIPI__DEV_ID4_RR0__RSVD0_MASK                                0x00000100U
#define MIPI__DEV_ID4_RR0__RSVD0_SHIFT                                        8U
#define MIPI__DEV_ID4_RR0__RSVD0_WIDTH                                        1U
#define MIPI__DEV_ID4_RR0__RSVD0_WOCLR                                        0U
#define MIPI__DEV_ID4_RR0__RSVD0_WOSET                                        0U
#define MIPI__DEV_ID4_RR0__IS_I3C_MASK                               0x00000200U
#define MIPI__DEV_ID4_RR0__IS_I3C_SHIFT                                       9U
#define MIPI__DEV_ID4_RR0__IS_I3C_WIDTH                                       1U
#define MIPI__DEV_ID4_RR0__IS_I3C_WOCLR                                       0U
#define MIPI__DEV_ID4_RR0__IS_I3C_WOSET                                       0U
#define MIPI__DEV_ID4_RR0__RSVD1_MASK                                0x00000400U
#define MIPI__DEV_ID4_RR0__RSVD1_SHIFT                                       10U
#define MIPI__DEV_ID4_RR0__RSVD1_WIDTH                                        1U
#define MIPI__DEV_ID4_RR0__RSVD1_WOCLR                                        0U
#define MIPI__DEV_ID4_RR0__RSVD1_WOSET                                        0U
#define MIPI__DEV_ID4_RR0__LVR_EXT_ADDR_MASK                         0x00000800U
#define MIPI__DEV_ID4_RR0__LVR_EXT_ADDR_SHIFT                                11U
#define MIPI__DEV_ID4_RR0__LVR_EXT_ADDR_WIDTH                                 1U
#define MIPI__DEV_ID4_RR0__LVR_EXT_ADDR_WOCLR                                 0U
#define MIPI__DEV_ID4_RR0__LVR_EXT_ADDR_WOSET                                 0U
#define MIPI__DEV_ID4_RR0__LVR_SA_MSB_MASK                           0x0000E000U
#define MIPI__DEV_ID4_RR0__LVR_SA_MSB_SHIFT                                  13U
#define MIPI__DEV_ID4_RR0__LVR_SA_MSB_WIDTH                                   3U

#define MIPI__DEV_ID4_RR1_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID4_RR1_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID4_RR1__PID_MSB_MASK                              0xFFFFFFFFU
#define MIPI__DEV_ID4_RR1__PID_MSB_SHIFT                                      0U
#define MIPI__DEV_ID4_RR1__PID_MSB_WIDTH                                     32U

#define MIPI__DEV_ID4_RR2_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID4_RR2_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID4_RR2__DCR_LVR_MASK                              0x000000FFU
#define MIPI__DEV_ID4_RR2__DCR_LVR_SHIFT                                      0U
#define MIPI__DEV_ID4_RR2__DCR_LVR_WIDTH                                      8U
#define MIPI__DEV_ID4_RR2__BCR_MASK                                  0x0000FF00U
#define MIPI__DEV_ID4_RR2__BCR_SHIFT                                          8U
#define MIPI__DEV_ID4_RR2__BCR_WIDTH                                          8U
#define MIPI__DEV_ID4_RR2__PID_LSB_MASK                              0xFFFF0000U
#define MIPI__DEV_ID4_RR2__PID_LSB_SHIFT                                     16U
#define MIPI__DEV_ID4_RR2__PID_LSB_WIDTH                                     16U

#define MIPI__DEV_ID5_RR0_READ_MASK                                  0x0000EFFFU
#define MIPI__DEV_ID5_RR0_WRITE_MASK                                 0x0000EFFFU
#define MIPI__DEV_ID5_RR0__DEV_ADDR_MASK                             0x000000FFU
#define MIPI__DEV_ID5_RR0__DEV_ADDR_SHIFT                                     0U
#define MIPI__DEV_ID5_RR0__DEV_ADDR_WIDTH                                     8U
#define MIPI__DEV_ID5_RR0__RSVD0_MASK                                0x00000100U
#define MIPI__DEV_ID5_RR0__RSVD0_SHIFT                                        8U
#define MIPI__DEV_ID5_RR0__RSVD0_WIDTH                                        1U
#define MIPI__DEV_ID5_RR0__RSVD0_WOCLR                                        0U
#define MIPI__DEV_ID5_RR0__RSVD0_WOSET                                        0U
#define MIPI__DEV_ID5_RR0__IS_I3C_MASK                               0x00000200U
#define MIPI__DEV_ID5_RR0__IS_I3C_SHIFT                                       9U
#define MIPI__DEV_ID5_RR0__IS_I3C_WIDTH                                       1U
#define MIPI__DEV_ID5_RR0__IS_I3C_WOCLR                                       0U
#define MIPI__DEV_ID5_RR0__IS_I3C_WOSET                                       0U
#define MIPI__DEV_ID5_RR0__RSVD1_MASK                                0x00000400U
#define MIPI__DEV_ID5_RR0__RSVD1_SHIFT                                       10U
#define MIPI__DEV_ID5_RR0__RSVD1_WIDTH                                        1U
#define MIPI__DEV_ID5_RR0__RSVD1_WOCLR                                        0U
#define MIPI__DEV_ID5_RR0__RSVD1_WOSET                                        0U
#define MIPI__DEV_ID5_RR0__LVR_EXT_ADDR_MASK                         0x00000800U
#define MIPI__DEV_ID5_RR0__LVR_EXT_ADDR_SHIFT                                11U
#define MIPI__DEV_ID5_RR0__LVR_EXT_ADDR_WIDTH                                 1U
#define MIPI__DEV_ID5_RR0__LVR_EXT_ADDR_WOCLR                                 0U
#define MIPI__DEV_ID5_RR0__LVR_EXT_ADDR_WOSET                                 0U
#define MIPI__DEV_ID5_RR0__LVR_SA_MSB_MASK                           0x0000E000U
#define MIPI__DEV_ID5_RR0__LVR_SA_MSB_SHIFT                                  13U
#define MIPI__DEV_ID5_RR0__LVR_SA_MSB_WIDTH                                   3U

#define MIPI__DEV_ID5_RR1_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID5_RR1_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID5_RR1__PID_MSB_MASK                              0xFFFFFFFFU
#define MIPI__DEV_ID5_RR1__PID_MSB_SHIFT                                      0U
#define MIPI__DEV_ID5_RR1__PID_MSB_WIDTH                                     32U

#define MIPI__DEV_ID5_RR2_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID5_RR2_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID5_RR2__DCR_LVR_MASK                              0x000000FFU
#define MIPI__DEV_ID5_RR2__DCR_LVR_SHIFT                                      0U
#define MIPI__DEV_ID5_RR2__DCR_LVR_WIDTH                                      8U
#define MIPI__DEV_ID5_RR2__BCR_MASK                                  0x0000FF00U
#define MIPI__DEV_ID5_RR2__BCR_SHIFT                                          8U
#define MIPI__DEV_ID5_RR2__BCR_WIDTH                                          8U
#define MIPI__DEV_ID5_RR2__PID_LSB_MASK                              0xFFFF0000U
#define MIPI__DEV_ID5_RR2__PID_LSB_SHIFT                                     16U
#define MIPI__DEV_ID5_RR2__PID_LSB_WIDTH                                     16U

#define MIPI__DEV_ID6_RR0_READ_MASK                                  0x0000EFFFU
#define MIPI__DEV_ID6_RR0_WRITE_MASK                                 0x0000EFFFU
#define MIPI__DEV_ID6_RR0__DEV_ADDR_MASK                             0x000000FFU
#define MIPI__DEV_ID6_RR0__DEV_ADDR_SHIFT                                     0U
#define MIPI__DEV_ID6_RR0__DEV_ADDR_WIDTH                                     8U
#define MIPI__DEV_ID6_RR0__RSVD0_MASK                                0x00000100U
#define MIPI__DEV_ID6_RR0__RSVD0_SHIFT                                        8U
#define MIPI__DEV_ID6_RR0__RSVD0_WIDTH                                        1U
#define MIPI__DEV_ID6_RR0__RSVD0_WOCLR                                        0U
#define MIPI__DEV_ID6_RR0__RSVD0_WOSET                                        0U
#define MIPI__DEV_ID6_RR0__IS_I3C_MASK                               0x00000200U
#define MIPI__DEV_ID6_RR0__IS_I3C_SHIFT                                       9U
#define MIPI__DEV_ID6_RR0__IS_I3C_WIDTH                                       1U
#define MIPI__DEV_ID6_RR0__IS_I3C_WOCLR                                       0U
#define MIPI__DEV_ID6_RR0__IS_I3C_WOSET                                       0U
#define MIPI__DEV_ID6_RR0__RSVD1_MASK                                0x00000400U
#define MIPI__DEV_ID6_RR0__RSVD1_SHIFT                                       10U
#define MIPI__DEV_ID6_RR0__RSVD1_WIDTH                                        1U
#define MIPI__DEV_ID6_RR0__RSVD1_WOCLR                                        0U
#define MIPI__DEV_ID6_RR0__RSVD1_WOSET                                        0U
#define MIPI__DEV_ID6_RR0__LVR_EXT_ADDR_MASK                         0x00000800U
#define MIPI__DEV_ID6_RR0__LVR_EXT_ADDR_SHIFT                                11U
#define MIPI__DEV_ID6_RR0__LVR_EXT_ADDR_WIDTH                                 1U
#define MIPI__DEV_ID6_RR0__LVR_EXT_ADDR_WOCLR                                 0U
#define MIPI__DEV_ID6_RR0__LVR_EXT_ADDR_WOSET                                 0U
#define MIPI__DEV_ID6_RR0__LVR_SA_MSB_MASK                           0x0000E000U
#define MIPI__DEV_ID6_RR0__LVR_SA_MSB_SHIFT                                  13U
#define MIPI__DEV_ID6_RR0__LVR_SA_MSB_WIDTH                                   3U

#define MIPI__DEV_ID6_RR1_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID6_RR1_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID6_RR1__PID_MSB_MASK                              0xFFFFFFFFU
#define MIPI__DEV_ID6_RR1__PID_MSB_SHIFT                                      0U
#define MIPI__DEV_ID6_RR1__PID_MSB_WIDTH                                     32U

#define MIPI__DEV_ID6_RR2_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID6_RR2_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID6_RR2__DCR_LVR_MASK                              0x000000FFU
#define MIPI__DEV_ID6_RR2__DCR_LVR_SHIFT                                      0U
#define MIPI__DEV_ID6_RR2__DCR_LVR_WIDTH                                      8U
#define MIPI__DEV_ID6_RR2__BCR_MASK                                  0x0000FF00U
#define MIPI__DEV_ID6_RR2__BCR_SHIFT                                          8U
#define MIPI__DEV_ID6_RR2__BCR_WIDTH                                          8U
#define MIPI__DEV_ID6_RR2__PID_LSB_MASK                              0xFFFF0000U
#define MIPI__DEV_ID6_RR2__PID_LSB_SHIFT                                     16U
#define MIPI__DEV_ID6_RR2__PID_LSB_WIDTH                                     16U

#define MIPI__DEV_ID7_RR0_READ_MASK                                  0x0000EFFFU
#define MIPI__DEV_ID7_RR0_WRITE_MASK                                 0x0000EFFFU
#define MIPI__DEV_ID7_RR0__DEV_ADDR_MASK                             0x000000FFU
#define MIPI__DEV_ID7_RR0__DEV_ADDR_SHIFT                                     0U
#define MIPI__DEV_ID7_RR0__DEV_ADDR_WIDTH                                     8U
#define MIPI__DEV_ID7_RR0__RSVD0_MASK                                0x00000100U
#define MIPI__DEV_ID7_RR0__RSVD0_SHIFT                                        8U
#define MIPI__DEV_ID7_RR0__RSVD0_WIDTH                                        1U
#define MIPI__DEV_ID7_RR0__RSVD0_WOCLR                                        0U
#define MIPI__DEV_ID7_RR0__RSVD0_WOSET                                        0U
#define MIPI__DEV_ID7_RR0__IS_I3C_MASK                               0x00000200U
#define MIPI__DEV_ID7_RR0__IS_I3C_SHIFT                                       9U
#define MIPI__DEV_ID7_RR0__IS_I3C_WIDTH                                       1U
#define MIPI__DEV_ID7_RR0__IS_I3C_WOCLR                                       0U
#define MIPI__DEV_ID7_RR0__IS_I3C_WOSET                                       0U
#define MIPI__DEV_ID7_RR0__RSVD1_MASK                                0x00000400U
#define MIPI__DEV_ID7_RR0__RSVD1_SHIFT                                       10U
#define MIPI__DEV_ID7_RR0__RSVD1_WIDTH                                        1U
#define MIPI__DEV_ID7_RR0__RSVD1_WOCLR                                        0U
#define MIPI__DEV_ID7_RR0__RSVD1_WOSET                                        0U
#define MIPI__DEV_ID7_RR0__LVR_EXT_ADDR_MASK                         0x00000800U
#define MIPI__DEV_ID7_RR0__LVR_EXT_ADDR_SHIFT                                11U
#define MIPI__DEV_ID7_RR0__LVR_EXT_ADDR_WIDTH                                 1U
#define MIPI__DEV_ID7_RR0__LVR_EXT_ADDR_WOCLR                                 0U
#define MIPI__DEV_ID7_RR0__LVR_EXT_ADDR_WOSET                                 0U
#define MIPI__DEV_ID7_RR0__LVR_SA_MSB_MASK                           0x0000E000U
#define MIPI__DEV_ID7_RR0__LVR_SA_MSB_SHIFT                                  13U
#define MIPI__DEV_ID7_RR0__LVR_SA_MSB_WIDTH                                   3U

#define MIPI__DEV_ID7_RR1_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID7_RR1_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID7_RR1__PID_MSB_MASK                              0xFFFFFFFFU
#define MIPI__DEV_ID7_RR1__PID_MSB_SHIFT                                      0U
#define MIPI__DEV_ID7_RR1__PID_MSB_WIDTH                                     32U

#define MIPI__DEV_ID7_RR2_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID7_RR2_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID7_RR2__DCR_LVR_MASK                              0x000000FFU
#define MIPI__DEV_ID7_RR2__DCR_LVR_SHIFT                                      0U
#define MIPI__DEV_ID7_RR2__DCR_LVR_WIDTH                                      8U
#define MIPI__DEV_ID7_RR2__BCR_MASK                                  0x0000FF00U
#define MIPI__DEV_ID7_RR2__BCR_SHIFT                                          8U
#define MIPI__DEV_ID7_RR2__BCR_WIDTH                                          8U
#define MIPI__DEV_ID7_RR2__PID_LSB_MASK                              0xFFFF0000U
#define MIPI__DEV_ID7_RR2__PID_LSB_SHIFT                                     16U
#define MIPI__DEV_ID7_RR2__PID_LSB_WIDTH                                     16U

#define MIPI__DEV_ID8_RR0_READ_MASK                                  0x0000EFFFU
#define MIPI__DEV_ID8_RR0_WRITE_MASK                                 0x0000EFFFU
#define MIPI__DEV_ID8_RR0__DEV_ADDR_MASK                             0x000000FFU
#define MIPI__DEV_ID8_RR0__DEV_ADDR_SHIFT                                     0U
#define MIPI__DEV_ID8_RR0__DEV_ADDR_WIDTH                                     8U
#define MIPI__DEV_ID8_RR0__RSVD0_MASK                                0x00000100U
#define MIPI__DEV_ID8_RR0__RSVD0_SHIFT                                        8U
#define MIPI__DEV_ID8_RR0__RSVD0_WIDTH                                        1U
#define MIPI__DEV_ID8_RR0__RSVD0_WOCLR                                        0U
#define MIPI__DEV_ID8_RR0__RSVD0_WOSET                                        0U
#define MIPI__DEV_ID8_RR0__IS_I3C_MASK                               0x00000200U
#define MIPI__DEV_ID8_RR0__IS_I3C_SHIFT                                       9U
#define MIPI__DEV_ID8_RR0__IS_I3C_WIDTH                                       1U
#define MIPI__DEV_ID8_RR0__IS_I3C_WOCLR                                       0U
#define MIPI__DEV_ID8_RR0__IS_I3C_WOSET                                       0U
#define MIPI__DEV_ID8_RR0__RSVD1_MASK                                0x00000400U
#define MIPI__DEV_ID8_RR0__RSVD1_SHIFT                                       10U
#define MIPI__DEV_ID8_RR0__RSVD1_WIDTH                                        1U
#define MIPI__DEV_ID8_RR0__RSVD1_WOCLR                                        0U
#define MIPI__DEV_ID8_RR0__RSVD1_WOSET                                        0U
#define MIPI__DEV_ID8_RR0__LVR_EXT_ADDR_MASK                         0x00000800U
#define MIPI__DEV_ID8_RR0__LVR_EXT_ADDR_SHIFT                                11U
#define MIPI__DEV_ID8_RR0__LVR_EXT_ADDR_WIDTH                                 1U
#define MIPI__DEV_ID8_RR0__LVR_EXT_ADDR_WOCLR                                 0U
#define MIPI__DEV_ID8_RR0__LVR_EXT_ADDR_WOSET                                 0U
#define MIPI__DEV_ID8_RR0__LVR_SA_MSB_MASK                           0x0000E000U
#define MIPI__DEV_ID8_RR0__LVR_SA_MSB_SHIFT                                  13U
#define MIPI__DEV_ID8_RR0__LVR_SA_MSB_WIDTH                                   3U

#define MIPI__DEV_ID8_RR1_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID8_RR1_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID8_RR1__PID_MSB_MASK                              0xFFFFFFFFU
#define MIPI__DEV_ID8_RR1__PID_MSB_SHIFT                                      0U
#define MIPI__DEV_ID8_RR1__PID_MSB_WIDTH                                     32U

#define MIPI__DEV_ID8_RR2_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID8_RR2_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID8_RR2__DCR_LVR_MASK                              0x000000FFU
#define MIPI__DEV_ID8_RR2__DCR_LVR_SHIFT                                      0U
#define MIPI__DEV_ID8_RR2__DCR_LVR_WIDTH                                      8U
#define MIPI__DEV_ID8_RR2__BCR_MASK                                  0x0000FF00U
#define MIPI__DEV_ID8_RR2__BCR_SHIFT                                          8U
#define MIPI__DEV_ID8_RR2__BCR_WIDTH                                          8U
#define MIPI__DEV_ID8_RR2__PID_LSB_MASK                              0xFFFF0000U
#define MIPI__DEV_ID8_RR2__PID_LSB_SHIFT                                     16U
#define MIPI__DEV_ID8_RR2__PID_LSB_WIDTH                                     16U

#define MIPI__DEV_ID9_RR0_READ_MASK                                  0x0000EFFFU
#define MIPI__DEV_ID9_RR0_WRITE_MASK                                 0x0000EFFFU
#define MIPI__DEV_ID9_RR0__DEV_ADDR_MASK                             0x000000FFU
#define MIPI__DEV_ID9_RR0__DEV_ADDR_SHIFT                                     0U
#define MIPI__DEV_ID9_RR0__DEV_ADDR_WIDTH                                     8U
#define MIPI__DEV_ID9_RR0__RSVD0_MASK                                0x00000100U
#define MIPI__DEV_ID9_RR0__RSVD0_SHIFT                                        8U
#define MIPI__DEV_ID9_RR0__RSVD0_WIDTH                                        1U
#define MIPI__DEV_ID9_RR0__RSVD0_WOCLR                                        0U
#define MIPI__DEV_ID9_RR0__RSVD0_WOSET                                        0U
#define MIPI__DEV_ID9_RR0__IS_I3C_MASK                               0x00000200U
#define MIPI__DEV_ID9_RR0__IS_I3C_SHIFT                                       9U
#define MIPI__DEV_ID9_RR0__IS_I3C_WIDTH                                       1U
#define MIPI__DEV_ID9_RR0__IS_I3C_WOCLR                                       0U
#define MIPI__DEV_ID9_RR0__IS_I3C_WOSET                                       0U
#define MIPI__DEV_ID9_RR0__RSVD1_MASK                                0x00000400U
#define MIPI__DEV_ID9_RR0__RSVD1_SHIFT                                       10U
#define MIPI__DEV_ID9_RR0__RSVD1_WIDTH                                        1U
#define MIPI__DEV_ID9_RR0__RSVD1_WOCLR                                        0U
#define MIPI__DEV_ID9_RR0__RSVD1_WOSET                                        0U
#define MIPI__DEV_ID9_RR0__LVR_EXT_ADDR_MASK                         0x00000800U
#define MIPI__DEV_ID9_RR0__LVR_EXT_ADDR_SHIFT                                11U
#define MIPI__DEV_ID9_RR0__LVR_EXT_ADDR_WIDTH                                 1U
#define MIPI__DEV_ID9_RR0__LVR_EXT_ADDR_WOCLR                                 0U
#define MIPI__DEV_ID9_RR0__LVR_EXT_ADDR_WOSET                                 0U
#define MIPI__DEV_ID9_RR0__LVR_SA_MSB_MASK                           0x0000E000U
#define MIPI__DEV_ID9_RR0__LVR_SA_MSB_SHIFT                                  13U
#define MIPI__DEV_ID9_RR0__LVR_SA_MSB_WIDTH                                   3U

#define MIPI__DEV_ID9_RR1_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID9_RR1_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID9_RR1__PID_MSB_MASK                              0xFFFFFFFFU
#define MIPI__DEV_ID9_RR1__PID_MSB_SHIFT                                      0U
#define MIPI__DEV_ID9_RR1__PID_MSB_WIDTH                                     32U

#define MIPI__DEV_ID9_RR2_READ_MASK                                  0xFFFFFFFFU
#define MIPI__DEV_ID9_RR2_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID9_RR2__DCR_LVR_MASK                              0x000000FFU
#define MIPI__DEV_ID9_RR2__DCR_LVR_SHIFT                                      0U
#define MIPI__DEV_ID9_RR2__DCR_LVR_WIDTH                                      8U
#define MIPI__DEV_ID9_RR2__BCR_MASK                                  0x0000FF00U
#define MIPI__DEV_ID9_RR2__BCR_SHIFT                                          8U
#define MIPI__DEV_ID9_RR2__BCR_WIDTH                                          8U
#define MIPI__DEV_ID9_RR2__PID_LSB_MASK                              0xFFFF0000U
#define MIPI__DEV_ID9_RR2__PID_LSB_SHIFT                                     16U
#define MIPI__DEV_ID9_RR2__PID_LSB_WIDTH                                     16U

#define MIPI__DEV_ID10_RR0_READ_MASK                                 0x0000EFFFU
#define MIPI__DEV_ID10_RR0_WRITE_MASK                                0x0000EFFFU
#define MIPI__DEV_ID10_RR0__DEV_ADDR_MASK                            0x000000FFU
#define MIPI__DEV_ID10_RR0__DEV_ADDR_SHIFT                                    0U
#define MIPI__DEV_ID10_RR0__DEV_ADDR_WIDTH                                    8U
#define MIPI__DEV_ID10_RR0__RSVD0_MASK                               0x00000100U
#define MIPI__DEV_ID10_RR0__RSVD0_SHIFT                                       8U
#define MIPI__DEV_ID10_RR0__RSVD0_WIDTH                                       1U
#define MIPI__DEV_ID10_RR0__RSVD0_WOCLR                                       0U
#define MIPI__DEV_ID10_RR0__RSVD0_WOSET                                       0U
#define MIPI__DEV_ID10_RR0__IS_I3C_MASK                              0x00000200U
#define MIPI__DEV_ID10_RR0__IS_I3C_SHIFT                                      9U
#define MIPI__DEV_ID10_RR0__IS_I3C_WIDTH                                      1U
#define MIPI__DEV_ID10_RR0__IS_I3C_WOCLR                                      0U
#define MIPI__DEV_ID10_RR0__IS_I3C_WOSET                                      0U
#define MIPI__DEV_ID10_RR0__RSVD1_MASK                               0x00000400U
#define MIPI__DEV_ID10_RR0__RSVD1_SHIFT                                      10U
#define MIPI__DEV_ID10_RR0__RSVD1_WIDTH                                       1U
#define MIPI__DEV_ID10_RR0__RSVD1_WOCLR                                       0U
#define MIPI__DEV_ID10_RR0__RSVD1_WOSET                                       0U
#define MIPI__DEV_ID10_RR0__LVR_EXT_ADDR_MASK                        0x00000800U
#define MIPI__DEV_ID10_RR0__LVR_EXT_ADDR_SHIFT                               11U
#define MIPI__DEV_ID10_RR0__LVR_EXT_ADDR_WIDTH                                1U
#define MIPI__DEV_ID10_RR0__LVR_EXT_ADDR_WOCLR                                0U
#define MIPI__DEV_ID10_RR0__LVR_EXT_ADDR_WOSET                                0U
#define MIPI__DEV_ID10_RR0__LVR_SA_MSB_MASK                          0x0000E000U
#define MIPI__DEV_ID10_RR0__LVR_SA_MSB_SHIFT                                 13U
#define MIPI__DEV_ID10_RR0__LVR_SA_MSB_WIDTH                                  3U

#define MIPI__DEV_ID10_RR1_READ_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID10_RR1_WRITE_MASK                                0xFFFFFFFFU
#define MIPI__DEV_ID10_RR1__PID_MSB_MASK                             0xFFFFFFFFU
#define MIPI__DEV_ID10_RR1__PID_MSB_SHIFT                                     0U
#define MIPI__DEV_ID10_RR1__PID_MSB_WIDTH                                    32U

#define MIPI__DEV_ID10_RR2_READ_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID10_RR2_WRITE_MASK                                0xFFFFFFFFU
#define MIPI__DEV_ID10_RR2__DCR_LVR_MASK                             0x000000FFU
#define MIPI__DEV_ID10_RR2__DCR_LVR_SHIFT                                     0U
#define MIPI__DEV_ID10_RR2__DCR_LVR_WIDTH                                     8U
#define MIPI__DEV_ID10_RR2__BCR_MASK                                 0x0000FF00U
#define MIPI__DEV_ID10_RR2__BCR_SHIFT                                         8U
#define MIPI__DEV_ID10_RR2__BCR_WIDTH                                         8U
#define MIPI__DEV_ID10_RR2__PID_LSB_MASK                             0xFFFF0000U
#define MIPI__DEV_ID10_RR2__PID_LSB_SHIFT                                    16U
#define MIPI__DEV_ID10_RR2__PID_LSB_WIDTH                                    16U

#define MIPI__DEV_ID11_RR0_READ_MASK                                 0x0000EFFFU
#define MIPI__DEV_ID11_RR0_WRITE_MASK                                0x0000EFFFU
#define MIPI__DEV_ID11_RR0__DEV_ADDR_MASK                            0x000000FFU
#define MIPI__DEV_ID11_RR0__DEV_ADDR_SHIFT                                    0U
#define MIPI__DEV_ID11_RR0__DEV_ADDR_WIDTH                                    8U
#define MIPI__DEV_ID11_RR0__RSVD0_MASK                               0x00000100U
#define MIPI__DEV_ID11_RR0__RSVD0_SHIFT                                       8U
#define MIPI__DEV_ID11_RR0__RSVD0_WIDTH                                       1U
#define MIPI__DEV_ID11_RR0__RSVD0_WOCLR                                       0U
#define MIPI__DEV_ID11_RR0__RSVD0_WOSET                                       0U
#define MIPI__DEV_ID11_RR0__IS_I3C_MASK                              0x00000200U
#define MIPI__DEV_ID11_RR0__IS_I3C_SHIFT                                      9U
#define MIPI__DEV_ID11_RR0__IS_I3C_WIDTH                                      1U
#define MIPI__DEV_ID11_RR0__IS_I3C_WOCLR                                      0U
#define MIPI__DEV_ID11_RR0__IS_I3C_WOSET                                      0U
#define MIPI__DEV_ID11_RR0__RSVD1_MASK                               0x00000400U
#define MIPI__DEV_ID11_RR0__RSVD1_SHIFT                                      10U
#define MIPI__DEV_ID11_RR0__RSVD1_WIDTH                                       1U
#define MIPI__DEV_ID11_RR0__RSVD1_WOCLR                                       0U
#define MIPI__DEV_ID11_RR0__RSVD1_WOSET                                       0U
#define MIPI__DEV_ID11_RR0__LVR_EXT_ADDR_MASK                        0x00000800U
#define MIPI__DEV_ID11_RR0__LVR_EXT_ADDR_SHIFT                               11U
#define MIPI__DEV_ID11_RR0__LVR_EXT_ADDR_WIDTH                                1U
#define MIPI__DEV_ID11_RR0__LVR_EXT_ADDR_WOCLR                                0U
#define MIPI__DEV_ID11_RR0__LVR_EXT_ADDR_WOSET                                0U
#define MIPI__DEV_ID11_RR0__LVR_SA_MSB_MASK                          0x0000E000U
#define MIPI__DEV_ID11_RR0__LVR_SA_MSB_SHIFT                                 13U
#define MIPI__DEV_ID11_RR0__LVR_SA_MSB_WIDTH                                  3U

#define MIPI__DEV_ID11_RR1_READ_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID11_RR1_WRITE_MASK                                0xFFFFFFFFU
#define MIPI__DEV_ID11_RR1__PID_MSB_MASK                             0xFFFFFFFFU
#define MIPI__DEV_ID11_RR1__PID_MSB_SHIFT                                     0U
#define MIPI__DEV_ID11_RR1__PID_MSB_WIDTH                                    32U

#define MIPI__DEV_ID11_RR2_READ_MASK                                 0xFFFFFFFFU
#define MIPI__DEV_ID11_RR2_WRITE_MASK                                0xFFFFFFFFU
#define MIPI__DEV_ID11_RR2__DCR_LVR_MASK                             0x000000FFU
#define MIPI__DEV_ID11_RR2__DCR_LVR_SHIFT                                     0U
#define MIPI__DEV_ID11_RR2__DCR_LVR_WIDTH                                     8U
#define MIPI__DEV_ID11_RR2__BCR_MASK                                 0x0000FF00U
#define MIPI__DEV_ID11_RR2__BCR_SHIFT                                         8U
#define MIPI__DEV_ID11_RR2__BCR_WIDTH                                         8U
#define MIPI__DEV_ID11_RR2__PID_LSB_MASK                             0xFFFF0000U
#define MIPI__DEV_ID11_RR2__PID_LSB_SHIFT                                    16U
#define MIPI__DEV_ID11_RR2__PID_LSB_WIDTH                                    16U

#define MIPI__SIR_MAP0_READ_MASK                                     0xFFFFFFFFU
#define MIPI__SIR_MAP0_WRITE_MASK                                    0xFFFFFFFFU
#define MIPI__SIR_MAP0__DEVID0_RESP_MASK                             0x00000001U
#define MIPI__SIR_MAP0__DEVID0_RESP_SHIFT                                     0U
#define MIPI__SIR_MAP0__DEVID0_RESP_WIDTH                                     1U
#define MIPI__SIR_MAP0__DEVID0_RESP_WOCLR                                     0U
#define MIPI__SIR_MAP0__DEVID0_RESP_WOSET                                     0U
#define MIPI__SIR_MAP0__DEVID0_DA_MASK                               0x000000FEU
#define MIPI__SIR_MAP0__DEVID0_DA_SHIFT                                       1U
#define MIPI__SIR_MAP0__DEVID0_DA_WIDTH                                       7U
#define MIPI__SIR_MAP0__DEVID0_PL_MASK                               0x00001F00U
#define MIPI__SIR_MAP0__DEVID0_PL_SHIFT                                       8U
#define MIPI__SIR_MAP0__DEVID0_PL_WIDTH                                       5U
#define MIPI__SIR_MAP0__DEVID0_SLOW_MASK                             0x00002000U
#define MIPI__SIR_MAP0__DEVID0_SLOW_SHIFT                                    13U
#define MIPI__SIR_MAP0__DEVID0_SLOW_WIDTH                                     1U
#define MIPI__SIR_MAP0__DEVID0_SLOW_WOCLR                                     0U
#define MIPI__SIR_MAP0__DEVID0_SLOW_WOSET                                     0U
#define MIPI__SIR_MAP0__DEVID0_ROLE_MASK                             0x0000C000U
#define MIPI__SIR_MAP0__DEVID0_ROLE_SHIFT                                    14U
#define MIPI__SIR_MAP0__DEVID0_ROLE_WIDTH                                     2U
#define MIPI__SIR_MAP0__DEVID1_RESP_MASK                             0x00010000U
#define MIPI__SIR_MAP0__DEVID1_RESP_SHIFT                                    16U
#define MIPI__SIR_MAP0__DEVID1_RESP_WIDTH                                     1U
#define MIPI__SIR_MAP0__DEVID1_RESP_WOCLR                                     0U
#define MIPI__SIR_MAP0__DEVID1_RESP_WOSET                                     0U
#define MIPI__SIR_MAP0__DEVID1_DA_MASK                               0x00FE0000U
#define MIPI__SIR_MAP0__DEVID1_DA_SHIFT                                      17U
#define MIPI__SIR_MAP0__DEVID1_DA_WIDTH                                       7U
#define MIPI__SIR_MAP0__DEVID1_PL_MASK                               0x1F000000U
#define MIPI__SIR_MAP0__DEVID1_PL_SHIFT                                      24U
#define MIPI__SIR_MAP0__DEVID1_PL_WIDTH                                       5U
#define MIPI__SIR_MAP0__DEVID1_SLOW_MASK                             0x20000000U
#define MIPI__SIR_MAP0__DEVID1_SLOW_SHIFT                                    29U
#define MIPI__SIR_MAP0__DEVID1_SLOW_WIDTH                                     1U
#define MIPI__SIR_MAP0__DEVID1_SLOW_WOCLR                                     0U
#define MIPI__SIR_MAP0__DEVID1_SLOW_WOSET                                     0U
#define MIPI__SIR_MAP0__DEVID1_ROLE_MASK                             0xC0000000U
#define MIPI__SIR_MAP0__DEVID1_ROLE_SHIFT                                    30U
#define MIPI__SIR_MAP0__DEVID1_ROLE_WIDTH                                     2U

#define MIPI__SIR_MAP1_READ_MASK                                     0xFFFFFFFFU
#define MIPI__SIR_MAP1_WRITE_MASK                                    0xFFFFFFFFU
#define MIPI__SIR_MAP1__DEVID2_RESP_MASK                             0x00000001U
#define MIPI__SIR_MAP1__DEVID2_RESP_SHIFT                                     0U
#define MIPI__SIR_MAP1__DEVID2_RESP_WIDTH                                     1U
#define MIPI__SIR_MAP1__DEVID2_RESP_WOCLR                                     0U
#define MIPI__SIR_MAP1__DEVID2_RESP_WOSET                                     0U
#define MIPI__SIR_MAP1__DEVID2_DA_MASK                               0x000000FEU
#define MIPI__SIR_MAP1__DEVID2_DA_SHIFT                                       1U
#define MIPI__SIR_MAP1__DEVID2_DA_WIDTH                                       7U
#define MIPI__SIR_MAP1__DEVID2_PL_MASK                               0x00001F00U
#define MIPI__SIR_MAP1__DEVID2_PL_SHIFT                                       8U
#define MIPI__SIR_MAP1__DEVID2_PL_WIDTH                                       5U
#define MIPI__SIR_MAP1__DEVID2_SLOW_MASK                             0x00002000U
#define MIPI__SIR_MAP1__DEVID2_SLOW_SHIFT                                    13U
#define MIPI__SIR_MAP1__DEVID2_SLOW_WIDTH                                     1U
#define MIPI__SIR_MAP1__DEVID2_SLOW_WOCLR                                     0U
#define MIPI__SIR_MAP1__DEVID2_SLOW_WOSET                                     0U
#define MIPI__SIR_MAP1__DEVID2_ROLE_MASK                             0x0000C000U
#define MIPI__SIR_MAP1__DEVID2_ROLE_SHIFT                                    14U
#define MIPI__SIR_MAP1__DEVID2_ROLE_WIDTH                                     2U
#define MIPI__SIR_MAP1__DEVID3_RESP_MASK                             0x00010000U
#define MIPI__SIR_MAP1__DEVID3_RESP_SHIFT                                    16U
#define MIPI__SIR_MAP1__DEVID3_RESP_WIDTH                                     1U
#define MIPI__SIR_MAP1__DEVID3_RESP_WOCLR                                     0U
#define MIPI__SIR_MAP1__DEVID3_RESP_WOSET                                     0U
#define MIPI__SIR_MAP1__DEVID3_DA_MASK                               0x00FE0000U
#define MIPI__SIR_MAP1__DEVID3_DA_SHIFT                                      17U
#define MIPI__SIR_MAP1__DEVID3_DA_WIDTH                                       7U
#define MIPI__SIR_MAP1__DEVID3_PL_MASK                               0x1F000000U
#define MIPI__SIR_MAP1__DEVID3_PL_SHIFT                                      24U
#define MIPI__SIR_MAP1__DEVID3_PL_WIDTH                                       5U
#define MIPI__SIR_MAP1__DEVID3_SLOW_MASK                             0x20000000U
#define MIPI__SIR_MAP1__DEVID3_SLOW_SHIFT                                    29U
#define MIPI__SIR_MAP1__DEVID3_SLOW_WIDTH                                     1U
#define MIPI__SIR_MAP1__DEVID3_SLOW_WOCLR                                     0U
#define MIPI__SIR_MAP1__DEVID3_SLOW_WOSET                                     0U
#define MIPI__SIR_MAP1__DEVID3_ROLE_MASK                             0xC0000000U
#define MIPI__SIR_MAP1__DEVID3_ROLE_SHIFT                                    30U
#define MIPI__SIR_MAP1__DEVID3_ROLE_WIDTH                                     2U

#define MIPI__SIR_MAP2_READ_MASK                                     0xFFFFFFFFU
#define MIPI__SIR_MAP2_WRITE_MASK                                    0xFFFFFFFFU
#define MIPI__SIR_MAP2__DEVID4_RESP_MASK                             0x00000001U
#define MIPI__SIR_MAP2__DEVID4_RESP_SHIFT                                     0U
#define MIPI__SIR_MAP2__DEVID4_RESP_WIDTH                                     1U
#define MIPI__SIR_MAP2__DEVID4_RESP_WOCLR                                     0U
#define MIPI__SIR_MAP2__DEVID4_RESP_WOSET                                     0U
#define MIPI__SIR_MAP2__DEVID4_DA_MASK                               0x000000FEU
#define MIPI__SIR_MAP2__DEVID4_DA_SHIFT                                       1U
#define MIPI__SIR_MAP2__DEVID4_DA_WIDTH                                       7U
#define MIPI__SIR_MAP2__DEVID4_PL_MASK                               0x00001F00U
#define MIPI__SIR_MAP2__DEVID4_PL_SHIFT                                       8U
#define MIPI__SIR_MAP2__DEVID4_PL_WIDTH                                       5U
#define MIPI__SIR_MAP2__DEVID4_SLOW_MASK                             0x00002000U
#define MIPI__SIR_MAP2__DEVID4_SLOW_SHIFT                                    13U
#define MIPI__SIR_MAP2__DEVID4_SLOW_WIDTH                                     1U
#define MIPI__SIR_MAP2__DEVID4_SLOW_WOCLR                                     0U
#define MIPI__SIR_MAP2__DEVID4_SLOW_WOSET                                     0U
#define MIPI__SIR_MAP2__DEVID4_ROLE_MASK                             0x0000C000U
#define MIPI__SIR_MAP2__DEVID4_ROLE_SHIFT                                    14U
#define MIPI__SIR_MAP2__DEVID4_ROLE_WIDTH                                     2U
#define MIPI__SIR_MAP2__DEVID5_RESP_MASK                             0x00010000U
#define MIPI__SIR_MAP2__DEVID5_RESP_SHIFT                                    16U
#define MIPI__SIR_MAP2__DEVID5_RESP_WIDTH                                     1U
#define MIPI__SIR_MAP2__DEVID5_RESP_WOCLR                                     0U
#define MIPI__SIR_MAP2__DEVID5_RESP_WOSET                                     0U
#define MIPI__SIR_MAP2__DEVID5_DA_MASK                               0x00FE0000U
#define MIPI__SIR_MAP2__DEVID5_DA_SHIFT                                      17U
#define MIPI__SIR_MAP2__DEVID5_DA_WIDTH                                       7U
#define MIPI__SIR_MAP2__DEVID5_PL_MASK                               0x1F000000U
#define MIPI__SIR_MAP2__DEVID5_PL_SHIFT                                      24U
#define MIPI__SIR_MAP2__DEVID5_PL_WIDTH                                       5U
#define MIPI__SIR_MAP2__DEVID5_SLOW_MASK                             0x20000000U
#define MIPI__SIR_MAP2__DEVID5_SLOW_SHIFT                                    29U
#define MIPI__SIR_MAP2__DEVID5_SLOW_WIDTH                                     1U
#define MIPI__SIR_MAP2__DEVID5_SLOW_WOCLR                                     0U
#define MIPI__SIR_MAP2__DEVID5_SLOW_WOSET                                     0U
#define MIPI__SIR_MAP2__DEVID5_ROLE_MASK                             0xC0000000U
#define MIPI__SIR_MAP2__DEVID5_ROLE_SHIFT                                    30U
#define MIPI__SIR_MAP2__DEVID5_ROLE_WIDTH                                     2U

#define MIPI__SIR_MAP3_READ_MASK                                     0xFFFFFFFFU
#define MIPI__SIR_MAP3_WRITE_MASK                                    0xFFFFFFFFU
#define MIPI__SIR_MAP3__DEVID6_RESP_MASK                             0x00000001U
#define MIPI__SIR_MAP3__DEVID6_RESP_SHIFT                                     0U
#define MIPI__SIR_MAP3__DEVID6_RESP_WIDTH                                     1U
#define MIPI__SIR_MAP3__DEVID6_RESP_WOCLR                                     0U
#define MIPI__SIR_MAP3__DEVID6_RESP_WOSET                                     0U
#define MIPI__SIR_MAP3__DEVID6_DA_MASK                               0x000000FEU
#define MIPI__SIR_MAP3__DEVID6_DA_SHIFT                                       1U
#define MIPI__SIR_MAP3__DEVID6_DA_WIDTH                                       7U
#define MIPI__SIR_MAP3__DEVID6_PL_MASK                               0x00001F00U
#define MIPI__SIR_MAP3__DEVID6_PL_SHIFT                                       8U
#define MIPI__SIR_MAP3__DEVID6_PL_WIDTH                                       5U
#define MIPI__SIR_MAP3__DEVID6_SLOW_MASK                             0x00002000U
#define MIPI__SIR_MAP3__DEVID6_SLOW_SHIFT                                    13U
#define MIPI__SIR_MAP3__DEVID6_SLOW_WIDTH                                     1U
#define MIPI__SIR_MAP3__DEVID6_SLOW_WOCLR                                     0U
#define MIPI__SIR_MAP3__DEVID6_SLOW_WOSET                                     0U
#define MIPI__SIR_MAP3__DEVID6_ROLE_MASK                             0x0000C000U
#define MIPI__SIR_MAP3__DEVID6_ROLE_SHIFT                                    14U
#define MIPI__SIR_MAP3__DEVID6_ROLE_WIDTH                                     2U
#define MIPI__SIR_MAP3__DEVID7_RESP_MASK                             0x00010000U
#define MIPI__SIR_MAP3__DEVID7_RESP_SHIFT                                    16U
#define MIPI__SIR_MAP3__DEVID7_RESP_WIDTH                                     1U
#define MIPI__SIR_MAP3__DEVID7_RESP_WOCLR                                     0U
#define MIPI__SIR_MAP3__DEVID7_RESP_WOSET                                     0U
#define MIPI__SIR_MAP3__DEVID7_DA_MASK                               0x00FE0000U
#define MIPI__SIR_MAP3__DEVID7_DA_SHIFT                                      17U
#define MIPI__SIR_MAP3__DEVID7_DA_WIDTH                                       7U
#define MIPI__SIR_MAP3__DEVID7_PL_MASK                               0x1F000000U
#define MIPI__SIR_MAP3__DEVID7_PL_SHIFT                                      24U
#define MIPI__SIR_MAP3__DEVID7_PL_WIDTH                                       5U
#define MIPI__SIR_MAP3__DEVID7_SLOW_MASK                             0x20000000U
#define MIPI__SIR_MAP3__DEVID7_SLOW_SHIFT                                    29U
#define MIPI__SIR_MAP3__DEVID7_SLOW_WIDTH                                     1U
#define MIPI__SIR_MAP3__DEVID7_SLOW_WOCLR                                     0U
#define MIPI__SIR_MAP3__DEVID7_SLOW_WOSET                                     0U
#define MIPI__SIR_MAP3__DEVID7_ROLE_MASK                             0xC0000000U
#define MIPI__SIR_MAP3__DEVID7_ROLE_SHIFT                                    30U
#define MIPI__SIR_MAP3__DEVID7_ROLE_WIDTH                                     2U

#define MIPI__SIR_MAP4_READ_MASK                                     0xFFFFFFFFU
#define MIPI__SIR_MAP4_WRITE_MASK                                    0xFFFFFFFFU
#define MIPI__SIR_MAP4__DEVID8_RESP_MASK                             0x00000001U
#define MIPI__SIR_MAP4__DEVID8_RESP_SHIFT                                     0U
#define MIPI__SIR_MAP4__DEVID8_RESP_WIDTH                                     1U
#define MIPI__SIR_MAP4__DEVID8_RESP_WOCLR                                     0U
#define MIPI__SIR_MAP4__DEVID8_RESP_WOSET                                     0U
#define MIPI__SIR_MAP4__DEVID8_DA_MASK                               0x000000FEU
#define MIPI__SIR_MAP4__DEVID8_DA_SHIFT                                       1U
#define MIPI__SIR_MAP4__DEVID8_DA_WIDTH                                       7U
#define MIPI__SIR_MAP4__DEVID8_PL_MASK                               0x00001F00U
#define MIPI__SIR_MAP4__DEVID8_PL_SHIFT                                       8U
#define MIPI__SIR_MAP4__DEVID8_PL_WIDTH                                       5U
#define MIPI__SIR_MAP4__DEVID8_SLOW_MASK                             0x00002000U
#define MIPI__SIR_MAP4__DEVID8_SLOW_SHIFT                                    13U
#define MIPI__SIR_MAP4__DEVID8_SLOW_WIDTH                                     1U
#define MIPI__SIR_MAP4__DEVID8_SLOW_WOCLR                                     0U
#define MIPI__SIR_MAP4__DEVID8_SLOW_WOSET                                     0U
#define MIPI__SIR_MAP4__DEVID8_ROLE_MASK                             0x0000C000U
#define MIPI__SIR_MAP4__DEVID8_ROLE_SHIFT                                    14U
#define MIPI__SIR_MAP4__DEVID8_ROLE_WIDTH                                     2U
#define MIPI__SIR_MAP4__DEVID9_RESP_MASK                             0x00010000U
#define MIPI__SIR_MAP4__DEVID9_RESP_SHIFT                                    16U
#define MIPI__SIR_MAP4__DEVID9_RESP_WIDTH                                     1U
#define MIPI__SIR_MAP4__DEVID9_RESP_WOCLR                                     0U
#define MIPI__SIR_MAP4__DEVID9_RESP_WOSET                                     0U
#define MIPI__SIR_MAP4__DEVID9_DA_MASK                               0x00FE0000U
#define MIPI__SIR_MAP4__DEVID9_DA_SHIFT                                      17U
#define MIPI__SIR_MAP4__DEVID9_DA_WIDTH                                       7U
#define MIPI__SIR_MAP4__DEVID9_PL_MASK                               0x1F000000U
#define MIPI__SIR_MAP4__DEVID9_PL_SHIFT                                      24U
#define MIPI__SIR_MAP4__DEVID9_PL_WIDTH                                       5U
#define MIPI__SIR_MAP4__DEVID9_SLOW_MASK                             0x20000000U
#define MIPI__SIR_MAP4__DEVID9_SLOW_SHIFT                                    29U
#define MIPI__SIR_MAP4__DEVID9_SLOW_WIDTH                                     1U
#define MIPI__SIR_MAP4__DEVID9_SLOW_WOCLR                                     0U
#define MIPI__SIR_MAP4__DEVID9_SLOW_WOSET                                     0U
#define MIPI__SIR_MAP4__DEVID9_ROLE_MASK                             0xC0000000U
#define MIPI__SIR_MAP4__DEVID9_ROLE_SHIFT                                    30U
#define MIPI__SIR_MAP4__DEVID9_ROLE_WIDTH                                     2U

#define MIPI__SIR_MAP5_READ_MASK                                     0x0000FFFFU
#define MIPI__SIR_MAP5_WRITE_MASK                                    0x0000FFFFU
#define MIPI__SIR_MAP5__DEVID10_RESP_MASK                            0x00000001U
#define MIPI__SIR_MAP5__DEVID10_RESP_SHIFT                                    0U
#define MIPI__SIR_MAP5__DEVID10_RESP_WIDTH                                    1U
#define MIPI__SIR_MAP5__DEVID10_RESP_WOCLR                                    0U
#define MIPI__SIR_MAP5__DEVID10_RESP_WOSET                                    0U
#define MIPI__SIR_MAP5__DEVID10_DA_MASK                              0x000000FEU
#define MIPI__SIR_MAP5__DEVID10_DA_SHIFT                                      1U
#define MIPI__SIR_MAP5__DEVID10_DA_WIDTH                                      7U
#define MIPI__SIR_MAP5__DEVID10_PL_MASK                              0x00001F00U
#define MIPI__SIR_MAP5__DEVID10_PL_SHIFT                                      8U
#define MIPI__SIR_MAP5__DEVID10_PL_WIDTH                                      5U
#define MIPI__SIR_MAP5__DEVID10_SLOW_MASK                            0x00002000U
#define MIPI__SIR_MAP5__DEVID10_SLOW_SHIFT                                   13U
#define MIPI__SIR_MAP5__DEVID10_SLOW_WIDTH                                    1U
#define MIPI__SIR_MAP5__DEVID10_SLOW_WOCLR                                    0U
#define MIPI__SIR_MAP5__DEVID10_SLOW_WOSET                                    0U
#define MIPI__SIR_MAP5__DEVID10_ROLE_MASK                            0x0000C000U
#define MIPI__SIR_MAP5__DEVID10_ROLE_SHIFT                                   14U
#define MIPI__SIR_MAP5__DEVID10_ROLE_WIDTH                                    2U

#define MIPI__GPIR_WORD0_READ_MASK                                   0xFFFFFFFFU
#define MIPI__GPIR_WORD0_WRITE_MASK                                  0xFFFFFFFFU
#define MIPI__GPIR_WORD0__GPI0_MASK                                  0x000000FFU
#define MIPI__GPIR_WORD0__GPI0_SHIFT                                          0U
#define MIPI__GPIR_WORD0__GPI0_WIDTH                                          8U
#define MIPI__GPIR_WORD0__GPI1_MASK                                  0x0000FF00U
#define MIPI__GPIR_WORD0__GPI1_SHIFT                                          8U
#define MIPI__GPIR_WORD0__GPI1_WIDTH                                          8U
#define MIPI__GPIR_WORD0__GPI2_MASK                                  0x00FF0000U
#define MIPI__GPIR_WORD0__GPI2_SHIFT                                         16U
#define MIPI__GPIR_WORD0__GPI2_WIDTH                                          8U
#define MIPI__GPIR_WORD0__GPI3_MASK                                  0xFF000000U
#define MIPI__GPIR_WORD0__GPI3_SHIFT                                         24U
#define MIPI__GPIR_WORD0__GPI3_WIDTH                                          8U

#define MIPI__GPIR_WORD1_READ_MASK                                   0xFFFFFFFFU
#define MIPI__GPIR_WORD1_WRITE_MASK                                  0xFFFFFFFFU
#define MIPI__GPIR_WORD1__GPI4_MASK                                  0x000000FFU
#define MIPI__GPIR_WORD1__GPI4_SHIFT                                          0U
#define MIPI__GPIR_WORD1__GPI4_WIDTH                                          8U
#define MIPI__GPIR_WORD1__GPI5_MASK                                  0x0000FF00U
#define MIPI__GPIR_WORD1__GPI5_SHIFT                                          8U
#define MIPI__GPIR_WORD1__GPI5_WIDTH                                          8U
#define MIPI__GPIR_WORD1__GPI6_MASK                                  0x00FF0000U
#define MIPI__GPIR_WORD1__GPI6_SHIFT                                         16U
#define MIPI__GPIR_WORD1__GPI6_WIDTH                                          8U
#define MIPI__GPIR_WORD1__GPI7_MASK                                  0xFF000000U
#define MIPI__GPIR_WORD1__GPI7_SHIFT                                         24U
#define MIPI__GPIR_WORD1__GPI7_WIDTH                                          8U

#define MIPI__GPIR_WORD2_READ_MASK                                   0xFFFFFFFFU
#define MIPI__GPIR_WORD2_WRITE_MASK                                  0xFFFFFFFFU
#define MIPI__GPIR_WORD2__GPI8_MASK                                  0x000000FFU
#define MIPI__GPIR_WORD2__GPI8_SHIFT                                          0U
#define MIPI__GPIR_WORD2__GPI8_WIDTH                                          8U
#define MIPI__GPIR_WORD2__GPI9_MASK                                  0x0000FF00U
#define MIPI__GPIR_WORD2__GPI9_SHIFT                                          8U
#define MIPI__GPIR_WORD2__GPI9_WIDTH                                          8U
#define MIPI__GPIR_WORD2__GPI10_MASK                                 0x00FF0000U
#define MIPI__GPIR_WORD2__GPI10_SHIFT                                        16U
#define MIPI__GPIR_WORD2__GPI10_WIDTH                                         8U
#define MIPI__GPIR_WORD2__GPI11_MASK                                 0xFF000000U
#define MIPI__GPIR_WORD2__GPI11_SHIFT                                        24U
#define MIPI__GPIR_WORD2__GPI11_WIDTH                                         8U

#define MIPI__GPIR_WORD3_READ_MASK                                   0xFFFFFFFFU
#define MIPI__GPIR_WORD3_WRITE_MASK                                  0xFFFFFFFFU
#define MIPI__GPIR_WORD3__GPI12_MASK                                 0x000000FFU
#define MIPI__GPIR_WORD3__GPI12_SHIFT                                         0U
#define MIPI__GPIR_WORD3__GPI12_WIDTH                                         8U
#define MIPI__GPIR_WORD3__GPI13_MASK                                 0x0000FF00U
#define MIPI__GPIR_WORD3__GPI13_SHIFT                                         8U
#define MIPI__GPIR_WORD3__GPI13_WIDTH                                         8U
#define MIPI__GPIR_WORD3__GPI14_MASK                                 0x00FF0000U
#define MIPI__GPIR_WORD3__GPI14_SHIFT                                        16U
#define MIPI__GPIR_WORD3__GPI14_WIDTH                                         8U
#define MIPI__GPIR_WORD3__GPI15_MASK                                 0xFF000000U
#define MIPI__GPIR_WORD3__GPI15_SHIFT                                        24U
#define MIPI__GPIR_WORD3__GPI15_WIDTH                                         8U

#define MIPI__GPIR_WORD4_READ_MASK                                   0xFFFFFFFFU
#define MIPI__GPIR_WORD4_WRITE_MASK                                  0xFFFFFFFFU
#define MIPI__GPIR_WORD4__GPI16_MASK                                 0x000000FFU
#define MIPI__GPIR_WORD4__GPI16_SHIFT                                         0U
#define MIPI__GPIR_WORD4__GPI16_WIDTH                                         8U
#define MIPI__GPIR_WORD4__GPI17_MASK                                 0x0000FF00U
#define MIPI__GPIR_WORD4__GPI17_SHIFT                                         8U
#define MIPI__GPIR_WORD4__GPI17_WIDTH                                         8U
#define MIPI__GPIR_WORD4__GPI18_MASK                                 0x00FF0000U
#define MIPI__GPIR_WORD4__GPI18_SHIFT                                        16U
#define MIPI__GPIR_WORD4__GPI18_WIDTH                                         8U
#define MIPI__GPIR_WORD4__GPI19_MASK                                 0xFF000000U
#define MIPI__GPIR_WORD4__GPI19_SHIFT                                        24U
#define MIPI__GPIR_WORD4__GPI19_WIDTH                                         8U

#define MIPI__GPIR_WORD5_READ_MASK                                   0xFFFFFFFFU
#define MIPI__GPIR_WORD5_WRITE_MASK                                  0xFFFFFFFFU
#define MIPI__GPIR_WORD5__GPI20_MASK                                 0x000000FFU
#define MIPI__GPIR_WORD5__GPI20_SHIFT                                         0U
#define MIPI__GPIR_WORD5__GPI20_WIDTH                                         8U
#define MIPI__GPIR_WORD5__GPI21_MASK                                 0x0000FF00U
#define MIPI__GPIR_WORD5__GPI21_SHIFT                                         8U
#define MIPI__GPIR_WORD5__GPI21_WIDTH                                         8U
#define MIPI__GPIR_WORD5__GPI22_MASK                                 0x00FF0000U
#define MIPI__GPIR_WORD5__GPI22_SHIFT                                        16U
#define MIPI__GPIR_WORD5__GPI22_WIDTH                                         8U
#define MIPI__GPIR_WORD5__GPI23_MASK                                 0xFF000000U
#define MIPI__GPIR_WORD5__GPI23_SHIFT                                        24U
#define MIPI__GPIR_WORD5__GPI23_WIDTH                                         8U

#define MIPI__GPIR_WORD6_READ_MASK                                   0xFFFFFFFFU
#define MIPI__GPIR_WORD6_WRITE_MASK                                  0xFFFFFFFFU
#define MIPI__GPIR_WORD6__GPI24_MASK                                 0x000000FFU
#define MIPI__GPIR_WORD6__GPI24_SHIFT                                         0U
#define MIPI__GPIR_WORD6__GPI24_WIDTH                                         8U
#define MIPI__GPIR_WORD6__GPI25_MASK                                 0x0000FF00U
#define MIPI__GPIR_WORD6__GPI25_SHIFT                                         8U
#define MIPI__GPIR_WORD6__GPI25_WIDTH                                         8U
#define MIPI__GPIR_WORD6__GPI26_MASK                                 0x00FF0000U
#define MIPI__GPIR_WORD6__GPI26_SHIFT                                        16U
#define MIPI__GPIR_WORD6__GPI26_WIDTH                                         8U
#define MIPI__GPIR_WORD6__GPI27_MASK                                 0xFF000000U
#define MIPI__GPIR_WORD6__GPI27_SHIFT                                        24U
#define MIPI__GPIR_WORD6__GPI27_WIDTH                                         8U

#define MIPI__GPIR_WORD7_READ_MASK                                   0xFFFFFFFFU
#define MIPI__GPIR_WORD7_WRITE_MASK                                  0xFFFFFFFFU
#define MIPI__GPIR_WORD7__GPI28_MASK                                 0x000000FFU
#define MIPI__GPIR_WORD7__GPI28_SHIFT                                         0U
#define MIPI__GPIR_WORD7__GPI28_WIDTH                                         8U
#define MIPI__GPIR_WORD7__GPI29_MASK                                 0x0000FF00U
#define MIPI__GPIR_WORD7__GPI29_SHIFT                                         8U
#define MIPI__GPIR_WORD7__GPI29_WIDTH                                         8U
#define MIPI__GPIR_WORD7__GPI30_MASK                                 0x00FF0000U
#define MIPI__GPIR_WORD7__GPI30_SHIFT                                        16U
#define MIPI__GPIR_WORD7__GPI30_WIDTH                                         8U
#define MIPI__GPIR_WORD7__GPI31_MASK                                 0xFF000000U
#define MIPI__GPIR_WORD7__GPI31_SHIFT                                        24U
#define MIPI__GPIR_WORD7__GPI31_WIDTH                                         8U

#define MIPI__GPIR_WORD8_READ_MASK                                   0xFFFFFFFFU
#define MIPI__GPIR_WORD8_WRITE_MASK                                  0xFFFFFFFFU
#define MIPI__GPIR_WORD8__GPI32_MASK                                 0x000000FFU
#define MIPI__GPIR_WORD8__GPI32_SHIFT                                         0U
#define MIPI__GPIR_WORD8__GPI32_WIDTH                                         8U
#define MIPI__GPIR_WORD8__GPI33_MASK                                 0x0000FF00U
#define MIPI__GPIR_WORD8__GPI33_SHIFT                                         8U
#define MIPI__GPIR_WORD8__GPI33_WIDTH                                         8U
#define MIPI__GPIR_WORD8__GPI34_MASK                                 0x00FF0000U
#define MIPI__GPIR_WORD8__GPI34_SHIFT                                        16U
#define MIPI__GPIR_WORD8__GPI34_WIDTH                                         8U
#define MIPI__GPIR_WORD8__GPI35_MASK                                 0xFF000000U
#define MIPI__GPIR_WORD8__GPI35_SHIFT                                        24U
#define MIPI__GPIR_WORD8__GPI35_WIDTH                                         8U

#define MIPI__GPIR_WORD9_READ_MASK                                   0xFFFFFFFFU
#define MIPI__GPIR_WORD9_WRITE_MASK                                  0xFFFFFFFFU
#define MIPI__GPIR_WORD9__GPI36_MASK                                 0x000000FFU
#define MIPI__GPIR_WORD9__GPI36_SHIFT                                         0U
#define MIPI__GPIR_WORD9__GPI36_WIDTH                                         8U
#define MIPI__GPIR_WORD9__GPI37_MASK                                 0x0000FF00U
#define MIPI__GPIR_WORD9__GPI37_SHIFT                                         8U
#define MIPI__GPIR_WORD9__GPI37_WIDTH                                         8U
#define MIPI__GPIR_WORD9__GPI38_MASK                                 0x00FF0000U
#define MIPI__GPIR_WORD9__GPI38_SHIFT                                        16U
#define MIPI__GPIR_WORD9__GPI38_WIDTH                                         8U
#define MIPI__GPIR_WORD9__GPI39_MASK                                 0xFF000000U
#define MIPI__GPIR_WORD9__GPI39_SHIFT                                        24U
#define MIPI__GPIR_WORD9__GPI39_WIDTH                                         8U

#define MIPI__GPIR_WORD10_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPIR_WORD10_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPIR_WORD10__GPI40_MASK                                0x000000FFU
#define MIPI__GPIR_WORD10__GPI40_SHIFT                                        0U
#define MIPI__GPIR_WORD10__GPI40_WIDTH                                        8U
#define MIPI__GPIR_WORD10__GPI41_MASK                                0x0000FF00U
#define MIPI__GPIR_WORD10__GPI41_SHIFT                                        8U
#define MIPI__GPIR_WORD10__GPI41_WIDTH                                        8U
#define MIPI__GPIR_WORD10__GPI42_MASK                                0x00FF0000U
#define MIPI__GPIR_WORD10__GPI42_SHIFT                                       16U
#define MIPI__GPIR_WORD10__GPI42_WIDTH                                        8U
#define MIPI__GPIR_WORD10__GPI43_MASK                                0xFF000000U
#define MIPI__GPIR_WORD10__GPI43_SHIFT                                       24U
#define MIPI__GPIR_WORD10__GPI43_WIDTH                                        8U

#define MIPI__GPIR_WORD11_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPIR_WORD11_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPIR_WORD11__GPI44_MASK                                0x000000FFU
#define MIPI__GPIR_WORD11__GPI44_SHIFT                                        0U
#define MIPI__GPIR_WORD11__GPI44_WIDTH                                        8U
#define MIPI__GPIR_WORD11__GPI45_MASK                                0x0000FF00U
#define MIPI__GPIR_WORD11__GPI45_SHIFT                                        8U
#define MIPI__GPIR_WORD11__GPI45_WIDTH                                        8U
#define MIPI__GPIR_WORD11__GPI46_MASK                                0x00FF0000U
#define MIPI__GPIR_WORD11__GPI46_SHIFT                                       16U
#define MIPI__GPIR_WORD11__GPI46_WIDTH                                        8U
#define MIPI__GPIR_WORD11__GPI47_MASK                                0xFF000000U
#define MIPI__GPIR_WORD11__GPI47_SHIFT                                       24U
#define MIPI__GPIR_WORD11__GPI47_WIDTH                                        8U

#define MIPI__GPIR_WORD12_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPIR_WORD12_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPIR_WORD12__GPI48_MASK                                0x000000FFU
#define MIPI__GPIR_WORD12__GPI48_SHIFT                                        0U
#define MIPI__GPIR_WORD12__GPI48_WIDTH                                        8U
#define MIPI__GPIR_WORD12__GPI49_MASK                                0x0000FF00U
#define MIPI__GPIR_WORD12__GPI49_SHIFT                                        8U
#define MIPI__GPIR_WORD12__GPI49_WIDTH                                        8U
#define MIPI__GPIR_WORD12__GPI50_MASK                                0x00FF0000U
#define MIPI__GPIR_WORD12__GPI50_SHIFT                                       16U
#define MIPI__GPIR_WORD12__GPI50_WIDTH                                        8U
#define MIPI__GPIR_WORD12__GPI51_MASK                                0xFF000000U
#define MIPI__GPIR_WORD12__GPI51_SHIFT                                       24U
#define MIPI__GPIR_WORD12__GPI51_WIDTH                                        8U

#define MIPI__GPIR_WORD13_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPIR_WORD13_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPIR_WORD13__GPI52_MASK                                0x000000FFU
#define MIPI__GPIR_WORD13__GPI52_SHIFT                                        0U
#define MIPI__GPIR_WORD13__GPI52_WIDTH                                        8U
#define MIPI__GPIR_WORD13__GPI53_MASK                                0x0000FF00U
#define MIPI__GPIR_WORD13__GPI53_SHIFT                                        8U
#define MIPI__GPIR_WORD13__GPI53_WIDTH                                        8U
#define MIPI__GPIR_WORD13__GPI54_MASK                                0x00FF0000U
#define MIPI__GPIR_WORD13__GPI54_SHIFT                                       16U
#define MIPI__GPIR_WORD13__GPI54_WIDTH                                        8U
#define MIPI__GPIR_WORD13__GPI55_MASK                                0xFF000000U
#define MIPI__GPIR_WORD13__GPI55_SHIFT                                       24U
#define MIPI__GPIR_WORD13__GPI55_WIDTH                                        8U

#define MIPI__GPIR_WORD14_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPIR_WORD14_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPIR_WORD14__GPI56_MASK                                0x000000FFU
#define MIPI__GPIR_WORD14__GPI56_SHIFT                                        0U
#define MIPI__GPIR_WORD14__GPI56_WIDTH                                        8U
#define MIPI__GPIR_WORD14__GPI57_MASK                                0x0000FF00U
#define MIPI__GPIR_WORD14__GPI57_SHIFT                                        8U
#define MIPI__GPIR_WORD14__GPI57_WIDTH                                        8U
#define MIPI__GPIR_WORD14__GPI58_MASK                                0x00FF0000U
#define MIPI__GPIR_WORD14__GPI58_SHIFT                                       16U
#define MIPI__GPIR_WORD14__GPI58_WIDTH                                        8U
#define MIPI__GPIR_WORD14__GPI59_MASK                                0xFF000000U
#define MIPI__GPIR_WORD14__GPI59_SHIFT                                       24U
#define MIPI__GPIR_WORD14__GPI59_WIDTH                                        8U

#define MIPI__GPIR_WORD15_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPIR_WORD15_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPIR_WORD15__GPI60_MASK                                0x000000FFU
#define MIPI__GPIR_WORD15__GPI60_SHIFT                                        0U
#define MIPI__GPIR_WORD15__GPI60_WIDTH                                        8U
#define MIPI__GPIR_WORD15__GPI61_MASK                                0x0000FF00U
#define MIPI__GPIR_WORD15__GPI61_SHIFT                                        8U
#define MIPI__GPIR_WORD15__GPI61_WIDTH                                        8U
#define MIPI__GPIR_WORD15__GPI62_MASK                                0x00FF0000U
#define MIPI__GPIR_WORD15__GPI62_SHIFT                                       16U
#define MIPI__GPIR_WORD15__GPI62_WIDTH                                        8U
#define MIPI__GPIR_WORD15__GPI63_MASK                                0xFF000000U
#define MIPI__GPIR_WORD15__GPI63_SHIFT                                       24U
#define MIPI__GPIR_WORD15__GPI63_WIDTH                                        8U

#define MIPI__GPIR_WORD16_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPIR_WORD16_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPIR_WORD16__GPI64_MASK                                0x000000FFU
#define MIPI__GPIR_WORD16__GPI64_SHIFT                                        0U
#define MIPI__GPIR_WORD16__GPI64_WIDTH                                        8U
#define MIPI__GPIR_WORD16__GPI65_MASK                                0x0000FF00U
#define MIPI__GPIR_WORD16__GPI65_SHIFT                                        8U
#define MIPI__GPIR_WORD16__GPI65_WIDTH                                        8U
#define MIPI__GPIR_WORD16__GPI66_MASK                                0x00FF0000U
#define MIPI__GPIR_WORD16__GPI66_SHIFT                                       16U
#define MIPI__GPIR_WORD16__GPI66_WIDTH                                        8U
#define MIPI__GPIR_WORD16__GPI67_MASK                                0xFF000000U
#define MIPI__GPIR_WORD16__GPI67_SHIFT                                       24U
#define MIPI__GPIR_WORD16__GPI67_WIDTH                                        8U

#define MIPI__GPIR_WORD17_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPIR_WORD17_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPIR_WORD17__GPI68_MASK                                0x000000FFU
#define MIPI__GPIR_WORD17__GPI68_SHIFT                                        0U
#define MIPI__GPIR_WORD17__GPI68_WIDTH                                        8U
#define MIPI__GPIR_WORD17__GPI69_MASK                                0x0000FF00U
#define MIPI__GPIR_WORD17__GPI69_SHIFT                                        8U
#define MIPI__GPIR_WORD17__GPI69_WIDTH                                        8U
#define MIPI__GPIR_WORD17__GPI70_MASK                                0x00FF0000U
#define MIPI__GPIR_WORD17__GPI70_SHIFT                                       16U
#define MIPI__GPIR_WORD17__GPI70_WIDTH                                        8U
#define MIPI__GPIR_WORD17__GPI71_MASK                                0xFF000000U
#define MIPI__GPIR_WORD17__GPI71_SHIFT                                       24U
#define MIPI__GPIR_WORD17__GPI71_WIDTH                                        8U

#define MIPI__GPIR_WORD18_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPIR_WORD18_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPIR_WORD18__GPI72_MASK                                0x000000FFU
#define MIPI__GPIR_WORD18__GPI72_SHIFT                                        0U
#define MIPI__GPIR_WORD18__GPI72_WIDTH                                        8U
#define MIPI__GPIR_WORD18__GPI73_MASK                                0x0000FF00U
#define MIPI__GPIR_WORD18__GPI73_SHIFT                                        8U
#define MIPI__GPIR_WORD18__GPI73_WIDTH                                        8U
#define MIPI__GPIR_WORD18__GPI74_MASK                                0x00FF0000U
#define MIPI__GPIR_WORD18__GPI74_SHIFT                                       16U
#define MIPI__GPIR_WORD18__GPI74_WIDTH                                        8U
#define MIPI__GPIR_WORD18__GPI75_MASK                                0xFF000000U
#define MIPI__GPIR_WORD18__GPI75_SHIFT                                       24U
#define MIPI__GPIR_WORD18__GPI75_WIDTH                                        8U

#define MIPI__GPIR_WORD19_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPIR_WORD19_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPIR_WORD19__GPI76_MASK                                0x000000FFU
#define MIPI__GPIR_WORD19__GPI76_SHIFT                                        0U
#define MIPI__GPIR_WORD19__GPI76_WIDTH                                        8U
#define MIPI__GPIR_WORD19__GPI77_MASK                                0x0000FF00U
#define MIPI__GPIR_WORD19__GPI77_SHIFT                                        8U
#define MIPI__GPIR_WORD19__GPI77_WIDTH                                        8U
#define MIPI__GPIR_WORD19__GPI78_MASK                                0x00FF0000U
#define MIPI__GPIR_WORD19__GPI78_SHIFT                                       16U
#define MIPI__GPIR_WORD19__GPI78_WIDTH                                        8U
#define MIPI__GPIR_WORD19__GPI79_MASK                                0xFF000000U
#define MIPI__GPIR_WORD19__GPI79_SHIFT                                       24U
#define MIPI__GPIR_WORD19__GPI79_WIDTH                                        8U

#define MIPI__GPIR_WORD20_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPIR_WORD20_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPIR_WORD20__GPI80_MASK                                0x000000FFU
#define MIPI__GPIR_WORD20__GPI80_SHIFT                                        0U
#define MIPI__GPIR_WORD20__GPI80_WIDTH                                        8U
#define MIPI__GPIR_WORD20__GPI81_MASK                                0x0000FF00U
#define MIPI__GPIR_WORD20__GPI81_SHIFT                                        8U
#define MIPI__GPIR_WORD20__GPI81_WIDTH                                        8U
#define MIPI__GPIR_WORD20__GPI82_MASK                                0x00FF0000U
#define MIPI__GPIR_WORD20__GPI82_SHIFT                                       16U
#define MIPI__GPIR_WORD20__GPI82_WIDTH                                        8U
#define MIPI__GPIR_WORD20__GPI83_MASK                                0xFF000000U
#define MIPI__GPIR_WORD20__GPI83_SHIFT                                       24U
#define MIPI__GPIR_WORD20__GPI83_WIDTH                                        8U

#define MIPI__GPIR_WORD21_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPIR_WORD21_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPIR_WORD21__GPI84_MASK                                0x000000FFU
#define MIPI__GPIR_WORD21__GPI84_SHIFT                                        0U
#define MIPI__GPIR_WORD21__GPI84_WIDTH                                        8U
#define MIPI__GPIR_WORD21__GPI85_MASK                                0x0000FF00U
#define MIPI__GPIR_WORD21__GPI85_SHIFT                                        8U
#define MIPI__GPIR_WORD21__GPI85_WIDTH                                        8U
#define MIPI__GPIR_WORD21__GPI86_MASK                                0x00FF0000U
#define MIPI__GPIR_WORD21__GPI86_SHIFT                                       16U
#define MIPI__GPIR_WORD21__GPI86_WIDTH                                        8U
#define MIPI__GPIR_WORD21__GPI87_MASK                                0xFF000000U
#define MIPI__GPIR_WORD21__GPI87_SHIFT                                       24U
#define MIPI__GPIR_WORD21__GPI87_WIDTH                                        8U

#define MIPI__GPIR_WORD22_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPIR_WORD22_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPIR_WORD22__GPI88_MASK                                0x000000FFU
#define MIPI__GPIR_WORD22__GPI88_SHIFT                                        0U
#define MIPI__GPIR_WORD22__GPI88_WIDTH                                        8U
#define MIPI__GPIR_WORD22__GPI89_MASK                                0x0000FF00U
#define MIPI__GPIR_WORD22__GPI89_SHIFT                                        8U
#define MIPI__GPIR_WORD22__GPI89_WIDTH                                        8U
#define MIPI__GPIR_WORD22__GPI90_MASK                                0x00FF0000U
#define MIPI__GPIR_WORD22__GPI90_SHIFT                                       16U
#define MIPI__GPIR_WORD22__GPI90_WIDTH                                        8U
#define MIPI__GPIR_WORD22__GPI91_MASK                                0xFF000000U
#define MIPI__GPIR_WORD22__GPI91_SHIFT                                       24U
#define MIPI__GPIR_WORD22__GPI91_WIDTH                                        8U

#define MIPI__GPIR_WORD23_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPIR_WORD23_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPIR_WORD23__GPI92_MASK                                0x000000FFU
#define MIPI__GPIR_WORD23__GPI92_SHIFT                                        0U
#define MIPI__GPIR_WORD23__GPI92_WIDTH                                        8U
#define MIPI__GPIR_WORD23__GPI93_MASK                                0x0000FF00U
#define MIPI__GPIR_WORD23__GPI93_SHIFT                                        8U
#define MIPI__GPIR_WORD23__GPI93_WIDTH                                        8U
#define MIPI__GPIR_WORD23__GPI94_MASK                                0x00FF0000U
#define MIPI__GPIR_WORD23__GPI94_SHIFT                                       16U
#define MIPI__GPIR_WORD23__GPI94_WIDTH                                        8U
#define MIPI__GPIR_WORD23__GPI95_MASK                                0xFF000000U
#define MIPI__GPIR_WORD23__GPI95_SHIFT                                       24U
#define MIPI__GPIR_WORD23__GPI95_WIDTH                                        8U

#define MIPI__GPIR_WORD24_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPIR_WORD24_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPIR_WORD24__GPI96_MASK                                0x000000FFU
#define MIPI__GPIR_WORD24__GPI96_SHIFT                                        0U
#define MIPI__GPIR_WORD24__GPI96_WIDTH                                        8U
#define MIPI__GPIR_WORD24__GPI97_MASK                                0x0000FF00U
#define MIPI__GPIR_WORD24__GPI97_SHIFT                                        8U
#define MIPI__GPIR_WORD24__GPI97_WIDTH                                        8U
#define MIPI__GPIR_WORD24__GPI98_MASK                                0x00FF0000U
#define MIPI__GPIR_WORD24__GPI98_SHIFT                                       16U
#define MIPI__GPIR_WORD24__GPI98_WIDTH                                        8U
#define MIPI__GPIR_WORD24__GPI99_MASK                                0xFF000000U
#define MIPI__GPIR_WORD24__GPI99_SHIFT                                       24U
#define MIPI__GPIR_WORD24__GPI99_WIDTH                                        8U

#define MIPI__GPIR_WORD25_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPIR_WORD25_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPIR_WORD25__GPI100_MASK                               0x000000FFU
#define MIPI__GPIR_WORD25__GPI100_SHIFT                                       0U
#define MIPI__GPIR_WORD25__GPI100_WIDTH                                       8U
#define MIPI__GPIR_WORD25__GPI101_MASK                               0x0000FF00U
#define MIPI__GPIR_WORD25__GPI101_SHIFT                                       8U
#define MIPI__GPIR_WORD25__GPI101_WIDTH                                       8U
#define MIPI__GPIR_WORD25__GPI102_MASK                               0x00FF0000U
#define MIPI__GPIR_WORD25__GPI102_SHIFT                                      16U
#define MIPI__GPIR_WORD25__GPI102_WIDTH                                       8U
#define MIPI__GPIR_WORD25__GPI103_MASK                               0xFF000000U
#define MIPI__GPIR_WORD25__GPI103_SHIFT                                      24U
#define MIPI__GPIR_WORD25__GPI103_WIDTH                                       8U

#define MIPI__GPIR_WORD26_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPIR_WORD26_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPIR_WORD26__GPI104_MASK                               0x000000FFU
#define MIPI__GPIR_WORD26__GPI104_SHIFT                                       0U
#define MIPI__GPIR_WORD26__GPI104_WIDTH                                       8U
#define MIPI__GPIR_WORD26__GPI105_MASK                               0x0000FF00U
#define MIPI__GPIR_WORD26__GPI105_SHIFT                                       8U
#define MIPI__GPIR_WORD26__GPI105_WIDTH                                       8U
#define MIPI__GPIR_WORD26__GPI106_MASK                               0x00FF0000U
#define MIPI__GPIR_WORD26__GPI106_SHIFT                                      16U
#define MIPI__GPIR_WORD26__GPI106_WIDTH                                       8U
#define MIPI__GPIR_WORD26__GPI107_MASK                               0xFF000000U
#define MIPI__GPIR_WORD26__GPI107_SHIFT                                      24U
#define MIPI__GPIR_WORD26__GPI107_WIDTH                                       8U

#define MIPI__GPIR_WORD27_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPIR_WORD27_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPIR_WORD27__GPI108_MASK                               0x000000FFU
#define MIPI__GPIR_WORD27__GPI108_SHIFT                                       0U
#define MIPI__GPIR_WORD27__GPI108_WIDTH                                       8U
#define MIPI__GPIR_WORD27__GPI109_MASK                               0x0000FF00U
#define MIPI__GPIR_WORD27__GPI109_SHIFT                                       8U
#define MIPI__GPIR_WORD27__GPI109_WIDTH                                       8U
#define MIPI__GPIR_WORD27__GPI110_MASK                               0x00FF0000U
#define MIPI__GPIR_WORD27__GPI110_SHIFT                                      16U
#define MIPI__GPIR_WORD27__GPI110_WIDTH                                       8U
#define MIPI__GPIR_WORD27__GPI111_MASK                               0xFF000000U
#define MIPI__GPIR_WORD27__GPI111_SHIFT                                      24U
#define MIPI__GPIR_WORD27__GPI111_WIDTH                                       8U

#define MIPI__GPIR_WORD28_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPIR_WORD28_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPIR_WORD28__GPI112_MASK                               0x000000FFU
#define MIPI__GPIR_WORD28__GPI112_SHIFT                                       0U
#define MIPI__GPIR_WORD28__GPI112_WIDTH                                       8U
#define MIPI__GPIR_WORD28__GPI113_MASK                               0x0000FF00U
#define MIPI__GPIR_WORD28__GPI113_SHIFT                                       8U
#define MIPI__GPIR_WORD28__GPI113_WIDTH                                       8U
#define MIPI__GPIR_WORD28__GPI114_MASK                               0x00FF0000U
#define MIPI__GPIR_WORD28__GPI114_SHIFT                                      16U
#define MIPI__GPIR_WORD28__GPI114_WIDTH                                       8U
#define MIPI__GPIR_WORD28__GPI115_MASK                               0xFF000000U
#define MIPI__GPIR_WORD28__GPI115_SHIFT                                      24U
#define MIPI__GPIR_WORD28__GPI115_WIDTH                                       8U

#define MIPI__GPIR_WORD29_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPIR_WORD29_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPIR_WORD29__GPI116_MASK                               0x000000FFU
#define MIPI__GPIR_WORD29__GPI116_SHIFT                                       0U
#define MIPI__GPIR_WORD29__GPI116_WIDTH                                       8U
#define MIPI__GPIR_WORD29__GPI117_MASK                               0x0000FF00U
#define MIPI__GPIR_WORD29__GPI117_SHIFT                                       8U
#define MIPI__GPIR_WORD29__GPI117_WIDTH                                       8U
#define MIPI__GPIR_WORD29__GPI118_MASK                               0x00FF0000U
#define MIPI__GPIR_WORD29__GPI118_SHIFT                                      16U
#define MIPI__GPIR_WORD29__GPI118_WIDTH                                       8U
#define MIPI__GPIR_WORD29__GPI119_MASK                               0xFF000000U
#define MIPI__GPIR_WORD29__GPI119_SHIFT                                      24U
#define MIPI__GPIR_WORD29__GPI119_WIDTH                                       8U

#define MIPI__GPIR_WORD30_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPIR_WORD30_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPIR_WORD30__GPI120_MASK                               0x000000FFU
#define MIPI__GPIR_WORD30__GPI120_SHIFT                                       0U
#define MIPI__GPIR_WORD30__GPI120_WIDTH                                       8U
#define MIPI__GPIR_WORD30__GPI121_MASK                               0x0000FF00U
#define MIPI__GPIR_WORD30__GPI121_SHIFT                                       8U
#define MIPI__GPIR_WORD30__GPI121_WIDTH                                       8U
#define MIPI__GPIR_WORD30__GPI122_MASK                               0x00FF0000U
#define MIPI__GPIR_WORD30__GPI122_SHIFT                                      16U
#define MIPI__GPIR_WORD30__GPI122_WIDTH                                       8U
#define MIPI__GPIR_WORD30__GPI123_MASK                               0xFF000000U
#define MIPI__GPIR_WORD30__GPI123_SHIFT                                      24U
#define MIPI__GPIR_WORD30__GPI123_WIDTH                                       8U

#define MIPI__GPIR_WORD31_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPIR_WORD31_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPIR_WORD31__GPI124_MASK                               0x000000FFU
#define MIPI__GPIR_WORD31__GPI124_SHIFT                                       0U
#define MIPI__GPIR_WORD31__GPI124_WIDTH                                       8U
#define MIPI__GPIR_WORD31__GPI125_MASK                               0x0000FF00U
#define MIPI__GPIR_WORD31__GPI125_SHIFT                                       8U
#define MIPI__GPIR_WORD31__GPI125_WIDTH                                       8U
#define MIPI__GPIR_WORD31__RSVD0_MASK                                0x00FF0000U
#define MIPI__GPIR_WORD31__RSVD0_SHIFT                                       16U
#define MIPI__GPIR_WORD31__RSVD0_WIDTH                                        8U
#define MIPI__GPIR_WORD31__RSVD1_MASK                                0xFF000000U
#define MIPI__GPIR_WORD31__RSVD1_SHIFT                                       24U
#define MIPI__GPIR_WORD31__RSVD1_WIDTH                                        8U

#define MIPI__GPOR_WORD0_READ_MASK                                   0xFFFFFFFFU
#define MIPI__GPOR_WORD0_WRITE_MASK                                  0xFFFFFFFFU
#define MIPI__GPOR_WORD0__GPO0_MASK                                  0x000000FFU
#define MIPI__GPOR_WORD0__GPO0_SHIFT                                          0U
#define MIPI__GPOR_WORD0__GPO0_WIDTH                                          8U
#define MIPI__GPOR_WORD0__GPO1_MASK                                  0x0000FF00U
#define MIPI__GPOR_WORD0__GPO1_SHIFT                                          8U
#define MIPI__GPOR_WORD0__GPO1_WIDTH                                          8U
#define MIPI__GPOR_WORD0__GPO2_MASK                                  0x00FF0000U
#define MIPI__GPOR_WORD0__GPO2_SHIFT                                         16U
#define MIPI__GPOR_WORD0__GPO2_WIDTH                                          8U
#define MIPI__GPOR_WORD0__GPO3_MASK                                  0xFF000000U
#define MIPI__GPOR_WORD0__GPO3_SHIFT                                         24U
#define MIPI__GPOR_WORD0__GPO3_WIDTH                                          8U

#define MIPI__GPOR_WORD1_READ_MASK                                   0xFFFFFFFFU
#define MIPI__GPOR_WORD1_WRITE_MASK                                  0xFFFFFFFFU
#define MIPI__GPOR_WORD1__GPO4_MASK                                  0x000000FFU
#define MIPI__GPOR_WORD1__GPO4_SHIFT                                          0U
#define MIPI__GPOR_WORD1__GPO4_WIDTH                                          8U
#define MIPI__GPOR_WORD1__GPO5_MASK                                  0x0000FF00U
#define MIPI__GPOR_WORD1__GPO5_SHIFT                                          8U
#define MIPI__GPOR_WORD1__GPO5_WIDTH                                          8U
#define MIPI__GPOR_WORD1__GPO6_MASK                                  0x00FF0000U
#define MIPI__GPOR_WORD1__GPO6_SHIFT                                         16U
#define MIPI__GPOR_WORD1__GPO6_WIDTH                                          8U
#define MIPI__GPOR_WORD1__GPO7_MASK                                  0xFF000000U
#define MIPI__GPOR_WORD1__GPO7_SHIFT                                         24U
#define MIPI__GPOR_WORD1__GPO7_WIDTH                                          8U

#define MIPI__GPOR_WORD2_READ_MASK                                   0xFFFFFFFFU
#define MIPI__GPOR_WORD2_WRITE_MASK                                  0xFFFFFFFFU
#define MIPI__GPOR_WORD2__GPO8_MASK                                  0x000000FFU
#define MIPI__GPOR_WORD2__GPO8_SHIFT                                          0U
#define MIPI__GPOR_WORD2__GPO8_WIDTH                                          8U
#define MIPI__GPOR_WORD2__GPO9_MASK                                  0x0000FF00U
#define MIPI__GPOR_WORD2__GPO9_SHIFT                                          8U
#define MIPI__GPOR_WORD2__GPO9_WIDTH                                          8U
#define MIPI__GPOR_WORD2__GPO10_MASK                                 0x00FF0000U
#define MIPI__GPOR_WORD2__GPO10_SHIFT                                        16U
#define MIPI__GPOR_WORD2__GPO10_WIDTH                                         8U
#define MIPI__GPOR_WORD2__GPO11_MASK                                 0xFF000000U
#define MIPI__GPOR_WORD2__GPO11_SHIFT                                        24U
#define MIPI__GPOR_WORD2__GPO11_WIDTH                                         8U

#define MIPI__GPOR_WORD3_READ_MASK                                   0xFFFFFFFFU
#define MIPI__GPOR_WORD3_WRITE_MASK                                  0xFFFFFFFFU
#define MIPI__GPOR_WORD3__GPO12_MASK                                 0x000000FFU
#define MIPI__GPOR_WORD3__GPO12_SHIFT                                         0U
#define MIPI__GPOR_WORD3__GPO12_WIDTH                                         8U
#define MIPI__GPOR_WORD3__GPO13_MASK                                 0x0000FF00U
#define MIPI__GPOR_WORD3__GPO13_SHIFT                                         8U
#define MIPI__GPOR_WORD3__GPO13_WIDTH                                         8U
#define MIPI__GPOR_WORD3__GPO14_MASK                                 0x00FF0000U
#define MIPI__GPOR_WORD3__GPO14_SHIFT                                        16U
#define MIPI__GPOR_WORD3__GPO14_WIDTH                                         8U
#define MIPI__GPOR_WORD3__GPO15_MASK                                 0xFF000000U
#define MIPI__GPOR_WORD3__GPO15_SHIFT                                        24U
#define MIPI__GPOR_WORD3__GPO15_WIDTH                                         8U

#define MIPI__GPOR_WORD4_READ_MASK                                   0xFFFFFFFFU
#define MIPI__GPOR_WORD4_WRITE_MASK                                  0xFFFFFFFFU
#define MIPI__GPOR_WORD4__GPO16_MASK                                 0x000000FFU
#define MIPI__GPOR_WORD4__GPO16_SHIFT                                         0U
#define MIPI__GPOR_WORD4__GPO16_WIDTH                                         8U
#define MIPI__GPOR_WORD4__GPO17_MASK                                 0x0000FF00U
#define MIPI__GPOR_WORD4__GPO17_SHIFT                                         8U
#define MIPI__GPOR_WORD4__GPO17_WIDTH                                         8U
#define MIPI__GPOR_WORD4__GPO18_MASK                                 0x00FF0000U
#define MIPI__GPOR_WORD4__GPO18_SHIFT                                        16U
#define MIPI__GPOR_WORD4__GPO18_WIDTH                                         8U
#define MIPI__GPOR_WORD4__GPO19_MASK                                 0xFF000000U
#define MIPI__GPOR_WORD4__GPO19_SHIFT                                        24U
#define MIPI__GPOR_WORD4__GPO19_WIDTH                                         8U

#define MIPI__GPOR_WORD5_READ_MASK                                   0xFFFFFFFFU
#define MIPI__GPOR_WORD5_WRITE_MASK                                  0xFFFFFFFFU
#define MIPI__GPOR_WORD5__GPO20_MASK                                 0x000000FFU
#define MIPI__GPOR_WORD5__GPO20_SHIFT                                         0U
#define MIPI__GPOR_WORD5__GPO20_WIDTH                                         8U
#define MIPI__GPOR_WORD5__GPO21_MASK                                 0x0000FF00U
#define MIPI__GPOR_WORD5__GPO21_SHIFT                                         8U
#define MIPI__GPOR_WORD5__GPO21_WIDTH                                         8U
#define MIPI__GPOR_WORD5__GPO22_MASK                                 0x00FF0000U
#define MIPI__GPOR_WORD5__GPO22_SHIFT                                        16U
#define MIPI__GPOR_WORD5__GPO22_WIDTH                                         8U
#define MIPI__GPOR_WORD5__GPO23_MASK                                 0xFF000000U
#define MIPI__GPOR_WORD5__GPO23_SHIFT                                        24U
#define MIPI__GPOR_WORD5__GPO23_WIDTH                                         8U

#define MIPI__GPOR_WORD6_READ_MASK                                   0xFFFFFFFFU
#define MIPI__GPOR_WORD6_WRITE_MASK                                  0xFFFFFFFFU
#define MIPI__GPOR_WORD6__GPO24_MASK                                 0x000000FFU
#define MIPI__GPOR_WORD6__GPO24_SHIFT                                         0U
#define MIPI__GPOR_WORD6__GPO24_WIDTH                                         8U
#define MIPI__GPOR_WORD6__GPO25_MASK                                 0x0000FF00U
#define MIPI__GPOR_WORD6__GPO25_SHIFT                                         8U
#define MIPI__GPOR_WORD6__GPO25_WIDTH                                         8U
#define MIPI__GPOR_WORD6__GPO26_MASK                                 0x00FF0000U
#define MIPI__GPOR_WORD6__GPO26_SHIFT                                        16U
#define MIPI__GPOR_WORD6__GPO26_WIDTH                                         8U
#define MIPI__GPOR_WORD6__GPO27_MASK                                 0xFF000000U
#define MIPI__GPOR_WORD6__GPO27_SHIFT                                        24U
#define MIPI__GPOR_WORD6__GPO27_WIDTH                                         8U

#define MIPI__GPOR_WORD7_READ_MASK                                   0xFFFFFFFFU
#define MIPI__GPOR_WORD7_WRITE_MASK                                  0xFFFFFFFFU
#define MIPI__GPOR_WORD7__GPO28_MASK                                 0x000000FFU
#define MIPI__GPOR_WORD7__GPO28_SHIFT                                         0U
#define MIPI__GPOR_WORD7__GPO28_WIDTH                                         8U
#define MIPI__GPOR_WORD7__GPO29_MASK                                 0x0000FF00U
#define MIPI__GPOR_WORD7__GPO29_SHIFT                                         8U
#define MIPI__GPOR_WORD7__GPO29_WIDTH                                         8U
#define MIPI__GPOR_WORD7__GPO30_MASK                                 0x00FF0000U
#define MIPI__GPOR_WORD7__GPO30_SHIFT                                        16U
#define MIPI__GPOR_WORD7__GPO30_WIDTH                                         8U
#define MIPI__GPOR_WORD7__GPO31_MASK                                 0xFF000000U
#define MIPI__GPOR_WORD7__GPO31_SHIFT                                        24U
#define MIPI__GPOR_WORD7__GPO31_WIDTH                                         8U

#define MIPI__GPOR_WORD8_READ_MASK                                   0xFFFFFFFFU
#define MIPI__GPOR_WORD8_WRITE_MASK                                  0xFFFFFFFFU
#define MIPI__GPOR_WORD8__GPO32_MASK                                 0x000000FFU
#define MIPI__GPOR_WORD8__GPO32_SHIFT                                         0U
#define MIPI__GPOR_WORD8__GPO32_WIDTH                                         8U
#define MIPI__GPOR_WORD8__GPO33_MASK                                 0x0000FF00U
#define MIPI__GPOR_WORD8__GPO33_SHIFT                                         8U
#define MIPI__GPOR_WORD8__GPO33_WIDTH                                         8U
#define MIPI__GPOR_WORD8__GPO34_MASK                                 0x00FF0000U
#define MIPI__GPOR_WORD8__GPO34_SHIFT                                        16U
#define MIPI__GPOR_WORD8__GPO34_WIDTH                                         8U
#define MIPI__GPOR_WORD8__GPO35_MASK                                 0xFF000000U
#define MIPI__GPOR_WORD8__GPO35_SHIFT                                        24U
#define MIPI__GPOR_WORD8__GPO35_WIDTH                                         8U

#define MIPI__GPOR_WORD9_READ_MASK                                   0xFFFFFFFFU
#define MIPI__GPOR_WORD9_WRITE_MASK                                  0xFFFFFFFFU
#define MIPI__GPOR_WORD9__GPO36_MASK                                 0x000000FFU
#define MIPI__GPOR_WORD9__GPO36_SHIFT                                         0U
#define MIPI__GPOR_WORD9__GPO36_WIDTH                                         8U
#define MIPI__GPOR_WORD9__GPO37_MASK                                 0x0000FF00U
#define MIPI__GPOR_WORD9__GPO37_SHIFT                                         8U
#define MIPI__GPOR_WORD9__GPO37_WIDTH                                         8U
#define MIPI__GPOR_WORD9__GPO38_MASK                                 0x00FF0000U
#define MIPI__GPOR_WORD9__GPO38_SHIFT                                        16U
#define MIPI__GPOR_WORD9__GPO38_WIDTH                                         8U
#define MIPI__GPOR_WORD9__GPO39_MASK                                 0xFF000000U
#define MIPI__GPOR_WORD9__GPO39_SHIFT                                        24U
#define MIPI__GPOR_WORD9__GPO39_WIDTH                                         8U

#define MIPI__GPOR_WORD10_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPOR_WORD10_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPOR_WORD10__GPO40_MASK                                0x000000FFU
#define MIPI__GPOR_WORD10__GPO40_SHIFT                                        0U
#define MIPI__GPOR_WORD10__GPO40_WIDTH                                        8U
#define MIPI__GPOR_WORD10__GPO41_MASK                                0x0000FF00U
#define MIPI__GPOR_WORD10__GPO41_SHIFT                                        8U
#define MIPI__GPOR_WORD10__GPO41_WIDTH                                        8U
#define MIPI__GPOR_WORD10__GPO42_MASK                                0x00FF0000U
#define MIPI__GPOR_WORD10__GPO42_SHIFT                                       16U
#define MIPI__GPOR_WORD10__GPO42_WIDTH                                        8U
#define MIPI__GPOR_WORD10__GPO43_MASK                                0xFF000000U
#define MIPI__GPOR_WORD10__GPO43_SHIFT                                       24U
#define MIPI__GPOR_WORD10__GPO43_WIDTH                                        8U

#define MIPI__GPOR_WORD11_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPOR_WORD11_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPOR_WORD11__GPO44_MASK                                0x000000FFU
#define MIPI__GPOR_WORD11__GPO44_SHIFT                                        0U
#define MIPI__GPOR_WORD11__GPO44_WIDTH                                        8U
#define MIPI__GPOR_WORD11__GPO45_MASK                                0x0000FF00U
#define MIPI__GPOR_WORD11__GPO45_SHIFT                                        8U
#define MIPI__GPOR_WORD11__GPO45_WIDTH                                        8U
#define MIPI__GPOR_WORD11__GPO46_MASK                                0x00FF0000U
#define MIPI__GPOR_WORD11__GPO46_SHIFT                                       16U
#define MIPI__GPOR_WORD11__GPO46_WIDTH                                        8U
#define MIPI__GPOR_WORD11__GPO47_MASK                                0xFF000000U
#define MIPI__GPOR_WORD11__GPO47_SHIFT                                       24U
#define MIPI__GPOR_WORD11__GPO47_WIDTH                                        8U

#define MIPI__GPOR_WORD12_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPOR_WORD12_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPOR_WORD12__GPO48_MASK                                0x000000FFU
#define MIPI__GPOR_WORD12__GPO48_SHIFT                                        0U
#define MIPI__GPOR_WORD12__GPO48_WIDTH                                        8U
#define MIPI__GPOR_WORD12__GPO49_MASK                                0x0000FF00U
#define MIPI__GPOR_WORD12__GPO49_SHIFT                                        8U
#define MIPI__GPOR_WORD12__GPO49_WIDTH                                        8U
#define MIPI__GPOR_WORD12__GPO50_MASK                                0x00FF0000U
#define MIPI__GPOR_WORD12__GPO50_SHIFT                                       16U
#define MIPI__GPOR_WORD12__GPO50_WIDTH                                        8U
#define MIPI__GPOR_WORD12__GPO51_MASK                                0xFF000000U
#define MIPI__GPOR_WORD12__GPO51_SHIFT                                       24U
#define MIPI__GPOR_WORD12__GPO51_WIDTH                                        8U

#define MIPI__GPOR_WORD13_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPOR_WORD13_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPOR_WORD13__GPO52_MASK                                0x000000FFU
#define MIPI__GPOR_WORD13__GPO52_SHIFT                                        0U
#define MIPI__GPOR_WORD13__GPO52_WIDTH                                        8U
#define MIPI__GPOR_WORD13__GPO53_MASK                                0x0000FF00U
#define MIPI__GPOR_WORD13__GPO53_SHIFT                                        8U
#define MIPI__GPOR_WORD13__GPO53_WIDTH                                        8U
#define MIPI__GPOR_WORD13__GPO54_MASK                                0x00FF0000U
#define MIPI__GPOR_WORD13__GPO54_SHIFT                                       16U
#define MIPI__GPOR_WORD13__GPO54_WIDTH                                        8U
#define MIPI__GPOR_WORD13__GPO55_MASK                                0xFF000000U
#define MIPI__GPOR_WORD13__GPO55_SHIFT                                       24U
#define MIPI__GPOR_WORD13__GPO55_WIDTH                                        8U

#define MIPI__GPOR_WORD14_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPOR_WORD14_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPOR_WORD14__GPO56_MASK                                0x000000FFU
#define MIPI__GPOR_WORD14__GPO56_SHIFT                                        0U
#define MIPI__GPOR_WORD14__GPO56_WIDTH                                        8U
#define MIPI__GPOR_WORD14__GPO57_MASK                                0x0000FF00U
#define MIPI__GPOR_WORD14__GPO57_SHIFT                                        8U
#define MIPI__GPOR_WORD14__GPO57_WIDTH                                        8U
#define MIPI__GPOR_WORD14__GPO58_MASK                                0x00FF0000U
#define MIPI__GPOR_WORD14__GPO58_SHIFT                                       16U
#define MIPI__GPOR_WORD14__GPO58_WIDTH                                        8U
#define MIPI__GPOR_WORD14__GPO59_MASK                                0xFF000000U
#define MIPI__GPOR_WORD14__GPO59_SHIFT                                       24U
#define MIPI__GPOR_WORD14__GPO59_WIDTH                                        8U

#define MIPI__GPOR_WORD15_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPOR_WORD15_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPOR_WORD15__GPO60_MASK                                0x000000FFU
#define MIPI__GPOR_WORD15__GPO60_SHIFT                                        0U
#define MIPI__GPOR_WORD15__GPO60_WIDTH                                        8U
#define MIPI__GPOR_WORD15__GPO61_MASK                                0x0000FF00U
#define MIPI__GPOR_WORD15__GPO61_SHIFT                                        8U
#define MIPI__GPOR_WORD15__GPO61_WIDTH                                        8U
#define MIPI__GPOR_WORD15__GPO62_MASK                                0x00FF0000U
#define MIPI__GPOR_WORD15__GPO62_SHIFT                                       16U
#define MIPI__GPOR_WORD15__GPO62_WIDTH                                        8U
#define MIPI__GPOR_WORD15__GPO63_MASK                                0xFF000000U
#define MIPI__GPOR_WORD15__GPO63_SHIFT                                       24U
#define MIPI__GPOR_WORD15__GPO63_WIDTH                                        8U

#define MIPI__GPOR_WORD16_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPOR_WORD16_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPOR_WORD16__GPO64_MASK                                0x000000FFU
#define MIPI__GPOR_WORD16__GPO64_SHIFT                                        0U
#define MIPI__GPOR_WORD16__GPO64_WIDTH                                        8U
#define MIPI__GPOR_WORD16__GPO65_MASK                                0x0000FF00U
#define MIPI__GPOR_WORD16__GPO65_SHIFT                                        8U
#define MIPI__GPOR_WORD16__GPO65_WIDTH                                        8U
#define MIPI__GPOR_WORD16__GPO66_MASK                                0x00FF0000U
#define MIPI__GPOR_WORD16__GPO66_SHIFT                                       16U
#define MIPI__GPOR_WORD16__GPO66_WIDTH                                        8U
#define MIPI__GPOR_WORD16__GPO67_MASK                                0xFF000000U
#define MIPI__GPOR_WORD16__GPO67_SHIFT                                       24U
#define MIPI__GPOR_WORD16__GPO67_WIDTH                                        8U

#define MIPI__GPOR_WORD17_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPOR_WORD17_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPOR_WORD17__GPO68_MASK                                0x000000FFU
#define MIPI__GPOR_WORD17__GPO68_SHIFT                                        0U
#define MIPI__GPOR_WORD17__GPO68_WIDTH                                        8U
#define MIPI__GPOR_WORD17__GPO69_MASK                                0x0000FF00U
#define MIPI__GPOR_WORD17__GPO69_SHIFT                                        8U
#define MIPI__GPOR_WORD17__GPO69_WIDTH                                        8U
#define MIPI__GPOR_WORD17__GPO70_MASK                                0x00FF0000U
#define MIPI__GPOR_WORD17__GPO70_SHIFT                                       16U
#define MIPI__GPOR_WORD17__GPO70_WIDTH                                        8U
#define MIPI__GPOR_WORD17__GPO71_MASK                                0xFF000000U
#define MIPI__GPOR_WORD17__GPO71_SHIFT                                       24U
#define MIPI__GPOR_WORD17__GPO71_WIDTH                                        8U

#define MIPI__GPOR_WORD18_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPOR_WORD18_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPOR_WORD18__GPO72_MASK                                0x000000FFU
#define MIPI__GPOR_WORD18__GPO72_SHIFT                                        0U
#define MIPI__GPOR_WORD18__GPO72_WIDTH                                        8U
#define MIPI__GPOR_WORD18__GPO73_MASK                                0x0000FF00U
#define MIPI__GPOR_WORD18__GPO73_SHIFT                                        8U
#define MIPI__GPOR_WORD18__GPO73_WIDTH                                        8U
#define MIPI__GPOR_WORD18__GPO74_MASK                                0x00FF0000U
#define MIPI__GPOR_WORD18__GPO74_SHIFT                                       16U
#define MIPI__GPOR_WORD18__GPO74_WIDTH                                        8U
#define MIPI__GPOR_WORD18__GPO75_MASK                                0xFF000000U
#define MIPI__GPOR_WORD18__GPO75_SHIFT                                       24U
#define MIPI__GPOR_WORD18__GPO75_WIDTH                                        8U

#define MIPI__GPOR_WORD19_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPOR_WORD19_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPOR_WORD19__GPO76_MASK                                0x000000FFU
#define MIPI__GPOR_WORD19__GPO76_SHIFT                                        0U
#define MIPI__GPOR_WORD19__GPO76_WIDTH                                        8U
#define MIPI__GPOR_WORD19__GPO77_MASK                                0x0000FF00U
#define MIPI__GPOR_WORD19__GPO77_SHIFT                                        8U
#define MIPI__GPOR_WORD19__GPO77_WIDTH                                        8U
#define MIPI__GPOR_WORD19__GPO78_MASK                                0x00FF0000U
#define MIPI__GPOR_WORD19__GPO78_SHIFT                                       16U
#define MIPI__GPOR_WORD19__GPO78_WIDTH                                        8U
#define MIPI__GPOR_WORD19__GPO79_MASK                                0xFF000000U
#define MIPI__GPOR_WORD19__GPO79_SHIFT                                       24U
#define MIPI__GPOR_WORD19__GPO79_WIDTH                                        8U

#define MIPI__GPOR_WORD20_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPOR_WORD20_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPOR_WORD20__GPO80_MASK                                0x000000FFU
#define MIPI__GPOR_WORD20__GPO80_SHIFT                                        0U
#define MIPI__GPOR_WORD20__GPO80_WIDTH                                        8U
#define MIPI__GPOR_WORD20__GPO81_MASK                                0x0000FF00U
#define MIPI__GPOR_WORD20__GPO81_SHIFT                                        8U
#define MIPI__GPOR_WORD20__GPO81_WIDTH                                        8U
#define MIPI__GPOR_WORD20__GPO82_MASK                                0x00FF0000U
#define MIPI__GPOR_WORD20__GPO82_SHIFT                                       16U
#define MIPI__GPOR_WORD20__GPO82_WIDTH                                        8U
#define MIPI__GPOR_WORD20__GPO83_MASK                                0xFF000000U
#define MIPI__GPOR_WORD20__GPO83_SHIFT                                       24U
#define MIPI__GPOR_WORD20__GPO83_WIDTH                                        8U

#define MIPI__GPOR_WORD21_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPOR_WORD21_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPOR_WORD21__GPO84_MASK                                0x000000FFU
#define MIPI__GPOR_WORD21__GPO84_SHIFT                                        0U
#define MIPI__GPOR_WORD21__GPO84_WIDTH                                        8U
#define MIPI__GPOR_WORD21__GPO85_MASK                                0x0000FF00U
#define MIPI__GPOR_WORD21__GPO85_SHIFT                                        8U
#define MIPI__GPOR_WORD21__GPO85_WIDTH                                        8U
#define MIPI__GPOR_WORD21__GPO86_MASK                                0x00FF0000U
#define MIPI__GPOR_WORD21__GPO86_SHIFT                                       16U
#define MIPI__GPOR_WORD21__GPO86_WIDTH                                        8U
#define MIPI__GPOR_WORD21__GPO87_MASK                                0xFF000000U
#define MIPI__GPOR_WORD21__GPO87_SHIFT                                       24U
#define MIPI__GPOR_WORD21__GPO87_WIDTH                                        8U

#define MIPI__GPOR_WORD22_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPOR_WORD22_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPOR_WORD22__GPO88_MASK                                0x000000FFU
#define MIPI__GPOR_WORD22__GPO88_SHIFT                                        0U
#define MIPI__GPOR_WORD22__GPO88_WIDTH                                        8U
#define MIPI__GPOR_WORD22__GPO89_MASK                                0x0000FF00U
#define MIPI__GPOR_WORD22__GPO89_SHIFT                                        8U
#define MIPI__GPOR_WORD22__GPO89_WIDTH                                        8U
#define MIPI__GPOR_WORD22__GPO90_MASK                                0x00FF0000U
#define MIPI__GPOR_WORD22__GPO90_SHIFT                                       16U
#define MIPI__GPOR_WORD22__GPO90_WIDTH                                        8U
#define MIPI__GPOR_WORD22__GPO91_MASK                                0xFF000000U
#define MIPI__GPOR_WORD22__GPO91_SHIFT                                       24U
#define MIPI__GPOR_WORD22__GPO91_WIDTH                                        8U

#define MIPI__GPOR_WORD23_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPOR_WORD23_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPOR_WORD23__GPO92_MASK                                0x000000FFU
#define MIPI__GPOR_WORD23__GPO92_SHIFT                                        0U
#define MIPI__GPOR_WORD23__GPO92_WIDTH                                        8U
#define MIPI__GPOR_WORD23__GPO93_MASK                                0x0000FF00U
#define MIPI__GPOR_WORD23__GPO93_SHIFT                                        8U
#define MIPI__GPOR_WORD23__GPO93_WIDTH                                        8U
#define MIPI__GPOR_WORD23__GPO94_MASK                                0x00FF0000U
#define MIPI__GPOR_WORD23__GPO94_SHIFT                                       16U
#define MIPI__GPOR_WORD23__GPO94_WIDTH                                        8U
#define MIPI__GPOR_WORD23__GPO95_MASK                                0xFF000000U
#define MIPI__GPOR_WORD23__GPO95_SHIFT                                       24U
#define MIPI__GPOR_WORD23__GPO95_WIDTH                                        8U

#define MIPI__GPOR_WORD24_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPOR_WORD24_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPOR_WORD24__GPO96_MASK                                0x000000FFU
#define MIPI__GPOR_WORD24__GPO96_SHIFT                                        0U
#define MIPI__GPOR_WORD24__GPO96_WIDTH                                        8U
#define MIPI__GPOR_WORD24__GPO97_MASK                                0x0000FF00U
#define MIPI__GPOR_WORD24__GPO97_SHIFT                                        8U
#define MIPI__GPOR_WORD24__GPO97_WIDTH                                        8U
#define MIPI__GPOR_WORD24__GPO98_MASK                                0x00FF0000U
#define MIPI__GPOR_WORD24__GPO98_SHIFT                                       16U
#define MIPI__GPOR_WORD24__GPO98_WIDTH                                        8U
#define MIPI__GPOR_WORD24__GPO99_MASK                                0xFF000000U
#define MIPI__GPOR_WORD24__GPO99_SHIFT                                       24U
#define MIPI__GPOR_WORD24__GPO99_WIDTH                                        8U

#define MIPI__GPOR_WORD25_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPOR_WORD25_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPOR_WORD25__GPO100_MASK                               0x000000FFU
#define MIPI__GPOR_WORD25__GPO100_SHIFT                                       0U
#define MIPI__GPOR_WORD25__GPO100_WIDTH                                       8U
#define MIPI__GPOR_WORD25__GPO101_MASK                               0x0000FF00U
#define MIPI__GPOR_WORD25__GPO101_SHIFT                                       8U
#define MIPI__GPOR_WORD25__GPO101_WIDTH                                       8U
#define MIPI__GPOR_WORD25__GPO102_MASK                               0x00FF0000U
#define MIPI__GPOR_WORD25__GPO102_SHIFT                                      16U
#define MIPI__GPOR_WORD25__GPO102_WIDTH                                       8U
#define MIPI__GPOR_WORD25__GPO103_MASK                               0xFF000000U
#define MIPI__GPOR_WORD25__GPO103_SHIFT                                      24U
#define MIPI__GPOR_WORD25__GPO103_WIDTH                                       8U

#define MIPI__GPOR_WORD26_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPOR_WORD26_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPOR_WORD26__GPO104_MASK                               0x000000FFU
#define MIPI__GPOR_WORD26__GPO104_SHIFT                                       0U
#define MIPI__GPOR_WORD26__GPO104_WIDTH                                       8U
#define MIPI__GPOR_WORD26__GPO105_MASK                               0x0000FF00U
#define MIPI__GPOR_WORD26__GPO105_SHIFT                                       8U
#define MIPI__GPOR_WORD26__GPO105_WIDTH                                       8U
#define MIPI__GPOR_WORD26__GPO106_MASK                               0x00FF0000U
#define MIPI__GPOR_WORD26__GPO106_SHIFT                                      16U
#define MIPI__GPOR_WORD26__GPO106_WIDTH                                       8U
#define MIPI__GPOR_WORD26__GPO107_MASK                               0xFF000000U
#define MIPI__GPOR_WORD26__GPO107_SHIFT                                      24U
#define MIPI__GPOR_WORD26__GPO107_WIDTH                                       8U

#define MIPI__GPOR_WORD27_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPOR_WORD27_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPOR_WORD27__GPO108_MASK                               0x000000FFU
#define MIPI__GPOR_WORD27__GPO108_SHIFT                                       0U
#define MIPI__GPOR_WORD27__GPO108_WIDTH                                       8U
#define MIPI__GPOR_WORD27__GPO109_MASK                               0x0000FF00U
#define MIPI__GPOR_WORD27__GPO109_SHIFT                                       8U
#define MIPI__GPOR_WORD27__GPO109_WIDTH                                       8U
#define MIPI__GPOR_WORD27__GPO110_MASK                               0x00FF0000U
#define MIPI__GPOR_WORD27__GPO110_SHIFT                                      16U
#define MIPI__GPOR_WORD27__GPO110_WIDTH                                       8U
#define MIPI__GPOR_WORD27__GPO111_MASK                               0xFF000000U
#define MIPI__GPOR_WORD27__GPO111_SHIFT                                      24U
#define MIPI__GPOR_WORD27__GPO111_WIDTH                                       8U

#define MIPI__GPOR_WORD28_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPOR_WORD28_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPOR_WORD28__GPO112_MASK                               0x000000FFU
#define MIPI__GPOR_WORD28__GPO112_SHIFT                                       0U
#define MIPI__GPOR_WORD28__GPO112_WIDTH                                       8U
#define MIPI__GPOR_WORD28__GPO113_MASK                               0x0000FF00U
#define MIPI__GPOR_WORD28__GPO113_SHIFT                                       8U
#define MIPI__GPOR_WORD28__GPO113_WIDTH                                       8U
#define MIPI__GPOR_WORD28__GPO114_MASK                               0x00FF0000U
#define MIPI__GPOR_WORD28__GPO114_SHIFT                                      16U
#define MIPI__GPOR_WORD28__GPO114_WIDTH                                       8U
#define MIPI__GPOR_WORD28__GPO115_MASK                               0xFF000000U
#define MIPI__GPOR_WORD28__GPO115_SHIFT                                      24U
#define MIPI__GPOR_WORD28__GPO115_WIDTH                                       8U

#define MIPI__GPOR_WORD29_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPOR_WORD29_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPOR_WORD29__GPO116_MASK                               0x000000FFU
#define MIPI__GPOR_WORD29__GPO116_SHIFT                                       0U
#define MIPI__GPOR_WORD29__GPO116_WIDTH                                       8U
#define MIPI__GPOR_WORD29__GPO117_MASK                               0x0000FF00U
#define MIPI__GPOR_WORD29__GPO117_SHIFT                                       8U
#define MIPI__GPOR_WORD29__GPO117_WIDTH                                       8U
#define MIPI__GPOR_WORD29__GPO118_MASK                               0x00FF0000U
#define MIPI__GPOR_WORD29__GPO118_SHIFT                                      16U
#define MIPI__GPOR_WORD29__GPO118_WIDTH                                       8U
#define MIPI__GPOR_WORD29__GPO119_MASK                               0xFF000000U
#define MIPI__GPOR_WORD29__GPO119_SHIFT                                      24U
#define MIPI__GPOR_WORD29__GPO119_WIDTH                                       8U

#define MIPI__GPOR_WORD30_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPOR_WORD30_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPOR_WORD30__GPO120_MASK                               0x000000FFU
#define MIPI__GPOR_WORD30__GPO120_SHIFT                                       0U
#define MIPI__GPOR_WORD30__GPO120_WIDTH                                       8U
#define MIPI__GPOR_WORD30__GPO121_MASK                               0x0000FF00U
#define MIPI__GPOR_WORD30__GPO121_SHIFT                                       8U
#define MIPI__GPOR_WORD30__GPO121_WIDTH                                       8U
#define MIPI__GPOR_WORD30__GPO122_MASK                               0x00FF0000U
#define MIPI__GPOR_WORD30__GPO122_SHIFT                                      16U
#define MIPI__GPOR_WORD30__GPO122_WIDTH                                       8U
#define MIPI__GPOR_WORD30__GPO123_MASK                               0xFF000000U
#define MIPI__GPOR_WORD30__GPO123_SHIFT                                      24U
#define MIPI__GPOR_WORD30__GPO123_WIDTH                                       8U

#define MIPI__GPOR_WORD31_READ_MASK                                  0xFFFFFFFFU
#define MIPI__GPOR_WORD31_WRITE_MASK                                 0xFFFFFFFFU
#define MIPI__GPOR_WORD31__GPO124_MASK                               0x000000FFU
#define MIPI__GPOR_WORD31__GPO124_SHIFT                                       0U
#define MIPI__GPOR_WORD31__GPO124_WIDTH                                       8U
#define MIPI__GPOR_WORD31__GPO125_MASK                               0x0000FF00U
#define MIPI__GPOR_WORD31__GPO125_SHIFT                                       8U
#define MIPI__GPOR_WORD31__GPO125_WIDTH                                       8U
#define MIPI__GPOR_WORD31__RSVD0_MASK                                0x00FF0000U
#define MIPI__GPOR_WORD31__RSVD0_SHIFT                                       16U
#define MIPI__GPOR_WORD31__RSVD0_WIDTH                                        8U
#define MIPI__GPOR_WORD31__RSVD1_MASK                                0xFF000000U
#define MIPI__GPOR_WORD31__RSVD1_SHIFT                                       24U
#define MIPI__GPOR_WORD31__RSVD1_WIDTH                                        8U

#define MIPI__ASF_INT_STATUS_READ_MASK                               0xFFFFFFFFU
#define MIPI__ASF_INT_STATUS_WRITE_MASK                              0xFFFFFFFFU
#define MIPI__ASF_INT_STATUS_WOCLR_MASK                              0x0000007FU
#define MIPI__ASF_INT_STATUS__ASF_SRAM_CORR_ERR_MASK                 0x00000001U
#define MIPI__ASF_INT_STATUS__ASF_SRAM_CORR_ERR_SHIFT                         0U
#define MIPI__ASF_INT_STATUS__ASF_SRAM_CORR_ERR_WIDTH                         1U
#define MIPI__ASF_INT_STATUS__ASF_SRAM_CORR_ERR_WOCLR                         1U
#define MIPI__ASF_INT_STATUS__ASF_SRAM_CORR_ERR_WOSET                         0U
#define MIPI__ASF_INT_STATUS__ASF_SRAM_UNCORR_ERR_MASK               0x00000002U
#define MIPI__ASF_INT_STATUS__ASF_SRAM_UNCORR_ERR_SHIFT                       1U
#define MIPI__ASF_INT_STATUS__ASF_SRAM_UNCORR_ERR_WIDTH                       1U
#define MIPI__ASF_INT_STATUS__ASF_SRAM_UNCORR_ERR_WOCLR                       1U
#define MIPI__ASF_INT_STATUS__ASF_SRAM_UNCORR_ERR_WOSET                       0U
#define MIPI__ASF_INT_STATUS__ASF_DAP_ERR_MASK                       0x00000004U
#define MIPI__ASF_INT_STATUS__ASF_DAP_ERR_SHIFT                               2U
#define MIPI__ASF_INT_STATUS__ASF_DAP_ERR_WIDTH                               1U
#define MIPI__ASF_INT_STATUS__ASF_DAP_ERR_WOCLR                               1U
#define MIPI__ASF_INT_STATUS__ASF_DAP_ERR_WOSET                               0U
#define MIPI__ASF_INT_STATUS__ASF_CSR_ERR_MASK                       0x00000008U
#define MIPI__ASF_INT_STATUS__ASF_CSR_ERR_SHIFT                               3U
#define MIPI__ASF_INT_STATUS__ASF_CSR_ERR_WIDTH                               1U
#define MIPI__ASF_INT_STATUS__ASF_CSR_ERR_WOCLR                               1U
#define MIPI__ASF_INT_STATUS__ASF_CSR_ERR_WOSET                               0U
#define MIPI__ASF_INT_STATUS__ASF_TRANS_TO_ERR_MASK                  0x00000010U
#define MIPI__ASF_INT_STATUS__ASF_TRANS_TO_ERR_SHIFT                          4U
#define MIPI__ASF_INT_STATUS__ASF_TRANS_TO_ERR_WIDTH                          1U
#define MIPI__ASF_INT_STATUS__ASF_TRANS_TO_ERR_WOCLR                          1U
#define MIPI__ASF_INT_STATUS__ASF_TRANS_TO_ERR_WOSET                          0U
#define MIPI__ASF_INT_STATUS__ASF_PROTOCOL_ERR_MASK                  0x00000020U
#define MIPI__ASF_INT_STATUS__ASF_PROTOCOL_ERR_SHIFT                          5U
#define MIPI__ASF_INT_STATUS__ASF_PROTOCOL_ERR_WIDTH                          1U
#define MIPI__ASF_INT_STATUS__ASF_PROTOCOL_ERR_WOCLR                          1U
#define MIPI__ASF_INT_STATUS__ASF_PROTOCOL_ERR_WOSET                          0U
#define MIPI__ASF_INT_STATUS__ASF_INTEGRITY_ERR_MASK                 0x00000040U
#define MIPI__ASF_INT_STATUS__ASF_INTEGRITY_ERR_SHIFT                         6U
#define MIPI__ASF_INT_STATUS__ASF_INTEGRITY_ERR_WIDTH                         1U
#define MIPI__ASF_INT_STATUS__ASF_INTEGRITY_ERR_WOCLR                         1U
#define MIPI__ASF_INT_STATUS__ASF_INTEGRITY_ERR_WOSET                         0U
#define MIPI__ASF_INT_STATUS__RESERVED_31_7_MASK                     0xFFFFFF80U
#define MIPI__ASF_INT_STATUS__RESERVED_31_7_SHIFT                             7U
#define MIPI__ASF_INT_STATUS__RESERVED_31_7_WIDTH                            25U

#define MIPI__ASF_INT_RAW_STATUS_READ_MASK                           0xFFFFFFFFU
#define MIPI__ASF_INT_RAW_STATUS_WRITE_MASK                          0xFFFFFFFFU
#define MIPI__ASF_INT_RAW_STATUS_WOCLR_MASK                          0x0000007FU
#define MIPI__ASF_INT_RAW_STATUS__ASF_SRAM_CORR_ERR_MASK             0x00000001U
#define MIPI__ASF_INT_RAW_STATUS__ASF_SRAM_CORR_ERR_SHIFT                     0U
#define MIPI__ASF_INT_RAW_STATUS__ASF_SRAM_CORR_ERR_WIDTH                     1U
#define MIPI__ASF_INT_RAW_STATUS__ASF_SRAM_CORR_ERR_WOCLR                     1U
#define MIPI__ASF_INT_RAW_STATUS__ASF_SRAM_CORR_ERR_WOSET                     0U
#define MIPI__ASF_INT_RAW_STATUS__ASF_SRAM_UNCORR_ERR_MASK           0x00000002U
#define MIPI__ASF_INT_RAW_STATUS__ASF_SRAM_UNCORR_ERR_SHIFT                   1U
#define MIPI__ASF_INT_RAW_STATUS__ASF_SRAM_UNCORR_ERR_WIDTH                   1U
#define MIPI__ASF_INT_RAW_STATUS__ASF_SRAM_UNCORR_ERR_WOCLR                   1U
#define MIPI__ASF_INT_RAW_STATUS__ASF_SRAM_UNCORR_ERR_WOSET                   0U
#define MIPI__ASF_INT_RAW_STATUS__ASF_DAP_ERR_MASK                   0x00000004U
#define MIPI__ASF_INT_RAW_STATUS__ASF_DAP_ERR_SHIFT                           2U
#define MIPI__ASF_INT_RAW_STATUS__ASF_DAP_ERR_WIDTH                           1U
#define MIPI__ASF_INT_RAW_STATUS__ASF_DAP_ERR_WOCLR                           1U
#define MIPI__ASF_INT_RAW_STATUS__ASF_DAP_ERR_WOSET                           0U
#define MIPI__ASF_INT_RAW_STATUS__ASF_CSR_ERR_MASK                   0x00000008U
#define MIPI__ASF_INT_RAW_STATUS__ASF_CSR_ERR_SHIFT                           3U
#define MIPI__ASF_INT_RAW_STATUS__ASF_CSR_ERR_WIDTH                           1U
#define MIPI__ASF_INT_RAW_STATUS__ASF_CSR_ERR_WOCLR                           1U
#define MIPI__ASF_INT_RAW_STATUS__ASF_CSR_ERR_WOSET                           0U
#define MIPI__ASF_INT_RAW_STATUS__ASF_TRANS_TO_ERR_MASK              0x00000010U
#define MIPI__ASF_INT_RAW_STATUS__ASF_TRANS_TO_ERR_SHIFT                      4U
#define MIPI__ASF_INT_RAW_STATUS__ASF_TRANS_TO_ERR_WIDTH                      1U
#define MIPI__ASF_INT_RAW_STATUS__ASF_TRANS_TO_ERR_WOCLR                      1U
#define MIPI__ASF_INT_RAW_STATUS__ASF_TRANS_TO_ERR_WOSET                      0U
#define MIPI__ASF_INT_RAW_STATUS__ASF_PROTOCOL_ERR_MASK              0x00000020U
#define MIPI__ASF_INT_RAW_STATUS__ASF_PROTOCOL_ERR_SHIFT                      5U
#define MIPI__ASF_INT_RAW_STATUS__ASF_PROTOCOL_ERR_WIDTH                      1U
#define MIPI__ASF_INT_RAW_STATUS__ASF_PROTOCOL_ERR_WOCLR                      1U
#define MIPI__ASF_INT_RAW_STATUS__ASF_PROTOCOL_ERR_WOSET                      0U
#define MIPI__ASF_INT_RAW_STATUS__ASF_INTEGRITY_ERR_MASK             0x00000040U
#define MIPI__ASF_INT_RAW_STATUS__ASF_INTEGRITY_ERR_SHIFT                     6U
#define MIPI__ASF_INT_RAW_STATUS__ASF_INTEGRITY_ERR_WIDTH                     1U
#define MIPI__ASF_INT_RAW_STATUS__ASF_INTEGRITY_ERR_WOCLR                     1U
#define MIPI__ASF_INT_RAW_STATUS__ASF_INTEGRITY_ERR_WOSET                     0U
#define MIPI__ASF_INT_RAW_STATUS__RESERVED_31_7_MASK                 0xFFFFFF80U
#define MIPI__ASF_INT_RAW_STATUS__RESERVED_31_7_SHIFT                         7U
#define MIPI__ASF_INT_RAW_STATUS__RESERVED_31_7_WIDTH                        25U

#define MIPI__ASF_INT_MASK_READ_MASK                                 0xFFFFFFFFU
#define MIPI__ASF_INT_MASK_WRITE_MASK                                0xFFFFFFFFU
#define MIPI__ASF_INT_MASK__ASF_SRAM_CORR_ERR_MASK_MASK              0x00000001U
#define MIPI__ASF_INT_MASK__ASF_SRAM_CORR_ERR_MASK_SHIFT                      0U
#define MIPI__ASF_INT_MASK__ASF_SRAM_CORR_ERR_MASK_WIDTH                      1U
#define MIPI__ASF_INT_MASK__ASF_SRAM_CORR_ERR_MASK_WOCLR                      0U
#define MIPI__ASF_INT_MASK__ASF_SRAM_CORR_ERR_MASK_WOSET                      0U
#define MIPI__ASF_INT_MASK__ASF_SRAM_UNCORR_ERR_MASK_MASK            0x00000002U
#define MIPI__ASF_INT_MASK__ASF_SRAM_UNCORR_ERR_MASK_SHIFT                    1U
#define MIPI__ASF_INT_MASK__ASF_SRAM_UNCORR_ERR_MASK_WIDTH                    1U
#define MIPI__ASF_INT_MASK__ASF_SRAM_UNCORR_ERR_MASK_WOCLR                    0U
#define MIPI__ASF_INT_MASK__ASF_SRAM_UNCORR_ERR_MASK_WOSET                    0U
#define MIPI__ASF_INT_MASK__ASF_DAP_ERR_MASK_MASK                    0x00000004U
#define MIPI__ASF_INT_MASK__ASF_DAP_ERR_MASK_SHIFT                            2U
#define MIPI__ASF_INT_MASK__ASF_DAP_ERR_MASK_WIDTH                            1U
#define MIPI__ASF_INT_MASK__ASF_DAP_ERR_MASK_WOCLR                            0U
#define MIPI__ASF_INT_MASK__ASF_DAP_ERR_MASK_WOSET                            0U
#define MIPI__ASF_INT_MASK__ASF_CSR_ERR_MASK_MASK                    0x00000008U
#define MIPI__ASF_INT_MASK__ASF_CSR_ERR_MASK_SHIFT                            3U
#define MIPI__ASF_INT_MASK__ASF_CSR_ERR_MASK_WIDTH                            1U
#define MIPI__ASF_INT_MASK__ASF_CSR_ERR_MASK_WOCLR                            0U
#define MIPI__ASF_INT_MASK__ASF_CSR_ERR_MASK_WOSET                            0U
#define MIPI__ASF_INT_MASK__ASF_TRANS_TO_ERR_MASK_MASK               0x00000010U
#define MIPI__ASF_INT_MASK__ASF_TRANS_TO_ERR_MASK_SHIFT                       4U
#define MIPI__ASF_INT_MASK__ASF_TRANS_TO_ERR_MASK_WIDTH                       1U
#define MIPI__ASF_INT_MASK__ASF_TRANS_TO_ERR_MASK_WOCLR                       0U
#define MIPI__ASF_INT_MASK__ASF_TRANS_TO_ERR_MASK_WOSET                       0U
#define MIPI__ASF_INT_MASK__ASF_PROTOCOL_ERR_MASK_MASK               0x00000020U
#define MIPI__ASF_INT_MASK__ASF_PROTOCOL_ERR_MASK_SHIFT                       5U
#define MIPI__ASF_INT_MASK__ASF_PROTOCOL_ERR_MASK_WIDTH                       1U
#define MIPI__ASF_INT_MASK__ASF_PROTOCOL_ERR_MASK_WOCLR                       0U
#define MIPI__ASF_INT_MASK__ASF_PROTOCOL_ERR_MASK_WOSET                       0U
#define MIPI__ASF_INT_MASK__ASF_INTEGRITY_ERR_MASK_MASK              0x00000040U
#define MIPI__ASF_INT_MASK__ASF_INTEGRITY_ERR_MASK_SHIFT                      6U
#define MIPI__ASF_INT_MASK__ASF_INTEGRITY_ERR_MASK_WIDTH                      1U
#define MIPI__ASF_INT_MASK__ASF_INTEGRITY_ERR_MASK_WOCLR                      0U
#define MIPI__ASF_INT_MASK__ASF_INTEGRITY_ERR_MASK_WOSET                      0U
#define MIPI__ASF_INT_MASK__RESERVED_31_7_MASK                       0xFFFFFF80U
#define MIPI__ASF_INT_MASK__RESERVED_31_7_SHIFT                               7U
#define MIPI__ASF_INT_MASK__RESERVED_31_7_WIDTH                              25U

#define MIPI__ASF_INT_TEST_READ_MASK                                 0xFFFFFF80U
#define MIPI__ASF_INT_TEST_WRITE_MASK                                0xFFFFFF80U
#define MIPI__ASF_INT_TEST__ASF_SRAM_CORR_ERR_TEST_MASK              0x00000001U
#define MIPI__ASF_INT_TEST__ASF_SRAM_CORR_ERR_TEST_SHIFT                      0U
#define MIPI__ASF_INT_TEST__ASF_SRAM_CORR_ERR_TEST_WIDTH                      1U
#define MIPI__ASF_INT_TEST__ASF_SRAM_CORR_ERR_TEST_WOCLR                      0U
#define MIPI__ASF_INT_TEST__ASF_SRAM_CORR_ERR_TEST_WOSET                      0U
#define MIPI__ASF_INT_TEST__ASF_SRAM_UNCORR_ERR_TEST_MASK            0x00000002U
#define MIPI__ASF_INT_TEST__ASF_SRAM_UNCORR_ERR_TEST_SHIFT                    1U
#define MIPI__ASF_INT_TEST__ASF_SRAM_UNCORR_ERR_TEST_WIDTH                    1U
#define MIPI__ASF_INT_TEST__ASF_SRAM_UNCORR_ERR_TEST_WOCLR                    0U
#define MIPI__ASF_INT_TEST__ASF_SRAM_UNCORR_ERR_TEST_WOSET                    0U
#define MIPI__ASF_INT_TEST__ASF_DAP_ERR_TEST_MASK                    0x00000004U
#define MIPI__ASF_INT_TEST__ASF_DAP_ERR_TEST_SHIFT                            2U
#define MIPI__ASF_INT_TEST__ASF_DAP_ERR_TEST_WIDTH                            1U
#define MIPI__ASF_INT_TEST__ASF_DAP_ERR_TEST_WOCLR                            0U
#define MIPI__ASF_INT_TEST__ASF_DAP_ERR_TEST_WOSET                            0U
#define MIPI__ASF_INT_TEST__ASF_CSR_ERR_TEST_MASK                    0x00000008U
#define MIPI__ASF_INT_TEST__ASF_CSR_ERR_TEST_SHIFT                            3U
#define MIPI__ASF_INT_TEST__ASF_CSR_ERR_TEST_WIDTH                            1U
#define MIPI__ASF_INT_TEST__ASF_CSR_ERR_TEST_WOCLR                            0U
#define MIPI__ASF_INT_TEST__ASF_CSR_ERR_TEST_WOSET                            0U
#define MIPI__ASF_INT_TEST__ASF_TRANS_TO_ERR_TEST_MASK               0x00000010U
#define MIPI__ASF_INT_TEST__ASF_TRANS_TO_ERR_TEST_SHIFT                       4U
#define MIPI__ASF_INT_TEST__ASF_TRANS_TO_ERR_TEST_WIDTH                       1U
#define MIPI__ASF_INT_TEST__ASF_TRANS_TO_ERR_TEST_WOCLR                       0U
#define MIPI__ASF_INT_TEST__ASF_TRANS_TO_ERR_TEST_WOSET                       0U
#define MIPI__ASF_INT_TEST__ASF_PROTOCOL_ERR_TEST_MASK               0x00000020U
#define MIPI__ASF_INT_TEST__ASF_PROTOCOL_ERR_TEST_SHIFT                       5U
#define MIPI__ASF_INT_TEST__ASF_PROTOCOL_ERR_TEST_WIDTH                       1U
#define MIPI__ASF_INT_TEST__ASF_PROTOCOL_ERR_TEST_WOCLR                       0U
#define MIPI__ASF_INT_TEST__ASF_PROTOCOL_ERR_TEST_WOSET                       0U
#define MIPI__ASF_INT_TEST__ASF_INTEGRITY_ERR_TEST_MASK              0x00000040U
#define MIPI__ASF_INT_TEST__ASF_INTEGRITY_ERR_TEST_SHIFT                      6U
#define MIPI__ASF_INT_TEST__ASF_INTEGRITY_ERR_TEST_WIDTH                      1U
#define MIPI__ASF_INT_TEST__ASF_INTEGRITY_ERR_TEST_WOCLR                      0U
#define MIPI__ASF_INT_TEST__ASF_INTEGRITY_ERR_TEST_WOSET                      0U
#define MIPI__ASF_INT_TEST__RESERVED_31_7_MASK                       0xFFFFFF80U
#define MIPI__ASF_INT_TEST__RESERVED_31_7_SHIFT                               7U
#define MIPI__ASF_INT_TEST__RESERVED_31_7_WIDTH                              25U

#define MIPI__ASF_FATAL_NONFATAL_SELECT_READ_MASK                    0xFFFFFFFFU
#define MIPI__ASF_FATAL_NONFATAL_SELECT_WRITE_MASK                   0xFFFFFFFFU
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_CORR_ERR_MASK      0x00000001U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_CORR_ERR_SHIFT              0U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_CORR_ERR_WIDTH              1U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_CORR_ERR_WOCLR              0U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_CORR_ERR_WOSET              0U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_UNCORR_ERR_MASK    0x00000002U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_UNCORR_ERR_SHIFT            1U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_UNCORR_ERR_WIDTH            1U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_UNCORR_ERR_WOCLR            0U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_UNCORR_ERR_WOSET            0U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_DAP_ERR_MASK            0x00000004U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_DAP_ERR_SHIFT                    2U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_DAP_ERR_WIDTH                    1U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_DAP_ERR_WOCLR                    0U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_DAP_ERR_WOSET                    0U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_CSR_ERR_MASK            0x00000008U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_CSR_ERR_SHIFT                    3U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_CSR_ERR_WIDTH                    1U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_CSR_ERR_WOCLR                    0U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_CSR_ERR_WOSET                    0U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_TRANS_TO_ERR_MASK       0x00000010U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_TRANS_TO_ERR_SHIFT               4U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_TRANS_TO_ERR_WIDTH               1U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_TRANS_TO_ERR_WOCLR               0U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_TRANS_TO_ERR_WOSET               0U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_PROTOCOL_ERR_MASK       0x00000020U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_PROTOCOL_ERR_SHIFT               5U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_PROTOCOL_ERR_WIDTH               1U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_PROTOCOL_ERR_WOCLR               0U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_PROTOCOL_ERR_WOSET               0U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_INTEGRITY_ERR_MASK      0x00000040U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_INTEGRITY_ERR_SHIFT              6U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_INTEGRITY_ERR_WIDTH              1U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_INTEGRITY_ERR_WOCLR              0U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__ASF_INTEGRITY_ERR_WOSET              0U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__RESERVED_31_7_MASK          0xFFFFFF80U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__RESERVED_31_7_SHIFT                  7U
#define MIPI__ASF_FATAL_NONFATAL_SELECT__RESERVED_31_7_WIDTH                 25U

#define MIPI__ASF_SRAM_CORR_FAULT_STATUS_READ_MASK                   0xFFFFFFFFU
#define MIPI__ASF_SRAM_CORR_FAULT_STATUS_WRITE_MASK                  0xFFFFFFFFU
#define MIPI__ASF_SRAM_CORR_FAULT_STATUS__ASF_SRAM_CORR_FAULT_ADDR_MASK 0x00FFFFFFU
#define MIPI__ASF_SRAM_CORR_FAULT_STATUS__ASF_SRAM_CORR_FAULT_ADDR_SHIFT      0U
#define MIPI__ASF_SRAM_CORR_FAULT_STATUS__ASF_SRAM_CORR_FAULT_ADDR_WIDTH     24U
#define MIPI__ASF_SRAM_CORR_FAULT_STATUS__ASF_SRAM_CORR_FAULT_INST_MASK 0xFF000000U
#define MIPI__ASF_SRAM_CORR_FAULT_STATUS__ASF_SRAM_CORR_FAULT_INST_SHIFT     24U
#define MIPI__ASF_SRAM_CORR_FAULT_STATUS__ASF_SRAM_CORR_FAULT_INST_WIDTH      8U

#define MIPI__ASF_SRAM_UNCORR_FAULT_STATUS_READ_MASK                 0xFFFFFFFFU
#define MIPI__ASF_SRAM_UNCORR_FAULT_STATUS_WRITE_MASK                0xFFFFFFFFU
#define MIPI__ASF_SRAM_UNCORR_FAULT_STATUS__ASF_SRAM_UNCORR_FAULT_ADDR_MASK 0x00FFFFFFU
#define MIPI__ASF_SRAM_UNCORR_FAULT_STATUS__ASF_SRAM_UNCORR_FAULT_ADDR_SHIFT  0U
#define MIPI__ASF_SRAM_UNCORR_FAULT_STATUS__ASF_SRAM_UNCORR_FAULT_ADDR_WIDTH 24U
#define MIPI__ASF_SRAM_UNCORR_FAULT_STATUS__ASF_SRAM_UNCORR_FAULT_INST_MASK 0xFF000000U
#define MIPI__ASF_SRAM_UNCORR_FAULT_STATUS__ASF_SRAM_UNCORR_FAULT_INST_SHIFT 24U
#define MIPI__ASF_SRAM_UNCORR_FAULT_STATUS__ASF_SRAM_UNCORR_FAULT_INST_WIDTH  8U

#define MIPI__ASF_SRAM_FAULT_STATS_READ_MASK                         0xFFFFFFFFU
#define MIPI__ASF_SRAM_FAULT_STATS_WRITE_MASK                        0xFFFFFFFFU
#define MIPI__ASF_SRAM_FAULT_STATS_WOCLR_MASK                        0xFFFFFFFFU
#define MIPI__ASF_SRAM_FAULT_STATS__ASF_SRAM_FAULT_CORR_STATS_MASK   0x0000FFFFU
#define MIPI__ASF_SRAM_FAULT_STATS__ASF_SRAM_FAULT_CORR_STATS_SHIFT           0U
#define MIPI__ASF_SRAM_FAULT_STATS__ASF_SRAM_FAULT_CORR_STATS_WIDTH          16U
#define MIPI__ASF_SRAM_FAULT_STATS__ASF_SRAM_FAULT_UNCORR_STATS_MASK 0xFFFF0000U
#define MIPI__ASF_SRAM_FAULT_STATS__ASF_SRAM_FAULT_UNCORR_STATS_SHIFT        16U
#define MIPI__ASF_SRAM_FAULT_STATS__ASF_SRAM_FAULT_UNCORR_STATS_WIDTH        16U

#define MIPI__ASF_TRANS_TO_CTRL_READ_MASK                            0xFFFFFFFFU
#define MIPI__ASF_TRANS_TO_CTRL_WRITE_MASK                           0xFFFFFFFFU
#define MIPI__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_CTRL_MASK              0x0000FFFFU
#define MIPI__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_CTRL_SHIFT                      0U
#define MIPI__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_CTRL_WIDTH                     16U
#define MIPI__ASF_TRANS_TO_CTRL__RESERVED_30_16_MASK                 0x7FFF0000U
#define MIPI__ASF_TRANS_TO_CTRL__RESERVED_30_16_SHIFT                        16U
#define MIPI__ASF_TRANS_TO_CTRL__RESERVED_30_16_WIDTH                        15U
#define MIPI__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_EN_MASK                0x80000000U
#define MIPI__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_EN_SHIFT                       31U
#define MIPI__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_EN_WIDTH                        1U
#define MIPI__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_EN_WOCLR                        0U
#define MIPI__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_EN_WOSET                        0U

#define MIPI__ASF_TRANS_TO_FAULT_MASK_READ_MASK                      0xFFFFFFFFU
#define MIPI__ASF_TRANS_TO_FAULT_MASK_WRITE_MASK                     0xFFFFFFFFU
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_0_MASK_MASK 0x00000001U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_0_MASK_SHIFT        0U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_0_MASK_WIDTH        1U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_0_MASK_WOCLR        0U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_0_MASK_WOSET        0U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_1_MASK_MASK 0x00000002U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_1_MASK_SHIFT        1U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_1_MASK_WIDTH        1U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_1_MASK_WOCLR        0U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_1_MASK_WOSET        0U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_2_MASK_MASK 0x00000004U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_2_MASK_SHIFT        2U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_2_MASK_WIDTH        1U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_2_MASK_WOCLR        0U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_2_MASK_WOSET        0U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_3_MASK_MASK 0x00000008U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_3_MASK_SHIFT        3U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_3_MASK_WIDTH        1U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_3_MASK_WOCLR        0U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_3_MASK_WOSET        0U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__RESERVED_31_4_MASK            0xFFFFFFF0U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__RESERVED_31_4_SHIFT                    4U
#define MIPI__ASF_TRANS_TO_FAULT_MASK__RESERVED_31_4_WIDTH                   28U

#define MIPI__ASF_TRANS_TO_FAULT_STATUS_READ_MASK                    0xFFFFFFFFU
#define MIPI__ASF_TRANS_TO_FAULT_STATUS_WRITE_MASK                   0xFFFFFFFFU
#define MIPI__ASF_TRANS_TO_FAULT_STATUS_WOCLR_MASK                   0x0000000FU
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_0_STATUS_MASK 0x00000001U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_0_STATUS_SHIFT    0U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_0_STATUS_WIDTH    1U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_0_STATUS_WOCLR    1U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_0_STATUS_WOSET    0U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_1_STATUS_MASK 0x00000002U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_1_STATUS_SHIFT    1U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_1_STATUS_WIDTH    1U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_1_STATUS_WOCLR    1U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_1_STATUS_WOSET    0U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_2_STATUS_MASK 0x00000004U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_2_STATUS_SHIFT    2U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_2_STATUS_WIDTH    1U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_2_STATUS_WOCLR    1U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_2_STATUS_WOSET    0U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_3_STATUS_MASK 0x00000008U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_3_STATUS_SHIFT    3U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_3_STATUS_WIDTH    1U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_3_STATUS_WOCLR    1U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_3_STATUS_WOSET    0U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__RESERVED_31_4_MASK          0xFFFFFFF0U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__RESERVED_31_4_SHIFT                  4U
#define MIPI__ASF_TRANS_TO_FAULT_STATUS__RESERVED_31_4_WIDTH                 28U

#define MIPI__ASF_PROTOCOL_FAULT_MASK_READ_MASK                      0xFFFFFFFFU
#define MIPI__ASF_PROTOCOL_FAULT_MASK_WRITE_MASK                     0xFFFFFFFFU
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_M0_MASK_MASK 0x00000001U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_M0_MASK_SHIFT       0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_M0_MASK_WIDTH       1U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_M0_MASK_WOCLR       0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_M0_MASK_WOSET       0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_M1_MASK_MASK 0x00000002U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_M1_MASK_SHIFT       1U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_M1_MASK_WIDTH       1U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_M1_MASK_WOCLR       0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_M1_MASK_WOSET       0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_M2_MASK_MASK 0x00000004U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_M2_MASK_SHIFT       2U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_M2_MASK_WIDTH       1U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_M2_MASK_WOCLR       0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_M2_MASK_WOSET       0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_MST_DDR_FAIL_MASK_MASK 0x00000008U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_MST_DDR_FAIL_MASK_SHIFT 3U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_MST_DDR_FAIL_MASK_WIDTH 1U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_MST_DDR_FAIL_MASK_WOCLR 0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_MST_DDR_FAIL_MASK_WOSET 0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_MST_SDR_RD_ABORT_MASK_MASK 0x00000010U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_MST_SDR_RD_ABORT_MASK_SHIFT 4U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_MST_SDR_RD_ABORT_MASK_WIDTH 1U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_MST_SDR_RD_ABORT_MASK_WOCLR 0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_MST_SDR_RD_ABORT_MASK_WOSET 0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S0_MASK_MASK 0x00000020U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S0_MASK_SHIFT       5U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S0_MASK_WIDTH       1U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S0_MASK_WOCLR       0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S0_MASK_WOSET       0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S1_MASK_MASK 0x00000040U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S1_MASK_SHIFT       6U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S1_MASK_WIDTH       1U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S1_MASK_WOCLR       0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S1_MASK_WOSET       0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S2_MASK_MASK 0x00000080U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S2_MASK_SHIFT       7U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S2_MASK_WIDTH       1U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S2_MASK_WOCLR       0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S2_MASK_WOSET       0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S3_MASK_MASK 0x00000100U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S3_MASK_SHIFT       8U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S3_MASK_WIDTH       1U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S3_MASK_WOCLR       0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S3_MASK_WOSET       0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S4_MASK_MASK 0x00000200U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S4_MASK_SHIFT       9U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S4_MASK_WIDTH       1U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S4_MASK_WOCLR       0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S4_MASK_WOSET       0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S5_MASK_MASK 0x00000400U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S5_MASK_SHIFT      10U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S5_MASK_WIDTH       1U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S5_MASK_WOCLR       0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_S5_MASK_WOSET       0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_SLV_DDR_FAIL_MASK_MASK 0x00000800U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_SLV_DDR_FAIL_MASK_SHIFT 11U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_SLV_DDR_FAIL_MASK_WIDTH 1U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_SLV_DDR_FAIL_MASK_WOCLR 0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_SLV_DDR_FAIL_MASK_WOSET 0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_SLV_SDR_RD_ABORT_MASK_MASK 0x00001000U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_SLV_SDR_RD_ABORT_MASK_SHIFT 12U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_SLV_SDR_RD_ABORT_MASK_WIDTH 1U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_SLV_SDR_RD_ABORT_MASK_WOCLR 0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_SLV_SDR_RD_ABORT_MASK_WOSET 0U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__RESERVED_31_13_MASK           0xFFFFE000U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__RESERVED_31_13_SHIFT                  13U
#define MIPI__ASF_PROTOCOL_FAULT_MASK__RESERVED_31_13_WIDTH                  19U

#define MIPI__ASF_PROTOCOL_FAULT_STATUS_READ_MASK                    0xFFFFFFFFU
#define MIPI__ASF_PROTOCOL_FAULT_STATUS_WRITE_MASK                   0xFFFFFFFFU
#define MIPI__ASF_PROTOCOL_FAULT_STATUS_WOCLR_MASK                   0x00001FFFU
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_M0_STATUS_MASK 0x00000001U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_M0_STATUS_SHIFT   0U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_M0_STATUS_WIDTH   1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_M0_STATUS_WOCLR   1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_M0_STATUS_WOSET   0U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_M1_STATUS_MASK 0x00000002U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_M1_STATUS_SHIFT   1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_M1_STATUS_WIDTH   1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_M1_STATUS_WOCLR   1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_M1_STATUS_WOSET   0U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_M2_STATUS_MASK 0x00000004U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_M2_STATUS_SHIFT   2U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_M2_STATUS_WIDTH   1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_M2_STATUS_WOCLR   1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_M2_STATUS_WOSET   0U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_MST_DDR_FAIL_STATUS_MASK 0x00000008U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_MST_DDR_FAIL_STATUS_SHIFT 3U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_MST_DDR_FAIL_STATUS_WIDTH 1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_MST_DDR_FAIL_STATUS_WOCLR 1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_MST_DDR_FAIL_STATUS_WOSET 0U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_MST_SDR_RD_ABORT_STATUS_MASK 0x00000010U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_MST_SDR_RD_ABORT_STATUS_SHIFT 4U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_MST_SDR_RD_ABORT_STATUS_WIDTH 1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_MST_SDR_RD_ABORT_STATUS_WOCLR 1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_MST_SDR_RD_ABORT_STATUS_WOSET 0U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S0_STATUS_MASK 0x00000020U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S0_STATUS_SHIFT   5U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S0_STATUS_WIDTH   1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S0_STATUS_WOCLR   1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S0_STATUS_WOSET   0U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S1_STATUS_MASK 0x00000040U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S1_STATUS_SHIFT   6U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S1_STATUS_WIDTH   1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S1_STATUS_WOCLR   1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S1_STATUS_WOSET   0U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S2_STATUS_MASK 0x00000080U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S2_STATUS_SHIFT   7U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S2_STATUS_WIDTH   1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S2_STATUS_WOCLR   1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S2_STATUS_WOSET   0U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S3_STATUS_MASK 0x00000100U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S3_STATUS_SHIFT   8U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S3_STATUS_WIDTH   1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S3_STATUS_WOCLR   1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S3_STATUS_WOSET   0U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S4_STATUS_MASK 0x00000200U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S4_STATUS_SHIFT   9U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S4_STATUS_WIDTH   1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S4_STATUS_WOCLR   1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S4_STATUS_WOSET   0U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S5_STATUS_MASK 0x00000400U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S5_STATUS_SHIFT  10U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S5_STATUS_WIDTH   1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S5_STATUS_WOCLR   1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_S5_STATUS_WOSET   0U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_SLV_DDR_FAIL_STATUS_MASK 0x00000800U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_SLV_DDR_FAIL_STATUS_SHIFT 11U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_SLV_DDR_FAIL_STATUS_WIDTH 1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_SLV_DDR_FAIL_STATUS_WOCLR 1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_SLV_DDR_FAIL_STATUS_WOSET 0U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_SLV_SDR_RD_ABORT_STATUS_MASK 0x00001000U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_SLV_SDR_RD_ABORT_STATUS_SHIFT 12U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_SLV_SDR_RD_ABORT_STATUS_WIDTH 1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_SLV_SDR_RD_ABORT_STATUS_WOCLR 1U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_SLV_SDR_RD_ABORT_STATUS_WOSET 0U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__RESERVED_31_13_MASK         0xFFFFE000U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__RESERVED_31_13_SHIFT                13U
#define MIPI__ASF_PROTOCOL_FAULT_STATUS__RESERVED_31_13_WIDTH                19U

#endif /* REG_MIPI_I3C_REGS_MACROS_H_ */

// parasoft-end-suppress MISRA2012-RULE-5_4_b_c99-2 "C99 - similar names"
// parasoft-end-suppress MISRA2012-RULE-5_4_b_c90-2 "C90 - similar names"

// parasoft-end-suppress MISRA2012-RULE-1_1_b_c99-2 "C99 - limits"
// parasoft-end-suppress MISRA2012-RULE-1_1_b_c90-2 "C90 - limits"

