<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from basejump
rc: 1 (means success: 0)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_link
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_ddr_downstream.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_ddr_downstream.v</a>
defines: 
time_elapsed: 3.044s
ram usage: 50220 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp1qb1ylgx/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_link <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_ddr_downstream.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_ddr_downstream.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-18" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:18</a>:8: Unused macro argument &#34;val&#34;.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-26" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:26</a>:8: Unused macro argument &#34;val&#34;.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-50" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:50</a>:8: Unused macro argument &#34;x&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v:7</a>: No timescale set for &#34;bsg_cache_non_blocking_pkg&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v:7</a>: No timescale set for &#34;bsg_cache_pkg&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_ddr_downstream.v.html#l-24" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_ddr_downstream.v:24</a>: No timescale set for &#34;bsg_link_ddr_downstream&#34;.

[INF:CP0300] Compilation...

[INF:CP0301] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v:7</a>: Compile package &#34;bsg_cache_non_blocking_pkg&#34;.

[INF:CP0301] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v:7</a>: Compile package &#34;bsg_cache_pkg&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_ddr_downstream.v.html#l-24" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_ddr_downstream.v:24</a>: Compile module &#34;work@bsg_link_ddr_downstream&#34;.

[NTE:CP0309] <a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_ddr_downstream.v.html#l-60" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_ddr_downstream.v:60</a>: Implicit port type (wire) for &#34;core_data_o&#34;,
there are 1 more instances of this message.

[INF:EL0526] Design Elaboration...

[INF:CP0335] <a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_ddr_downstream.v.html#l-84" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_ddr_downstream.v:84</a>: Compile generate block &#34;work@bsg_link_ddr_downstream.ch[0]&#34;.

[NTE:EL0503] <a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_ddr_downstream.v.html#l-24" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_ddr_downstream.v:24</a>: Top level module &#34;work@bsg_link_ddr_downstream&#34;.

[WRN:EL0500] <a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_ddr_downstream.v.html#l-94" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_ddr_downstream.v:94</a>: Cannot find a module definition for &#34;work@bsg_link_ddr_downstream.ch[0]::bsg_link_iddr_phy&#34;.

[WRN:EL0500] <a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_ddr_downstream.v.html#l-103" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_ddr_downstream.v:103</a>: Cannot find a module definition for &#34;work@bsg_link_ddr_downstream.ch[0]::bsg_link_source_sync_downstream&#34;.

[WRN:EL0500] <a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_ddr_downstream.v.html#l-127" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_ddr_downstream.v:127</a>: Cannot find a module definition for &#34;work@bsg_link_ddr_downstream::bsg_serial_in_parallel_out_full&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 3.

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 11
[   NOTE] : 6
+ cat /tmpfs/tmp/tmp1qb1ylgx/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_bsg_link_ddr_downstream
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp1qb1ylgx/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp1qb1ylgx/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@bsg_link_ddr_downstream)
 |vpiName:work@bsg_link_ddr_downstream
 |uhdmallPackages:
 \_package: bsg_cache_non_blocking_pkg, file:<a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a>, line:7, parent:work@bsg_link_ddr_downstream
   |vpiDefName:bsg_cache_non_blocking_pkg
   |vpiFullName:bsg_cache_non_blocking_pkg
   |vpiTypedef:
   \_struct_typespec: (bsg_cache_non_blocking_decode_s), line:54
     |vpiPacked:1
     |vpiName:bsg_cache_non_blocking_decode_s
     |vpiTypespecMember:
     \_typespec_member: (size_op), line:59
       |vpiName:size_op
       |vpiTypespec:
       \_logic_typespec: , line:59
         |vpiRange:
         \_range: , line:59, parent:bsg_cache_non_blocking_decode_s
           |vpiLeftRange:
           \_constant: , line:59
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:59
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiTypespecMember:
     \_typespec_member: (sigext_op), line:60
       |vpiName:sigext_op
       |vpiTypespec:
       \_logic_typespec: , line:60
     |vpiTypespecMember:
     \_typespec_member: (ld_op), line:61
       |vpiName:ld_op
       |vpiTypespec:
       \_logic_typespec: , line:61
     |vpiTypespecMember:
     \_typespec_member: (st_op), line:62
       |vpiName:st_op
       |vpiTypespec:
       \_logic_typespec: , line:62
     |vpiTypespecMember:
     \_typespec_member: (block_ld_op), line:63
       |vpiName:block_ld_op
       |vpiTypespec:
       \_logic_typespec: , line:63
     |vpiTypespecMember:
     \_typespec_member: (mask_op), line:64
       |vpiName:mask_op
       |vpiTypespec:
       \_logic_typespec: , line:64
     |vpiTypespecMember:
     \_typespec_member: (tagst_op), line:66
       |vpiName:tagst_op
       |vpiTypespec:
       \_logic_typespec: , line:66
     |vpiTypespecMember:
     \_typespec_member: (taglv_op), line:67
       |vpiName:taglv_op
       |vpiTypespec:
       \_logic_typespec: , line:67
     |vpiTypespecMember:
     \_typespec_member: (tagla_op), line:68
       |vpiName:tagla_op
       |vpiTypespec:
       \_logic_typespec: , line:68
     |vpiTypespecMember:
     \_typespec_member: (tagfl_op), line:70
       |vpiName:tagfl_op
       |vpiTypespec:
       \_logic_typespec: , line:70
     |vpiTypespecMember:
     \_typespec_member: (afl_op), line:71
       |vpiName:afl_op
       |vpiTypespec:
       \_logic_typespec: , line:71
     |vpiTypespecMember:
     \_typespec_member: (aflinv_op), line:72
       |vpiName:aflinv_op
       |vpiTypespec:
       \_logic_typespec: , line:72
     |vpiTypespecMember:
     \_typespec_member: (ainv_op), line:73
       |vpiName:ainv_op
       |vpiTypespec:
       \_logic_typespec: , line:73
     |vpiTypespecMember:
     \_typespec_member: (alock_op), line:75
       |vpiName:alock_op
       |vpiTypespec:
       \_logic_typespec: , line:75
     |vpiTypespecMember:
     \_typespec_member: (aunlock_op), line:76
       |vpiName:aunlock_op
       |vpiTypespec:
       \_logic_typespec: , line:76
     |vpiTypespecMember:
     \_typespec_member: (mgmt_op), line:78
       |vpiName:mgmt_op
       |vpiTypespec:
       \_logic_typespec: , line:78
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_non_blocking_miss_fifo_op_e), line:153
     |vpiName:bsg_cache_non_blocking_miss_fifo_op_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:149
       |vpiRange:
       \_range: , line:149
         |vpiLeftRange:
         \_constant: , line:149
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:149
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (e_miss_fifo_dequeue), line:150
       |vpiName:e_miss_fifo_dequeue
       |INT:0
     |vpiEnumConst:
     \_enum_const: (e_miss_fifo_invalidate), line:152
       |vpiName:e_miss_fifo_invalidate
       |INT:2
     |vpiEnumConst:
     \_enum_const: (e_miss_fifo_skip), line:151
       |vpiName:e_miss_fifo_skip
       |INT:1
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_non_blocking_opcode_e), line:43
     |vpiName:bsg_cache_non_blocking_opcode_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:12
       |vpiRange:
       \_range: , line:12
         |vpiLeftRange:
         \_constant: , line:12
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiRightRange:
         \_constant: , line:12
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (AFL), line:36
       |vpiName:AFL
       |INT:24
     |vpiEnumConst:
     \_enum_const: (AFLINV), line:37
       |vpiName:AFLINV
       |INT:25
     |vpiEnumConst:
     \_enum_const: (AINV), line:38
       |vpiName:AINV
       |INT:26
     |vpiEnumConst:
     \_enum_const: (ALOCK), line:40
       |vpiName:ALOCK
       |INT:27
     |vpiEnumConst:
     \_enum_const: (AUNLOCK), line:41
       |vpiName:AUNLOCK
       |INT:28
     |vpiEnumConst:
     \_enum_const: (BLOCK_LD), line:29
       |vpiName:BLOCK_LD
       |INT:14
     |vpiEnumConst:
     \_enum_const: (LB), line:14
       |vpiName:LB
       |INT:0
     |vpiEnumConst:
     \_enum_const: (LBU), line:19
       |vpiName:LBU
       |INT:4
     |vpiEnumConst:
     \_enum_const: (LD), line:17
       |vpiName:LD
       |INT:3
     |vpiEnumConst:
     \_enum_const: (LH), line:15
       |vpiName:LH
       |INT:1
     |vpiEnumConst:
     \_enum_const: (LHU), line:20
       |vpiName:LHU
       |INT:5
     |vpiEnumConst:
     \_enum_const: (LW), line:16
       |vpiName:LW
       |INT:2
     |vpiEnumConst:
     \_enum_const: (LWU), line:21
       |vpiName:LWU
       |INT:6
     |vpiEnumConst:
     \_enum_const: (SB), line:23
       |vpiName:SB
       |INT:8
     |vpiEnumConst:
     \_enum_const: (SD), line:26
       |vpiName:SD
       |INT:11
     |vpiEnumConst:
     \_enum_const: (SH), line:24
       |vpiName:SH
       |INT:9
     |vpiEnumConst:
     \_enum_const: (SM), line:27
       |vpiName:SM
       |INT:13
     |vpiEnumConst:
     \_enum_const: (SW), line:25
       |vpiName:SW
       |INT:10
     |vpiEnumConst:
     \_enum_const: (TAGFL), line:32
       |vpiName:TAGFL
       |INT:17
     |vpiEnumConst:
     \_enum_const: (TAGLA), line:34
       |vpiName:TAGLA
       |INT:19
     |vpiEnumConst:
     \_enum_const: (TAGLV), line:33
       |vpiName:TAGLV
       |INT:18
     |vpiEnumConst:
     \_enum_const: (TAGST), line:31
       |vpiName:TAGST
       |INT:16
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_non_blocking_stat_op_e), line:139
     |vpiName:bsg_cache_non_blocking_stat_op_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:132
       |vpiRange:
       \_range: , line:132
         |vpiLeftRange:
         \_constant: , line:132
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:132
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (e_stat_clear_dirty), line:134
       |vpiName:e_stat_clear_dirty
       |INT:1
     |vpiEnumConst:
     \_enum_const: (e_stat_read), line:133
       |vpiName:e_stat_read
       |INT:0
     |vpiEnumConst:
     \_enum_const: (e_stat_reset), line:138
       |vpiName:e_stat_reset
       |INT:5
     |vpiEnumConst:
     \_enum_const: (e_stat_set_lru), line:135
       |vpiName:e_stat_set_lru
       |INT:2
     |vpiEnumConst:
     \_enum_const: (e_stat_set_lru_and_clear_dirty), line:137
       |vpiName:e_stat_set_lru_and_clear_dirty
       |INT:4
     |vpiEnumConst:
     \_enum_const: (e_stat_set_lru_and_dirty), line:136
       |vpiName:e_stat_set_lru_and_dirty
       |INT:3
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_non_blocking_tag_op_e), line:115
     |vpiName:bsg_cache_non_blocking_tag_op_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:107
       |vpiRange:
       \_range: , line:107
         |vpiLeftRange:
         \_constant: , line:107
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:107
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (e_tag_invalidate), line:112
       |vpiName:e_tag_invalidate
       |INT:4
     |vpiEnumConst:
     \_enum_const: (e_tag_lock), line:113
       |vpiName:e_tag_lock
       |INT:5
     |vpiEnumConst:
     \_enum_const: (e_tag_read), line:108
       |vpiName:e_tag_read
       |INT:0
     |vpiEnumConst:
     \_enum_const: (e_tag_set_tag), line:110
       |vpiName:e_tag_set_tag
       |INT:2
     |vpiEnumConst:
     \_enum_const: (e_tag_set_tag_and_lock), line:111
       |vpiName:e_tag_set_tag_and_lock
       |INT:3
     |vpiEnumConst:
     \_enum_const: (e_tag_store), line:109
       |vpiName:e_tag_store
       |INT:1
     |vpiEnumConst:
     \_enum_const: (e_tag_unlock), line:114
       |vpiName:e_tag_unlock
       |INT:6
   |vpiTypedef:
   \_enum_typespec: (mhu_state_e), line:181
     |vpiName:mhu_state_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:168
       |vpiRange:
       \_range: , line:168
         |vpiLeftRange:
         \_constant: , line:168
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
         |vpiRightRange:
         \_constant: , line:168
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (DEQUEUE_MODE), line:176
       |vpiName:DEQUEUE_MODE
       |INT:7
     |vpiEnumConst:
     \_enum_const: (MGMT_OP), line:170
       |vpiName:MGMT_OP
       |INT:1
     |vpiEnumConst:
     \_enum_const: (MHU_IDLE), line:169
       |vpiName:MHU_IDLE
       |INT:0
     |vpiEnumConst:
     \_enum_const: (READ_TAG1), line:173
       |vpiName:READ_TAG1
       |INT:4
     |vpiEnumConst:
     \_enum_const: (READ_TAG2), line:177
       |vpiName:READ_TAG2
       |INT:8
     |vpiEnumConst:
     \_enum_const: (RECOVER), line:180
       |vpiName:RECOVER
       |INT:11
     |vpiEnumConst:
     \_enum_const: (SCAN_MODE), line:179
       |vpiName:SCAN_MODE
       |INT:10
     |vpiEnumConst:
     \_enum_const: (SEND_DMA_REQ1), line:174
       |vpiName:SEND_DMA_REQ1
       |INT:5
     |vpiEnumConst:
     \_enum_const: (SEND_DMA_REQ2), line:178
       |vpiName:SEND_DMA_REQ2
       |INT:9
     |vpiEnumConst:
     \_enum_const: (SEND_MGMT_DMA), line:171
       |vpiName:SEND_MGMT_DMA
       |INT:2
     |vpiEnumConst:
     \_enum_const: (WAIT_DMA_DONE), line:175
       |vpiName:WAIT_DMA_DONE
       |INT:6
     |vpiEnumConst:
     \_enum_const: (WAIT_MGMT_DMA), line:172
       |vpiName:WAIT_MGMT_DMA
       |INT:3
 |uhdmallPackages:
 \_package: bsg_cache_pkg, file:<a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a>, line:7, parent:work@bsg_link_ddr_downstream
   |vpiDefName:bsg_cache_pkg
   |vpiFullName:bsg_cache_pkg
   |vpiTypedef:
   \_struct_typespec: (bsg_cache_decode_s), line:72
     |vpiPacked:1
     |vpiName:bsg_cache_decode_s
     |vpiTypespecMember:
     \_typespec_member: (data_size_op), line:77
       |vpiName:data_size_op
       |vpiTypespec:
       \_logic_typespec: , line:77
         |vpiRange:
         \_range: , line:77, parent:bsg_cache_decode_s
           |vpiLeftRange:
           \_constant: , line:77
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:77
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiTypespecMember:
     \_typespec_member: (sigext_op), line:78
       |vpiName:sigext_op
       |vpiTypespec:
       \_logic_typespec: , line:78
     |vpiTypespecMember:
     \_typespec_member: (mask_op), line:79
       |vpiName:mask_op
       |vpiTypespec:
       \_logic_typespec: , line:79
     |vpiTypespecMember:
     \_typespec_member: (ld_op), line:80
       |vpiName:ld_op
       |vpiTypespec:
       \_logic_typespec: , line:80
     |vpiTypespecMember:
     \_typespec_member: (st_op), line:81
       |vpiName:st_op
       |vpiTypespec:
       \_logic_typespec: , line:81
     |vpiTypespecMember:
     \_typespec_member: (tagst_op), line:82
       |vpiName:tagst_op
       |vpiTypespec:
       \_logic_typespec: , line:82
     |vpiTypespecMember:
     \_typespec_member: (tagfl_op), line:83
       |vpiName:tagfl_op
       |vpiTypespec:
       \_logic_typespec: , line:83
     |vpiTypespecMember:
     \_typespec_member: (taglv_op), line:84
       |vpiName:taglv_op
       |vpiTypespec:
       \_logic_typespec: , line:84
     |vpiTypespecMember:
     \_typespec_member: (tagla_op), line:85
       |vpiName:tagla_op
       |vpiTypespec:
       \_logic_typespec: , line:85
     |vpiTypespecMember:
     \_typespec_member: (afl_op), line:86
       |vpiName:afl_op
       |vpiTypespec:
       \_logic_typespec: , line:86
     |vpiTypespecMember:
     \_typespec_member: (aflinv_op), line:87
       |vpiName:aflinv_op
       |vpiTypespec:
       \_logic_typespec: , line:87
     |vpiTypespecMember:
     \_typespec_member: (ainv_op), line:88
       |vpiName:ainv_op
       |vpiTypespec:
       \_logic_typespec: , line:88
     |vpiTypespecMember:
     \_typespec_member: (alock_op), line:89
       |vpiName:alock_op
       |vpiTypespec:
       \_logic_typespec: , line:89
     |vpiTypespecMember:
     \_typespec_member: (aunlock_op), line:90
       |vpiName:aunlock_op
       |vpiTypespec:
       \_logic_typespec: , line:90
     |vpiTypespecMember:
     \_typespec_member: (tag_read_op), line:91
       |vpiName:tag_read_op
       |vpiTypespec:
       \_logic_typespec: , line:91
     |vpiTypespecMember:
     \_typespec_member: (atomic_op), line:93
       |vpiName:atomic_op
       |vpiTypespec:
       \_logic_typespec: , line:93
     |vpiTypespecMember:
     \_typespec_member: (amoswap_op), line:94
       |vpiName:amoswap_op
       |vpiTypespec:
       \_logic_typespec: , line:94
     |vpiTypespecMember:
     \_typespec_member: (amoor_op), line:95
       |vpiName:amoor_op
       |vpiTypespec:
       \_logic_typespec: , line:95
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_dma_cmd_e), line:111
     |vpiName:bsg_cache_dma_cmd_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:105
       |vpiRange:
       \_range: , line:105
         |vpiLeftRange:
         \_constant: , line:105
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
         |vpiRightRange:
         \_constant: , line:105
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (e_dma_get_fill_data), line:109
       |vpiName:e_dma_get_fill_data
       |INT:4
     |vpiEnumConst:
     \_enum_const: (e_dma_nop), line:106
       |vpiName:e_dma_nop
       |INT:0
     |vpiEnumConst:
     \_enum_const: (e_dma_send_evict_addr), line:108
       |vpiName:e_dma_send_evict_addr
       |INT:2
     |vpiEnumConst:
     \_enum_const: (e_dma_send_evict_data), line:110
       |vpiName:e_dma_send_evict_data
       |INT:8
     |vpiEnumConst:
     \_enum_const: (e_dma_send_fill_addr), line:107
       |vpiName:e_dma_send_fill_addr
       |INT:1
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_opcode_e), line:63
     |vpiName:bsg_cache_opcode_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:11
       |vpiRange:
       \_range: , line:11
         |vpiLeftRange:
         \_constant: , line:11
           |vpiConstType:7
           |vpiDecompile:5
           |vpiSize:32
           |INT:5
         |vpiRightRange:
         \_constant: , line:11
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (AFL), line:35
       |vpiName:AFL
       |INT:24
     |vpiEnumConst:
     \_enum_const: (AFLINV), line:36
       |vpiName:AFLINV
       |INT:25
     |vpiEnumConst:
     \_enum_const: (AINV), line:37
       |vpiName:AINV
       |INT:26
     |vpiEnumConst:
     \_enum_const: (ALOCK), line:39
       |vpiName:ALOCK
       |INT:27
     |vpiEnumConst:
     \_enum_const: (AMOADD_D), line:55
       |vpiName:AMOADD_D
       |INT:49
     |vpiEnumConst:
     \_enum_const: (AMOADD_W), line:44
       |vpiName:AMOADD_W
       |INT:33
     |vpiEnumConst:
     \_enum_const: (AMOAND_D), line:57
       |vpiName:AMOAND_D
       |INT:51
     |vpiEnumConst:
     \_enum_const: (AMOAND_W), line:46
       |vpiName:AMOAND_W
       |INT:35
     |vpiEnumConst:
     \_enum_const: (AMOMAXU_D), line:62
       |vpiName:AMOMAXU_D
       |INT:56
     |vpiEnumConst:
     \_enum_const: (AMOMAXU_W), line:51
       |vpiName:AMOMAXU_W
       |INT:40
     |vpiEnumConst:
     \_enum_const: (AMOMAX_D), line:60
       |vpiName:AMOMAX_D
       |INT:54
     |vpiEnumConst:
     \_enum_const: (AMOMAX_W), line:49
       |vpiName:AMOMAX_W
       |INT:38
     |vpiEnumConst:
     \_enum_const: (AMOMINU_D), line:61
       |vpiName:AMOMINU_D
       |INT:55
     |vpiEnumConst:
     \_enum_const: (AMOMINU_W), line:50
       |vpiName:AMOMINU_W
       |INT:39
     |vpiEnumConst:
     \_enum_const: (AMOMIN_D), line:59
       |vpiName:AMOMIN_D
       |INT:53
     |vpiEnumConst:
     \_enum_const: (AMOMIN_W), line:48
       |vpiName:AMOMIN_W
       |INT:37
     |vpiEnumConst:
     \_enum_const: (AMOOR_D), line:58
       |vpiName:AMOOR_D
       |INT:52
     |vpiEnumConst:
     \_enum_const: (AMOOR_W), line:47
       |vpiName:AMOOR_W
       |INT:36
     |vpiEnumConst:
     \_enum_const: (AMOSWAP_D), line:54
       |vpiName:AMOSWAP_D
       |INT:48
     |vpiEnumConst:
     \_enum_const: (AMOSWAP_W), line:43
       |vpiName:AMOSWAP_W
       |INT:32
     |vpiEnumConst:
     \_enum_const: (AMOXOR_D), line:56
       |vpiName:AMOXOR_D
       |INT:50
     |vpiEnumConst:
     \_enum_const: (AMOXOR_W), line:45
       |vpiName:AMOXOR_W
       |INT:34
     |vpiEnumConst:
     \_enum_const: (AUNLOCK), line:40
       |vpiName:AUNLOCK
       |INT:28
     |vpiEnumConst:
     \_enum_const: (LB), line:12
       |vpiName:LB
       |INT:0
     |vpiEnumConst:
     \_enum_const: (LBU), line:17
       |vpiName:LBU
       |INT:4
     |vpiEnumConst:
     \_enum_const: (LD), line:15
       |vpiName:LD
       |INT:3
     |vpiEnumConst:
     \_enum_const: (LDU), line:20
       |vpiName:LDU
       |INT:7
     |vpiEnumConst:
     \_enum_const: (LH), line:13
       |vpiName:LH
       |INT:1
     |vpiEnumConst:
     \_enum_const: (LHU), line:18
       |vpiName:LHU
       |INT:5
     |vpiEnumConst:
     \_enum_const: (LM), line:27
       |vpiName:LM
       |INT:12
     |vpiEnumConst:
     \_enum_const: (LW), line:14
       |vpiName:LW
       |INT:2
     |vpiEnumConst:
     \_enum_const: (LWU), line:19
       |vpiName:LWU
       |INT:6
     |vpiEnumConst:
     \_enum_const: (SB), line:22
       |vpiName:SB
       |INT:8
     |vpiEnumConst:
     \_enum_const: (SD), line:25
       |vpiName:SD
       |INT:11
     |vpiEnumConst:
     \_enum_const: (SH), line:23
       |vpiName:SH
       |INT:9
     |vpiEnumConst:
     \_enum_const: (SM), line:28
       |vpiName:SM
       |INT:13
     |vpiEnumConst:
     \_enum_const: (SW), line:24
       |vpiName:SW
       |INT:10
     |vpiEnumConst:
     \_enum_const: (TAGFL), line:31
       |vpiName:TAGFL
       |INT:17
     |vpiEnumConst:
     \_enum_const: (TAGLA), line:33
       |vpiName:TAGLA
       |INT:19
     |vpiEnumConst:
     \_enum_const: (TAGLV), line:32
       |vpiName:TAGLV
       |INT:18
     |vpiEnumConst:
     \_enum_const: (TAGST), line:30
       |vpiName:TAGST
       |INT:16
 |uhdmallPackages:
 \_package: builtin, parent:work@bsg_link_ddr_downstream
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@bsg_link_ddr_downstream, file:<a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_ddr_downstream.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_ddr_downstream.v</a>, line:24, parent:work@bsg_link_ddr_downstream
   |vpiDefName:work@bsg_link_ddr_downstream
   |vpiFullName:work@bsg_link_ddr_downstream
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:143
       |vpiFullName:work@bsg_link_ddr_downstream
       |vpiStmt:
       \_immediate_assert: , line:144
         |vpiExpr:
         \_operation: , line:144
           |vpiOpType:18
           |vpiOperand:
           \_constant: , line:144
             |vpiDecompile:93705018
             |INT:93705018
           |vpiOperand:
           \_constant: , line:144
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiStmt:
         \_begin: , line:146
           |vpiFullName:work@bsg_link_ddr_downstream
           |vpiStmt:
           \_sys_func_call: ($error), line:147
             |vpiName:$error
             |vpiArgument:
             \_constant: , line:147
               |vpiConstType:6
               |vpiDecompile:&#34;BaseJump STL ERROR %m: width_p should be larger than or equal to (ddr_width_lp*num_channels_p)&#34;
               |vpiSize:96
               |STRING:&#34;BaseJump STL ERROR %m: width_p should be larger than or equal to (ddr_width_lp*num_channels_p)&#34;
           |vpiStmt:
           \_sys_func_call: ($finish), line:148
             |vpiName:$finish
       |vpiStmt:
       \_immediate_assert: , line:151
         |vpiExpr:
         \_operation: , line:151
           |vpiOpType:14
           |vpiOperand:
           \_constant: , line:151
             |vpiDecompile:1499280288
             |INT:1499280288
           |vpiOperand:
           \_constant: , line:151
             |vpiConstType:6
             |vpiDecompile:&#34;inv&#34;
             |vpiSize:5
             |STRING:&#34;inv&#34;
         |vpiStmt:
         \_begin: , line:153
           |vpiFullName:work@bsg_link_ddr_downstream
           |vpiStmt:
           \_sys_func_call: ($error), line:154
             |vpiName:$error
             |vpiArgument:
             \_constant: , line:154
               |vpiConstType:6
               |vpiDecompile:&#34;BaseJump STL ERROR %m: width_p should be multiple of (ddr_width_lp*num_channels_p)&#34;
               |vpiSize:84
               |STRING:&#34;BaseJump STL ERROR %m: width_p should be multiple of (ddr_width_lp*num_channels_p)&#34;
           |vpiStmt:
           \_sys_func_call: ($finish), line:155
             |vpiName:$finish
   |vpiPort:
   \_port: (core_clk_i), line:55
     |vpiName:core_clk_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (core_clk_i), line:55
         |vpiName:core_clk_i
         |vpiFullName:work@bsg_link_ddr_downstream.core_clk_i
   |vpiPort:
   \_port: (core_link_reset_i), line:56
     |vpiName:core_link_reset_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (core_link_reset_i), line:56
         |vpiName:core_link_reset_i
         |vpiFullName:work@bsg_link_ddr_downstream.core_link_reset_i
   |vpiPort:
   \_port: (io_link_reset_i), line:58
     |vpiName:io_link_reset_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_link_reset_i), line:58
         |vpiName:io_link_reset_i
         |vpiFullName:work@bsg_link_ddr_downstream.io_link_reset_i
   |vpiPort:
   \_port: (core_data_o), line:60
     |vpiName:core_data_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (core_data_o), line:60
         |vpiName:core_data_o
         |vpiFullName:work@bsg_link_ddr_downstream.core_data_o
   |vpiPort:
   \_port: (core_valid_o), line:61
     |vpiName:core_valid_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (core_valid_o), line:61
         |vpiName:core_valid_o
         |vpiFullName:work@bsg_link_ddr_downstream.core_valid_o
   |vpiPort:
   \_port: (core_yumi_i), line:62
     |vpiName:core_yumi_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (core_yumi_i), line:62
         |vpiName:core_yumi_i
         |vpiFullName:work@bsg_link_ddr_downstream.core_yumi_i
   |vpiPort:
   \_port: (io_clk_i), line:67
     |vpiName:io_clk_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_clk_i), line:67
         |vpiName:io_clk_i
         |vpiFullName:work@bsg_link_ddr_downstream.io_clk_i
   |vpiPort:
   \_port: (io_data_i), line:68
     |vpiName:io_data_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_data_i), line:68
         |vpiName:io_data_i
         |vpiFullName:work@bsg_link_ddr_downstream.io_data_i
   |vpiPort:
   \_port: (io_valid_i), line:69
     |vpiName:io_valid_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_valid_i), line:69
         |vpiName:io_valid_i
         |vpiFullName:work@bsg_link_ddr_downstream.io_valid_i
   |vpiPort:
   \_port: (core_token_r_o), line:70
     |vpiName:core_token_r_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (core_token_r_o), line:70
         |vpiName:core_token_r_o
         |vpiFullName:work@bsg_link_ddr_downstream.core_token_r_o
         |vpiNetType:36
   |vpiContAssign:
   \_cont_assign: , line:79
     |vpiRhs:
     \_operation: , line:79
       |vpiOpType:28
       |vpiOperand:
       \_operation: , line:79
         |vpiOpType:5
         |vpiOperand:
         \_ref_obj: (core_sipo_valid_li), line:79
           |vpiName:core_sipo_valid_li
           |vpiFullName:work@bsg_link_ddr_downstream.core_sipo_valid_li
       |vpiOperand:
       \_ref_obj: (core_sipo_ready_lo), line:79
         |vpiName:core_sipo_ready_lo
         |vpiFullName:work@bsg_link_ddr_downstream.core_sipo_ready_lo
     |vpiLhs:
     \_ref_obj: (core_sipo_yumi_lo), line:79
       |vpiName:core_sipo_yumi_lo
       |vpiFullName:work@bsg_link_ddr_downstream.core_sipo_yumi_lo
       |vpiActual:
       \_logic_net: (core_sipo_yumi_lo), line:74
         |vpiName:core_sipo_yumi_lo
         |vpiFullName:work@bsg_link_ddr_downstream.core_sipo_yumi_lo
         |vpiNetType:36
   |vpiNet:
   \_logic_net: (core_clk_i), line:55
   |vpiNet:
   \_logic_net: (core_link_reset_i), line:56
   |vpiNet:
   \_logic_net: (io_link_reset_i), line:58
   |vpiNet:
   \_logic_net: (core_data_o), line:60
   |vpiNet:
   \_logic_net: (core_valid_o), line:61
   |vpiNet:
   \_logic_net: (core_yumi_i), line:62
   |vpiNet:
   \_logic_net: (io_clk_i), line:67
   |vpiNet:
   \_logic_net: (io_data_i), line:68
   |vpiNet:
   \_logic_net: (io_valid_i), line:69
   |vpiNet:
   \_logic_net: (core_token_r_o), line:70
   |vpiNet:
   \_logic_net: (core_sipo_ready_lo), line:74
     |vpiName:core_sipo_ready_lo
     |vpiFullName:work@bsg_link_ddr_downstream.core_sipo_ready_lo
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (core_sipo_yumi_lo), line:74
   |vpiNet:
   \_logic_net: (core_sipo_data_li), line:75
     |vpiName:core_sipo_data_li
     |vpiFullName:work@bsg_link_ddr_downstream.core_sipo_data_li
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (core_sipo_valid_li), line:78
     |vpiName:core_sipo_valid_li
     |vpiFullName:work@bsg_link_ddr_downstream.core_sipo_valid_li
     |vpiNetType:36
   |vpiParamAssign:
   \_param_assign: , line:29
     |vpiRhs:
     \_constant: , line:29
       |vpiConstType:6
       |vpiDecompile:&#34;inv&#34;
       |vpiSize:5
       |STRING:&#34;inv&#34;
     |vpiLhs:
     \_parameter: (width_p), line:29
       |vpiName:width_p
   |vpiParamAssign:
   \_param_assign: , line:31
     |vpiRhs:
     \_constant: , line:31
       |vpiConstType:7
       |vpiDecompile:8
       |vpiSize:32
       |INT:8
     |vpiLhs:
     \_parameter: (channel_width_p), line:31
       |vpiName:channel_width_p
   |vpiParamAssign:
   \_param_assign: , line:33
     |vpiRhs:
     \_constant: , line:33
       |vpiConstType:7
       |vpiDecompile:1
       |vpiSize:32
       |INT:1
     |vpiLhs:
     \_parameter: (num_channels_p), line:33
       |vpiName:num_channels_p
   |vpiParamAssign:
   \_param_assign: , line:38
     |vpiRhs:
     \_constant: , line:38
       |vpiConstType:7
       |vpiDecompile:6
       |vpiSize:32
       |INT:6
     |vpiLhs:
     \_parameter: (lg_fifo_depth_p), line:38
       |vpiName:lg_fifo_depth_p
   |vpiParamAssign:
   \_param_assign: , line:43
     |vpiRhs:
     \_constant: , line:43
       |vpiConstType:7
       |vpiDecompile:3
       |vpiSize:32
       |INT:3
     |vpiLhs:
     \_parameter: (lg_credit_to_token_decimation_p), line:43
       |vpiName:lg_credit_to_token_decimation_p
   |vpiParamAssign:
   \_param_assign: , line:49
     |vpiRhs:
     \_constant: , line:49
       |vpiConstType:7
       |vpiDecompile:0
       |vpiSize:32
       |INT:0
     |vpiLhs:
     \_parameter: (use_extra_data_bit_p), line:49
       |vpiName:use_extra_data_bit_p
   |vpiParamAssign:
   \_param_assign: , line:50
     |vpiRhs:
     \_constant: , line:50
       |vpiDecompile:16
       |INT:16
     |vpiLhs:
     \_parameter: (ddr_width_lp), line:50
       |vpiName:ddr_width_lp
       |vpiLocalParam:1
   |vpiParamAssign:
   \_param_assign: , line:51
     |vpiRhs:
     \_constant: , line:51
       |vpiDecompile:93705018
       |INT:93705018
     |vpiLhs:
     \_parameter: (sipo_ratio_lp), line:51
       |vpiName:sipo_ratio_lp
       |vpiLocalParam:1
   |vpiParameter:
   \_parameter: (width_p), line:29
   |vpiParameter:
   \_parameter: (channel_width_p), line:31
   |vpiParameter:
   \_parameter: (num_channels_p), line:33
   |vpiParameter:
   \_parameter: (lg_fifo_depth_p), line:38
   |vpiParameter:
   \_parameter: (lg_credit_to_token_decimation_p), line:43
   |vpiParameter:
   \_parameter: (use_extra_data_bit_p), line:49
   |vpiParameter:
   \_parameter: (ddr_width_lp), line:50
   |vpiParameter:
   \_parameter: (sipo_ratio_lp), line:51
 |uhdmtopModules:
 \_module: work@bsg_link_ddr_downstream (work@bsg_link_ddr_downstream), file:<a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_ddr_downstream.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_ddr_downstream.v</a>, line:24
   |vpiDefName:work@bsg_link_ddr_downstream
   |vpiName:work@bsg_link_ddr_downstream
   |vpiPort:
   \_port: (core_clk_i), line:55, parent:work@bsg_link_ddr_downstream
     |vpiName:core_clk_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (core_clk_i), line:55, parent:work@bsg_link_ddr_downstream
         |vpiName:core_clk_i
         |vpiFullName:work@bsg_link_ddr_downstream.core_clk_i
   |vpiPort:
   \_port: (core_link_reset_i), line:56, parent:work@bsg_link_ddr_downstream
     |vpiName:core_link_reset_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (core_link_reset_i), line:56, parent:work@bsg_link_ddr_downstream
         |vpiName:core_link_reset_i
         |vpiFullName:work@bsg_link_ddr_downstream.core_link_reset_i
   |vpiPort:
   \_port: (io_link_reset_i), line:58, parent:work@bsg_link_ddr_downstream
     |vpiName:io_link_reset_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_link_reset_i), line:58, parent:work@bsg_link_ddr_downstream
         |vpiName:io_link_reset_i
         |vpiFullName:work@bsg_link_ddr_downstream.io_link_reset_i
   |vpiPort:
   \_port: (core_data_o), line:60, parent:work@bsg_link_ddr_downstream
     |vpiName:core_data_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (core_data_o), line:60, parent:work@bsg_link_ddr_downstream
         |vpiName:core_data_o
         |vpiFullName:work@bsg_link_ddr_downstream.core_data_o
   |vpiPort:
   \_port: (core_valid_o), line:61, parent:work@bsg_link_ddr_downstream
     |vpiName:core_valid_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (core_valid_o), line:61, parent:work@bsg_link_ddr_downstream
         |vpiName:core_valid_o
         |vpiFullName:work@bsg_link_ddr_downstream.core_valid_o
   |vpiPort:
   \_port: (core_yumi_i), line:62, parent:work@bsg_link_ddr_downstream
     |vpiName:core_yumi_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (core_yumi_i), line:62, parent:work@bsg_link_ddr_downstream
         |vpiName:core_yumi_i
         |vpiFullName:work@bsg_link_ddr_downstream.core_yumi_i
   |vpiPort:
   \_port: (io_clk_i), line:67, parent:work@bsg_link_ddr_downstream
     |vpiName:io_clk_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_clk_i), line:67, parent:work@bsg_link_ddr_downstream
         |vpiName:io_clk_i
         |vpiFullName:work@bsg_link_ddr_downstream.io_clk_i
   |vpiPort:
   \_port: (io_data_i), line:68, parent:work@bsg_link_ddr_downstream
     |vpiName:io_data_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_data_i), line:68, parent:work@bsg_link_ddr_downstream
         |vpiName:io_data_i
         |vpiFullName:work@bsg_link_ddr_downstream.io_data_i
   |vpiPort:
   \_port: (io_valid_i), line:69, parent:work@bsg_link_ddr_downstream
     |vpiName:io_valid_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (io_valid_i), line:69, parent:work@bsg_link_ddr_downstream
         |vpiName:io_valid_i
         |vpiFullName:work@bsg_link_ddr_downstream.io_valid_i
   |vpiPort:
   \_port: (core_token_r_o), line:70, parent:work@bsg_link_ddr_downstream
     |vpiName:core_token_r_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (core_token_r_o), line:70, parent:work@bsg_link_ddr_downstream
         |vpiName:core_token_r_o
         |vpiFullName:work@bsg_link_ddr_downstream.core_token_r_o
         |vpiNetType:36
         |vpiRange:
         \_range: , line:70
           |vpiLeftRange:
           \_constant: , line:70
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
           |vpiRightRange:
           \_constant: , line:70
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiModule:
   \_module: work@bsg_link_ddr_downstream::bsg_serial_in_parallel_out_full (in_sipof), file:<a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_ddr_downstream.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_ddr_downstream.v</a>, line:127, parent:work@bsg_link_ddr_downstream
     |vpiDefName:work@bsg_link_ddr_downstream::bsg_serial_in_parallel_out_full
     |vpiName:in_sipof
     |vpiFullName:work@bsg_link_ddr_downstream.in_sipof
     |vpiPort:
     \_port: (clk_i), parent:in_sipof
       |vpiName:clk_i
       |vpiHighConn:
       \_ref_obj: (core_clk_i), line:131
         |vpiName:core_clk_i
         |vpiActual:
         \_logic_net: (core_clk_i), line:55, parent:work@bsg_link_ddr_downstream
     |vpiPort:
     \_port: (reset_i), parent:in_sipof
       |vpiName:reset_i
       |vpiHighConn:
       \_ref_obj: (core_link_reset_i), line:132
         |vpiName:core_link_reset_i
         |vpiActual:
         \_logic_net: (core_link_reset_i), line:56, parent:work@bsg_link_ddr_downstream
     |vpiPort:
     \_port: (v_i), parent:in_sipof
       |vpiName:v_i
       |vpiHighConn:
       \_operation: , line:133
         |vpiOpType:5
         |vpiOperand:
         \_ref_obj: (core_sipo_valid_li), line:133
           |vpiName:core_sipo_valid_li
     |vpiPort:
     \_port: (ready_o), parent:in_sipof
       |vpiName:ready_o
       |vpiHighConn:
       \_ref_obj: (core_sipo_ready_lo), line:134
         |vpiName:core_sipo_ready_lo
         |vpiActual:
         \_logic_net: (core_sipo_ready_lo), line:74, parent:work@bsg_link_ddr_downstream
           |vpiName:core_sipo_ready_lo
           |vpiFullName:work@bsg_link_ddr_downstream.core_sipo_ready_lo
           |vpiNetType:36
     |vpiPort:
     \_port: (data_i), parent:in_sipof
       |vpiName:data_i
       |vpiHighConn:
       \_ref_obj: (core_sipo_data_li), line:135
         |vpiName:core_sipo_data_li
         |vpiActual:
         \_logic_net: (core_sipo_data_li), line:75, parent:work@bsg_link_ddr_downstream
           |vpiName:core_sipo_data_li
           |vpiFullName:work@bsg_link_ddr_downstream.core_sipo_data_li
           |vpiNetType:36
           |vpiRange:
           \_range: , line:75
             |vpiLeftRange:
             \_constant: , line:75
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
             |vpiRightRange:
             \_constant: , line:75
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
           |vpiRange:
           \_range: , line:75
             |vpiLeftRange:
             \_constant: , line:75
               |vpiConstType:7
               |vpiDecompile:15
               |vpiSize:32
               |INT:15
             |vpiRightRange:
             \_constant: , line:75
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (data_o), parent:in_sipof
       |vpiName:data_o
       |vpiHighConn:
       \_ref_obj: (core_data_o), line:136
         |vpiName:core_data_o
         |vpiActual:
         \_logic_net: (core_data_o), line:60, parent:work@bsg_link_ddr_downstream
     |vpiPort:
     \_port: (v_o), parent:in_sipof
       |vpiName:v_o
       |vpiHighConn:
       \_ref_obj: (core_valid_o), line:137
         |vpiName:core_valid_o
         |vpiActual:
         \_logic_net: (core_valid_o), line:61, parent:work@bsg_link_ddr_downstream
     |vpiPort:
     \_port: (yumi_i), parent:in_sipof
       |vpiName:yumi_i
       |vpiHighConn:
       \_ref_obj: (core_yumi_i), line:138
         |vpiName:core_yumi_i
         |vpiActual:
         \_logic_net: (core_yumi_i), line:62, parent:work@bsg_link_ddr_downstream
     |vpiInstance:
     \_module: work@bsg_link_ddr_downstream (work@bsg_link_ddr_downstream), file:<a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_ddr_downstream.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_ddr_downstream.v</a>, line:24
   |vpiGenScopeArray:
   \_gen_scope_array: (ch[0]), line:85, parent:work@bsg_link_ddr_downstream
     |vpiName:ch[0]
     |vpiFullName:work@bsg_link_ddr_downstream.ch[0]
     |vpiGenScope:
     \_gen_scope: , parent:ch[0]
       |vpiFullName:work@bsg_link_ddr_downstream.ch[0]
       |vpiNet:
       \_logic_net: (io_iddr_v_lo), line:87
         |vpiName:io_iddr_v_lo
         |vpiFullName:work@bsg_link_ddr_downstream.ch[0].io_iddr_v_lo
         |vpiNetType:36
       |vpiNet:
       \_logic_net: (io_iddr_data_bottom), line:88
         |vpiName:io_iddr_data_bottom
         |vpiFullName:work@bsg_link_ddr_downstream.ch[0].io_iddr_data_bottom
         |vpiNetType:36
         |vpiRange:
         \_range: , line:88
           |vpiLeftRange:
           \_constant: , line:88
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:88
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
       |vpiNet:
       \_logic_net: (io_iddr_data_top), line:91
         |vpiName:io_iddr_data_top
         |vpiFullName:work@bsg_link_ddr_downstream.ch[0].io_iddr_data_top
         |vpiNetType:36
         |vpiRange:
         \_range: , line:91
           |vpiLeftRange:
           \_constant: , line:91
             |vpiConstType:7
             |vpiDecompile:8
             |vpiSize:32
             |INT:8
           |vpiRightRange:
           \_constant: , line:91
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
       |vpiNet:
       \_logic_net: (io_iddr_v_lo), line:87
         |vpiName:io_iddr_v_lo
         |vpiFullName:work@bsg_link_ddr_downstream.ch[0].io_iddr_v_lo
         |vpiNetType:36
       |vpiNet:
       \_logic_net: (io_iddr_data_bottom), line:88
         |vpiName:io_iddr_data_bottom
         |vpiFullName:work@bsg_link_ddr_downstream.ch[0].io_iddr_data_bottom
         |vpiNetType:36
         |vpiRange:
         \_range: , line:88
           |vpiLeftRange:
           \_constant: , line:88
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:88
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
       |vpiNet:
       \_logic_net: (io_iddr_data_top), line:91
         |vpiName:io_iddr_data_top
         |vpiFullName:work@bsg_link_ddr_downstream.ch[0].io_iddr_data_top
         |vpiNetType:36
         |vpiRange:
         \_range: , line:91
           |vpiLeftRange:
           \_constant: , line:91
             |vpiConstType:7
             |vpiDecompile:8
             |vpiSize:32
             |INT:8
           |vpiRightRange:
           \_constant: , line:91
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
       |vpiModule:
       \_module: work@bsg_link_ddr_downstream.ch[0]::bsg_link_iddr_phy (iddr_data), file:<a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_ddr_downstream.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_ddr_downstream.v</a>, line:94
         |vpiDefName:work@bsg_link_ddr_downstream.ch[0]::bsg_link_iddr_phy
         |vpiName:iddr_data
         |vpiFullName:work@bsg_link_ddr_downstream.ch[0].iddr_data
         |vpiPort:
         \_port: (clk_i), parent:iddr_data
           |vpiName:clk_i
           |vpiHighConn:
           \_ref_obj: (io_clk_i), line:97
             |vpiName:io_clk_i
         |vpiPort:
         \_port: (data_i), parent:iddr_data
           |vpiName:data_i
           |vpiHighConn:
           \_operation: , line:98
             |vpiOpType:33
             |vpiOperand:
             \_bit_select: (io_valid_i), line:98
               |vpiName:io_valid_i
               |vpiIndex:
               \_constant: , line:98
                 |vpiDecompile:0
                 |INT:0
             |vpiOperand:
             \_bit_select: (io_data_i), line:98
               |vpiName:io_data_i
               |vpiIndex:
               \_constant: , line:98
                 |vpiDecompile:0
                 |INT:0
         |vpiPort:
         \_port: (data_r_o), parent:iddr_data
           |vpiName:data_r_o
           |vpiHighConn:
           \_operation: , line:99
             |vpiOpType:33
             |vpiOperand:
             \_operation: , line:99
               |vpiOpType:33
               |vpiOperand:
               \_ref_obj: (io_iddr_data_top), line:99
                 |vpiName:io_iddr_data_top
             |vpiOperand:
             \_operation: , line:100
               |vpiOpType:33
               |vpiOperand:
               \_ref_obj: (io_iddr_v_lo), line:100
                 |vpiName:io_iddr_v_lo
               |vpiOperand:
               \_ref_obj: (io_iddr_data_bottom), line:100
                 |vpiName:io_iddr_data_bottom
       |vpiModule:
       \_module: work@bsg_link_ddr_downstream.ch[0]::bsg_link_source_sync_downstream (downstream), file:<a href="../../../../third_party/cores/basejump_stl/bsg_link/bsg_link_ddr_downstream.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_link/bsg_link_ddr_downstream.v</a>, line:103
         |vpiDefName:work@bsg_link_ddr_downstream.ch[0]::bsg_link_source_sync_downstream
         |vpiName:downstream
         |vpiFullName:work@bsg_link_ddr_downstream.ch[0].downstream
         |vpiPort:
         \_port: (core_clk_i), parent:downstream
           |vpiName:core_clk_i
           |vpiHighConn:
           \_ref_obj: (core_clk_i), line:108
             |vpiName:core_clk_i
         |vpiPort:
         \_port: (core_link_reset_i), parent:downstream
           |vpiName:core_link_reset_i
           |vpiHighConn:
           \_ref_obj: (core_link_reset_i), line:109
             |vpiName:core_link_reset_i
         |vpiPort:
         \_port: (io_link_reset_i), parent:downstream
           |vpiName:io_link_reset_i
           |vpiHighConn:
           \_ref_obj: (io_link_reset_i), line:110
             |vpiName:io_link_reset_i
         |vpiPort:
         \_port: (io_clk_i), parent:downstream
           |vpiName:io_clk_i
           |vpiHighConn:
           \_ref_obj: (io_clk_i), line:113
             |vpiName:io_clk_i
         |vpiPort:
         \_port: (io_data_i), parent:downstream
           |vpiName:io_data_i
           |vpiHighConn:
           \_operation: , line:114
             |vpiOpType:33
             |vpiOperand:
             \_part_select: , line:114, parent:io_iddr_data_top
               |vpiConstantSelect:1
               |vpiParent:
               \_ref_obj: (io_iddr_data_top)
               |vpiLeftRange:
               \_operation: , line:114
                 |vpiOpType:11
                 |vpiOperand:
                 \_operation: , line:114
                   |vpiOpType:11
                   |vpiOperand:
                   \_constant: , line:114
                     |vpiDecompile:16
                     |INT:16
                   |vpiOperand:
                   \_constant: , line:114
                     |vpiDecompile:8
                     |INT:8
                 |vpiOperand:
                 \_constant: , line:114
                   |vpiConstType:7
                   |vpiDecompile:1
                   |vpiSize:32
                   |INT:1
               |vpiRightRange:
               \_constant: , line:114
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
             |vpiOperand:
             \_ref_obj: (io_iddr_data_bottom), line:114
               |vpiName:io_iddr_data_bottom
         |vpiPort:
         \_port: (io_valid_i), parent:downstream
           |vpiName:io_valid_i
           |vpiHighConn:
           \_ref_obj: (io_iddr_v_lo), line:115
             |vpiName:io_iddr_v_lo
             |vpiActual:
             \_logic_net: (io_iddr_v_lo), line:87
         |vpiPort:
         \_port: (core_token_r_o), parent:downstream
           |vpiName:core_token_r_o
           |vpiHighConn:
           \_ref_obj: (core_token_r_o), line:116
             |vpiName:core_token_r_o
         |vpiPort:
         \_port: (core_data_o), parent:downstream
           |vpiName:core_data_o
           |vpiHighConn:
           \_ref_obj: (core_sipo_data_li), line:119
             |vpiName:core_sipo_data_li
         |vpiPort:
         \_port: (core_valid_o), parent:downstream
           |vpiName:core_valid_o
           |vpiHighConn:
           \_ref_obj: (core_sipo_valid_li), line:120
             |vpiName:core_sipo_valid_li
         |vpiPort:
         \_port: (core_yumi_i), parent:downstream
           |vpiName:core_yumi_i
           |vpiHighConn:
           \_ref_obj: (core_sipo_yumi_lo), line:121
             |vpiName:core_sipo_yumi_lo
       |vpiParameter:
       \_parameter: (i), line:84
         |vpiName:i
         |INT:0
   |vpiNet:
   \_logic_net: (core_clk_i), line:55, parent:work@bsg_link_ddr_downstream
   |vpiNet:
   \_logic_net: (core_link_reset_i), line:56, parent:work@bsg_link_ddr_downstream
   |vpiNet:
   \_logic_net: (io_link_reset_i), line:58, parent:work@bsg_link_ddr_downstream
   |vpiNet:
   \_logic_net: (core_data_o), line:60, parent:work@bsg_link_ddr_downstream
   |vpiNet:
   \_logic_net: (core_valid_o), line:61, parent:work@bsg_link_ddr_downstream
   |vpiNet:
   \_logic_net: (core_yumi_i), line:62, parent:work@bsg_link_ddr_downstream
   |vpiNet:
   \_logic_net: (io_clk_i), line:67, parent:work@bsg_link_ddr_downstream
   |vpiNet:
   \_logic_net: (io_data_i), line:68, parent:work@bsg_link_ddr_downstream
   |vpiNet:
   \_logic_net: (io_valid_i), line:69, parent:work@bsg_link_ddr_downstream
   |vpiNet:
   \_logic_net: (core_token_r_o), line:70, parent:work@bsg_link_ddr_downstream
   |vpiNet:
   \_logic_net: (core_sipo_ready_lo), line:74, parent:work@bsg_link_ddr_downstream
   |vpiNet:
   \_logic_net: (core_sipo_yumi_lo), line:74, parent:work@bsg_link_ddr_downstream
     |vpiName:core_sipo_yumi_lo
     |vpiFullName:work@bsg_link_ddr_downstream.core_sipo_yumi_lo
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (core_sipo_data_li), line:75, parent:work@bsg_link_ddr_downstream
   |vpiNet:
   \_logic_net: (core_sipo_valid_li), line:78, parent:work@bsg_link_ddr_downstream
     |vpiName:core_sipo_valid_li
     |vpiFullName:work@bsg_link_ddr_downstream.core_sipo_valid_li
     |vpiNetType:36
     |vpiRange:
     \_range: , line:78
       |vpiLeftRange:
       \_constant: , line:78
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
       |vpiRightRange:
       \_constant: , line:78
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiParameter:
   \_parameter: (channel_width_p), line:31
     |vpiName:channel_width_p
     |INT:8
   |vpiParameter:
   \_parameter: (ddr_width_lp), line:50
     |vpiName:ddr_width_lp
     |INT:16
   |vpiParameter:
   \_parameter: (lg_credit_to_token_decimation_p), line:43
     |vpiName:lg_credit_to_token_decimation_p
     |INT:3
   |vpiParameter:
   \_parameter: (lg_fifo_depth_p), line:38
     |vpiName:lg_fifo_depth_p
     |INT:6
   |vpiParameter:
   \_parameter: (num_channels_p), line:33
     |vpiName:num_channels_p
     |INT:1
   |vpiParameter:
   \_parameter: (sipo_ratio_lp), line:51
     |vpiName:sipo_ratio_lp
     |INT:0
   |vpiParameter:
   \_parameter: (use_extra_data_bit_p), line:49
     |vpiName:use_extra_data_bit_p
     |INT:0
   |vpiParameter:
   \_parameter: (width_p), line:29
     |vpiName:width_p
     |STRING:&#34;inv&#34;
Object: \work_bsg_link_ddr_downstream of type 3000
Object: \work_bsg_link_ddr_downstream of type 32
Object: \core_clk_i of type 44
Object: \core_link_reset_i of type 44
Object: \io_link_reset_i of type 44
Object: \core_data_o of type 44
Object: \core_valid_o of type 44
Object: \core_yumi_i of type 44
Object: \io_clk_i of type 44
Object: \io_data_i of type 44
Object: \io_valid_i of type 44
Object: \core_token_r_o of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \in_sipof of type 32
Object: \clk_i of type 44
Object: \reset_i of type 44
Object: \v_i of type 44
Object: \ready_o of type 44
Object: \data_i of type 44
Object: \data_o of type 44
Object: \v_o of type 44
Object: \yumi_i of type 44
Object: \ch[0] of type 133
Object:  of type 134
Object: \i of type 41
Object: \channel_width_p of type 41
Object: \ddr_width_lp of type 41
Object: \lg_credit_to_token_decimation_p of type 41
Object: \lg_fifo_depth_p of type 41
Object: \num_channels_p of type 41
Object: \sipo_ratio_lp of type 41
Object: \use_extra_data_bit_p of type 41
Object: \width_p of type 41
ERROR: Encountered unhandled parameter format: 8

</pre>
</body>