Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Fri Jun  6 13:13:15 2025
| Host              : DESKTOP-U9NB2CD running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xcku3p-ffva676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Routed
| Temperature Grade : I
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
DPIR-2     Warning   Asynchronous driver check                 291         
TIMING-9   Warning   Unknown CDC Logic                         1           
TIMING-10  Warning   Missing property on synchronizer          1           
TIMING-18  Warning   Missing input or output delay             24          
TIMING-24  Warning   Overridden Max delay datapath only        4           
XDCH-2     Warning   Same min and max delay values on IO port  43          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.812        0.000                      0                22025        0.013        0.000                      0                22025        0.750        0.000                       0                 11049  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
ftdi_clk                 {0.000 5.000}        10.000          100.000         
sysclk_p                 {0.000 2.500}        5.000           200.000         
  clk_out1_sys_clk_mmcm  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ftdi_clk                       0.812        0.000                      0                  579        0.034        0.000                      0                  579        4.458        0.000                       0                   273  
sysclk_p                                                                                                                                                                   0.750        0.000                       0                     1  
  clk_out1_sys_clk_mmcm        1.924        0.000                      0                21446        0.013        0.000                      0                21446        1.958        0.000                       0                 10775  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                                        clk_out1_sys_clk_mmcm  
(none)                 ftdi_clk               clk_out1_sys_clk_mmcm  
(none)                                        ftdi_clk               
(none)                 clk_out1_sys_clk_mmcm  ftdi_clk               


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                                                               
(none)                 ftdi_clk                                      
(none)                                        clk_out1_sys_clk_mmcm  
(none)                                        ftdi_clk               


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ftdi_clk
  To Clock:  ftdi_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.812ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[3]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        6.959ns  (logic 5.584ns (80.237%)  route 1.375ns (19.763%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.944ns = ( 6.944 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.028ns (routing 0.171ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.028     6.944                         ft600_send_recv/CLK
    SLICE_X0Y151         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y151         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     7.023 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          1.375     8.399                         ftdi_data_io_IOBUF[3]_inst/T
    B15                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      5.505    13.903 r                       ftdi_data_io_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.903                         ftdi_data_io[3]
    B15                                                               r                       ftdi_data_io[3] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -13.903                           
  -------------------------------------------------------------------
                         slack                                  0.812                           

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[6]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        6.928ns  (logic 5.569ns (80.376%)  route 1.360ns (19.624%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.944ns = ( 6.944 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.028ns (routing 0.171ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.028     6.944                         ft600_send_recv/CLK
    SLICE_X0Y151         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y151         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     7.023 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          1.360     8.383                         ftdi_data_io_IOBUF[6]_inst/T
    D13                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      5.490    13.873 r                       ftdi_data_io_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.873                         ftdi_data_io[6]
    D13                                                               r                       ftdi_data_io[6] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -13.873                           
  -------------------------------------------------------------------
                         slack                                  0.842                           

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[4]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        6.895ns  (logic 5.586ns (81.025%)  route 1.308ns (18.975%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.944ns = ( 6.944 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.028ns (routing 0.171ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.028     6.944                         ft600_send_recv/CLK
    SLICE_X0Y151         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y151         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     7.023 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          1.308     8.332                         ftdi_data_io_IOBUF[4]_inst/T
    B14                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      5.507    13.839 r                       ftdi_data_io_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.839                         ftdi_data_io[4]
    B14                                                               r                       ftdi_data_io[4] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -13.839                           
  -------------------------------------------------------------------
                         slack                                  0.876                           

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[2]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        6.891ns  (logic 5.594ns (81.172%)  route 1.297ns (18.828%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.944ns = ( 6.944 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.028ns (routing 0.171ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.028     6.944                         ft600_send_recv/CLK
    SLICE_X0Y151         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y151         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     7.023 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          1.297     8.321                         ftdi_data_io_IOBUF[2]_inst/T
    A15                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      5.515    13.835 r                       ftdi_data_io_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.835                         ftdi_data_io[2]
    A15                                                               r                       ftdi_data_io[2] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -13.835                           
  -------------------------------------------------------------------
                         slack                                  0.879                           

Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[1]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        6.887ns  (logic 5.566ns (80.817%)  route 1.321ns (19.183%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.944ns = ( 6.944 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.028ns (routing 0.171ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.028     6.944                         ft600_send_recv/CLK
    SLICE_X0Y151         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y151         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     7.023 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          1.321     8.345                         ftdi_data_io_IOBUF[1]_inst/T
    D15                  OBUFT (TriStatD_OUTBUF_HPIOB_SNGL_T_O)
                                                      5.487    13.832 r                       ftdi_data_io_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.832                         ftdi_data_io[1]
    D15                                                               r                       ftdi_data_io[1] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -13.832                           
  -------------------------------------------------------------------
                         slack                                  0.883                           

Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[7]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        6.887ns  (logic 5.566ns (80.816%)  route 1.321ns (19.184%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.944ns = ( 6.944 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.028ns (routing 0.171ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.028     6.944                         ft600_send_recv/CLK
    SLICE_X0Y151         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y151         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     7.023 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          1.321     8.345                         ftdi_data_io_IOBUF[7]_inst/T
    C13                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      5.487    13.831 r                       ftdi_data_io_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.831                         ftdi_data_io[7]
    C13                                                               r                       ftdi_data_io[7] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -13.831                           
  -------------------------------------------------------------------
                         slack                                  0.883                           

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[9]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        6.853ns  (logic 5.572ns (81.306%)  route 1.281ns (18.694%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.944ns = ( 6.944 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.028ns (routing 0.171ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.028     6.944                         ft600_send_recv/CLK
    SLICE_X0Y151         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y151         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     7.023 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          1.281     8.305                         ftdi_data_io_IOBUF[9]_inst/T
    C12                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      5.493    13.798 r                       ftdi_data_io_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.798                         ftdi_data_io[9]
    C12                                                               r                       ftdi_data_io[9] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -13.798                           
  -------------------------------------------------------------------
                         slack                                  0.917                           

Slack (MET) :             0.942ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[5]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        6.828ns  (logic 5.588ns (81.836%)  route 1.240ns (18.164%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.944ns = ( 6.944 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.028ns (routing 0.171ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.028     6.944                         ft600_send_recv/CLK
    SLICE_X0Y151         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y151         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     7.023 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          1.240     8.264                         ftdi_data_io_IOBUF[5]_inst/T
    A14                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      5.509    13.772 r                       ftdi_data_io_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.772                         ftdi_data_io[5]
    A14                                                               r                       ftdi_data_io[5] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -13.772                           
  -------------------------------------------------------------------
                         slack                                  0.942                           

Slack (MET) :             1.056ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[11]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        6.715ns  (logic 5.577ns (83.056%)  route 1.138ns (16.944%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.944ns = ( 6.944 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.028ns (routing 0.171ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.028     6.944                         ft600_send_recv/CLK
    SLICE_X0Y151         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y151         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     7.023 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          1.138     8.161                         ftdi_data_io_IOBUF[11]_inst/T
    B12                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      5.498    13.659 r                       ftdi_data_io_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.659                         ftdi_data_io[11]
    B12                                                               r                       ftdi_data_io[11] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -13.659                           
  -------------------------------------------------------------------
                         slack                                  1.056                           

Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[10]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        6.657ns  (logic 5.594ns (84.019%)  route 1.064ns (15.981%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.944ns = ( 6.944 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.028ns (routing 0.171ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.028     6.944                         ft600_send_recv/CLK
    SLICE_X0Y151         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y151         FDPE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     7.023 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          1.064     8.087                         ftdi_data_io_IOBUF[10]_inst/T
    A12                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      5.515    13.602 r                       ftdi_data_io_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.602                         ftdi_data_io[10]
    A12                                                               r                       ftdi_data_io[10] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -13.602                           
  -------------------------------------------------------------------
                         slack                                  1.113                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 ftdi_txe_n_i
                            (input port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft600_send_recv/ftdi_be_tx_en_reg/D
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@5.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        1.789ns  (logic 0.314ns (17.553%)  route 1.475ns (82.447%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.250ns
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 6.944 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.028ns (routing 0.171ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
                         input delay                  0.250     5.250                         
    B11                                               0.000     5.250 r                       ftdi_txe_n_i (IN)
                         net (fo=0)                   0.000     5.250                         ftdi_txe_n_i_IBUF_inst/I
    B11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.314     5.564 r                       ftdi_txe_n_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.564                         ftdi_txe_n_i_IBUF_inst/OUT
    B11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     5.564 r                       ftdi_txe_n_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           1.475     7.039                         ft600_send_recv/ftdi_txe_n_i_IBUF
    SLICE_X0Y151         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_be_tx_en_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.028     6.944                         ft600_send_recv/CLK
    SLICE_X0Y151         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_be_tx_en_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     6.944                           
    SLICE_X0Y151         FDPE (Hold_HFF_SLICEL_C_D)
                                                      0.060     7.004    pblock_1               ft600_send_recv/ftdi_be_tx_en_reg
  -------------------------------------------------------------------
                         required time                         -7.004                           
                         arrival time                           7.039                           
  -------------------------------------------------------------------
                         slack                                  0.034                           

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 ftdi_txe_n_i
                            (input port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft600_send_recv/ftdi_data_tx_en_reg/D
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@5.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        1.789ns  (logic 0.314ns (17.553%)  route 1.475ns (82.447%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.250ns
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 6.944 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.028ns (routing 0.171ns, distribution 0.857ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
                         input delay                  0.250     5.250                         
    B11                                               0.000     5.250 r                       ftdi_txe_n_i (IN)
                         net (fo=0)                   0.000     5.250                         ftdi_txe_n_i_IBUF_inst/I
    B11                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.314     5.564 r                       ftdi_txe_n_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.564                         ftdi_txe_n_i_IBUF_inst/OUT
    B11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     5.564 r                       ftdi_txe_n_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=8, routed)           1.475     7.039                         ft600_send_recv/ftdi_txe_n_i_IBUF
    SLICE_X0Y151         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.028     6.944                         ft600_send_recv/CLK
    SLICE_X0Y151         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     6.944                           
    SLICE_X0Y151         FDPE (Hold_GFF_SLICEL_C_D)
                                                      0.060     7.004    pblock_1               ft600_send_recv/ftdi_data_tx_en_reg
  -------------------------------------------------------------------
                         required time                         -7.004                           
                         arrival time                           7.039                           
  -------------------------------------------------------------------
                         slack                                  0.034                           

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ft600_send_recv/reg_ftdi_data_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_from_ft600_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.039ns (29.771%)  route 0.092ns (70.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Net Delay (Source):      0.585ns (routing 0.096ns, distribution 0.489ns)
  Clock Net Delay (Destination): 0.673ns (routing 0.108ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.585     0.940                         ft600_send_recv/CLK
    SLICE_X0Y132         FDRE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_i_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y132         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.979 r  pblock_1             ft600_send_recv/reg_ftdi_data_i_reg[6]/Q
                         net (fo=1, routed)           0.092     1.071                         reg_ftdi_data_i[6]
    SLICE_X2Y134         FDRE                                         r                       data_from_ft600_r_reg[6]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.673     1.253                         ftdi_clk_i_IBUF_BUFG
    SLICE_X2Y134         FDRE                                         r                       data_from_ft600_r_reg[6]/C
                         clock pessimism             -0.263     0.990                           
    SLICE_X2Y134         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.036                           data_from_ft600_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.036                           
                         arrival time                           1.071                           
  -------------------------------------------------------------------
                         slack                                  0.035                           

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.038ns (39.546%)  route 0.058ns (60.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Net Delay (Source):      0.592ns (routing 0.096ns, distribution 0.496ns)
  Clock Net Delay (Destination): 0.675ns (routing 0.108ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.592     0.947                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y139         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y139         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.985 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[10]/Q
                         net (fo=3, routed)           0.058     1.043                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus2[10]
    SLICE_X2Y139         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.675     1.256                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y139         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]/C
                         clock pessimism             -0.299     0.956                           
    SLICE_X2Y139         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.003    pblock_1               input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.003                           
                         arrival time                           1.043                           
  -------------------------------------------------------------------
                         slack                                  0.040                           

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 output_memory/output_ram_rd_addr_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_memory/output_ram_rd_addr_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@5.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.094ns  (logic 0.060ns (64.046%)  route 0.034ns (35.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 6.284 - 5.000 ) 
    Source Clock Delay      (SCD):    0.970ns = ( 5.970 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Net Delay (Source):      0.615ns (routing 0.096ns, distribution 0.519ns)
  Clock Net Delay (Destination): 0.703ns (routing 0.108ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.615     5.970                         output_memory/CLK
    SLICE_X14Y168        FDCE                                         r  pblock_1             output_memory/output_ram_rd_addr_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X14Y168        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     6.009 r  pblock_1             output_memory/output_ram_rd_addr_reg[9]/Q
                         net (fo=6, routed)           0.027     6.036                         output_memory/output_ram_rd_addr_reg_n_0_[9]
    SLICE_X14Y168        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.021     6.057 r  pblock_1             output_memory/output_ram_rd_addr[10]_i_1/O
                         net (fo=1, routed)           0.007     6.064                         output_memory/output_ram_rd_addr[10]_i_1_n_0
    SLICE_X14Y168        FDCE                                         r  pblock_1             output_memory/output_ram_rd_addr_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.703     6.284                         output_memory/CLK
    SLICE_X14Y168        FDCE                                         r  pblock_1             output_memory/output_ram_rd_addr_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.308     5.976                           
    SLICE_X14Y168        FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     6.023    pblock_1               output_memory/output_ram_rd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.023                           
                         arrival time                           6.064                           
  -------------------------------------------------------------------
                         slack                                  0.041                           

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 ft600_send_recv/reg_ftdi_data_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_from_ft600_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.039ns (27.857%)  route 0.101ns (72.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Net Delay (Source):      0.576ns (routing 0.096ns, distribution 0.480ns)
  Clock Net Delay (Destination): 0.667ns (routing 0.108ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.576     0.931                         ft600_send_recv/CLK
    SLICE_X0Y144         FDRE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_i_reg[11]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y144         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.970 r  pblock_1             ft600_send_recv/reg_ftdi_data_i_reg[11]/Q
                         net (fo=1, routed)           0.101     1.071                         reg_ftdi_data_i[11]
    SLICE_X2Y144         FDRE                                         r                       data_from_ft600_r_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.667     1.247                         ftdi_clk_i_IBUF_BUFG
    SLICE_X2Y144         FDRE                                         r                       data_from_ft600_r_reg[11]/C
                         clock pessimism             -0.263     0.984                           
    SLICE_X2Y144         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.030                           data_from_ft600_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.030                           
                         arrival time                           1.071                           
  -------------------------------------------------------------------
                         slack                                  0.041                           

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.058ns (24.505%)  route 0.179ns (75.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Net Delay (Source):      0.919ns (routing 0.155ns, distribution 0.764ns)
  Clock Net Delay (Destination): 1.162ns (routing 0.171ns, distribution 0.991ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.919     1.543                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clka
    SLICE_X5Y147         FDRE                                         r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X5Y147         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.601 r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=2, routed)           0.179     1.779                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/POR_A
    RAMB36_X0Y29         RAMB36E2                                     r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.162     2.078                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y29         RAMB36E2                                     r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.353     1.725                           
    RAMB36_X0Y29         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.011     1.736    pblock_1               input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.736                           
                         arrival time                           1.779                           
  -------------------------------------------------------------------
                         slack                                  0.043                           

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ft600_send_recv/led_update_counter_reg[13]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft600_send_recv/led_update_counter_reg[14]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@5.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.095ns  (logic 0.053ns (55.735%)  route 0.042ns (44.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 6.243 - 5.000 ) 
    Source Clock Delay      (SCD):    0.934ns = ( 5.934 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Net Delay (Source):      0.579ns (routing 0.096ns, distribution 0.483ns)
  Clock Net Delay (Destination): 0.662ns (routing 0.108ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.579     5.934                         ft600_send_recv/CLK
    SLICE_X2Y154         FDCE                                         r  pblock_1             ft600_send_recv/led_update_counter_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y154         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     5.973 r  pblock_1             ft600_send_recv/led_update_counter_reg[13]/Q
                         net (fo=3, routed)           0.025     5.998                         ft600_send_recv/led_update_counter[13]
    SLICE_X2Y154         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     6.012 r  pblock_1             ft600_send_recv/led_update_counter[14]_i_1/O
                         net (fo=1, routed)           0.017     6.029                         ft600_send_recv/led_update_counter_1[14]
    SLICE_X2Y154         FDCE                                         r  pblock_1             ft600_send_recv/led_update_counter_reg[14]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.662     6.243                         ft600_send_recv/CLK
    SLICE_X2Y154         FDCE                                         r  pblock_1             ft600_send_recv/led_update_counter_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.303     5.940                           
    SLICE_X2Y154         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     5.986    pblock_1               ft600_send_recv/led_update_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.986                           
                         arrival time                           6.029                           
  -------------------------------------------------------------------
                         slack                                  0.043                           

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 ft600_send_recv/led_update_counter_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft600_send_recv/led_update_counter_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@5.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.429%)  route 0.042ns (43.571%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns = ( 6.243 - 5.000 ) 
    Source Clock Delay      (SCD):    0.934ns = ( 5.934 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Net Delay (Source):      0.579ns (routing 0.096ns, distribution 0.483ns)
  Clock Net Delay (Destination): 0.662ns (routing 0.108ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.579     5.934                         ft600_send_recv/CLK
    SLICE_X2Y154         FDCE                                         r  pblock_1             ft600_send_recv/led_update_counter_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y154         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     5.973 r  pblock_1             ft600_send_recv/led_update_counter_reg[7]/Q
                         net (fo=4, routed)           0.027     5.999                         ft600_send_recv/led_update_counter[7]
    SLICE_X2Y154         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     6.014 r  pblock_1             ft600_send_recv/led_update_counter[7]_i_1/O
                         net (fo=1, routed)           0.015     6.029                         ft600_send_recv/led_update_counter_1[7]
    SLICE_X2Y154         FDCE                                         r  pblock_1             ft600_send_recv/led_update_counter_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.662     6.243                         ft600_send_recv/CLK
    SLICE_X2Y154         FDCE                                         r  pblock_1             ft600_send_recv/led_update_counter_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.303     5.940                           
    SLICE_X2Y154         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     5.986    pblock_1               ft600_send_recv/led_update_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.986                           
                         arrival time                           6.029                           
  -------------------------------------------------------------------
                         slack                                  0.044                           

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E2 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.058ns (23.417%)  route 0.190ns (76.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Net Delay (Source):      0.919ns (routing 0.155ns, distribution 0.764ns)
  Clock Net Delay (Destination): 1.169ns (routing 0.171ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.919     1.543                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clka
    SLICE_X5Y147         FDRE                                         r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X5Y147         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.601 r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=2, routed)           0.190     1.790                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/POR_A
    RAMB36_X0Y28         RAMB36E2                                     r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.169     2.085                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y28         RAMB36E2                                     r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.353     1.732                           
    RAMB36_X0Y28         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.011     1.743    pblock_1               input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.743                           
                         arrival time                           1.790                           
  -------------------------------------------------------------------
                         slack                                  0.047                           





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ftdi_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ftdi_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y27  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y28  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y28  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X1Y33  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X1Y34  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X1Y35  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X1Y36  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         10.000      8.710      BUFGCE_X0Y62  ftdi_clk_i_IBUF_BUFG_inst/I
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y27  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y27  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y28  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y28  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y28  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y28  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y27  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y27  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y28  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y28  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y28  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y28  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  sysclk_p
  To Clock:  sysclk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCM_X0Y3  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCM_X0Y3  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_mmcm
  To Clock:  clk_out1_sys_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        1.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.924ns  (required time - arrival time)
  Source:                 lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[179]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_sys_clk_mmcm rise@5.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 0.226ns (8.062%)  route 2.577ns (91.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 7.888 - 5.000 ) 
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.214ns (routing 0.170ns, distribution 1.044ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.155ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.214     2.532                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X12Y168        FDPE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y168        FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.610 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/Q
                         net (fo=10, routed)          0.072     2.682                         lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg_n_0_[0]
    SLICE_X12Y168        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     2.830 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_0[575]_i_1/O
                         net (fo=576, routed)         2.505     5.335                         lossy_comp_core/core_0/pixel_transpose/pixel_bank_0
    SLICE_X6Y189         FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[179]/CE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r                       
    D19                                               0.000     5.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     5.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.040     7.888                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X6Y189         FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[179]/C
                         clock pessimism             -0.516     7.372                           
                         clock uncertainty           -0.054     7.319                           
    SLICE_X6Y189         FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     7.259    pblock_1               lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[179]
  -------------------------------------------------------------------
                         required time                          7.259                           
                         arrival time                          -5.335                           
  -------------------------------------------------------------------
                         slack                                  1.924                           

Slack (MET) :             1.924ns  (required time - arrival time)
  Source:                 lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[188]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_sys_clk_mmcm rise@5.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 0.226ns (8.062%)  route 2.577ns (91.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 7.888 - 5.000 ) 
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.214ns (routing 0.170ns, distribution 1.044ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.155ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.214     2.532                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X12Y168        FDPE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y168        FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.610 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/Q
                         net (fo=10, routed)          0.072     2.682                         lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg_n_0_[0]
    SLICE_X12Y168        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     2.830 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_0[575]_i_1/O
                         net (fo=576, routed)         2.505     5.335                         lossy_comp_core/core_0/pixel_transpose/pixel_bank_0
    SLICE_X6Y189         FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[188]/CE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r                       
    D19                                               0.000     5.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     5.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.040     7.888                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X6Y189         FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[188]/C
                         clock pessimism             -0.516     7.372                           
                         clock uncertainty           -0.054     7.319                           
    SLICE_X6Y189         FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     7.259    pblock_1               lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[188]
  -------------------------------------------------------------------
                         required time                          7.259                           
                         arrival time                          -5.335                           
  -------------------------------------------------------------------
                         slack                                  1.924                           

Slack (MET) :             1.924ns  (required time - arrival time)
  Source:                 lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[260]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_sys_clk_mmcm rise@5.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 0.226ns (8.062%)  route 2.577ns (91.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 7.888 - 5.000 ) 
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.214ns (routing 0.170ns, distribution 1.044ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.155ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.214     2.532                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X12Y168        FDPE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y168        FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.610 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/Q
                         net (fo=10, routed)          0.072     2.682                         lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg_n_0_[0]
    SLICE_X12Y168        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     2.830 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_0[575]_i_1/O
                         net (fo=576, routed)         2.505     5.335                         lossy_comp_core/core_0/pixel_transpose/pixel_bank_0
    SLICE_X6Y189         FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[260]/CE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r                       
    D19                                               0.000     5.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     5.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.040     7.888                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X6Y189         FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[260]/C
                         clock pessimism             -0.516     7.372                           
                         clock uncertainty           -0.054     7.319                           
    SLICE_X6Y189         FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     7.259    pblock_1               lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[260]
  -------------------------------------------------------------------
                         required time                          7.259                           
                         arrival time                          -5.335                           
  -------------------------------------------------------------------
                         slack                                  1.924                           

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[305]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_sys_clk_mmcm rise@5.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.226ns (8.332%)  route 2.486ns (91.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 7.869 - 5.000 ) 
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.214ns (routing 0.170ns, distribution 1.044ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.155ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.214     2.532                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X12Y168        FDPE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y168        FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.610 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/Q
                         net (fo=10, routed)          0.072     2.682                         lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg_n_0_[0]
    SLICE_X12Y168        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     2.830 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_0[575]_i_1/O
                         net (fo=576, routed)         2.414     5.244                         lossy_comp_core/core_0/pixel_transpose/pixel_bank_0
    SLICE_X3Y189         FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[305]/CE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r                       
    D19                                               0.000     5.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     5.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.021     7.869                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X3Y189         FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[305]/C
                         clock pessimism             -0.516     7.353                           
                         clock uncertainty           -0.054     7.299                           
    SLICE_X3Y189         FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     7.239    pblock_1               lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[305]
  -------------------------------------------------------------------
                         required time                          7.239                           
                         arrival time                          -5.244                           
  -------------------------------------------------------------------
                         slack                                  1.995                           

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[377]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_sys_clk_mmcm rise@5.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.226ns (8.332%)  route 2.486ns (91.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 7.869 - 5.000 ) 
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.214ns (routing 0.170ns, distribution 1.044ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.155ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.214     2.532                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X12Y168        FDPE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y168        FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.610 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/Q
                         net (fo=10, routed)          0.072     2.682                         lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg_n_0_[0]
    SLICE_X12Y168        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     2.830 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_0[575]_i_1/O
                         net (fo=576, routed)         2.414     5.244                         lossy_comp_core/core_0/pixel_transpose/pixel_bank_0
    SLICE_X3Y189         FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[377]/CE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r                       
    D19                                               0.000     5.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     5.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.021     7.869                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X3Y189         FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[377]/C
                         clock pessimism             -0.516     7.353                           
                         clock uncertainty           -0.054     7.299                           
    SLICE_X3Y189         FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     7.239    pblock_1               lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[377]
  -------------------------------------------------------------------
                         required time                          7.239                           
                         arrival time                          -5.244                           
  -------------------------------------------------------------------
                         slack                                  1.995                           

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[449]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_sys_clk_mmcm rise@5.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.226ns (8.332%)  route 2.486ns (91.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 7.869 - 5.000 ) 
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.214ns (routing 0.170ns, distribution 1.044ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.155ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.214     2.532                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X12Y168        FDPE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y168        FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.610 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/Q
                         net (fo=10, routed)          0.072     2.682                         lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg_n_0_[0]
    SLICE_X12Y168        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     2.830 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_0[575]_i_1/O
                         net (fo=576, routed)         2.414     5.244                         lossy_comp_core/core_0/pixel_transpose/pixel_bank_0
    SLICE_X3Y189         FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[449]/CE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r                       
    D19                                               0.000     5.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     5.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.021     7.869                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X3Y189         FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[449]/C
                         clock pessimism             -0.516     7.353                           
                         clock uncertainty           -0.054     7.299                           
    SLICE_X3Y189         FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     7.239    pblock_1               lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[449]
  -------------------------------------------------------------------
                         required time                          7.239                           
                         arrival time                          -5.244                           
  -------------------------------------------------------------------
                         slack                                  1.995                           

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[521]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_sys_clk_mmcm rise@5.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.226ns (8.332%)  route 2.486ns (91.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 7.869 - 5.000 ) 
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.214ns (routing 0.170ns, distribution 1.044ns)
  Clock Net Delay (Destination): 1.021ns (routing 0.155ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.214     2.532                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X12Y168        FDPE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y168        FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.610 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/Q
                         net (fo=10, routed)          0.072     2.682                         lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg_n_0_[0]
    SLICE_X12Y168        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     2.830 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_0[575]_i_1/O
                         net (fo=576, routed)         2.414     5.244                         lossy_comp_core/core_0/pixel_transpose/pixel_bank_0
    SLICE_X3Y189         FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[521]/CE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r                       
    D19                                               0.000     5.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     5.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.021     7.869                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X3Y189         FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[521]/C
                         clock pessimism             -0.516     7.353                           
                         clock uncertainty           -0.054     7.299                           
    SLICE_X3Y189         FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     7.239    pblock_1               lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[521]
  -------------------------------------------------------------------
                         required time                          7.239                           
                         arrival time                          -5.244                           
  -------------------------------------------------------------------
                         slack                                  1.995                           

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[287]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_sys_clk_mmcm rise@5.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.226ns (8.327%)  route 2.488ns (91.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 7.892 - 5.000 ) 
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.214ns (routing 0.170ns, distribution 1.044ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.155ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.214     2.532                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X12Y168        FDPE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y168        FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.610 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/Q
                         net (fo=10, routed)          0.072     2.682                         lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg_n_0_[0]
    SLICE_X12Y168        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     2.830 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_0[575]_i_1/O
                         net (fo=576, routed)         2.416     5.246                         lossy_comp_core/core_0/pixel_transpose/pixel_bank_0
    SLICE_X5Y188         FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[287]/CE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r                       
    D19                                               0.000     5.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     5.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.044     7.892                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X5Y188         FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[287]/C
                         clock pessimism             -0.516     7.376                           
                         clock uncertainty           -0.054     7.323                           
    SLICE_X5Y188         FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     7.262    pblock_1               lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[287]
  -------------------------------------------------------------------
                         required time                          7.262                           
                         arrival time                          -5.246                           
  -------------------------------------------------------------------
                         slack                                  2.016                           

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[350]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_sys_clk_mmcm rise@5.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.226ns (8.327%)  route 2.488ns (91.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 7.892 - 5.000 ) 
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.214ns (routing 0.170ns, distribution 1.044ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.155ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.214     2.532                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X12Y168        FDPE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y168        FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.610 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/Q
                         net (fo=10, routed)          0.072     2.682                         lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg_n_0_[0]
    SLICE_X12Y168        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     2.830 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_0[575]_i_1/O
                         net (fo=576, routed)         2.416     5.246                         lossy_comp_core/core_0/pixel_transpose/pixel_bank_0
    SLICE_X5Y188         FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[350]/CE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r                       
    D19                                               0.000     5.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     5.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.044     7.892                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X5Y188         FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[350]/C
                         clock pessimism             -0.516     7.376                           
                         clock uncertainty           -0.054     7.323                           
    SLICE_X5Y188         FDCE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061     7.262    pblock_1               lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[350]
  -------------------------------------------------------------------
                         required time                          7.262                           
                         arrival time                          -5.246                           
  -------------------------------------------------------------------
                         slack                                  2.016                           

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[359]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_sys_clk_mmcm rise@5.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 0.226ns (8.327%)  route 2.488ns (91.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 7.892 - 5.000 ) 
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.214ns (routing 0.170ns, distribution 1.044ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.155ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.214     2.532                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X12Y168        FDPE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y168        FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.610 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg[0]/Q
                         net (fo=10, routed)          0.072     2.682                         lossy_comp_core/core_0/pixel_transpose/FSM_onehot_wr_state_r_reg_n_0_[0]
    SLICE_X12Y168        LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     2.830 r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_0[575]_i_1/O
                         net (fo=576, routed)         2.416     5.246                         lossy_comp_core/core_0/pixel_transpose/pixel_bank_0
    SLICE_X5Y188         FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[359]/CE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      5.000     5.000 r                       
    D19                                               0.000     5.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     5.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.044     7.892                         lossy_comp_core/core_0/pixel_transpose/clk_out1
    SLICE_X5Y188         FDCE                                         r  pblock_1             lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[359]/C
                         clock pessimism             -0.516     7.376                           
                         clock uncertainty           -0.054     7.323                           
    SLICE_X5Y188         FDCE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061     7.262    pblock_1               lossy_comp_core/core_0/pixel_transpose/pixel_bank_0_reg[359]
  -------------------------------------------------------------------
                         required time                          7.262                           
                         arrival time                          -5.246                           
  -------------------------------------------------------------------
                         slack                                  2.016                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_1/row_dct/layer_2_delay/shift_reg_reg[20][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lossy_comp_core/core_1/row_dct/layer_2_delay/shift_reg_reg[20][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.058ns (46.400%)  route 0.067ns (53.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Net Delay (Source):      1.049ns (routing 0.155ns, distribution 0.894ns)
  Clock Net Delay (Destination): 1.219ns (routing 0.170ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.049     2.897                         lossy_comp_core/core_1/row_dct/layer_2_delay/clk_out1
    SLICE_X13Y153        FDCE                                         r  pblock_1             lossy_comp_core/core_1/row_dct/layer_2_delay/shift_reg_reg[20][0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X13Y153        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.955 r  pblock_1             lossy_comp_core/core_1/row_dct/layer_2_delay/shift_reg_reg[20][0]/Q
                         net (fo=1, routed)           0.067     3.022                         lossy_comp_core/core_1/row_dct/layer_2_delay/shift_reg_reg_n_0_[20][0]
    SLICE_X13Y154        FDCE                                         r  pblock_1             lossy_comp_core/core_1/row_dct/layer_2_delay/shift_reg_reg[20][1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.219     2.537                         lossy_comp_core/core_1/row_dct/layer_2_delay/clk_out1
    SLICE_X13Y154        FDCE                                         r  pblock_1             lossy_comp_core/core_1/row_dct/layer_2_delay/shift_reg_reg[20][1]/C
                         clock pessimism              0.410     2.947                           
    SLICE_X13Y154        FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.009    pblock_1               lossy_comp_core/core_1/row_dct/layer_2_delay/shift_reg_reg[20][1]
  -------------------------------------------------------------------
                         required time                         -3.009                           
                         arrival time                           3.022                           
  -------------------------------------------------------------------
                         slack                                  0.013                           

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_1/pixel_transpose/pixel_bank_0_reg[257]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lossy_comp_core/core_1/pixel_transpose/pixel_bank_0_reg[185]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.081ns (45.511%)  route 0.097ns (54.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.565ns
    Source Clock Delay      (SCD):    2.924ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Net Delay (Source):      1.076ns (routing 0.155ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.247ns (routing 0.170ns, distribution 1.077ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.076     2.924                         lossy_comp_core/core_1/pixel_transpose/clk_out1
    SLICE_X23Y143        FDCE                                         r  pblock_1             lossy_comp_core/core_1/pixel_transpose/pixel_bank_0_reg[257]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X23Y143        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.982 r  pblock_1             lossy_comp_core/core_1/pixel_transpose/pixel_bank_0_reg[257]/Q
                         net (fo=2, routed)           0.067     3.049                         lossy_comp_core/core_1/pixel_transpose/in4[185]
    SLICE_X25Y143        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.023     3.072 r  pblock_1             lossy_comp_core/core_1/pixel_transpose/pixel_bank_0[185]_i_1__0/O
                         net (fo=1, routed)           0.030     3.102                         lossy_comp_core/core_1/pixel_transpose/pixel_bank_0[185]_i_1__0_n_0
    SLICE_X25Y143        FDCE                                         r  pblock_1             lossy_comp_core/core_1/pixel_transpose/pixel_bank_0_reg[185]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.247     2.565                         lossy_comp_core/core_1/pixel_transpose/clk_out1
    SLICE_X25Y143        FDCE                                         r  pblock_1             lossy_comp_core/core_1/pixel_transpose/pixel_bank_0_reg[185]/C
                         clock pessimism              0.462     3.027                           
    SLICE_X25Y143        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.060     3.087    pblock_1               lossy_comp_core/core_1/pixel_transpose/pixel_bank_0_reg[185]
  -------------------------------------------------------------------
                         required time                         -3.087                           
                         arrival time                           3.102                           
  -------------------------------------------------------------------
                         slack                                  0.015                           

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_0/row_dct/layer_2_delay/shift_reg_reg[29][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lossy_comp_core/core_0/row_dct/layer_2_delay/shift_reg_reg[29][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.058ns (46.032%)  route 0.068ns (53.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    2.895ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Net Delay (Source):      1.047ns (routing 0.155ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.170ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.047     2.895                         lossy_comp_core/core_0/row_dct/layer_2_delay/clk_out1
    SLICE_X8Y185         FDCE                                         r  pblock_1             lossy_comp_core/core_0/row_dct/layer_2_delay/shift_reg_reg[29][0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X8Y185         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.953 r  pblock_1             lossy_comp_core/core_0/row_dct/layer_2_delay/shift_reg_reg[29][0]/Q
                         net (fo=1, routed)           0.068     3.021                         lossy_comp_core/core_0/row_dct/layer_2_delay/shift_reg_reg_n_0_[29][0]
    SLICE_X8Y186         FDCE                                         r  pblock_1             lossy_comp_core/core_0/row_dct/layer_2_delay/shift_reg_reg[29][1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.216     2.534                         lossy_comp_core/core_0/row_dct/layer_2_delay/clk_out1
    SLICE_X8Y186         FDCE                                         r  pblock_1             lossy_comp_core/core_0/row_dct/layer_2_delay/shift_reg_reg[29][1]/C
                         clock pessimism              0.410     2.944                           
    SLICE_X8Y186         FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     3.006    pblock_1               lossy_comp_core/core_0/row_dct/layer_2_delay/shift_reg_reg[29][1]
  -------------------------------------------------------------------
                         required time                         -3.006                           
                         arrival time                           3.021                           
  -------------------------------------------------------------------
                         slack                                  0.016                           

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[77][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[77][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.057ns (23.750%)  route 0.183ns (76.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Net Delay (Source):      1.072ns (routing 0.155ns, distribution 0.917ns)
  Clock Net Delay (Destination): 1.250ns (routing 0.170ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.072     2.920                         lossy_comp_core/core_2/quantizer/data_reg/clk_out1
    SLICE_X16Y184        FDCE                                         r  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[77][1]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X16Y184        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     2.977 r  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[77][1]/Q
                         net (fo=1, routed)           0.183     3.160                         lossy_comp_core/core_2/quantizer/data_reg/p_77_out[2]
    SLICE_X16Y179        FDCE                                         r  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[77][2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.250     2.568                         lossy_comp_core/core_2/quantizer/data_reg/clk_out1
    SLICE_X16Y179        FDCE                                         r  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[77][2]/C
                         clock pessimism              0.516     3.084                           
    SLICE_X16Y179        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.060     3.144    pblock_1               lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[77][2]
  -------------------------------------------------------------------
                         required time                         -3.144                           
                         arrival time                           3.160                           
  -------------------------------------------------------------------
                         slack                                  0.017                           

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 gen_image_statistics.image_statistics_core/input_sipo/gen_shift_reg.data_x_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.060ns (32.715%)  route 0.123ns (67.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.581ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Net Delay (Source):      1.089ns (routing 0.155ns, distribution 0.934ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.170ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.089     2.937                         gen_image_statistics.image_statistics_core/input_sipo/clk_out1
    SLICE_X23Y122        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/gen_shift_reg.data_x_reg[22]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X23Y122        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     2.997 r  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/gen_shift_reg.data_x_reg[22]/Q
                         net (fo=2, routed)           0.123     3.121                         gen_image_statistics.image_statistics_core/input_sipo/data_x[22]
    SLICE_X25Y123        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[22]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.263     2.581                         gen_image_statistics.image_statistics_core/input_sipo/clk_out1
    SLICE_X25Y123        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[22]/C
                         clock pessimism              0.463     3.043                           
    SLICE_X25Y123        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.060     3.103    pblock_1               gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.103                           
                         arrival time                           3.121                           
  -------------------------------------------------------------------
                         slack                                  0.018                           

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 gen_image_statistics.image_statistics_core/statistics_core_gradient/htsum_shifted_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gen_image_statistics.image_statistics_core/statistics_core_gradient/mean_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.060ns (46.154%)  route 0.070ns (53.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.555ns
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Net Delay (Source):      1.065ns (routing 0.155ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.170ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.065     2.913                         gen_image_statistics.image_statistics_core/statistics_core_gradient/clk_out1
    SLICE_X11Y126        FDRE                                         r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_gradient/htsum_shifted_reg[12]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X11Y126        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.973 r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_gradient/htsum_shifted_reg[12]/Q
                         net (fo=1, routed)           0.070     3.043                         gen_image_statistics.image_statistics_core/statistics_core_gradient/htsum_shifted[12]
    SLICE_X11Y127        FDRE                                         r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_gradient/mean_r_reg[12]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.237     2.555                         gen_image_statistics.image_statistics_core/statistics_core_gradient/clk_out1
    SLICE_X11Y127        FDRE                                         r  pblock_1             gen_image_statistics.image_statistics_core/statistics_core_gradient/mean_r_reg[12]/C
                         clock pessimism              0.409     2.964                           
    SLICE_X11Y127        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     3.026    pblock_1               gen_image_statistics.image_statistics_core/statistics_core_gradient/mean_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.026                           
                         arrival time                           3.043                           
  -------------------------------------------------------------------
                         slack                                  0.018                           

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_0/row_dct/layer_2_delay/shift_reg_reg[32][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lossy_comp_core/core_0/row_dct/layer_2_delay/shift_reg_reg[32][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.058ns (46.400%)  route 0.067ns (53.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.529ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Net Delay (Source):      1.045ns (routing 0.155ns, distribution 0.890ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.170ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.045     2.893                         lossy_comp_core/core_0/row_dct/layer_2_delay/clk_out1
    SLICE_X8Y186         FDCE                                         r  pblock_1             lossy_comp_core/core_0/row_dct/layer_2_delay/shift_reg_reg[32][0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X8Y186         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.951 r  pblock_1             lossy_comp_core/core_0/row_dct/layer_2_delay/shift_reg_reg[32][0]/Q
                         net (fo=1, routed)           0.067     3.018                         lossy_comp_core/core_0/row_dct/layer_2_delay/shift_reg_reg_n_0_[32][0]
    SLICE_X8Y187         FDCE                                         r  pblock_1             lossy_comp_core/core_0/row_dct/layer_2_delay/shift_reg_reg[32][1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.211     2.529                         lossy_comp_core/core_0/row_dct/layer_2_delay/clk_out1
    SLICE_X8Y187         FDCE                                         r  pblock_1             lossy_comp_core/core_0/row_dct/layer_2_delay/shift_reg_reg[32][1]/C
                         clock pessimism              0.410     2.939                           
    SLICE_X8Y187         FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     3.001    pblock_1               lossy_comp_core/core_0/row_dct/layer_2_delay/shift_reg_reg[32][1]
  -------------------------------------------------------------------
                         required time                         -3.001                           
                         arrival time                           3.018                           
  -------------------------------------------------------------------
                         slack                                  0.018                           

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[67][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[67][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.059ns (47.200%)  route 0.066ns (52.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.538ns
    Source Clock Delay      (SCD):    2.901ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Net Delay (Source):      1.053ns (routing 0.155ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.170ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.053     2.901                         lossy_comp_core/core_2/quantizer/data_reg/clk_out1
    SLICE_X13Y193        FDCE                                         r  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[67][2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X13Y193        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.960 r  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[67][2]/Q
                         net (fo=1, routed)           0.066     3.026                         lossy_comp_core/core_2/quantizer/data_reg/p_67_out[3]
    SLICE_X13Y192        FDCE                                         r  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[67][3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.220     2.538                         lossy_comp_core/core_2/quantizer/data_reg/clk_out1
    SLICE_X13Y192        FDCE                                         r  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[67][3]/C
                         clock pessimism              0.409     2.946                           
    SLICE_X13Y192        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     3.008    pblock_1               lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[67][3]
  -------------------------------------------------------------------
                         required time                         -3.008                           
                         arrival time                           3.026                           
  -------------------------------------------------------------------
                         slack                                  0.018                           

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_1/gen_subsample.input_valid_delay_reg/shift_reg_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lossy_comp_core/core_1/gen_subsample.input_valid_delay_reg/shift_reg_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.060ns (30.928%)  route 0.134ns (69.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    2.908ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Net Delay (Source):      1.060ns (routing 0.155ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.170ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.060     2.908                         lossy_comp_core/core_1/gen_subsample.input_valid_delay_reg/clk_out1
    SLICE_X14Y140        FDCE                                         r  pblock_1             lossy_comp_core/core_1/gen_subsample.input_valid_delay_reg/shift_reg_reg[0][1]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X14Y140        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.968 r  pblock_1             lossy_comp_core/core_1/gen_subsample.input_valid_delay_reg/shift_reg_reg[0][1]/Q
                         net (fo=1, routed)           0.134     3.102                         lossy_comp_core/core_1/gen_subsample.input_valid_delay_reg/shift_reg_reg_n_0_[0][1]
    SLICE_X17Y140        FDCE                                         r  pblock_1             lossy_comp_core/core_1/gen_subsample.input_valid_delay_reg/shift_reg_reg[0][2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.243     2.561                         lossy_comp_core/core_1/gen_subsample.input_valid_delay_reg/clk_out1
    SLICE_X17Y140        FDCE                                         r  pblock_1             lossy_comp_core/core_1/gen_subsample.input_valid_delay_reg/shift_reg_reg[0][2]/C
                         clock pessimism              0.462     3.023                           
    SLICE_X17Y140        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.083    pblock_1               lossy_comp_core/core_1/gen_subsample.input_valid_delay_reg/shift_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -3.083                           
                         arrival time                           3.102                           
  -------------------------------------------------------------------
                         slack                                  0.019                           

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_2/quantizer/data_o_reg[71]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DINBDIN[31]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.059ns (23.695%)  route 0.190ns (76.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Net Delay (Source):      1.054ns (routing 0.155ns, distribution 0.899ns)
  Clock Net Delay (Destination): 1.326ns (routing 0.170ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.054     2.902                         lossy_comp_core/core_2/quantizer/clk_out1
    SLICE_X14Y188        FDCE                                         r  pblock_1             lossy_comp_core/core_2/quantizer/data_o_reg[71]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X14Y188        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.961 r  pblock_1             lossy_comp_core/core_2/quantizer/data_o_reg[71]/Q
                         net (fo=1, routed)           0.190     3.151                         output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[63]
    RAMB36_X1Y34         RAMB36E2                                     r  pblock_1             output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DINBDIN[31]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.326     2.644                         output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y34         RAMB36E2                                     r  pblock_1             output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.516     3.160                           
    RAMB36_X1Y34         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[31])
                                                     -0.028     3.132    pblock_1               output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.132                           
                         arrival time                           3.151                           
  -------------------------------------------------------------------
                         slack                                  0.020                           





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_mmcm
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X0Y27   input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X1Y33   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X1Y34   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X1Y35   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X1Y36   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         5.000       3.710      BUFGCE_X0Y81   clocking_gen.sys_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCM_X0Y3      clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     SRL16E/CLK          n/a            1.064         5.000       3.936      SLICE_X15Y123  gen_image_statistics.image_statistics_core/gradient_core/SRLC32E_inst/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         5.000       3.936      SLICE_X15Y123  gen_image_statistics.image_statistics_core/laplacian_core/SRLC32E_inst/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         5.000       3.936      SLICE_X10Y127  gen_image_statistics.image_statistics_core/statistics_core_gradient/var_valid_delay/shift_reg_reg[0][3]_srl4_gen_image_statistics.image_statistics_core_statistics_core_laplacian_var_valid_delay_shift_reg_reg_c_13/CLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X0Y27   input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X0Y27   input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y33   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y33   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y34   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y34   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y35   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y35   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y36   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y36   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X0Y27   input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X0Y27   input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y33   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y33   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y34   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y34   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y35   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y35   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y36   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X1Y36   output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_sys_clk_mmcm

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.180ns  (logic 0.566ns (10.917%)  route 4.615ns (89.083%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Destination): 1.035ns (routing 0.155ns, distribution 0.880ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 f                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        4.419     4.933                         lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[95][0]_0[0]
    SLICE_X3Y135         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.984 r  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/output_memory_i_1/O
                         net (fo=2, routed)           0.196     5.180                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X3Y136         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.035     2.884                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X3Y136         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.282ns  (logic 0.173ns (7.562%)  route 2.110ns (92.438%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.763ns (routing 0.108ns, distribution 0.655ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 f                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        2.030     2.179                         lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[95][0]_0[0]
    SLICE_X3Y135         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     2.202 r  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/output_memory_i_1/O
                         net (fo=2, routed)           0.080     2.282                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X3Y136         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       0.763     1.434                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X3Y136         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ftdi_clk
  To Clock:  clk_out1_sys_clk_mmcm

Max Delay          5507 Endpoints
Min Delay          5507 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDSE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.499ns  (logic 0.081ns (16.236%)  route 0.418ns (83.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.056ns (routing 0.171ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.155ns, distribution 0.864ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.056     1.972                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y137         FDSE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y137         FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.053 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=37, routed)          0.418     2.471                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X2Y136         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.019     2.867                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X2Y136         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_recieve_o_reg/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_memory/reciever_ready_wr_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.877ns  (logic 0.079ns (9.007%)  route 0.798ns (90.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.905ns
    Source Clock Delay      (SCD):    1.944ns = ( 6.944 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.028ns (routing 0.171ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.155ns, distribution 0.901ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.028     6.944                         ft600_send_recv/CLK
    SLICE_X0Y151         FDCE                                         r  pblock_1             ft600_send_recv/ready_to_recieve_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y151         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.023 r  pblock_1             ft600_send_recv/ready_to_recieve_o_reg/Q
                         net (fo=71, routed)          0.798     7.821                         output_memory/enb
    SLICE_X14Y165        FDRE                                         r  pblock_1             output_memory/reciever_ready_wr_clk_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.056     2.905                         output_memory/clk_out1
    SLICE_X14Y165        FDRE                                         r  pblock_1             output_memory/reciever_ready_wr_clk_reg/C

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_image_statistics.image_statistics_core/laplacian_core/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/RSTCTRL
                            (rising edge-triggered cell DSP_ALU clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.693ns  (logic 0.161ns (5.978%)  route 2.532ns (94.022%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        1.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.019ns (routing 0.171ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.155ns, distribution 0.942ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.019     1.935                         ft600_send_recv/CLK
    SLICE_X0Y146         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y146         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.016 r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=9, routed)           0.729     2.746                         ft600_send_recv/data_in_valid_bufg_place_replica
    SLICE_X15Y129        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     2.798 r  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.898     3.695                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.723 r  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.905     4.629                         gen_image_statistics.image_statistics_core/laplacian_core/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/RSTCTRL
    DSP48E2_X3Y50        DSP_ALU                                      r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/RSTCTRL
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.097     2.946                         gen_image_statistics.image_statistics_core/laplacian_core/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X3Y50        DSP_ALU                                      r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/CLK

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/RSTCTRL
                            (rising edge-triggered cell DSP_ALU clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.687ns  (logic 0.161ns (5.991%)  route 2.526ns (94.009%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        1.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.019ns (routing 0.171ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.155ns, distribution 0.937ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.019     1.935                         ft600_send_recv/CLK
    SLICE_X0Y146         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y146         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.016 r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=9, routed)           0.729     2.746                         ft600_send_recv/data_in_valid_bufg_place_replica
    SLICE_X15Y129        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     2.798 r  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.898     3.695                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.723 r  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.899     4.623                         gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/RSTCTRL
    DSP48E2_X2Y50        DSP_ALU                                      r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/RSTCTRL
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.092     2.941                         gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X2Y50        DSP_ALU                                      r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/CLK

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_image_statistics.image_statistics_core/laplacian_core/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/RSTINMODE
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.650ns  (logic 0.161ns (6.075%)  route 2.489ns (93.925%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        1.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.019ns (routing 0.171ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.155ns, distribution 0.942ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.019     1.935                         ft600_send_recv/CLK
    SLICE_X0Y146         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y146         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.016 r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=9, routed)           0.729     2.746                         ft600_send_recv/data_in_valid_bufg_place_replica
    SLICE_X15Y129        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     2.798 r  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.898     3.695                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.723 r  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.862     4.586                         gen_image_statistics.image_statistics_core/laplacian_core/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/RSTINMODE
    DSP48E2_X3Y50        DSP_PREADD_DATA                              r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/RSTINMODE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.097     2.946                         gen_image_statistics.image_statistics_core/laplacian_core/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X3Y50        DSP_PREADD_DATA                              r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/RSTINMODE
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.644ns  (logic 0.161ns (6.088%)  route 2.483ns (93.912%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        1.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.019ns (routing 0.171ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.155ns, distribution 0.937ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.019     1.935                         ft600_send_recv/CLK
    SLICE_X0Y146         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y146         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.016 r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=9, routed)           0.729     2.746                         ft600_send_recv/data_in_valid_bufg_place_replica
    SLICE_X15Y129        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     2.798 r  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.898     3.695                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.723 r  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.856     4.580                         gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/RSTINMODE
    DSP48E2_X2Y50        DSP_PREADD_DATA                              r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/RSTINMODE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.092     2.941                         gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X2Y50        DSP_PREADD_DATA                              r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.642ns  (logic 0.161ns (6.094%)  route 2.481ns (93.906%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        1.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.019ns (routing 0.171ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.155ns, distribution 0.937ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.019     1.935                         ft600_send_recv/CLK
    SLICE_X0Y146         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y146         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.016 f  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=9, routed)           0.729     2.746                         ft600_send_recv/data_in_valid_bufg_place_replica
    SLICE_X15Y129        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     2.798 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.898     3.695                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.723 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.854     4.577                         gen_image_statistics.image_statistics_core/gradient_core/sobel_x_px8_reg[0]_0
    SLICE_X25Y124        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[9]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.092     2.940                         gen_image_statistics.image_statistics_core/gradient_core/clk_out1
    SLICE_X25Y124        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[9]/C

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_image_statistics.image_statistics_core/gradient_core/pixel_reg_x_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.642ns  (logic 0.161ns (6.094%)  route 2.481ns (93.906%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        1.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.019ns (routing 0.171ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.155ns, distribution 0.937ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.019     1.935                         ft600_send_recv/CLK
    SLICE_X0Y146         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y146         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.016 f  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=9, routed)           0.729     2.746                         ft600_send_recv/data_in_valid_bufg_place_replica
    SLICE_X15Y129        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     2.798 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.898     3.695                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.723 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.854     4.577                         gen_image_statistics.image_statistics_core/gradient_core/sobel_x_px8_reg[0]_0
    SLICE_X25Y124        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/pixel_reg_x_reg[10]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.092     2.940                         gen_image_statistics.image_statistics_core/gradient_core/clk_out1
    SLICE_X25Y124        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/pixel_reg_x_reg[10]/C

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_image_statistics.image_statistics_core/gradient_core/pixel_reg_x_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.642ns  (logic 0.161ns (6.094%)  route 2.481ns (93.906%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        1.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.019ns (routing 0.171ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.155ns, distribution 0.937ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.019     1.935                         ft600_send_recv/CLK
    SLICE_X0Y146         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y146         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.016 f  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=9, routed)           0.729     2.746                         ft600_send_recv/data_in_valid_bufg_place_replica
    SLICE_X15Y129        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     2.798 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.898     3.695                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.723 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.854     4.577                         gen_image_statistics.image_statistics_core/gradient_core/sobel_x_px8_reg[0]_0
    SLICE_X25Y123        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/pixel_reg_x_reg[11]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.092     2.940                         gen_image_statistics.image_statistics_core/gradient_core/clk_out1
    SLICE_X25Y123        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/pixel_reg_x_reg[11]/C

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_image_statistics.image_statistics_core/gradient_core/pixel_reg_x_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.642ns  (logic 0.161ns (6.094%)  route 2.481ns (93.906%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        1.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.019ns (routing 0.171ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.155ns, distribution 0.937ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.019     1.935                         ft600_send_recv/CLK
    SLICE_X0Y146         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y146         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.016 f  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=9, routed)           0.729     2.746                         ft600_send_recv/data_in_valid_bufg_place_replica
    SLICE_X15Y129        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     2.798 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.898     3.695                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.723 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.854     4.577                         gen_image_statistics.image_statistics_core/gradient_core/sobel_x_px8_reg[0]_0
    SLICE_X25Y123        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/pixel_reg_x_reg[16]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.092     2.940                         gen_image_statistics.image_statistics_core/gradient_core/clk_out1
    SLICE_X25Y123        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/pixel_reg_x_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.425ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.596ns (routing 0.096ns, distribution 0.500ns)
  Clock Net Delay (Destination): 0.754ns (routing 0.108ns, distribution 0.646ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.596     0.951                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y137         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y137         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.990 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.058     1.048                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X3Y138         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       0.754     1.425                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y138         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.425ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.596ns (routing 0.096ns, distribution 0.500ns)
  Clock Net Delay (Destination): 0.754ns (routing 0.108ns, distribution 0.646ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.596     0.951                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y137         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y137         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.990 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.075     1.065                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X3Y138         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       0.754     1.425                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y138         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.123ns  (logic 0.039ns (31.707%)  route 0.084ns (68.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.588ns (routing 0.096ns, distribution 0.492ns)
  Clock Net Delay (Destination): 0.748ns (routing 0.108ns, distribution 0.640ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.588     0.943                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y139         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y139         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.982 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.084     1.066                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X3Y142         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       0.748     1.419                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y142         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.131ns  (logic 0.039ns (29.771%)  route 0.092ns (70.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.590ns (routing 0.096ns, distribution 0.494ns)
  Clock Net Delay (Destination): 0.756ns (routing 0.108ns, distribution 0.648ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.590     0.945                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y142         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y142         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.984 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.092     1.076                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X4Y142         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       0.756     1.427                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y142         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.126ns  (logic 0.039ns (30.952%)  route 0.087ns (69.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.596ns (routing 0.096ns, distribution 0.500ns)
  Clock Net Delay (Destination): 0.756ns (routing 0.108ns, distribution 0.648ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.596     0.951                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y138         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y138         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.990 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.087     1.077                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X4Y139         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       0.756     1.427                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y139         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.143ns  (logic 0.041ns (28.671%)  route 0.102ns (71.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.588ns (routing 0.096ns, distribution 0.492ns)
  Clock Net Delay (Destination): 0.745ns (routing 0.108ns, distribution 0.637ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.588     0.943                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y139         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y139         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.984 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.102     1.086                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X2Y140         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       0.745     1.416                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y140         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.149ns  (logic 0.040ns (26.846%)  route 0.109ns (73.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.425ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.596ns (routing 0.096ns, distribution 0.500ns)
  Clock Net Delay (Destination): 0.754ns (routing 0.108ns, distribution 0.646ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.596     0.951                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y137         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y137         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.991 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.109     1.100                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X3Y139         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       0.754     1.425                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y139         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.153ns  (logic 0.039ns (25.490%)  route 0.114ns (74.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.596ns (routing 0.096ns, distribution 0.500ns)
  Clock Net Delay (Destination): 0.756ns (routing 0.108ns, distribution 0.648ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.596     0.951                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y138         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y138         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.990 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.114     1.104                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X4Y138         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       0.756     1.427                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y138         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.039ns (18.224%)  route 0.175ns (81.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.596ns (routing 0.096ns, distribution 0.500ns)
  Clock Net Delay (Destination): 0.756ns (routing 0.108ns, distribution 0.648ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.596     0.951                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y138         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y138         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.990 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.175     1.165                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X4Y142         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       0.756     1.427                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X4Y142         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.040ns (18.692%)  route 0.174ns (81.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.596ns (routing 0.096ns, distribution 0.500ns)
  Clock Net Delay (Destination): 0.748ns (routing 0.108ns, distribution 0.640ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.596     0.951                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y138         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y138         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.991 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.174     1.165                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X3Y142         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       0.748     1.419                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y142         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ftdi_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.033ns  (logic 0.566ns (11.236%)  route 4.468ns (88.764%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.921ns (routing 0.155ns, distribution 0.766ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 f                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        4.419     4.933                         lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[95][0]_0[0]
    SLICE_X3Y135         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.984 r  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/output_memory_i_1/O
                         net (fo=2, routed)           0.049     5.033                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X3Y135         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.921     1.545                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X3Y135         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.217ns  (logic 0.173ns (7.784%)  route 2.045ns (92.216%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.684ns (routing 0.108ns, distribution 0.576ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 f                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        2.030     2.179                         lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[95][0]_0[0]
    SLICE_X3Y135         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     2.202 r  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/output_memory_i_1/O
                         net (fo=2, routed)           0.015     2.217                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X3Y135         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.684     1.265                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X3Y135         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_sys_clk_mmcm
  To Clock:  ftdi_clk

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.289ns  (logic 0.079ns (27.292%)  route 0.210ns (72.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    2.513ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.195ns (routing 0.170ns, distribution 1.025ns)
  Clock Net Delay (Destination): 0.921ns (routing 0.155ns, distribution 0.766ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.195     2.513                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y136         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y136         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.592 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=67, routed)          0.210     2.802                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X3Y134         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.921     1.545                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X3Y134         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ft600_send_recv/temp_LED_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.931ns  (logic 0.226ns (24.284%)  route 0.705ns (75.716%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 6.518 - 5.000 ) 
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.215ns (routing 0.170ns, distribution 1.045ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.155ns, distribution 0.739ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.215     2.533                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X6Y134         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y134         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.612 r                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=16, routed)          0.345     2.956                         output_memory/pixel_select
    SLICE_X3Y149         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     3.103 r  pblock_1             output_memory/temp_LED_data[3]_i_1/O
                         net (fo=2, routed)           0.360     3.463                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[3]
    SLICE_X1Y149         FDCE                                         r  pblock_1             ft600_send_recv/temp_LED_data_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.894     6.518                         ft600_send_recv/CLK
    SLICE_X1Y149         FDCE                                         r  pblock_1             ft600_send_recv/temp_LED_data_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ft600_send_recv/temp_LED_data_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.897ns  (logic 0.227ns (25.293%)  route 0.670ns (74.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 6.519 - 5.000 ) 
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.215ns (routing 0.170ns, distribution 1.045ns)
  Clock Net Delay (Destination): 0.895ns (routing 0.155ns, distribution 0.740ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.215     2.533                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X6Y134         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y134         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.612 r                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=16, routed)          0.347     2.958                         output_memory/pixel_select
    SLICE_X3Y149         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     3.106 r  pblock_1             output_memory/temp_LED_data[2]_i_1/O
                         net (fo=2, routed)           0.324     3.430                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[2]
    SLICE_X1Y149         FDCE                                         r  pblock_1             ft600_send_recv/temp_LED_data_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.895     6.519                         ft600_send_recv/CLK
    SLICE_X1Y149         FDCE                                         r  pblock_1             ft600_send_recv/temp_LED_data_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ft600_send_recv/reg_ftdi_data_output_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.895ns  (logic 0.227ns (25.350%)  route 0.668ns (74.650%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 6.519 - 5.000 ) 
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.215ns (routing 0.170ns, distribution 1.045ns)
  Clock Net Delay (Destination): 0.895ns (routing 0.155ns, distribution 0.740ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.215     2.533                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X6Y134         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y134         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.612 r                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=16, routed)          0.347     2.958                         output_memory/pixel_select
    SLICE_X3Y149         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     3.106 r  pblock_1             output_memory/temp_LED_data[2]_i_1/O
                         net (fo=2, routed)           0.322     3.428                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[2]
    SLICE_X1Y149         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.895     6.519                         ft600_send_recv/CLK
    SLICE_X1Y149         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ft600_send_recv/reg_ftdi_data_output_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.880ns  (logic 0.169ns (19.211%)  route 0.711ns (80.789%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 6.519 - 5.000 ) 
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.215ns (routing 0.170ns, distribution 1.045ns)
  Clock Net Delay (Destination): 0.895ns (routing 0.155ns, distribution 0.740ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.215     2.533                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X6Y134         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y134         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.612 r                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=16, routed)          0.384     2.995                         output_memory/pixel_select
    SLICE_X3Y149         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     3.085 r  pblock_1             output_memory/temp_LED_data[0]_i_1/O
                         net (fo=2, routed)           0.327     3.412                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[0]
    SLICE_X1Y149         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.895     6.519                         ft600_send_recv/CLK
    SLICE_X1Y149         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ft600_send_recv/reg_ftdi_data_output_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.875ns  (logic 0.226ns (25.839%)  route 0.649ns (74.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 6.518 - 5.000 ) 
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.215ns (routing 0.170ns, distribution 1.045ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.155ns, distribution 0.739ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.215     2.533                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X6Y134         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y134         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.612 r                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=16, routed)          0.345     2.956                         output_memory/pixel_select
    SLICE_X3Y149         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     3.103 r  pblock_1             output_memory/temp_LED_data[3]_i_1/O
                         net (fo=2, routed)           0.304     3.407                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[3]
    SLICE_X1Y149         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.894     6.518                         ft600_send_recv/CLK
    SLICE_X1Y149         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ft600_send_recv/temp_LED_data_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.870ns  (logic 0.169ns (19.432%)  route 0.701ns (80.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 6.519 - 5.000 ) 
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.215ns (routing 0.170ns, distribution 1.045ns)
  Clock Net Delay (Destination): 0.895ns (routing 0.155ns, distribution 0.740ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.215     2.533                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X6Y134         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y134         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.612 r                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=16, routed)          0.384     2.995                         output_memory/pixel_select
    SLICE_X3Y149         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     3.085 r  pblock_1             output_memory/temp_LED_data[0]_i_1/O
                         net (fo=2, routed)           0.317     3.402                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[0]
    SLICE_X1Y149         FDCE                                         r  pblock_1             ft600_send_recv/temp_LED_data_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.895     6.519                         ft600_send_recv/CLK
    SLICE_X1Y149         FDCE                                         r  pblock_1             ft600_send_recv/temp_LED_data_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ft600_send_recv/temp_LED_data_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.813ns  (logic 0.168ns (20.672%)  route 0.645ns (79.328%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 6.518 - 5.000 ) 
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.215ns (routing 0.170ns, distribution 1.045ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.155ns, distribution 0.739ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.215     2.533                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X6Y134         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y134         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.612 r                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=16, routed)          0.384     2.995                         output_memory/pixel_select
    SLICE_X3Y149         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     3.084 r  pblock_1             output_memory/temp_LED_data[1]_i_1/O
                         net (fo=2, routed)           0.261     3.345                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[1]
    SLICE_X1Y149         FDCE                                         r  pblock_1             ft600_send_recv/temp_LED_data_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.894     6.518                         ft600_send_recv/CLK
    SLICE_X1Y149         FDCE                                         r  pblock_1             ft600_send_recv/temp_LED_data_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ft600_send_recv/reg_ftdi_data_output_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.804ns  (logic 0.168ns (20.903%)  route 0.636ns (79.097%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 6.518 - 5.000 ) 
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.215ns (routing 0.170ns, distribution 1.045ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.155ns, distribution 0.739ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.215     2.533                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X6Y134         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y134         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.612 r                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=16, routed)          0.384     2.995                         output_memory/pixel_select
    SLICE_X3Y149         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     3.084 r  pblock_1             output_memory/temp_LED_data[1]_i_1/O
                         net (fo=2, routed)           0.252     3.336                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[1]
    SLICE_X1Y149         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.894     6.518                         ft600_send_recv/CLK
    SLICE_X1Y149         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ft600_send_recv/reg_ftdi_data_output_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.679ns  (logic 0.178ns (26.225%)  route 0.501ns (73.775%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 6.521 - 5.000 ) 
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.215ns (routing 0.170ns, distribution 1.045ns)
  Clock Net Delay (Destination): 0.897ns (routing 0.155ns, distribution 0.742ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.215     2.533                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X6Y134         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y134         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.612 r                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=16, routed)          0.452     3.063                         output_memory/pixel_select
    SLICE_X3Y153         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     3.162 r  pblock_1             output_memory/reg_ftdi_data_output[12]_i_1/O
                         net (fo=1, routed)           0.049     3.211                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[12]
    SLICE_X3Y153         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[12]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.897     6.521                         ft600_send_recv/CLK
    SLICE_X3Y153         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[12]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.658ns (routing 0.096ns, distribution 0.562ns)
  Clock Net Delay (Destination): 0.682ns (routing 0.108ns, distribution 0.574ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       0.658     1.670                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y139         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y139         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.709 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.058     1.767                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X3Y138         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.682     1.263                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y138         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.129ns  (logic 0.039ns (30.233%)  route 0.090ns (69.767%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.658ns (routing 0.096ns, distribution 0.562ns)
  Clock Net Delay (Destination): 0.674ns (routing 0.108ns, distribution 0.566ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       0.658     1.670                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y139         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y139         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.709 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.090     1.799                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X3Y139         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.674     1.254                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y139         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.146ns  (logic 0.039ns (26.712%)  route 0.107ns (73.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.649ns (routing 0.096ns, distribution 0.553ns)
  Clock Net Delay (Destination): 0.665ns (routing 0.108ns, distribution 0.557ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       0.649     1.661                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X2Y142         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y142         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.700 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.107     1.807                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X2Y142         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.665     1.245                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y142         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.143ns  (logic 0.041ns (28.671%)  route 0.102ns (71.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.654ns (routing 0.096ns, distribution 0.558ns)
  Clock Net Delay (Destination): 0.676ns (routing 0.108ns, distribution 0.568ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       0.654     1.666                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y142         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y142         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.707 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.102     1.809                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X3Y142         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.676     1.256                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y142         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.138ns  (logic 0.039ns (28.261%)  route 0.099ns (71.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.660ns (routing 0.096ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.682ns (routing 0.108ns, distribution 0.574ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       0.660     1.672                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y139         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X4Y139         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.711 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.099     1.810                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X4Y139         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.682     1.262                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y139         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.131ns  (logic 0.039ns (29.698%)  route 0.092ns (70.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.667ns (routing 0.096ns, distribution 0.571ns)
  Clock Net Delay (Destination): 0.684ns (routing 0.108ns, distribution 0.576ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       0.667     1.679                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y136         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y136         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.718 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=67, routed)          0.092     1.810                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X3Y134         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.684     1.265                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X3Y134         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.039ns (26.531%)  route 0.108ns (73.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.661ns (routing 0.096ns, distribution 0.565ns)
  Clock Net Delay (Destination): 0.682ns (routing 0.108ns, distribution 0.574ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       0.661     1.673                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y138         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X4Y138         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.712 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.108     1.820                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X4Y138         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.682     1.262                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y138         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.164ns  (logic 0.039ns (23.780%)  route 0.125ns (76.220%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.650ns (routing 0.096ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.666ns (routing 0.108ns, distribution 0.558ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       0.650     1.662                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X2Y140         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y140         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.701 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.125     1.826                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X2Y140         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.666     1.246                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y140         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.039ns (23.353%)  route 0.128ns (76.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.650ns (routing 0.096ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.666ns (routing 0.108ns, distribution 0.558ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       0.650     1.662                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X2Y140         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y140         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.701 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.128     1.829                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X2Y140         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.666     1.246                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y140         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.178ns  (logic 0.039ns (21.910%)  route 0.139ns (78.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.661ns (routing 0.096ns, distribution 0.565ns)
  Clock Net Delay (Destination): 0.682ns (routing 0.108ns, distribution 0.574ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       0.661     1.673                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X4Y138         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X4Y138         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.712 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.139     1.851                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X4Y138         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.682     1.262                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y138         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ftdi_rstn_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.645ns  (logic 1.452ns (21.852%)  route 5.193ns (78.148%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        5.193     5.707    ftdi_rstn_o_OBUF
    E10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.937     6.645 r  ftdi_rstn_o_OBUF_inst/O
                         net (fo=0)                   0.000     6.645    ftdi_rstn_o
    E10                                                               r  ftdi_rstn_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ftdi_rstn_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.938ns  (logic 0.579ns (19.691%)  route 2.360ns (80.309%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        2.360     2.509    ftdi_rstn_o_OBUF
    E10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.429     2.938 r  ftdi_rstn_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.938    ftdi_rstn_o
    E10                                                               r  ftdi_rstn_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ftdi_clk
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.044ns  (logic 0.799ns (39.088%)  route 1.245ns (60.912%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.036ns (routing 0.171ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.036     6.952                         ft600_send_recv/CLK
    SLICE_X1Y149         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y149         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     7.030 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[2]/Q
                         net (fo=1, routed)           1.245     8.275                         led_o_OBUF[2]
    J10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.721     8.996 r                       led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.996                         led_o[2]
    J10                                                               r                       led_o[2] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.031ns  (logic 0.804ns (39.576%)  route 1.227ns (60.424%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.034ns (routing 0.171ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.034     6.950                         ft600_send_recv/CLK
    SLICE_X1Y149         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y149         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     7.029 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[3]/Q
                         net (fo=1, routed)           1.227     8.256                         led_o_OBUF[3]
    G11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.725     8.981 r                       led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.981                         led_o[3]
    G11                                                               r                       led_o[3] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.016ns  (logic 0.793ns (39.338%)  route 1.223ns (60.662%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.036ns (routing 0.171ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.036     6.952                         ft600_send_recv/CLK
    SLICE_X1Y149         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y149         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     7.030 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[0]/Q
                         net (fo=1, routed)           1.223     8.253                         led_o_OBUF[0]
    H11                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.715     8.968 r                       led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.968                         led_o[0]
    H11                                                               r                       led_o[0] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.015ns  (logic 0.791ns (39.267%)  route 1.224ns (60.733%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.036ns (routing 0.171ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         1.036     6.952                         ft600_send_recv/CLK
    SLICE_X1Y149         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y149         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     7.030 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[1]/Q
                         net (fo=1, routed)           1.224     8.254                         led_o_OBUF[1]
    J11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.713     8.968 r                       led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.968                         led_o[1]
    J11                                                               r                       led_o[1] (OUT)
  -------------------------------------------------------------------    ----------------------------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.416ns (43.197%)  route 0.547ns (56.803%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.583ns (routing 0.096ns, distribution 0.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.583     5.938                         ft600_send_recv/CLK
    SLICE_X1Y149         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y149         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     5.976 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[1]/Q
                         net (fo=1, routed)           0.547     6.523                         led_o_OBUF[1]
    J11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.378     6.900 r                       led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.900                         led_o[1]
    J11                                                               r                       led_o[1] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.966ns  (logic 0.419ns (43.357%)  route 0.547ns (56.643%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.583ns (routing 0.096ns, distribution 0.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.583     5.938                         ft600_send_recv/CLK
    SLICE_X1Y149         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y149         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     5.977 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[0]/Q
                         net (fo=1, routed)           0.547     6.524                         led_o_OBUF[0]
    H11                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.380     6.903 r                       led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.903                         led_o[0]
    H11                                                               r                       led_o[0] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.971ns  (logic 0.428ns (44.087%)  route 0.543ns (55.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.582ns (routing 0.096ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.582     5.937                         ft600_send_recv/CLK
    SLICE_X1Y149         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y149         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     5.976 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[3]/Q
                         net (fo=1, routed)           0.543     6.519                         led_o_OBUF[3]
    G11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.389     6.908 r                       led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.908                         led_o[3]
    G11                                                               r                       led_o[3] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.971ns  (logic 0.423ns (43.590%)  route 0.548ns (56.410%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.583ns (routing 0.096ns, distribution 0.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.583     5.938                         ft600_send_recv/CLK
    SLICE_X1Y149         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y149         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     5.976 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[2]/Q
                         net (fo=1, routed)           0.548     6.524                         led_o_OBUF[2]
    J10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.385     6.909 r                       led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.909                         led_o[2]
    J10                                                               r                       led_o[2] (OUT)
  -------------------------------------------------------------------    ----------------------------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_sys_clk_mmcm

Max Delay          6221 Endpoints
Min Delay          6221 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.383ns  (logic 0.634ns (8.581%)  route 6.750ns (91.419%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Destination): 1.092ns (routing 0.155ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        4.998     5.512                         ft600_send_recv/E[0]
    SLICE_X15Y129        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     5.603 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.898     6.501                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.529 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.854     7.383                         gen_image_statistics.image_statistics_core/gradient_core/sobel_x_px8_reg[0]_0
    SLICE_X25Y124        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[9]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.092     2.940                         gen_image_statistics.image_statistics_core/gradient_core/clk_out1
    SLICE_X25Y124        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[9]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/gradient_core/pixel_reg_x_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.383ns  (logic 0.634ns (8.581%)  route 6.750ns (91.419%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Destination): 1.092ns (routing 0.155ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        4.998     5.512                         ft600_send_recv/E[0]
    SLICE_X15Y129        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     5.603 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.898     6.501                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.529 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.854     7.383                         gen_image_statistics.image_statistics_core/gradient_core/sobel_x_px8_reg[0]_0
    SLICE_X25Y124        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/pixel_reg_x_reg[10]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.092     2.940                         gen_image_statistics.image_statistics_core/gradient_core/clk_out1
    SLICE_X25Y124        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/pixel_reg_x_reg[10]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/gradient_core/pixel_reg_x_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.383ns  (logic 0.634ns (8.581%)  route 6.750ns (91.419%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Destination): 1.092ns (routing 0.155ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        4.998     5.512                         ft600_send_recv/E[0]
    SLICE_X15Y129        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     5.603 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.898     6.501                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.529 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.854     7.383                         gen_image_statistics.image_statistics_core/gradient_core/sobel_x_px8_reg[0]_0
    SLICE_X25Y123        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/pixel_reg_x_reg[11]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.092     2.940                         gen_image_statistics.image_statistics_core/gradient_core/clk_out1
    SLICE_X25Y123        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/pixel_reg_x_reg[11]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/gradient_core/pixel_reg_x_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.383ns  (logic 0.634ns (8.581%)  route 6.750ns (91.419%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Destination): 1.092ns (routing 0.155ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        4.998     5.512                         ft600_send_recv/E[0]
    SLICE_X15Y129        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     5.603 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.898     6.501                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.529 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.854     7.383                         gen_image_statistics.image_statistics_core/gradient_core/sobel_x_px8_reg[0]_0
    SLICE_X25Y123        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/pixel_reg_x_reg[16]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.092     2.940                         gen_image_statistics.image_statistics_core/gradient_core/clk_out1
    SLICE_X25Y123        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/pixel_reg_x_reg[16]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/gradient_core/pixel_reg_x_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.383ns  (logic 0.634ns (8.581%)  route 6.750ns (91.419%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Destination): 1.092ns (routing 0.155ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        4.998     5.512                         ft600_send_recv/E[0]
    SLICE_X15Y129        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     5.603 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.898     6.501                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.529 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.854     7.383                         gen_image_statistics.image_statistics_core/gradient_core/sobel_x_px8_reg[0]_0
    SLICE_X25Y123        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/pixel_reg_x_reg[22]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.092     2.940                         gen_image_statistics.image_statistics_core/gradient_core/clk_out1
    SLICE_X25Y123        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/pixel_reg_x_reg[22]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/gradient_core/pixel_reg_x_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.383ns  (logic 0.634ns (8.581%)  route 6.750ns (91.419%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Destination): 1.092ns (routing 0.155ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        4.998     5.512                         ft600_send_recv/E[0]
    SLICE_X15Y129        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     5.603 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.898     6.501                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.529 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.854     7.383                         gen_image_statistics.image_statistics_core/gradient_core/sobel_x_px8_reg[0]_0
    SLICE_X25Y123        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/pixel_reg_x_reg[8]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.092     2.940                         gen_image_statistics.image_statistics_core/gradient_core/clk_out1
    SLICE_X25Y123        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/pixel_reg_x_reg[8]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.383ns  (logic 0.634ns (8.581%)  route 6.750ns (91.419%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Destination): 1.092ns (routing 0.155ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        4.998     5.512                         ft600_send_recv/E[0]
    SLICE_X15Y129        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     5.603 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.898     6.501                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.529 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.854     7.383                         gen_image_statistics.image_statistics_core/input_sipo/valid_o_reg_0
    SLICE_X25Y123        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[11]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.092     2.940                         gen_image_statistics.image_statistics_core/input_sipo/clk_out1
    SLICE_X25Y123        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[11]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.383ns  (logic 0.634ns (8.581%)  route 6.750ns (91.419%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Destination): 1.092ns (routing 0.155ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        4.998     5.512                         ft600_send_recv/E[0]
    SLICE_X15Y129        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     5.603 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.898     6.501                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.529 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.854     7.383                         gen_image_statistics.image_statistics_core/input_sipo/valid_o_reg_0
    SLICE_X25Y121        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[12]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.092     2.940                         gen_image_statistics.image_statistics_core/input_sipo/clk_out1
    SLICE_X25Y121        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[12]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.383ns  (logic 0.634ns (8.581%)  route 6.750ns (91.419%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Destination): 1.092ns (routing 0.155ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        4.998     5.512                         ft600_send_recv/E[0]
    SLICE_X15Y129        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     5.603 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.898     6.501                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.529 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.854     7.383                         gen_image_statistics.image_statistics_core/input_sipo/valid_o_reg_0
    SLICE_X25Y123        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[16]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.092     2.940                         gen_image_statistics.image_statistics_core/input_sipo/clk_out1
    SLICE_X25Y123        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[16]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.383ns  (logic 0.634ns (8.581%)  route 6.750ns (91.419%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Destination): 1.092ns (routing 0.155ns, distribution 0.937ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        4.998     5.512                         ft600_send_recv/E[0]
    SLICE_X15Y129        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     5.603 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.898     6.501                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.529 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.854     7.383                         gen_image_statistics.image_statistics_core/input_sipo/valid_o_reg_0
    SLICE_X25Y123        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[22]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       1.092     2.940                         gen_image_statistics.image_statistics_core/input_sipo/clk_out1
    SLICE_X25Y123        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/data_o_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[37][0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.150ns (26.089%)  route 0.424ns (73.911%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.770ns (routing 0.108ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        0.424     0.573                         lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[95][0]_0[0]
    SLICE_X8Y196         FDCE                                         f  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[37][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       0.770     1.441                         lossy_comp_core/core_2/quantizer/data_reg/clk_out1
    SLICE_X8Y196         FDCE                                         r  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[37][0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[37][1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.150ns (26.089%)  route 0.424ns (73.911%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.770ns (routing 0.108ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        0.424     0.573                         lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[95][0]_0[0]
    SLICE_X8Y196         FDCE                                         f  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[37][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       0.770     1.441                         lossy_comp_core/core_2/quantizer/data_reg/clk_out1
    SLICE_X8Y196         FDCE                                         r  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[37][1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[37][2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.150ns (26.089%)  route 0.424ns (73.911%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.770ns (routing 0.108ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        0.424     0.573                         lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[95][0]_0[0]
    SLICE_X8Y196         FDCE                                         f  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[37][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       0.770     1.441                         lossy_comp_core/core_2/quantizer/data_reg/clk_out1
    SLICE_X8Y196         FDCE                                         r  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[37][2]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[46][0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.150ns (26.089%)  route 0.424ns (73.911%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.766ns (routing 0.108ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        0.424     0.573                         lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[95][0]_0[0]
    SLICE_X8Y196         FDCE                                         f  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[46][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       0.766     1.437                         lossy_comp_core/core_2/quantizer/data_reg/clk_out1
    SLICE_X8Y196         FDCE                                         r  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[46][0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[46][1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.150ns (26.089%)  route 0.424ns (73.911%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.766ns (routing 0.108ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        0.424     0.573                         lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[95][0]_0[0]
    SLICE_X8Y196         FDCE                                         f  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[46][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       0.766     1.437                         lossy_comp_core/core_2/quantizer/data_reg/clk_out1
    SLICE_X8Y196         FDCE                                         r  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[46][1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/row_dct/data_o_reg[37]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.150ns (26.089%)  route 0.424ns (73.911%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.770ns (routing 0.108ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        0.424     0.573                         lossy_comp_core/core_2/row_dct/lopt
    SLICE_X8Y196         FDCE                                         f  pblock_1             lossy_comp_core/core_2/row_dct/data_o_reg[37]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       0.770     1.441                         lossy_comp_core/core_2/row_dct/clk_out1
    SLICE_X8Y196         FDCE                                         r  pblock_1             lossy_comp_core/core_2/row_dct/data_o_reg[37]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/row_dct/data_o_reg[46]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.150ns (26.089%)  route 0.424ns (73.911%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.766ns (routing 0.108ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        0.424     0.573                         lossy_comp_core/core_2/row_dct/lopt
    SLICE_X8Y196         FDCE                                         f  pblock_1             lossy_comp_core/core_2/row_dct/data_o_reg[46]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       0.766     1.437                         lossy_comp_core/core_2/row_dct/clk_out1
    SLICE_X8Y196         FDCE                                         r  pblock_1             lossy_comp_core/core_2/row_dct/data_o_reg[46]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/row_dct/layer_3_delay/shift_reg_reg[13][1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.150ns (26.089%)  route 0.424ns (73.911%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.770ns (routing 0.108ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        0.424     0.573                         lossy_comp_core/core_2/row_dct/layer_3_delay/lopt
    SLICE_X8Y196         FDCE                                         f  pblock_1             lossy_comp_core/core_2/row_dct/layer_3_delay/shift_reg_reg[13][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       0.770     1.441                         lossy_comp_core/core_2/row_dct/layer_3_delay/clk_out1
    SLICE_X8Y196         FDCE                                         r  pblock_1             lossy_comp_core/core_2/row_dct/layer_3_delay/shift_reg_reg[13][1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/row_dct/layer_3_delay/shift_reg_reg[22][0]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.150ns (26.089%)  route 0.424ns (73.911%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.766ns (routing 0.108ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        0.424     0.573                         lossy_comp_core/core_2/row_dct/layer_3_delay/lopt
    SLICE_X8Y196         FDCE                                         f  pblock_1             lossy_comp_core/core_2/row_dct/layer_3_delay/shift_reg_reg[22][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       0.766     1.437                         lossy_comp_core/core_2/row_dct/layer_3_delay/clk_out1
    SLICE_X8Y196         FDCE                                         r  pblock_1             lossy_comp_core/core_2/row_dct/layer_3_delay/shift_reg_reg[22][0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/row_dct/layer_3_delay/shift_reg_reg[22][1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.150ns (26.089%)  route 0.424ns (73.911%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.766ns (routing 0.108ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        0.424     0.573                         lossy_comp_core/core_2/row_dct/layer_3_delay/lopt
    SLICE_X8Y196         FDCE                                         f  pblock_1             lossy_comp_core/core_2/row_dct/layer_3_delay/shift_reg_reg[22][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=10968, routed)       0.766     1.437                         lossy_comp_core/core_2/row_dct/layer_3_delay/clk_out1
    SLICE_X8Y196         FDCE                                         r  pblock_1             lossy_comp_core/core_2/row_dct/layer_3_delay/shift_reg_reg[22][1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ftdi_clk

Max Delay           127 Endpoints
Min Delay           127 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.227ns  (logic 0.605ns (11.566%)  route 4.622ns (88.434%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.947ns (routing 0.155ns, distribution 0.792ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 f                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        4.138     4.652                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/lopt
    SLICE_X4Y144         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.742 r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=3, routed)           0.484     5.227                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y28         RAMB36E2                                     r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.947     1.571                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y28         RAMB36E2                                     r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.181ns  (logic 0.605ns (11.669%)  route 4.576ns (88.331%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.942ns (routing 0.155ns, distribution 0.787ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 f                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        4.138     4.652                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/lopt
    SLICE_X4Y144         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     4.742 r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=3, routed)           0.438     5.181                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y29         RAMB36E2                                     r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.942     1.566                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y29         RAMB36E2                                     r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/led_update_counter_reg[0]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.017ns  (logic 0.515ns (10.256%)  route 4.503ns (89.744%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 6.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.886ns (routing 0.155ns, distribution 0.731ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        4.503     5.017                         ft600_send_recv/E[0]
    SLICE_X0Y151         FDCE                                         f  pblock_1             ft600_send_recv/led_update_counter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.886     6.510                         ft600_send_recv/CLK
    SLICE_X0Y151         FDCE                                         r  pblock_1             ft600_send_recv/led_update_counter_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/ftdi_be_tx_en_reg/PRE
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.016ns  (logic 0.515ns (10.258%)  route 4.502ns (89.742%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 6.512 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.888ns (routing 0.155ns, distribution 0.733ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        4.502     5.016                         ft600_send_recv/E[0]
    SLICE_X0Y151         FDPE                                         f  pblock_1             ft600_send_recv/ftdi_be_tx_en_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.888     6.512                         ft600_send_recv/CLK
    SLICE_X0Y151         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_be_tx_en_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/ftdi_data_tx_en_reg/PRE
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.016ns  (logic 0.515ns (10.258%)  route 4.502ns (89.742%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 6.512 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.888ns (routing 0.155ns, distribution 0.733ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        4.502     5.016                         ft600_send_recv/E[0]
    SLICE_X0Y151         FDPE                                         f  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.888     6.512                         ft600_send_recv/CLK
    SLICE_X0Y151         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/ready_to_recieve_delay_flag_reg/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.016ns  (logic 0.515ns (10.258%)  route 4.502ns (89.742%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 6.512 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.888ns (routing 0.155ns, distribution 0.733ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        4.502     5.016                         ft600_send_recv/E[0]
    SLICE_X0Y151         FDCE                                         f  pblock_1             ft600_send_recv/ready_to_recieve_delay_flag_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.888     6.512                         ft600_send_recv/CLK
    SLICE_X0Y151         FDCE                                         r  pblock_1             ft600_send_recv/ready_to_recieve_delay_flag_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/ready_to_recieve_o_reg/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.016ns  (logic 0.515ns (10.258%)  route 4.502ns (89.742%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 6.512 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.888ns (routing 0.155ns, distribution 0.733ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        4.502     5.016                         ft600_send_recv/E[0]
    SLICE_X0Y151         FDCE                                         f  pblock_1             ft600_send_recv/ready_to_recieve_o_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.888     6.512                         ft600_send_recv/CLK
    SLICE_X0Y151         FDCE                                         r  pblock_1             ft600_send_recv/ready_to_recieve_o_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/reg_ftdi_be_output_reg[0]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.016ns  (logic 0.515ns (10.258%)  route 4.502ns (89.742%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 6.512 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.888ns (routing 0.155ns, distribution 0.733ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        4.502     5.016                         ft600_send_recv/E[0]
    SLICE_X0Y151         FDCE                                         f  pblock_1             ft600_send_recv/reg_ftdi_be_output_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.888     6.512                         ft600_send_recv/CLK
    SLICE_X0Y151         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_be_output_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/reg_ftdi_be_output_reg[1]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.016ns  (logic 0.515ns (10.258%)  route 4.502ns (89.742%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 6.512 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.888ns (routing 0.155ns, distribution 0.733ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        4.502     5.016                         ft600_send_recv/E[0]
    SLICE_X0Y151         FDCE                                         f  pblock_1             ft600_send_recv/reg_ftdi_be_output_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.888     6.512                         ft600_send_recv/CLK
    SLICE_X0Y151         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_be_output_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/reg_ftdi_wr_n_reg/PRE
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.016ns  (logic 0.515ns (10.258%)  route 4.502ns (89.742%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 6.512 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.888ns (routing 0.155ns, distribution 0.733ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        4.502     5.016                         ft600_send_recv/E[0]
    SLICE_X0Y151         FDPE                                         f  pblock_1             ft600_send_recv/reg_ftdi_wr_n_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.888     6.512                         ft600_send_recv/CLK
    SLICE_X0Y151         FDPE                                         r  pblock_1             ft600_send_recv/reg_ftdi_wr_n_reg/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_memory/output_ram_rd_addr_reg[0]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.338ns  (logic 0.150ns (11.179%)  route 1.188ns (88.821%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 6.280 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.699ns (routing 0.108ns, distribution 0.591ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        1.188     1.338                         output_memory/lopt
    SLICE_X14Y167        FDCE                                         f  pblock_1             output_memory/output_ram_rd_addr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.699     6.280                         output_memory/CLK
    SLICE_X14Y167        FDCE                                         r  pblock_1             output_memory/output_ram_rd_addr_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_memory/output_ram_rd_addr_reg[1]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.338ns  (logic 0.150ns (11.179%)  route 1.188ns (88.821%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 6.280 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.699ns (routing 0.108ns, distribution 0.591ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        1.188     1.338                         output_memory/lopt
    SLICE_X14Y167        FDCE                                         f  pblock_1             output_memory/output_ram_rd_addr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.699     6.280                         output_memory/CLK
    SLICE_X14Y167        FDCE                                         r  pblock_1             output_memory/output_ram_rd_addr_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_memory/output_ram_rd_addr_reg[2]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.338ns  (logic 0.150ns (11.179%)  route 1.188ns (88.821%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 6.280 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.699ns (routing 0.108ns, distribution 0.591ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        1.188     1.338                         output_memory/lopt
    SLICE_X14Y167        FDCE                                         f  pblock_1             output_memory/output_ram_rd_addr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.699     6.280                         output_memory/CLK
    SLICE_X14Y167        FDCE                                         r  pblock_1             output_memory/output_ram_rd_addr_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_memory/output_ram_rd_addr_reg[3]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.338ns  (logic 0.150ns (11.179%)  route 1.188ns (88.821%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 6.284 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.703ns (routing 0.108ns, distribution 0.595ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        1.188     1.338                         output_memory/lopt
    SLICE_X14Y167        FDCE                                         f  pblock_1             output_memory/output_ram_rd_addr_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.703     6.284                         output_memory/CLK
    SLICE_X14Y167        FDCE                                         r  pblock_1             output_memory/output_ram_rd_addr_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_memory/output_ram_rd_addr_reg[4]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.338ns  (logic 0.150ns (11.179%)  route 1.188ns (88.821%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 6.284 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.703ns (routing 0.108ns, distribution 0.595ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        1.188     1.338                         output_memory/lopt
    SLICE_X14Y167        FDCE                                         f  pblock_1             output_memory/output_ram_rd_addr_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.703     6.284                         output_memory/CLK
    SLICE_X14Y167        FDCE                                         r  pblock_1             output_memory/output_ram_rd_addr_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_memory/output_ram_rd_addr_reg[5]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.338ns  (logic 0.150ns (11.179%)  route 1.188ns (88.821%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 6.284 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.703ns (routing 0.108ns, distribution 0.595ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        1.188     1.338                         output_memory/lopt
    SLICE_X14Y167        FDCE                                         f  pblock_1             output_memory/output_ram_rd_addr_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.703     6.284                         output_memory/CLK
    SLICE_X14Y167        FDCE                                         r  pblock_1             output_memory/output_ram_rd_addr_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_memory/output_ram_rd_addr_reg[10]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.339ns  (logic 0.150ns (11.174%)  route 1.189ns (88.826%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 6.284 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.703ns (routing 0.108ns, distribution 0.595ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        1.189     1.339                         output_memory/lopt
    SLICE_X14Y168        FDCE                                         f  pblock_1             output_memory/output_ram_rd_addr_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.703     6.284                         output_memory/CLK
    SLICE_X14Y168        FDCE                                         r  pblock_1             output_memory/output_ram_rd_addr_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_memory/output_ram_rd_addr_reg[6]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.339ns  (logic 0.150ns (11.174%)  route 1.189ns (88.826%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns = ( 6.288 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.707ns (routing 0.108ns, distribution 0.599ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        1.189     1.339                         output_memory/lopt
    SLICE_X14Y168        FDCE                                         f  pblock_1             output_memory/output_ram_rd_addr_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.707     6.288                         output_memory/CLK
    SLICE_X14Y168        FDCE                                         r  pblock_1             output_memory/output_ram_rd_addr_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_memory/output_ram_rd_addr_reg[7]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.339ns  (logic 0.150ns (11.174%)  route 1.189ns (88.826%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 6.284 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.703ns (routing 0.108ns, distribution 0.595ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        1.189     1.339                         output_memory/lopt
    SLICE_X14Y168        FDCE                                         f  pblock_1             output_memory/output_ram_rd_addr_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.703     6.284                         output_memory/CLK
    SLICE_X14Y168        FDCE                                         r  pblock_1             output_memory/output_ram_rd_addr_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_memory/output_ram_rd_addr_reg[8]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.339ns  (logic 0.150ns (11.174%)  route 1.189ns (88.826%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 6.284 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.703ns (routing 0.108ns, distribution 0.595ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5030, routed)        1.189     1.339                         output_memory/lopt
    SLICE_X14Y168        FDCE                                         f  pblock_1             output_memory/output_ram_rd_addr_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.703     6.284                         output_memory/CLK
    SLICE_X14Y168        FDCE                                         r  pblock_1             output_memory/output_ram_rd_addr_reg[8]/C  (IS_INVERTED)





