# section information
section:
  name: Projects
  id: projects
  enable: true
  weight: 4
  showOnNavbar: true
  # Can optionally hide the title in sections
  # hideTitle: true

# filter buttons
buttons:
- name: Publications
  filter: "published"    
- name: Digital Design
  filter: "semiconductor"
- name: Embedded Systems
  filter: "embedded"
- name: Hobby
  filter: "hobby"


# your projects
projects:
- name:  Low-cost wireless intelligent two hand gesture recognition system
  logo: /images/sections/projects/ieee.png  
  role: Lead Author
  timeline: "Apr 2017"
  url: "http://ieeexplore.ieee.org/abstract/document/7934745/"
  summary: 2017 Annual IEEE International Systems Conference (SysCon), Montreal, QC. doi:10.1109/SYSCON.2017.7934745
  tags: ["published","conference", "paper", "iot", "smart", "glove"]

- name: Low cost smart glove for universal control of IR devices
  logo: /images/sections/projects/ieee.png    
  role: Co-Author
  timeline: "Oct 2016"
  url: "http://ieeexplore.ieee.org/abstract/document/7764274/"
  summary: 2016 IEEE International Symposium on Technology and Society (ISTAS), Kollam. doi:10.1109/ISTAS.2016.7764274
  tags: ["published","conference", "paper", "iot", "smart", "glove"]

- name: Smart helmets for automatic control of headlamps
  logo: /images/sections/projects/ieee.png    
  role: Co-Author
  timeline: "Dec 2015"
  url: "http://ieeexplore.ieee.org/abstract/document/7764274/"
  summary: 2015 International Conference on Smart Sensors and Systems (IC-SSS), Bangalore. doi:10.1109/SMARTSENS.2015.7873589
  tags: ["published","conference", "paper", "iot", "smart", "glove"]


- name: 150 MSPS FPGA Data Acquisition System
  logo: /images/sections/projects/soc.png    
  role: Designer - Internship Project
  timeline: "Dec 2015"
  summary: Designed and Implemented a 150 MSPS ADC‐FPGA System (Cyclone V) for sampling Ultrasonic (PZT) Signals. Task involved selection of ADC, FPGA & design of front‐end low‐noise amplifiers, impedance matching circuits for signal conditioning.
  tags: ["semiconductor", "sensors", "projects", "FPGA", "IP"]

- name: Mico-Architecture of Synergistic Processing Unit of Sony Cell 
  logo: /images/sections/projects/cpu.png    
  role: Owner - Academic Project
  timeline: "Dec 2015"
  repo: https://github.com/Aswinnatesh/Synergistic-Processing-Unit-of-Sony-Cell
  summary: Implemented a SONY Cell Processor Architecture (SPU) Core that includes the detection of structural, data and control hazards. Involves behavioural modelling at RTL level using Verilog to simulate the instruction flow in the pipelined processor. 
  tags: ["new", "semiconductor", "sensors", "projects", "FPGA", "IP", "CPU"]

- name: Logic simulation and ATPG using PODEM
  logo: /images/sections/projects/cpp.png    
  role: Owner - Academic Project
  timeline: "Jan 2018 - May 2018"
  repo: https://github.com/Aswinnatesh/Logic-Simulation-and-ATPG-using-PODEM
  summary: Implemented an algorithm in C++ to generate correct output of a large digital circuit. The algorithm also makes use of PODEM for Automatic Test Pattern Generation (ATPG) to find test vectors which detects all single stuck at faults in the circuits. 
  tags: ["semiconductor", "sensors", "projects", "FPGA", "IP", "CPU"]

- name: Synthesizable hardware generation tool for ASIC
  logo: /images/sections/projects/cpp.png    
  role: Owner - Academic Project
  timeline: "Aug 2017 - Dec 2017"
  repo: https://github.com/Aswinnatesh/Advanced-Digital-System-Design-Generation
  summary: Developed a C++ based accelerated hardware generator (System Verilog) for performing Matrix Vector Multiplication with configurable 3 layer neural network, and an algorithm that effectively optimises the hardware for the required degree of parallelism. 
  tags: ["new", "semiconductor", "sensors", "projects", "FPGA", "IP"]

- name: 32 Bit MIPS-RISC Processor 
  logo: /images/sections/projects/cpu.png    
  role: Owner - Academic Project
  timeline: "Aug 2017 - Dec 2017"
  repo: https://github.com/Aswinnatesh/System-Spec-and-Modelling
  summary: Modelled a 32 Bit MIPS-RISC Instruction Set Architecture in System C with 5 stage Pipeline, 2 level Data cache with "Least Recently Used" cache replacement policy, single precision floating point, instruction cache and parser included. 
  tags: ["semiconductor", "sensors", "projects", "FPGA", "IP", "CPU"]

- name: Modelling of a Gaze Tracking System
  logo: /images/sections/projects/soc.png    
  role: Owner - Academic Project
  timeline: "Mar 2018 - Apr 2018"
  repo: https://github.com/Aswinnatesh/System-Spec-and-Modelling
  summary: Modelled a 3 mobile gaze tracking system with tracking sensors and a centralised server. The images are sent by server to each mobile and the gaze data is generated by the sensor and then packetised in the mobile before it sends the packetised data back to the server.
  tags: ["sensors", "projects", "FPGA", "hobby"]

- name: Modelling of Multi Robot Indoor Navigation System
  logo: /images/sections/projects/soc.png    
  role: Owner - Academic Project
  timeline: "Apr 2018 - May 2018"
  repo: https://github.com/Aswinnatesh/System-Spec-and-Modelling
  summary: Implemented a model for indoor robot navigation in SystemC. Involved multiple robots being requested in an environment while avoiding collisions.
  tags: ["sensors", "projects", "hobby"]

- name: Fit-Foodie - An Interactive Health Companion
  logo: /images/sections/projects/android.png    
  role: Contributor - Hack at CEWIT
  timeline: "Feb 2018"
  url: https://devpost.com/aswinnateshvenkatesh
  summary: An interactive health companion that we built during CEWIT Hackaton 2018 and Won the Best use of CISCO's MERAKI AP. Whether you’re looking for a restaurant or healthier eating this is an android application that would help you find right places and deals based on your diet.
  tags: ["projects", "android", "hobby"]  

- name: Intelligent Food Intake Monitoring System
  logo: /images/sections/projects/android.png    
  role: Contributor 
  timeline: "Aug 2017 - Dec 2017"
  repo: https://github.com/Aswinnatesh/Food-Intake-Monitoring---CPS
  summary: Developed a low cost, open source wearable device built using off the shelf sensors that captures chewing sounds and muscle contractions and in-turn monitors the users food calorie intake, rate of consumption, and binge-eating activity. 
  tags: ["projects", "android", "hobby"] 

- name: Device Test Bench for Non-Intrusive Load Monitoring
  logo: /images/sections/projects/bulb.png    
  role: Team Lead 
  timeline: "Aug 2016 - May 2017"
  repo: https://github.com/Aswinnatesh/NILM-Device-Identification
  summary: Developed a low-cost wireless intelligent two hand gesture recognition system to recognise static gestures across 8 globally used sign languages.
  tags: ["embedded", "sensors", "projects", "system"] 

- name: Closed loop speed control system
  logo: /images/sections/projects/bulb.png    
  role: Owner 
  timeline: "Sept 2015 - Dec 2015"
  repo: https://github.com/Aswinnatesh/NILM-Device-Identification
  summary: A closed loop speed control system was developed for a 12 volt DC Motor a custom designed speed sensing module. A PWM based PID algorithm was developed and implemented to minimise response time during loaded conditions.
  tags: ["embedded", "sensors", "projects", "system"] 

- name: Low cost wireless two-hand gesture recognition system
  logo: /images/sections/projects/bulb.png    
  role: Team Lead
  timeline: "Jan 2016 - Oct 2016"
  repo: https://github.com/Aswinnatesh/Two-Hand-Gesture-Recognition
  summary: Developed a low-cost wireless intelligent two hand gesture recognition system to recognise static gestures across 8 globally used sign languages.
  tags: ["new", "embedded", "sensors", "projects", "system"] 

- name: Smart Glove for IR Devices
  logo: /images/sections/projects/bulb.png    
  role: Designer
  url: "http://ieeexplore.ieee.org/abstract/document/7764274/"
  timeline: "May 2016 - Oct 2016"
  summary: Developed a low-cost glove based gesture recognition system that acts as URC (universal remote control) for multiple consumer electronic appliances. The prototype was designed ergonomically, making it highly compact and portable.
  tags: ["embedded", "sensors", "projects", "system"] 

- name: Intelligent Smart Helmets for Automatic Control of Headlamps
  logo: /images/sections/projects/bulb.png    
  role: Designer
  timeline: "Mar 2015 – Sept 2015"
  summary: This project was designed to introduce automatic autonomous headlight technology for the safety of motorcyclist. The Prototype was successfully designed, focusing on intelligent headlamps that react according to the rider’s facial movement.
  tags: ["embedded", "sensors", "projects", "system"] 

- name: Compressed Air Driven Vehicle
  logo: /images/sections/projects/bike.png    
  role: Designer
  timeline: "Jan 2013 - Mar 2013"
  summary: The objective of this project was to design and fabricate a light weight vehicle which can run in Lab carrying a person of 100kgwt (Max) at 10 Kmph. The Prototype Vehicle was successfully designed and was powered solely by air, for Movement and Braking.
  tags: ["projects", "system", "hobby"] 

- name: ML Server with Network Attached Storage
  logo: /images/sections/projects/bulb.png    
  role: Designer
  timeline: "Jan 2017 - May 2017"
  summary: Built and administered a NAS coupled ML Server Workstation dedicated for research in machine learning. (RAID-Z2 with iSCSI and CIFS interface) 
  tags: ["embedded", "sensors", "projects", "system"] 
