Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 42d0c3e56c0041fd9d10f0012c3e9fd4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_adder_behav xil_defaultlib.testbench_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'cin' is not connected on this instance [D:/work/FPGA_HARMAN/20250730_adder/20250730_adder.srcs/sources_1/new/adder.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.full_adder_4
Compiling module xil_defaultlib.full_adder_8
Compiling module xil_defaultlib.testbench_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_adder_behav
