begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* @(#)e_fmod.c 5.1 93/09/24 */
end_comment

begin_comment
comment|/*  * ====================================================  * Copyright (C) 1993 by Sun Microsystems, Inc. All rights reserved.  *  * Developed at SunPro, a Sun Microsystems, Inc. business.  * Permission to use, copy, modify, and distribute this  * software is freely granted, provided that this notice  * is preserved.  * ====================================================  */
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|lint
end_ifndef

begin_decl_stmt
specifier|static
name|char
name|rcsid
index|[]
init|=
literal|"$FreeBSD$"
decl_stmt|;
end_decl_stmt

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/*  * __ieee754_fmod(x,y)  * Return x mod y in exact arithmetic  * Method: shift and subtract  */
end_comment

begin_include
include|#
directive|include
file|"math.h"
end_include

begin_include
include|#
directive|include
file|"math_private.h"
end_include

begin_ifdef
ifdef|#
directive|ifdef
name|__STDC__
end_ifdef

begin_decl_stmt
specifier|static
specifier|const
name|double
name|one
init|=
literal|1.0
decl_stmt|,
name|Zero
index|[]
init|=
block|{
literal|0.0
block|,
operator|-
literal|0.0
block|,}
decl_stmt|;
end_decl_stmt

begin_else
else|#
directive|else
end_else

begin_decl_stmt
specifier|static
name|double
name|one
init|=
literal|1.0
decl_stmt|,
name|Zero
index|[]
init|=
block|{
literal|0.0
block|,
operator|-
literal|0.0
block|,}
decl_stmt|;
end_decl_stmt

begin_endif
endif|#
directive|endif
end_endif

begin_ifdef
ifdef|#
directive|ifdef
name|__STDC__
end_ifdef

begin_function
name|double
name|__ieee754_fmod
parameter_list|(
name|double
name|x
parameter_list|,
name|double
name|y
parameter_list|)
else|#
directive|else
function|double __ieee754_fmod
parameter_list|(
name|x
parameter_list|,
name|y
parameter_list|)
name|double
name|x
decl_stmt|,
name|y
decl_stmt|;
endif|#
directive|endif
block|{
name|int32_t
name|n
decl_stmt|,
name|hx
decl_stmt|,
name|hy
decl_stmt|,
name|hz
decl_stmt|,
name|ix
decl_stmt|,
name|iy
decl_stmt|,
name|sx
decl_stmt|,
name|i
decl_stmt|;
name|u_int32_t
name|lx
decl_stmt|,
name|ly
decl_stmt|,
name|lz
decl_stmt|;
name|EXTRACT_WORDS
argument_list|(
name|hx
argument_list|,
name|lx
argument_list|,
name|x
argument_list|)
expr_stmt|;
name|EXTRACT_WORDS
argument_list|(
name|hy
argument_list|,
name|ly
argument_list|,
name|y
argument_list|)
expr_stmt|;
name|sx
operator|=
name|hx
operator|&
literal|0x80000000
expr_stmt|;
comment|/* sign of x */
name|hx
operator|^=
name|sx
expr_stmt|;
comment|/* |x| */
name|hy
operator|&=
literal|0x7fffffff
expr_stmt|;
comment|/* |y| */
comment|/* purge off exception values */
if|if
condition|(
operator|(
name|hy
operator||
name|ly
operator|)
operator|==
literal|0
operator|||
operator|(
name|hx
operator|>=
literal|0x7ff00000
operator|)
operator|||
comment|/* y=0,or x not finite */
operator|(
operator|(
name|hy
operator||
operator|(
operator|(
name|ly
operator||
operator|-
name|ly
operator|)
operator|>>
literal|31
operator|)
operator|)
operator|>
literal|0x7ff00000
operator|)
condition|)
comment|/* or y is NaN */
return|return
operator|(
name|x
operator|*
name|y
operator|)
operator|/
operator|(
name|x
operator|*
name|y
operator|)
return|;
if|if
condition|(
name|hx
operator|<=
name|hy
condition|)
block|{
if|if
condition|(
operator|(
name|hx
operator|<
name|hy
operator|)
operator|||
operator|(
name|lx
operator|<
name|ly
operator|)
condition|)
return|return
name|x
return|;
comment|/* |x|<|y| return x */
if|if
condition|(
name|lx
operator|==
name|ly
condition|)
return|return
name|Zero
index|[
operator|(
name|u_int32_t
operator|)
name|sx
operator|>>
literal|31
index|]
return|;
comment|/* |x|=|y| return x*0*/
block|}
comment|/* determine ix = ilogb(x) */
if|if
condition|(
name|hx
operator|<
literal|0x00100000
condition|)
block|{
comment|/* subnormal x */
if|if
condition|(
name|hx
operator|==
literal|0
condition|)
block|{
for|for
control|(
name|ix
operator|=
operator|-
literal|1043
operator|,
name|i
operator|=
name|lx
init|;
name|i
operator|>
literal|0
condition|;
name|i
operator|<<=
literal|1
control|)
name|ix
operator|-=
literal|1
expr_stmt|;
block|}
else|else
block|{
for|for
control|(
name|ix
operator|=
operator|-
literal|1022
operator|,
name|i
operator|=
operator|(
name|hx
operator|<<
literal|11
operator|)
init|;
name|i
operator|>
literal|0
condition|;
name|i
operator|<<=
literal|1
control|)
name|ix
operator|-=
literal|1
expr_stmt|;
block|}
block|}
else|else
name|ix
operator|=
operator|(
name|hx
operator|>>
literal|20
operator|)
operator|-
literal|1023
expr_stmt|;
comment|/* determine iy = ilogb(y) */
if|if
condition|(
name|hy
operator|<
literal|0x00100000
condition|)
block|{
comment|/* subnormal y */
if|if
condition|(
name|hy
operator|==
literal|0
condition|)
block|{
for|for
control|(
name|iy
operator|=
operator|-
literal|1043
operator|,
name|i
operator|=
name|ly
init|;
name|i
operator|>
literal|0
condition|;
name|i
operator|<<=
literal|1
control|)
name|iy
operator|-=
literal|1
expr_stmt|;
block|}
else|else
block|{
for|for
control|(
name|iy
operator|=
operator|-
literal|1022
operator|,
name|i
operator|=
operator|(
name|hy
operator|<<
literal|11
operator|)
init|;
name|i
operator|>
literal|0
condition|;
name|i
operator|<<=
literal|1
control|)
name|iy
operator|-=
literal|1
expr_stmt|;
block|}
block|}
else|else
name|iy
operator|=
operator|(
name|hy
operator|>>
literal|20
operator|)
operator|-
literal|1023
expr_stmt|;
comment|/* set up {hx,lx}, {hy,ly} and align y to x */
if|if
condition|(
name|ix
operator|>=
operator|-
literal|1022
condition|)
name|hx
operator|=
literal|0x00100000
operator||
operator|(
literal|0x000fffff
operator|&
name|hx
operator|)
expr_stmt|;
else|else
block|{
comment|/* subnormal x, shift x to normal */
name|n
operator|=
operator|-
literal|1022
operator|-
name|ix
expr_stmt|;
if|if
condition|(
name|n
operator|<=
literal|31
condition|)
block|{
name|hx
operator|=
operator|(
name|hx
operator|<<
name|n
operator|)
operator||
operator|(
name|lx
operator|>>
operator|(
literal|32
operator|-
name|n
operator|)
operator|)
expr_stmt|;
name|lx
operator|<<=
name|n
expr_stmt|;
block|}
else|else
block|{
name|hx
operator|=
name|lx
operator|<<
operator|(
name|n
operator|-
literal|32
operator|)
expr_stmt|;
name|lx
operator|=
literal|0
expr_stmt|;
block|}
block|}
if|if
condition|(
name|iy
operator|>=
operator|-
literal|1022
condition|)
name|hy
operator|=
literal|0x00100000
operator||
operator|(
literal|0x000fffff
operator|&
name|hy
operator|)
expr_stmt|;
else|else
block|{
comment|/* subnormal y, shift y to normal */
name|n
operator|=
operator|-
literal|1022
operator|-
name|iy
expr_stmt|;
if|if
condition|(
name|n
operator|<=
literal|31
condition|)
block|{
name|hy
operator|=
operator|(
name|hy
operator|<<
name|n
operator|)
operator||
operator|(
name|ly
operator|>>
operator|(
literal|32
operator|-
name|n
operator|)
operator|)
expr_stmt|;
name|ly
operator|<<=
name|n
expr_stmt|;
block|}
else|else
block|{
name|hy
operator|=
name|ly
operator|<<
operator|(
name|n
operator|-
literal|32
operator|)
expr_stmt|;
name|ly
operator|=
literal|0
expr_stmt|;
block|}
block|}
comment|/* fix point fmod */
name|n
operator|=
name|ix
operator|-
name|iy
expr_stmt|;
while|while
condition|(
name|n
operator|--
condition|)
block|{
name|hz
operator|=
name|hx
operator|-
name|hy
expr_stmt|;
name|lz
operator|=
name|lx
operator|-
name|ly
expr_stmt|;
if|if
condition|(
name|lx
operator|<
name|ly
condition|)
name|hz
operator|-=
literal|1
expr_stmt|;
if|if
condition|(
name|hz
operator|<
literal|0
condition|)
block|{
name|hx
operator|=
name|hx
operator|+
name|hx
operator|+
operator|(
name|lx
operator|>>
literal|31
operator|)
expr_stmt|;
name|lx
operator|=
name|lx
operator|+
name|lx
expr_stmt|;
block|}
else|else
block|{
if|if
condition|(
operator|(
name|hz
operator||
name|lz
operator|)
operator|==
literal|0
condition|)
comment|/* return sign(x)*0 */
return|return
name|Zero
index|[
operator|(
name|u_int32_t
operator|)
name|sx
operator|>>
literal|31
index|]
return|;
name|hx
operator|=
name|hz
operator|+
name|hz
operator|+
operator|(
name|lz
operator|>>
literal|31
operator|)
expr_stmt|;
name|lx
operator|=
name|lz
operator|+
name|lz
expr_stmt|;
block|}
block|}
name|hz
operator|=
name|hx
operator|-
name|hy
expr_stmt|;
name|lz
operator|=
name|lx
operator|-
name|ly
expr_stmt|;
if|if
condition|(
name|lx
operator|<
name|ly
condition|)
name|hz
operator|-=
literal|1
expr_stmt|;
if|if
condition|(
name|hz
operator|>=
literal|0
condition|)
block|{
name|hx
operator|=
name|hz
expr_stmt|;
name|lx
operator|=
name|lz
expr_stmt|;
block|}
comment|/* convert back to floating value and restore the sign */
if|if
condition|(
operator|(
name|hx
operator||
name|lx
operator|)
operator|==
literal|0
condition|)
comment|/* return sign(x)*0 */
return|return
name|Zero
index|[
operator|(
name|u_int32_t
operator|)
name|sx
operator|>>
literal|31
index|]
return|;
while|while
condition|(
name|hx
operator|<
literal|0x00100000
condition|)
block|{
comment|/* normalize x */
name|hx
operator|=
name|hx
operator|+
name|hx
operator|+
operator|(
name|lx
operator|>>
literal|31
operator|)
expr_stmt|;
name|lx
operator|=
name|lx
operator|+
name|lx
expr_stmt|;
name|iy
operator|-=
literal|1
expr_stmt|;
block|}
if|if
condition|(
name|iy
operator|>=
operator|-
literal|1022
condition|)
block|{
comment|/* normalize output */
name|hx
operator|=
operator|(
operator|(
name|hx
operator|-
literal|0x00100000
operator|)
operator||
operator|(
operator|(
name|iy
operator|+
literal|1023
operator|)
operator|<<
literal|20
operator|)
operator|)
expr_stmt|;
name|INSERT_WORDS
argument_list|(
name|x
argument_list|,
name|hx
operator||
name|sx
argument_list|,
name|lx
argument_list|)
expr_stmt|;
block|}
else|else
block|{
comment|/* subnormal output */
name|n
operator|=
operator|-
literal|1022
operator|-
name|iy
expr_stmt|;
if|if
condition|(
name|n
operator|<=
literal|20
condition|)
block|{
name|lx
operator|=
operator|(
name|lx
operator|>>
name|n
operator|)
operator||
operator|(
operator|(
name|u_int32_t
operator|)
name|hx
operator|<<
operator|(
literal|32
operator|-
name|n
operator|)
operator|)
expr_stmt|;
name|hx
operator|>>=
name|n
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|n
operator|<=
literal|31
condition|)
block|{
name|lx
operator|=
operator|(
name|hx
operator|<<
operator|(
literal|32
operator|-
name|n
operator|)
operator|)
operator||
operator|(
name|lx
operator|>>
name|n
operator|)
expr_stmt|;
name|hx
operator|=
name|sx
expr_stmt|;
block|}
else|else
block|{
name|lx
operator|=
name|hx
operator|>>
operator|(
name|n
operator|-
literal|32
operator|)
expr_stmt|;
name|hx
operator|=
name|sx
expr_stmt|;
block|}
name|INSERT_WORDS
argument_list|(
name|x
argument_list|,
name|hx
operator||
name|sx
argument_list|,
name|lx
argument_list|)
expr_stmt|;
name|x
operator|*=
name|one
expr_stmt|;
comment|/* create necessary signal */
block|}
return|return
name|x
return|;
comment|/* exact output */
block|}
end_function

end_unit

