--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml experiment1.twx experiment1.ncd -o experiment1.twr
experiment1.pcf -ucf experiment1.ucf

Design file:              experiment1.ncd
Physical constraint file: experiment1.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Ain<0>         |A              |   10.991|
Ain<0>         |B              |   10.561|
Ain<0>         |C              |   10.831|
Ain<0>         |D              |   10.293|
Ain<0>         |E              |   11.110|
Ain<0>         |butts          |    9.522|
Ain<1>         |A              |   10.162|
Ain<1>         |B              |    9.732|
Ain<1>         |C              |   10.217|
Ain<1>         |D              |    9.621|
Ain<1>         |E              |   10.453|
Ain<1>         |butts          |    8.693|
Ain<2>         |A              |    9.768|
Ain<2>         |B              |    9.338|
Ain<2>         |C              |    9.885|
Ain<2>         |D              |    9.345|
Ain<2>         |E              |   10.121|
Ain<2>         |butts          |    8.221|
Ain<3>         |A              |    8.295|
Ain<3>         |B              |    8.165|
Ain<3>         |C              |    9.004|
Ain<3>         |D              |    8.408|
Ain<3>         |E              |    9.240|
Ain<3>         |butts          |    6.895|
XLXN_158       |A              |    8.649|
XLXN_158       |B              |    8.159|
XLXN_158       |C              |    9.371|
XLXN_158       |D              |    8.775|
XLXN_158       |E              |    9.607|
XLXN_158       |butts          |    7.066|
---------------+---------------+---------+


Analysis completed Tue Oct 03 15:07:34 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 149 MB



