 ****** PrimeSim HSPICE -- R-2020.12-SP2 linux64 (May 24 2021 7074677) ******
  Copyright (c) 1986 - 2021 by Synopsys, Inc. All Rights Reserved.
  This software and the associated documentation are proprietary
  to Synopsys, Inc. This software may only be used in accordance
  with the terms and conditions of a written license agreement with
  Synopsys, Inc. All other use, reproduction, or distribution of
  this software is strictly prohibited.
  Input File: rc_series.ctl                                                     
  Command line options: /gscratch/ece/vlsiapps/hspice/current/hspice/linux64/hspice rc_series.ctl -o rc_series.lis
  Start time: Mon Oct 11 13:27:06 2021
 lic:  
 lic: FLEXlm: SDK_12.9.5 
 lic: USER:   jpark25              HOSTNAME: n3000.hyak.local 
 lic: HOSTID: "0894efb509e8"       PID:      43298 
 lic: Using FLEXlm license file: 
 lic: 27008@synopsysls.s.uw.edu 
 lic: Checkout 1 hspice 
 lic: License/Maintenance for hspice will expire on 24-jan-2023/2020.12 
 lic: 1(in_use)/100(total) FLOATING license(s) on SERVER 27008@synopsysls.s.uw.edu 
 lic:   
  **warning** (./rc_series.ckt:9)'.end' can not exist in include/lib files, ignored
1****** PrimeSim HSPICE -- R-2020.12-SP2 linux64 (May 24 2021 7074677) ******
 ******  
 rc_series

 ****** circuit name directory
 circuit number to circuit name directory
   number circuitname                     definition         multiplier
        0 main circuit
        1 x1.                             rc_series          1.00 
  **info** (rc_series.ctl:35) DC voltage reset to initial transient source value in source 0:vvi. new dc=0.0000D+00
  **warning** (rc_series.ctl:35) pulse rise time is  < or = zero, reset to tstep
  **warning** (rc_series.ctl:35) pulse fall time is  < or = zero, reset to tstep
  
 ******  
 rc_series

 ****** element node table

  **warning** the following singular supplies were terminated to 1 meg resistor 
          supply       node1            node2
(rc_series.ctl:19)vvdd                    0:vdd!             defined in subckt 0                     0:0                defined in subckt 0               
(rc_series.ctl:20)vvss                    0:vss!             defined in subckt 0                     0:0                defined in subckt 0               
                                                                                      
 0                x1.c1            vvdd             vvi              vvss             
 vdd!             vvdd                                                                
 vi               x1.r0            vvi                                                
 vo               x1.r0            x1.c1                                              
 vss!             vvss                                                                
 *****************************************************************
 ******  option summary
 ******
 runlvl  = 3         bypass  = 2.0000    
  Opening plot unit= 15
 file=rc_series.pa0

 **info** dc convergence successful at Newton-Raphson method 
 ******  
 rc_series

 ****** operating point information tnom=  25.000 temp=  25.000 ******
 ****** operating point status is voltage   simulation time is     0.     
    node    =voltage      node    =voltage      node    =voltage

 +0:vdd!    =   1.2000  0:vi      =   0.      0:vo      =   0.     
 +0:vss!    =   0.     

 ******
 rc_series

 ****** transient analysis tnom=  25.000 temp=  25.000 ******
 rise_time=   1.3822n  targ=   1.6117n   trig= 229.5307p
 rise_delay= 693.7921p  targ=  10.6943n   trig=  10.0005n

          ***** job concluded
 ******  
 rc_series

 ****** job statistics summary tnom=  25.000 temp=  25.000 ******
  
 ******  Machine Information  ******
 CPU:
 model name	: Intel(R) Xeon(R) Gold 6230 CPU @ 2.10GHz
 cpu MHz	: 800.088
 CPU(s)		: 40
  
 OS:
 Linux version 4.18.0-240.el8.x86_64 (mockbuild@kbuilder.bsys.centos.org) (gcc version 8.3.1 20191121 (Red Hat 8.3.1-5) (GCC)) #1 SMP Fri Sep 25 19:48:47 UTC 2020

 System loadavg : 0.14 0.11 0.09 1/1185 43307


  ******  PrimeSim HSPICE Threads Information  ******

  Command Line Threads Count :     1
  Available CPU Count        :    40
  Actual Threads Count       :     1


  ******  Circuit Statistics  ******
  # nodes       =       5 # elements   =       7
  # resistors   =       3 # capacitors =       1 # inductors   =       0
  # mutual_inds =       0 # vccs       =       0 # vcvs        =       0
  # cccs        =       0 # ccvs       =       0 # volt_srcs   =       3
  # curr_srcs   =       0 # diodes     =       0 # bjts        =       0
  # jfets       =       0 # mosfets    =       0 # U elements  =       0
  # T elements  =       0 # W elements =       0 # B elements  =       0
  # S elements  =       0 # P elements =       0 # va device   =       0
  # vector_srcs =       0 # N elements =       0


  ******  Runtime Statistics (seconds)  ******

  analysis           time    # points   tot. iter  conv.iter
  op point           0.01           1           1
  transient          0.00       50001         476         238 rev=        10
  readin             0.02
  errchk             0.00
  setup              0.00
  output             0.00


           peak memory used        534.11 megabytes
           total cpu time            0.04 seconds
           total elapsed time        1.17 seconds
           job started at     13:27:06 10/11/2021
           job ended   at     13:27:07 10/11/2021
           job total runtime         1.17 seconds


 lic: Release hspice token(s) 
 lic: total license checkout elapse time:        1.11(s)
