INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:27:20 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/stq_addr_10_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.495ns period=4.990ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/ldq_data_3_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.495ns period=4.990ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.990ns  (clk rise@4.990ns - clk rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 1.375ns (30.145%)  route 3.186ns (69.855%))
  Logic Levels:           10  (CARRY4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.473 - 4.990 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1455, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X18Y76         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/stq_addr_10_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y76         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/stq_addr_10_q_reg[0]/Q
                         net (fo=9, routed)           0.623     1.385    lsq1/handshake_lsq_lsq1_core/stq_addr_10_q[0]
    SLICE_X18Y73         LUT6 (Prop_lut6_I1_O)        0.043     1.428 r  lsq1/handshake_lsq_lsq1_core/mat_loadEn_INST_0_i_125/O
                         net (fo=1, routed)           0.000     1.428    lsq1/handshake_lsq_lsq1_core/mat_loadEn_INST_0_i_125_n_0
    SLICE_X18Y73         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.261     1.689 r  lsq1/handshake_lsq_lsq1_core/mat_loadEn_INST_0_i_48/CO[2]
                         net (fo=7, routed)           0.535     2.224    lsq1/handshake_lsq_lsq1_core/p_11_in270_in
    SLICE_X17Y82         LUT5 (Prop_lut5_I2_O)        0.122     2.346 r  lsq1/handshake_lsq_lsq1_core/ldq_data_3_q[31]_i_29/O
                         net (fo=1, routed)           0.000     2.346    lsq1/handshake_lsq_lsq1_core/ldq_data_3_q[31]_i_29_n_0
    SLICE_X17Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.597 r  lsq1/handshake_lsq_lsq1_core/ldq_data_3_q_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.597    lsq1/handshake_lsq_lsq1_core/ldq_data_3_q_reg[31]_i_12_n_0
    SLICE_X17Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     2.750 f  lsq1/handshake_lsq_lsq1_core/ldq_data_3_q_reg[28]_i_6/O[1]
                         net (fo=1, routed)           0.459     3.209    lsq1/handshake_lsq_lsq1_core/TEMP_55_double_out1[5]
    SLICE_X17Y88         LUT6 (Prop_lut6_I0_O)        0.119     3.328 f  lsq1/handshake_lsq_lsq1_core/ldq_data_3_q[27]_i_3/O
                         net (fo=33, routed)          0.315     3.643    lsq1/handshake_lsq_lsq1_core/ldq_data_3_q[27]_i_3_n_0
    SLICE_X19Y88         LUT6 (Prop_lut6_I4_O)        0.043     3.686 r  lsq1/handshake_lsq_lsq1_core/ldq_data_3_q[31]_i_20/O
                         net (fo=1, routed)           0.280     3.966    lsq1/handshake_lsq_lsq1_core/ldq_data_3_q[31]_i_20_n_0
    SLICE_X21Y88         LUT6 (Prop_lut6_I5_O)        0.043     4.009 r  lsq1/handshake_lsq_lsq1_core/ldq_data_3_q[31]_i_9/O
                         net (fo=1, routed)           0.340     4.349    lsq1/handshake_lsq_lsq1_core/ldq_data_3_q[31]_i_9_n_0
    SLICE_X22Y88         LUT6 (Prop_lut6_I3_O)        0.043     4.392 r  lsq1/handshake_lsq_lsq1_core/ldq_data_3_q[31]_i_3/O
                         net (fo=3, routed)           0.098     4.490    lsq1/handshake_lsq_lsq1_core/ldq_data_3_q[31]_i_3_n_0
    SLICE_X22Y88         LUT5 (Prop_lut5_I0_O)        0.043     4.533 r  lsq1/handshake_lsq_lsq1_core/ldq_data_3_q[31]_i_1/O
                         net (fo=32, routed)          0.536     5.069    lsq1/handshake_lsq_lsq1_core/p_29_in
    SLICE_X36Y88         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_3_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.990     4.990 r  
                                                      0.000     4.990 r  clk (IN)
                         net (fo=1455, unset)         0.483     5.473    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X36Y88         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_3_q_reg[0]/C
                         clock pessimism              0.000     5.473    
                         clock uncertainty           -0.035     5.437    
    SLICE_X36Y88         FDRE (Setup_fdre_C_CE)      -0.194     5.243    lsq1/handshake_lsq_lsq1_core/ldq_data_3_q_reg[0]
  -------------------------------------------------------------------
                         required time                          5.243    
                         arrival time                          -5.069    
  -------------------------------------------------------------------
                         slack                                  0.174    




