---
layout: page
---

<h2>NetFPGA Summer Camp 2010</h2>

<br>
<br>

<h3>Build an Internet routers and learn about clean-slate switches at a 5-day summer camp held at <a href="http://stanford.edu/">Stanford University</a></h3>

<br>

<p><b>Presented by:</b> the Stanford NetFPGA Group</p>
<p><b>Open to:</b> Academics teaching with the NetFPGA, and researchers (postdoc or graduate-student) interested in develping new hardware-accelerated network applications</p>
<p><b>Date:</b> Monday, August 9 - Friday, August 13, 2010</p>
<p><b>Time:</b> 9am - 5pm. Evening events will be announced here</p>
<p><b>Location:</b> The <a href="http://stanford.edu/">Stanford University</a> campus located between San Francisco and San Jose in the heart of the Silicon Valley</p>

<br>
<br>

<h3>Background</h3>

<br>

<p>This week-long summercamp extends the material presented at the shorter workshop <a href="{% link news-and-events.html %}">events</a>.</p>

<br>
<br>

<img src="{% link /assets/images/netfpga-summer-camp-2010-1.jpeg %}" alt="A photo from the summer camp">

<br>
<br>

<h3>Outline</h3>

<br>

<p>Day 1 (Monday, Aug. 9)</p>
<ul>
  <li>Welcome and introductions</li>
  <li>Day 1</li>
  <ul>
    <li>Background</li>
    <ul>
      <li>Basics of an IP router</li>
      <li>The NetFPGA hardware</li>
      <li>How people use the NetFPGA</li>
      <li>Why people use NetFPGA</li>
    </ul>
    <li>The Stanford Base Reference Router</li>
    <ul>
      <li>Inside the NetFPGA hardware</li>
      <li>Introduction to FPGAs and Verilog</li>
    </ul>
    <li>The Enhanced Reference Router</li>
    <ul>
      <li>Buffer sizing requirements in a router</li>
      <li>Observering and controlling the queue size</li>
    </ul>
    <li>Life of a packet through the NetFPGA</li>
    <ul>
      <li>Data and control planes</li>
      <li>Interface to software: Exceptions and Host I/O</li>
    </ul>
    <li>Demonstration of the NetFPGA</li>
    <ul>
      <li>Address Lookup</li>
      <li>PW-OSPF</li>
      <li>Java-based Graphical User Interface (GUI)</li>
      <li>Demonstration of High Definition (HD) video streaming</li>
    </ul>
    <li>Slides: Will be available here</li>
  </ul>
</ul>
<p>Day 2 (Tuesday, Aug. 10)</p>
<ul>
  <li>Module Development and Testing</li>
  <ul>
    <li>Running Model Sim with the NetFPGA TestBench</li>
    <ul>
      <li>Compile, simulate, view waveforms</li>
      <li>Example: Simply Encryption on a packet payload</li>
      <li>Scrambling the payload with XOR using a key from a register</li>
    </ul>
    <li>Regression testing to verify hardware functionality</li>
    <ul>
      <li>Synthesize and run the hardware</li>
      <li>Verify value: 0xFFFFFFFF (would invert every bit of every byte of payload)</li>
      <li>Verify value: 0xFF00FF00 (would invert every other byte of payload)</li>
      <li>Verify value: 0x55555555 (would invert every other bit of payload)</li>
    </ul>
    <li>Slides: Will be available here</li>
  </ul>
  <li>Group discussion</li>
  <ul>
    <li>Projects ideas</li>
    <li>Scope of work that can be accomplished in 2-3 days</li>
  </ul>
  <li>Team up for Projects</li>
  <ul>
    <li>Project leaders will describe projects</li>
    <li>Group will provide feedback on the scope</li>
    <li>Be sure to have one hardware designer per team</li>
  </ul>
  <li>Example Hardware Design</li>
  <ul>
    <li>Background and review of block diagrams</li>
    <li>Show design running on nf-test machines</li>
    <li>Discuss relevant Verilog Code</li>
  </ul>
</ul>
<p>Day 3 (Wednesday, Aug. 11)</p>
<ul>
  <li>Work on Projects, examples from Summerschool 2010</li>
  <ul>
    <li>802.1q VLANs</li>
    <li>Hardware-Accelerated Mathematics Library for NetFPGA</li>
    <li>MACinMAC</li>
    <li>Heavy Hitter Identification using Multistage filters</li>
    <li>Layer 2 Load Balancing</li>
    <li>Pattern Matching/Mini-IDS</li>
    <li>TCP Traffic Analysis for Passive End-to-End Bandwidth Measurement</li>
    <li>Assessment of Prototyping an ADFX Policy Switch Leveraging NetFPGA, Ethane, and OpenFlow Switch</li>
    <li>ntop on NetFPGA</li>
    <li>Universal Hash Function</li>
  </ul>
  <li>NetFPGA group available for Questions and Answers</li>
  <li>Dinner: Pizza in the Fijitsu Lounge, Gates Building, 6pm</li>
</ul>
<p>Day 4 (Thursday, Aug. 12)</p>
<ul>
  <li>Complete Projects</li>
  <li>10-minute project presentations.</li>
  <li>Live demonstrations</li>
  <li>Award prizes to winning projects</li>
</ul>
<p>Day 5 (Friday, Aug. 13)</p>
<ul>
  <li>NetFPGA Developers Conference</li>
  <li>Dinner: MacArthur Park 7pm</li>
</ul>
<p>Saturday, Aug. 14</p>
<ul>
  <li>Checkout of Stanford Guest House</li>
</ul>

<br>
<br>

<h3>Background Reading</h3>

<br>

<ul>
  <li><a href="{% link index.html %}">NetFPGA Website</a></li>
  <li>The Verilog Golden Reference Guide, by Doulos</li>
</ul>

<br>
<br>

<h3>To Attend this Event</h3>

<br>

<ul>
  <li>Mark your calendar with the dates of the event</li>
  <ul>
    <li>Please plan to arrive Sunday night, August 8</li>
    <li>Please plan to stay through Saturday morning, August 14</li>
    <li>Registration fee covers shared meals (all breakfasts, lunches, and most dinners)</li>
    <ul>
      <li>Registration Fee: $450</li>
      <li>Register: <a href="http://www.certain.com/system/profile/form/index.cfm?PKformID=0x871455fbaf">Registration Site</a></li>
      <li>Registration Deadline: June 15th</li>
    </ul>
    <li>A limited number of scholarships are available for students or instructions from schools unable to cover registration and hotel expenses. Scholarship applicants do not need to register through the registration website</li>
    <ul>
      <li>Award of the scholarships will be based on both merit and need:</li>
      <li>Please provide one paragraph about that describes your relevant technical background in networking and/or hardware design</li>
      <li>Please provide another paragraph that explains why you or your host institution needs financial help.</li>
      <li>Scholarship Application:</li>
    </ul>
  </ul>
  <li>Travel Information</li>
  <ul>
    <li>Direct flights are available to most parts of the country through SFO or SJC</li>
    <li><a href="http://www.caltrain.com/caltrain_map.html">CalTrain</a> offers fast transportation between the airports and Palo Alto</li>
    <li>The <a href="http://transportation.stanford.edu/marguerite/MargueriteShuttle.shtml">Marguerite Shuttle</a> offers rides between the train station, hotel and campus. No car rental is needed.</li>
  </ul>
  <li>Book accommodations at the Stanford Guest House.</li>
  <ul>
    <li>There are a block of rooms reserved for the NetFPGA event</li>
    <li>These rooms are only guaranteed to be available until 06/29/2010</li>
    <li>To reserve rooms call: (650) 926-2800 with the reservation code 'NetFPGA'</li>
    <li>Single rooms are $109/night</li>
    <li>Double rooms are $139/night</li>
    <li>Shuttle services available to campus</li>
  </ul>
</ul>
