56afa701514a ("drm/i915: Decrease number of subplatform bits")
8f6d08c9af28 ("drm/i915: Check for all subplatform bits")
1d3cc7ab2b00 ("drm/i915/tgl: Set subplatforms")
7ef5ef5cdead ("drm/i915: add force_probe module parameter to replace alpha_support")
805446c8347c ("drm/i915: Introduce concept of a sub-platform")
57b1c4460dc4 ("drm/i915: Mark AML 0x87CA as ULX")
897f296152c7 ("drm/i915/ehl: Add ElkhartLake platform")
29f3863d33d1 ("drm/i915/ehl: Add EHL platform info and PCI IDs")
cbecbccaa120 ("drm/i915: Record platform specific ppGTT size in intel_device_info")
37fbbd49054b ("drm/i915: Populate pipe_offsets[] & co. accurately")
b2ae318acdca ("drm/i915: Rename HAS_GMCH")
2b34e562361f ("drm/i915/icl: Work around broken VBTs for port F detection")
3d6535cbed4a ("drm/i915: Enable fastboot by default on Skylake and newer")
d19f958db23c ("drm/i915: Enable fastset for non-boot modesets.")
3f2e9ed0b26d ("drm/i915/icl: Detect port F presence via VBT")
55277e1f3107 ("drm/i915: Always try to reset the GPU on takeover")
1787a98439cc ("drm/i915: drop intel_device_info_dump()")
a0f04cc27c50 ("drm/i915: always use INTEL_INFO() to access device info")
1400cc7e0dcd ("drm/i915: pass dev_priv to intel_device_info_runtime_init()")
ed5eb1b78a88 ("drm/i915/reg: abstract display_mmio_offset access")
0258404f9d38 ("drm/i915: start moving runtime device info to a separate struct")
6faf5916e6be ("drm/i915: Remove HW semaphores for gen7 inter-engine synchronisation")
167bc759e823 ("drm/i915: Restrict PSMI context load w/a to Haswell GT1")
f513ac76530c ("drm/i915/icl: Mind the SFC units when resetting VD or VEBox engines")
57b19d55189b ("drm/i915/icl: Record the valid VDBoxes with SFC capability")
f3ce44a09a15 ("drm/i915: merge gen checks to use range")
cf819eff907a ("drm/i915: replace IS_GEN<N> with IS_GEN(..., N)")
006900087727 ("drm/i915: Rename IS_GEN to IS_GEN_RANGE")
d15f9cdd59ba ("drm/i915/icl: Do not change reserved registers related to PSR2")
517974992593 ("drm/i915: Allocate a common scratch page")
