<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › pmc-sierra › msp71xx › msp_gpio_macros.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../index.html"></a><h1>msp_gpio_macros.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *</span>
<span class="cm"> * Macros for external SMP-safe access to the PMC MSP71xx reference</span>
<span class="cm"> * board GPIO pins</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2010 PMC-Sierra, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> *  under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> *  Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> *  option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *  THIS  SOFTWARE  IS PROVIDED   ``AS  IS&#39;&#39; AND   ANY  EXPRESS OR IMPLIED</span>
<span class="cm"> *  WARRANTIES,   INCLUDING, BUT NOT  LIMITED  TO, THE IMPLIED WARRANTIES OF</span>
<span class="cm"> *  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN</span>
<span class="cm"> *  NO  EVENT  SHALL   THE AUTHOR  BE    LIABLE FOR ANY   DIRECT, INDIRECT,</span>
<span class="cm"> *  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</span>
<span class="cm"> *  NOT LIMITED   TO, PROCUREMENT OF  SUBSTITUTE GOODS  OR SERVICES; LOSS OF</span>
<span class="cm"> *  USE, DATA,  OR PROFITS; OR  BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span>
<span class="cm"> *  ANY THEORY OF LIABILITY, WHETHER IN  CONTRACT, STRICT LIABILITY, OR TORT</span>
<span class="cm"> *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</span>
<span class="cm"> *  THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the  GNU General Public License along</span>
<span class="cm"> *  with this program; if not, write  to the Free Software Foundation, Inc.,</span>
<span class="cm"> *  675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __MSP_GPIO_MACROS_H__</span>
<span class="cp">#define __MSP_GPIO_MACROS_H__</span>

<span class="cp">#include &lt;msp_regops.h&gt;</span>
<span class="cp">#include &lt;msp_regs.h&gt;</span>

<span class="cp">#ifdef CONFIG_PMC_MSP7120_GW</span>
<span class="cp">#define MSP_NUM_GPIOS		20</span>
<span class="cp">#else</span>
<span class="cp">#define MSP_NUM_GPIOS		28</span>
<span class="cp">#endif</span>

<span class="cm">/* -- GPIO Enumerations -- */</span>
<span class="k">enum</span> <span class="n">msp_gpio_data</span> <span class="p">{</span>
	<span class="n">MSP_GPIO_LO</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">MSP_GPIO_HI</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">MSP_GPIO_NONE</span><span class="p">,</span>		<span class="cm">/* Special - Means pin is out of range */</span>
	<span class="n">MSP_GPIO_TOGGLE</span><span class="p">,</span>	<span class="cm">/* Special - Sets pin to opposite */</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">msp_gpio_mode</span> <span class="p">{</span>
	<span class="n">MSP_GPIO_INPUT</span>		<span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="cm">/* MSP_GPIO_ INTERRUPT	= 0x1,	Not supported yet */</span>
	<span class="n">MSP_GPIO_UART_INPUT</span>	<span class="o">=</span> <span class="mh">0x2</span><span class="p">,</span>	<span class="cm">/* Only GPIO 4 or 5 */</span>
	<span class="n">MSP_GPIO_OUTPUT</span>		<span class="o">=</span> <span class="mh">0x8</span><span class="p">,</span>
	<span class="n">MSP_GPIO_UART_OUTPUT</span>	<span class="o">=</span> <span class="mh">0x9</span><span class="p">,</span>	<span class="cm">/* Only GPIO 2 or 3 */</span>
	<span class="n">MSP_GPIO_PERIF_TIMERA</span>	<span class="o">=</span> <span class="mh">0x9</span><span class="p">,</span>	<span class="cm">/* Only GPIO 0 or 1 */</span>
	<span class="n">MSP_GPIO_PERIF_TIMERB</span>	<span class="o">=</span> <span class="mh">0xa</span><span class="p">,</span>	<span class="cm">/* Only GPIO 0 or 1 */</span>
	<span class="n">MSP_GPIO_UNKNOWN</span>	<span class="o">=</span> <span class="mh">0xb</span><span class="p">,</span>  <span class="cm">/* No such GPIO or mode */</span>
<span class="p">};</span>

<span class="cm">/* -- Static Tables -- */</span>

<span class="cm">/* Maps pins to data register */</span>
<span class="k">static</span> <span class="k">volatile</span> <span class="n">u32</span> <span class="o">*</span> <span class="k">const</span> <span class="n">MSP_GPIO_DATA_REGISTER</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* GPIO 0 and 1 on the first register */</span>
	<span class="n">GPIO_DATA1_REG</span><span class="p">,</span> <span class="n">GPIO_DATA1_REG</span><span class="p">,</span>
	<span class="cm">/* GPIO 2, 3, 4, and 5 on the second register */</span>
	<span class="n">GPIO_DATA2_REG</span><span class="p">,</span> <span class="n">GPIO_DATA2_REG</span><span class="p">,</span> <span class="n">GPIO_DATA2_REG</span><span class="p">,</span> <span class="n">GPIO_DATA2_REG</span><span class="p">,</span>
	<span class="cm">/* GPIO 6, 7, 8, and 9 on the third register */</span>
	<span class="n">GPIO_DATA3_REG</span><span class="p">,</span> <span class="n">GPIO_DATA3_REG</span><span class="p">,</span> <span class="n">GPIO_DATA3_REG</span><span class="p">,</span> <span class="n">GPIO_DATA3_REG</span><span class="p">,</span>
	<span class="cm">/* GPIO 10, 11, 12, 13, 14, and 15 on the fourth register */</span>
	<span class="n">GPIO_DATA4_REG</span><span class="p">,</span> <span class="n">GPIO_DATA4_REG</span><span class="p">,</span> <span class="n">GPIO_DATA4_REG</span><span class="p">,</span> <span class="n">GPIO_DATA4_REG</span><span class="p">,</span>
	<span class="n">GPIO_DATA4_REG</span><span class="p">,</span> <span class="n">GPIO_DATA4_REG</span><span class="p">,</span>
	<span class="cm">/* GPIO 16 - 23 on the first strange EXTENDED register */</span>
	<span class="n">EXTENDED_GPIO1_REG</span><span class="p">,</span> <span class="n">EXTENDED_GPIO1_REG</span><span class="p">,</span> <span class="n">EXTENDED_GPIO1_REG</span><span class="p">,</span>
	<span class="n">EXTENDED_GPIO1_REG</span><span class="p">,</span> <span class="n">EXTENDED_GPIO1_REG</span><span class="p">,</span> <span class="n">EXTENDED_GPIO1_REG</span><span class="p">,</span>
	<span class="n">EXTENDED_GPIO1_REG</span><span class="p">,</span> <span class="n">EXTENDED_GPIO1_REG</span><span class="p">,</span>
	<span class="cm">/* GPIO 24 - 27 on the second strange EXTENDED register */</span>
	<span class="n">EXTENDED_GPIO2_REG</span><span class="p">,</span> <span class="n">EXTENDED_GPIO2_REG</span><span class="p">,</span> <span class="n">EXTENDED_GPIO2_REG</span><span class="p">,</span>
	<span class="n">EXTENDED_GPIO2_REG</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Maps pins to mode register */</span>
<span class="k">static</span> <span class="k">volatile</span> <span class="n">u32</span> <span class="o">*</span> <span class="k">const</span> <span class="n">MSP_GPIO_MODE_REGISTER</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* GPIO 0 and 1 on the first register */</span>
	<span class="n">GPIO_CFG1_REG</span><span class="p">,</span> <span class="n">GPIO_CFG1_REG</span><span class="p">,</span>
	<span class="cm">/* GPIO 2, 3, 4, and 5 on the second register */</span>
	<span class="n">GPIO_CFG2_REG</span><span class="p">,</span> <span class="n">GPIO_CFG2_REG</span><span class="p">,</span> <span class="n">GPIO_CFG2_REG</span><span class="p">,</span> <span class="n">GPIO_CFG2_REG</span><span class="p">,</span>
	<span class="cm">/* GPIO 6, 7, 8, and 9 on the third register */</span>
	<span class="n">GPIO_CFG3_REG</span><span class="p">,</span> <span class="n">GPIO_CFG3_REG</span><span class="p">,</span> <span class="n">GPIO_CFG3_REG</span><span class="p">,</span> <span class="n">GPIO_CFG3_REG</span><span class="p">,</span>
	<span class="cm">/* GPIO 10, 11, 12, 13, 14, and 15 on the fourth register */</span>
	<span class="n">GPIO_CFG4_REG</span><span class="p">,</span> <span class="n">GPIO_CFG4_REG</span><span class="p">,</span> <span class="n">GPIO_CFG4_REG</span><span class="p">,</span> <span class="n">GPIO_CFG4_REG</span><span class="p">,</span>
	<span class="n">GPIO_CFG4_REG</span><span class="p">,</span> <span class="n">GPIO_CFG4_REG</span><span class="p">,</span>
	<span class="cm">/* GPIO 16 - 23 on the first strange EXTENDED register */</span>
	<span class="n">EXTENDED_GPIO1_REG</span><span class="p">,</span> <span class="n">EXTENDED_GPIO1_REG</span><span class="p">,</span> <span class="n">EXTENDED_GPIO1_REG</span><span class="p">,</span>
	<span class="n">EXTENDED_GPIO1_REG</span><span class="p">,</span> <span class="n">EXTENDED_GPIO1_REG</span><span class="p">,</span> <span class="n">EXTENDED_GPIO1_REG</span><span class="p">,</span>
	<span class="n">EXTENDED_GPIO1_REG</span><span class="p">,</span> <span class="n">EXTENDED_GPIO1_REG</span><span class="p">,</span>
	<span class="cm">/* GPIO 24 - 27 on the second strange EXTENDED register */</span>
	<span class="n">EXTENDED_GPIO2_REG</span><span class="p">,</span> <span class="n">EXTENDED_GPIO2_REG</span><span class="p">,</span> <span class="n">EXTENDED_GPIO2_REG</span><span class="p">,</span>
	<span class="n">EXTENDED_GPIO2_REG</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Maps &#39;basic&#39; pins to relative offset from 0 per register */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">MSP_GPIO_OFFSET</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* GPIO 0 and 1 on the first register */</span>
	<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	<span class="cm">/* GPIO 2, 3, 4, and 5 on the second register */</span>
	<span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span>
	<span class="cm">/* GPIO 6, 7, 8, and 9 on the third register */</span>
	<span class="mi">6</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span>
	<span class="cm">/* GPIO 10, 11, 12, 13, 14, and 15 on the fourth register */</span>
	<span class="mi">10</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Maps MODE to allowed pin mask */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">MSP_GPIO_MODE_ALLOWED</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mh">0xffffffff</span><span class="p">,</span>	<span class="cm">/* Mode 0 - INPUT */</span>
	<span class="mh">0x00000</span><span class="p">,</span>	<span class="cm">/* Mode 1 - INTERRUPT */</span>
	<span class="mh">0x00030</span><span class="p">,</span>	<span class="cm">/* Mode 2 - UART_INPUT (GPIO 4, 5)*/</span>
	<span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Modes 3, 4, 5, 6, and 7 are reserved */</span>
	<span class="mh">0xffffffff</span><span class="p">,</span>	<span class="cm">/* Mode 8 - OUTPUT */</span>
	<span class="mh">0x0000f</span><span class="p">,</span>	<span class="cm">/* Mode 9 - UART_OUTPUT/</span>
<span class="cm">				PERF_TIMERA (GPIO 0, 1, 2, 3) */</span>
	<span class="mh">0x00003</span><span class="p">,</span>	<span class="cm">/* Mode a - PERF_TIMERB (GPIO 0, 1) */</span>
	<span class="mh">0x00000</span><span class="p">,</span>	<span class="cm">/* Mode b - Not really a mode! */</span>
<span class="p">};</span>

<span class="cm">/* -- Bit masks -- */</span>

<span class="cm">/* This gives you the &#39;register relative offset gpio&#39; number */</span>
<span class="cp">#define OFFSET_GPIO_NUMBER(gpio)	(gpio - MSP_GPIO_OFFSET[gpio])</span>

<span class="cm">/* These take the &#39;register relative offset gpio&#39; number */</span>
<span class="cp">#define BASIC_DATA_REG_MASK(ogpio)		(1 &lt;&lt; ogpio)</span>
<span class="cp">#define BASIC_MODE_REG_VALUE(mode, ogpio)	\</span>
<span class="cp">	(mode &lt;&lt; BASIC_MODE_REG_SHIFT(ogpio))</span>
<span class="cp">#define BASIC_MODE_REG_MASK(ogpio)		\</span>
<span class="cp">	BASIC_MODE_REG_VALUE(0xf, ogpio)</span>
<span class="cp">#define BASIC_MODE_REG_SHIFT(ogpio)		(ogpio * 4)</span>
<span class="cp">#define BASIC_MODE_REG_FROM_REG(data, ogpio)	\</span>
<span class="cp">	((data &amp; BASIC_MODE_REG_MASK(ogpio)) &gt;&gt; BASIC_MODE_REG_SHIFT(ogpio))</span>

<span class="cm">/* These take the actual GPIO number (0 through 15) */</span>
<span class="cp">#define BASIC_DATA_MASK(gpio)	\</span>
<span class="cp">	BASIC_DATA_REG_MASK(OFFSET_GPIO_NUMBER(gpio))</span>
<span class="cp">#define BASIC_MODE_MASK(gpio)	\</span>
<span class="cp">	BASIC_MODE_REG_MASK(OFFSET_GPIO_NUMBER(gpio))</span>
<span class="cp">#define BASIC_MODE(mode, gpio)	\</span>
<span class="cp">	BASIC_MODE_REG_VALUE(mode, OFFSET_GPIO_NUMBER(gpio))</span>
<span class="cp">#define BASIC_MODE_SHIFT(gpio)	\</span>
<span class="cp">	BASIC_MODE_REG_SHIFT(OFFSET_GPIO_NUMBER(gpio))</span>
<span class="cp">#define BASIC_MODE_FROM_REG(data, gpio)	\</span>
<span class="cp">	BASIC_MODE_REG_FROM_REG(data, OFFSET_GPIO_NUMBER(gpio))</span>

<span class="cm">/*</span>
<span class="cm"> * Each extended GPIO register is 32 bits long and is responsible for up to</span>
<span class="cm"> * eight GPIOs. The least significant 16 bits contain the set and clear bit</span>
<span class="cm"> * pair for each of the GPIOs. The most significant 16 bits contain the</span>
<span class="cm"> * disable and enable bit pair for each of the GPIOs. For example, the</span>
<span class="cm"> * extended GPIO reg for GPIOs 16-23 is as follows:</span>
<span class="cm"> *</span>
<span class="cm"> *	31: GPIO23_DISABLE</span>
<span class="cm"> *	...</span>
<span class="cm"> *	19: GPIO17_DISABLE</span>
<span class="cm"> *	18: GPIO17_ENABLE</span>
<span class="cm"> *	17: GPIO16_DISABLE</span>
<span class="cm"> *	16: GPIO16_ENABLE</span>
<span class="cm"> *	...</span>
<span class="cm"> *	3:  GPIO17_SET</span>
<span class="cm"> *	2:  GPIO17_CLEAR</span>
<span class="cm"> *	1:  GPIO16_SET</span>
<span class="cm"> *	0:  GPIO16_CLEAR</span>
<span class="cm"> */</span>

<span class="cm">/* This gives the &#39;register relative offset gpio&#39; number */</span>
<span class="cp">#define EXTENDED_OFFSET_GPIO(gpio)	(gpio &lt; 24 ? gpio - 16 : gpio - 24)</span>

<span class="cm">/* These take the &#39;register relative offset gpio&#39; number */</span>
<span class="cp">#define EXTENDED_REG_DISABLE(ogpio)	(0x2 &lt;&lt; ((ogpio * 2) + 16))</span>
<span class="cp">#define EXTENDED_REG_ENABLE(ogpio)	(0x1 &lt;&lt; ((ogpio * 2) + 16))</span>
<span class="cp">#define EXTENDED_REG_SET(ogpio)		(0x2 &lt;&lt; (ogpio * 2))</span>
<span class="cp">#define EXTENDED_REG_CLR(ogpio)		(0x1 &lt;&lt; (ogpio * 2))</span>

<span class="cm">/* These take the actual GPIO number (16 through 27) */</span>
<span class="cp">#define EXTENDED_DISABLE(gpio)	\</span>
<span class="cp">	EXTENDED_REG_DISABLE(EXTENDED_OFFSET_GPIO(gpio))</span>
<span class="cp">#define EXTENDED_ENABLE(gpio)	\</span>
<span class="cp">	EXTENDED_REG_ENABLE(EXTENDED_OFFSET_GPIO(gpio))</span>
<span class="cp">#define EXTENDED_SET(gpio)	\</span>
<span class="cp">	EXTENDED_REG_SET(EXTENDED_OFFSET_GPIO(gpio))</span>
<span class="cp">#define EXTENDED_CLR(gpio)	\</span>
<span class="cp">	EXTENDED_REG_CLR(EXTENDED_OFFSET_GPIO(gpio))</span>

<span class="cp">#define EXTENDED_FULL_MASK		(0xffffffff)</span>

<span class="cm">/* -- API inline-functions -- */</span>

<span class="cm">/*</span>
<span class="cm"> * Gets the current value of the specified pin</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="k">enum</span> <span class="n">msp_gpio_data</span> <span class="nf">msp_gpio_pin_get</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">pinhi_mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">pinhi_mask2</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">gpio</span> <span class="o">&gt;=</span> <span class="n">MSP_NUM_GPIOS</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">MSP_GPIO_NONE</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">gpio</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pinhi_mask</span> <span class="o">=</span> <span class="n">BASIC_DATA_MASK</span><span class="p">(</span><span class="n">gpio</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Two cases are possible with the EXTENDED register:</span>
<span class="cm">		 *  - In output mode (ENABLED flag set), check the CLR bit</span>
<span class="cm">		 *  - In input mode (ENABLED flag not set), check the SET bit</span>
<span class="cm">		 */</span>
		<span class="n">pinhi_mask</span> <span class="o">=</span> <span class="n">EXTENDED_ENABLE</span><span class="p">(</span><span class="n">gpio</span><span class="p">)</span> <span class="o">|</span> <span class="n">EXTENDED_CLR</span><span class="p">(</span><span class="n">gpio</span><span class="p">);</span>
		<span class="n">pinhi_mask2</span> <span class="o">=</span> <span class="n">EXTENDED_SET</span><span class="p">(</span><span class="n">gpio</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(((</span><span class="o">*</span><span class="n">MSP_GPIO_DATA_REGISTER</span><span class="p">[</span><span class="n">gpio</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">pinhi_mask</span><span class="p">)</span> <span class="o">==</span> <span class="n">pinhi_mask</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="o">*</span><span class="n">MSP_GPIO_DATA_REGISTER</span><span class="p">[</span><span class="n">gpio</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">pinhi_mask2</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">MSP_GPIO_HI</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="n">MSP_GPIO_LO</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Sets the specified pin to the specified value */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">msp_gpio_pin_set</span><span class="p">(</span><span class="k">enum</span> <span class="n">msp_gpio_data</span> <span class="n">data</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">gpio</span> <span class="o">&gt;=</span> <span class="n">MSP_NUM_GPIOS</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">gpio</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">data</span> <span class="o">==</span> <span class="n">MSP_GPIO_TOGGLE</span><span class="p">)</span>
			<span class="n">toggle_reg32</span><span class="p">(</span><span class="n">MSP_GPIO_DATA_REGISTER</span><span class="p">[</span><span class="n">gpio</span><span class="p">],</span>
					<span class="n">BASIC_DATA_MASK</span><span class="p">(</span><span class="n">gpio</span><span class="p">));</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">data</span> <span class="o">==</span> <span class="n">MSP_GPIO_HI</span><span class="p">)</span>
			<span class="n">set_reg32</span><span class="p">(</span><span class="n">MSP_GPIO_DATA_REGISTER</span><span class="p">[</span><span class="n">gpio</span><span class="p">],</span>
					<span class="n">BASIC_DATA_MASK</span><span class="p">(</span><span class="n">gpio</span><span class="p">));</span>
		<span class="k">else</span>
			<span class="n">clear_reg32</span><span class="p">(</span><span class="n">MSP_GPIO_DATA_REGISTER</span><span class="p">[</span><span class="n">gpio</span><span class="p">],</span>
					<span class="n">BASIC_DATA_MASK</span><span class="p">(</span><span class="n">gpio</span><span class="p">));</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">data</span> <span class="o">==</span> <span class="n">MSP_GPIO_TOGGLE</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Special ugly case:</span>
<span class="cm">			 *   We have to read the CLR bit.</span>
<span class="cm">			 *   If set, we write the CLR bit.</span>
<span class="cm">			 *   If not, we write the SET bit.</span>
<span class="cm">			 */</span>
			<span class="n">u32</span> <span class="n">tmpdata</span><span class="p">;</span>

			<span class="n">custom_read_reg32</span><span class="p">(</span><span class="n">MSP_GPIO_DATA_REGISTER</span><span class="p">[</span><span class="n">gpio</span><span class="p">],</span>
								<span class="n">tmpdata</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">tmpdata</span> <span class="o">&amp;</span> <span class="n">EXTENDED_CLR</span><span class="p">(</span><span class="n">gpio</span><span class="p">))</span>
				<span class="n">tmpdata</span> <span class="o">=</span> <span class="n">EXTENDED_CLR</span><span class="p">(</span><span class="n">gpio</span><span class="p">);</span>
			<span class="k">else</span>
				<span class="n">tmpdata</span> <span class="o">=</span> <span class="n">EXTENDED_SET</span><span class="p">(</span><span class="n">gpio</span><span class="p">);</span>
			<span class="n">custom_write_reg32</span><span class="p">(</span><span class="n">MSP_GPIO_DATA_REGISTER</span><span class="p">[</span><span class="n">gpio</span><span class="p">],</span>
								<span class="n">tmpdata</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">newdata</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">data</span> <span class="o">==</span> <span class="n">MSP_GPIO_HI</span><span class="p">)</span>
				<span class="n">newdata</span> <span class="o">=</span> <span class="n">EXTENDED_SET</span><span class="p">(</span><span class="n">gpio</span><span class="p">);</span>
			<span class="k">else</span>
				<span class="n">newdata</span> <span class="o">=</span> <span class="n">EXTENDED_CLR</span><span class="p">(</span><span class="n">gpio</span><span class="p">);</span>
			<span class="n">set_value_reg32</span><span class="p">(</span><span class="n">MSP_GPIO_DATA_REGISTER</span><span class="p">[</span><span class="n">gpio</span><span class="p">],</span>
						<span class="n">EXTENDED_FULL_MASK</span><span class="p">,</span> <span class="n">newdata</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* Sets the specified pin to the specified value */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">msp_gpio_pin_hi</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">msp_gpio_pin_set</span><span class="p">(</span><span class="n">MSP_GPIO_HI</span><span class="p">,</span> <span class="n">gpio</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Sets the specified pin to the specified value */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">msp_gpio_pin_lo</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">msp_gpio_pin_set</span><span class="p">(</span><span class="n">MSP_GPIO_LO</span><span class="p">,</span> <span class="n">gpio</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Sets the specified pin to the opposite value */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">msp_gpio_pin_toggle</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">msp_gpio_pin_set</span><span class="p">(</span><span class="n">MSP_GPIO_TOGGLE</span><span class="p">,</span> <span class="n">gpio</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Gets the mode of the specified pin */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="k">enum</span> <span class="n">msp_gpio_mode</span> <span class="nf">msp_gpio_pin_get_mode</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">enum</span> <span class="n">msp_gpio_mode</span> <span class="n">retval</span> <span class="o">=</span> <span class="n">MSP_GPIO_UNKNOWN</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">data</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">gpio</span> <span class="o">&gt;=</span> <span class="n">MSP_NUM_GPIOS</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>

	<span class="n">data</span> <span class="o">=</span> <span class="o">*</span><span class="n">MSP_GPIO_MODE_REGISTER</span><span class="p">[</span><span class="n">gpio</span><span class="p">];</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">gpio</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="n">BASIC_MODE_FROM_REG</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="n">gpio</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* Extended pins can only be either INPUT or OUTPUT */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">data</span> <span class="o">&amp;</span> <span class="n">EXTENDED_ENABLE</span><span class="p">(</span><span class="n">gpio</span><span class="p">))</span>
			<span class="n">retval</span> <span class="o">=</span> <span class="n">MSP_GPIO_OUTPUT</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">retval</span> <span class="o">=</span> <span class="n">MSP_GPIO_INPUT</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Sets the specified mode on the requested pin</span>
<span class="cm"> * Returns 0 on success, or -1 if that mode is not allowed on this pin</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">msp_gpio_pin_mode</span><span class="p">(</span><span class="k">enum</span> <span class="n">msp_gpio_mode</span> <span class="n">mode</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">modemask</span><span class="p">,</span> <span class="n">newmode</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">gpio</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">MSP_GPIO_MODE_ALLOWED</span><span class="p">[</span><span class="n">mode</span><span class="p">])</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">gpio</span> <span class="o">&gt;=</span> <span class="n">MSP_NUM_GPIOS</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">gpio</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">modemask</span> <span class="o">=</span> <span class="n">BASIC_MODE_MASK</span><span class="p">(</span><span class="n">gpio</span><span class="p">);</span>
		<span class="n">newmode</span> <span class="o">=</span>  <span class="n">BASIC_MODE</span><span class="p">(</span><span class="n">mode</span><span class="p">,</span> <span class="n">gpio</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">modemask</span> <span class="o">=</span> <span class="n">EXTENDED_FULL_MASK</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">==</span> <span class="n">MSP_GPIO_INPUT</span><span class="p">)</span>
			<span class="n">newmode</span> <span class="o">=</span> <span class="n">EXTENDED_DISABLE</span><span class="p">(</span><span class="n">gpio</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">newmode</span> <span class="o">=</span> <span class="n">EXTENDED_ENABLE</span><span class="p">(</span><span class="n">gpio</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* Do the set atomically */</span>
	<span class="n">set_value_reg32</span><span class="p">(</span><span class="n">MSP_GPIO_MODE_REGISTER</span><span class="p">[</span><span class="n">gpio</span><span class="p">],</span> <span class="n">modemask</span><span class="p">,</span> <span class="n">newmode</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* __MSP_GPIO_MACROS_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:6}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../javascript/docco.min.js"></script>
</html>
