verilog xil_defaultlib --include "../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/f90c/hdl/verilog" \
"../../../bd/design_1/ip/design_1_processing_system7_0_1/sim/design_1_processing_system7_0_1.v" \
"../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/e1aa/hdl/verilog/conv1_bias_oc.v" \
"../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/e1aa/hdl/verilog/conv1_CTL_s_axi.v" \
"../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/e1aa/hdl/verilog/conv1_DATA_BIAS_m_axi.v" \
"../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/e1aa/hdl/verilog/conv1_DATA_INPUT_m_axi.v" \
"../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/e1aa/hdl/verilog/conv1_DATA_OUTPUT_m_axi.v" \
"../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/e1aa/hdl/verilog/conv1_DATA_WEIGHT_m_axi.v" \
"../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/e1aa/hdl/verilog/conv1_fadd_32ns_3bkb.v" \
"../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/e1aa/hdl/verilog/conv1_fcmp_32ns_3dEe.v" \
"../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/e1aa/hdl/verilog/conv1_fmul_32ns_3cud.v" \
"../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/e1aa/hdl/verilog/conv1_input_oc_0.v" \
"../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/e1aa/hdl/verilog/conv1_output1_oc.v" \
"../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/e1aa/hdl/verilog/conv1_output2_oc.v" \
"../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/e1aa/hdl/verilog/conv1_weights_oc_0.v" \
"../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/e1aa/hdl/verilog/convulution1.v" \
"../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/e1aa/hdl/verilog/maxpool_2.v" \
"../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/e1aa/hdl/verilog/relu_1.v" \
"../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/e1aa/hdl/verilog/relu_2.v" \
"../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/e1aa/hdl/verilog/store_bias.v" \
"../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/e1aa/hdl/verilog/store_input.v" \
"../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/e1aa/hdl/verilog/store_output.v" \
"../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/e1aa/hdl/verilog/store_weights.v" \
"../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/e1aa/hdl/verilog/conv1.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" \

sv xil_defaultlib --include "../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/f90c/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_m00e_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_s00sic_0.sv" \

verilog xil_defaultlib --include "../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/f90c/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/sim/bd_68b9.v" \

sv xil_defaultlib --include "../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/f90c/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_5/sim/bd_68b9_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_11/sim/bd_68b9_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_12/sim/bd_68b9_m00e_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_6/sim/bd_68b9_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_7/sim/bd_68b9_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_8/sim/bd_68b9_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_9/sim/bd_68b9_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_10/sim/bd_68b9_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_2/sim/bd_68b9_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_3/sim/bd_68b9_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_4/sim/bd_68b9_s00sic_0.sv" \

verilog xil_defaultlib --include "../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/f90c/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_0/sim/bd_68b9_one_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1_1/sim/design_1_axi_smc_1_1.v" \
"../../../bd/design_1/ip/design_1_axi_smc_2_1/bd_0/sim/bd_6849.v" \

sv xil_defaultlib --include "../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/f90c/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_2_1/bd_0/ip/ip_5/sim/bd_6849_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_1/bd_0/ip/ip_11/sim/bd_6849_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_1/bd_0/ip/ip_12/sim/bd_6849_m00e_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_1/bd_0/ip/ip_6/sim/bd_6849_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_1/bd_0/ip/ip_7/sim/bd_6849_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_1/bd_0/ip/ip_8/sim/bd_6849_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_1/bd_0/ip/ip_9/sim/bd_6849_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_1/bd_0/ip/ip_10/sim/bd_6849_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_1/bd_0/ip/ip_2/sim/bd_6849_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_1/bd_0/ip/ip_3/sim/bd_6849_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_2_1/bd_0/ip/ip_4/sim/bd_6849_s00sic_0.sv" \

verilog xil_defaultlib --include "../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/f90c/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_2_1/bd_0/ip/ip_0/sim/bd_6849_one_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_2_1/sim/design_1_axi_smc_2_1.v" \
"../../../bd/design_1/ip/design_1_axi_smc_3_1/bd_0/sim/bd_a818.v" \

sv xil_defaultlib --include "../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/f90c/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_3_1/bd_0/ip/ip_5/sim/bd_a818_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3_1/bd_0/ip/ip_11/sim/bd_a818_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3_1/bd_0/ip/ip_12/sim/bd_a818_m00e_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3_1/bd_0/ip/ip_6/sim/bd_a818_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3_1/bd_0/ip/ip_7/sim/bd_a818_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3_1/bd_0/ip/ip_8/sim/bd_a818_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3_1/bd_0/ip/ip_9/sim/bd_a818_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3_1/bd_0/ip/ip_10/sim/bd_a818_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3_1/bd_0/ip/ip_2/sim/bd_a818_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3_1/bd_0/ip/ip_3/sim/bd_a818_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3_1/bd_0/ip/ip_4/sim/bd_a818_s00sic_0.sv" \

verilog xil_defaultlib --include "../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "../../../../Lenet.srcs/sources_1/bd/design_1/ipshared/f90c/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_3_1/bd_0/ip/ip_0/sim/bd_a818_one_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_3_1/sim/design_1_axi_smc_3_1.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
