

================================================================
== Vitis HLS Report for 'clu'
================================================================
* Date:           Thu Jan 26 10:27:44 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cl_2f
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                 |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_single_lin_process_1_fu_266  |single_lin_process_1  |       41|      346|  0.410 us|  3.460 us|   41|  346|       no|
        |grp_recvFrame_logic_1_fu_290     |recvFrame_logic_1     |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_277_1  |        ?|        ?|         ?|          -|          -|    12|        no|
        |- VITIS_LOOP_258_1  |       20|     3480|   2 ~ 348|          -|          -|    10|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    245|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    1|    5595|  10628|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    373|    -|
|Register         |        -|    -|     355|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|    5950|  11246|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       5|     21|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+----+------+------+-----+
    |             Instance            |        Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------+----------------------+---------+----+------+------+-----+
    |EN_s_axi_U                       |EN_s_axi              |        0|   0|   468|   760|    0|
    |can_addr_m_axi_U                 |can_addr_m_axi        |        0|   0|   710|  1276|    0|
    |lin_addr_m_axi_U                 |lin_addr_m_axi        |        0|   0|   710|  1276|    0|
    |ps_ddr_m_axi_U                   |ps_ddr_m_axi          |        0|   0|   746|  1396|    0|
    |grp_recvFrame_logic_1_fu_290     |recvFrame_logic_1     |        0|   1|  1637|  3470|    0|
    |grp_single_lin_process_1_fu_266  |single_lin_process_1  |        0|   0|  1324|  2450|    0|
    +---------------------------------+----------------------+---------+----+------+------+-----+
    |Total                            |                      |        0|   1|  5595| 10628|    0|
    +---------------------------------+----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln251_fu_461_p2               |         +|   0|  0|  32|          32|          32|
    |add_ln277_fu_407_p2               |         +|   0|  0|   6|           4|           1|
    |canaddr_mod_fu_446_p2             |         +|   0|  0|  32|          32|          32|
    |lin_nr_2_fu_347_p2                |         +|   0|  0|   6|           4|           1|
    |linbase_mod_fu_386_p2             |         +|   0|  0|  32|          32|          32|
    |and_ln217_fu_363_p2               |       and|   0|  0|  10|          10|          10|
    |and_ln248_fu_423_p2               |       and|   0|  0|  12|          12|          12|
    |ap_block_state13_on_subcall_done  |       and|   0|  0|   1|           1|           1|
    |ap_block_state3_on_subcall_done   |       and|   0|  0|   1|           1|           1|
    |ap_predicate_op143_call_state13   |       and|   0|  0|   1|           1|           1|
    |icmp_ln217_fu_368_p2              |      icmp|   0|  0|   5|          10|           1|
    |icmp_ln248_fu_428_p2              |      icmp|   0|  0|   5|          12|           1|
    |icmp_ln253_1_fu_545_p2            |      icmp|   0|  0|   3|           7|           1|
    |icmp_ln253_2_fu_560_p2            |      icmp|   0|  0|  11|          31|           1|
    |icmp_ln253_fu_540_p2              |      icmp|   0|  0|   3|           7|           1|
    |icmp_ln258_fu_341_p2              |      icmp|   0|  0|   2|           4|           4|
    |icmp_ln277_fu_401_p2              |      icmp|   0|  0|   2|           4|           4|
    |or_ln251_fu_451_p2                |        or|   0|  0|  20|          20|           8|
    |readIndex_2_fu_592_p3             |    select|   0|  0|   8|           1|           8|
    |readIndex_fu_566_p3               |    select|   0|  0|   6|           1|           6|
    |shl_ln217_fu_357_p2               |       shl|   0|  0|  21|           1|          10|
    |shl_ln248_fu_417_p2               |       shl|   0|  0|  26|           1|          12|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 245|         228|         180|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  57|         14|    1|         14|
    |can_addr_ARADDR    |  13|          3|   32|         96|
    |can_addr_ARLEN     |  13|          3|   32|         96|
    |can_addr_ARVALID   |  13|          3|    1|          3|
    |can_addr_AWVALID   |   9|          2|    1|          2|
    |can_addr_BREADY    |   9|          2|    1|          2|
    |can_addr_RREADY    |  13|          3|    1|          3|
    |can_addr_WVALID    |   9|          2|    1|          2|
    |can_addr_blk_n_AR  |   9|          2|    1|          2|
    |can_addr_blk_n_R   |   9|          2|    1|          2|
    |jj_fu_208          |   9|          2|    4|          8|
    |lin_addr_ARVALID   |   9|          2|    1|          2|
    |lin_addr_AWVALID   |   9|          2|    1|          2|
    |lin_addr_BREADY    |   9|          2|    1|          2|
    |lin_addr_RREADY    |   9|          2|    1|          2|
    |lin_addr_WVALID    |   9|          2|    1|          2|
    |lin_nr_fu_204      |   9|          2|    4|          8|
    |mode_nr            |  13|          3|    2|          6|
    |ps_ddr_ARADDR      |  13|          3|   32|         96|
    |ps_ddr_ARLEN       |  13|          3|   32|         96|
    |ps_ddr_ARVALID     |  13|          3|    1|          3|
    |ps_ddr_AWADDR      |  13|          3|   32|         96|
    |ps_ddr_AWLEN       |  13|          3|   32|         96|
    |ps_ddr_AWVALID     |  13|          3|    1|          3|
    |ps_ddr_BREADY      |  13|          3|    1|          3|
    |ps_ddr_RREADY      |  13|          3|    1|          3|
    |ps_ddr_WDATA       |  13|          3|    8|         24|
    |ps_ddr_WSTRB       |  13|          3|    1|          3|
    |ps_ddr_WVALID      |  13|          3|    1|          3|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 373|         86|  229|        680|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |add_ln277_reg_686                             |   4|   0|    4|          0|
    |ap_CS_fsm                                     |  13|   0|   13|          0|
    |can_ddr_read_reg_616                          |  32|   0|   32|          0|
    |can_ptr_read_reg_626                          |  32|   0|   32|          0|
    |canaddr_mod_reg_695                           |  32|   0|   32|          0|
    |grp_recvFrame_logic_1_fu_290_ap_start_reg     |   1|   0|    1|          0|
    |grp_single_lin_process_1_fu_266_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln217_reg_671                            |   1|   0|    1|          0|
    |icmp_ln248_reg_691                            |   1|   0|    1|          0|
    |icmp_ln253_2_reg_741                          |   1|   0|    1|          0|
    |jj_fu_208                                     |   4|   0|    4|          0|
    |lin_ddr_read_reg_611                          |  32|   0|   32|          0|
    |lin_nr_2_reg_666                              |   4|   0|    4|          0|
    |lin_nr_fu_204                                 |   4|   0|    4|          0|
    |lin_ptr_read_reg_621                          |  32|   0|   32|          0|
    |linbase_mod_reg_675                           |  32|   0|   32|          0|
    |mode_nr                                       |   2|   0|    2|          0|
    |mode_nr_load_reg_632                          |   2|   0|    2|          0|
    |readIndex_2_reg_745                           |   7|   0|    8|          1|
    |result_reg_711                                |  32|   0|   32|          0|
    |tmp_10_reg_726                                |   7|   0|    7|          0|
    |tmp_8_reg_736                                 |   7|   0|    7|          0|
    |tmp_9_reg_721                                 |   7|   0|    7|          0|
    |tmp_reg_731                                   |   7|   0|    7|          0|
    |trunc_ln251_reg_716                           |   6|   0|    6|          0|
    |trunc_ln258_reg_643                           |  10|   0|   10|          0|
    |trunc_ln277_reg_655                           |  12|   0|   12|          0|
    |trunc_ln_reg_700                              |  30|   0|   30|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 355|   0|  356|          1|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------------+-----+-----+------------+--------------+--------------+
|s_axi_EN_AWVALID          |   in|    1|       s_axi|            EN|        scalar|
|s_axi_EN_AWREADY          |  out|    1|       s_axi|            EN|        scalar|
|s_axi_EN_AWADDR           |   in|    7|       s_axi|            EN|        scalar|
|s_axi_EN_WVALID           |   in|    1|       s_axi|            EN|        scalar|
|s_axi_EN_WREADY           |  out|    1|       s_axi|            EN|        scalar|
|s_axi_EN_WDATA            |   in|   32|       s_axi|            EN|        scalar|
|s_axi_EN_WSTRB            |   in|    4|       s_axi|            EN|        scalar|
|s_axi_EN_ARVALID          |   in|    1|       s_axi|            EN|        scalar|
|s_axi_EN_ARREADY          |  out|    1|       s_axi|            EN|        scalar|
|s_axi_EN_ARADDR           |   in|    7|       s_axi|            EN|        scalar|
|s_axi_EN_RVALID           |  out|    1|       s_axi|            EN|        scalar|
|s_axi_EN_RREADY           |   in|    1|       s_axi|            EN|        scalar|
|s_axi_EN_RDATA            |  out|   32|       s_axi|            EN|        scalar|
|s_axi_EN_RRESP            |  out|    2|       s_axi|            EN|        scalar|
|s_axi_EN_BVALID           |  out|    1|       s_axi|            EN|        scalar|
|s_axi_EN_BREADY           |   in|    1|       s_axi|            EN|        scalar|
|s_axi_EN_BRESP            |  out|    2|       s_axi|            EN|        scalar|
|ap_clk                    |   in|    1|  ap_ctrl_hs|           clu|  return value|
|ap_rst_n                  |   in|    1|  ap_ctrl_hs|           clu|  return value|
|interrupt                 |  out|    1|  ap_ctrl_hs|           clu|  return value|
|m_axi_can_addr_AWVALID    |  out|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_AWREADY    |   in|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_AWADDR     |  out|   32|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_AWID       |  out|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_AWLEN      |  out|    8|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_AWSIZE     |  out|    3|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_AWBURST    |  out|    2|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_AWLOCK     |  out|    2|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_AWCACHE    |  out|    4|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_AWPROT     |  out|    3|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_AWQOS      |  out|    4|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_AWREGION   |  out|    4|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_AWUSER     |  out|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_WVALID     |  out|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_WREADY     |   in|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_WDATA      |  out|   32|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_WSTRB      |  out|    4|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_WLAST      |  out|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_WID        |  out|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_WUSER      |  out|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_ARVALID    |  out|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_ARREADY    |   in|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_ARADDR     |  out|   32|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_ARID       |  out|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_ARLEN      |  out|    8|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_ARSIZE     |  out|    3|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_ARBURST    |  out|    2|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_ARLOCK     |  out|    2|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_ARCACHE    |  out|    4|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_ARPROT     |  out|    3|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_ARQOS      |  out|    4|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_ARREGION   |  out|    4|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_ARUSER     |  out|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_RVALID     |   in|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_RREADY     |  out|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_RDATA      |   in|   32|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_RLAST      |   in|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_RID        |   in|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_RUSER      |   in|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_RRESP      |   in|    2|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_BVALID     |   in|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_BREADY     |  out|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_BRESP      |   in|    2|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_BID        |   in|    1|       m_axi|      can_addr|       pointer|
|m_axi_can_addr_BUSER      |   in|    1|       m_axi|      can_addr|       pointer|
|m_axi_uart_addr_AWVALID   |  out|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_AWREADY   |   in|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_AWADDR    |  out|   32|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_AWID      |  out|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_AWLEN     |  out|    8|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_AWSIZE    |  out|    3|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_AWBURST   |  out|    2|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_AWLOCK    |  out|    2|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_AWCACHE   |  out|    4|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_AWPROT    |  out|    3|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_AWQOS     |  out|    4|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_AWREGION  |  out|    4|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_AWUSER    |  out|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_WVALID    |  out|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_WREADY    |   in|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_WDATA     |  out|   32|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_WSTRB     |  out|    4|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_WLAST     |  out|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_WID       |  out|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_WUSER     |  out|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_ARVALID   |  out|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_ARREADY   |   in|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_ARADDR    |  out|   32|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_ARID      |  out|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_ARLEN     |  out|    8|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_ARSIZE    |  out|    3|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_ARBURST   |  out|    2|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_ARLOCK    |  out|    2|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_ARCACHE   |  out|    4|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_ARPROT    |  out|    3|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_ARQOS     |  out|    4|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_ARREGION  |  out|    4|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_ARUSER    |  out|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_RVALID    |   in|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_RREADY    |  out|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_RDATA     |   in|   32|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_RLAST     |   in|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_RID       |   in|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_RUSER     |   in|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_RRESP     |   in|    2|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_BVALID    |   in|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_BREADY    |  out|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_BRESP     |   in|    2|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_BID       |   in|    1|       m_axi|     uart_addr|       pointer|
|m_axi_uart_addr_BUSER     |   in|    1|       m_axi|     uart_addr|       pointer|
|m_axi_lin_addr_AWVALID    |  out|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_AWREADY    |   in|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_AWADDR     |  out|   32|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_AWID       |  out|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_AWLEN      |  out|    8|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_AWSIZE     |  out|    3|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_AWBURST    |  out|    2|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_AWLOCK     |  out|    2|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_AWCACHE    |  out|    4|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_AWPROT     |  out|    3|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_AWQOS      |  out|    4|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_AWREGION   |  out|    4|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_AWUSER     |  out|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_WVALID     |  out|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_WREADY     |   in|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_WDATA      |  out|   32|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_WSTRB      |  out|    4|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_WLAST      |  out|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_WID        |  out|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_WUSER      |  out|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_ARVALID    |  out|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_ARREADY    |   in|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_ARADDR     |  out|   32|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_ARID       |  out|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_ARLEN      |  out|    8|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_ARSIZE     |  out|    3|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_ARBURST    |  out|    2|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_ARLOCK     |  out|    2|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_ARCACHE    |  out|    4|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_ARPROT     |  out|    3|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_ARQOS      |  out|    4|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_ARREGION   |  out|    4|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_ARUSER     |  out|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_RVALID     |   in|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_RREADY     |  out|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_RDATA      |   in|   32|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_RLAST      |   in|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_RID        |   in|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_RUSER      |   in|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_RRESP      |   in|    2|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_BVALID     |   in|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_BREADY     |  out|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_BRESP      |   in|    2|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_BID        |   in|    1|       m_axi|      lin_addr|       pointer|
|m_axi_lin_addr_BUSER      |   in|    1|       m_axi|      lin_addr|       pointer|
|m_axi_ps_ddr_AWVALID      |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWREADY      |   in|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWADDR       |  out|   32|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWID         |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWLEN        |  out|    8|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWSIZE       |  out|    3|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWBURST      |  out|    2|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWLOCK       |  out|    2|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWCACHE      |  out|    4|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWPROT       |  out|    3|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWQOS        |  out|    4|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWREGION     |  out|    4|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_AWUSER       |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_WVALID       |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_WREADY       |   in|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_WDATA        |  out|   32|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_WSTRB        |  out|    4|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_WLAST        |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_WID          |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_WUSER        |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARVALID      |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARREADY      |   in|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARADDR       |  out|   32|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARID         |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARLEN        |  out|    8|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARSIZE       |  out|    3|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARBURST      |  out|    2|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARLOCK       |  out|    2|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARCACHE      |  out|    4|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARPROT       |  out|    3|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARQOS        |  out|    4|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARREGION     |  out|    4|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_ARUSER       |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_RVALID       |   in|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_RREADY       |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_RDATA        |   in|   32|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_RLAST        |   in|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_RID          |   in|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_RUSER        |   in|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_RRESP        |   in|    2|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_BVALID       |   in|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_BREADY       |  out|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_BRESP        |   in|    2|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_BID          |   in|    1|       m_axi|        ps_ddr|       pointer|
|m_axi_ps_ddr_BUSER        |   in|    1|       m_axi|        ps_ddr|       pointer|
|timestamp                 |   in|   64|     ap_none|     timestamp|        scalar|
+--------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 13 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln23 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_18" [clu/clu.c:23]   --->   Operation 14 'spectopmodule' 'spectopmodule_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_addr, void @empty_23, i32 0, i32 0, void @empty_25, i32 0, i32 1, void @empty_26, void @empty, void @empty_25, i32 16, i32 16, i32 16, i32 16, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %can_addr"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %uart_addr, void @empty_23, i32 0, i32 0, void @empty_25, i32 0, i32 1, void @empty_0, void @empty, void @empty_25, i32 16, i32 16, i32 16, i32 16, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %uart_addr"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_addr, void @empty_23, i32 0, i32 0, void @empty_25, i32 0, i32 1, void @empty_1, void @empty, void @empty_25, i32 16, i32 16, i32 16, i32 16, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %lin_addr"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ps_ddr, void @empty_23, i32 0, i32 0, void @empty_25, i32 0, i32 10, void @empty_2, void @empty, void @empty_25, i32 16, i32 16, i32 16, i32 16, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ps_ddr"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_ptr, void @empty_3, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_24, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_ptr, void @empty_6, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_24, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %uart_ptr, void @empty_3, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_4, void @empty_22, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_24, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %uart_ptr, void @empty_6, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_24, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_ptr, void @empty_3, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_4, void @empty_21, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_24, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_ptr, void @empty_6, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_24, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %received_can"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %received_can, void @empty_3, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_4, void @empty_16, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %received_can, void @empty_6, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %received_uart"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %received_uart, void @empty_3, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_4, void @empty_15, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %received_uart, void @empty_6, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %received_lin"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %received_lin, void @empty_3, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_4, void @empty_14, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %received_lin, void @empty_6, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %can_en"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_en, void @empty_3, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_4, void @empty_13, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_en, void @empty_6, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %uart_en"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %uart_en, void @empty_3, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_4, void @empty_12, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %uart_en, void @empty_6, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %lin_en"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_en, void @empty_3, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_4, void @empty_27, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_en, void @empty_6, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_ddr, void @empty_3, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_4, void @empty_7, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_24, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_ddr, void @empty_6, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_24, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %uart_ddr, void @empty_3, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_4, void @empty_20, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_24, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %uart_ddr, void @empty_6, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_24, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_ddr, void @empty_3, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_4, void @empty_19, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_24, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_ddr, void @empty_6, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_24, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %timestamp"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %timestamp, void @empty_6, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_4, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%timestamp_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %timestamp" [clu/clu.c:23]   --->   Operation 56 'read' 'timestamp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "%lin_ddr_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %lin_ddr" [clu/clu.c:23]   --->   Operation 57 'read' 'lin_ddr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%can_ddr_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %can_ddr" [clu/clu.c:23]   --->   Operation 58 'read' 'can_ddr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%lin_ptr_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %lin_ptr" [clu/clu.c:23]   --->   Operation 59 'read' 'lin_ptr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (1.00ns)   --->   "%can_ptr_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %can_ptr" [clu/clu.c:23]   --->   Operation 60 'read' 'can_ptr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mode_nr_load = load i2 %mode_nr" [clu/clu.c:57]   --->   Operation 61 'load' 'mode_nr_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.50ns)   --->   "%switch_ln57 = switch i2 %mode_nr_load, void %sw.bb, i2 2, void %sw.bb2, i2 1, void %sw.bb1" [clu/clu.c:57]   --->   Operation 62 'switch' 'switch_ln57' <Predicate = true> <Delay = 0.50>
ST_1 : Operation 63 [1/1] (1.32ns)   --->   "%store_ln64 = store i2 2, i2 %mode_nr" [clu/clu.c:64]   --->   Operation 63 'store' 'store_ln64' <Predicate = (mode_nr_load == 1)> <Delay = 1.32>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln65 = br void %sw.epilog" [clu/clu.c:65]   --->   Operation 64 'br' 'br_ln65' <Predicate = (mode_nr_load == 1)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%lin_nr = alloca i32 1"   --->   Operation 65 'alloca' 'lin_nr' <Predicate = (mode_nr_load == 2)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.00ns)   --->   "%lin_en_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %lin_en"   --->   Operation 66 'read' 'lin_en_read' <Predicate = (mode_nr_load == 2)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln258 = trunc i32 %lin_en_read" [clu/dlin.c:258]   --->   Operation 67 'trunc' 'trunc_ln258' <Predicate = (mode_nr_load == 2)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.29ns)   --->   "%store_ln258 = store i4 0, i4 %lin_nr" [clu/dlin.c:258]   --->   Operation 68 'store' 'store_ln258' <Predicate = (mode_nr_load == 2)> <Delay = 1.29>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln258 = br void %for.inc.i4" [clu/dlin.c:258]   --->   Operation 69 'br' 'br_ln258' <Predicate = (mode_nr_load == 2)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%jj = alloca i32 1"   --->   Operation 70 'alloca' 'jj' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.00ns)   --->   "%can_en_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %can_en"   --->   Operation 71 'read' 'can_en_read' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln277 = trunc i32 %can_en_read" [clu/can.c:277]   --->   Operation 72 'trunc' 'trunc_ln277' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.29ns)   --->   "%store_ln277 = store i4 0, i4 %jj" [clu/can.c:277]   --->   Operation 73 'store' 'store_ln277' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 1.29>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln277 = br void %for.inc.i" [clu/can.c:277]   --->   Operation 74 'br' 'br_ln277' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.75>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%lin_nr_1 = load i4 %lin_nr" [clu/dlin.c:258]   --->   Operation 75 'load' 'lin_nr_1' <Predicate = (mode_nr_load == 2)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.96ns)   --->   "%icmp_ln258 = icmp_eq  i4 %lin_nr_1, i4 10" [clu/dlin.c:258]   --->   Operation 76 'icmp' 'icmp_ln258' <Predicate = (mode_nr_load == 2)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%empty_75 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 77 'speclooptripcount' 'empty_75' <Predicate = (mode_nr_load == 2)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.99ns)   --->   "%lin_nr_2 = add i4 %lin_nr_1, i4 1" [clu/dlin.c:258]   --->   Operation 78 'add' 'lin_nr_2' <Predicate = (mode_nr_load == 2)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln258 = br i1 %icmp_ln258, void %for.inc.i4.split, void %dlin.exit" [clu/dlin.c:258]   --->   Operation 79 'br' 'br_ln258' <Predicate = (mode_nr_load == 2)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln258 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [clu/dlin.c:258]   --->   Operation 80 'specloopname' 'specloopname_ln258' <Predicate = (mode_nr_load == 2 & !icmp_ln258)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln217)   --->   "%zext_ln217 = zext i4 %lin_nr_1" [clu/dlin.c:217]   --->   Operation 81 'zext' 'zext_ln217' <Predicate = (mode_nr_load == 2 & !icmp_ln258)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln217)   --->   "%shl_ln217 = shl i10 1, i10 %zext_ln217" [clu/dlin.c:217]   --->   Operation 82 'shl' 'shl_ln217' <Predicate = (mode_nr_load == 2 & !icmp_ln258)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln217)   --->   "%and_ln217 = and i10 %trunc_ln258, i10 %shl_ln217" [clu/dlin.c:217]   --->   Operation 83 'and' 'and_ln217' <Predicate = (mode_nr_load == 2 & !icmp_ln258)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (1.95ns) (out node of the LUT)   --->   "%icmp_ln217 = icmp_eq  i10 %and_ln217, i10 0" [clu/dlin.c:217]   --->   Operation 84 'icmp' 'icmp_ln217' <Predicate = (mode_nr_load == 2 & !icmp_ln258)> <Delay = 1.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln217 = br i1 %icmp_ln217, void %if.then.i.i9, void %dlin_FSM.exit.i" [clu/dlin.c:217]   --->   Operation 85 'br' 'br_ln217' <Predicate = (mode_nr_load == 2 & !icmp_ln258)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %lin_nr_1, i12 0" [clu/dlin.c:219]   --->   Operation 86 'bitconcatenate' 'shl_ln4' <Predicate = (mode_nr_load == 2 & !icmp_ln258 & !icmp_ln217)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln219 = zext i16 %shl_ln4" [clu/dlin.c:219]   --->   Operation 87 'zext' 'zext_ln219' <Predicate = (mode_nr_load == 2 & !icmp_ln258 & !icmp_ln217)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.89ns)   --->   "%linbase_mod = add i32 %zext_ln219, i32 %lin_ptr_read" [clu/dlin.c:219]   --->   Operation 88 'add' 'linbase_mod' <Predicate = (mode_nr_load == 2 & !icmp_ln258 & !icmp_ln217)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [2/2] (0.00ns)   --->   "%call_ln220 = call void @single_lin_process.1, i32 %lin_addr, i32 %linbase_mod, i8 %ps_ddr, i32 %lin_ddr_read, i64 %timestamp_read, i4 %lin_nr_1, i32 %received_lin, i1 %PLIN_Ctrl_run_state, i6 %PL_Data_0, i4 %PL_Data_1, i32 %internal_lin_counter, i16 %dropped_lin_counter" [clu/dlin.c:220]   --->   Operation 89 'call' 'call_ln220' <Predicate = (mode_nr_load == 2 & !icmp_ln258 & !icmp_ln217)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 90 [1/1] (1.32ns)   --->   "%store_ln68 = store i2 0, i2 %mode_nr" [clu/clu.c:68]   --->   Operation 90 'store' 'store_ln68' <Predicate = (mode_nr_load == 2 & icmp_ln258)> <Delay = 1.32>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln69 = br void %sw.epilog" [clu/clu.c:69]   --->   Operation 91 'br' 'br_ln69' <Predicate = (mode_nr_load == 2 & icmp_ln258)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%jj_1 = load i4 %jj" [clu/can.c:277]   --->   Operation 92 'load' 'jj_1' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.96ns)   --->   "%icmp_ln277 = icmp_eq  i4 %jj_1, i4 12" [clu/can.c:277]   --->   Operation 93 'icmp' 'icmp_ln277' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 94 'speclooptripcount' 'empty' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.99ns)   --->   "%add_ln277 = add i4 %jj_1, i4 1" [clu/can.c:277]   --->   Operation 95 'add' 'add_ln277' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln277 = br i1 %icmp_ln277, void %for.inc.i.split, void %can.exit" [clu/can.c:277]   --->   Operation 96 'br' 'br_ln277' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln277 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [clu/can.c:277]   --->   Operation 97 'specloopname' 'specloopname_ln277' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln277)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln248)   --->   "%zext_ln248 = zext i4 %jj_1" [clu/can.c:248]   --->   Operation 98 'zext' 'zext_ln248' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln277)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln248)   --->   "%shl_ln248 = shl i12 1, i12 %zext_ln248" [clu/can.c:248]   --->   Operation 99 'shl' 'shl_ln248' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln277)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln248)   --->   "%and_ln248 = and i12 %trunc_ln277, i12 %shl_ln248" [clu/can.c:248]   --->   Operation 100 'and' 'and_ln248' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln277)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (1.95ns) (out node of the LUT)   --->   "%icmp_ln248 = icmp_eq  i12 %and_ln248, i12 0" [clu/can.c:248]   --->   Operation 101 'icmp' 'icmp_ln248' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln277)> <Delay = 1.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln248 = br i1 %icmp_ln248, void %if.then.i.i, void %CanFd_Recv_Sequential.exit.i" [clu/can.c:248]   --->   Operation 102 'br' 'br_ln248' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln277)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i16, i4 %jj_1, i16 0" [clu/can.c:250]   --->   Operation 103 'bitconcatenate' 'shl_ln' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln277 & !icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln250 = zext i20 %shl_ln" [clu/can.c:250]   --->   Operation 104 'zext' 'zext_ln250' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln277 & !icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (1.89ns)   --->   "%canaddr_mod = add i32 %zext_ln250, i32 %can_ptr_read" [clu/can.c:250]   --->   Operation 105 'add' 'canaddr_mod' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln277 & !icmp_ln248)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln251)   --->   "%or_ln251 = or i20 %shl_ln, i20 232" [clu/can.c:251]   --->   Operation 106 'or' 'or_ln251' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln277 & !icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node add_ln251)   --->   "%zext_ln251 = zext i20 %or_ln251" [clu/can.c:251]   --->   Operation 107 'zext' 'zext_ln251' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln277 & !icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln251 = add i32 %zext_ln251, i32 %can_ptr_read" [clu/can.c:251]   --->   Operation 108 'add' 'add_ln251' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln277 & !icmp_ln248)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln251, i32 2, i32 31" [clu/can.c:251]   --->   Operation 109 'partselect' 'trunc_ln' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln277 & !icmp_ln248)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (1.32ns)   --->   "%store_ln60 = store i2 1, i2 %mode_nr" [clu/clu.c:60]   --->   Operation 110 'store' 'store_ln60' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & icmp_ln277)> <Delay = 1.32>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln61 = br void %sw.epilog" [clu/clu.c:61]   --->   Operation 111 'br' 'br_ln61' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & icmp_ln277)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%ret_ln73 = ret" [clu/clu.c:73]   --->   Operation 112 'ret' 'ret_ln73' <Predicate = (mode_nr_load != 2 & icmp_ln277) | (mode_nr_load != 2 & mode_nr_load == 1) | (mode_nr_load == 2 & icmp_ln258)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.89>
ST_3 : Operation 113 [1/2] (1.89ns)   --->   "%call_ln220 = call void @single_lin_process.1, i32 %lin_addr, i32 %linbase_mod, i8 %ps_ddr, i32 %lin_ddr_read, i64 %timestamp_read, i4 %lin_nr_1, i32 %received_lin, i1 %PLIN_Ctrl_run_state, i6 %PL_Data_0, i4 %PL_Data_1, i32 %internal_lin_counter, i16 %dropped_lin_counter" [clu/dlin.c:220]   --->   Operation 113 'call' 'call_ln220' <Predicate = (!icmp_ln217)> <Delay = 1.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln223 = br void %dlin_FSM.exit.i" [clu/dlin.c:223]   --->   Operation 114 'br' 'br_ln223' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (1.29ns)   --->   "%store_ln258 = store i4 %lin_nr_2, i4 %lin_nr" [clu/dlin.c:258]   --->   Operation 115 'store' 'store_ln258' <Predicate = true> <Delay = 1.29>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln258 = br void %for.inc.i4" [clu/dlin.c:258]   --->   Operation 116 'br' 'br_ln258' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 7.30>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln251 = sext i30 %trunc_ln" [clu/can.c:251]   --->   Operation 117 'sext' 'sext_ln251' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%can_addr_addr = getelementptr i32 %can_addr, i32 %sext_ln251" [clu/can.c:251]   --->   Operation 118 'getelementptr' 'can_addr_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [7/7] (7.30ns)   --->   "%result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [clu/can.c:251]   --->   Operation 119 'readreq' 'result_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 3> <Delay = 7.30>
ST_5 : Operation 120 [6/7] (7.30ns)   --->   "%result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [clu/can.c:251]   --->   Operation 120 'readreq' 'result_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 4> <Delay = 7.30>
ST_6 : Operation 121 [5/7] (7.30ns)   --->   "%result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [clu/can.c:251]   --->   Operation 121 'readreq' 'result_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 5> <Delay = 7.30>
ST_7 : Operation 122 [4/7] (7.30ns)   --->   "%result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [clu/can.c:251]   --->   Operation 122 'readreq' 'result_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 6> <Delay = 7.30>
ST_8 : Operation 123 [3/7] (7.30ns)   --->   "%result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [clu/can.c:251]   --->   Operation 123 'readreq' 'result_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 7> <Delay = 7.30>
ST_9 : Operation 124 [2/7] (7.30ns)   --->   "%result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [clu/can.c:251]   --->   Operation 124 'readreq' 'result_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 8> <Delay = 7.30>
ST_10 : Operation 125 [1/7] (7.30ns)   --->   "%result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [clu/can.c:251]   --->   Operation 125 'readreq' 'result_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 9> <Delay = 7.30>
ST_11 : Operation 126 [1/1] (7.30ns)   --->   "%result = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %can_addr_addr" [clu/can.c:251]   --->   Operation 126 'read' 'result' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln251 = trunc i32 %result" [clu/can.c:251]   --->   Operation 127 'trunc' 'trunc_ln251' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %result, i32 8, i32 14" [clu/can.c:253]   --->   Operation 128 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %result, i32 24, i32 30" [clu/can.c:253]   --->   Operation 129 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %result, i32 24, i32 30" [clu/can.c:253]   --->   Operation 130 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %result, i32 8, i32 14" [clu/can.c:253]   --->   Operation 131 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>

State 12 <SV = 10> <Delay = 6.99>
ST_12 : Operation 132 [1/1] (1.06ns)   --->   "%icmp_ln253 = icmp_ne  i7 %tmp_9, i7 0" [clu/can.c:253]   --->   Operation 132 'icmp' 'icmp_ln253' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 133 [1/1] (1.06ns)   --->   "%icmp_ln253_1 = icmp_ne  i7 %tmp_10, i7 0" [clu/can.c:253]   --->   Operation 133 'icmp' 'icmp_ln253_1' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i7.i9.i7.i8, i7 %tmp, i9 0, i7 %tmp_8, i8 0" [clu/can.c:253]   --->   Operation 134 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (1.96ns)   --->   "%icmp_ln253_2 = icmp_eq  i31 %and_ln, i31 0" [clu/can.c:253]   --->   Operation 135 'icmp' 'icmp_ln253_2' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln253 = br i1 %icmp_ln253_2, void %if.then6.i.i, void %if.end17.i.i" [clu/can.c:253]   --->   Operation 136 'br' 'br_ln253' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node readIndex_2)   --->   "%readIndex = select i1 %icmp_ln253, i6 %trunc_ln251, i6 0" [clu/can.c:255]   --->   Operation 137 'select' 'readIndex' <Predicate = (!icmp_ln253_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node readIndex_2)   --->   "%zext_ln252 = zext i6 %readIndex" [clu/can.c:252]   --->   Operation 138 'zext' 'zext_ln252' <Predicate = (!icmp_ln253_2)> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node readIndex_2)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result, i32 23" [clu/can.c:260]   --->   Operation 139 'bitselect' 'tmp_11' <Predicate = (!icmp_ln253_2)> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node readIndex_2)   --->   "%readIndex_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_11, i7 0" [clu/can.c:260]   --->   Operation 140 'bitconcatenate' 'readIndex_1' <Predicate = (!icmp_ln253_2)> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.97ns) (out node of the LUT)   --->   "%readIndex_2 = select i1 %icmp_ln253_1, i8 %readIndex_1, i8 %zext_ln252" [clu/can.c:259]   --->   Operation 141 'select' 'readIndex_2' <Predicate = (!icmp_ln253_2)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 142 [2/2] (4.96ns)   --->   "%call_ln263 = call void @recvFrame_logic.1, i32 %can_addr, i32 %canaddr_mod, i8 %ps_ddr, i32 %can_ddr_read, i8 %readIndex_2, i4 %jj_1, i64 %timestamp_read, i32 %received_can, i32 %internal_can_counter, i16 %dropped_can_counter" [clu/can.c:263]   --->   Operation 142 'call' 'call_ln263' <Predicate = (!icmp_ln253_2)> <Delay = 4.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 11> <Delay = 1.89>
ST_13 : Operation 143 [1/2] (1.89ns)   --->   "%call_ln263 = call void @recvFrame_logic.1, i32 %can_addr, i32 %canaddr_mod, i8 %ps_ddr, i32 %can_ddr_read, i8 %readIndex_2, i4 %jj_1, i64 %timestamp_read, i32 %received_can, i32 %internal_can_counter, i16 %dropped_can_counter" [clu/can.c:263]   --->   Operation 143 'call' 'call_ln263' <Predicate = (!icmp_ln248 & !icmp_ln253_2)> <Delay = 1.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln264 = br void %if.end17.i.i" [clu/can.c:264]   --->   Operation 144 'br' 'br_ln264' <Predicate = (!icmp_ln248 & !icmp_ln253_2)> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln265 = br void %CanFd_Recv_Sequential.exit.i" [clu/can.c:265]   --->   Operation 145 'br' 'br_ln265' <Predicate = (!icmp_ln248)> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (1.29ns)   --->   "%store_ln277 = store i4 %add_ln277, i4 %jj" [clu/can.c:277]   --->   Operation 146 'store' 'store_ln277' <Predicate = true> <Delay = 1.29>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln277 = br void %for.inc.i" [clu/can.c:277]   --->   Operation 147 'br' 'br_ln277' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ can_addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ uart_addr]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ lin_addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ps_ddr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ can_ptr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ uart_ptr]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lin_ptr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ received_can]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ received_uart]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ received_lin]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ can_en]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ uart_en]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lin_en]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ can_ddr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ uart_ddr]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lin_ddr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ timestamp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mode_nr]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ internal_can_counter]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dropped_can_counter]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ PLIN_Ctrl_run_state]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ PL_Data_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ PL_Data_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ internal_lin_counter]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dropped_lin_counter]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln23 (spectopmodule    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
specinterface_ln0  (specinterface    ) [ 00000000000000]
timestamp_read     (read             ) [ 00111111111111]
lin_ddr_read       (read             ) [ 00111111111111]
can_ddr_read       (read             ) [ 00111111111111]
lin_ptr_read       (read             ) [ 00111111111111]
can_ptr_read       (read             ) [ 00111111111111]
mode_nr_load       (load             ) [ 01111111111111]
switch_ln57        (switch           ) [ 00000000000000]
store_ln64         (store            ) [ 00000000000000]
br_ln65            (br               ) [ 00000000000000]
lin_nr             (alloca           ) [ 01111111111111]
lin_en_read        (read             ) [ 00000000000000]
trunc_ln258        (trunc            ) [ 00111111111111]
store_ln258        (store            ) [ 00000000000000]
br_ln258           (br               ) [ 00000000000000]
jj                 (alloca           ) [ 01111111111111]
can_en_read        (read             ) [ 00000000000000]
trunc_ln277        (trunc            ) [ 00111111111111]
store_ln277        (store            ) [ 00000000000000]
br_ln277           (br               ) [ 00000000000000]
lin_nr_1           (load             ) [ 00010000000000]
icmp_ln258         (icmp             ) [ 00111111111111]
empty_75           (speclooptripcount) [ 00000000000000]
lin_nr_2           (add              ) [ 00010000000000]
br_ln258           (br               ) [ 00000000000000]
specloopname_ln258 (specloopname     ) [ 00000000000000]
zext_ln217         (zext             ) [ 00000000000000]
shl_ln217          (shl              ) [ 00000000000000]
and_ln217          (and              ) [ 00000000000000]
icmp_ln217         (icmp             ) [ 00111111111111]
br_ln217           (br               ) [ 00000000000000]
shl_ln4            (bitconcatenate   ) [ 00000000000000]
zext_ln219         (zext             ) [ 00000000000000]
linbase_mod        (add              ) [ 00010000000000]
store_ln68         (store            ) [ 00000000000000]
br_ln69            (br               ) [ 00000000000000]
jj_1               (load             ) [ 00001111111111]
icmp_ln277         (icmp             ) [ 00111111111111]
empty              (speclooptripcount) [ 00000000000000]
add_ln277          (add              ) [ 00001111111111]
br_ln277           (br               ) [ 00000000000000]
specloopname_ln277 (specloopname     ) [ 00000000000000]
zext_ln248         (zext             ) [ 00000000000000]
shl_ln248          (shl              ) [ 00000000000000]
and_ln248          (and              ) [ 00000000000000]
icmp_ln248         (icmp             ) [ 00111111111111]
br_ln248           (br               ) [ 00000000000000]
shl_ln             (bitconcatenate   ) [ 00000000000000]
zext_ln250         (zext             ) [ 00000000000000]
canaddr_mod        (add              ) [ 00001111111111]
or_ln251           (or               ) [ 00000000000000]
zext_ln251         (zext             ) [ 00000000000000]
add_ln251          (add              ) [ 00000000000000]
trunc_ln           (partselect       ) [ 00001000000000]
store_ln60         (store            ) [ 00000000000000]
br_ln61            (br               ) [ 00000000000000]
ret_ln73           (ret              ) [ 00000000000000]
call_ln220         (call             ) [ 00000000000000]
br_ln223           (br               ) [ 00000000000000]
store_ln258        (store            ) [ 00000000000000]
br_ln258           (br               ) [ 00000000000000]
sext_ln251         (sext             ) [ 00000000000000]
can_addr_addr      (getelementptr    ) [ 00000111111100]
result_req         (readreq          ) [ 00000000000000]
result             (read             ) [ 00000000000010]
trunc_ln251        (trunc            ) [ 00000000000010]
tmp_9              (partselect       ) [ 00000000000010]
tmp_10             (partselect       ) [ 00000000000010]
tmp                (partselect       ) [ 00000000000010]
tmp_8              (partselect       ) [ 00000000000010]
icmp_ln253         (icmp             ) [ 00000000000000]
icmp_ln253_1       (icmp             ) [ 00000000000000]
and_ln             (bitconcatenate   ) [ 00000000000000]
icmp_ln253_2       (icmp             ) [ 00111111111111]
br_ln253           (br               ) [ 00000000000000]
readIndex          (select           ) [ 00000000000000]
zext_ln252         (zext             ) [ 00000000000000]
tmp_11             (bitselect        ) [ 00000000000000]
readIndex_1        (bitconcatenate   ) [ 00000000000000]
readIndex_2        (select           ) [ 00110000000001]
call_ln263         (call             ) [ 00000000000000]
br_ln264           (br               ) [ 00000000000000]
br_ln265           (br               ) [ 00000000000000]
store_ln277        (store            ) [ 00000000000000]
br_ln277           (br               ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="can_addr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_addr"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="uart_addr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="uart_addr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lin_addr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lin_addr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ps_ddr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps_ddr"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="can_ptr">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_ptr"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="uart_ptr">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="uart_ptr"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="lin_ptr">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lin_ptr"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="received_can">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="received_can"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="received_uart">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="received_uart"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="received_lin">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="received_lin"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="can_en">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_en"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="uart_en">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="uart_en"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="lin_en">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lin_en"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="can_ddr">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_ddr"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="uart_ddr">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="uart_ddr"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="lin_ddr">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lin_ddr"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="timestamp">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="timestamp"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="mode_nr">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode_nr"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="internal_can_counter">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="internal_can_counter"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="dropped_can_counter">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dropped_can_counter"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="PLIN_Ctrl_run_state">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PLIN_Ctrl_run_state"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="PL_Data_0">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PL_Data_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="PL_Data_1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PL_Data_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="internal_lin_counter">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="internal_lin_counter"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="dropped_lin_counter">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dropped_lin_counter"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i4.i12"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="single_lin_process.1"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i4.i16"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i7.i9.i7.i8"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recvFrame_logic.1"/></StgValue>
</bind>
</comp>

<comp id="204" class="1004" name="lin_nr_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lin_nr/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="jj_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="jj/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="timestamp_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="0"/>
<pin id="215" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="timestamp_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="lin_ddr_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lin_ddr_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="can_ddr_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="can_ddr_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="lin_ptr_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lin_ptr_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="can_ptr_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="can_ptr_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="lin_en_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lin_en_read/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="can_en_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="can_en_read/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_readreq_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="0" index="2" bw="1" slack="0"/>
<pin id="258" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="result_req/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="result_read_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="7"/>
<pin id="264" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result/11 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_single_lin_process_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="0" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="0" index="2" bw="32" slack="0"/>
<pin id="270" dir="0" index="3" bw="8" slack="0"/>
<pin id="271" dir="0" index="4" bw="32" slack="1"/>
<pin id="272" dir="0" index="5" bw="64" slack="1"/>
<pin id="273" dir="0" index="6" bw="4" slack="0"/>
<pin id="274" dir="0" index="7" bw="32" slack="0"/>
<pin id="275" dir="0" index="8" bw="1" slack="0"/>
<pin id="276" dir="0" index="9" bw="6" slack="0"/>
<pin id="277" dir="0" index="10" bw="4" slack="0"/>
<pin id="278" dir="0" index="11" bw="32" slack="0"/>
<pin id="279" dir="0" index="12" bw="16" slack="0"/>
<pin id="280" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln220/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_recvFrame_logic_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="0" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="0" index="2" bw="32" slack="9"/>
<pin id="294" dir="0" index="3" bw="8" slack="0"/>
<pin id="295" dir="0" index="4" bw="32" slack="10"/>
<pin id="296" dir="0" index="5" bw="8" slack="0"/>
<pin id="297" dir="0" index="6" bw="4" slack="2147483647"/>
<pin id="298" dir="0" index="7" bw="64" slack="10"/>
<pin id="299" dir="0" index="8" bw="32" slack="0"/>
<pin id="300" dir="0" index="9" bw="32" slack="0"/>
<pin id="301" dir="0" index="10" bw="16" slack="0"/>
<pin id="302" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln263/12 "/>
</bind>
</comp>

<comp id="309" class="1004" name="mode_nr_load_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="2" slack="0"/>
<pin id="311" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mode_nr_load/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln64_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="2" slack="0"/>
<pin id="315" dir="0" index="1" bw="2" slack="0"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="trunc_ln258_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln258/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln258_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="4" slack="0"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln258/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="trunc_ln277_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln277/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln277_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="4" slack="0"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln277/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="lin_nr_1_load_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="1"/>
<pin id="339" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lin_nr_1/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="icmp_ln258_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="0"/>
<pin id="343" dir="0" index="1" bw="4" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln258/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="lin_nr_2_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lin_nr_2/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln217_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="0"/>
<pin id="355" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln217/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="shl_ln217_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="4" slack="0"/>
<pin id="360" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln217/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="and_ln217_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="10" slack="1"/>
<pin id="365" dir="0" index="1" bw="10" slack="0"/>
<pin id="366" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln217/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="icmp_ln217_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="10" slack="0"/>
<pin id="370" dir="0" index="1" bw="10" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln217/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="shl_ln4_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="0"/>
<pin id="376" dir="0" index="1" bw="4" slack="0"/>
<pin id="377" dir="0" index="2" bw="1" slack="0"/>
<pin id="378" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln219_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="0"/>
<pin id="384" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln219/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="linbase_mod_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="1"/>
<pin id="389" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="linbase_mod/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="store_ln68_store_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="2" slack="0"/>
<pin id="395" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="jj_1_load_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="1"/>
<pin id="400" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="jj_1/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="icmp_ln277_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="0"/>
<pin id="403" dir="0" index="1" bw="4" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln277/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln277_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="4" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="4" slack="10"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln277/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="zext_ln248_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="4" slack="0"/>
<pin id="415" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln248/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="shl_ln248_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="4" slack="0"/>
<pin id="420" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln248/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="and_ln248_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="12" slack="1"/>
<pin id="425" dir="0" index="1" bw="12" slack="0"/>
<pin id="426" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln248/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="icmp_ln248_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="12" slack="0"/>
<pin id="430" dir="0" index="1" bw="12" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln248/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="shl_ln_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="20" slack="0"/>
<pin id="436" dir="0" index="1" bw="4" slack="0"/>
<pin id="437" dir="0" index="2" bw="1" slack="0"/>
<pin id="438" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="zext_ln250_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="20" slack="0"/>
<pin id="444" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln250/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="canaddr_mod_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="20" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="1"/>
<pin id="449" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="canaddr_mod/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="or_ln251_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="20" slack="0"/>
<pin id="453" dir="0" index="1" bw="20" slack="0"/>
<pin id="454" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln251/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="zext_ln251_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="20" slack="0"/>
<pin id="459" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln251/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="add_ln251_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="20" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="1"/>
<pin id="464" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln251/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="trunc_ln_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="30" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="0"/>
<pin id="469" dir="0" index="2" bw="3" slack="0"/>
<pin id="470" dir="0" index="3" bw="6" slack="0"/>
<pin id="471" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="store_ln60_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="2" slack="0"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="store_ln258_store_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="4" slack="1"/>
<pin id="484" dir="0" index="1" bw="4" slack="2"/>
<pin id="485" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln258/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="sext_ln251_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="30" slack="1"/>
<pin id="488" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln251/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="can_addr_addr_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="0"/>
<pin id="492" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_addr_addr/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="trunc_ln251_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln251/11 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_9_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="7" slack="0"/>
<pin id="502" dir="0" index="1" bw="32" slack="0"/>
<pin id="503" dir="0" index="2" bw="5" slack="0"/>
<pin id="504" dir="0" index="3" bw="5" slack="0"/>
<pin id="505" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/11 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_10_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="7" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="0"/>
<pin id="513" dir="0" index="2" bw="6" slack="0"/>
<pin id="514" dir="0" index="3" bw="6" slack="0"/>
<pin id="515" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/11 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="7" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="0"/>
<pin id="523" dir="0" index="2" bw="6" slack="0"/>
<pin id="524" dir="0" index="3" bw="6" slack="0"/>
<pin id="525" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_8_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="7" slack="0"/>
<pin id="532" dir="0" index="1" bw="32" slack="0"/>
<pin id="533" dir="0" index="2" bw="5" slack="0"/>
<pin id="534" dir="0" index="3" bw="5" slack="0"/>
<pin id="535" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/11 "/>
</bind>
</comp>

<comp id="540" class="1004" name="icmp_ln253_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="7" slack="1"/>
<pin id="542" dir="0" index="1" bw="7" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln253/12 "/>
</bind>
</comp>

<comp id="545" class="1004" name="icmp_ln253_1_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="7" slack="1"/>
<pin id="547" dir="0" index="1" bw="7" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln253_1/12 "/>
</bind>
</comp>

<comp id="550" class="1004" name="and_ln_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="31" slack="0"/>
<pin id="552" dir="0" index="1" bw="7" slack="1"/>
<pin id="553" dir="0" index="2" bw="1" slack="0"/>
<pin id="554" dir="0" index="3" bw="7" slack="1"/>
<pin id="555" dir="0" index="4" bw="1" slack="0"/>
<pin id="556" dir="1" index="5" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/12 "/>
</bind>
</comp>

<comp id="560" class="1004" name="icmp_ln253_2_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="31" slack="0"/>
<pin id="562" dir="0" index="1" bw="31" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln253_2/12 "/>
</bind>
</comp>

<comp id="566" class="1004" name="readIndex_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="6" slack="1"/>
<pin id="569" dir="0" index="2" bw="6" slack="0"/>
<pin id="570" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="readIndex/12 "/>
</bind>
</comp>

<comp id="573" class="1004" name="zext_ln252_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="6" slack="0"/>
<pin id="575" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln252/12 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_11_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="32" slack="1"/>
<pin id="580" dir="0" index="2" bw="6" slack="0"/>
<pin id="581" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/12 "/>
</bind>
</comp>

<comp id="584" class="1004" name="readIndex_1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="0" index="2" bw="1" slack="0"/>
<pin id="588" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="readIndex_1/12 "/>
</bind>
</comp>

<comp id="592" class="1004" name="readIndex_2_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="8" slack="0"/>
<pin id="595" dir="0" index="2" bw="8" slack="0"/>
<pin id="596" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="readIndex_2/12 "/>
</bind>
</comp>

<comp id="601" class="1004" name="store_ln277_store_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="4" slack="10"/>
<pin id="603" dir="0" index="1" bw="4" slack="11"/>
<pin id="604" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln277/13 "/>
</bind>
</comp>

<comp id="605" class="1005" name="timestamp_read_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="64" slack="1"/>
<pin id="607" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="timestamp_read "/>
</bind>
</comp>

<comp id="611" class="1005" name="lin_ddr_read_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="1"/>
<pin id="613" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lin_ddr_read "/>
</bind>
</comp>

<comp id="616" class="1005" name="can_ddr_read_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="10"/>
<pin id="618" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="can_ddr_read "/>
</bind>
</comp>

<comp id="621" class="1005" name="lin_ptr_read_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lin_ptr_read "/>
</bind>
</comp>

<comp id="626" class="1005" name="can_ptr_read_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="1"/>
<pin id="628" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="can_ptr_read "/>
</bind>
</comp>

<comp id="632" class="1005" name="mode_nr_load_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="2" slack="1"/>
<pin id="634" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="mode_nr_load "/>
</bind>
</comp>

<comp id="636" class="1005" name="lin_nr_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="4" slack="0"/>
<pin id="638" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="lin_nr "/>
</bind>
</comp>

<comp id="643" class="1005" name="trunc_ln258_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="10" slack="1"/>
<pin id="645" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln258 "/>
</bind>
</comp>

<comp id="648" class="1005" name="jj_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="4" slack="0"/>
<pin id="650" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="jj "/>
</bind>
</comp>

<comp id="655" class="1005" name="trunc_ln277_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="12" slack="1"/>
<pin id="657" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln277 "/>
</bind>
</comp>

<comp id="666" class="1005" name="lin_nr_2_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="4" slack="1"/>
<pin id="668" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lin_nr_2 "/>
</bind>
</comp>

<comp id="671" class="1005" name="icmp_ln217_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="1"/>
<pin id="673" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln217 "/>
</bind>
</comp>

<comp id="675" class="1005" name="linbase_mod_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="1"/>
<pin id="677" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linbase_mod "/>
</bind>
</comp>

<comp id="686" class="1005" name="add_ln277_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="4" slack="10"/>
<pin id="688" dir="1" index="1" bw="4" slack="10"/>
</pin_list>
<bind>
<opset="add_ln277 "/>
</bind>
</comp>

<comp id="691" class="1005" name="icmp_ln248_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="10"/>
<pin id="693" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln248 "/>
</bind>
</comp>

<comp id="695" class="1005" name="canaddr_mod_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="9"/>
<pin id="697" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="canaddr_mod "/>
</bind>
</comp>

<comp id="700" class="1005" name="trunc_ln_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="30" slack="1"/>
<pin id="702" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="705" class="1005" name="can_addr_addr_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="1"/>
<pin id="707" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="can_addr_addr "/>
</bind>
</comp>

<comp id="711" class="1005" name="result_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="1"/>
<pin id="713" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="716" class="1005" name="trunc_ln251_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="6" slack="1"/>
<pin id="718" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln251 "/>
</bind>
</comp>

<comp id="721" class="1005" name="tmp_9_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="7" slack="1"/>
<pin id="723" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="726" class="1005" name="tmp_10_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="7" slack="1"/>
<pin id="728" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="731" class="1005" name="tmp_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="7" slack="1"/>
<pin id="733" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="736" class="1005" name="tmp_8_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="7" slack="1"/>
<pin id="738" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="741" class="1005" name="icmp_ln253_2_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="1"/>
<pin id="743" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln253_2 "/>
</bind>
</comp>

<comp id="745" class="1005" name="readIndex_2_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="8" slack="1"/>
<pin id="747" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="readIndex_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="207"><net_src comp="62" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="62" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="114" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="116" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="30" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="116" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="26" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="116" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="12" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="116" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="8" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="122" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="24" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="122" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="20" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="170" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="62" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="265"><net_src comp="172" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="281"><net_src comp="146" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="282"><net_src comp="4" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="283"><net_src comp="6" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="284"><net_src comp="18" pin="0"/><net_sink comp="266" pin=7"/></net>

<net id="285"><net_src comp="40" pin="0"/><net_sink comp="266" pin=8"/></net>

<net id="286"><net_src comp="42" pin="0"/><net_sink comp="266" pin=9"/></net>

<net id="287"><net_src comp="44" pin="0"/><net_sink comp="266" pin=10"/></net>

<net id="288"><net_src comp="46" pin="0"/><net_sink comp="266" pin=11"/></net>

<net id="289"><net_src comp="48" pin="0"/><net_sink comp="266" pin=12"/></net>

<net id="303"><net_src comp="202" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="304"><net_src comp="0" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="305"><net_src comp="6" pin="0"/><net_sink comp="290" pin=3"/></net>

<net id="306"><net_src comp="14" pin="0"/><net_sink comp="290" pin=8"/></net>

<net id="307"><net_src comp="36" pin="0"/><net_sink comp="290" pin=9"/></net>

<net id="308"><net_src comp="38" pin="0"/><net_sink comp="290" pin=10"/></net>

<net id="312"><net_src comp="34" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="118" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="34" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="242" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="124" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="248" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="124" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="337" pin="1"/><net_sink comp="266" pin=6"/></net>

<net id="345"><net_src comp="337" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="126" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="337" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="132" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="337" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="138" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="353" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="357" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="372"><net_src comp="363" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="140" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="379"><net_src comp="142" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="337" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="144" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="385"><net_src comp="374" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="382" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="386" pin="2"/><net_sink comp="266" pin=2"/></net>

<net id="396"><net_src comp="148" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="34" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="405"><net_src comp="398" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="150" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="398" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="132" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="398" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="156" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="413" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="417" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="423" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="144" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="439"><net_src comp="158" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="398" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="160" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="445"><net_src comp="434" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="442" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="455"><net_src comp="434" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="162" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="460"><net_src comp="451" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="457" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="472"><net_src comp="164" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="461" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="474"><net_src comp="166" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="475"><net_src comp="168" pin="0"/><net_sink comp="466" pin=3"/></net>

<net id="480"><net_src comp="120" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="34" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="493"><net_src comp="0" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="486" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="495"><net_src comp="489" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="499"><net_src comp="261" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="506"><net_src comp="174" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="261" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="508"><net_src comp="176" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="509"><net_src comp="178" pin="0"/><net_sink comp="500" pin=3"/></net>

<net id="516"><net_src comp="174" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="261" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="518"><net_src comp="180" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="519"><net_src comp="182" pin="0"/><net_sink comp="510" pin=3"/></net>

<net id="526"><net_src comp="174" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="261" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="528"><net_src comp="180" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="529"><net_src comp="182" pin="0"/><net_sink comp="520" pin=3"/></net>

<net id="536"><net_src comp="174" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="261" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="538"><net_src comp="176" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="539"><net_src comp="178" pin="0"/><net_sink comp="530" pin=3"/></net>

<net id="544"><net_src comp="184" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="549"><net_src comp="184" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="557"><net_src comp="186" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="558"><net_src comp="188" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="559"><net_src comp="190" pin="0"/><net_sink comp="550" pin=4"/></net>

<net id="564"><net_src comp="550" pin="5"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="192" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="571"><net_src comp="540" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="194" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="576"><net_src comp="566" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="582"><net_src comp="196" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="198" pin="0"/><net_sink comp="577" pin=2"/></net>

<net id="589"><net_src comp="200" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="577" pin="3"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="184" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="597"><net_src comp="545" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="584" pin="3"/><net_sink comp="592" pin=1"/></net>

<net id="599"><net_src comp="573" pin="1"/><net_sink comp="592" pin=2"/></net>

<net id="600"><net_src comp="592" pin="3"/><net_sink comp="290" pin=5"/></net>

<net id="608"><net_src comp="212" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="266" pin=5"/></net>

<net id="610"><net_src comp="605" pin="1"/><net_sink comp="290" pin=7"/></net>

<net id="614"><net_src comp="218" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="266" pin=4"/></net>

<net id="619"><net_src comp="224" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="290" pin=4"/></net>

<net id="624"><net_src comp="230" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="629"><net_src comp="236" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="631"><net_src comp="626" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="635"><net_src comp="309" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="204" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="641"><net_src comp="636" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="642"><net_src comp="636" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="646"><net_src comp="319" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="651"><net_src comp="208" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="653"><net_src comp="648" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="654"><net_src comp="648" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="658"><net_src comp="328" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="669"><net_src comp="347" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="674"><net_src comp="368" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="678"><net_src comp="386" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="689"><net_src comp="407" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="694"><net_src comp="428" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="698"><net_src comp="446" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="703"><net_src comp="466" pin="4"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="708"><net_src comp="489" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="710"><net_src comp="705" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="714"><net_src comp="261" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="719"><net_src comp="496" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="724"><net_src comp="500" pin="4"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="729"><net_src comp="510" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="734"><net_src comp="520" pin="4"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="739"><net_src comp="530" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="550" pin=3"/></net>

<net id="744"><net_src comp="560" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="748"><net_src comp="592" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="290" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: can_addr | {12 13 }
	Port: lin_addr | {2 3 }
	Port: ps_ddr | {2 3 12 13 }
	Port: received_can | {12 13 }
	Port: received_lin | {2 3 }
	Port: mode_nr | {1 2 }
	Port: internal_can_counter | {12 13 }
	Port: dropped_can_counter | {12 13 }
	Port: PLIN_Ctrl_run_state | {2 3 }
	Port: PL_Data_0 | {2 3 }
	Port: PL_Data_1 | {2 3 }
	Port: internal_lin_counter | {2 3 }
	Port: dropped_lin_counter | {2 3 }
 - Input state : 
	Port: clu : can_addr | {4 5 6 7 8 9 10 11 12 13 }
	Port: clu : lin_addr | {2 3 }
	Port: clu : ps_ddr | {2 3 12 13 }
	Port: clu : can_ptr | {1 }
	Port: clu : lin_ptr | {1 }
	Port: clu : can_en | {1 }
	Port: clu : lin_en | {1 }
	Port: clu : can_ddr | {1 }
	Port: clu : lin_ddr | {1 }
	Port: clu : timestamp | {1 }
	Port: clu : mode_nr | {1 }
	Port: clu : internal_can_counter | {12 13 }
	Port: clu : dropped_can_counter | {12 13 }
	Port: clu : PLIN_Ctrl_run_state | {2 3 }
	Port: clu : PL_Data_0 | {2 3 }
	Port: clu : PL_Data_1 | {2 3 }
	Port: clu : internal_lin_counter | {2 3 }
	Port: clu : dropped_lin_counter | {2 3 }
  - Chain level:
	State 1
		switch_ln57 : 1
		store_ln258 : 1
		store_ln277 : 1
	State 2
		icmp_ln258 : 1
		lin_nr_2 : 1
		br_ln258 : 2
		zext_ln217 : 1
		shl_ln217 : 2
		and_ln217 : 3
		icmp_ln217 : 3
		br_ln217 : 4
		shl_ln4 : 1
		zext_ln219 : 2
		linbase_mod : 3
		call_ln220 : 4
		icmp_ln277 : 1
		add_ln277 : 1
		br_ln277 : 2
		zext_ln248 : 1
		shl_ln248 : 2
		and_ln248 : 3
		icmp_ln248 : 3
		br_ln248 : 4
		shl_ln : 1
		zext_ln250 : 2
		canaddr_mod : 3
		or_ln251 : 2
		zext_ln251 : 2
		add_ln251 : 3
		trunc_ln : 4
	State 3
	State 4
		can_addr_addr : 1
		result_req : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		icmp_ln253_2 : 1
		br_ln253 : 2
		readIndex : 1
		zext_ln252 : 2
		readIndex_1 : 1
		readIndex_2 : 3
		call_ln263 : 4
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_single_lin_process_1_fu_266 |    0    |    0    | 34.9662 |   1333  |   1042  |    0    |
|          |   grp_recvFrame_logic_1_fu_290  |    0    |    1    | 48.1899 |   1796  |   1959  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |         lin_nr_2_fu_347         |    0    |    0    |    0    |    0    |    6    |    0    |
|          |        linbase_mod_fu_386       |    0    |    0    |    0    |    0    |    32   |    0    |
|    add   |         add_ln277_fu_407        |    0    |    0    |    0    |    0    |    6    |    0    |
|          |        canaddr_mod_fu_446       |    0    |    0    |    0    |    0    |    32   |    0    |
|          |         add_ln251_fu_461        |    0    |    0    |    0    |    0    |    32   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        icmp_ln258_fu_341        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        icmp_ln217_fu_368        |    0    |    0    |    0    |    0    |    5    |    0    |
|          |        icmp_ln277_fu_401        |    0    |    0    |    0    |    0    |    2    |    0    |
|   icmp   |        icmp_ln248_fu_428        |    0    |    0    |    0    |    0    |    5    |    0    |
|          |        icmp_ln253_fu_540        |    0    |    0    |    0    |    0    |    3    |    0    |
|          |       icmp_ln253_1_fu_545       |    0    |    0    |    0    |    0    |    3    |    0    |
|          |       icmp_ln253_2_fu_560       |    0    |    0    |    0    |    0    |    11   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|    and   |         and_ln217_fu_363        |    0    |    0    |    0    |    0    |    10   |    0    |
|          |         and_ln248_fu_423        |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|    shl   |         shl_ln217_fu_357        |    0    |    0    |    0    |    0    |    9    |    0    |
|          |         shl_ln248_fu_417        |    0    |    0    |    0    |    0    |    9    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|  select  |         readIndex_fu_566        |    0    |    0    |    0    |    0    |    6    |    0    |
|          |        readIndex_2_fu_592       |    0    |    0    |    0    |    0    |    8    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |    timestamp_read_read_fu_212   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     lin_ddr_read_read_fu_218    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     can_ddr_read_read_fu_224    |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |     lin_ptr_read_read_fu_230    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     can_ptr_read_read_fu_236    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     lin_en_read_read_fu_242     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     can_en_read_read_fu_248     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        result_read_fu_261       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|  readreq |        grp_readreq_fu_254       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        trunc_ln258_fu_319       |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |        trunc_ln277_fu_328       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        trunc_ln251_fu_496       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        zext_ln217_fu_353        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln219_fu_382        |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln248_fu_413        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln250_fu_442        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln251_fu_457        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln252_fu_573        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |          shl_ln4_fu_374         |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|          shl_ln_fu_434          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          and_ln_fu_550          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        readIndex_1_fu_584       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|    or    |         or_ln251_fu_451         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |         trunc_ln_fu_466         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_9_fu_500          |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|          tmp_10_fu_510          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            tmp_fu_520           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_8_fu_530          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   sext   |        sext_ln251_fu_486        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
| bitselect|          tmp_11_fu_577          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                 |    0    |    1    | 83.1561 |   3129  |   3194  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-------------------+--------+--------+--------+--------+
|                   |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------------+--------+--------+--------+--------+
|PLIN_Ctrl_run_state|    0   |    1   |    1   |    0   |
+-------------------+--------+--------+--------+--------+
|       Total       |    0   |    1   |    1   |    0   |
+-------------------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln277_reg_686  |    4   |
| can_addr_addr_reg_705|   32   |
| can_ddr_read_reg_616 |   32   |
| can_ptr_read_reg_626 |   32   |
|  canaddr_mod_reg_695 |   32   |
|  icmp_ln217_reg_671  |    1   |
|  icmp_ln248_reg_691  |    1   |
| icmp_ln253_2_reg_741 |    1   |
|      jj_reg_648      |    4   |
| lin_ddr_read_reg_611 |   32   |
|   lin_nr_2_reg_666   |    4   |
|    lin_nr_reg_636    |    4   |
| lin_ptr_read_reg_621 |   32   |
|  linbase_mod_reg_675 |   32   |
| mode_nr_load_reg_632 |    2   |
|  readIndex_2_reg_745 |    8   |
|    result_reg_711    |   32   |
|timestamp_read_reg_605|   64   |
|    tmp_10_reg_726    |    7   |
|     tmp_8_reg_736    |    7   |
|     tmp_9_reg_721    |    7   |
|      tmp_reg_731     |    7   |
|  trunc_ln251_reg_716 |    6   |
|  trunc_ln258_reg_643 |   10   |
|  trunc_ln277_reg_655 |   12   |
|   trunc_ln_reg_700   |   30   |
+----------------------+--------+
|         Total        |   435  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|        grp_readreq_fu_254       |  p1  |   2  |  32  |   64   ||    9    |
| grp_single_lin_process_1_fu_266 |  p2  |   2  |  32  |   64   ||    9    |
|   grp_recvFrame_logic_1_fu_290  |  p5  |   2  |   8  |   16   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   144  ||  3.894  ||    27   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |    1   |   83   |  3129  |  3194  |    0   |
|   Memory  |    0   |    -   |    -   |    1   |    1   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   27   |    -   |
|  Register |    -   |    -   |    -   |   435  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   87   |  3565  |  3222  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
