Protel Design System Design Rule Check
PCB File : D:\File_phan_mem\ALTIUM\Gateway_WSN_2023_1\PCB2.PcbDoc
Date     : 09/12/2023
Time     : 3:29:33 CH

Processing Rule : Clearance Constraint (Gap=0.178mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.381mm) (Max=1.016mm) (Preferred=0.762mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad IC1-10(62.493mm,102.415mm) on Top Layer And Pad IC1-9(62.493mm,103.685mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad IC1-10(62.493mm,102.415mm) on Top Layer And Via (60.833mm,102.415mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad IC1-19(70.358mm,96.335mm) on Top Layer And Pad IC1-20(71.628mm,96.335mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad IC1-29(79.493mm,102.415mm) on Top Layer And Pad IC1-30(79.493mm,103.685mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad IC1-34(79.493mm,108.765mm) on Top Layer And Pad IC1-35(79.493mm,110.035mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad IC1-4(62.493mm,110.035mm) on Top Layer And Pad IC1-5(62.493mm,108.765mm) on Top Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.185mm < 0.254mm) Between Pad IC1-5(62.493mm,108.765mm) on Top Layer And Via (64.135mm,108.712mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.185mm]
Rule Violations :7

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Arc (101.697mm,105.003mm) on Top Overlay And Pad U3-8(102.882mm,104.521mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Arc (101.697mm,95.149mm) on Top Overlay And Pad U3-1(102.882mm,95.631mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Arc (108.876mm,112.272mm) on Top Overlay And Pad J2-5(107.061mm,112.268mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Arc (125.603mm,100.055mm) on Top Overlay And Pad SW2-1(125.603mm,97.536mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (125.603mm,100.055mm) on Top Overlay And Pad SW2-2(125.603mm,102.616mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (125.603mm,89.683mm) on Top Overlay And Pad SW1-1(125.603mm,92.202mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Arc (125.603mm,89.683mm) on Top Overlay And Pad SW1-2(125.603mm,87.122mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.224mm < 0.254mm) Between Arc (125.803mm,110.85mm) on Top Overlay And Pad SW3-1(125.803mm,108.331mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.224mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (125.803mm,110.85mm) on Top Overlay And Pad SW3-2(125.803mm,113.411mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Arc (83.602mm,84.227mm) on Top Overlay And Pad U2-8(82.417mm,84.709mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Arc (83.602mm,94.081mm) on Top Overlay And Pad U2-1(82.417mm,93.599mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Arc (86.732mm,93.981mm) on Top Overlay And Pad U2-16(88.017mm,93.599mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.286mm < 0.254mm) Between Arc (86.782mm,84.277mm) on Top Overlay And Pad U2-9(88.017mm,84.709mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Arc (87.153mm,101.016mm) on Top Overlay And Pad Q2-1(88.098mm,101.031mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Arc (87.173mm,96.825mm) on Top Overlay And Pad Q1-1(88.118mm,96.84mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Arc (88.826mm,77.419mm) on Top Overlay And Pad J1-5(90.64mm,77.423mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Arc (98.517mm,104.953mm) on Top Overlay And Pad U3-9(97.282mm,104.521mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Arc (98.567mm,95.249mm) on Top Overlay And Pad U3-16(97.282mm,95.631mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad -1(113.335mm,104.877mm) on Top Layer And Track (111.862mm,106.07mm)(114.808mm,106.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad 1-1(91.821mm,84.074mm) on Top Layer And Track (90.348mm,82.88mm)(93.294mm,82.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad 1-2(91.821mm,87.686mm) on Top Layer And Track (90.348mm,86.487mm)(93.294mm,86.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad 1-2(91.821mm,87.686mm) on Top Layer And Track (90.348mm,88.875mm)(93.294mm,88.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad -2(113.335mm,101.265mm) on Top Layer And Track (111.862mm,100.076mm)(114.808mm,100.076mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad -2(113.335mm,101.265mm) on Top Layer And Track (111.862mm,102.464mm)(114.808mm,102.464mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad 3V3-1(99.822mm,89.789mm) on Top Layer And Track (97.536mm,88.9mm)(99.822mm,88.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad 3V3-1(99.822mm,89.789mm) on Top Layer And Track (97.536mm,90.678mm)(99.822mm,90.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad 3V3-1(99.822mm,89.789mm) on Top Layer And Track (99.822mm,88.9mm)(99.822mm,89.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad 3V3-1(99.822mm,89.789mm) on Top Layer And Track (99.822mm,90.551mm)(99.822mm,90.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad 3V3-2(97.536mm,89.789mm) on Top Layer And Track (97.536mm,88.9mm)(97.536mm,89.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad 3V3-2(97.536mm,89.789mm) on Top Layer And Track (97.536mm,88.9mm)(99.822mm,88.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad 3V3-2(97.536mm,89.789mm) on Top Layer And Track (97.536mm,90.551mm)(97.536mm,90.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad 3V3-2(97.536mm,89.789mm) on Top Layer And Track (97.536mm,90.678mm)(99.822mm,90.678mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C10-1(112.776mm,82.042mm) on Top Layer And Track (111.938mm,81.407mm)(111.938mm,84.963mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C10-1(112.776mm,82.042mm) on Top Layer And Track (111.938mm,81.407mm)(113.64mm,81.407mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C10-1(112.776mm,82.042mm) on Top Layer And Track (112.141mm,82.753mm)(112.141mm,83.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C10-1(112.776mm,82.042mm) on Top Layer And Track (113.411mm,82.753mm)(113.411mm,83.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C10-1(112.776mm,82.042mm) on Top Layer And Track (113.64mm,81.407mm)(113.64mm,84.963mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C10-2(112.776mm,84.328mm) on Top Layer And Track (111.938mm,81.407mm)(111.938mm,84.963mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C10-2(112.776mm,84.328mm) on Top Layer And Track (111.938mm,84.963mm)(113.64mm,84.963mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C10-2(112.776mm,84.328mm) on Top Layer And Track (112.141mm,82.753mm)(112.141mm,83.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C10-2(112.776mm,84.328mm) on Top Layer And Track (113.411mm,82.753mm)(113.411mm,83.617mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C10-2(112.776mm,84.328mm) on Top Layer And Track (113.64mm,81.407mm)(113.64mm,84.963mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C1-1(58.547mm,88.519mm) on Top Layer And Track (57.683mm,85.598mm)(57.683mm,89.154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C1-1(58.547mm,88.519mm) on Top Layer And Track (57.683mm,89.154mm)(59.385mm,89.154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C1-1(58.547mm,88.519mm) on Top Layer And Track (57.912mm,86.944mm)(57.912mm,87.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C1-1(58.547mm,88.519mm) on Top Layer And Track (59.182mm,86.944mm)(59.182mm,87.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C1-1(58.547mm,88.519mm) on Top Layer And Track (59.385mm,85.598mm)(59.385mm,89.154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C11-1(96.139mm,81.153mm) on Top Layer And Track (95.301mm,80.518mm)(95.301mm,84.074mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C11-1(96.139mm,81.153mm) on Top Layer And Track (95.301mm,80.518mm)(97.003mm,80.518mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C11-1(96.139mm,81.153mm) on Top Layer And Track (95.504mm,81.864mm)(95.504mm,82.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C11-1(96.139mm,81.153mm) on Top Layer And Track (96.774mm,81.864mm)(96.774mm,82.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C11-1(96.139mm,81.153mm) on Top Layer And Track (97.003mm,80.518mm)(97.003mm,84.074mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C11-2(96.139mm,83.439mm) on Top Layer And Track (95.301mm,80.518mm)(95.301mm,84.074mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C11-2(96.139mm,83.439mm) on Top Layer And Track (95.301mm,84.074mm)(97.003mm,84.074mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C11-2(96.139mm,83.439mm) on Top Layer And Track (95.504mm,81.864mm)(95.504mm,82.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C11-2(96.139mm,83.439mm) on Top Layer And Track (96.774mm,81.864mm)(96.774mm,82.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C11-2(96.139mm,83.439mm) on Top Layer And Track (97.003mm,80.518mm)(97.003mm,84.074mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C1-2(58.547mm,86.233mm) on Top Layer And Track (57.683mm,85.598mm)(57.683mm,89.154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C1-2(58.547mm,86.233mm) on Top Layer And Track (57.683mm,85.598mm)(59.385mm,85.598mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C1-2(58.547mm,86.233mm) on Top Layer And Track (57.912mm,86.944mm)(57.912mm,87.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C1-2(58.547mm,86.233mm) on Top Layer And Track (59.182mm,86.944mm)(59.182mm,87.808mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C1-2(58.547mm,86.233mm) on Top Layer And Track (59.385mm,85.598mm)(59.385mm,89.154mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C12-1(108.077mm,84.455mm) on Top Layer And Track (105.537mm,83.058mm)(110.617mm,83.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C13-1(101.727mm,84.455mm) on Top Layer And Track (99.187mm,83.058mm)(104.267mm,83.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C2-1(93.599mm,94.158mm) on Top Layer And Track (92.735mm,91.237mm)(92.735mm,94.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C2-1(93.599mm,94.158mm) on Top Layer And Track (92.735mm,94.793mm)(94.437mm,94.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C2-1(93.599mm,94.158mm) on Top Layer And Track (92.964mm,92.583mm)(92.964mm,93.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C2-1(93.599mm,94.158mm) on Top Layer And Track (94.234mm,92.583mm)(94.234mm,93.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C2-1(93.599mm,94.158mm) on Top Layer And Track (94.437mm,91.237mm)(94.437mm,94.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C2-2(93.599mm,91.872mm) on Top Layer And Track (92.735mm,91.237mm)(92.735mm,94.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C2-2(93.599mm,91.872mm) on Top Layer And Track (92.735mm,91.237mm)(94.437mm,91.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C2-2(93.599mm,91.872mm) on Top Layer And Track (92.964mm,92.583mm)(92.964mm,93.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C2-2(93.599mm,91.872mm) on Top Layer And Track (94.234mm,92.583mm)(94.234mm,93.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C2-2(93.599mm,91.872mm) on Top Layer And Track (94.437mm,91.237mm)(94.437mm,94.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C3-1(90.805mm,94.158mm) on Top Layer And Track (89.941mm,91.237mm)(89.941mm,94.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C3-1(90.805mm,94.158mm) on Top Layer And Track (89.941mm,94.793mm)(91.643mm,94.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C3-1(90.805mm,94.158mm) on Top Layer And Track (90.17mm,92.583mm)(90.17mm,93.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C3-1(90.805mm,94.158mm) on Top Layer And Track (91.44mm,92.583mm)(91.44mm,93.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C3-1(90.805mm,94.158mm) on Top Layer And Track (91.643mm,91.237mm)(91.643mm,94.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C3-2(90.805mm,91.872mm) on Top Layer And Track (89.941mm,91.237mm)(89.941mm,94.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C3-2(90.805mm,91.872mm) on Top Layer And Track (89.941mm,91.237mm)(91.643mm,91.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C3-2(90.805mm,91.872mm) on Top Layer And Track (90.17mm,92.583mm)(90.17mm,93.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C3-2(90.805mm,91.872mm) on Top Layer And Track (91.44mm,92.583mm)(91.44mm,93.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C3-2(90.805mm,91.872mm) on Top Layer And Track (91.643mm,91.237mm)(91.643mm,94.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C4-1(58.42mm,111.506mm) on Top Layer And Track (57.582mm,110.871mm)(57.582mm,114.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C4-1(58.42mm,111.506mm) on Top Layer And Track (57.582mm,110.871mm)(59.284mm,110.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C4-1(58.42mm,111.506mm) on Top Layer And Track (57.785mm,112.217mm)(57.785mm,113.081mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C4-1(58.42mm,111.506mm) on Top Layer And Track (59.055mm,112.217mm)(59.055mm,113.081mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C4-1(58.42mm,111.506mm) on Top Layer And Track (59.284mm,110.871mm)(59.284mm,114.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C4-2(58.42mm,113.792mm) on Top Layer And Track (57.582mm,110.871mm)(57.582mm,114.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C4-2(58.42mm,113.792mm) on Top Layer And Track (57.582mm,114.427mm)(59.284mm,114.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C4-2(58.42mm,113.792mm) on Top Layer And Track (57.785mm,112.217mm)(57.785mm,113.081mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C4-2(58.42mm,113.792mm) on Top Layer And Track (59.055mm,112.217mm)(59.055mm,113.081mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C4-2(58.42mm,113.792mm) on Top Layer And Track (59.284mm,110.871mm)(59.284mm,114.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C5-1(109.22mm,102.108mm) on Top Layer And Track (108.382mm,101.473mm)(108.382mm,105.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C5-1(109.22mm,102.108mm) on Top Layer And Track (108.382mm,101.473mm)(110.084mm,101.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C5-1(109.22mm,102.108mm) on Top Layer And Track (108.585mm,102.819mm)(108.585mm,103.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C5-1(109.22mm,102.108mm) on Top Layer And Track (109.855mm,102.819mm)(109.855mm,103.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C5-1(109.22mm,102.108mm) on Top Layer And Track (110.084mm,101.473mm)(110.084mm,105.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C5-2(109.22mm,104.394mm) on Top Layer And Track (108.382mm,101.473mm)(108.382mm,105.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C5-2(109.22mm,104.394mm) on Top Layer And Track (108.382mm,105.029mm)(110.084mm,105.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C5-2(109.22mm,104.394mm) on Top Layer And Track (108.585mm,102.819mm)(108.585mm,103.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C5-2(109.22mm,104.394mm) on Top Layer And Track (109.855mm,102.819mm)(109.855mm,103.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C5-2(109.22mm,104.394mm) on Top Layer And Track (110.084mm,101.473mm)(110.084mm,105.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C6-1(106.426mm,102.108mm) on Top Layer And Track (105.588mm,101.473mm)(105.588mm,105.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C6-1(106.426mm,102.108mm) on Top Layer And Track (105.588mm,101.473mm)(107.29mm,101.473mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C6-1(106.426mm,102.108mm) on Top Layer And Track (105.791mm,102.819mm)(105.791mm,103.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C6-1(106.426mm,102.108mm) on Top Layer And Track (107.061mm,102.819mm)(107.061mm,103.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C6-1(106.426mm,102.108mm) on Top Layer And Track (107.29mm,101.473mm)(107.29mm,105.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C6-2(106.426mm,104.394mm) on Top Layer And Track (105.588mm,101.473mm)(105.588mm,105.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C6-2(106.426mm,104.394mm) on Top Layer And Track (105.588mm,105.029mm)(107.29mm,105.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C6-2(106.426mm,104.394mm) on Top Layer And Track (105.791mm,102.819mm)(105.791mm,103.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C6-2(106.426mm,104.394mm) on Top Layer And Track (107.061mm,102.819mm)(107.061mm,103.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C6-2(106.426mm,104.394mm) on Top Layer And Track (107.29mm,101.473mm)(107.29mm,105.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C7-1(117.602mm,92.202mm) on Top Layer And Track (116.967mm,91.338mm)(116.967mm,93.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C7-1(117.602mm,92.202mm) on Top Layer And Track (116.967mm,91.338mm)(120.523mm,91.338mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C7-1(117.602mm,92.202mm) on Top Layer And Track (116.967mm,93.04mm)(120.523mm,93.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C7-1(117.602mm,92.202mm) on Top Layer And Track (118.313mm,91.567mm)(119.177mm,91.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C7-1(117.602mm,92.202mm) on Top Layer And Track (118.313mm,92.837mm)(119.177mm,92.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C7-2(119.888mm,92.202mm) on Top Layer And Track (116.967mm,91.338mm)(120.523mm,91.338mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C7-2(119.888mm,92.202mm) on Top Layer And Track (116.967mm,93.04mm)(120.523mm,93.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C7-2(119.888mm,92.202mm) on Top Layer And Track (118.313mm,91.567mm)(119.177mm,91.567mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C7-2(119.888mm,92.202mm) on Top Layer And Track (118.313mm,92.837mm)(119.177mm,92.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C7-2(119.888mm,92.202mm) on Top Layer And Track (120.523mm,91.338mm)(120.523mm,93.04mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C8-1(117.602mm,99.949mm) on Top Layer And Track (116.967mm,100.787mm)(120.523mm,100.787mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C8-1(117.602mm,99.949mm) on Top Layer And Track (116.967mm,99.085mm)(116.967mm,100.787mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C8-1(117.602mm,99.949mm) on Top Layer And Track (116.967mm,99.085mm)(120.523mm,99.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C8-1(117.602mm,99.949mm) on Top Layer And Track (118.313mm,100.584mm)(119.177mm,100.584mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C8-1(117.602mm,99.949mm) on Top Layer And Track (118.313mm,99.314mm)(119.177mm,99.314mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C8-2(119.888mm,99.949mm) on Top Layer And Text "C8" (118.999mm,97.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C8-2(119.888mm,99.949mm) on Top Layer And Track (116.967mm,100.787mm)(120.523mm,100.787mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C8-2(119.888mm,99.949mm) on Top Layer And Track (116.967mm,99.085mm)(120.523mm,99.085mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C8-2(119.888mm,99.949mm) on Top Layer And Track (118.313mm,100.584mm)(119.177mm,100.584mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C8-2(119.888mm,99.949mm) on Top Layer And Track (118.313mm,99.314mm)(119.177mm,99.314mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C8-2(119.888mm,99.949mm) on Top Layer And Track (120.523mm,99.085mm)(120.523mm,100.787mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C9-1(117.602mm,113.665mm) on Top Layer And Text "R10" (117.145mm,111.912mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad C9-1(117.602mm,113.665mm) on Top Layer And Track (116.967mm,112.801mm)(116.967mm,114.503mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C9-1(117.602mm,113.665mm) on Top Layer And Track (116.967mm,112.801mm)(120.523mm,112.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C9-1(117.602mm,113.665mm) on Top Layer And Track (116.967mm,114.503mm)(120.523mm,114.503mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C9-1(117.602mm,113.665mm) on Top Layer And Track (118.313mm,113.03mm)(119.177mm,113.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C9-1(117.602mm,113.665mm) on Top Layer And Track (118.313mm,114.3mm)(119.177mm,114.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C9-2(119.888mm,113.665mm) on Top Layer And Text "R10" (117.145mm,111.912mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad C9-2(119.888mm,113.665mm) on Top Layer And Track (116.967mm,112.801mm)(120.523mm,112.801mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C9-2(119.888mm,113.665mm) on Top Layer And Track (116.967mm,114.503mm)(120.523mm,114.503mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad C9-2(119.888mm,113.665mm) on Top Layer And Track (118.313mm,113.03mm)(119.177mm,113.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C9-2(119.888mm,113.665mm) on Top Layer And Track (118.313mm,114.3mm)(119.177mm,114.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad C9-2(119.888mm,113.665mm) on Top Layer And Track (120.523mm,112.801mm)(120.523mm,114.503mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad DIO1-1(116.789mm,78.765mm) on Top Layer And Track (115.316mm,77.572mm)(118.262mm,77.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.254mm) Between Pad DIO1-2(116.789mm,82.377mm) on Top Layer And Text "C10" (114.554mm,83.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad DIO1-2(116.789mm,82.377mm) on Top Layer And Track (115.316mm,81.178mm)(118.262mm,81.178mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad DIO1-2(116.789mm,82.377mm) on Top Layer And Track (115.316mm,83.566mm)(118.262mm,83.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad J1-5(82.74mm,77.423mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad J1-5(82.74mm,77.423mm) on Top Layer And Track (82.753mm,74.93mm)(82.753mm,76.204mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad J1-5(82.74mm,77.423mm) on Top Layer And Track (82.753mm,78.618mm)(82.753mm,80.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad J1-5(82.74mm,77.423mm) on Top Layer And Track (83.892mm,77.419mm)(84.592mm,76.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad J1-5(82.74mm,77.423mm) on Top Layer And Track (83.892mm,77.419mm)(84.592mm,77.919mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad J1-5(90.64mm,77.423mm) on Top Layer And Track (90.627mm,74.93mm)(90.627mm,76.204mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad J1-5(90.64mm,77.423mm) on Top Layer And Track (90.627mm,78.618mm)(90.627mm,80.391mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad J2-5(107.061mm,112.268mm) on Top Layer And Track (107.074mm,109.3mm)(107.074mm,111.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad J2-5(107.061mm,112.268mm) on Top Layer And Track (107.074mm,113.487mm)(107.074mm,114.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad J2-5(114.961mm,112.268mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad J2-5(114.961mm,112.268mm) on Top Layer And Track (113.11mm,111.772mm)(113.81mm,112.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad J2-5(114.961mm,112.268mm) on Top Layer And Track (113.11mm,112.772mm)(113.81mm,112.272mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad J2-5(114.961mm,112.268mm) on Top Layer And Track (114.948mm,109.275mm)(114.948mm,111.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad J2-5(114.961mm,112.268mm) on Top Layer And Track (114.948mm,113.487mm)(114.948mm,114.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad JDC1-3(123.952mm,83.693mm) on Multi-Layer And Track (121.539mm,83.185mm)(135.382mm,83.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad JP1-1(54.8mm,94.615mm) on Multi-Layer And Track (53.353mm,93.345mm)(53.353mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad JP1-1(54.8mm,94.615mm) on Multi-Layer And Track (56.197mm,93.345mm)(56.197mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Pad JP1-2(54.8mm,97.155mm) on Multi-Layer And Track (53.353mm,93.345mm)(53.353mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad JP1-2(54.8mm,97.155mm) on Multi-Layer And Track (56.197mm,93.345mm)(56.197mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Pad JP1-3(54.8mm,99.695mm) on Multi-Layer And Track (53.353mm,93.345mm)(53.353mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad JP1-3(54.8mm,99.695mm) on Multi-Layer And Track (56.197mm,93.345mm)(56.197mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Pad JP1-4(54.8mm,102.235mm) on Multi-Layer And Track (53.353mm,93.345mm)(53.353mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad JP1-4(54.8mm,102.235mm) on Multi-Layer And Track (56.197mm,93.345mm)(56.197mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Pad JP1-5(54.8mm,104.775mm) on Multi-Layer And Track (53.353mm,93.345mm)(53.353mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad JP1-5(54.8mm,104.775mm) on Multi-Layer And Track (56.197mm,93.345mm)(56.197mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Pad JP1-6(54.8mm,107.315mm) on Multi-Layer And Track (53.353mm,93.345mm)(53.353mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad JP1-6(54.8mm,107.315mm) on Multi-Layer And Track (56.197mm,93.345mm)(56.197mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Pad JP1-7(54.8mm,109.855mm) on Multi-Layer And Track (53.353mm,93.345mm)(53.353mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad JP1-7(54.8mm,109.855mm) on Multi-Layer And Track (56.197mm,93.345mm)(56.197mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.222mm < 0.254mm) Between Pad JP1-8(54.8mm,112.395mm) on Multi-Layer And Track (53.353mm,93.345mm)(53.353mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.222mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad JP1-8(54.8mm,112.395mm) on Multi-Layer And Track (56.197mm,93.345mm)(56.197mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad LED1-1(131.572mm,88.011mm) on Top Layer And Text "LED1" (130.886mm,89.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED1-1(131.572mm,88.011mm) on Top Layer And Track (130.683mm,85.725mm)(130.683mm,88.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED1-1(131.572mm,88.011mm) on Top Layer And Track (130.683mm,88.011mm)(130.81mm,88.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED1-1(131.572mm,88.011mm) on Top Layer And Track (132.334mm,88.011mm)(132.461mm,88.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED1-1(131.572mm,88.011mm) on Top Layer And Track (132.461mm,85.725mm)(132.461mm,88.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED1-2(131.572mm,85.725mm) on Top Layer And Track (130.683mm,85.725mm)(130.683mm,88.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED1-2(131.572mm,85.725mm) on Top Layer And Track (130.683mm,85.725mm)(130.81mm,85.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED1-2(131.572mm,85.725mm) on Top Layer And Track (132.334mm,85.725mm)(132.461mm,85.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED1-2(131.572mm,85.725mm) on Top Layer And Track (132.461mm,85.725mm)(132.461mm,88.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED2-1(131.445mm,100.965mm) on Top Layer And Text "R6" (130.785mm,99.771mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED2-1(131.445mm,100.965mm) on Top Layer And Track (130.556mm,100.965mm)(130.556mm,103.251mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED2-1(131.445mm,100.965mm) on Top Layer And Track (130.556mm,100.965mm)(130.683mm,100.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED2-1(131.445mm,100.965mm) on Top Layer And Track (132.207mm,100.965mm)(132.334mm,100.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED2-1(131.445mm,100.965mm) on Top Layer And Track (132.334mm,100.965mm)(132.334mm,103.251mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.229mm < 0.254mm) Between Pad LED2-2(131.445mm,103.251mm) on Top Layer And Text "LED2" (130.759mm,104.242mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.229mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED2-2(131.445mm,103.251mm) on Top Layer And Track (130.556mm,100.965mm)(130.556mm,103.251mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED2-2(131.445mm,103.251mm) on Top Layer And Track (130.556mm,103.251mm)(130.683mm,103.251mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED2-2(131.445mm,103.251mm) on Top Layer And Track (132.207mm,103.251mm)(132.334mm,103.251mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED2-2(131.445mm,103.251mm) on Top Layer And Track (132.334mm,100.965mm)(132.334mm,103.251mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad LED3-1(131.826mm,112.395mm) on Top Layer And Text "R7" (131.039mm,111.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED3-1(131.826mm,112.395mm) on Top Layer And Track (130.937mm,112.395mm)(130.937mm,114.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED3-1(131.826mm,112.395mm) on Top Layer And Track (130.937mm,112.395mm)(131.064mm,112.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED3-1(131.826mm,112.395mm) on Top Layer And Track (132.588mm,112.395mm)(132.715mm,112.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED3-1(131.826mm,112.395mm) on Top Layer And Track (132.715mm,112.395mm)(132.715mm,114.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED3-2(131.826mm,114.681mm) on Top Layer And Track (130.937mm,112.395mm)(130.937mm,114.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED3-2(131.826mm,114.681mm) on Top Layer And Track (130.937mm,114.681mm)(131.064mm,114.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED3-2(131.826mm,114.681mm) on Top Layer And Track (132.588mm,114.681mm)(132.715mm,114.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED3-2(131.826mm,114.681mm) on Top Layer And Track (132.715mm,112.395mm)(132.715mm,114.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED4-1(99.822mm,92.583mm) on Top Layer And Track (97.536mm,91.694mm)(99.822mm,91.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED4-1(99.822mm,92.583mm) on Top Layer And Track (97.536mm,93.472mm)(99.822mm,93.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED4-1(99.822mm,92.583mm) on Top Layer And Track (99.822mm,91.694mm)(99.822mm,91.821mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED4-1(99.822mm,92.583mm) on Top Layer And Track (99.822mm,93.345mm)(99.822mm,93.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED4-2(97.536mm,92.583mm) on Top Layer And Track (97.536mm,91.694mm)(97.536mm,91.821mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED4-2(97.536mm,92.583mm) on Top Layer And Track (97.536mm,91.694mm)(99.822mm,91.694mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED4-2(97.536mm,92.583mm) on Top Layer And Track (97.536mm,93.345mm)(97.536mm,93.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED4-2(97.536mm,92.583mm) on Top Layer And Track (97.536mm,93.472mm)(99.822mm,93.472mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad Q1-1(88.118mm,96.84mm) on Top Layer And Track (85.547mm,96.291mm)(88.011mm,96.291mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q1-1(88.118mm,96.84mm) on Top Layer And Track (88.011mm,96.291mm)(88.011mm,99.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.254mm) Between Pad Q1-2(88.113mm,98.73mm) on Top Layer And Track (85.547mm,99.289mm)(88.011mm,99.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q1-2(88.113mm,98.73mm) on Top Layer And Track (88.011mm,96.291mm)(88.011mm,99.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q1-3(85.618mm,97.79mm) on Top Layer And Track (85.547mm,96.291mm)(85.547mm,99.289mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad Q2-1(88.098mm,101.031mm) on Top Layer And Track (85.527mm,100.482mm)(87.991mm,100.482mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q2-1(88.098mm,101.031mm) on Top Layer And Track (87.991mm,100.482mm)(87.991mm,103.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.254mm) Between Pad Q2-2(88.093mm,102.921mm) on Top Layer And Track (85.527mm,103.48mm)(87.991mm,103.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q2-2(88.093mm,102.921mm) on Top Layer And Track (87.991mm,100.482mm)(87.991mm,103.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q2-3(85.598mm,101.981mm) on Top Layer And Track (85.527mm,100.482mm)(85.527mm,103.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R10-1(117.602mm,110.744mm) on Top Layer And Track (116.967mm,109.88mm)(116.967mm,111.582mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R10-1(117.602mm,110.744mm) on Top Layer And Track (116.967mm,109.88mm)(120.523mm,109.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R10-1(117.602mm,110.744mm) on Top Layer And Track (116.967mm,111.582mm)(120.523mm,111.582mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R10-1(117.602mm,110.744mm) on Top Layer And Track (118.313mm,110.109mm)(119.177mm,110.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R10-1(117.602mm,110.744mm) on Top Layer And Track (118.313mm,111.379mm)(119.177mm,111.379mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R10-2(119.888mm,110.744mm) on Top Layer And Track (116.967mm,109.88mm)(120.523mm,109.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R10-2(119.888mm,110.744mm) on Top Layer And Track (116.967mm,111.582mm)(120.523mm,111.582mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R10-2(119.888mm,110.744mm) on Top Layer And Track (118.313mm,110.109mm)(119.177mm,110.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R10-2(119.888mm,110.744mm) on Top Layer And Track (118.313mm,111.379mm)(119.177mm,111.379mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R10-2(119.888mm,110.744mm) on Top Layer And Track (120.523mm,109.88mm)(120.523mm,111.582mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R1-1(92.202mm,108.433mm) on Top Layer And Track (89.129mm,107.594mm)(93.015mm,107.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R1-1(92.202mm,108.433mm) on Top Layer And Track (89.129mm,109.296mm)(93.015mm,109.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R1-1(92.202mm,108.433mm) on Top Layer And Track (90.627mm,107.798mm)(91.491mm,107.798mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.048mm < 0.254mm) Between Pad R1-1(92.202mm,108.433mm) on Top Layer And Track (90.627mm,109.068mm)(91.491mm,109.068mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.048mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R1-1(92.202mm,108.433mm) on Top Layer And Track (93.015mm,107.594mm)(93.015mm,109.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R11-1(104.521mm,92.583mm) on Top Layer And Text "R12" (101.778mm,90.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R11-1(104.521mm,92.583mm) on Top Layer And Track (101.6mm,91.745mm)(105.156mm,91.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R11-1(104.521mm,92.583mm) on Top Layer And Track (101.6mm,93.447mm)(105.156mm,93.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R11-1(104.521mm,92.583mm) on Top Layer And Track (102.946mm,91.948mm)(103.81mm,91.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R11-1(104.521mm,92.583mm) on Top Layer And Track (102.946mm,93.218mm)(103.81mm,93.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R11-1(104.521mm,92.583mm) on Top Layer And Track (105.156mm,91.745mm)(105.156mm,93.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R11-2(102.235mm,92.583mm) on Top Layer And Text "R12" (101.778mm,90.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R11-2(102.235mm,92.583mm) on Top Layer And Track (101.6mm,91.745mm)(101.6mm,93.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R11-2(102.235mm,92.583mm) on Top Layer And Track (101.6mm,91.745mm)(105.156mm,91.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R11-2(102.235mm,92.583mm) on Top Layer And Track (101.6mm,93.447mm)(105.156mm,93.447mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R11-2(102.235mm,92.583mm) on Top Layer And Track (102.946mm,91.948mm)(103.81mm,91.948mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R11-2(102.235mm,92.583mm) on Top Layer And Track (102.946mm,93.218mm)(103.81mm,93.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R1-2(89.916mm,108.433mm) on Top Layer And Track (89.129mm,107.594mm)(89.129mm,109.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R1-2(89.916mm,108.433mm) on Top Layer And Track (89.129mm,107.594mm)(93.015mm,107.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R1-2(89.916mm,108.433mm) on Top Layer And Track (89.129mm,109.296mm)(93.015mm,109.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R1-2(89.916mm,108.433mm) on Top Layer And Track (90.627mm,107.798mm)(91.491mm,107.798mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R1-2(89.916mm,108.433mm) on Top Layer And Track (90.627mm,109.068mm)(91.491mm,109.068mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R12-1(104.521mm,89.662mm) on Top Layer And Track (101.6mm,88.824mm)(105.156mm,88.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R12-1(104.521mm,89.662mm) on Top Layer And Track (101.6mm,90.526mm)(105.156mm,90.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R12-1(104.521mm,89.662mm) on Top Layer And Track (102.946mm,89.027mm)(103.81mm,89.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R12-1(104.521mm,89.662mm) on Top Layer And Track (102.946mm,90.297mm)(103.81mm,90.297mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R12-1(104.521mm,89.662mm) on Top Layer And Track (105.156mm,88.824mm)(105.156mm,90.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R12-2(102.235mm,89.662mm) on Top Layer And Track (101.6mm,88.824mm)(101.6mm,90.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R12-2(102.235mm,89.662mm) on Top Layer And Track (101.6mm,88.824mm)(105.156mm,88.824mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R12-2(102.235mm,89.662mm) on Top Layer And Track (101.6mm,90.526mm)(105.156mm,90.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R12-2(102.235mm,89.662mm) on Top Layer And Track (102.946mm,89.027mm)(103.81mm,89.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R12-2(102.235mm,89.662mm) on Top Layer And Track (102.946mm,90.297mm)(103.81mm,90.297mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R2-1(99.695mm,108.458mm) on Top Layer And Track (100.406mm,107.823mm)(101.27mm,107.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R2-1(99.695mm,108.458mm) on Top Layer And Track (100.406mm,109.093mm)(101.27mm,109.093mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R2-1(99.695mm,108.458mm) on Top Layer And Track (98.882mm,107.594mm)(102.768mm,107.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R2-1(99.695mm,108.458mm) on Top Layer And Track (98.882mm,107.594mm)(98.882mm,109.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R2-1(99.695mm,108.458mm) on Top Layer And Track (98.882mm,109.296mm)(102.768mm,109.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R2-2(101.981mm,108.458mm) on Top Layer And Track (100.406mm,107.823mm)(101.27mm,107.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.048mm < 0.254mm) Between Pad R2-2(101.981mm,108.458mm) on Top Layer And Track (100.406mm,109.093mm)(101.27mm,109.093mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.048mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R2-2(101.981mm,108.458mm) on Top Layer And Track (102.768mm,107.594mm)(102.768mm,109.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R2-2(101.981mm,108.458mm) on Top Layer And Track (98.882mm,107.594mm)(102.768mm,107.594mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R2-2(101.981mm,108.458mm) on Top Layer And Track (98.882mm,109.296mm)(102.768mm,109.296mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R3-1(93.599mm,98.298mm) on Top Layer And Track (90.526mm,97.46mm)(94.412mm,97.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R3-1(93.599mm,98.298mm) on Top Layer And Track (90.526mm,99.162mm)(94.412mm,99.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R3-1(93.599mm,98.298mm) on Top Layer And Track (92.024mm,97.663mm)(92.888mm,97.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.048mm < 0.254mm) Between Pad R3-1(93.599mm,98.298mm) on Top Layer And Track (92.024mm,98.933mm)(92.888mm,98.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.048mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R3-1(93.599mm,98.298mm) on Top Layer And Track (94.412mm,97.46mm)(94.412mm,99.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R3-2(91.313mm,98.298mm) on Top Layer And Track (90.526mm,97.46mm)(90.526mm,99.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R3-2(91.313mm,98.298mm) on Top Layer And Track (90.526mm,97.46mm)(94.412mm,97.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R3-2(91.313mm,98.298mm) on Top Layer And Track (90.526mm,99.162mm)(94.412mm,99.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R3-2(91.313mm,98.298mm) on Top Layer And Track (92.024mm,97.663mm)(92.888mm,97.663mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R3-2(91.313mm,98.298mm) on Top Layer And Track (92.024mm,98.933mm)(92.888mm,98.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R4-1(93.599mm,101.727mm) on Top Layer And Track (90.526mm,100.889mm)(94.412mm,100.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R4-1(93.599mm,101.727mm) on Top Layer And Track (90.526mm,102.591mm)(94.412mm,102.591mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R4-1(93.599mm,101.727mm) on Top Layer And Track (92.024mm,101.092mm)(92.888mm,101.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.048mm < 0.254mm) Between Pad R4-1(93.599mm,101.727mm) on Top Layer And Track (92.024mm,102.362mm)(92.888mm,102.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.048mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R4-1(93.599mm,101.727mm) on Top Layer And Track (94.412mm,100.889mm)(94.412mm,102.591mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad R4-2(91.313mm,101.727mm) on Top Layer And Track (90.526mm,100.889mm)(90.526mm,102.591mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R4-2(91.313mm,101.727mm) on Top Layer And Track (90.526mm,100.889mm)(94.412mm,100.889mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R4-2(91.313mm,101.727mm) on Top Layer And Track (90.526mm,102.591mm)(94.412mm,102.591mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R4-2(91.313mm,101.727mm) on Top Layer And Track (92.024mm,101.092mm)(92.888mm,101.092mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R4-2(91.313mm,101.727mm) on Top Layer And Track (92.024mm,102.362mm)(92.888mm,102.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R5-1(131.572mm,92.583mm) on Top Layer And Track (130.708mm,89.662mm)(130.708mm,93.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R5-1(131.572mm,92.583mm) on Top Layer And Track (130.708mm,93.218mm)(132.41mm,93.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R5-1(131.572mm,92.583mm) on Top Layer And Track (130.937mm,91.008mm)(130.937mm,91.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R5-1(131.572mm,92.583mm) on Top Layer And Track (132.207mm,91.008mm)(132.207mm,91.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R5-1(131.572mm,92.583mm) on Top Layer And Track (132.41mm,89.662mm)(132.41mm,93.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R5-2(131.572mm,90.297mm) on Top Layer And Text "LED1" (130.886mm,89.002mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R5-2(131.572mm,90.297mm) on Top Layer And Track (130.708mm,89.662mm)(130.708mm,93.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R5-2(131.572mm,90.297mm) on Top Layer And Track (130.708mm,89.662mm)(132.41mm,89.662mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R5-2(131.572mm,90.297mm) on Top Layer And Track (130.937mm,91.008mm)(130.937mm,91.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R5-2(131.572mm,90.297mm) on Top Layer And Track (132.207mm,91.008mm)(132.207mm,91.872mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R5-2(131.572mm,90.297mm) on Top Layer And Track (132.41mm,89.662mm)(132.41mm,93.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R6-1(131.445mm,96.52mm) on Top Layer And Track (130.607mm,95.885mm)(130.607mm,99.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R6-1(131.445mm,96.52mm) on Top Layer And Track (130.607mm,95.885mm)(132.309mm,95.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R6-1(131.445mm,96.52mm) on Top Layer And Track (130.81mm,97.231mm)(130.81mm,98.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R6-1(131.445mm,96.52mm) on Top Layer And Track (132.08mm,97.231mm)(132.08mm,98.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R6-1(131.445mm,96.52mm) on Top Layer And Track (132.309mm,95.885mm)(132.309mm,99.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R6-2(131.445mm,98.806mm) on Top Layer And Track (130.607mm,95.885mm)(130.607mm,99.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R6-2(131.445mm,98.806mm) on Top Layer And Track (130.607mm,99.441mm)(132.309mm,99.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R6-2(131.445mm,98.806mm) on Top Layer And Track (130.81mm,97.231mm)(130.81mm,98.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R6-2(131.445mm,98.806mm) on Top Layer And Track (132.08mm,97.231mm)(132.08mm,98.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R6-2(131.445mm,98.806mm) on Top Layer And Track (132.309mm,95.885mm)(132.309mm,99.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R7-1(131.699mm,107.823mm) on Top Layer And Track (130.861mm,107.188mm)(130.861mm,110.744mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R7-1(131.699mm,107.823mm) on Top Layer And Track (130.861mm,107.188mm)(132.563mm,107.188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R7-1(131.699mm,107.823mm) on Top Layer And Track (131.064mm,108.534mm)(131.064mm,109.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R7-1(131.699mm,107.823mm) on Top Layer And Track (132.334mm,108.534mm)(132.334mm,109.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R7-1(131.699mm,107.823mm) on Top Layer And Track (132.563mm,107.188mm)(132.563mm,110.744mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R7-2(131.699mm,110.109mm) on Top Layer And Track (130.861mm,107.188mm)(130.861mm,110.744mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R7-2(131.699mm,110.109mm) on Top Layer And Track (130.861mm,110.744mm)(132.563mm,110.744mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R7-2(131.699mm,110.109mm) on Top Layer And Track (131.064mm,108.534mm)(131.064mm,109.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R7-2(131.699mm,110.109mm) on Top Layer And Track (132.334mm,108.534mm)(132.334mm,109.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R7-2(131.699mm,110.109mm) on Top Layer And Track (132.563mm,107.188mm)(132.563mm,110.744mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R8-1(117.602mm,88.9mm) on Top Layer And Track (116.967mm,88.036mm)(116.967mm,89.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R8-1(117.602mm,88.9mm) on Top Layer And Track (116.967mm,88.036mm)(120.523mm,88.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R8-1(117.602mm,88.9mm) on Top Layer And Track (116.967mm,89.738mm)(120.523mm,89.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R8-1(117.602mm,88.9mm) on Top Layer And Track (118.313mm,88.265mm)(119.177mm,88.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R8-1(117.602mm,88.9mm) on Top Layer And Track (118.313mm,89.535mm)(119.177mm,89.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R8-2(119.888mm,88.9mm) on Top Layer And Track (116.967mm,88.036mm)(120.523mm,88.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R8-2(119.888mm,88.9mm) on Top Layer And Track (116.967mm,89.738mm)(120.523mm,89.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R8-2(119.888mm,88.9mm) on Top Layer And Track (118.313mm,88.265mm)(119.177mm,88.265mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R8-2(119.888mm,88.9mm) on Top Layer And Track (118.313mm,89.535mm)(119.177mm,89.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R8-2(119.888mm,88.9mm) on Top Layer And Track (120.523mm,88.036mm)(120.523mm,89.738mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Pad R9-1(117.602mm,102.87mm) on Top Layer And Track (116.967mm,102.006mm)(116.967mm,103.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R9-1(117.602mm,102.87mm) on Top Layer And Track (116.967mm,102.006mm)(120.523mm,102.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R9-1(117.602mm,102.87mm) on Top Layer And Track (116.967mm,103.708mm)(120.523mm,103.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R9-1(117.602mm,102.87mm) on Top Layer And Track (118.313mm,102.235mm)(119.177mm,102.235mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R9-1(117.602mm,102.87mm) on Top Layer And Track (118.313mm,103.505mm)(119.177mm,103.505mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad R9-2(119.888mm,102.87mm) on Top Layer And Text "R9" (118.999mm,103.886mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.102mm < 0.254mm) Between Pad R9-2(119.888mm,102.87mm) on Top Layer And Track (116.967mm,102.006mm)(120.523mm,102.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.102mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad R9-2(119.888mm,102.87mm) on Top Layer And Track (116.967mm,103.708mm)(120.523mm,103.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R9-2(119.888mm,102.87mm) on Top Layer And Track (118.313mm,102.235mm)(119.177mm,102.235mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad R9-2(119.888mm,102.87mm) on Top Layer And Track (118.313mm,103.505mm)(119.177mm,103.505mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.072mm < 0.254mm) Between Pad R9-2(119.888mm,102.87mm) on Top Layer And Track (120.523mm,102.006mm)(120.523mm,103.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.072mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad S1-1(87.305mm,112.776mm) on Top Layer And Track (87.986mm,110.922mm)(87.986mm,112.065mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad S1-1(87.305mm,112.776mm) on Top Layer And Track (87.986mm,113.487mm)(87.986mm,114.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad S1-2(94.305mm,112.776mm) on Top Layer And Track (93.624mm,110.922mm)(93.624mm,112.065mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad S1-2(94.305mm,112.776mm) on Top Layer And Track (93.624mm,113.487mm)(93.624mm,114.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad S2-1(103.957mm,112.776mm) on Top Layer And Track (103.276mm,110.922mm)(103.276mm,112.065mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad S2-1(103.957mm,112.776mm) on Top Layer And Track (103.276mm,113.487mm)(103.276mm,114.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad S2-2(96.957mm,112.776mm) on Top Layer And Track (97.638mm,110.922mm)(97.638mm,112.065mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad S2-2(96.957mm,112.776mm) on Top Layer And Track (97.638mm,113.487mm)(97.638mm,114.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW1-1(125.603mm,92.202mm) on Multi-Layer And Track (122.428mm,92.837mm)(128.778mm,92.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW1-2(125.603mm,87.122mm) on Multi-Layer And Track (122.428mm,86.487mm)(128.778mm,86.487mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW2-1(125.603mm,97.536mm) on Multi-Layer And Track (122.428mm,96.901mm)(128.778mm,96.901mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW2-2(125.603mm,102.616mm) on Multi-Layer And Track (122.428mm,103.251mm)(128.778mm,103.251mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW3-1(125.803mm,108.331mm) on Multi-Layer And Track (122.628mm,107.696mm)(128.978mm,107.696mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad SW3-2(125.803mm,113.411mm) on Multi-Layer And Track (122.628mm,114.046mm)(128.978mm,114.046mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U2-1(82.417mm,93.599mm) on Top Layer And Track (83.271mm,84.177mm)(83.271mm,94.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U2-10(88.017mm,85.979mm) on Top Layer And Track (87.163mm,84.277mm)(87.163mm,94.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U2-11(88.017mm,87.249mm) on Top Layer And Track (87.163mm,84.277mm)(87.163mm,94.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U2-12(88.017mm,88.519mm) on Top Layer And Track (87.163mm,84.277mm)(87.163mm,94.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U2-13(88.017mm,89.789mm) on Top Layer And Track (87.163mm,84.277mm)(87.163mm,94.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U2-14(88.017mm,91.059mm) on Top Layer And Track (87.163mm,84.277mm)(87.163mm,94.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U2-15(88.017mm,92.329mm) on Top Layer And Track (87.163mm,84.277mm)(87.163mm,94.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U2-16(88.017mm,93.599mm) on Top Layer And Track (87.163mm,84.277mm)(87.163mm,94.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U2-2(82.417mm,92.329mm) on Top Layer And Track (83.271mm,84.177mm)(83.271mm,94.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U2-3(82.417mm,91.059mm) on Top Layer And Track (83.271mm,84.177mm)(83.271mm,94.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U2-4(82.417mm,89.789mm) on Top Layer And Track (83.271mm,84.177mm)(83.271mm,94.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U2-5(82.417mm,88.519mm) on Top Layer And Track (83.271mm,84.177mm)(83.271mm,94.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U2-6(82.417mm,87.249mm) on Top Layer And Track (83.271mm,84.177mm)(83.271mm,94.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U2-7(82.417mm,85.979mm) on Top Layer And Track (83.271mm,84.177mm)(83.271mm,94.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U2-8(82.417mm,84.709mm) on Top Layer And Track (83.271mm,84.177mm)(83.271mm,94.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U2-9(88.017mm,84.709mm) on Top Layer And Track (87.163mm,84.277mm)(87.163mm,94.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-1(102.882mm,95.631mm) on Top Layer And Track (102.028mm,95.199mm)(102.028mm,105.053mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-10(97.282mm,103.251mm) on Top Layer And Track (98.136mm,95.199mm)(98.136mm,104.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-11(97.282mm,101.981mm) on Top Layer And Track (98.136mm,95.199mm)(98.136mm,104.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-12(97.282mm,100.711mm) on Top Layer And Track (98.136mm,95.199mm)(98.136mm,104.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-13(97.282mm,99.441mm) on Top Layer And Track (98.136mm,95.199mm)(98.136mm,104.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-14(97.282mm,98.171mm) on Top Layer And Track (98.136mm,95.199mm)(98.136mm,104.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-15(97.282mm,96.901mm) on Top Layer And Track (98.136mm,95.199mm)(98.136mm,104.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-16(97.282mm,95.631mm) on Top Layer And Track (98.136mm,95.199mm)(98.136mm,104.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-2(102.882mm,96.901mm) on Top Layer And Track (102.028mm,95.199mm)(102.028mm,105.053mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-3(102.882mm,98.171mm) on Top Layer And Track (102.028mm,95.199mm)(102.028mm,105.053mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-4(102.882mm,99.441mm) on Top Layer And Track (102.028mm,95.199mm)(102.028mm,105.053mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-5(102.882mm,100.711mm) on Top Layer And Track (102.028mm,95.199mm)(102.028mm,105.053mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-6(102.882mm,101.981mm) on Top Layer And Track (102.028mm,95.199mm)(102.028mm,105.053mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-7(102.882mm,103.251mm) on Top Layer And Track (102.028mm,95.199mm)(102.028mm,105.053mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad U3-8(102.882mm,104.521mm) on Top Layer And Text "U3" (101.6mm,105.029mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-8(102.882mm,104.521mm) on Top Layer And Track (102.028mm,95.199mm)(102.028mm,105.053mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-9(97.282mm,104.521mm) on Top Layer And Track (98.136mm,95.199mm)(98.136mm,104.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-1(107.682mm,92.71mm) on Top Layer And Track (106.807mm,93.98mm)(113.157mm,93.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-2(109.982mm,92.71mm) on Top Layer And Track (106.807mm,93.98mm)(113.157mm,93.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-2(109.982mm,98.806mm) on Top Layer And Track (106.807mm,97.536mm)(113.157mm,97.536mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-3(112.282mm,92.71mm) on Top Layer And Track (106.807mm,93.98mm)(113.157mm,93.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
Rule Violations :403

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (101.697mm,105.003mm) on Top Overlay And Text "U3" (101.6mm,105.029mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (101.697mm,95.149mm) on Top Overlay And Text "R11" (101.778mm,93.777mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (102.622mm,94.361mm) on Top Overlay And Text "R11" (101.778mm,93.777mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.128mm < 0.254mm) Between Arc (106.172mm,85.471mm) on Top Overlay And Text "C12" (104.775mm,86.487mm) on Top Overlay Silk Text to Silk Clearance [0.128mm]
   Violation between Silk To Silk Clearance Constraint: (0.204mm < 0.254mm) Between Text "3V3" (97.028mm,87.503mm) on Top Overlay And Track (97.536mm,88.9mm)(97.536mm,89.027mm) on Top Overlay Silk Text to Silk Clearance [0.204mm]
   Violation between Silk To Silk Clearance Constraint: (0.204mm < 0.254mm) Between Text "3V3" (97.028mm,87.503mm) on Top Overlay And Track (97.536mm,88.9mm)(99.822mm,88.9mm) on Top Overlay Silk Text to Silk Clearance [0.204mm]
   Violation between Silk To Silk Clearance Constraint: (0.114mm < 0.254mm) Between Text "C1" (57.887mm,89.459mm) on Top Overlay And Track (57.683mm,89.154mm)(59.385mm,89.154mm) on Top Overlay Silk Text to Silk Clearance [0.114mm]
   Violation between Silk To Silk Clearance Constraint: (0.147mm < 0.254mm) Between Text "C1" (57.887mm,89.459mm) on Top Overlay And Track (59.385mm,85.598mm)(59.385mm,89.154mm) on Top Overlay Silk Text to Silk Clearance [0.147mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C10" (114.554mm,83.947mm) on Top Overlay And Text "DIO1" (115.519mm,83.896mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C10" (114.554mm,83.947mm) on Top Overlay And Track (115.316mm,77.572mm)(115.316mm,82.786mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.039mm < 0.254mm) Between Text "C10" (114.554mm,83.947mm) on Top Overlay And Track (115.316mm,81.178mm)(118.262mm,81.178mm) on Top Overlay Silk Text to Silk Clearance [0.039mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C10" (114.554mm,83.947mm) on Top Overlay And Track (115.316mm,82.786mm)(115.316mm,83.566mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C10" (114.554mm,83.947mm) on Top Overlay And Track (115.316mm,83.566mm)(118.262mm,83.566mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "C11" (95.481mm,84.391mm) on Top Overlay And Track (95.301mm,84.074mm)(97.003mm,84.074mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.168mm < 0.254mm) Between Text "C11" (95.481mm,84.391mm) on Top Overlay And Track (97.003mm,80.518mm)(97.003mm,84.074mm) on Top Overlay Silk Text to Silk Clearance [0.168mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "C12" (104.775mm,86.487mm) on Top Overlay And Track (106.172mm,86.106mm)(109.982mm,86.106mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.114mm < 0.254mm) Between Text "C2" (92.913mm,95.098mm) on Top Overlay And Track (92.735mm,94.793mm)(94.437mm,94.793mm) on Top Overlay Silk Text to Silk Clearance [0.114mm]
   Violation between Silk To Silk Clearance Constraint: (0.114mm < 0.254mm) Between Text "C2" (92.913mm,95.098mm) on Top Overlay And Track (94.437mm,91.237mm)(94.437mm,94.793mm) on Top Overlay Silk Text to Silk Clearance [0.114mm]
   Violation between Silk To Silk Clearance Constraint: (0.114mm < 0.254mm) Between Text "C3" (90.119mm,95.098mm) on Top Overlay And Track (89.941mm,94.793mm)(91.643mm,94.793mm) on Top Overlay Silk Text to Silk Clearance [0.114mm]
   Violation between Silk To Silk Clearance Constraint: (0.114mm < 0.254mm) Between Text "C3" (90.119mm,95.098mm) on Top Overlay And Track (91.643mm,91.237mm)(91.643mm,94.793mm) on Top Overlay Silk Text to Silk Clearance [0.114mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "C4" (57.76mm,114.757mm) on Top Overlay And Track (57.582mm,114.427mm)(59.284mm,114.427mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "C4" (57.76mm,114.757mm) on Top Overlay And Track (59.284mm,110.871mm)(59.284mm,114.427mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "C5" (108.56mm,105.359mm) on Top Overlay And Track (108.382mm,105.029mm)(110.084mm,105.029mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "C5" (108.56mm,105.359mm) on Top Overlay And Track (110.084mm,101.473mm)(110.084mm,105.029mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "C6" (105.766mm,105.359mm) on Top Overlay And Track (105.588mm,105.029mm)(107.29mm,105.029mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "C6" (105.766mm,105.359mm) on Top Overlay And Track (107.29mm,101.473mm)(107.29mm,105.029mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (0.241mm < 0.254mm) Between Text "C7" (119.126mm,93.472mm) on Top Overlay And Track (116.967mm,93.04mm)(120.523mm,93.04mm) on Top Overlay Silk Text to Silk Clearance [0.241mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C8" (118.999mm,97.917mm) on Top Overlay And Track (116.967mm,99.085mm)(120.523mm,99.085mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.204mm < 0.254mm) Between Text "C8" (118.999mm,97.917mm) on Top Overlay And Track (118.313mm,99.314mm)(119.177mm,99.314mm) on Top Overlay Silk Text to Silk Clearance [0.204mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "C8" (118.999mm,97.917mm) on Top Overlay And Track (120.523mm,99.085mm)(120.523mm,100.787mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "C9" (117.145mm,114.833mm) on Top Overlay And Track (116.967mm,114.503mm)(120.523mm,114.503mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (0.197mm < 0.254mm) Between Text "DIO1" (115.519mm,83.896mm) on Top Overlay And Track (115.316mm,82.786mm)(115.316mm,83.566mm) on Top Overlay Silk Text to Silk Clearance [0.197mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "DIO1" (115.519mm,83.896mm) on Top Overlay And Track (115.316mm,83.566mm)(118.262mm,83.566mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (0.166mm < 0.254mm) Between Text "DIO1" (115.519mm,83.896mm) on Top Overlay And Track (118.262mm,82.786mm)(118.262mm,83.566mm) on Top Overlay Silk Text to Silk Clearance [0.166mm]
   Violation between Silk To Silk Clearance Constraint: (0.188mm < 0.254mm) Between Text "J2" (106.274mm,115.087mm) on Top Overlay And Track (107.074mm,113.487mm)(107.074mm,114.761mm) on Top Overlay Silk Text to Silk Clearance [0.188mm]
   Violation between Silk To Silk Clearance Constraint: (0.123mm < 0.254mm) Between Text "J2" (106.274mm,115.087mm) on Top Overlay And Track (107.074mm,114.761mm)(114.948mm,114.761mm) on Top Overlay Silk Text to Silk Clearance [0.123mm]
   Violation between Silk To Silk Clearance Constraint: (0.129mm < 0.254mm) Between Text "JP3" (82.321mm,104.165mm) on Top Overlay And Track (82.677mm,104.017mm)(82.677mm,114.677mm) on Top Overlay Silk Text to Silk Clearance [0.129mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "JP3" (82.321mm,104.165mm) on Top Overlay And Track (82.677mm,104.017mm)(85.217mm,104.017mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED1" (130.886mm,89.002mm) on Top Overlay And Track (130.708mm,89.662mm)(130.708mm,93.218mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED1" (130.886mm,89.002mm) on Top Overlay And Track (130.708mm,89.662mm)(132.41mm,89.662mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "LED1" (130.886mm,89.002mm) on Top Overlay And Track (132.41mm,89.662mm)(132.41mm,93.218mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.238mm < 0.254mm) Between Text "LED3" (133.223mm,115.316mm) on Top Overlay And Text "R7" (131.039mm,111.049mm) on Top Overlay Silk Text to Silk Clearance [0.238mm]
   Violation between Silk To Silk Clearance Constraint: (0.051mm < 0.254mm) Between Text "R1" (89.306mm,109.601mm) on Top Overlay And Track (87.986mm,110.922mm)(93.624mm,110.922mm) on Top Overlay Silk Text to Silk Clearance [0.051mm]
   Violation between Silk To Silk Clearance Constraint: (0.162mm < 0.254mm) Between Text "R1" (89.306mm,109.601mm) on Top Overlay And Track (89.129mm,107.594mm)(89.129mm,109.296mm) on Top Overlay Silk Text to Silk Clearance [0.162mm]
   Violation between Silk To Silk Clearance Constraint: (0.114mm < 0.254mm) Between Text "R1" (89.306mm,109.601mm) on Top Overlay And Track (89.129mm,109.296mm)(93.015mm,109.296mm) on Top Overlay Silk Text to Silk Clearance [0.114mm]
   Violation between Silk To Silk Clearance Constraint: (0.185mm < 0.254mm) Between Text "R10" (117.145mm,111.912mm) on Top Overlay And Track (116.967mm,109.88mm)(116.967mm,111.582mm) on Top Overlay Silk Text to Silk Clearance [0.185mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "R10" (117.145mm,111.912mm) on Top Overlay And Track (116.967mm,111.582mm)(120.523mm,111.582mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R10" (117.145mm,111.912mm) on Top Overlay And Track (116.967mm,112.801mm)(116.967mm,114.503mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R10" (117.145mm,111.912mm) on Top Overlay And Track (116.967mm,112.801mm)(120.523mm,112.801mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R10" (117.145mm,111.912mm) on Top Overlay And Track (118.313mm,113.03mm)(119.177mm,113.03mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R11" (101.778mm,93.777mm) on Top Overlay And Track (100.742mm,94.818mm)(101.747mm,94.818mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.185mm < 0.254mm) Between Text "R11" (101.778mm,93.777mm) on Top Overlay And Track (101.6mm,91.745mm)(101.6mm,93.447mm) on Top Overlay Silk Text to Silk Clearance [0.185mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "R11" (101.778mm,93.777mm) on Top Overlay And Track (101.6mm,93.447mm)(105.156mm,93.447mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "R11" (101.778mm,93.777mm) on Top Overlay And Track (102.028mm,95.199mm)(102.028mm,105.053mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (0.162mm < 0.254mm) Between Text "R12" (101.778mm,90.83mm) on Top Overlay And Track (101.6mm,88.824mm)(101.6mm,90.526mm) on Top Overlay Silk Text to Silk Clearance [0.162mm]
   Violation between Silk To Silk Clearance Constraint: (0.114mm < 0.254mm) Between Text "R12" (101.778mm,90.83mm) on Top Overlay And Track (101.6mm,90.526mm)(105.156mm,90.526mm) on Top Overlay Silk Text to Silk Clearance [0.114mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R12" (101.778mm,90.83mm) on Top Overlay And Track (101.6mm,91.745mm)(101.6mm,93.447mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R12" (101.778mm,90.83mm) on Top Overlay And Track (101.6mm,91.745mm)(105.156mm,91.745mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R12" (101.778mm,90.83mm) on Top Overlay And Track (102.946mm,91.948mm)(103.81mm,91.948mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.026mm < 0.254mm) Between Text "R2" (99.06mm,109.626mm) on Top Overlay And Track (97.638mm,110.922mm)(103.276mm,110.922mm) on Top Overlay Silk Text to Silk Clearance [0.026mm]
   Violation between Silk To Silk Clearance Constraint: (0.185mm < 0.254mm) Between Text "R2" (99.06mm,109.626mm) on Top Overlay And Track (98.882mm,107.594mm)(98.882mm,109.296mm) on Top Overlay Silk Text to Silk Clearance [0.185mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "R2" (99.06mm,109.626mm) on Top Overlay And Track (98.882mm,109.296mm)(102.768mm,109.296mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (0.242mm < 0.254mm) Between Text "R3" (90.678mm,99.441mm) on Top Overlay And Track (90.526mm,100.889mm)(94.412mm,100.889mm) on Top Overlay Silk Text to Silk Clearance [0.242mm]
   Violation between Silk To Silk Clearance Constraint: (0.128mm < 0.254mm) Between Text "R3" (90.678mm,99.441mm) on Top Overlay And Track (90.526mm,97.46mm)(90.526mm,99.162mm) on Top Overlay Silk Text to Silk Clearance [0.128mm]
   Violation between Silk To Silk Clearance Constraint: (0.089mm < 0.254mm) Between Text "R3" (90.678mm,99.441mm) on Top Overlay And Track (90.526mm,99.162mm)(94.412mm,99.162mm) on Top Overlay Silk Text to Silk Clearance [0.089mm]
   Violation between Silk To Silk Clearance Constraint: (0.162mm < 0.254mm) Between Text "R5" (130.886mm,93.523mm) on Top Overlay And Track (130.708mm,89.662mm)(130.708mm,93.218mm) on Top Overlay Silk Text to Silk Clearance [0.162mm]
   Violation between Silk To Silk Clearance Constraint: (0.114mm < 0.254mm) Between Text "R5" (130.886mm,93.523mm) on Top Overlay And Track (130.708mm,93.218mm)(132.41mm,93.218mm) on Top Overlay Silk Text to Silk Clearance [0.114mm]
   Violation between Silk To Silk Clearance Constraint: (0.114mm < 0.254mm) Between Text "R5" (130.886mm,93.523mm) on Top Overlay And Track (132.41mm,89.662mm)(132.41mm,93.218mm) on Top Overlay Silk Text to Silk Clearance [0.114mm]
   Violation between Silk To Silk Clearance Constraint: (0.112mm < 0.254mm) Between Text "R6" (130.785mm,99.771mm) on Top Overlay And Track (130.556mm,100.965mm)(130.556mm,103.251mm) on Top Overlay Silk Text to Silk Clearance [0.112mm]
   Violation between Silk To Silk Clearance Constraint: (0.027mm < 0.254mm) Between Text "R6" (130.785mm,99.771mm) on Top Overlay And Track (130.556mm,100.965mm)(130.683mm,100.965mm) on Top Overlay Silk Text to Silk Clearance [0.027mm]
   Violation between Silk To Silk Clearance Constraint: (0.185mm < 0.254mm) Between Text "R6" (130.785mm,99.771mm) on Top Overlay And Track (130.607mm,95.885mm)(130.607mm,99.441mm) on Top Overlay Silk Text to Silk Clearance [0.185mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "R6" (130.785mm,99.771mm) on Top Overlay And Track (130.607mm,99.441mm)(132.309mm,99.441mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (0.046mm < 0.254mm) Between Text "R6" (130.785mm,99.771mm) on Top Overlay And Track (132.207mm,100.965mm)(132.334mm,100.965mm) on Top Overlay Silk Text to Silk Clearance [0.046mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "R6" (130.785mm,99.771mm) on Top Overlay And Track (132.309mm,95.885mm)(132.309mm,99.441mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (0.046mm < 0.254mm) Between Text "R6" (130.785mm,99.771mm) on Top Overlay And Track (132.334mm,100.965mm)(132.334mm,103.251mm) on Top Overlay Silk Text to Silk Clearance [0.046mm]
   Violation between Silk To Silk Clearance Constraint: (0.162mm < 0.254mm) Between Text "R7" (131.039mm,111.049mm) on Top Overlay And Track (130.861mm,107.188mm)(130.861mm,110.744mm) on Top Overlay Silk Text to Silk Clearance [0.162mm]
   Violation between Silk To Silk Clearance Constraint: (0.114mm < 0.254mm) Between Text "R7" (131.039mm,111.049mm) on Top Overlay And Track (130.861mm,110.744mm)(132.563mm,110.744mm) on Top Overlay Silk Text to Silk Clearance [0.114mm]
   Violation between Silk To Silk Clearance Constraint: (0.168mm < 0.254mm) Between Text "R7" (131.039mm,111.049mm) on Top Overlay And Track (130.937mm,112.395mm)(130.937mm,114.681mm) on Top Overlay Silk Text to Silk Clearance [0.168mm]
   Violation between Silk To Silk Clearance Constraint: (0.153mm < 0.254mm) Between Text "R7" (131.039mm,111.049mm) on Top Overlay And Track (130.937mm,112.395mm)(131.064mm,112.395mm) on Top Overlay Silk Text to Silk Clearance [0.153mm]
   Violation between Silk To Silk Clearance Constraint: (0.153mm < 0.254mm) Between Text "R7" (131.039mm,111.049mm) on Top Overlay And Track (132.588mm,112.395mm)(132.715mm,112.395mm) on Top Overlay Silk Text to Silk Clearance [0.153mm]
   Violation between Silk To Silk Clearance Constraint: (0.153mm < 0.254mm) Between Text "R7" (131.039mm,111.049mm) on Top Overlay And Track (132.715mm,112.395mm)(132.715mm,114.681mm) on Top Overlay Silk Text to Silk Clearance [0.153mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R9" (118.999mm,103.886mm) on Top Overlay And Track (116.967mm,103.708mm)(120.523mm,103.708mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.203mm < 0.254mm) Between Text "R9" (118.999mm,103.886mm) on Top Overlay And Track (118.313mm,103.505mm)(119.177mm,103.505mm) on Top Overlay Silk Text to Silk Clearance [0.203mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R9" (118.999mm,103.886mm) on Top Overlay And Track (120.523mm,102.006mm)(120.523mm,103.708mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "S1" (86.868mm,115.011mm) on Top Overlay And Track (87.986mm,113.487mm)(87.986mm,114.63mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "S1" (86.868mm,115.011mm) on Top Overlay And Track (87.986mm,114.63mm)(93.624mm,114.63mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "S2" (96.52mm,115.011mm) on Top Overlay And Track (97.638mm,113.487mm)(97.638mm,114.63mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "S2" (96.52mm,115.011mm) on Top Overlay And Track (97.638mm,114.63mm)(103.276mm,114.63mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U3" (101.6mm,105.029mm) on Top Overlay And Track (102.028mm,95.199mm)(102.028mm,105.053mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "U3" (101.6mm,105.029mm) on Top Overlay And Track (98.517mm,105.334mm)(101.647mm,105.334mm) on Top Overlay Silk Text to Silk Clearance [0mm]
Rule Violations :90

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01