[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/FuncReturnRange/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 274
LIB: work
FILE: ${SURELOG_DIR}/tests/FuncReturnRange/dut.sv
n<> u<273> t<Top_level_rule> c<1> l<1:1> el<19:1>
  n<> u<1> t<Null_rule> p<273> s<272> l<1:1>
  n<> u<272> t<Source_text> p<273> c<271> l<1:1> el<18:10>
    n<> u<271> t<Description> p<272> c<270> l<1:1> el<18:10>
      n<> u<270> t<Module_declaration> p<271> c<24> l<1:1> el<18:10>
        n<> u<24> t<Module_nonansi_header> p<270> c<2> s<32> l<1:1> el<1:46>
          n<module> u<2> t<Module_keyword> p<24> s<3> l<1:1> el<1:7>
          n<func_width_scope_top> u<3> t<STRING_CONST> p<24> s<4> l<1:8> el<1:28>
          n<> u<4> t<Package_import_declaration_list> p<24> s<23> l<1:28> el<1:28>
          n<> u<23> t<Port_list> p<24> c<10> l<1:28> el<1:45>
            n<> u<10> t<Port> p<23> c<9> s<16> l<1:29> el<1:32>
              n<> u<9> t<Port_expression> p<10> c<8> l<1:29> el<1:32>
                n<> u<8> t<Port_reference> p<9> c<5> l<1:29> el<1:32>
                  n<inp> u<5> t<STRING_CONST> p<8> s<7> l<1:29> el<1:32>
                  n<> u<7> t<Constant_select> p<8> c<6> l<1:32> el<1:32>
                    n<> u<6> t<Constant_bit_select> p<7> l<1:32> el<1:32>
            n<> u<16> t<Port> p<23> c<15> s<22> l<1:34> el<1:38>
              n<> u<15> t<Port_expression> p<16> c<14> l<1:34> el<1:38>
                n<> u<14> t<Port_reference> p<15> c<11> l<1:34> el<1:38>
                  n<out1> u<11> t<STRING_CONST> p<14> s<13> l<1:34> el<1:38>
                  n<> u<13> t<Constant_select> p<14> c<12> l<1:38> el<1:38>
                    n<> u<12> t<Constant_bit_select> p<13> l<1:38> el<1:38>
            n<> u<22> t<Port> p<23> c<21> l<1:40> el<1:44>
              n<> u<21> t<Port_expression> p<22> c<20> l<1:40> el<1:44>
                n<> u<20> t<Port_reference> p<21> c<17> l<1:40> el<1:44>
                  n<out2> u<17> t<STRING_CONST> p<20> s<19> l<1:40> el<1:44>
                  n<> u<19> t<Constant_select> p<20> c<18> l<1:44> el<1:44>
                    n<> u<18> t<Constant_bit_select> p<19> l<1:44> el<1:44>
        n<> u<32> t<Module_item> p<270> c<31> s<49> l<2:5> el<2:20>
          n<> u<31> t<Port_declaration> p<32> c<30> l<2:5> el<2:19>
            n<> u<30> t<Input_declaration> p<31> c<27> l<2:5> el<2:19>
              n<> u<27> t<Net_port_type> p<30> c<25> s<29> l<2:11> el<2:15>
                n<> u<25> t<NetType_Wire> p<27> s<26> l<2:11> el<2:15>
                n<> u<26> t<Data_type_or_implicit> p<27> l<2:16> el<2:16>
              n<> u<29> t<Port_identifier_list> p<30> c<28> l<2:16> el<2:19>
                n<inp> u<28> t<STRING_CONST> p<29> l<2:16> el<2:19>
        n<> u<49> t<Module_item> p<270> c<48> s<119> l<4:5> el<4:28>
          n<> u<48> t<Non_port_module_item> p<49> c<47> l<4:5> el<4:28>
            n<> u<47> t<Module_or_generate_item> p<48> c<46> l<4:5> el<4:28>
              n<> u<46> t<Module_common_item> p<47> c<45> l<4:5> el<4:28>
                n<> u<45> t<Module_or_generate_item_declaration> p<46> c<44> l<4:5> el<4:28>
                  n<> u<44> t<Package_or_generate_item_declaration> p<45> c<43> l<4:5> el<4:28>
                    n<> u<43> t<Local_parameter_declaration> p<44> c<33> l<4:5> el<4:27>
                      n<> u<33> t<Data_type_or_implicit> p<43> s<42> l<4:16> el<4:16>
                      n<> u<42> t<Param_assignment_list> p<43> c<41> l<4:16> el<4:27>
                        n<> u<41> t<Param_assignment> p<42> c<34> l<4:16> el<4:27>
                          n<WIDTH_A> u<34> t<STRING_CONST> p<41> s<40> l<4:16> el<4:23>
                          n<> u<40> t<Constant_param_expression> p<41> c<39> l<4:26> el<4:27>
                            n<> u<39> t<Constant_mintypmax_expression> p<40> c<38> l<4:26> el<4:27>
                              n<> u<38> t<Constant_expression> p<39> c<37> l<4:26> el<4:27>
                                n<> u<37> t<Constant_primary> p<38> c<36> l<4:26> el<4:27>
                                  n<> u<36> t<Primary_literal> p<37> c<35> l<4:26> el<4:27>
                                    n<5> u<35> t<INT_CONST> p<36> l<4:26> el<4:27>
        n<> u<119> t<Module_item> p<270> c<118> s<152> l<5:5> el<8:16>
          n<> u<118> t<Non_port_module_item> p<119> c<117> l<5:5> el<8:16>
            n<> u<117> t<Module_or_generate_item> p<118> c<116> l<5:5> el<8:16>
              n<> u<116> t<Module_common_item> p<117> c<115> l<5:5> el<8:16>
                n<> u<115> t<Module_or_generate_item_declaration> p<116> c<114> l<5:5> el<8:16>
                  n<> u<114> t<Package_or_generate_item_declaration> p<115> c<113> l<5:5> el<8:16>
                    n<> u<113> t<Function_declaration> p<114> c<50> l<5:5> el<8:16>
                      n<> u<50> t<Lifetime_Automatic> p<113> s<112> l<5:14> el<5:23>
                      n<> u<112> t<Function_body_declaration> p<113> c<67> l<5:24> el<8:16>
                        n<> u<67> t<Function_data_type_or_implicit> p<112> c<66> s<68> l<5:24> el<5:37>
                          n<> u<66> t<Packed_dimension> p<67> c<65> l<5:24> el<5:37>
                            n<> u<65> t<Constant_range> p<66> c<60> l<5:25> el<5:36>
                              n<> u<60> t<Constant_expression> p<65> c<54> s<64> l<5:25> el<5:34>
                                n<> u<54> t<Constant_expression> p<60> c<53> s<59> l<5:25> el<5:32>
                                  n<> u<53> t<Constant_primary> p<54> c<52> l<5:25> el<5:32>
                                    n<> u<52> t<Primary_literal> p<53> c<51> l<5:25> el<5:32>
                                      n<WIDTH_A> u<51> t<STRING_CONST> p<52> l<5:25> el<5:32>
                                n<> u<59> t<BinOp_Minus> p<60> s<58> l<5:32> el<5:33>
                                n<> u<58> t<Constant_expression> p<60> c<57> l<5:33> el<5:34>
                                  n<> u<57> t<Constant_primary> p<58> c<56> l<5:33> el<5:34>
                                    n<> u<56> t<Primary_literal> p<57> c<55> l<5:33> el<5:34>
                                      n<1> u<55> t<INT_CONST> p<56> l<5:33> el<5:34>
                              n<> u<64> t<Constant_expression> p<65> c<63> l<5:35> el<5:36>
                                n<> u<63> t<Constant_primary> p<64> c<62> l<5:35> el<5:36>
                                  n<> u<62> t<Primary_literal> p<63> c<61> l<5:35> el<5:36>
                                    n<0> u<61> t<INT_CONST> p<62> l<5:35> el<5:36>
                        n<func1> u<68> t<STRING_CONST> p<112> s<93> l<5:38> el<5:43>
                        n<> u<93> t<Tf_item_declaration_list> p<112> c<92> s<110> l<6:9> el<6:35>
                          n<> u<92> t<Tf_item_declaration> p<93> c<91> l<6:9> el<6:35>
                            n<> u<91> t<Tf_port_declaration> p<92> c<69> l<6:9> el<6:35>
                              n<> u<69> t<TfPortDir_Inp> p<91> s<88> l<6:9> el<6:14>
                              n<> u<88> t<Data_type_or_implicit> p<91> c<87> s<90> l<6:15> el<6:32>
                                n<> u<87> t<Data_type> p<88> c<70> l<6:15> el<6:32>
                                  n<> u<70> t<IntVec_TypeReg> p<87> s<86> l<6:15> el<6:18>
                                  n<> u<86> t<Packed_dimension> p<87> c<85> l<6:19> el<6:32>
                                    n<> u<85> t<Constant_range> p<86> c<80> l<6:20> el<6:31>
                                      n<> u<80> t<Constant_expression> p<85> c<74> s<84> l<6:20> el<6:29>
                                        n<> u<74> t<Constant_expression> p<80> c<73> s<79> l<6:20> el<6:27>
                                          n<> u<73> t<Constant_primary> p<74> c<72> l<6:20> el<6:27>
                                            n<> u<72> t<Primary_literal> p<73> c<71> l<6:20> el<6:27>
                                              n<WIDTH_A> u<71> t<STRING_CONST> p<72> l<6:20> el<6:27>
                                        n<> u<79> t<BinOp_Minus> p<80> s<78> l<6:27> el<6:28>
                                        n<> u<78> t<Constant_expression> p<80> c<77> l<6:28> el<6:29>
                                          n<> u<77> t<Constant_primary> p<78> c<76> l<6:28> el<6:29>
                                            n<> u<76> t<Primary_literal> p<77> c<75> l<6:28> el<6:29>
                                              n<1> u<75> t<INT_CONST> p<76> l<6:28> el<6:29>
                                      n<> u<84> t<Constant_expression> p<85> c<83> l<6:30> el<6:31>
                                        n<> u<83> t<Constant_primary> p<84> c<82> l<6:30> el<6:31>
                                          n<> u<82> t<Primary_literal> p<83> c<81> l<6:30> el<6:31>
                                            n<0> u<81> t<INT_CONST> p<82> l<6:30> el<6:31>
                              n<> u<90> t<Tf_variable_identifier_list> p<91> c<89> l<6:33> el<6:34>
                                n<s> u<89> t<STRING_CONST> p<90> l<6:33> el<6:34>
                        n<> u<110> t<Function_statement_or_null> p<112> c<109> s<111> l<7:9> el<7:20>
                          n<> u<109> t<Statement> p<110> c<108> l<7:9> el<7:20>
                            n<> u<108> t<Statement_item> p<109> c<107> l<7:9> el<7:20>
                              n<> u<107> t<Blocking_assignment> p<108> c<106> l<7:9> el<7:19>
                                n<> u<106> t<Operator_assignment> p<107> c<98> l<7:9> el<7:19>
                                  n<> u<98> t<Variable_lvalue> p<106> c<95> s<99> l<7:9> el<7:14>
                                    n<> u<95> t<Ps_or_hierarchical_identifier> p<98> c<94> s<97> l<7:9> el<7:14>
                                      n<func1> u<94> t<STRING_CONST> p<95> l<7:9> el<7:14>
                                    n<> u<97> t<Select> p<98> c<96> l<7:15> el<7:15>
                                      n<> u<96> t<Bit_select> p<97> l<7:15> el<7:15>
                                  n<> u<99> t<AssignOp_Assign> p<106> s<105> l<7:15> el<7:16>
                                  n<> u<105> t<Expression> p<106> c<104> l<7:17> el<7:19>
                                    n<> u<104> t<Unary_Tilda> p<105> s<103> l<7:17> el<7:18>
                                    n<> u<103> t<Expression> p<105> c<102> l<7:18> el<7:19>
                                      n<> u<102> t<Primary> p<103> c<101> l<7:18> el<7:19>
                                        n<> u<101> t<Primary_literal> p<102> c<100> l<7:18> el<7:19>
                                          n<s> u<100> t<STRING_CONST> p<101> l<7:18> el<7:19>
                        n<> u<111> t<ENDFUNCTION> p<112> l<8:5> el<8:16>
        n<> u<152> t<Module_item> p<270> c<151> s<168> l<9:5> el<9:28>
          n<> u<151> t<Non_port_module_item> p<152> c<150> l<9:5> el<9:28>
            n<> u<150> t<Module_or_generate_item> p<151> c<149> l<9:5> el<9:28>
              n<> u<149> t<Module_common_item> p<150> c<148> l<9:5> el<9:28>
                n<> u<148> t<Module_or_generate_item_declaration> p<149> c<147> l<9:5> el<9:28>
                  n<> u<147> t<Package_or_generate_item_declaration> p<148> c<146> l<9:5> el<9:28>
                    n<> u<146> t<Net_declaration> p<147> c<120> l<9:5> el<9:28>
                      n<> u<120> t<NetType_Wire> p<146> s<142> l<9:5> el<9:9>
                      n<> u<142> t<Data_type_or_implicit> p<146> c<141> s<145> l<9:10> el<9:24>
                        n<> u<141> t<Packed_dimension> p<142> c<140> l<9:10> el<9:24>
                          n<> u<140> t<Constant_range> p<141> c<135> l<9:11> el<9:23>
                            n<> u<135> t<Constant_expression> p<140> c<129> s<139> l<9:11> el<9:21>
                              n<> u<129> t<Constant_expression> p<135> c<128> s<134> l<9:11> el<9:19>
                                n<> u<128> t<Constant_primary> p<129> c<127> l<9:11> el<9:19>
                                  n<> u<127> t<Subroutine_call> p<128> c<121> l<9:11> el<9:19>
                                    n<func1> u<121> t<STRING_CONST> p<127> s<126> l<9:11> el<9:16>
                                    n<> u<126> t<Argument_list> p<127> c<125> l<9:17> el<9:18>
                                      n<> u<125> t<Expression> p<126> c<124> l<9:17> el<9:18>
                                        n<> u<124> t<Primary> p<125> c<123> l<9:17> el<9:18>
                                          n<> u<123> t<Primary_literal> p<124> c<122> l<9:17> el<9:18>
                                            n<0> u<122> t<INT_CONST> p<123> l<9:17> el<9:18>
                              n<> u<134> t<BinOp_Minus> p<135> s<133> l<9:19> el<9:20>
                              n<> u<133> t<Constant_expression> p<135> c<132> l<9:20> el<9:21>
                                n<> u<132> t<Constant_primary> p<133> c<131> l<9:20> el<9:21>
                                  n<> u<131> t<Primary_literal> p<132> c<130> l<9:20> el<9:21>
                                    n<1> u<130> t<INT_CONST> p<131> l<9:20> el<9:21>
                            n<> u<139> t<Constant_expression> p<140> c<138> l<9:22> el<9:23>
                              n<> u<138> t<Constant_primary> p<139> c<137> l<9:22> el<9:23>
                                n<> u<137> t<Primary_literal> p<138> c<136> l<9:22> el<9:23>
                                  n<0> u<136> t<INT_CONST> p<137> l<9:22> el<9:23>
                      n<> u<145> t<Net_decl_assignment_list> p<146> c<144> l<9:25> el<9:27>
                        n<> u<144> t<Net_decl_assignment> p<145> c<143> l<9:25> el<9:27>
                          n<xc> u<143> t<STRING_CONST> p<144> l<9:25> el<9:27>
        n<> u<168> t<Module_item> p<270> c<167> s<187> l<10:5> el<10:23>
          n<> u<167> t<Non_port_module_item> p<168> c<166> l<10:5> el<10:23>
            n<> u<166> t<Module_or_generate_item> p<167> c<165> l<10:5> el<10:23>
              n<> u<165> t<Module_common_item> p<166> c<164> l<10:5> el<10:23>
                n<> u<164> t<Continuous_assign> p<165> c<163> l<10:5> el<10:23>
                  n<> u<163> t<Net_assignment_list> p<164> c<162> l<10:12> el<10:22>
                    n<> u<162> t<Net_assignment> p<163> c<157> l<10:12> el<10:22>
                      n<> u<157> t<Net_lvalue> p<162> c<154> s<161> l<10:12> el<10:14>
                        n<> u<154> t<Ps_or_hierarchical_identifier> p<157> c<153> s<156> l<10:12> el<10:14>
                          n<xc> u<153> t<STRING_CONST> p<154> l<10:12> el<10:14>
                        n<> u<156> t<Constant_select> p<157> c<155> l<10:15> el<10:15>
                          n<> u<155> t<Constant_bit_select> p<156> l<10:15> el<10:15>
                      n<> u<161> t<Expression> p<162> c<160> l<10:17> el<10:22>
                        n<> u<160> t<Primary> p<161> c<159> l<10:17> el<10:22>
                          n<> u<159> t<Primary_literal> p<160> c<158> l<10:17> el<10:22>
                            n<1'sb1> u<158> t<INT_CONST> p<159> l<10:17> el<10:22>
        n<> u<187> t<Module_item> p<270> c<186> s<215> l<12:5> el<12:37>
          n<> u<186> t<Port_declaration> p<187> c<185> l<12:5> el<12:36>
            n<> u<185> t<Output_declaration> p<186> c<181> l<12:5> el<12:36>
              n<> u<181> t<Net_port_type> p<185> c<169> s<184> l<12:12> el<12:25>
                n<> u<169> t<NetType_Wire> p<181> s<180> l<12:12> el<12:16>
                n<> u<180> t<Data_type_or_implicit> p<181> c<179> l<12:17> el<12:25>
                  n<> u<179> t<Packed_dimension> p<180> c<178> l<12:17> el<12:25>
                    n<> u<178> t<Constant_range> p<179> c<173> l<12:18> el<12:24>
                      n<> u<173> t<Constant_expression> p<178> c<172> s<177> l<12:18> el<12:22>
                        n<> u<172> t<Constant_primary> p<173> c<171> l<12:18> el<12:22>
                          n<> u<171> t<Primary_literal> p<172> c<170> l<12:18> el<12:22>
                            n<1023> u<170> t<INT_CONST> p<171> l<12:18> el<12:22>
                      n<> u<177> t<Constant_expression> p<178> c<176> l<12:23> el<12:24>
                        n<> u<176> t<Constant_primary> p<177> c<175> l<12:23> el<12:24>
                          n<> u<175> t<Primary_literal> p<176> c<174> l<12:23> el<12:24>
                            n<0> u<174> t<INT_CONST> p<175> l<12:23> el<12:24>
              n<> u<184> t<Port_identifier_list> p<185> c<182> l<12:26> el<12:36>
                n<out1> u<182> t<STRING_CONST> p<184> s<183> l<12:26> el<12:30>
                n<out2> u<183> t<STRING_CONST> p<184> l<12:32> el<12:36>
        n<> u<215> t<Module_item> p<270> c<214> s<236> l<13:5> el<13:27>
          n<> u<214> t<Non_port_module_item> p<215> c<213> l<13:5> el<13:27>
            n<> u<213> t<Module_or_generate_item> p<214> c<212> l<13:5> el<13:27>
              n<> u<212> t<Module_common_item> p<213> c<211> l<13:5> el<13:27>
                n<> u<211> t<Module_or_generate_item_declaration> p<212> c<210> l<13:5> el<13:27>
                  n<> u<210> t<Package_or_generate_item_declaration> p<211> c<209> l<13:5> el<13:27>
                    n<> u<209> t<Net_declaration> p<210> c<188> l<13:5> el<13:27>
                      n<> u<188> t<NetType_Wire> p<209> s<205> l<13:5> el<13:9>
                      n<> u<205> t<Data_type_or_implicit> p<209> c<204> s<208> l<13:10> el<13:23>
                        n<> u<204> t<Packed_dimension> p<205> c<203> l<13:10> el<13:23>
                          n<> u<203> t<Constant_range> p<204> c<198> l<13:11> el<13:22>
                            n<> u<198> t<Constant_expression> p<203> c<192> s<202> l<13:11> el<13:20>
                              n<> u<192> t<Constant_expression> p<198> c<191> s<197> l<13:11> el<13:18>
                                n<> u<191> t<Constant_primary> p<192> c<190> l<13:11> el<13:18>
                                  n<> u<190> t<Primary_literal> p<191> c<189> l<13:11> el<13:18>
                                    n<WIDTH_A> u<189> t<STRING_CONST> p<190> l<13:11> el<13:18>
                              n<> u<197> t<BinOp_Minus> p<198> s<196> l<13:18> el<13:19>
                              n<> u<196> t<Constant_expression> p<198> c<195> l<13:19> el<13:20>
                                n<> u<195> t<Constant_primary> p<196> c<194> l<13:19> el<13:20>
                                  n<> u<194> t<Primary_literal> p<195> c<193> l<13:19> el<13:20>
                                    n<1> u<193> t<INT_CONST> p<194> l<13:19> el<13:20>
                            n<> u<202> t<Constant_expression> p<203> c<201> l<13:21> el<13:22>
                              n<> u<201> t<Constant_primary> p<202> c<200> l<13:21> el<13:22>
                                n<> u<200> t<Primary_literal> p<201> c<199> l<13:21> el<13:22>
                                  n<0> u<199> t<INT_CONST> p<200> l<13:21> el<13:22>
                      n<> u<208> t<Net_decl_assignment_list> p<209> c<207> l<13:24> el<13:26>
                        n<> u<207> t<Net_decl_assignment> p<208> c<206> l<13:24> el<13:26>
                          n<xn> u<206> t<STRING_CONST> p<207> l<13:24> el<13:26>
        n<> u<236> t<Module_item> p<270> c<235> s<252> l<14:5> el<14:28>
          n<> u<235> t<Non_port_module_item> p<236> c<234> l<14:5> el<14:28>
            n<> u<234> t<Module_or_generate_item> p<235> c<233> l<14:5> el<14:28>
              n<> u<233> t<Module_common_item> p<234> c<232> l<14:5> el<14:28>
                n<> u<232> t<Continuous_assign> p<233> c<231> l<14:5> el<14:28>
                  n<> u<231> t<Net_assignment_list> p<232> c<230> l<14:12> el<14:27>
                    n<> u<230> t<Net_assignment> p<231> c<220> l<14:12> el<14:27>
                      n<> u<220> t<Net_lvalue> p<230> c<217> s<229> l<14:12> el<14:14>
                        n<> u<217> t<Ps_or_hierarchical_identifier> p<220> c<216> s<219> l<14:12> el<14:14>
                          n<xn> u<216> t<STRING_CONST> p<217> l<14:12> el<14:14>
                        n<> u<219> t<Constant_select> p<220> c<218> l<14:15> el<14:15>
                          n<> u<218> t<Constant_bit_select> p<219> l<14:15> el<14:15>
                      n<> u<229> t<Expression> p<230> c<228> l<14:17> el<14:27>
                        n<> u<228> t<Primary> p<229> c<227> l<14:17> el<14:27>
                          n<> u<227> t<Complex_func_call> p<228> c<221> l<14:17> el<14:27>
                            n<func1> u<221> t<STRING_CONST> p<227> s<226> l<14:17> el<14:22>
                            n<> u<226> t<Argument_list> p<227> c<225> l<14:23> el<14:26>
                              n<> u<225> t<Expression> p<226> c<224> l<14:23> el<14:26>
                                n<> u<224> t<Primary> p<225> c<223> l<14:23> el<14:26>
                                  n<> u<223> t<Primary_literal> p<224> c<222> l<14:23> el<14:26>
                                    n<inp> u<222> t<STRING_CONST> p<223> l<14:23> el<14:26>
        n<> u<252> t<Module_item> p<270> c<251> s<268> l<15:5> el<15:22>
          n<> u<251> t<Non_port_module_item> p<252> c<250> l<15:5> el<15:22>
            n<> u<250> t<Module_or_generate_item> p<251> c<249> l<15:5> el<15:22>
              n<> u<249> t<Module_common_item> p<250> c<248> l<15:5> el<15:22>
                n<> u<248> t<Continuous_assign> p<249> c<247> l<15:5> el<15:22>
                  n<> u<247> t<Net_assignment_list> p<248> c<246> l<15:12> el<15:21>
                    n<> u<246> t<Net_assignment> p<247> c<241> l<15:12> el<15:21>
                      n<> u<241> t<Net_lvalue> p<246> c<238> s<245> l<15:12> el<15:16>
                        n<> u<238> t<Ps_or_hierarchical_identifier> p<241> c<237> s<240> l<15:12> el<15:16>
                          n<out1> u<237> t<STRING_CONST> p<238> l<15:12> el<15:16>
                        n<> u<240> t<Constant_select> p<241> c<239> l<15:17> el<15:17>
                          n<> u<239> t<Constant_bit_select> p<240> l<15:17> el<15:17>
                      n<> u<245> t<Expression> p<246> c<244> l<15:19> el<15:21>
                        n<> u<244> t<Primary> p<245> c<243> l<15:19> el<15:21>
                          n<> u<243> t<Primary_literal> p<244> c<242> l<15:19> el<15:21>
                            n<xn> u<242> t<STRING_CONST> p<243> l<15:19> el<15:21>
        n<> u<268> t<Module_item> p<270> c<267> s<269> l<16:5> el<16:22>
          n<> u<267> t<Non_port_module_item> p<268> c<266> l<16:5> el<16:22>
            n<> u<266> t<Module_or_generate_item> p<267> c<265> l<16:5> el<16:22>
              n<> u<265> t<Module_common_item> p<266> c<264> l<16:5> el<16:22>
                n<> u<264> t<Continuous_assign> p<265> c<263> l<16:5> el<16:22>
                  n<> u<263> t<Net_assignment_list> p<264> c<262> l<16:12> el<16:21>
                    n<> u<262> t<Net_assignment> p<263> c<257> l<16:12> el<16:21>
                      n<> u<257> t<Net_lvalue> p<262> c<254> s<261> l<16:12> el<16:16>
                        n<> u<254> t<Ps_or_hierarchical_identifier> p<257> c<253> s<256> l<16:12> el<16:16>
                          n<out2> u<253> t<STRING_CONST> p<254> l<16:12> el<16:16>
                        n<> u<256> t<Constant_select> p<257> c<255> l<16:17> el<16:17>
                          n<> u<255> t<Constant_bit_select> p<256> l<16:17> el<16:17>
                      n<> u<261> t<Expression> p<262> c<260> l<16:19> el<16:21>
                        n<> u<260> t<Primary> p<261> c<259> l<16:19> el<16:21>
                          n<> u<259> t<Primary_literal> p<260> c<258> l<16:19> el<16:21>
                            n<xc> u<258> t<STRING_CONST> p<259> l<16:19> el<16:21>
        n<> u<269> t<ENDMODULE> p<270> l<18:1> el<18:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/FuncReturnRange/dut.sv:1:1: No timescale set for "func_width_scope_top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/FuncReturnRange/dut.sv:1:1: Compile module "work@func_width_scope_top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             1
Constant                                              19
ContAssign                                             4
Design                                                 1
FuncCall                                               2
Function                                               1
IODecl                                                 1
Identifier                                             4
LogicNet                                               5
LogicTypespec                                         10
Module                                                 1
ModuleTypespec                                         1
Operation                                              5
ParamAssign                                            1
Parameter                                              1
Port                                                   3
Range                                                  8
RefObj                                                12
RefTypespec                                           10
SourceFile                                             1
=== UHDM Object Stats End ===
[ERR:IG0807] ${SURELOG_DIR}/tests/FuncReturnRange/dut.sv:5:24: Bad relative location: Child: 17, RefTypespec,  Parent: 6, Function, func1.
[ERR:IG0807] ${SURELOG_DIR}/tests/FuncReturnRange/dut.sv:2:11: Bad relative location: Child: 46, RefTypespec,  Parent: 45, LogicNet, inp.
[ERR:IG0807] ${SURELOG_DIR}/tests/FuncReturnRange/dut.sv:12:12: Bad relative location: Child: 62, RefTypespec,  Parent: 61, LogicNet, out1.
[ERR:IG0807] ${SURELOG_DIR}/tests/FuncReturnRange/dut.sv:12:12: Bad relative location: Child: 68, RefTypespec,  Parent: 67, LogicNet, out2.
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/FuncReturnRange/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@func_width_scope_top)
    |vpiParent:
    \_Module: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiName:work@func_width_scope_top
  |vpiParameter:
  \_Parameter: (work@func_width_scope_top.WIDTH_A), line:4:16, endln:4:27
    |vpiParent:
    \_Module: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |UINT:5
    |vpiLocalParam:1
    |vpiName:WIDTH_A
    |vpiFullName:work@func_width_scope_top.WIDTH_A
  |vpiParamAssign:
  \_ParamAssign: , line:4:16, endln:4:27
    |vpiParent:
    \_Module: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiRhs:
    \_Constant: , line:4:26, endln:4:27
      |vpiParent:
      \_ParamAssign: , line:4:16, endln:4:27
      |vpiDecompile:5
      |vpiSize:64
      |UINT:5
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@func_width_scope_top.WIDTH_A), line:4:16, endln:4:27
  |vpiInternalScope:
  \_Function: (work@func_width_scope_top.func1), line:5:5, endln:8:16
    |vpiParent:
    \_Module: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiName:
    \_Identifier: (func1)
      |vpiParent:
      \_Function: (work@func_width_scope_top.func1), line:5:5, endln:8:16
      |vpiName:func1
    |vpiFullName:work@func_width_scope_top.func1
    |vpiTypedef:
    \_LogicTypespec: 
      |vpiParent:
      \_Function: (work@func_width_scope_top.func1), line:5:5, endln:8:16
      |vpiRange:
      \_Range: , line:5:24, endln:5:37
        |vpiParent:
        \_LogicTypespec: 
        |vpiLeftRange:
        \_Operation: , line:5:25, endln:5:34
          |vpiParent:
          \_Range: , line:5:24, endln:5:37
          |vpiOpType:11
          |vpiOperand:
          \_RefObj: (work@func_width_scope_top.func1.WIDTH_A), line:5:25, endln:5:32
            |vpiParent:
            \_Operation: , line:5:25, endln:5:34
            |vpiName:WIDTH_A
            |vpiFullName:work@func_width_scope_top.func1.WIDTH_A
            |vpiActual:
            \_Parameter: (work@func_width_scope_top.WIDTH_A), line:4:16, endln:4:27
          |vpiOperand:
          \_Constant: , line:5:33, endln:5:34
            |vpiParent:
            \_Operation: , line:5:25, endln:5:34
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:5:35, endln:5:36
          |vpiParent:
          \_Range: , line:5:24, endln:5:37
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiTypedef:
    \_LogicTypespec: 
      |vpiParent:
      \_Function: (work@func_width_scope_top.func1), line:5:5, endln:8:16
      |vpiRange:
      \_Range: , line:6:19, endln:6:32
        |vpiParent:
        \_LogicTypespec: 
        |vpiLeftRange:
        \_Operation: , line:6:20, endln:6:29
          |vpiParent:
          \_Range: , line:6:19, endln:6:32
          |vpiOpType:11
          |vpiOperand:
          \_RefObj: (work@func_width_scope_top.func1.WIDTH_A), line:6:20, endln:6:27
            |vpiParent:
            \_Operation: , line:6:20, endln:6:29
            |vpiName:WIDTH_A
            |vpiFullName:work@func_width_scope_top.func1.WIDTH_A
            |vpiActual:
            \_Parameter: (work@func_width_scope_top.WIDTH_A), line:4:16, endln:4:27
          |vpiOperand:
          \_Constant: , line:6:28, endln:6:29
            |vpiParent:
            \_Operation: , line:6:20, endln:6:29
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:6:30, endln:6:31
          |vpiParent:
          \_Range: , line:6:19, endln:6:32
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiImportTypespec:
    \_LogicTypespec: 
    |vpiImportTypespec:
    \_LogicTypespec: 
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_RefTypespec: (work@func_width_scope_top.func1), line:5:24, endln:5:37
      |vpiParent:
      \_Function: (work@func_width_scope_top.func1), line:5:5, endln:8:16
      |vpiFullName:work@func_width_scope_top.func1
      |vpiActual:
      \_LogicTypespec: 
    |vpiIODecl:
    \_IODecl: (s), line:6:33, endln:6:34
      |vpiParent:
      \_Function: (work@func_width_scope_top.func1), line:5:5, endln:8:16
      |vpiDirection:1
      |vpiName:s
      |vpiTypedef:
      \_RefTypespec: (work@func_width_scope_top.func1.s), line:6:15, endln:6:32
        |vpiParent:
        \_IODecl: (s), line:6:33, endln:6:34
        |vpiFullName:work@func_width_scope_top.func1.s
        |vpiActual:
        \_LogicTypespec: 
    |vpiStmt:
    \_Assignment: , line:7:9, endln:7:19
      |vpiParent:
      \_Function: (work@func_width_scope_top.func1), line:5:5, endln:8:16
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_Operation: , line:7:17, endln:7:19
        |vpiParent:
        \_Assignment: , line:7:9, endln:7:19
        |vpiOpType:4
        |vpiOperand:
        \_RefObj: (work@func_width_scope_top.func1.s), line:7:18, endln:7:19
          |vpiParent:
          \_Operation: , line:7:17, endln:7:19
          |vpiName:s
          |vpiFullName:work@func_width_scope_top.func1.s
          |vpiActual:
          \_IODecl: (s), line:6:33, endln:6:34
      |vpiLhs:
      \_RefObj: (work@func_width_scope_top.func1.func1), line:7:9, endln:7:14
        |vpiParent:
        \_Assignment: , line:7:9, endln:7:19
        |vpiName:func1
        |vpiFullName:work@func_width_scope_top.func1.func1
        |vpiActual:
        \_Function: (work@func_width_scope_top.func1), line:5:5, endln:8:16
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiRange:
    \_Range: , line:9:10, endln:9:24
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Operation: , line:9:11, endln:9:21
        |vpiParent:
        \_Range: , line:9:10, endln:9:24
        |vpiOpType:11
        |vpiOperand:
        \_FuncCall: (func1), line:9:11, endln:9:18
          |vpiParent:
          \_Operation: , line:9:11, endln:9:21
          |vpiArgument:
          \_Constant: , line:9:17, endln:9:18
            |vpiParent:
            \_FuncCall: (func1), line:9:11, endln:9:18
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiName:
          \_Identifier: (func1)
            |vpiParent:
            \_FuncCall: (func1), line:9:11, endln:9:18
            |vpiName:func1
          |vpiFunction:
          \_Function: (work@func_width_scope_top.func1), line:5:5, endln:8:16
        |vpiOperand:
        \_Constant: , line:9:20, endln:9:21
          |vpiParent:
          \_Operation: , line:9:11, endln:9:21
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:9:22, endln:9:23
        |vpiParent:
        \_Range: , line:9:10, endln:9:24
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiRange:
    \_Range: , line:12:17, endln:12:25
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:12:18, endln:12:22
        |vpiParent:
        \_Range: , line:12:17, endln:12:25
        |vpiDecompile:1023
        |vpiSize:64
        |UINT:1023
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:12:23, endln:12:24
        |vpiParent:
        \_Range: , line:12:17, endln:12:25
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiRange:
    \_Range: , line:13:10, endln:13:23
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Operation: , line:13:11, endln:13:20
        |vpiParent:
        \_Range: , line:13:10, endln:13:23
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@func_width_scope_top.WIDTH_A), line:13:11, endln:13:18
          |vpiParent:
          \_Operation: , line:13:11, endln:13:20
          |vpiName:WIDTH_A
          |vpiFullName:work@func_width_scope_top.WIDTH_A
          |vpiActual:
          \_Parameter: (work@func_width_scope_top.WIDTH_A), line:4:16, endln:4:27
        |vpiOperand:
        \_Constant: , line:13:19, endln:13:20
          |vpiParent:
          \_Operation: , line:13:11, endln:13:20
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:13:21, endln:13:22
        |vpiParent:
        \_Range: , line:13:10, endln:13:23
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_Function: (work@func_width_scope_top.func1), line:5:5, endln:8:16
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@func_width_scope_top.inp), line:1:29, endln:1:32
    |vpiParent:
    \_Module: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiTypespec:
    \_RefTypespec: (work@func_width_scope_top.inp), line:2:11, endln:2:15
      |vpiParent:
      \_LogicNet: (work@func_width_scope_top.inp), line:1:29, endln:1:32
      |vpiFullName:work@func_width_scope_top.inp
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:inp
    |vpiFullName:work@func_width_scope_top.inp
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@func_width_scope_top.xc), line:9:25, endln:9:27
    |vpiParent:
    \_Module: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiTypespec:
    \_RefTypespec: (work@func_width_scope_top.xc), line:9:5, endln:9:9
      |vpiParent:
      \_LogicNet: (work@func_width_scope_top.xc), line:9:25, endln:9:27
      |vpiFullName:work@func_width_scope_top.xc
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:xc
    |vpiFullName:work@func_width_scope_top.xc
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@func_width_scope_top.out1), line:1:34, endln:1:38
    |vpiParent:
    \_Module: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiTypespec:
    \_RefTypespec: (work@func_width_scope_top.out1), line:12:12, endln:12:16
      |vpiParent:
      \_LogicNet: (work@func_width_scope_top.out1), line:1:34, endln:1:38
      |vpiFullName:work@func_width_scope_top.out1
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:out1
    |vpiFullName:work@func_width_scope_top.out1
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@func_width_scope_top.out2), line:1:40, endln:1:44
    |vpiParent:
    \_Module: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiTypespec:
    \_RefTypespec: (work@func_width_scope_top.out2), line:12:12, endln:12:16
      |vpiParent:
      \_LogicNet: (work@func_width_scope_top.out2), line:1:40, endln:1:44
      |vpiFullName:work@func_width_scope_top.out2
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:out2
    |vpiFullName:work@func_width_scope_top.out2
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@func_width_scope_top.xn), line:13:24, endln:13:26
    |vpiParent:
    \_Module: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiTypespec:
    \_RefTypespec: (work@func_width_scope_top.xn), line:13:5, endln:13:9
      |vpiParent:
      \_LogicNet: (work@func_width_scope_top.xn), line:13:24, endln:13:26
      |vpiFullName:work@func_width_scope_top.xn
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:xn
    |vpiFullName:work@func_width_scope_top.xn
    |vpiNetType:1
  |vpiDefName:work@func_width_scope_top
  |vpiTaskFunc:
  \_Function: (work@func_width_scope_top.func1), line:5:5, endln:8:16
  |vpiNet:
  \_LogicNet: (work@func_width_scope_top.inp), line:1:29, endln:1:32
  |vpiNet:
  \_LogicNet: (work@func_width_scope_top.xc), line:9:25, endln:9:27
  |vpiNet:
  \_LogicNet: (work@func_width_scope_top.out1), line:1:34, endln:1:38
  |vpiNet:
  \_LogicNet: (work@func_width_scope_top.out2), line:1:40, endln:1:44
  |vpiNet:
  \_LogicNet: (work@func_width_scope_top.xn), line:13:24, endln:13:26
  |vpiPort:
  \_Port: (inp), line:1:29, endln:1:32
    |vpiParent:
    \_Module: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiName:inp
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@func_width_scope_top.inp), line:2:11, endln:2:15
      |vpiParent:
      \_Port: (inp), line:1:29, endln:1:32
      |vpiFullName:work@func_width_scope_top.inp
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (out1), line:1:34, endln:1:38
    |vpiParent:
    \_Module: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiName:out1
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@func_width_scope_top.out1), line:12:12, endln:12:16
      |vpiParent:
      \_Port: (out1), line:1:34, endln:1:38
      |vpiFullName:work@func_width_scope_top.out1
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (out2), line:1:40, endln:1:44
    |vpiParent:
    \_Module: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiName:out2
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@func_width_scope_top.out2), line:12:12, endln:12:16
      |vpiParent:
      \_Port: (out2), line:1:40, endln:1:44
      |vpiFullName:work@func_width_scope_top.out2
      |vpiActual:
      \_LogicTypespec: 
  |vpiContAssign:
  \_ContAssign: , line:10:12, endln:10:22
    |vpiParent:
    \_Module: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiRhs:
    \_Constant: , line:10:17, endln:10:22
      |vpiParent:
      \_ContAssign: , line:10:12, endln:10:22
      |vpiDecompile:1'sb1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@func_width_scope_top.xc), line:10:12, endln:10:14
      |vpiParent:
      \_ContAssign: , line:10:12, endln:10:22
      |vpiName:xc
      |vpiFullName:work@func_width_scope_top.xc
      |vpiActual:
      \_LogicNet: (work@func_width_scope_top.xc), line:9:25, endln:9:27
  |vpiContAssign:
  \_ContAssign: , line:14:12, endln:14:27
    |vpiParent:
    \_Module: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiRhs:
    \_FuncCall: (func1), line:14:17, endln:14:27
      |vpiParent:
      \_ContAssign: , line:14:12, endln:14:27
      |vpiArgument:
      \_RefObj: (work@func_width_scope_top.inp), line:14:23, endln:14:26
        |vpiParent:
        \_FuncCall: (func1), line:14:17, endln:14:27
        |vpiName:inp
        |vpiFullName:work@func_width_scope_top.inp
        |vpiActual:
        \_LogicNet: (work@func_width_scope_top.inp), line:1:29, endln:1:32
      |vpiName:
      \_Identifier: (func1)
        |vpiParent:
        \_FuncCall: (func1), line:14:17, endln:14:27
        |vpiName:func1
      |vpiFunction:
      \_Function: (work@func_width_scope_top.func1), line:5:5, endln:8:16
    |vpiLhs:
    \_RefObj: (work@func_width_scope_top.xn), line:14:12, endln:14:14
      |vpiParent:
      \_ContAssign: , line:14:12, endln:14:27
      |vpiName:xn
      |vpiFullName:work@func_width_scope_top.xn
      |vpiActual:
      \_LogicNet: (work@func_width_scope_top.xn), line:13:24, endln:13:26
  |vpiContAssign:
  \_ContAssign: , line:15:12, endln:15:21
    |vpiParent:
    \_Module: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiRhs:
    \_RefObj: (work@func_width_scope_top.xn), line:15:19, endln:15:21
      |vpiParent:
      \_ContAssign: , line:15:12, endln:15:21
      |vpiName:xn
      |vpiFullName:work@func_width_scope_top.xn
      |vpiActual:
      \_LogicNet: (work@func_width_scope_top.xn), line:13:24, endln:13:26
    |vpiLhs:
    \_RefObj: (work@func_width_scope_top.out1), line:15:12, endln:15:16
      |vpiParent:
      \_ContAssign: , line:15:12, endln:15:21
      |vpiName:out1
      |vpiFullName:work@func_width_scope_top.out1
      |vpiActual:
      \_LogicNet: (work@func_width_scope_top.out1), line:1:34, endln:1:38
  |vpiContAssign:
  \_ContAssign: , line:16:12, endln:16:21
    |vpiParent:
    \_Module: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
    |vpiRhs:
    \_RefObj: (work@func_width_scope_top.xc), line:16:19, endln:16:21
      |vpiParent:
      \_ContAssign: , line:16:12, endln:16:21
      |vpiName:xc
      |vpiFullName:work@func_width_scope_top.xc
      |vpiActual:
      \_LogicNet: (work@func_width_scope_top.xc), line:9:25, endln:9:27
    |vpiLhs:
    \_RefObj: (work@func_width_scope_top.out2), line:16:12, endln:16:16
      |vpiParent:
      \_ContAssign: , line:16:12, endln:16:21
      |vpiName:out2
      |vpiFullName:work@func_width_scope_top.out2
      |vpiActual:
      \_LogicNet: (work@func_width_scope_top.out2), line:1:40, endln:1:44
|vpiTypedef:
\_ModuleTypespec: (func_width_scope_top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:func_width_scope_top
  |vpiModule:
  \_Module: work@func_width_scope_top (work@func_width_scope_top), file:${SURELOG_DIR}/tests/FuncReturnRange/dut.sv, line:1:1, endln:18:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 1
[   NOTE] : 0
