0.7
2020.2
Oct 14 2022
05:07:14
/home/sean/Downloads/git/ECE385_FP/VID_OE2/VID_OE2.tmp/frame_buffer_v1_0_project/frame_buffer_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v,1732091574,verilog,,/home/sean/Downloads/git/ECE385_FP/VID_OE2/VID_OE2.tmp/frame_buffer_v1_0_project/frame_buffer_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v,,encode,,uvm,../../../../../../../ip_repo/frame_buffer_1_0/src/clk_wiz_0_1,,,,,
/home/sean/Downloads/git/ECE385_FP/VID_OE2/VID_OE2.tmp/frame_buffer_v1_0_project/frame_buffer_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v,1732091574,verilog,,/home/sean/Downloads/git/ECE385_FP/VID_OE2/VID_OE2.tmp/frame_buffer_v1_0_project/frame_buffer_v1_0_project.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.v,,hdmi_tx_v1_0,,uvm,../../../../../../../ip_repo/frame_buffer_1_0/src/clk_wiz_0_1,,,,,
/home/sean/Downloads/git/ECE385_FP/VID_OE2/VID_OE2.tmp/frame_buffer_v1_0_project/frame_buffer_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v,1732091574,verilog,,/home/sean/Downloads/git/ECE385_FP/VID_OE2/VID_OE2.tmp/frame_buffer_v1_0_project/frame_buffer_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v,,serdes_10_to_1,,uvm,../../../../../../../ip_repo/frame_buffer_1_0/src/clk_wiz_0_1,,,,,
/home/sean/Downloads/git/ECE385_FP/VID_OE2/VID_OE2.tmp/frame_buffer_v1_0_project/frame_buffer_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v,1732091574,verilog,,/home/sean/Downloads/git/ECE385_FP/VID_OE2/VID_OE2.tmp/frame_buffer_v1_0_project/frame_buffer_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v,,srldelay,,uvm,../../../../../../../ip_repo/frame_buffer_1_0/src/clk_wiz_0_1,,,,,
/home/sean/Downloads/git/ECE385_FP/VID_OE2/VID_OE2.tmp/frame_buffer_v1_0_project/frame_buffer_v1_0_project.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.v,1732091574,verilog,,/home/sean/Downloads/git/ECE385_FP/ip_repo/frame_buffer_1_0/src/clk_wiz_0_1/clk_wiz_0_clk_wiz.v,,hdmi_tx_0,,uvm,../../../../../../../ip_repo/frame_buffer_1_0/src/clk_wiz_0_1,,,,,
/home/sean/Downloads/git/ECE385_FP/VID_OE2/VID_OE2.tmp/frame_buffer_v1_0_project/frame_buffer_v1_0_project.ip_user_files/ipstatic/hdl/axi_bram_ctrl_v4_1_rfs.vhd,1732090287,vhdl,,,,axi_bram_ctrl;axi_bram_ctrl_funcs;axi_bram_ctrl_top;axi_lite;axi_lite_if;checkbit_handler;checkbit_handler_64;correct_one_bit;correct_one_bit_64;ecc_gen;full_axi;lite_ecc_reg;parity;rd_chnl;sng_port_arb;srl_fifo;ua_narrow;wr_chnl;wrap_brst;wrap_brst_rd;xor18,,,,,,,,
/home/sean/Downloads/git/ECE385_FP/VID_OE2/VID_OE2.tmp/frame_buffer_v1_0_project/frame_buffer_v1_0_project.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v,1732090351,verilog,,/home/sean/Downloads/git/ECE385_FP/ip_repo/frame_buffer_1_0/src/vram_1/sim/vram.v,,STATE_LOGIC_v8_4;beh_vlog_ff_ce_clr_v8_4;beh_vlog_ff_clr_v8_4;beh_vlog_ff_pre_v8_4;beh_vlog_muxf7_v8_4;blk_mem_axi_read_wrapper_beh_v8_4;blk_mem_axi_regs_fwd_v8_4;blk_mem_axi_write_wrapper_beh_v8_4;blk_mem_gen_v8_4_5;blk_mem_gen_v8_4_5_mem_module;blk_mem_gen_v8_4_5_output_stage;blk_mem_gen_v8_4_5_softecc_output_reg_stage;read_netlist_v8_4;write_netlist_v8_4,,uvm,../../../../../../../ip_repo/frame_buffer_1_0/src/clk_wiz_0_1,,,,,
/home/sean/Downloads/git/ECE385_FP/VID_OE2/VID_OE2.tmp/frame_buffer_v1_0_project/frame_buffer_v1_0_project.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
/home/sean/Downloads/git/ECE385_FP/ip_repo/frame_buffer_1_0/src/VGA_controller.sv,1685750006,systemVerilog,,/home/sean/Downloads/git/ECE385_FP/ip_repo/frame_buffer_1_0/src/hdmi_text_controller_v1_0.sv,,vga_controller,,uvm,../../../../../../../ip_repo/frame_buffer_1_0/src/clk_wiz_0_1,,,,,
/home/sean/Downloads/git/ECE385_FP/ip_repo/frame_buffer_1_0/src/axi_bram_ctl_1/sim/axi_bram_ctl.vhd,1732091851,vhdl,,,,axi_bram_ctl,,,,,,,,
/home/sean/Downloads/git/ECE385_FP/ip_repo/frame_buffer_1_0/src/clk_wiz_0_1/clk_wiz_0.v,1732090097,verilog,,/home/sean/Downloads/git/ECE385_FP/ip_repo/frame_buffer_1_0/src/vram_1/sim/vram.v,,clk_wiz_0,,uvm,../../../../../../../ip_repo/frame_buffer_1_0/src/clk_wiz_0_1,,,,,
/home/sean/Downloads/git/ECE385_FP/ip_repo/frame_buffer_1_0/src/clk_wiz_0_1/clk_wiz_0_clk_wiz.v,1732091564,verilog,,/home/sean/Downloads/git/ECE385_FP/ip_repo/frame_buffer_1_0/src/clk_wiz_0_1/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,uvm,../../../../../../../ip_repo/frame_buffer_1_0/src/clk_wiz_0_1,,,,,
/home/sean/Downloads/git/ECE385_FP/ip_repo/frame_buffer_1_0/src/hdmi_text_controller_v1_0.sv,1732089288,systemVerilog,,/home/sean/Downloads/git/ECE385_FP/ip_repo/frame_buffer_1_0/src/hdmi_text_controller_v1_0_AXI.sv,,hdmi_text_controller_v1_0,,uvm,../../../../../../../ip_repo/frame_buffer_1_0/src/clk_wiz_0_1,,,,,
/home/sean/Downloads/git/ECE385_FP/ip_repo/frame_buffer_1_0/src/hdmi_text_controller_v1_0_AXI.sv,1732085977,systemVerilog,,/home/sean/Downloads/git/ECE385_FP/ip_repo/frame_buffer_1_0/src/hdmi_text_controller_v1_0_tb.sv,,hdmi_text_controller_v1_0_AXI,,uvm,../../../../../../../ip_repo/frame_buffer_1_0/src/clk_wiz_0_1,,,,,
/home/sean/Downloads/git/ECE385_FP/ip_repo/frame_buffer_1_0/src/hdmi_text_controller_v1_0_tb.sv,1732091900,systemVerilog,,,,hdmi_text_controller_tb,,uvm,../../../../../../../ip_repo/frame_buffer_1_0/src/clk_wiz_0_1,,,,,
/home/sean/Downloads/git/ECE385_FP/ip_repo/frame_buffer_1_0/src/vram_1/sim/vram.v,1732091472,verilog,,,,vram,,uvm,../../../../../../../ip_repo/frame_buffer_1_0/src/clk_wiz_0_1,,,,,
