# sv-uvm-labs
This project implements a simple hardware design using SystemVerilog and builds a verification environment based on the UVM architecture.
## Project List
### 1. [Adder](https://github.com/Ridost/sv-uvm-labs/tree/main/adder_tb)
