{
  "name": "core::<core_simd::vector::Simd<f32, N> as core_simd::simd::num::float::SimdFloat>::is_sign_negative",
  "span": "$library/core/src/../../portable-simd/crates/core_simd/src/simd/num/float.rs:346:13: 346:52",
  "mir": "fn core::<core_simd::vector::Simd<f32, N> as core_simd::simd::num::float::SimdFloat>::is_sign_negative(_1: core_simd::vector::Simd<f32, N>) -> core_simd::masks::Mask<i32, N> {\n    let mut _0: core_simd::masks::Mask<i32, N>;\n    let  _2: core_simd::vector::Simd<u32, N>;\n    let mut _3: core_simd::vector::Simd<u32, N>;\n    let mut _4: core_simd::vector::Simd<u32, N>;\n    let mut _5: u32;\n    let mut _6: u32;\n    let mut _7: u32;\n    let mut _8: u32;\n    let mut _9: bool;\n    let mut _10: (u32, bool);\n    let mut _11: core_simd::vector::Simd<u32, N>;\n    debug self => _1;\n    debug sign_bits => _2;\n    bb0: {\n        StorageLive(_3);\n        _3 = <core_simd::vector::Simd<f32, N> as core_simd::simd::num::float::SimdFloat>::to_bits(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_4);\n        StorageLive(_5);\n        StorageLive(_6);\n        StorageLive(_7);\n        _7 = Not(0_u32);\n        _8 = 1_i32 as u32;\n        _9 = Lt(move _8, 32_u32);\n        assert(move _9, \"attempt to shift right by `{}`, which would overflow\", 1_i32) -> [success: bb2, unwind unreachable];\n    }\n    bb2: {\n        _6 = Shr(move _7, 1_i32);\n        StorageDead(_7);\n        _10 = CheckedAdd(_6, 1_u32);\n        assert(!move (_10.1: bool), \"attempt to compute `{} + {}`, which would overflow\", move _6, 1_u32) -> [success: bb3, unwind unreachable];\n    }\n    bb3: {\n        _5 = move (_10.0: u32);\n        StorageDead(_6);\n        _4 = core_simd::vector::Simd::<u32, N>::splat(move _5) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_5);\n        _2 = <core_simd::vector::Simd<u32, N> as ops::bit::BitAnd>::bitand(move _3, move _4) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageDead(_4);\n        StorageDead(_3);\n        StorageLive(_11);\n        _11 = core_simd::vector::Simd::<u32, N>::splat(0_u32) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        _0 = <core_simd::vector::Simd<u32, N> as core_simd::simd::cmp::ord::SimdPartialOrd>::simd_gt(_2, move _11) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        StorageDead(_11);\n        return;\n    }\n}\n"
}