# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../pkgAndComponents/arrayPackage.vhd" \
"../../../../../threshold_mostFunctionalityInFSM_lessInternalSignals.vhd" \
"../../../../../testbench/threshold_TB.vhd" \

# Do not sort compile order
nosort
