Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Dec  3 14:02:41 2022
| Host         : DESKTOP-42NSTD8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab9_control_sets_placed.rpt
| Design       : lab9
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    69 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    13 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              22 |            6 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             126 |           40 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+----------------------------+------------------+----------------+--------------+
|  Clock Signal  |         Enable Signal        |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------+----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | cnt[59]_i_1_n_0              | found                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | cnt[43]_i_1_n_0              | found                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | cnt[67]_i_1_n_0              | found                      |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | cnt[11]_i_1_n_0              | found                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | cnt[51]_i_1_n_0              | found                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | cnt[83]_i_1_n_0              | found                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | cnt[19]_i_1_n_0              | found                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | cnt[91]_i_1_n_0              | found                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | cnt[75]_i_1_n_0              | found                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | cnt[27]_i_1_n_0              | found                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | cnt[35]_i_1_n_0              | found                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | lcd0/icode                   |                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | lcd0/tcode[3]_i_1_n_0        |                            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                              |                            |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | lcd0/lcd_initialized_reg_n_0 | lcd0/init_e_i_1_n_0        |                5 |              7 |         1.40 |
|  clk_IBUF_BUFG | p_1_in0                      | found                      |                7 |             18 |         2.57 |
|  clk_IBUF_BUFG |                              | btn_db2/clear              |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG | lcd0/lcd_initialized_reg_n_0 | lcd0/text_count[0]_i_1_n_0 |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG | lcd0/init_e_i_2_n_0          | lcd0/init_e_i_1_n_0        |                9 |             32 |         3.56 |
+----------------+------------------------------+----------------------------+------------------+----------------+--------------+


