$date
	Sat Oct 24 00:39:06 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! OUT [3:0] $end
$var wire 8 " DATO [7:0] $end
$var wire 12 # CB [11:0] $end
$var reg 4 $ A [3:0] $end
$var reg 12 % Addres [11:0] $end
$var reg 4 & B [3:0] $end
$var reg 12 ' LOAD [11:0] $end
$var reg 3 ( SEL [2:0] $end
$var reg 1 ) clk $end
$var reg 1 * enable $end
$var reg 1 + loads $end
$var reg 1 , reset1 $end
$scope module U1 $end
$var wire 12 - LOAD [11:0] $end
$var wire 1 ) clk $end
$var wire 1 * enable $end
$var wire 1 + loads $end
$var wire 1 , reset $end
$var reg 12 . CB [11:0] $end
$upscope $end
$scope module U2 $end
$var wire 12 / Addres [11:0] $end
$var wire 8 0 DATO [7:0] $end
$upscope $end
$scope module U3 $end
$var wire 4 1 A [3:0] $end
$var wire 4 2 B [3:0] $end
$var wire 3 3 SEL [2:0] $end
$var reg 4 4 Sal [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
b0 .
b0 -
1,
0+
x*
1)
bx (
b0 '
bx &
bx %
bx $
b0 #
bx "
bx !
$end
#1
0)
#2
b1 #
b1 .
1)
0,
1*
#3
0)
#4
b10 #
b10 .
1)
#5
0)
#6
b11 #
b11 .
1)
#7
0)
0*
#8
1)
#9
0)
#10
b101010101010 #
b101010101010 .
1)
b101010101010 '
b101010101010 -
1+
#11
0)
#12
1)
1*
#13
0)
#14
1)
#15
0)
#16
b101010101011 #
b101010101011 .
1)
0+
#17
0)
#18
b101010101100 #
b101010101100 .
1)
#19
0)
#20
b101010100000 #
b101010100000 .
1)
b101010100000 '
b101010100000 -
1+
#21
0)
#22
1)
#23
0)
#24
b101010100001 #
b101010100001 .
1)
0+
#25
0)
#26
1)
0*
#27
b0 #
b0 .
0)
1,
#28
1)
#29
0)
#30
1)
b10100000 "
b10100000 0
b0 %
b0 /
#31
0)
b11110001 "
b11110001 0
b1 %
b1 /
#32
1)
b11110 "
b11110 0
b10 %
b10 /
#33
0)
b10001010 "
b10001010 0
b11 %
b11 /
#34
1)
b1000001 "
b1000001 0
b100 %
b100 /
#35
0)
b1 "
b1 0
b111 %
b111 /
#36
1)
b10001111 "
b10001111 0
b1010 %
b1010 /
#37
0)
b11110001 "
b11110001 0
b1 %
b1 /
#38
1)
b11111111 "
b11111111 0
b1000 %
b1000 /
#39
0)
b11000100 "
b11000100 0
b10000 %
b10000 /
#40
1)
b11100000 "
b11100000 0
b1101 %
b1101 /
#41
b10 !
b10 4
0)
b0 (
b0 3
b11 &
b11 2
b1010 $
b1010 1
#42
b1011 !
b1011 4
1)
b1 (
b1 3
#43
b1101 !
b1101 4
0)
b10 (
b10 3
#44
1)
#45
0)
b11 (
b11 3
#46
b1000 !
b1000 4
1)
b100 (
b100 3
#47
b1110 !
b1110 4
0)
b101 (
b101 3
#48
b111 !
b111 4
1)
b110 (
b110 3
#49
b0 !
b0 4
0)
b111 (
b111 3
#50
b1 !
b1 4
1)
b10 $
b10 1
#51
0)
#52
1)
