Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jun  5 21:28:36 2021
| Host         : DESKTOP-R24E2UI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top10_2_1_together_timing_summary_routed.rpt -pb top10_2_1_together_timing_summary_routed.pb -rpx top10_2_1_together_timing_summary_routed.rpx -warn_on_violation
| Design       : top10_2_1_together
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (435)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (161)
5. checking no_input_delay (3)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (435)
--------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: U_CAL/U_CAL_NEW/first_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_CAL/U_CAL_NEW/first_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_CAL/U_CAL_NEW/first_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_CAL/U_CAL_NEW/first_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_CAL/U_CAL_NEW/first_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_CAL/U_CAL_NEW/first_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_CAL/U_CAL_NEW/first_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_CAL/U_CAL_NEW/first_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_CAL/U_CAL_NEW/first_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_CAL/U_CAL_NEW/first_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_CAL/U_CAL_NEW/first_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_CAL/U_CAL_NEW/first_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_CAL/U_CAL_NEW/first_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_CAL/U_CAL_NEW/first_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_CAL/U_CAL_NEW/second_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_CAL/U_CAL_NEW/second_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_CAL/U_CAL_NEW/second_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_CAL/U_CAL_NEW/second_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_CAL/U_CAL_NEW/second_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_CAL/U_CAL_NEW/second_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_CAL/U_CAL_NEW/second_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_CAL/U_CAL_NEW/second_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_CAL/U_CAL_NEW/second_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_CAL/U_CAL_NEW/second_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_CAL/U_CAL_NEW/second_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_CAL/U_CAL_NEW/second_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_CAL/U_CAL_NEW/second_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_CAL/U_CAL_NEW/second_reg[9]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: U_CAL/U_FSM_NEW/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: U_CAL/U_FSM_NEW/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: U_CAL/U_IDENT/is_number_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: U_OP0/out_pulse_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (161)
--------------------------------------------------
 There are 161 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.970        0.000                      0                 1246        0.146        0.000                      0                 1246        4.020        0.000                       0                   704  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.970        0.000                      0                 1246        0.146        0.000                      0                 1246        4.020        0.000                       0                   704  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.970ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.970ns  (required time - arrival time)
  Source:                 U_CAL/U_CAL_NEW/first_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CAL/U_CAL_NEW/result_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 4.483ns (64.845%)  route 2.430ns (35.155%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         1.636     5.157    U_CAL/U_CAL_NEW/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  U_CAL/U_CAL_NEW/first_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.518     5.675 r  U_CAL/U_CAL_NEW/first_reg[4]/Q
                         net (fo=14, routed)          1.274     6.949    U_CAL/U_CAL_NEW/A[4]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[4]_P[12])
                                                      3.841    10.790 r  U_CAL/U_CAL_NEW/result_tmp0/P[12]
                         net (fo=1, routed)           1.156    11.947    U_CAL/U_CAL_NEW/result_tmp0_n_93
    SLICE_X9Y12          LUT5 (Prop_lut5_I0_O)        0.124    12.071 r  U_CAL/U_CAL_NEW/result[12]_i_1/O
                         net (fo=1, routed)           0.000    12.071    U_CAL/U_CAL_NEW/result_tmp[12]
    SLICE_X9Y12          FDCE                                         r  U_CAL/U_CAL_NEW/result_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         1.446    14.787    U_CAL/U_CAL_NEW/clk_IBUF_BUFG
    SLICE_X9Y12          FDCE                                         r  U_CAL/U_CAL_NEW/result_reg[12]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X9Y12          FDCE (Setup_fdce_C_D)        0.029    15.041    U_CAL/U_CAL_NEW/result_reg[12]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -12.071    
  -------------------------------------------------------------------
                         slack                                  2.970    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 U_CAL/U_CAL_NEW/first_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CAL/U_CAL_NEW/result_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 4.483ns (64.986%)  route 2.415ns (35.014%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         1.636     5.157    U_CAL/U_CAL_NEW/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  U_CAL/U_CAL_NEW/first_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.518     5.675 r  U_CAL/U_CAL_NEW/first_reg[4]/Q
                         net (fo=14, routed)          1.274     6.949    U_CAL/U_CAL_NEW/A[4]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[4]_P[10])
                                                      3.841    10.790 r  U_CAL/U_CAL_NEW/result_tmp0/P[10]
                         net (fo=1, routed)           1.141    11.932    U_CAL/U_CAL_NEW/result_tmp0_n_95
    SLICE_X9Y11          LUT5 (Prop_lut5_I0_O)        0.124    12.056 r  U_CAL/U_CAL_NEW/result[10]_i_1/O
                         net (fo=1, routed)           0.000    12.056    U_CAL/U_CAL_NEW/result_tmp[10]
    SLICE_X9Y11          FDCE                                         r  U_CAL/U_CAL_NEW/result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         1.447    14.788    U_CAL/U_CAL_NEW/clk_IBUF_BUFG
    SLICE_X9Y11          FDCE                                         r  U_CAL/U_CAL_NEW/result_reg[10]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X9Y11          FDCE (Setup_fdce_C_D)        0.029    15.042    U_CAL/U_CAL_NEW/result_reg[10]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -12.056    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             3.142ns  (required time - arrival time)
  Source:                 U_CAL/U_CAL_NEW/first_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CAL/U_CAL_NEW/result_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.744ns  (logic 4.483ns (66.469%)  route 2.261ns (33.531%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         1.636     5.157    U_CAL/U_CAL_NEW/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  U_CAL/U_CAL_NEW/first_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.518     5.675 r  U_CAL/U_CAL_NEW/first_reg[4]/Q
                         net (fo=14, routed)          1.274     6.949    U_CAL/U_CAL_NEW/A[4]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[4]_P[8])
                                                      3.841    10.790 r  U_CAL/U_CAL_NEW/result_tmp0/P[8]
                         net (fo=1, routed)           0.987    11.778    U_CAL/U_CAL_NEW/result_tmp0_n_97
    SLICE_X9Y11          LUT5 (Prop_lut5_I0_O)        0.124    11.902 r  U_CAL/U_CAL_NEW/result[8]_i_1/O
                         net (fo=1, routed)           0.000    11.902    U_CAL/U_CAL_NEW/result_tmp[8]
    SLICE_X9Y11          FDCE                                         r  U_CAL/U_CAL_NEW/result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         1.447    14.788    U_CAL/U_CAL_NEW/clk_IBUF_BUFG
    SLICE_X9Y11          FDCE                                         r  U_CAL/U_CAL_NEW/result_reg[8]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X9Y11          FDCE (Setup_fdce_C_D)        0.031    15.044    U_CAL/U_CAL_NEW/result_reg[8]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -11.902    
  -------------------------------------------------------------------
                         slack                                  3.142    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 U_CAL/U_CAL_NEW/first_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CAL/U_CAL_NEW/result_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.770ns  (logic 4.483ns (66.219%)  route 2.287ns (33.781%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         1.636     5.157    U_CAL/U_CAL_NEW/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  U_CAL/U_CAL_NEW/first_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.518     5.675 r  U_CAL/U_CAL_NEW/first_reg[4]/Q
                         net (fo=14, routed)          1.274     6.949    U_CAL/U_CAL_NEW/A[4]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[4]_P[1])
                                                      3.841    10.790 r  U_CAL/U_CAL_NEW/result_tmp0/P[1]
                         net (fo=1, routed)           1.013    11.803    U_CAL/U_CAL_NEW/result_tmp0_n_104
    SLICE_X12Y9          LUT5 (Prop_lut5_I0_O)        0.124    11.927 r  U_CAL/U_CAL_NEW/result[1]_i_1/O
                         net (fo=1, routed)           0.000    11.927    U_CAL/U_CAL_NEW/result_tmp[1]
    SLICE_X12Y9          FDCE                                         r  U_CAL/U_CAL_NEW/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         1.448    14.789    U_CAL/U_CAL_NEW/clk_IBUF_BUFG
    SLICE_X12Y9          FDCE                                         r  U_CAL/U_CAL_NEW/result_reg[1]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X12Y9          FDCE (Setup_fdce_C_D)        0.077    15.091    U_CAL/U_CAL_NEW/result_reg[1]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -11.927    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.165ns  (required time - arrival time)
  Source:                 U_CAL/U_CAL_NEW/first_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CAL/U_CAL_NEW/result_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.773ns  (logic 4.483ns (66.193%)  route 2.290ns (33.807%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         1.636     5.157    U_CAL/U_CAL_NEW/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  U_CAL/U_CAL_NEW/first_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.518     5.675 r  U_CAL/U_CAL_NEW/first_reg[4]/Q
                         net (fo=14, routed)          1.274     6.949    U_CAL/U_CAL_NEW/A[4]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[4]_P[4])
                                                      3.841    10.790 r  U_CAL/U_CAL_NEW/result_tmp0/P[4]
                         net (fo=1, routed)           1.016    11.806    U_CAL/U_CAL_NEW/result_tmp0_n_101
    SLICE_X12Y10         LUT5 (Prop_lut5_I0_O)        0.124    11.930 r  U_CAL/U_CAL_NEW/result[4]_i_1/O
                         net (fo=1, routed)           0.000    11.930    U_CAL/U_CAL_NEW/result_tmp[4]
    SLICE_X12Y10         FDCE                                         r  U_CAL/U_CAL_NEW/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         1.448    14.789    U_CAL/U_CAL_NEW/clk_IBUF_BUFG
    SLICE_X12Y10         FDCE                                         r  U_CAL/U_CAL_NEW/result_reg[4]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X12Y10         FDCE (Setup_fdce_C_D)        0.081    15.095    U_CAL/U_CAL_NEW/result_reg[4]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -11.930    
  -------------------------------------------------------------------
                         slack                                  3.165    

Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 U_CAL/U_CAL_NEW/first_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CAL/U_CAL_NEW/result_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.746ns  (logic 4.483ns (66.451%)  route 2.263ns (33.549%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         1.636     5.157    U_CAL/U_CAL_NEW/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  U_CAL/U_CAL_NEW/first_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.518     5.675 r  U_CAL/U_CAL_NEW/first_reg[4]/Q
                         net (fo=14, routed)          1.274     6.949    U_CAL/U_CAL_NEW/A[4]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[4]_P[11])
                                                      3.841    10.790 r  U_CAL/U_CAL_NEW/result_tmp0/P[11]
                         net (fo=1, routed)           0.989    11.780    U_CAL/U_CAL_NEW/result_tmp0_n_94
    SLICE_X10Y12         LUT5 (Prop_lut5_I0_O)        0.124    11.904 r  U_CAL/U_CAL_NEW/result[11]_i_1/O
                         net (fo=1, routed)           0.000    11.904    U_CAL/U_CAL_NEW/result_tmp[11]
    SLICE_X10Y12         FDCE                                         r  U_CAL/U_CAL_NEW/result_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         1.447    14.788    U_CAL/U_CAL_NEW/clk_IBUF_BUFG
    SLICE_X10Y12         FDCE                                         r  U_CAL/U_CAL_NEW/result_reg[11]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X10Y12         FDCE (Setup_fdce_C_D)        0.077    15.090    U_CAL/U_CAL_NEW/result_reg[11]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -11.904    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.187ns  (required time - arrival time)
  Source:                 U_CAL/U_CAL_NEW/first_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CAL/U_CAL_NEW/result_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.746ns  (logic 4.483ns (66.451%)  route 2.263ns (33.549%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         1.636     5.157    U_CAL/U_CAL_NEW/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  U_CAL/U_CAL_NEW/first_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.518     5.675 r  U_CAL/U_CAL_NEW/first_reg[4]/Q
                         net (fo=14, routed)          1.274     6.949    U_CAL/U_CAL_NEW/A[4]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[4]_P[7])
                                                      3.841    10.790 r  U_CAL/U_CAL_NEW/result_tmp0/P[7]
                         net (fo=1, routed)           0.989    11.780    U_CAL/U_CAL_NEW/result_tmp0_n_98
    SLICE_X10Y11         LUT5 (Prop_lut5_I0_O)        0.124    11.904 r  U_CAL/U_CAL_NEW/result[7]_i_1/O
                         net (fo=1, routed)           0.000    11.904    U_CAL/U_CAL_NEW/result_tmp[7]
    SLICE_X10Y11         FDCE                                         r  U_CAL/U_CAL_NEW/result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         1.448    14.789    U_CAL/U_CAL_NEW/clk_IBUF_BUFG
    SLICE_X10Y11         FDCE                                         r  U_CAL/U_CAL_NEW/result_reg[7]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X10Y11         FDCE (Setup_fdce_C_D)        0.077    15.091    U_CAL/U_CAL_NEW/result_reg[7]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -11.904    
  -------------------------------------------------------------------
                         slack                                  3.187    

Slack (MET) :             3.199ns  (required time - arrival time)
  Source:                 U_CAL/U_CAL_NEW/first_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CAL/U_CAL_NEW/result_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.737ns  (logic 4.483ns (66.540%)  route 2.254ns (33.460%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         1.636     5.157    U_CAL/U_CAL_NEW/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  U_CAL/U_CAL_NEW/first_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.518     5.675 r  U_CAL/U_CAL_NEW/first_reg[4]/Q
                         net (fo=14, routed)          1.274     6.949    U_CAL/U_CAL_NEW/A[4]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[4]_P[9])
                                                      3.841    10.790 r  U_CAL/U_CAL_NEW/result_tmp0/P[9]
                         net (fo=1, routed)           0.980    11.771    U_CAL/U_CAL_NEW/result_tmp0_n_96
    SLICE_X10Y12         LUT5 (Prop_lut5_I0_O)        0.124    11.895 r  U_CAL/U_CAL_NEW/result[9]_i_1/O
                         net (fo=1, routed)           0.000    11.895    U_CAL/U_CAL_NEW/result_tmp[9]
    SLICE_X10Y12         FDCE                                         r  U_CAL/U_CAL_NEW/result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         1.447    14.788    U_CAL/U_CAL_NEW/clk_IBUF_BUFG
    SLICE_X10Y12         FDCE                                         r  U_CAL/U_CAL_NEW/result_reg[9]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X10Y12         FDCE (Setup_fdce_C_D)        0.081    15.094    U_CAL/U_CAL_NEW/result_reg[9]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -11.895    
  -------------------------------------------------------------------
                         slack                                  3.199    

Slack (MET) :             3.205ns  (required time - arrival time)
  Source:                 U_CAL/U_CAL_NEW/first_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CAL/U_CAL_NEW/result_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.680ns  (logic 4.483ns (67.107%)  route 2.197ns (32.893%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         1.636     5.157    U_CAL/U_CAL_NEW/clk_IBUF_BUFG
    SLICE_X2Y9           FDCE                                         r  U_CAL/U_CAL_NEW/first_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.518     5.675 r  U_CAL/U_CAL_NEW/first_reg[4]/Q
                         net (fo=14, routed)          1.274     6.949    U_CAL/U_CAL_NEW/A[4]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[4]_P[5])
                                                      3.841    10.790 r  U_CAL/U_CAL_NEW/result_tmp0/P[5]
                         net (fo=1, routed)           0.923    11.714    U_CAL/U_CAL_NEW/result_tmp0_n_100
    SLICE_X9Y10          LUT5 (Prop_lut5_I0_O)        0.124    11.838 r  U_CAL/U_CAL_NEW/result[5]_i_1/O
                         net (fo=1, routed)           0.000    11.838    U_CAL/U_CAL_NEW/result_tmp[5]
    SLICE_X9Y10          FDCE                                         r  U_CAL/U_CAL_NEW/result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         1.448    14.789    U_CAL/U_CAL_NEW/clk_IBUF_BUFG
    SLICE_X9Y10          FDCE                                         r  U_CAL/U_CAL_NEW/result_reg[5]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X9Y10          FDCE (Setup_fdce_C_D)        0.029    15.043    U_CAL/U_CAL_NEW/result_reg[5]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -11.838    
  -------------------------------------------------------------------
                         slack                                  3.205    

Slack (MET) :             3.249ns  (required time - arrival time)
  Source:                 U_KD/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OP0/out_pulse_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.764ns  (logic 1.893ns (27.985%)  route 4.871ns (72.015%))
  Logic Levels:           7  (LUT2=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         1.620     5.141    U_KD/clk_IBUF_BUFG
    SLICE_X2Y26          FDCE                                         r  U_KD/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.518     5.659 r  U_KD/key_reg[1]/Q
                         net (fo=172, routed)         2.108     7.767    U_KD/last_change[1]
    SLICE_X14Y20         LUT6 (Prop_lut6_I2_O)        0.124     7.891 r  U_KD/in_trig_delay_i_177/O
                         net (fo=1, routed)           0.000     7.891    U_KD/in_trig_delay_i_177_n_0
    SLICE_X14Y20         MUXF7 (Prop_muxf7_I1_O)      0.214     8.105 r  U_KD/in_trig_delay_reg_i_79/O
                         net (fo=1, routed)           0.000     8.105    U_KD/in_trig_delay_reg_i_79_n_0
    SLICE_X14Y20         MUXF8 (Prop_muxf8_I1_O)      0.088     8.193 r  U_KD/in_trig_delay_reg_i_30/O
                         net (fo=1, routed)           0.897     9.090    U_KD/in_trig_delay_reg_i_30_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.319     9.409 r  U_KD/in_trig_delay_i_10/O
                         net (fo=1, routed)           0.000     9.409    U_KD/in_trig_delay_i_10_n_0
    SLICE_X10Y20         MUXF7 (Prop_muxf7_I0_O)      0.209     9.618 r  U_KD/in_trig_delay_reg_i_4/O
                         net (fo=1, routed)           0.802    10.420    U_KD/in_trig_delay_reg_i_4_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I3_O)        0.297    10.717 r  U_KD/in_trig_delay_i_1/O
                         net (fo=4, routed)           1.065    11.782    U_KD/in_trig0
    SLICE_X6Y13          LUT2 (Prop_lut2_I0_O)        0.124    11.906 r  U_KD/out_pulse_i_1/O
                         net (fo=1, routed)           0.000    11.906    U_OP0/out_pulse_next
    SLICE_X6Y13          FDCE                                         r  U_OP0/out_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         1.512    14.853    U_OP0/clk_IBUF_BUFG
    SLICE_X6Y13          FDCE                                         r  U_OP0/out_pulse_reg/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X6Y13          FDCE (Setup_fdce_C_D)        0.077    15.155    U_OP0/out_pulse_reg
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -11.906    
  -------------------------------------------------------------------
                         slack                                  3.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 U_KD/inst/Ps2Interface_i/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_KD/inst/key_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.730%)  route 0.103ns (42.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         0.585     1.468    U_KD/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  U_KD/inst/Ps2Interface_i/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_KD/inst/Ps2Interface_i/rx_data_reg[0]/Q
                         net (fo=3, routed)           0.103     1.712    U_KD/inst/rx_data[0]
    SLICE_X2Y27          FDCE                                         r  U_KD/inst/key_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         0.853     1.980    U_KD/inst/clk_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  U_KD/inst/key_in_reg[0]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X2Y27          FDCE (Hold_fdce_C_D)         0.085     1.566    U_KD/inst/key_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 U_KD/inst/is_extend_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_KD/been_extend_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.490%)  route 0.071ns (27.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         0.581     1.464    U_KD/inst/clk_IBUF_BUFG
    SLICE_X5Y26          FDCE                                         r  U_KD/inst/is_extend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  U_KD/inst/is_extend_reg/Q
                         net (fo=2, routed)           0.071     1.676    U_KD/inst/is_extend
    SLICE_X4Y26          LUT6 (Prop_lut6_I4_O)        0.045     1.721 r  U_KD/inst/been_extend_i_1/O
                         net (fo=1, routed)           0.000     1.721    U_KD/inst_n_13
    SLICE_X4Y26          FDCE                                         r  U_KD/been_extend_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         0.849     1.976    U_KD/clk_IBUF_BUFG
    SLICE_X4Y26          FDCE                                         r  U_KD/been_extend_reg/C
                         clock pessimism             -0.499     1.477    
    SLICE_X4Y26          FDCE (Hold_fdce_C_D)         0.092     1.569    U_KD/been_extend_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 U_KD/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_KD/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.834%)  route 0.073ns (28.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         0.584     1.467    U_KD/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X4Y29          FDCE                                         r  U_KD/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_KD/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.073     1.681    U_KD/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[5]
    SLICE_X5Y29          LUT6 (Prop_lut6_I2_O)        0.045     1.726 r  U_KD/inst/Ps2Interface_i/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.726    U_KD/inst/Ps2Interface_i/FSM_onehot_state[1]_i_1_n_0
    SLICE_X5Y29          FDPE                                         r  U_KD/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         0.853     1.980    U_KD/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X5Y29          FDPE                                         r  U_KD/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.500     1.480    
    SLICE_X5Y29          FDPE (Hold_fdpe_C_D)         0.092     1.572    U_KD/inst/Ps2Interface_i/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 U_KD/inst/key_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_KD/key_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         0.583     1.466    U_KD/inst/clk_IBUF_BUFG
    SLICE_X3Y26          FDCE                                         r  U_KD/inst/key_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_KD/inst/key_in_reg[1]/Q
                         net (fo=2, routed)           0.102     1.709    U_KD/inst/key_in[1]
    SLICE_X2Y26          LUT2 (Prop_lut2_I1_O)        0.045     1.754 r  U_KD/inst/key[1]_i_1/O
                         net (fo=1, routed)           0.000     1.754    U_KD/key0_in[1]
    SLICE_X2Y26          FDCE                                         r  U_KD/key_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         0.851     1.978    U_KD/clk_IBUF_BUFG
    SLICE_X2Y26          FDCE                                         r  U_KD/key_reg[1]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X2Y26          FDCE (Hold_fdce_C_D)         0.121     1.600    U_KD/key_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 U_KD/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_KD/inst/Ps2Interface_i/ps2_data_en_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.940%)  route 0.076ns (29.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         0.585     1.468    U_KD/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X4Y30          FDCE                                         r  U_KD/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDCE (Prop_fdce_C_Q)         0.141     1.609 f  U_KD/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/Q
                         net (fo=3, routed)           0.076     1.685    U_KD/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[14]
    SLICE_X5Y30          LUT6 (Prop_lut6_I3_O)        0.045     1.730 r  U_KD/inst/Ps2Interface_i/ps2_data_en_inv_i_1/O
                         net (fo=1, routed)           0.000     1.730    U_KD/inst/Ps2Interface_i/ps2_data_en_next
    SLICE_X5Y30          FDPE                                         r  U_KD/inst/Ps2Interface_i/ps2_data_en_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         0.854     1.981    U_KD/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X5Y30          FDPE                                         r  U_KD/inst/Ps2Interface_i/ps2_data_en_reg_inv/C
                         clock pessimism             -0.500     1.481    
    SLICE_X5Y30          FDPE (Hold_fdpe_C_D)         0.092     1.573    U_KD/inst/Ps2Interface_i/ps2_data_en_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U_KD/inst/Ps2Interface_i/frame_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_KD/inst/Ps2Interface_i/rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.364%)  route 0.128ns (47.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         0.583     1.466    U_KD/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X4Y27          FDCE                                         r  U_KD/inst/Ps2Interface_i/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_KD/inst/Ps2Interface_i/frame_reg[4]/Q
                         net (fo=3, routed)           0.128     1.735    U_KD/inst/Ps2Interface_i/p_0_in[3]
    SLICE_X3Y27          FDCE                                         r  U_KD/inst/Ps2Interface_i/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         0.853     1.980    U_KD/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  U_KD/inst/Ps2Interface_i/rx_data_reg[3]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X3Y27          FDCE (Hold_fdce_C_D)         0.047     1.549    U_KD/inst/Ps2Interface_i/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 U_KD/inst/Ps2Interface_i/data_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_KD/inst/Ps2Interface_i/data_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.802%)  route 0.141ns (43.198%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         0.588     1.471    U_KD/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X1Y31          FDCE                                         r  U_KD/inst/Ps2Interface_i/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_KD/inst/Ps2Interface_i/data_count_reg[3]/Q
                         net (fo=5, routed)           0.141     1.754    U_KD/inst/Ps2Interface_i/data_count[3]
    SLICE_X2Y31          LUT6 (Prop_lut6_I1_O)        0.045     1.799 r  U_KD/inst/Ps2Interface_i/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.799    U_KD/inst/Ps2Interface_i/data_count[0]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  U_KD/inst/Ps2Interface_i/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         0.857     1.984    U_KD/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  U_KD/inst/Ps2Interface_i/data_count_reg[0]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.120     1.605    U_KD/inst/Ps2Interface_i/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 U_KD/inst/Ps2Interface_i/rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_KD/inst/key_in_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         0.585     1.468    U_KD/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  U_KD/inst/Ps2Interface_i/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_KD/inst/Ps2Interface_i/rx_data_reg[2]/Q
                         net (fo=3, routed)           0.150     1.759    U_KD/inst/rx_data[2]
    SLICE_X2Y27          FDCE                                         r  U_KD/inst/key_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         0.853     1.980    U_KD/inst/clk_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  U_KD/inst/key_in_reg[2]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X2Y27          FDCE (Hold_fdce_C_D)         0.083     1.564    U_KD/inst/key_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 U_KD/inst/Ps2Interface_i/data_inter_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_KD/inst/Ps2Interface_i/data_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.183%)  route 0.145ns (43.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         0.588     1.471    U_KD/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X0Y31          FDPE                                         r  U_KD/inst/Ps2Interface_i/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDPE (Prop_fdpe_C_Q)         0.141     1.612 r  U_KD/inst/Ps2Interface_i/data_inter_reg/Q
                         net (fo=6, routed)           0.145     1.757    U_KD/inst/Ps2Interface_i/data_inter
    SLICE_X2Y31          LUT6 (Prop_lut6_I5_O)        0.045     1.802 r  U_KD/inst/Ps2Interface_i/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.802    U_KD/inst/Ps2Interface_i/data_count[1]_i_1_n_0
    SLICE_X2Y31          FDCE                                         r  U_KD/inst/Ps2Interface_i/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         0.857     1.984    U_KD/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  U_KD/inst/Ps2Interface_i/data_count_reg[1]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.121     1.606    U_KD/inst/Ps2Interface_i/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 U_KD/inst/Ps2Interface_i/data_inter_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_KD/inst/Ps2Interface_i/ps2_data_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.183%)  route 0.145ns (43.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         0.588     1.471    U_KD/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X0Y31          FDPE                                         r  U_KD/inst/Ps2Interface_i/data_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDPE (Prop_fdpe_C_Q)         0.141     1.612 r  U_KD/inst/Ps2Interface_i/data_inter_reg/Q
                         net (fo=6, routed)           0.145     1.757    U_KD/inst/Ps2Interface_i/data_inter
    SLICE_X2Y31          LUT6 (Prop_lut6_I4_O)        0.045     1.802 r  U_KD/inst/Ps2Interface_i/ps2_data_s_i_1/O
                         net (fo=1, routed)           0.000     1.802    U_KD/inst/Ps2Interface_i/ps2_data_s_i_1_n_0
    SLICE_X2Y31          FDPE                                         r  U_KD/inst/Ps2Interface_i/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=703, routed)         0.857     1.984    U_KD/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X2Y31          FDPE                                         r  U_KD/inst/Ps2Interface_i/ps2_data_s_reg/C
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y31          FDPE (Hold_fdpe_C_D)         0.121     1.606    U_KD/inst/Ps2Interface_i/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y11    U_CAL/U_CAL_NEW/second_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y12    U_CAL/U_CAL_NEW/second_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y12    U_CAL/U_CAL_NEW/second_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y11    U_CAL/U_CAL_NEW/second_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y10    U_CAL/U_CAL_NEW/second_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y11    U_CAL/U_CAL_NEW/second_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y10    U_CAL/U_CAL_NEW/second_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y10    U_CAL/U_CAL_NEW/second_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y10    U_CAL/U_CAL_NEW/second_reg[4]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y1     bit_addr_delay2_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y1     bit_addr_delay2_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y1     bit_addr_delay2_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y1     bit_addr_delay2_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y1     bit_addr_delay2_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y1     bit_addr_delay2_reg[2]_srl2/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_wiz_0_inst/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_wiz_0_inst/num_reg[1]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X9Y14    U_KD/key_down_reg[208]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X8Y13    U_KD/key_down_reg[212]/C
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y1     bit_addr_delay2_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y1     bit_addr_delay2_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y1     bit_addr_delay2_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y1     bit_addr_delay2_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y1     bit_addr_delay2_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y1     bit_addr_delay2_reg[2]_srl2/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X0Y17    U_KD/key_down_reg[119]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X2Y22    U_KD/key_down_reg[11]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X3Y17    U_KD/key_down_reg[120]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X0Y17    U_KD/key_down_reg[121]/C



