DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "work"
unitName "busdef"
)
]
instances [
(Instance
name "U_0"
duLibraryName "axi_mst_sbus_bridge"
duName "register_array_resetval"
elements [
(GiElement
name "addr_width_g"
type "integer"
value "16"
e "--width of address"
)
(GiElement
name "data_width_g"
type "integer"
value "32"
e "--width of data"
)
(GiElement
name "addr_base_g"
type "std_logic_vector"
value "X\"0000\""
)
(GiElement
name "addr_range_g"
type "std_logic_vector"
value "X\"0010\""
)
(GiElement
name "nregs_g"
type "integer"
value "16"
e "--number of registers"
)
]
mwi 0
uid 39434,0
)
(Instance
name "U_3"
duLibraryName "axi_mst_sbus_bridge"
duName "cnt_modulus"
elements [
(GiElement
name "n_dout_g"
type "integer"
value "log2(C_CORE_CLOCK_FREQ/1000)"
)
(GiElement
name "module_g"
type "integer"
value "C_CORE_CLOCK_FREQ/1000"
)
]
mwi 0
uid 39465,0
)
(Instance
name "U_4"
duLibraryName "axi_mst_sbus_bridge"
duName "cnt_modulus"
elements [
(GiElement
name "n_dout_g"
type "integer"
value "32"
)
(GiElement
name "module_g"
type "integer"
value "2**30"
)
]
mwi 0
uid 39496,0
)
(Instance
name "U_8"
duLibraryName "axi_mst_sbus_bridge"
duName "cnt_modulus_c"
elements [
(GiElement
name "width_g"
type "integer"
value "32"
)
]
mwi 0
uid 39597,0
)
(Instance
name "U_9"
duLibraryName "axi_mst_sbus_bridge"
duName "cnt_modulus_c"
elements [
(GiElement
name "width_g"
type "integer"
value "32"
)
]
mwi 0
uid 39632,0
)
(Instance
name "U_10"
duLibraryName "axi_mst_sbus_bridge"
duName "cnt_modulus_c"
elements [
(GiElement
name "width_g"
type "integer"
value "32"
)
]
mwi 0
uid 41869,0
)
(Instance
name "U_1"
duLibraryName "axi_mst_sbus_bridge"
duName "axi_xfer_ctrl"
elements [
]
mwi 0
uid 42310,0
)
(Instance
name "U_6"
duLibraryName "axi_mst_sbus_bridge"
duName "fifo_stream_ctrl"
elements [
]
mwi 0
uid 44809,0
)
(Instance
name "U_2_dist"
duLibraryName "axi_mst_sbus_bridge"
duName "fifo_distram"
elements [
(GiElement
name "awidth_g"
type "integer"
value "9"
)
(GiElement
name "dwidth_g"
type "integer"
value "64"
)
]
mwi 0
uid 47324,0
)
(Instance
name "U_5_dist"
duLibraryName "axi_mst_sbus_bridge"
duName "fifo_distram"
elements [
(GiElement
name "awidth_g"
type "integer"
value "9"
)
(GiElement
name "dwidth_g"
type "integer"
value "64"
)
]
mwi 0
uid 48969,0
)
]
embeddedInstances [
(EmbeddedInstance
name "reg_slice"
number "2"
)
(EmbeddedInstance
name "eb3"
number "6"
)
(EmbeddedInstance
name "constant_values"
number "7"
)
(EmbeddedInstance
name "interrupt_logic"
number "4"
)
(EmbeddedInstance
name "regs"
number "5"
)
(EmbeddedInstance
name "register_resetval"
number "8"
)
(EmbeddedInstance
name "eb5"
number "9"
)
(EmbeddedInstance
name "eb1"
number "1"
)
(EmbeddedInstance
name "eb2"
number "3"
)
]
libraryRefs [
"ieee"
"work"
]
)
version "31.1"
appVersion "2016.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_mst_sbus_bridge\\hdl"
)
(vvPair
variable "HDSDir"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_mst_sbus_bridge\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_mst_sbus_bridge\\hds\\axi_master_control\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_mst_sbus_bridge\\hds\\axi_master_control\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_mst_sbus_bridge\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_mst_sbus_bridge\\hds\\axi_master_control"
)
(vvPair
variable "d_logical"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_mst_sbus_bridge\\hds\\axi_master_control"
)
(vvPair
variable "date"
value "08.08.2018"
)
(vvPair
variable "day"
value "Mi."
)
(vvPair
variable "day_long"
value "Mittwoch"
)
(vvPair
variable "dd"
value "08"
)
(vvPair
variable "entity_name"
value "axi_master_control"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "net"
)
(vvPair
variable "graphical_source_date"
value "08.08.2018"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "KPERSM7467"
)
(vvPair
variable "graphical_source_time"
value "15:18:21"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "KPERSM7467"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "axi_mst_sbus_bridge"
)
(vvPair
variable "library_downstream_ISEPARInvoke"
value "E:/vivado/ip_repo/signal_connector/ise"
)
(vvPair
variable "library_downstream_ImpactInvoke"
value "E:/vivado/ip_repo/signal_connector/ise"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/axi_mst_sbus_bridge/work"
)
(vvPair
variable "library_downstream_ModelSimSimulator"
value "E:/vivado/ip_repo/jpec_an4_1.0/work"
)
(vvPair
variable "library_downstream_SpiritWrapper"
value "E:/vivado/ip_repo/dic_reg/spirit"
)
(vvPair
variable "library_downstream_XSTDataPrep"
value "E:/vivado/ip_repo/signal_connector/ise"
)
(vvPair
variable "library_downstream_XilinxVivado"
value "$HDS_PROJECT_DIR/axi_mst_sbus_bridge/vivado"
)
(vvPair
variable "mm"
value "08"
)
(vvPair
variable "module_name"
value "axi_master_control"
)
(vvPair
variable "month"
value "Aug"
)
(vvPair
variable "month_long"
value "August"
)
(vvPair
variable "p"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_mst_sbus_bridge\\hds\\axi_master_control\\struct.bd"
)
(vvPair
variable "p_logical"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_mst_sbus_bridge\\hds\\axi_master_control\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "ip_repo"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\MentorGraphics\\modeltech64_10.2c\\win64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "15:18:21"
)
(vvPair
variable "unit"
value "axi_master_control"
)
(vvPair
variable "user"
value "net"
)
(vvPair
variable "version"
value "2016.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2018"
)
(vvPair
variable "yy"
value "18"
)
]
)
LanguageMgr "Vhdl93LangMgr"
uid 84,0
optionalChildren [
*1 (Net
uid 21,0
decl (Decl
n "clk"
t "std_logic"
o 3
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "86000,23200,106000,24000"
st "clk                       : std_logic"
)
)
*2 (Net
uid 35,0
decl (Decl
n "reset"
t "std_logic"
o 11
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "86000,28800,106000,29600"
st "reset                     : std_logic"
)
)
*3 (Grouping
uid 41,0
optionalChildren [
*4 (CommentText
uid 43,0
shape (Rectangle
uid 44,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "119000,104000,136000,105000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 45,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "119200,104000,127700,105000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 46,0
shape (Rectangle
uid 47,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "136000,100000,140000,101000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 48,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "136200,100000,139200,101000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 49,0
shape (Rectangle
uid 50,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "119000,102000,136000,103000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 51,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "119200,102000,131900,103000"
st "
JPEC Signal Connector Top Level
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 52,0
shape (Rectangle
uid 53,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "115000,102000,119000,103000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 54,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "115200,102000,117300,103000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 55,0
shape (Rectangle
uid 56,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "136000,101000,156000,105000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 57,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "136200,101200,148900,102200"
st "
JPEC Signal Connector Top Level
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 58,0
shape (Rectangle
uid 59,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "140000,100000,156000,101000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 60,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "140200,100000,143100,101000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 61,0
shape (Rectangle
uid 62,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "115000,100000,136000,102000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 63,0
va (VaSet
fg "32768,0,0"
)
xt "122200,100500,128800,101500"
st "
FH JOANNEUM
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 64,0
shape (Rectangle
uid 65,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "115000,103000,119000,104000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 66,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "115200,103000,117300,104000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*12 (CommentText
uid 67,0
shape (Rectangle
uid 68,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "115000,104000,119000,105000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 69,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "115200,104000,117900,105000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*13 (CommentText
uid 70,0
shape (Rectangle
uid 71,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "119000,103000,136000,104000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 72,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "119200,103000,134500,104000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 42,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "115000,100000,156000,105000"
)
oxt "14000,66000,55000,71000"
)
*14 (Net
uid 281,0
decl (Decl
n "sbus_i"
t "sbus_i_t"
o 12
suid 10,0
)
declText (MLText
uid 282,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "86000,51400,105500,52200"
st "sbus_i                    : sbus_i_t"
)
)
*15 (Net
uid 293,0
decl (Decl
n "sbus_o"
t "sbus_o_t"
o 25
suid 12,0
)
declText (MLText
uid 294,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "86000,52200,105500,53000"
st "sbus_o                    : sbus_o_t"
)
)
*16 (Net
uid 417,0
lang 2
decl (Decl
n "reg_dout"
t "std_logic_vector"
b "( 16*32-1 downto 0 )"
eolc "parallel output of all registers"
o 82
suid 15,0
)
declText (MLText
uid 418,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "86000,46600,141500,47400"
st "signal reg_dout                  : std_logic_vector( 16*32-1 downto 0 ) -- parallel output of all registers"
)
)
*17 (Net
uid 425,0
lang 2
decl (Decl
n "reg_din"
t "std_logic_vector"
b "( 16*32-1 downto 0 )"
eolc "parallel input for readback"
o 81
suid 16,0
)
declText (MLText
uid 426,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "86000,45800,139000,46600"
st "signal reg_din                   : std_logic_vector( 16*32-1 downto 0 ) -- parallel input for readback"
)
)
*18 (HdlText
uid 433,0
optionalChildren [
*19 (EmbeddedText
uid 471,0
commentText (CommentText
uid 472,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 473,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "38000,46000,59000,85000"
)
oxt "78000,26000,98000,46000"
text (MLText
uid 474,0
va (VaSet
font "arial,8,0"
)
xt "38200,46200,56900,85200"
st "
--slice registers from vector---------------
reg00 <= reg_dout( 0*32+31 downto 0*32);
reg01 <= reg_dout( 1*32+31 downto 1*32);
reg02 <= reg_dout( 2*32+31 downto 2*32);
reg03 <= reg_dout( 3*32+31 downto 3*32);
reg04 <= reg_dout( 4*32+31 downto 4*32);
reg05 <= reg_dout( 5*32+31 downto 5*32);
reg06 <= reg_dout( 6*32+31 downto 6*32);
reg07 <= reg_dout( 7*32+31 downto 7*32);
reg08 <= reg_dout( 8*32+31 downto 8*32);
reg09 <= reg_dout( 9*32+31 downto 9*32);
reg0A <= reg_dout( 10*32+31 downto 10*32);
reg0B <= reg_dout( 11*32+31 downto 11*32);
reg0C <= reg_dout( 12*32+31 downto 12*32);
reg0D <= reg_dout( 13*32+31 downto 13*32);
reg0E <= reg_dout( 14*32+31 downto 14*32);
reg0F <= reg_dout( 15*32+31 downto 15*32);
--spare register if more are needed
--reg10 <= reg_dout( 16*32+31 downto 16*32);
--reg11 <= reg_dout( 17*32+31 downto 17*32);
--reg12 <= reg_dout( 18*32+31 downto 18*32);
--reg13 <= reg_dout( 19*32+31 downto 19*32);
--reg14 <= reg_dout( 20*32+31 downto 20*32);
--reg15 <= reg_dout( 21*32+31 downto 21*32);
--reg16 <= reg_dout( 22*32+31 downto 22*32);
--reg17 <= reg_dout( 23*32+31 downto 23*32);

---readback register values----
process(clk)
begin
   if rising_edge(clk) then
         -- default assignment----------
         reg_din <= reg_dout; 
        --readback registers-----
         reg_din(0*32+31 downto 0*32) <= reg00_in;
         reg_din(1*32+31 downto 1*32) <= reg01_in;
         reg_din(2*32+31 downto 2*32) <= reg02_in;
 --        reg_din(8*32+31 downto 8*32) <= reg08_in;
        reg_din(9*32+31 downto 9*32) <= reg09_in;
         reg_din(10*32+31 downto 10*32) <= reg0A_in;
 --       reg_din(11*32+31 downto 11*32) <= reg0B_in;
         reg_din(12*32+31 downto 12*32) <= reg0C_in;
 --        reg_din(13*32+31 downto 13*32) <= reg0D_in;
    --     reg_din(14*32+31 downto 14*32) <= reg0E_in;
     --    reg_din(15*32+31 downto 15*32) <= reg0F_in;
   end if;
end process;
                                 


"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 39000
visibleWidth 21000
)
)
)
]
shape (Rectangle
uid 434,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "39000,18000,47000,44000"
)
oxt "78000,16000,86000,26000"
ttg (MlTextGroup
uid 435,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*20 (Text
uid 436,0
va (VaSet
font "arial,8,1"
)
xt "40150,20000,43750,21000"
st "reg_slice"
blo "40150,20800"
tm "HdlTextNameMgr"
)
*21 (Text
uid 437,0
va (VaSet
font "arial,8,1"
)
xt "40150,21000,40950,22000"
st "2"
blo "40150,21800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 438,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "39250,42250,40750,43750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*22 (Net
uid 453,0
decl (Decl
n "dip"
t "std_logic_vector"
b "(7 downto 0)"
o 31
suid 18,0
)
declText (MLText
uid 454,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "86000,16800,119500,17600"
st "signal dip                       : std_logic_vector(7 downto 0)"
)
)
*23 (Net
uid 485,0
decl (Decl
n "reg00"
t "std_logic_vector"
b "(31 downto 0)"
o 44
suid 22,0
)
declText (MLText
uid 486,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "86000,37800,120000,38600"
st "signal reg00                     : std_logic_vector(31 downto 0)"
)
)
*24 (Net
uid 511,0
decl (Decl
n "reg01"
t "std_logic_vector"
b "(31 downto 0)"
o 46
suid 23,0
)
declText (MLText
uid 512,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "86000,39400,120000,40200"
st "signal reg01                     : std_logic_vector(31 downto 0)"
)
)
*25 (Net
uid 513,0
decl (Decl
n "reg02"
t "std_logic_vector"
b "(31 downto 0)"
o 48
suid 24,0
)
declText (MLText
uid 514,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "86000,41000,120000,41800"
st "signal reg02                     : std_logic_vector(31 downto 0)"
)
)
*26 (Net
uid 515,0
decl (Decl
n "reg03"
t "std_logic_vector"
b "(31 downto 0)"
o 50
suid 25,0
)
declText (MLText
uid 516,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "86000,42600,120000,43400"
st "signal reg03                     : std_logic_vector(31 downto 0)"
)
)
*27 (Net
uid 616,0
decl (Decl
n "reg04"
t "std_logic_vector"
b "(31 downto 0)"
o 52
suid 26,0
)
declText (MLText
uid 617,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "86000,44200,120000,45000"
st "signal reg04                     : std_logic_vector(31 downto 0)"
)
)
*28 (Net
uid 1346,0
decl (Decl
n "button"
t "std_logic_vector"
b "(3 downto 0)"
o 30
suid 36,0
)
declText (MLText
uid 1347,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "86000,16000,119500,16800"
st "signal button                    : std_logic_vector(3 downto 0)"
)
)
*29 (Net
uid 1370,0
decl (Decl
n "encoder"
t "std_logic_vector"
b "(1 downto 0)"
o 32
suid 38,0
)
declText (MLText
uid 1371,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "86000,18400,119500,19200"
st "signal encoder                   : std_logic_vector(1 downto 0)"
)
)
*30 (Net
uid 1590,0
decl (Decl
n "reg03_in"
t "std_logic_vector"
b "(31 downto 0)"
o 51
suid 55,0
)
declText (MLText
uid 1591,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "86000,43400,120000,44200"
st "signal reg03_in                  : std_logic_vector(31 downto 0)"
)
)
*31 (HdlText
uid 1674,0
optionalChildren [
*32 (EmbeddedText
uid 1704,0
commentText (CommentText
uid 1705,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 1706,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-2000,73000,11000,79000"
)
oxt "0,0,18000,5000"
text (MLText
uid 1707,0
va (VaSet
font "arial,8,0"
)
xt "-1800,73200,10600,78200"
st "
----concat readable registers-----
reg09_in <=  xfer_fifo_rd_ptr;
reg0A_in <= xfer_fifo_wr_ptr;
reg0C_in <= irq_err_cnt;
                                
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 6000
visibleWidth 13000
)
)
)
]
shape (Rectangle
uid 1675,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-2000,58000,6000,73000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1676,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*33 (Text
uid 1677,0
va (VaSet
font "arial,8,1"
)
xt "1150,60000,2850,61000"
st "eb3"
blo "1150,60800"
tm "HdlTextNameMgr"
)
*34 (Text
uid 1678,0
va (VaSet
font "arial,8,1"
)
xt "1150,61000,1950,62000"
st "6"
blo "1150,61800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 1679,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-1750,71250,-250,72750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*35 (Net
uid 1700,0
decl (Decl
n "reg00_in"
t "std_logic_vector"
b "(31 downto 0)"
o 45
suid 58,0
)
declText (MLText
uid 1701,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "86000,38600,120000,39400"
st "signal reg00_in                  : std_logic_vector(31 downto 0)"
)
)
*36 (Net
uid 1702,0
decl (Decl
n "reg01_in"
t "std_logic_vector"
b "(31 downto 0)"
o 47
suid 59,0
)
declText (MLText
uid 1703,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "86000,40200,120000,41000"
st "signal reg01_in                  : std_logic_vector(31 downto 0)"
)
)
*37 (Net
uid 1722,0
decl (Decl
n "timestamp"
t "std_logic_vector"
b "(31 downto 0)"
o 93
suid 61,0
)
declText (MLText
uid 1723,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "86000,53800,120000,54600"
st "signal timestamp                 : std_logic_vector(31 downto 0)"
)
)
*38 (Net
uid 1764,0
decl (Decl
n "reg02_in"
t "std_logic_vector"
b "(31 downto 0)"
o 49
suid 65,0
)
declText (MLText
uid 1765,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "86000,41800,120000,42600"
st "signal reg02_in                  : std_logic_vector(31 downto 0)"
)
)
*39 (Net
uid 1847,0
lang 2
decl (Decl
n "hi"
t "std_logic"
o 34
suid 68,0
)
declText (MLText
uid 1848,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "86000,24800,110000,25600"
st "signal hi                        : std_logic"
)
)
*40 (HdlText
uid 1926,0
optionalChildren [
*41 (EmbeddedText
uid 1932,0
commentText (CommentText
uid 1933,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 1934,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "104000,19000,113000,23000"
)
oxt "0,0,18000,5000"
text (MLText
uid 1935,0
va (VaSet
font "arial,8,0"
)
xt "104200,19200,113200,23200"
st "
-- constant logic values
hi <= '1';
lo <= '0';                                     
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4000
visibleWidth 9000
)
)
)
]
shape (Rectangle
uid 1927,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "104000,14000,113000,19000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 1928,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*42 (Text
uid 1929,0
va (VaSet
font "arial,8,1"
)
xt "105150,15000,112050,16000"
st "constant_values"
blo "105150,15800"
tm "HdlTextNameMgr"
)
*43 (Text
uid 1930,0
va (VaSet
font "arial,8,1"
)
xt "105150,16000,105950,17000"
st "7"
blo "105150,16800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 1931,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "104250,17250,105750,18750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*44 (Net
uid 1956,0
decl (Decl
n "lo"
t "std_logic"
o 42
suid 73,0
)
declText (MLText
uid 1957,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "86000,34600,110000,35400"
st "signal lo                        : std_logic"
)
)
*45 (Net
uid 1996,0
decl (Decl
n "reg05"
t "std_logic_vector"
b "(31 downto 0)"
o 53
suid 76,0
)
declText (MLText
uid 1997,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "86000,45000,120000,45800"
st "signal reg05                     : std_logic_vector(31 downto 0)"
)
)
*46 (Net
uid 2493,0
decl (Decl
n "reg06"
t "std_logic_vector"
b "(31 downto 0)"
o 54
suid 84,0
)
declText (MLText
uid 2494,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-13000,5200,21000,6000"
st "signal reg06                     : std_logic_vector(31 downto 0)"
)
)
*47 (Net
uid 3930,0
decl (Decl
n "reg07"
t "std_logic_vector"
b "(31 downto 0)"
o 55
suid 98,0
)
declText (MLText
uid 3931,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-13000,5200,21000,6000"
st "signal reg07                     : std_logic_vector(31 downto 0)"
)
)
*48 (Net
uid 3932,0
decl (Decl
n "reg08"
t "std_logic_vector"
b "(31 downto 0)"
o 57
suid 99,0
)
declText (MLText
uid 3933,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-13000,5200,21000,6000"
st "signal reg08                     : std_logic_vector(31 downto 0)"
)
)
*49 (Net
uid 3946,0
decl (Decl
n "reg09"
t "std_logic_vector"
b "(31 downto 0)"
o 59
suid 100,0
)
declText (MLText
uid 3947,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-13000,5200,21000,6000"
st "signal reg09                     : std_logic_vector(31 downto 0)"
)
)
*50 (Net
uid 6975,0
decl (Decl
n "reg09_in"
t "std_logic_vector"
b "(31 downto 0)"
o 60
suid 124,0
)
declText (MLText
uid 6976,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-13000,5200,21000,6000"
st "signal reg09_in                  : std_logic_vector(31 downto 0)"
)
)
*51 (Net
uid 10872,0
lang 2
decl (Decl
n "INIT_AXI_TX"
t "std_logic"
prec "-- Users to add ports here

-- User ports ends
-- Do not modify the ports beyond this line

-- Initiate AXI transactions"
preAdd 0
posAdd 0
o 17
suid 168,0
)
declText (MLText
uid 10873,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "86000,41600,109500,47200"
st "-- Users to add ports here

-- User ports ends
-- Do not modify the ports beyond this line

-- Initiate AXI transactions
INIT_AXI_TX               : std_logic"
)
)
*52 (Net
uid 10874,0
lang 2
decl (Decl
n "INIT_AXI_RX"
t "std_logic"
prec "-- Users to add ports here

-- User ports ends
-- Do not modify the ports beyond this line

-- Initiate AXI transactions"
preAdd 0
posAdd 0
o 16
suid 169,0
)
declText (MLText
uid 10875,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "86000,36000,109500,41600"
st "-- Users to add ports here

-- User ports ends
-- Do not modify the ports beyond this line

-- Initiate AXI transactions
INIT_AXI_RX               : std_logic"
)
)
*53 (Net
uid 10876,0
lang 2
decl (Decl
n "TXN_DONE"
t "std_logic"
prec "-- Asserts when transaction is complete"
preAdd 0
posAdd 0
o 2
suid 170,0
)
declText (MLText
uid 10877,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "86000,17600,107000,19200"
st "-- Asserts when transaction is complete
TXN_DONE                  : std_logic"
)
)
*54 (Net
uid 10878,0
lang 2
decl (Decl
n "no_of_bursts_req"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 24
suid 171,0
)
declText (MLText
uid 10879,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "86000,68800,116000,69600"
st "no_of_bursts_req          : std_logic_vector(7 DOWNTO 0)"
)
)
*55 (Net
uid 10880,0
lang 2
decl (Decl
n "target_slave_base_address"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 27
suid 172,0
)
declText (MLText
uid 10881,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "86000,71200,116500,72000"
st "target_slave_base_address : std_logic_vector(31 DOWNTO 0)"
)
)
*56 (Net
uid 10882,0
lang 2
decl (Decl
n "rd_next"
t "std_logic"
o 10
suid 173,0
)
declText (MLText
uid 10883,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "86000,28000,106000,28800"
st "rd_next                   : std_logic"
)
)
*57 (Net
uid 10884,0
lang 2
decl (Decl
n "we_next"
t "std_logic"
o 14
suid 174,0
)
declText (MLText
uid 10885,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "86000,35200,106000,36000"
st "we_next                   : std_logic"
)
)
*58 (Net
uid 10886,0
lang 2
decl (Decl
n "RXN_DONE"
t "std_logic"
prec "-- Asserts when transaction is complete"
preAdd 0
posAdd 0
o 1
suid 175,0
)
declText (MLText
uid 10887,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "86000,16000,107000,17600"
st "-- Asserts when transaction is complete
RXN_DONE                  : std_logic"
)
)
*59 (Net
uid 10888,0
lang 2
decl (Decl
n "we_data"
t "std_logic_vector"
b "(63  downto 0)"
o 28
suid 176,0
)
declText (MLText
uid 10889,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "86000,72000,117000,72800"
st "we_data                   : std_logic_vector(63  downto 0)"
)
)
*60 (Net
uid 10890,0
lang 2
decl (Decl
n "rd_data"
t "std_logic_vector"
b "(63  downto 0)"
o 9
suid 177,0
)
declText (MLText
uid 10891,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "86000,27200,117000,28000"
st "rd_data                   : std_logic_vector(63  downto 0)"
)
)
*61 (PortIoOut
uid 10892,0
shape (CompositeShape
uid 10893,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10894,0
sl 0
ro 90
xt "-1250,92625,250,93375"
)
(Line
uid 10895,0
sl 0
ro 90
xt "250,93000,750,93000"
pts [
"750,93000"
"250,93000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10896,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10897,0
va (VaSet
font "arial,8,0"
)
xt "-7400,92500,-2000,93500"
st "INIT_AXI_RX"
ju 2
blo "-2000,93300"
tm "WireNameMgr"
)
)
)
*62 (PortIoOut
uid 10898,0
shape (CompositeShape
uid 10899,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10900,0
sl 0
ro 90
xt "-1250,91625,250,92375"
)
(Line
uid 10901,0
sl 0
ro 90
xt "250,92000,750,92000"
pts [
"750,92000"
"250,92000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10902,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10903,0
va (VaSet
font "arial,8,0"
)
xt "-7300,91500,-2000,92500"
st "INIT_AXI_TX"
ju 2
blo "-2000,92300"
tm "WireNameMgr"
)
)
)
*63 (PortIoOut
uid 10904,0
shape (CompositeShape
uid 10905,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10906,0
sl 0
ro 90
xt "-1250,98625,250,99375"
)
(Line
uid 10907,0
sl 0
ro 90
xt "250,99000,750,99000"
pts [
"750,99000"
"250,99000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10908,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10909,0
va (VaSet
font "arial,8,0"
)
xt "-12400,98500,-2000,99500"
st "target_slave_base_address"
ju 2
blo "-2000,99300"
tm "WireNameMgr"
)
)
)
*64 (PortIoOut
uid 10910,0
shape (CompositeShape
uid 10911,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10912,0
sl 0
ro 90
xt "-1250,97625,250,98375"
)
(Line
uid 10913,0
sl 0
ro 90
xt "250,98000,750,98000"
pts [
"750,98000"
"250,98000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10914,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10915,0
va (VaSet
font "arial,8,0"
)
xt "-8600,97500,-2000,98500"
st "no_of_bursts_req"
ju 2
blo "-2000,98300"
tm "WireNameMgr"
)
)
)
*65 (PortIoOut
uid 10916,0
shape (CompositeShape
uid 10917,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10918,0
sl 0
ro 90
xt "-1250,140625,250,141375"
)
(Line
uid 10919,0
sl 0
ro 90
xt "250,141000,750,141000"
pts [
"750,141000"
"250,141000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10920,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10921,0
va (VaSet
font "arial,8,0"
)
xt "-5200,140500,-2000,141500"
st "we_data"
ju 2
blo "-2000,141300"
tm "WireNameMgr"
)
)
)
*66 (PortIoIn
uid 10922,0
shape (CompositeShape
uid 10923,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10924,0
sl 0
ro 270
xt "-1250,95625,250,96375"
)
(Line
uid 10925,0
sl 0
ro 270
xt "250,96000,750,96000"
pts [
"250,96000"
"750,96000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10926,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10927,0
va (VaSet
font "arial,8,0"
)
xt "-6800,95500,-2000,96500"
st "RXN_DONE"
ju 2
blo "-2000,96300"
tm "WireNameMgr"
)
)
)
*67 (PortIoIn
uid 10928,0
shape (CompositeShape
uid 10929,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10930,0
sl 0
ro 270
xt "-1250,94625,250,95375"
)
(Line
uid 10931,0
sl 0
ro 270
xt "250,95000,750,95000"
pts [
"250,95000"
"750,95000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10932,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10933,0
va (VaSet
font "arial,8,0"
)
xt "-6700,94500,-2000,95500"
st "TXN_DONE"
ju 2
blo "-2000,95300"
tm "WireNameMgr"
)
)
)
*68 (PortIoIn
uid 10934,0
shape (CompositeShape
uid 10935,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10936,0
sl 0
ro 270
xt "-1250,141625,250,142375"
)
(Line
uid 10937,0
sl 0
ro 270
xt "250,142000,750,142000"
pts [
"250,142000"
"750,142000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10938,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10939,0
va (VaSet
font "arial,8,0"
)
xt "-5200,141500,-2000,142500"
st "we_next"
ju 2
blo "-2000,142300"
tm "WireNameMgr"
)
)
)
*69 (PortIoIn
uid 10940,0
shape (CompositeShape
uid 10941,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10942,0
sl 0
ro 270
xt "-1250,127625,250,128375"
)
(Line
uid 10943,0
sl 0
ro 270
xt "250,128000,750,128000"
pts [
"250,128000"
"750,128000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10944,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10945,0
va (VaSet
font "arial,8,0"
)
xt "-4900,127500,-2000,128500"
st "rd_data"
ju 2
blo "-2000,128300"
tm "WireNameMgr"
)
)
)
*70 (PortIoIn
uid 10946,0
shape (CompositeShape
uid 10947,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 10948,0
sl 0
ro 270
xt "-1250,128625,250,129375"
)
(Line
uid 10949,0
sl 0
ro 270
xt "250,129000,750,129000"
pts [
"250,129000"
"750,129000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 10950,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10951,0
va (VaSet
font "arial,8,0"
)
xt "-4900,128500,-2000,129500"
st "rd_next"
ju 2
blo "-2000,129300"
tm "WireNameMgr"
)
)
)
*71 (Net
uid 11037,0
decl (Decl
n "reg07_in"
t "std_logic_vector"
b "(31 downto 0)"
o 56
suid 184,0
)
declText (MLText
uid 11038,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-15000,23200,19000,24000"
st "signal reg07_in                  : std_logic_vector(31 downto 0)"
)
)
*72 (Net
uid 11047,0
lang 2
decl (Decl
n "reg_we"
t "std_logic_vector"
b "( 15 downto 0)"
eolc "-- active high write strobes"
posAdd 0
o 83
suid 186,0
)
declText (MLText
uid 11048,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-15000,23200,34000,24000"
st "signal reg_we                    : std_logic_vector( 15 downto 0) -- active high write strobes"
)
)
*73 (PortIoOut
uid 11057,0
shape (CompositeShape
uid 11058,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11059,0
sl 0
ro 270
xt "103500,103625,105000,104375"
)
(Line
uid 11060,0
sl 0
ro 270
xt "103000,104000,103500,104000"
pts [
"103000,104000"
"103500,104000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 11061,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11062,0
va (VaSet
font "arial,8,0"
)
xt "106000,103500,107300,104500"
st "irq"
blo "106000,104300"
tm "WireNameMgr"
)
)
)
*74 (Net
uid 14133,0
decl (Decl
n "reg0A"
t "std_logic_vector"
b "(31 downto 0)"
o 61
suid 278,0
)
declText (MLText
uid 14134,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-15000,33200,19000,34000"
st "signal reg0A                     : std_logic_vector(31 downto 0)"
)
)
*75 (Net
uid 14175,0
decl (Decl
n "reg0B"
t "std_logic_vector"
b "(31 downto 0)"
o 63
suid 279,0
)
declText (MLText
uid 14176,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-15000,33200,19000,34000"
st "signal reg0B                     : std_logic_vector(31 downto 0)"
)
)
*76 (Net
uid 14177,0
decl (Decl
n "reg0C"
t "std_logic_vector"
b "(31 downto 0)"
o 65
suid 280,0
)
declText (MLText
uid 14178,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-15000,33200,19000,34000"
st "signal reg0C                     : std_logic_vector(31 downto 0)"
)
)
*77 (Net
uid 14179,0
decl (Decl
n "reg0D"
t "std_logic_vector"
b "(31 downto 0)"
o 67
suid 281,0
)
declText (MLText
uid 14180,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-15000,33200,19000,34000"
st "signal reg0D                     : std_logic_vector(31 downto 0)"
)
)
*78 (Net
uid 14181,0
decl (Decl
n "reg0E"
t "std_logic_vector"
b "(31 downto 0)"
o 69
suid 282,0
)
declText (MLText
uid 14182,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-15000,33200,19000,34000"
st "signal reg0E                     : std_logic_vector(31 downto 0)"
)
)
*79 (Net
uid 14183,0
decl (Decl
n "reg0F"
t "std_logic_vector"
b "(31 downto 0)"
o 71
suid 283,0
)
declText (MLText
uid 14184,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-15000,33200,19000,34000"
st "signal reg0F                     : std_logic_vector(31 downto 0)"
)
)
*80 (Net
uid 14201,0
decl (Decl
n "reg0A_in"
t "std_logic_vector"
b "(31 downto 0)"
o 62
suid 284,0
)
declText (MLText
uid 14202,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-15000,33200,19000,34000"
st "signal reg0A_in                  : std_logic_vector(31 downto 0)"
)
)
*81 (Net
uid 14203,0
decl (Decl
n "reg0B_in"
t "std_logic_vector"
b "(31 downto 0)"
o 64
suid 285,0
)
declText (MLText
uid 14204,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-15000,33200,19000,34000"
st "signal reg0B_in                  : std_logic_vector(31 downto 0)"
)
)
*82 (Net
uid 14229,0
decl (Decl
n "reg08_in"
t "std_logic_vector"
b "(31 downto 0)"
o 58
suid 286,0
)
declText (MLText
uid 14230,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-15000,33200,19000,34000"
st "signal reg08_in                  : std_logic_vector(31 downto 0)"
)
)
*83 (HdlText
uid 20985,0
optionalChildren [
*84 (EmbeddedText
uid 20991,0
commentText (CommentText
uid 20992,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 20993,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "91000,108000,119000,155000"
)
oxt "0,0,18000,5000"
text (MLText
uid 20994,0
va (VaSet
font "arial,8,0"
)
xt "91200,108200,117300,155200"
st "
process(clk)
begin
   if rising_edge(clk) then
        irq <= irq_flag and irq_mask;     
   end if;
end process;

process(clk)
begin
   if rising_edge(clk) then
       if reset = '1' or irq_clear='1'  then
          irq_flag<= '0';
       elsif  irq_delayed = '1' then
           irq_flag <= '1';
       end if;
   end if;
end process;

--counter to create an interrupt  delayed by 1usec ------
--the interrupt is fired 1us after xfer_init is asserted ---
process(clk)
begin
   if rising_edge(clk) then
       if reset = '1' then
          irq_delay_cnt <= (others => '0');
       elsif  xfer_init = '1' then
           irq_delay_cnt <= conv_std_logic_vector(100,irq_delay_cnt'length);
       elsif irq_delay_cnt /= 0 then
           irq_delay_cnt <= irq_delay_cnt-1;
       end if;
   end if;
end process;

---delayed interrupt ------------------
irq_delayed <= '1' when irq_delay_cnt = 1 else '0';

-- detect uncleared interrupts------
process(clk)
begin
   if rising_edge(clk) then
       if reset = '1' or irq_err_cnt_clear='1'  then
          irq_err_cnt <=  (others => '0');
       elsif  irq_flag = '1' and irq_delayed = '1' then
           irq_err_cnt <=  irq_err_cnt +1;
       end if;
   end if;
end process;
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 47000
visibleWidth 28000
)
)
)
]
shape (Rectangle
uid 20986,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "91000,102000,101000,107000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 20987,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*85 (Text
uid 20988,0
va (VaSet
font "arial,8,1"
)
xt "93150,103000,99450,104000"
st "interrupt_logic"
blo "93150,103800"
tm "HdlTextNameMgr"
)
*86 (Text
uid 20989,0
va (VaSet
font "arial,8,1"
)
xt "93150,104000,93950,105000"
st "4"
blo "93150,104800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 20990,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "91250,105250,92750,106750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*87 (Net
uid 20995,0
decl (Decl
n "irq_clear"
t "std_logic"
o 35
suid 332,0
)
declText (MLText
uid 20996,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-21000,48200,3000,49000"
st "signal irq_clear                 : std_logic"
)
)
*88 (Net
uid 21003,0
decl (Decl
n "irq_flag"
t "std_logic"
o 40
suid 333,0
)
declText (MLText
uid 21004,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-21000,48200,3000,49000"
st "signal irq_flag                  : std_logic"
)
)
*89 (Net
uid 21019,0
decl (Decl
n "xfer_num_reset"
t "std_logic"
o 103
suid 334,0
)
declText (MLText
uid 21020,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-21000,48200,3000,49000"
st "signal xfer_num_reset            : std_logic"
)
)
*90 (Net
uid 21823,0
decl (Decl
n "xfer_enable"
t "std_logic"
o 96
suid 337,0
)
declText (MLText
uid 21824,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-21000,48200,3000,49000"
st "signal xfer_enable               : std_logic"
)
)
*91 (Net
uid 21841,0
decl (Decl
n "xfer_done"
t "std_logic"
o 29
suid 338,0
)
declText (MLText
uid 21842,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-21000,48200,-1000,49000"
st "xfer_done                 : std_logic"
)
)
*92 (Net
uid 24754,0
decl (Decl
n "reg0C_in"
t "std_logic_vector"
b "(31 downto 0)"
o 66
suid 364,0
)
declText (MLText
uid 24755,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-21000,48200,13000,49000"
st "signal reg0C_in                  : std_logic_vector(31 downto 0)"
)
)
*93 (Net
uid 24780,0
decl (Decl
n "reg0D_in"
t "std_logic_vector"
b "(31 downto 0)"
o 68
suid 365,0
)
declText (MLText
uid 24781,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-21000,48200,13000,49000"
st "signal reg0D_in                  : std_logic_vector(31 downto 0)"
)
)
*94 (Net
uid 24782,0
decl (Decl
n "reg0E_in"
t "std_logic_vector"
b "(31 downto 0)"
o 70
suid 366,0
)
declText (MLText
uid 24783,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-21000,48200,13000,49000"
st "signal reg0E_in                  : std_logic_vector(31 downto 0)"
)
)
*95 (Net
uid 24784,0
decl (Decl
n "reg0F_in"
t "std_logic_vector"
b "(31 downto 0)"
o 72
suid 367,0
)
declText (MLText
uid 24785,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-21000,48200,13000,49000"
st "signal reg0F_in                  : std_logic_vector(31 downto 0)"
)
)
*96 (PortIoIn
uid 27790,0
shape (CompositeShape
uid 27791,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 27792,0
sl 0
ro 270
xt "3000,18625,4500,19375"
)
(Line
uid 27793,0
sl 0
ro 270
xt "4500,19000,5000,19000"
pts [
"4500,19000"
"5000,19000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27794,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27795,0
va (VaSet
font "arial,8,0"
)
xt "-600,18500,2000,19500"
st "sbus_i"
ju 2
blo "2000,19300"
tm "WireNameMgr"
)
)
)
*97 (PortIoOut
uid 27802,0
shape (CompositeShape
uid 27803,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 27804,0
sl 0
ro 90
xt "3000,19625,4500,20375"
)
(Line
uid 27805,0
sl 0
ro 90
xt "4500,20000,5000,20000"
pts [
"5000,20000"
"4500,20000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27806,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27807,0
va (VaSet
font "arial,8,0"
)
xt "-800,19500,2000,20500"
st "sbus_o"
ju 2
blo "2000,20300"
tm "WireNameMgr"
)
)
)
*98 (PortIoIn
uid 27808,0
shape (CompositeShape
uid 27809,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 27810,0
sl 0
ro 270
xt "5000,26625,6500,27375"
)
(Line
uid 27811,0
sl 0
ro 270
xt "6500,27000,7000,27000"
pts [
"6500,27000"
"7000,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27812,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27813,0
va (VaSet
font "arial,8,0"
)
xt "2600,26500,4000,27500"
st "clk"
ju 2
blo "4000,27300"
tm "WireNameMgr"
)
)
)
*99 (PortIoIn
uid 27814,0
shape (CompositeShape
uid 27815,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 27816,0
sl 0
ro 270
xt "5000,25625,6500,26375"
)
(Line
uid 27817,0
sl 0
ro 270
xt "6500,26000,7000,26000"
pts [
"6500,26000"
"7000,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27818,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27819,0
va (VaSet
font "arial,8,0"
)
xt "2900,25500,5000,26500"
st "reset"
ju 2
blo "5000,26300"
tm "WireNameMgr"
)
)
)
*100 (Net
uid 29195,0
decl (Decl
n "xfer_init"
t "std_logic"
o 100
suid 387,0
)
declText (MLText
uid 29196,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-8000,5000,16000,5800"
st "signal xfer_init                 : std_logic"
)
)
*101 (Net
uid 29624,0
decl (Decl
n "irq"
t "std_logic"
o 23
suid 416,0
)
declText (MLText
uid 29625,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-8000,5000,12000,5800"
st "irq                       : std_logic"
)
)
*102 (HdlText
uid 29644,0
optionalChildren [
*103 (EmbeddedText
uid 29650,0
commentText (CommentText
uid 29651,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 29652,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "64000,48000,90000,94000"
)
oxt "0,0,18000,5000"
text (MLText
uid 29653,0
va (VaSet
font "arial,8,0"
)
xt "64200,48200,88200,93200"
st "
-----register assignments-----
--REGISTER 0
reg00_in <= conv_std_logic_vector(hw_serial_number_g,16) & conv_std_logic_vector(hw_version_g,16);
--REGISTER 1
reg01_in <= timestamp;
--REGISTER 2
irq_clear<= reg_we(2) and reg02(1);                 --set bit0 of reg02
irq_err_cnt_clear<= reg_we(2) and reg02(3);   --set bit3 of reg02
irq_mask <= reg02(0);
reg02_in <= reg02(31 downto 2) & irq_flag & reg02(0); 
--REGISTER 3
xfer_cnt_enable <= '0' when reg03 = 0 else '1'; 
xfer_cycle_modulus <= reg03; --conv_std_logic_vector(125,32);    
--REGISTER 4
xfer_wr_base_address <= reg04;
--REGISTER 5
xfer_rd_base_address <= reg05;
--REGISTER 6
xfer_enable <= reg06(16);
xfer_write <= reg06(0); 
xfer_wr_continuous <= reg06(1);
xfer_wr_snapshot <= reg_we(6) and reg06(2);
xfer_read <= reg06(8); 
xfer_rd_continuous <= reg06(9);
xfer_rd_snapshot <= reg_we(6) and reg06(10);
--REGISTER 7
xfer_select <= reg07(1 downto 0);

--REGISTER 8
xfer_fifo_size <= reg08;
--REGISTER 9

--REGISTER 0x0D
fifo_threshold <= reg0D(15 downto 0);
arcache <= \"0010\"; -- reg0D(3 downto 0);
awcache <= \"0010\";-- reg0D(7 downto 4); 

--REGISTER 0x0E
timer0_cycle_modulus <= reg0E;
timer0_cnt_enable <= '0' when reg0E = 0 else '1'; 
--REGISTER 0x0F
timer1_cycle_modulus <= reg0F;
timer1_cnt_enable <= '0' when reg0F = 0 else '1';   
 
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 46000
visibleWidth 26000
)
)
)
]
shape (Rectangle
uid 29645,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "64000,43000,72000,48000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 29646,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*104 (Text
uid 29647,0
va (VaSet
font "arial,8,1"
)
xt "67150,44000,69150,45000"
st "regs"
blo "67150,44800"
tm "HdlTextNameMgr"
)
*105 (Text
uid 29648,0
va (VaSet
font "arial,8,1"
)
xt "67150,45000,67950,46000"
st "5"
blo "67150,45800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 29649,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "64250,46250,65750,47750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*106 (Net
uid 30405,0
decl (Decl
n "xfer_write"
t "std_logic"
o 120
suid 425,0
)
declText (MLText
uid 30406,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-8000,5000,16000,5800"
st "signal xfer_write                : std_logic"
)
)
*107 (CommentText
uid 32489,0
shape (Rectangle
uid 32490,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "112000,25000,126000,27000"
)
oxt "0,0,15000,5000"
text (MLText
uid 32491,0
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "112200,25200,125300,26200"
st "
Millisecond Timestamp Generation
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 13600
)
)
*108 (CommentGraphic
uid 32492,0
shape (CustomPolygon
pts [
"71000,24000"
"127000,24000"
"127000,40000"
"71000,40000"
"71000,24000"
]
uid 32493,0
layer 0
va (VaSet
vasetType 1
fg "63744,63744,63744"
)
xt "71000,24000,127000,40000"
)
oxt "71000,26000,127000,47000"
)
*109 (CommentText
uid 32494,0
shape (Rectangle
uid 32495,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "90000,35000,98000,37000"
)
oxt "0,0,15000,5000"
text (MLText
uid 32496,0
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "90200,35200,97300,36200"
st "
Millisecond Strobe
"
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 8000
)
)
*110 (Net
uid 32537,0
lang 2
decl (Decl
n "millisec_tc"
t "std_logic"
o 43
suid 429,0
)
declText (MLText
uid 32538,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,18000,-2200"
st "signal millisec_tc               : std_logic"
)
)
*111 (Net
uid 33898,0
lang 2
decl (Decl
n "resetval"
t "std_logic_vector"
b "( 16*32-1 downto 0 )"
o 84
suid 435,0
)
declText (MLText
uid 33899,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,31500,-2200"
st "signal resetval                  : std_logic_vector( 16*32-1 downto 0 )"
)
)
*112 (HdlText
uid 33906,0
optionalChildren [
*113 (EmbeddedText
uid 33912,0
commentText (CommentText
uid 33913,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 33914,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "-11000,25000,20000,34000"
)
oxt "0,0,18000,5000"
text (MLText
uid 33915,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "-10800,25200,16100,34200"
st "
--default reset values for registerblock
process(resetval)
begin
   resetval <= (others => '0');
   resetval(3*32+31 downto 3*32) <= X\"0000007D\"; --200kHz cycle rate
   --resetval(6*32+31 downto 6*32) <= X\"00010303\"; --dma
   --resetval(9*32+31 downto 9*32) <= X\"00000010\";  
   resetval(13*32+31 downto 13*32) <= X\"000000D0\"; -- fifo threshold
   resetval(14*32+31 downto 14*32) <= X\"000003E8\"; --10 us cpu cycle rate
   resetval(15*32+31 downto 15*32) <= X\"00000064\"; --1 us cpu cycle rate
end process;                                





"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 9000
visibleWidth 31000
)
)
)
]
shape (Rectangle
uid 33907,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "-11000,22000,-1000,25000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 33908,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*114 (Text
uid 33909,0
va (VaSet
font "arial,8,1"
)
xt "-9850,22000,-2950,23000"
st "register_resetval"
blo "-9850,22800"
tm "HdlTextNameMgr"
)
*115 (Text
uid 33910,0
va (VaSet
font "arial,8,1"
)
xt "-9850,23000,-9050,24000"
st "8"
blo "-9850,23800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 33911,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-10750,23250,-9250,24750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*116 (Net
uid 35395,0
decl (Decl
n "irq_delay_cnt"
t "std_logic_vector"
b "(7 downto 0)"
o 36
suid 449,0
)
declText (MLText
uid 35396,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,27500,-2200"
st "signal irq_delay_cnt             : std_logic_vector(7 downto 0)"
)
)
*117 (Net
uid 35421,0
decl (Decl
n "irq_err_cnt"
t "std_logic_vector"
b "(31 downto 0)"
o 38
suid 452,0
)
declText (MLText
uid 35422,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,28000,-2200"
st "signal irq_err_cnt               : std_logic_vector(31 downto 0)"
)
)
*118 (Net
uid 35437,0
decl (Decl
n "irq_err_cnt_clear"
t "std_logic"
o 39
suid 455,0
)
declText (MLText
uid 35438,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,18000,-2200"
st "signal irq_err_cnt_clear         : std_logic"
)
)
*119 (HdlText
uid 35788,0
optionalChildren [
*120 (EmbeddedText
uid 35794,0
commentText (CommentText
uid 35795,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 35796,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "141000,40000,166000,49000"
)
oxt "0,0,18000,5000"
text (MLText
uid 35797,0
va (VaSet
font "arial,8,0"
)
xt "141200,40200,162500,47200"
st "
xfer_init <= xfer_sync_int when xfer_select = \"00\" else
                  xfer_sync_ext when xfer_select = \"01\" else
                 '0';
xfer_mode <= xfer_select(1);

sync_o(C_SYNC_WIDTH-1 downto 2) <= (others => '0');
sync_o(1 downto 0) <= timer1 & timer0;
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 9000
visibleWidth 25000
)
)
)
]
shape (Rectangle
uid 35789,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "142000,49000,148000,78000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 35790,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*121 (Text
uid 35791,0
va (VaSet
font "arial,8,1"
)
xt "143150,52000,144850,53000"
st "eb5"
blo "143150,52800"
tm "HdlTextNameMgr"
)
*122 (Text
uid 35792,0
va (VaSet
font "arial,8,1"
)
xt "143150,53000,143950,54000"
st "9"
blo "143150,53800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 35793,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "142250,76250,143750,77750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*123 (Net
uid 38978,0
decl (Decl
n "irq_delayed"
t "std_logic"
o 37
suid 465,0
)
declText (MLText
uid 38979,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,18000,-2200"
st "signal irq_delayed               : std_logic"
)
)
*124 (SaComponent
uid 39434,0
optionalChildren [
*125 (CptPort
uid 39397,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39398,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12250,25625,13000,26375"
)
tg (CPTG
uid 39399,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39400,0
va (VaSet
font "arial,8,0"
)
xt "14000,25500,16100,26500"
st "reset"
blo "14000,26300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_logic"
eolc "synchronous, active high reset"
preAdd 0
o 7
suid 5,0
)
)
)
*126 (CptPort
uid 39401,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39402,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,18625,26750,19375"
)
tg (CPTG
uid 39403,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39404,0
va (VaSet
font "arial,8,0"
)
xt "21700,18500,25000,19500"
st "reg_dout"
ju 2
blo "25000,19300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "reg_dout"
t "std_logic_vector"
b "( nregs_g*data_width_g-1 downto 0 )"
eolc "parallel output of all registers"
o 5
suid 6,0
)
)
)
*127 (CptPort
uid 39405,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39406,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,19625,26750,20375"
)
tg (CPTG
uid 39407,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39408,0
va (VaSet
font "arial,8,0"
)
xt "22100,19500,25000,20500"
st "reg_din"
ju 2
blo "25000,20300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "reg_din"
t "std_logic_vector"
b "( nregs_g*data_width_g-1 downto 0 )"
eolc "parallel input for readback"
o 4
suid 7,0
)
)
)
*128 (CptPort
uid 39409,0
optionalChildren [
*129 (FFT
pts [
"13750,27000"
"13000,27375"
"13000,26625"
]
uid 39413,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "13000,26625,13750,27375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 39410,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12250,26625,13000,27375"
)
tg (CPTG
uid 39411,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39412,0
va (VaSet
font "arial,8,0"
)
xt "14000,26500,15400,27500"
st "clk"
blo "14000,27300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_logic"
eolc "-- register clock"
posAdd 0
o 8
suid 2012,0
)
)
)
*130 (CptPort
uid 39414,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39415,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12250,18625,13000,19375"
)
tg (CPTG
uid 39416,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39417,0
va (VaSet
font "arial,8,0"
)
xt "14000,18500,16600,19500"
st "sbus_i"
blo "14000,19300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sbus_i"
t "sbus_i_t"
o 2
suid 2013,0
)
)
)
*131 (CptPort
uid 39418,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39419,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12250,19625,13000,20375"
)
tg (CPTG
uid 39420,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39421,0
va (VaSet
font "arial,8,0"
)
xt "14000,19500,16800,20500"
st "sbus_o"
blo "14000,20300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sbus_o"
t "sbus_o_t"
o 1
suid 2014,0
)
)
)
*132 (CptPort
uid 39422,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39423,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,21625,26750,22375"
)
tg (CPTG
uid 39424,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39425,0
va (VaSet
font "arial,8,0"
)
xt "23600,21500,25000,22500"
st "we"
ju 2
blo "25000,22300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "we"
t "std_logic_vector"
b "( nregs_g-1 downto 0)"
eolc "-- active high write strobes"
posAdd 0
o 6
suid 2015,0
)
)
)
*133 (CptPort
uid 39426,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39427,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12250,22625,13000,23375"
)
tg (CPTG
uid 39428,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39429,0
va (VaSet
font "arial,8,0"
)
xt "14000,22500,17100,23500"
st "resetval"
blo "14000,23300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "resetval"
t "std_logic_vector"
b "( nregs_g*data_width_g-1 downto 0 )"
o 3
suid 2016,0
)
)
)
]
shape (Rectangle
uid 39435,0
va (VaSet
vasetType 1
fg "40192,65280,40192"
lineColor "0,32896,0"
lineWidth 2
)
xt "13000,18000,26000,29000"
)
oxt "19000,21000,32000,32000"
ttg (MlTextGroup
uid 39436,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*134 (Text
uid 39437,0
va (VaSet
font "arial,8,1"
)
xt "18650,24000,27250,25000"
st "axi_mst_sbus_bridge"
blo "18650,24800"
tm "BdLibraryNameMgr"
)
*135 (Text
uid 39438,0
va (VaSet
font "arial,8,1"
)
xt "18650,25000,28050,26000"
st "register_array_resetval"
blo "18650,25800"
tm "CptNameMgr"
)
*136 (Text
uid 39439,0
va (VaSet
font "arial,8,1"
)
xt "18650,26000,20450,27000"
st "U_0"
blo "18650,26800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 39440,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 39441,0
text (MLText
uid 39442,0
va (VaSet
font "Courier New,8,0"
)
xt "13000,14000,49500,18000"
st "addr_width_g = 16         ( integer          ) --width of address    
data_width_g = 32         ( integer          ) --width of data       
addr_base_g  = X\"0000\"    ( std_logic_vector )                       
addr_range_g = X\"0010\"    ( std_logic_vector )                       
nregs_g      = 16         ( integer          ) --number of registers "
)
header ""
)
elements [
(GiElement
name "addr_width_g"
type "integer"
value "16"
e "--width of address"
)
(GiElement
name "data_width_g"
type "integer"
value "32"
e "--width of data"
)
(GiElement
name "addr_base_g"
type "std_logic_vector"
value "X\"0000\""
)
(GiElement
name "addr_range_g"
type "std_logic_vector"
value "X\"0010\""
)
(GiElement
name "nregs_g"
type "integer"
value "16"
e "--number of registers"
)
]
)
viewicon (ZoomableIcon
uid 39443,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "13250,27250,14750,28750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*137 (SaComponent
uid 39465,0
optionalChildren [
*138 (CptPort
uid 39444,0
optionalChildren [
*139 (FFT
pts [
"77750,36000"
"77000,36375"
"77000,35625"
]
uid 39448,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "77000,35625,77750,36375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 39445,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,35625,77000,36375"
)
tg (CPTG
uid 39446,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39447,0
va (VaSet
font "arial,8,0"
)
xt "78000,35500,79300,36500"
st "clk"
blo "78000,36300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
o 1
suid 11,0
)
)
)
*140 (CptPort
uid 39449,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39450,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87000,32625,87750,33375"
)
tg (CPTG
uid 39451,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39452,0
va (VaSet
font "arial,8,0"
)
xt "84200,32500,86000,33500"
st "dout"
ju 2
blo "86000,33300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(n_dout_g-1 downto 0)"
o 4
suid 12,0
)
)
)
*141 (CptPort
uid 39453,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39454,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,32625,77000,33375"
)
tg (CPTG
uid 39455,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39456,0
va (VaSet
font "arial,8,0"
)
xt "78000,32500,80600,33500"
st "enable"
blo "78000,33300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "enable"
t "std_logic"
o 2
suid 13,0
)
)
)
*142 (CptPort
uid 39457,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39458,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "76250,34625,77000,35375"
)
tg (CPTG
uid 39459,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39460,0
va (VaSet
font "arial,8,0"
)
xt "78000,34500,80100,35500"
st "reset"
blo "78000,35300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "reset"
t "std_logic"
o 3
suid 2019,0
)
)
)
*143 (CptPort
uid 39461,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39462,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "87000,33625,87750,34375"
)
tg (CPTG
uid 39463,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39464,0
va (VaSet
font "arial,8,0"
)
xt "83600,33500,86000,34500"
st "cnt_tc"
ju 2
blo "86000,34300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "cnt_tc"
t "std_logic"
o 5
suid 2020,0
)
)
)
]
shape (Rectangle
uid 39466,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "77000,32000,87000,38000"
)
oxt "15000,7000,25000,13000"
ttg (MlTextGroup
uid 39467,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*144 (Text
uid 39468,0
va (VaSet
font "arial,8,1"
)
xt "80900,34500,89500,35500"
st "axi_mst_sbus_bridge"
blo "80900,35300"
tm "BdLibraryNameMgr"
)
*145 (Text
uid 39469,0
va (VaSet
font "arial,8,1"
)
xt "80900,35500,86600,36500"
st "cnt_modulus"
blo "80900,36300"
tm "CptNameMgr"
)
*146 (Text
uid 39470,0
va (VaSet
font "arial,8,1"
)
xt "80900,36500,82700,37500"
st "U_3"
blo "80900,37300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 39471,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 39472,0
text (MLText
uid 39473,0
va (VaSet
font "Courier New,8,0"
)
xt "77000,30400,107000,32000"
st "n_dout_g = log2(C_CORE_CLOCK_FREQ/1000)    ( integer )  
module_g = C_CORE_CLOCK_FREQ/1000          ( integer )  "
)
header ""
)
elements [
(GiElement
name "n_dout_g"
type "integer"
value "log2(C_CORE_CLOCK_FREQ/1000)"
)
(GiElement
name "module_g"
type "integer"
value "C_CORE_CLOCK_FREQ/1000"
)
]
)
viewicon (ZoomableIcon
uid 39474,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "77250,36250,78750,37750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*147 (SaComponent
uid 39496,0
optionalChildren [
*148 (CptPort
uid 39475,0
optionalChildren [
*149 (FFT
pts [
"104750,36000"
"104000,36375"
"104000,35625"
]
uid 39479,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "104000,35625,104750,36375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 39476,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "103250,35625,104000,36375"
)
tg (CPTG
uid 39477,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39478,0
va (VaSet
font "arial,8,0"
)
xt "105000,35500,106300,36500"
st "clk"
blo "105000,36300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
o 1
suid 11,0
)
)
)
*150 (CptPort
uid 39480,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39481,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,32625,114750,33375"
)
tg (CPTG
uid 39482,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39483,0
va (VaSet
font "arial,8,0"
)
xt "111200,32500,113000,33500"
st "dout"
ju 2
blo "113000,33300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dout"
t "std_logic_vector"
b "(n_dout_g-1 downto 0)"
o 4
suid 12,0
)
)
)
*151 (CptPort
uid 39484,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39485,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "103250,32625,104000,33375"
)
tg (CPTG
uid 39486,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39487,0
va (VaSet
font "arial,8,0"
)
xt "105000,32500,107600,33500"
st "enable"
blo "105000,33300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "enable"
t "std_logic"
o 2
suid 13,0
)
)
)
*152 (CptPort
uid 39488,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39489,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "103250,34625,104000,35375"
)
tg (CPTG
uid 39490,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39491,0
va (VaSet
font "arial,8,0"
)
xt "105000,34500,107100,35500"
st "reset"
blo "105000,35300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "reset"
t "std_logic"
o 3
suid 2019,0
)
)
)
*153 (CptPort
uid 39492,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39493,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "114000,33625,114750,34375"
)
tg (CPTG
uid 39494,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39495,0
va (VaSet
font "arial,8,0"
)
xt "110600,33500,113000,34500"
st "cnt_tc"
ju 2
blo "113000,34300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "cnt_tc"
t "std_logic"
o 5
suid 2020,0
)
)
)
]
shape (Rectangle
uid 39497,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "104000,32000,114000,38000"
)
oxt "15000,7000,25000,13000"
ttg (MlTextGroup
uid 39498,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*154 (Text
uid 39499,0
va (VaSet
font "arial,8,1"
)
xt "107900,34500,116500,35500"
st "axi_mst_sbus_bridge"
blo "107900,35300"
tm "BdLibraryNameMgr"
)
*155 (Text
uid 39500,0
va (VaSet
font "arial,8,1"
)
xt "107900,35500,113600,36500"
st "cnt_modulus"
blo "107900,36300"
tm "CptNameMgr"
)
*156 (Text
uid 39501,0
va (VaSet
font "arial,8,1"
)
xt "107900,36500,109700,37500"
st "U_4"
blo "107900,37300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 39502,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 39503,0
text (MLText
uid 39504,0
va (VaSet
font "Courier New,8,0"
)
xt "104000,30400,122000,32000"
st "n_dout_g = 32       ( integer )  
module_g = 2**30    ( integer )  "
)
header ""
)
elements [
(GiElement
name "n_dout_g"
type "integer"
value "32"
)
(GiElement
name "module_g"
type "integer"
value "2**30"
)
]
)
viewicon (ZoomableIcon
uid 39505,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "104250,36250,105750,37750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*157 (SaComponent
uid 39597,0
optionalChildren [
*158 (CptPort
uid 39572,0
optionalChildren [
*159 (FFT
pts [
"110750,59000"
"110000,59375"
"110000,58625"
]
uid 39576,0
ro 90
va (VaSet
vasetType 1
fg "45824,65280,45824"
lineColor "0,32896,0"
lineWidth 2
)
xt "110000,58625,110750,59375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 39573,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "109250,58625,110000,59375"
)
tg (CPTG
uid 39574,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39575,0
va (VaSet
font "arial,8,0"
)
xt "111000,58500,112300,59500"
st "clk"
blo "111000,59300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_logic"
o 1
suid 1,0
)
)
)
*160 (CptPort
uid 39577,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39578,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129000,55625,129750,56375"
)
tg (CPTG
uid 39579,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39580,0
va (VaSet
font "arial,8,0"
)
xt "121100,55500,128000,56500"
st "cnt : (width_g-1:0)"
ju 2
blo "128000,56300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "cnt"
t "std_logic_vector"
b "(width_g-1 downto 0)"
o 6
suid 2,0
)
)
)
*161 (CptPort
uid 39581,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39582,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "109250,55625,110000,56375"
)
tg (CPTG
uid 39583,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39584,0
va (VaSet
font "arial,8,0"
)
xt "111000,55500,120100,56500"
st "modulus : (width_g-1:0)"
blo "111000,56300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "modulus"
t "std_logic_vector"
b "(width_g-1 downto 0)"
o 4
suid 3,0
)
)
)
*162 (CptPort
uid 39585,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39586,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "109250,57625,110000,58375"
)
tg (CPTG
uid 39587,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39588,0
va (VaSet
font "arial,8,0"
)
xt "111000,57500,113100,58500"
st "reset"
blo "111000,58300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_logic"
o 2
suid 4,0
)
)
)
*163 (CptPort
uid 39589,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39590,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "109250,56625,110000,57375"
)
tg (CPTG
uid 39591,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39592,0
va (VaSet
font "arial,8,0"
)
xt "111000,56500,113600,57500"
st "enable"
blo "111000,57300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_logic"
o 3
suid 6,0
)
)
)
*164 (CptPort
uid 39593,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39594,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129000,57625,129750,58375"
)
tg (CPTG
uid 39595,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39596,0
va (VaSet
font "arial,8,0"
)
xt "125600,57500,128000,58500"
st "cnt_tc"
ju 2
blo "128000,58300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "cnt_tc"
t "std_logic"
o 5
suid 7,0
)
)
)
]
shape (Rectangle
uid 39598,0
va (VaSet
vasetType 1
fg "45824,65280,45824"
lineColor "0,32896,0"
lineWidth 2
)
xt "110000,55000,129000,61000"
)
oxt "15000,19000,36000,25000"
ttg (MlTextGroup
uid 39599,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*165 (Text
uid 39600,0
va (VaSet
font "arial,8,1"
)
xt "115250,58000,123850,59000"
st "axi_mst_sbus_bridge"
blo "115250,58800"
tm "BdLibraryNameMgr"
)
*166 (Text
uid 39601,0
va (VaSet
font "arial,8,1"
)
xt "115250,59000,121750,60000"
st "cnt_modulus_c"
blo "115250,59800"
tm "CptNameMgr"
)
*167 (Text
uid 39602,0
va (VaSet
font "arial,8,1"
)
xt "115250,60000,117050,61000"
st "U_8"
blo "115250,60800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 39603,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 39604,0
text (MLText
uid 39605,0
va (VaSet
font "Courier New,8,0"
)
xt "110000,54200,126000,55000"
st "width_g = 32    ( integer )  "
)
header ""
)
elements [
(GiElement
name "width_g"
type "integer"
value "32"
)
]
)
viewicon (ZoomableIcon
uid 39606,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "110250,59250,111750,60750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*168 (SaComponent
uid 39632,0
optionalChildren [
*169 (CptPort
uid 39607,0
optionalChildren [
*170 (FFT
pts [
"110750,68000"
"110000,68375"
"110000,67625"
]
uid 39611,0
ro 90
va (VaSet
vasetType 1
fg "45824,65280,45824"
lineColor "0,32896,0"
lineWidth 2
)
xt "110000,67625,110750,68375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 39608,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "109250,67625,110000,68375"
)
tg (CPTG
uid 39609,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39610,0
va (VaSet
font "arial,8,0"
)
xt "111000,67500,112300,68500"
st "clk"
blo "111000,68300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_logic"
o 1
suid 1,0
)
)
)
*171 (CptPort
uid 39612,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39613,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129000,64625,129750,65375"
)
tg (CPTG
uid 39614,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39615,0
va (VaSet
font "arial,8,0"
)
xt "121100,64500,128000,65500"
st "cnt : (width_g-1:0)"
ju 2
blo "128000,65300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "cnt"
t "std_logic_vector"
b "(width_g-1 downto 0)"
o 6
suid 2,0
)
)
)
*172 (CptPort
uid 39616,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39617,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "109250,64625,110000,65375"
)
tg (CPTG
uid 39618,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39619,0
va (VaSet
font "arial,8,0"
)
xt "111000,64500,120100,65500"
st "modulus : (width_g-1:0)"
blo "111000,65300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "modulus"
t "std_logic_vector"
b "(width_g-1 downto 0)"
o 4
suid 3,0
)
)
)
*173 (CptPort
uid 39620,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39621,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "109250,66625,110000,67375"
)
tg (CPTG
uid 39622,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39623,0
va (VaSet
font "arial,8,0"
)
xt "111000,66500,113100,67500"
st "reset"
blo "111000,67300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_logic"
o 2
suid 4,0
)
)
)
*174 (CptPort
uid 39624,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39625,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "109250,65625,110000,66375"
)
tg (CPTG
uid 39626,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39627,0
va (VaSet
font "arial,8,0"
)
xt "111000,65500,113600,66500"
st "enable"
blo "111000,66300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_logic"
o 3
suid 6,0
)
)
)
*175 (CptPort
uid 39628,0
ps "OnEdgeStrategy"
shape (Triangle
uid 39629,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129000,66625,129750,67375"
)
tg (CPTG
uid 39630,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 39631,0
va (VaSet
font "arial,8,0"
)
xt "125600,66500,128000,67500"
st "cnt_tc"
ju 2
blo "128000,67300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "cnt_tc"
t "std_logic"
o 5
suid 7,0
)
)
)
]
shape (Rectangle
uid 39633,0
va (VaSet
vasetType 1
fg "45824,65280,45824"
lineColor "0,32896,0"
lineWidth 2
)
xt "110000,64000,129000,70000"
)
oxt "15000,19000,36000,25000"
ttg (MlTextGroup
uid 39634,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*176 (Text
uid 39635,0
va (VaSet
font "arial,8,1"
)
xt "115250,67000,123850,68000"
st "axi_mst_sbus_bridge"
blo "115250,67800"
tm "BdLibraryNameMgr"
)
*177 (Text
uid 39636,0
va (VaSet
font "arial,8,1"
)
xt "115250,68000,121750,69000"
st "cnt_modulus_c"
blo "115250,68800"
tm "CptNameMgr"
)
*178 (Text
uid 39637,0
va (VaSet
font "arial,8,1"
)
xt "115250,69000,117050,70000"
st "U_9"
blo "115250,69800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 39638,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 39639,0
text (MLText
uid 39640,0
va (VaSet
font "Courier New,8,0"
)
xt "110000,63200,126000,64000"
st "width_g = 32    ( integer )  "
)
header ""
)
elements [
(GiElement
name "width_g"
type "integer"
value "32"
)
]
)
viewicon (ZoomableIcon
uid 39641,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "110250,68250,111750,69750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*179 (Net
uid 40260,0
decl (Decl
n "reg10"
t "std_logic_vector"
b "(31 downto 0)"
o 73
suid 466,0
)
declText (MLText
uid 40261,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,28000,-2200"
st "signal reg10                     : std_logic_vector(31 downto 0)"
)
)
*180 (Net
uid 40262,0
decl (Decl
n "reg11"
t "std_logic_vector"
b "(31 downto 0)"
o 74
suid 467,0
)
declText (MLText
uid 40263,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,28000,-2200"
st "signal reg11                     : std_logic_vector(31 downto 0)"
)
)
*181 (Net
uid 41813,0
lang 11
decl (Decl
n "xfer_cycle_modulus"
t "std_logic_vector"
b "(31 downto 0)"
o 95
suid 468,0
)
declText (MLText
uid 41814,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,28000,-2200"
st "signal xfer_cycle_modulus        : std_logic_vector(31 downto 0)"
)
)
*182 (Net
uid 41815,0
lang 11
decl (Decl
n "xfer_cnt_enable"
t "std_logic"
o 94
suid 469,0
)
declText (MLText
uid 41816,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,18000,-2200"
st "signal xfer_cnt_enable           : std_logic"
)
)
*183 (PortIoIn
uid 41825,0
shape (CompositeShape
uid 41826,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 41827,0
sl 0
ro 270
xt "134000,49625,135500,50375"
)
(Line
uid 41828,0
sl 0
ro 270
xt "135500,50000,136000,50000"
pts [
"135500,50000"
"136000,50000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41829,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 41830,0
va (VaSet
font "arial,8,0"
)
xt "127500,49500,133000,50500"
st "xfer_sync_ext"
ju 2
blo "133000,50300"
tm "WireNameMgr"
)
)
)
*184 (Net
uid 41833,0
decl (Decl
n "xfer_sync_int"
t "std_logic"
o 113
suid 472,0
)
declText (MLText
uid 41834,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,18000,-2200"
st "signal xfer_sync_int             : std_logic"
)
)
*185 (Net
uid 41855,0
decl (Decl
n "xfer_sync_ext"
t "std_logic"
o 15
suid 475,0
)
declText (MLText
uid 41856,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,14000,-2200"
st "xfer_sync_ext             : std_logic"
)
)
*186 (Net
uid 41857,0
decl (Decl
n "xfer_select"
t "std_logic_vector"
b "(1 downto 0)"
o 111
suid 476,0
)
declText (MLText
uid 41858,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,27500,-2200"
st "signal xfer_select               : std_logic_vector(1 downto 0)"
)
)
*187 (Net
uid 41863,0
lang 11
decl (Decl
n "timer0_cycle_modulus"
t "std_logic_vector"
b "(31 downto 0)"
o 89
suid 477,0
)
declText (MLText
uid 41864,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,28000,-2200"
st "signal timer0_cycle_modulus      : std_logic_vector(31 downto 0)"
)
)
*188 (Net
uid 41865,0
lang 11
decl (Decl
n "timer0_cnt_enable"
t "std_logic"
o 88
suid 478,0
)
declText (MLText
uid 41866,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,18000,-2200"
st "signal timer0_cnt_enable         : std_logic"
)
)
*189 (SaComponent
uid 41869,0
optionalChildren [
*190 (CptPort
uid 41879,0
optionalChildren [
*191 (FFT
pts [
"110750,76000"
"110000,76375"
"110000,75625"
]
uid 41883,0
ro 90
va (VaSet
vasetType 1
fg "45824,65280,45824"
lineColor "0,32896,0"
lineWidth 2
)
xt "110000,75625,110750,76375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 41880,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "109250,75625,110000,76375"
)
tg (CPTG
uid 41881,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 41882,0
va (VaSet
font "arial,8,0"
)
xt "111000,75500,112300,76500"
st "clk"
blo "111000,76300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*192 (CptPort
uid 41884,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41885,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129000,72625,129750,73375"
)
tg (CPTG
uid 41886,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 41887,0
va (VaSet
font "arial,8,0"
)
xt "121100,72500,128000,73500"
st "cnt : (width_g-1:0)"
ju 2
blo "128000,73300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "cnt"
t "std_logic_vector"
b "(width_g-1 downto 0)"
o 6
)
)
)
*193 (CptPort
uid 41888,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41889,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "109250,72625,110000,73375"
)
tg (CPTG
uid 41890,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 41891,0
va (VaSet
font "arial,8,0"
)
xt "111000,72500,120100,73500"
st "modulus : (width_g-1:0)"
blo "111000,73300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "modulus"
t "std_logic_vector"
b "(width_g-1 downto 0)"
o 4
)
)
)
*194 (CptPort
uid 41892,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41893,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "109250,74625,110000,75375"
)
tg (CPTG
uid 41894,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 41895,0
va (VaSet
font "arial,8,0"
)
xt "111000,74500,113100,75500"
st "reset"
blo "111000,75300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "reset"
t "std_logic"
o 2
)
)
)
*195 (CptPort
uid 41896,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41897,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "109250,73625,110000,74375"
)
tg (CPTG
uid 41898,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 41899,0
va (VaSet
font "arial,8,0"
)
xt "111000,73500,113600,74500"
st "enable"
blo "111000,74300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "enable"
t "std_logic"
o 3
)
)
)
*196 (CptPort
uid 41900,0
ps "OnEdgeStrategy"
shape (Triangle
uid 41901,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "129000,74625,129750,75375"
)
tg (CPTG
uid 41902,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 41903,0
va (VaSet
font "arial,8,0"
)
xt "125600,74500,128000,75500"
st "cnt_tc"
ju 2
blo "128000,75300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "cnt_tc"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 41870,0
va (VaSet
vasetType 1
fg "45824,65280,45824"
lineColor "0,32896,0"
lineWidth 2
)
xt "110000,72000,129000,78000"
)
oxt "15000,19000,36000,25000"
ttg (MlTextGroup
uid 41871,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*197 (Text
uid 41872,0
va (VaSet
font "arial,8,1"
)
xt "115250,75000,123850,76000"
st "axi_mst_sbus_bridge"
blo "115250,75800"
tm "BdLibraryNameMgr"
)
*198 (Text
uid 41873,0
va (VaSet
font "arial,8,1"
)
xt "115250,76000,121750,77000"
st "cnt_modulus_c"
blo "115250,76800"
tm "CptNameMgr"
)
*199 (Text
uid 41874,0
va (VaSet
font "arial,8,1"
)
xt "115250,77000,117450,78000"
st "U_10"
blo "115250,77800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 41875,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 41876,0
text (MLText
uid 41877,0
va (VaSet
font "Courier New,8,0"
)
xt "110000,71200,126000,72000"
st "width_g = 32    ( integer )  "
)
header ""
)
elements [
(GiElement
name "width_g"
type "integer"
value "32"
)
]
)
viewicon (ZoomableIcon
uid 41878,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "110250,76250,111750,77750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*200 (Net
uid 41940,0
lang 11
decl (Decl
n "timer1_cycle_modulus"
t "std_logic_vector"
b "(31 downto 0)"
o 92
suid 481,0
)
declText (MLText
uid 41941,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,28000,-2200"
st "signal timer1_cycle_modulus      : std_logic_vector(31 downto 0)"
)
)
*201 (Net
uid 41942,0
lang 11
decl (Decl
n "timer1_cnt_enable"
t "std_logic"
o 91
suid 482,0
)
declText (MLText
uid 41943,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,18000,-2200"
st "signal timer1_cnt_enable         : std_logic"
)
)
*202 (PortIoOut
uid 42098,0
shape (CompositeShape
uid 42099,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 42100,0
sl 0
ro 270
xt "35500,127625,37000,128375"
)
(Line
uid 42101,0
sl 0
ro 270
xt "35000,128000,35500,128000"
pts [
"35000,128000"
"35500,128000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 42102,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42103,0
va (VaSet
font "arial,8,0"
)
xt "38000,127500,41900,128500"
st "fifo_rdata"
blo "38000,128300"
tm "WireNameMgr"
)
)
)
*203 (PortIoIn
uid 42110,0
shape (CompositeShape
uid 42111,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 42112,0
sl 0
ro 90
xt "35500,128625,37000,129375"
)
(Line
uid 42113,0
sl 0
ro 90
xt "35000,129000,35500,129000"
pts [
"35500,129000"
"35000,129000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 42114,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42115,0
va (VaSet
font "arial,8,0"
)
xt "38000,128500,40500,129500"
st "fifo_rd"
blo "38000,129300"
tm "WireNameMgr"
)
)
)
*204 (PortIoOut
uid 42122,0
shape (CompositeShape
uid 42123,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 42124,0
sl 0
ro 270
xt "35500,131625,37000,132375"
)
(Line
uid 42125,0
sl 0
ro 270
xt "35000,132000,35500,132000"
pts [
"35000,132000"
"35500,132000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 42126,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42127,0
va (VaSet
font "arial,8,0"
)
xt "38000,131500,42700,132500"
st "fifo_rd_size"
blo "38000,132300"
tm "WireNameMgr"
)
)
)
*205 (Net
uid 42128,0
lang 2
decl (Decl
n "fifo_rd_size"
t "std_logic_vector"
b "(15 downto 0)"
o 20
suid 486,0
)
declText (MLText
uid 42129,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,24500,-2200"
st "fifo_rd_size              : std_logic_vector(15 downto 0)"
)
)
*206 (PortIoIn
uid 42136,0
shape (CompositeShape
uid 42137,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 42138,0
sl 0
ro 90
xt "35500,140625,37000,141375"
)
(Line
uid 42139,0
sl 0
ro 90
xt "35000,141000,35500,141000"
pts [
"35500,141000"
"35000,141000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 42140,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42141,0
va (VaSet
font "arial,8,0"
)
xt "38000,140500,42200,141500"
st "fifo_wdata"
blo "38000,141300"
tm "WireNameMgr"
)
)
)
*207 (Net
uid 42142,0
lang 2
decl (Decl
n "fifo_rdata"
t "std_logic_vector"
b "(63 downto 0)"
o 21
suid 488,0
)
declText (MLText
uid 42143,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,24500,-2200"
st "fifo_rdata                : std_logic_vector(63 downto 0)"
)
)
*208 (Net
uid 42144,0
lang 2
decl (Decl
n "fifo_rd"
t "std_logic"
o 4
suid 489,0
)
declText (MLText
uid 42145,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,14000,-2200"
st "fifo_rd                   : std_logic"
)
)
*209 (Net
uid 42146,0
lang 2
decl (Decl
n "fifo_wdata"
t "std_logic_vector"
b "(63 downto 0)"
o 6
suid 490,0
)
declText (MLText
uid 42147,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,24500,-2200"
st "fifo_wdata                : std_logic_vector(63 downto 0)"
)
)
*210 (PortIoIn
uid 42154,0
shape (CompositeShape
uid 42155,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 42156,0
sl 0
ro 90
xt "35500,141625,37000,142375"
)
(Line
uid 42157,0
sl 0
ro 90
xt "35000,142000,35500,142000"
pts [
"35500,142000"
"35000,142000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 42158,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42159,0
va (VaSet
font "arial,8,0"
)
xt "38000,141500,40800,142500"
st "fifo_we"
blo "38000,142300"
tm "WireNameMgr"
)
)
)
*211 (Net
uid 42160,0
lang 2
decl (Decl
n "fifo_we"
t "std_logic"
o 7
suid 492,0
)
declText (MLText
uid 42161,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,14000,-2200"
st "fifo_we                   : std_logic"
)
)
*212 (PortIoOut
uid 42168,0
shape (CompositeShape
uid 42169,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 42170,0
sl 0
ro 270
xt "35500,144625,37000,145375"
)
(Line
uid 42171,0
sl 0
ro 270
xt "35000,145000,35500,145000"
pts [
"35000,145000"
"35500,145000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 42172,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42173,0
va (VaSet
font "arial,8,0"
)
xt "38000,144500,42900,145500"
st "fifo_wr_size"
blo "38000,145300"
tm "WireNameMgr"
)
)
)
*213 (Net
uid 42188,0
decl (Decl
n "xfer_fifo_size"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 98
suid 495,0
)
declText (MLText
uid 42189,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,28000,-2200"
st "signal xfer_fifo_size            : std_logic_vector(31 DOWNTO 0)"
)
)
*214 (Net
uid 42192,0
decl (Decl
n "xfer_loopback"
t "std_logic"
o 101
suid 497,0
)
declText (MLText
uid 42193,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,18000,-2200"
st "signal xfer_loopback             : std_logic"
)
)
*215 (Net
uid 42222,0
decl (Decl
n "xfer_read"
t "std_logic"
o 110
suid 501,0
)
declText (MLText
uid 42223,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,18000,-2200"
st "signal xfer_read                 : std_logic"
)
)
*216 (SaComponent
uid 42310,0
optionalChildren [
*217 (CptPort
uid 42226,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42227,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,105625,14000,106375"
)
tg (CPTG
uid 42228,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42229,0
va (VaSet
font "arial,8,0"
)
xt "15000,105500,16400,106500"
st "clk"
blo "15000,106300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 3
suid 40,0
)
)
)
*218 (CptPort
uid 42230,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42231,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,92625,14000,93375"
)
tg (CPTG
uid 42232,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42233,0
va (VaSet
font "arial,8,0"
)
xt "15000,92500,20400,93500"
st "INIT_AXI_RX"
blo "15000,93300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "INIT_AXI_RX"
t "std_logic"
prec "-- Users to add ports here

-- User ports ends
-- Do not modify the ports beyond this line

-- Initiate AXI transactions"
preAdd 0
posAdd 0
o 24
suid 41,0
)
)
)
*219 (CptPort
uid 42234,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42235,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,91625,14000,92375"
)
tg (CPTG
uid 42236,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42237,0
va (VaSet
font "arial,8,0"
)
xt "15000,91500,20300,92500"
st "INIT_AXI_TX"
blo "15000,92300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "INIT_AXI_TX"
t "std_logic"
prec "-- Users to add ports here

-- User ports ends
-- Do not modify the ports beyond this line

-- Initiate AXI transactions"
preAdd 0
posAdd 0
o 25
suid 42,0
)
)
)
*220 (CptPort
uid 42238,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42239,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,97625,14000,98375"
)
tg (CPTG
uid 42240,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42241,0
va (VaSet
font "arial,8,0"
)
xt "15000,97500,21600,98500"
st "no_of_bursts_req"
blo "15000,98300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "no_of_bursts_req"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 28
suid 43,0
)
)
)
*221 (CptPort
uid 42242,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42243,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,104625,14000,105375"
)
tg (CPTG
uid 42244,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42245,0
va (VaSet
font "arial,8,0"
)
xt "15000,104500,17100,105500"
st "reset"
blo "15000,105300"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_logic"
o 9
suid 46,0
)
)
)
*222 (CptPort
uid 42246,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42247,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,95625,14000,96375"
)
tg (CPTG
uid 42248,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42249,0
va (VaSet
font "arial,8,0"
)
xt "15000,95500,19800,96500"
st "RXN_DONE"
blo "15000,96300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "RXN_DONE"
t "std_logic"
prec "-- Asserts when transaction is complete"
preAdd 0
posAdd 0
o 1
suid 47,0
)
)
)
*223 (CptPort
uid 42254,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42255,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,94625,14000,95375"
)
tg (CPTG
uid 42256,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42257,0
va (VaSet
font "arial,8,0"
)
xt "15000,94500,19700,95500"
st "TXN_DONE"
blo "15000,95300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "TXN_DONE"
t "std_logic"
prec "-- Asserts when transaction is complete"
preAdd 0
posAdd 0
o 2
suid 49,0
)
)
)
*224 (CptPort
uid 42262,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42263,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,104625,38750,105375"
)
tg (CPTG
uid 42264,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42265,0
va (VaSet
font "arial,8,0"
)
xt "30900,104500,37000,105500"
st "xfer_num_reset"
ju 2
blo "37000,105300"
)
)
thePort (LogicalPort
decl (Decl
n "xfer_num_reset"
t "std_logic"
o 15
suid 55,0
)
)
)
*225 (CptPort
uid 42266,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42267,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,91625,38750,92375"
)
tg (CPTG
uid 42268,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42269,0
va (VaSet
font "arial,8,0"
)
xt "33900,91500,37000,92500"
st "xfer_init"
ju 2
blo "37000,92300"
)
)
thePort (LogicalPort
decl (Decl
n "xfer_init"
t "std_logic"
o 13
suid 56,0
)
)
)
*226 (CptPort
uid 42270,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42271,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,103625,38750,104375"
)
tg (CPTG
uid 42272,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42273,0
va (VaSet
font "arial,8,0"
)
xt "33600,103500,37000,104500"
st "loopback"
ju 2
blo "37000,104300"
)
)
thePort (LogicalPort
decl (Decl
n "loopback"
t "std_logic"
o 6
suid 57,0
)
)
)
*227 (CptPort
uid 42274,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42275,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,92625,38750,93375"
)
tg (CPTG
uid 42276,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42277,0
va (VaSet
font "arial,8,0"
)
xt "32300,92500,37000,93500"
st "xfer_enable"
ju 2
blo "37000,93300"
)
)
thePort (LogicalPort
decl (Decl
n "xfer_enable"
t "std_logic"
o 12
suid 58,0
)
)
)
*228 (CptPort
uid 42278,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42279,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,90625,38750,91375"
)
tg (CPTG
uid 42280,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42281,0
va (VaSet
font "arial,8,0"
)
xt "33300,90500,37000,91500"
st "xfer_done"
ju 2
blo "37000,91300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "xfer_done"
t "std_logic"
o 30
suid 59,0
)
)
)
*229 (CptPort
uid 42294,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42295,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,105625,38750,106375"
)
tg (CPTG
uid 42296,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42297,0
va (VaSet
font "arial,8,0"
)
xt "31100,105500,37000,106500"
st "xfer_rd_num_o"
ju 2
blo "37000,106300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "xfer_rd_num_o"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 31
suid 67,0
)
)
)
*230 (CptPort
uid 42302,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42303,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,97625,38750,98375"
)
tg (CPTG
uid 42304,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42305,0
va (VaSet
font "arial,8,0"
)
xt "33900,97500,37000,98500"
st "xfer_we"
ju 2
blo "37000,98300"
)
)
thePort (LogicalPort
decl (Decl
n "xfer_we"
t "std_logic"
o 21
suid 69,0
)
)
)
*231 (CptPort
uid 42306,0
ps "OnEdgeStrategy"
shape (Triangle
uid 42307,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,98625,38750,99375"
)
tg (CPTG
uid 42308,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 42309,0
va (VaSet
font "arial,8,0"
)
xt "34200,98500,37000,99500"
st "xfer_rd"
ju 2
blo "37000,99300"
)
)
thePort (LogicalPort
decl (Decl
n "xfer_rd"
t "std_logic"
o 16
suid 70,0
)
)
)
*232 (CptPort
uid 44955,0
ps "OnEdgeStrategy"
shape (Triangle
uid 44956,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,99625,38750,100375"
)
tg (CPTG
uid 44957,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 44958,0
va (VaSet
font "arial,8,0"
)
xt "32400,99500,37000,100500"
st "xfer_rd_init"
ju 2
blo "37000,100300"
)
)
thePort (LogicalPort
decl (Decl
n "xfer_rd_init"
t "std_logic"
o 18
suid 71,0
)
)
)
*233 (CptPort
uid 44959,0
ps "OnEdgeStrategy"
shape (Triangle
uid 44960,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,100625,38750,101375"
)
tg (CPTG
uid 44961,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 44962,0
va (VaSet
font "arial,8,0"
)
xt "32200,100500,37000,101500"
st "xfer_wr_init"
ju 2
blo "37000,101300"
)
)
thePort (LogicalPort
decl (Decl
n "xfer_wr_init"
t "std_logic"
o 23
suid 72,0
)
)
)
*234 (CptPort
uid 44963,0
ps "OnEdgeStrategy"
shape (Triangle
uid 44964,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,101625,38750,102375"
)
tg (CPTG
uid 44965,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 44966,0
va (VaSet
font "arial,8,0"
)
xt "33000,101500,37000,102500"
st "xfer_mode"
ju 2
blo "37000,102300"
)
)
thePort (LogicalPort
decl (Decl
n "xfer_mode"
t "std_logic"
o 14
suid 73,0
)
)
)
*235 (CptPort
uid 45075,0
ps "OnEdgeStrategy"
shape (Triangle
uid 45076,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,95625,38750,96375"
)
tg (CPTG
uid 45077,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 45078,0
va (VaSet
font "arial,8,0"
)
xt "28300,95500,37000,96500"
st "xfer_rd_base_address"
ju 2
blo "37000,96300"
)
)
thePort (LogicalPort
decl (Decl
n "xfer_rd_base_address"
t "std_logic_vector"
b "(31 downto 0)"
o 17
suid 75,0
)
)
)
*236 (CptPort
uid 45079,0
ps "OnEdgeStrategy"
shape (Triangle
uid 45080,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,94625,38750,95375"
)
tg (CPTG
uid 45081,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 45082,0
va (VaSet
font "arial,8,0"
)
xt "28100,94500,37000,95500"
st "xfer_wr_base_address"
ju 2
blo "37000,95300"
)
)
thePort (LogicalPort
decl (Decl
n "xfer_wr_base_address"
t "std_logic_vector"
b "(31 downto 0)"
o 22
suid 52,0
)
)
)
*237 (CptPort
uid 45091,0
ps "OnEdgeStrategy"
shape (Triangle
uid 45092,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,98625,14000,99375"
)
tg (CPTG
uid 45093,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 45094,0
va (VaSet
font "arial,8,0"
)
xt "15000,98500,25400,99500"
st "target_slave_base_address"
blo "15000,99300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "target_slave_base_address"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 29
suid 48,0
)
)
)
*238 (CptPort
uid 45095,0
ps "OnEdgeStrategy"
shape (Triangle
uid 45096,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,114625,38750,115375"
)
tg (CPTG
uid 45097,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 45098,0
va (VaSet
font "arial,8,0"
)
xt "31500,114500,37000,115500"
st "rd_continuous"
ju 2
blo "37000,115300"
)
)
thePort (LogicalPort
decl (Decl
n "rd_continuous"
t "std_logic"
o 7
suid 77,0
)
)
)
*239 (CptPort
uid 45103,0
ps "OnEdgeStrategy"
shape (Triangle
uid 45104,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,113625,38750,114375"
)
tg (CPTG
uid 45105,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 45106,0
va (VaSet
font "arial,8,0"
)
xt "31300,113500,37000,114500"
st "wr_continuous"
ju 2
blo "37000,114300"
)
)
thePort (LogicalPort
decl (Decl
n "wr_continuous"
t "std_logic"
o 10
suid 68,0
)
)
)
*240 (CptPort
uid 45111,0
ps "OnEdgeStrategy"
shape (Triangle
uid 45112,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,116625,38750,117375"
)
tg (CPTG
uid 45113,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 45114,0
va (VaSet
font "arial,8,0"
)
xt "32800,116500,37000,117500"
st "fifo_rd_ptr"
ju 2
blo "37000,117300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "fifo_rd_ptr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 26
suid 79,0
)
)
)
*241 (CptPort
uid 45115,0
ps "OnEdgeStrategy"
shape (Triangle
uid 45116,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,117625,38750,118375"
)
tg (CPTG
uid 45117,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 45118,0
va (VaSet
font "arial,8,0"
)
xt "32600,117500,37000,118500"
st "fifo_wr_ptr"
ju 2
blo "37000,118300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "fifo_wr_ptr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 27
suid 65,0
)
)
)
*242 (CptPort
uid 45119,0
ps "OnEdgeStrategy"
shape (Triangle
uid 45120,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,108625,38750,109375"
)
tg (CPTG
uid 45121,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 45122,0
va (VaSet
font "arial,8,0"
)
xt "32300,108500,37000,109500"
st "fifo_rd_size"
ju 2
blo "37000,109300"
)
)
thePort (LogicalPort
decl (Decl
n "fifo_rd_size"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 4
suid 78,0
)
)
)
*243 (CptPort
uid 45123,0
ps "OnEdgeStrategy"
shape (Triangle
uid 45124,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,107625,38750,108375"
)
tg (CPTG
uid 45125,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 45126,0
va (VaSet
font "arial,8,0"
)
xt "32100,107500,37000,108500"
st "fifo_wr_size"
ju 2
blo "37000,108300"
)
)
thePort (LogicalPort
decl (Decl
n "fifo_wr_size"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 5
suid 64,0
)
)
)
*244 (CptPort
uid 45127,0
ps "OnEdgeStrategy"
shape (Triangle
uid 45128,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,111625,38750,112375"
)
tg (CPTG
uid 45129,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 45130,0
va (VaSet
font "arial,8,0"
)
xt "32100,111500,37000,112500"
st "rd_snapshot"
ju 2
blo "37000,112300"
)
)
thePort (LogicalPort
decl (Decl
n "rd_snapshot"
t "std_logic"
o 8
suid 80,0
)
)
)
*245 (CptPort
uid 45131,0
ps "OnEdgeStrategy"
shape (Triangle
uid 45132,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,110625,38750,111375"
)
tg (CPTG
uid 45133,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 45134,0
va (VaSet
font "arial,8,0"
)
xt "31900,110500,37000,111500"
st "wr_snapshot"
ju 2
blo "37000,111300"
)
)
thePort (LogicalPort
decl (Decl
n "wr_snapshot"
t "std_logic"
o 11
suid 66,0
)
)
)
*246 (CptPort
uid 45135,0
ps "OnEdgeStrategy"
shape (Triangle
uid 45136,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,121625,38750,122375"
)
tg (CPTG
uid 45137,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 45138,0
va (VaSet
font "arial,8,0"
)
xt "31700,121500,37000,122500"
st "xfer_rd_reset"
ju 2
blo "37000,122300"
)
)
thePort (LogicalPort
decl (Decl
n "xfer_rd_reset"
t "std_logic"
o 19
suid 74,0
)
)
)
*247 (CptPort
uid 45139,0
ps "OnEdgeStrategy"
shape (Triangle
uid 45140,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,120625,38750,121375"
)
tg (CPTG
uid 45141,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 45142,0
va (VaSet
font "arial,8,0"
)
xt "31500,120500,37000,121500"
st "xfer_wr_reset"
ju 2
blo "37000,121300"
)
)
thePort (LogicalPort
decl (Decl
n "xfer_wr_reset"
t "std_logic"
o 20
suid 81,0
)
)
)
]
shape (Rectangle
uid 42311,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "14000,90000,38000,124000"
)
oxt "15000,15000,39000,33000"
ttg (MlTextGroup
uid 42312,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*248 (Text
uid 42313,0
va (VaSet
font "arial,8,1"
)
xt "19900,103500,28500,104500"
st "axi_mst_sbus_bridge"
blo "19900,104300"
tm "BdLibraryNameMgr"
)
*249 (Text
uid 42314,0
va (VaSet
font "arial,8,1"
)
xt "19900,104500,25100,105500"
st "axi_xfer_ctrl"
blo "19900,105300"
tm "CptNameMgr"
)
*250 (Text
uid 42315,0
va (VaSet
font "arial,8,1"
)
xt "19900,105500,21700,106500"
st "U_1"
blo "19900,106300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 42316,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 42317,0
text (MLText
uid 42318,0
va (VaSet
font "Courier New,8,0"
)
xt "-4500,88300,-4500,88300"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 42319,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "14250,122250,15750,123750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*251 (Net
uid 42976,0
decl (Decl
n "threshold"
t "std_logic_vector"
b "(15 downto 0)"
o 86
suid 504,0
)
declText (MLText
uid 42977,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,28000,-2200"
st "signal threshold                 : std_logic_vector(15 downto 0)"
)
)
*252 (HdlText
uid 44406,0
optionalChildren [
*253 (EmbeddedText
uid 44412,0
commentText (CommentText
uid 44413,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 44414,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "54000,156000,82000,160000"
)
oxt "0,0,18000,5000"
text (MLText
uid 44415,0
va (VaSet
font "arial,8,0"
)
xt "54200,156200,82100,160200"
st "
threshold <= fifo_threshold;--X\"0010\"; 
xfer_rd_en <= xfer_read and xfer_rd_continuous and xfer_enable;    
xfer_wr_en <= xfer_write and xfer_wr_continuous and xfer_enable;                            
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4000
visibleWidth 28000
)
)
)
]
shape (Rectangle
uid 44407,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "54000,152000,63000,156000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 44408,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*254 (Text
uid 44409,0
va (VaSet
font "arial,8,1"
)
xt "57150,153000,58850,154000"
st "eb1"
blo "57150,153800"
tm "HdlTextNameMgr"
)
*255 (Text
uid 44410,0
va (VaSet
font "arial,8,1"
)
xt "57150,154000,57950,155000"
st "1"
blo "57150,154800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 44411,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "54250,154250,55750,155750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*256 (Net
uid 44432,0
decl (Decl
n "xfer_rd_en"
t "std_logic"
o 106
suid 508,0
)
declText (MLText
uid 44433,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,18000,-2200"
st "signal xfer_rd_en                : std_logic"
)
)
*257 (Net
uid 44448,0
decl (Decl
n "xfer_sync_autoread"
t "std_logic"
o 112
suid 511,0
)
declText (MLText
uid 44449,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,18000,-2200"
st "signal xfer_sync_autoread        : std_logic"
)
)
*258 (SaComponent
uid 44809,0
optionalChildren [
*259 (CptPort
uid 44777,0
ps "OnEdgeStrategy"
shape (Triangle
uid 44778,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,148625,53000,149375"
)
tg (CPTG
uid 44779,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 44780,0
va (VaSet
font "arial,8,0"
)
xt "54000,148500,55400,149500"
st "clk"
blo "54000,149300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 7,0
)
)
)
*260 (CptPort
uid 44781,0
ps "OnEdgeStrategy"
shape (Triangle
uid 44782,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,128625,69750,129375"
)
tg (CPTG
uid 44783,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 44784,0
va (VaSet
font "arial,8,0"
)
xt "65500,128500,68000,129500"
st "fifo_rd"
ju 2
blo "68000,129300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "fifo_rd"
t "std_logic"
o 2
suid 8,0
)
)
)
*261 (CptPort
uid 44785,0
ps "OnEdgeStrategy"
shape (Triangle
uid 44786,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,130625,53000,131375"
)
tg (CPTG
uid 44787,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 44788,0
va (VaSet
font "arial,8,0"
)
xt "54000,130500,58700,131500"
st "fifo_rd_size"
blo "54000,131300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "fifo_rd_size"
t "std_logic_vector"
b "(15 downto 0)"
o 4
suid 9,0
)
)
)
*262 (CptPort
uid 44789,0
ps "OnEdgeStrategy"
shape (Triangle
uid 44790,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,147625,53000,148375"
)
tg (CPTG
uid 44791,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 44792,0
va (VaSet
font "arial,8,0"
)
xt "54000,147500,56100,148500"
st "reset"
blo "54000,148300"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_logic"
o 7
suid 10,0
)
)
)
*263 (CptPort
uid 44793,0
ps "OnEdgeStrategy"
shape (Triangle
uid 44794,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,128625,53000,129375"
)
tg (CPTG
uid 44795,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 44796,0
va (VaSet
font "arial,8,0"
)
xt "54000,128500,57500,129500"
st "threshold"
blo "54000,129300"
)
)
thePort (LogicalPort
decl (Decl
n "threshold"
t "std_logic_vector"
b "(15 downto 0)"
o 8
suid 11,0
)
)
)
*264 (CptPort
uid 44797,0
ps "OnEdgeStrategy"
shape (Triangle
uid 44798,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,136625,53000,137375"
)
tg (CPTG
uid 44799,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 44800,0
va (VaSet
font "arial,8,0"
)
xt "54000,136500,57700,137500"
st "xfer_done"
blo "54000,137300"
)
)
thePort (LogicalPort
decl (Decl
n "xfer_done"
t "std_logic"
o 9
suid 12,0
)
)
)
*265 (CptPort
uid 44805,0
ps "OnEdgeStrategy"
shape (Triangle
uid 44806,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,129625,53000,130375"
)
tg (CPTG
uid 44807,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 44808,0
va (VaSet
font "arial,8,0"
)
xt "54000,129500,58400,130500"
st "xfer_rd_en"
blo "54000,130300"
)
)
thePort (LogicalPort
decl (Decl
n "xfer_rd_en"
t "std_logic"
o 10
suid 14,0
)
)
)
*266 (CptPort
uid 44901,0
ps "OnEdgeStrategy"
shape (Triangle
uid 44902,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,132625,53000,133375"
)
tg (CPTG
uid 44903,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 44904,0
va (VaSet
font "arial,8,0"
)
xt "54000,132500,58900,133500"
st "fifo_wr_size"
blo "54000,133300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "fifo_wr_size"
t "std_logic_vector"
b "(15 downto 0)"
o 6
suid 15,0
)
)
)
*267 (CptPort
uid 44905,0
ps "OnEdgeStrategy"
shape (Triangle
uid 44906,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,129625,69750,130375"
)
tg (CPTG
uid 44907,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 44908,0
va (VaSet
font "arial,8,0"
)
xt "63400,129500,68000,130500"
st "xfer_rd_init"
ju 2
blo "68000,130300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "xfer_rd_init"
t "std_logic"
o 13
suid 13,0
)
)
)
*268 (CptPort
uid 44909,0
ps "OnEdgeStrategy"
shape (Triangle
uid 44910,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,130625,69750,131375"
)
tg (CPTG
uid 44911,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 44912,0
va (VaSet
font "arial,8,0"
)
xt "63200,130500,68000,131500"
st "xfer_wr_init"
ju 2
blo "68000,131300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "xfer_wr_init"
t "std_logic"
o 14
suid 16,0
)
)
)
*269 (CptPort
uid 44913,0
ps "OnEdgeStrategy"
shape (Triangle
uid 44914,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,133625,53000,134375"
)
tg (CPTG
uid 44915,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 44916,0
va (VaSet
font "arial,8,0"
)
xt "54000,133500,58600,134500"
st "xfer_wr_en"
blo "54000,134300"
)
)
thePort (LogicalPort
decl (Decl
n "xfer_wr_en"
t "std_logic"
o 11
suid 17,0
)
)
)
*270 (CptPort
uid 48874,0
ps "OnEdgeStrategy"
shape (Triangle
uid 48875,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,138625,53000,139375"
)
tg (CPTG
uid 48876,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 48877,0
va (VaSet
font "arial,8,0"
)
xt "54000,138500,58100,139500"
st "fifo_rd_en"
blo "54000,139300"
)
)
thePort (LogicalPort
decl (Decl
n "fifo_rd_en"
t "std_logic"
o 3
suid 18,0
)
)
)
*271 (CptPort
uid 52267,0
ps "OnEdgeStrategy"
shape (Triangle
uid 52268,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,143625,53000,144375"
)
tg (CPTG
uid 52269,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 52270,0
va (VaSet
font "arial,8,0"
)
xt "54000,143500,59100,144500"
st "fifo_wr_flush"
blo "54000,144300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "fifo_wr_flush"
t "std_logic"
o 12
suid 19,0
)
)
)
*272 (CptPort
uid 52283,0
ps "OnEdgeStrategy"
shape (Triangle
uid 52284,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "52250,139625,53000,140375"
)
tg (CPTG
uid 52285,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 52286,0
va (VaSet
font "arial,8,0"
)
xt "54000,139500,58300,140500"
st "fifo_wr_en"
blo "54000,140300"
)
)
thePort (LogicalPort
decl (Decl
n "fifo_wr_en"
t "std_logic"
o 5
suid 20,0
)
)
)
]
shape (Rectangle
uid 44810,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "53000,127000,69000,151000"
)
oxt "15000,6000,29000,16000"
ttg (MlTextGroup
uid 44811,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*273 (Text
uid 44812,0
va (VaSet
font "arial,8,1"
)
xt "59700,146000,68300,147000"
st "axi_mst_sbus_bridge"
blo "59700,146800"
tm "BdLibraryNameMgr"
)
*274 (Text
uid 44813,0
va (VaSet
font "arial,8,1"
)
xt "59700,147000,66300,148000"
st "fifo_stream_ctrl"
blo "59700,147800"
tm "CptNameMgr"
)
*275 (Text
uid 44814,0
va (VaSet
font "arial,8,1"
)
xt "59700,148000,61500,149000"
st "U_6"
blo "59700,148800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 44815,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 44816,0
text (MLText
uid 44817,0
va (VaSet
font "Courier New,8,0"
)
xt "36000,128000,36000,128000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 44818,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "53250,149250,54750,150750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*276 (Net
uid 44925,0
lang 2
decl (Decl
n "fifo_wr_size"
t "std_logic_vector"
b "(15 downto 0)"
o 22
suid 512,0
)
declText (MLText
uid 44926,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,24500,-2200"
st "fifo_wr_size              : std_logic_vector(15 downto 0)"
)
)
*277 (Net
uid 44929,0
decl (Decl
n "xfer_wr_en"
t "std_logic"
o 116
suid 513,0
)
declText (MLText
uid 44930,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,18000,-2200"
st "signal xfer_wr_en                : std_logic"
)
)
*278 (Net
uid 44939,0
decl (Decl
n "xfer_rd_init"
t "std_logic"
o 107
suid 514,0
)
declText (MLText
uid 44940,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,18000,-2200"
st "signal xfer_rd_init              : std_logic"
)
)
*279 (Net
uid 44947,0
decl (Decl
n "xfer_wr_init"
t "std_logic"
o 117
suid 515,0
)
declText (MLText
uid 44948,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,18000,-2200"
st "signal xfer_wr_init              : std_logic"
)
)
*280 (Net
uid 44983,0
decl (Decl
n "xfer_mode"
t "std_logic"
o 102
suid 518,0
)
declText (MLText
uid 44984,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,18000,-2200"
st "signal xfer_mode                 : std_logic"
)
)
*281 (PortIoOut
uid 45017,0
shape (CompositeShape
uid 45018,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 45019,0
sl 0
ro 270
xt "155500,66625,157000,67375"
)
(Line
uid 45020,0
sl 0
ro 270
xt "155000,67000,155500,67000"
pts [
"155000,67000"
"155500,67000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 45021,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 45022,0
va (VaSet
font "arial,8,0"
)
xt "158000,66500,160800,67500"
st "sync_o"
blo "158000,67300"
tm "WireNameMgr"
)
)
)
*282 (Net
uid 45023,0
lang 2
decl (Decl
n "sync_o"
t "std_logic_vector"
b "(C_SYNC_WIDTH-1 downto 0)"
o 26
suid 522,0
)
declText (MLText
uid 45024,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,30500,-2200"
st "sync_o                    : std_logic_vector(C_SYNC_WIDTH-1 downto 0)"
)
)
*283 (PortIoIn
uid 45033,0
shape (CompositeShape
uid 45034,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 45035,0
sl 0
ro 90
xt "155500,74625,157000,75375"
)
(Line
uid 45036,0
sl 0
ro 90
xt "155000,75000,155500,75000"
pts [
"155500,75000"
"155000,75000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 45037,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 45038,0
va (VaSet
font "arial,8,0"
)
xt "158000,74500,160600,75500"
st "sync_i"
blo "158000,75300"
tm "WireNameMgr"
)
)
)
*284 (Net
uid 45039,0
lang 2
decl (Decl
n "sync_i"
t "std_logic_vector"
b "(C_SYNC_WIDTH-1 downto 0)"
o 13
suid 524,0
)
declText (MLText
uid 45040,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,30500,-2200"
st "sync_i                    : std_logic_vector(C_SYNC_WIDTH-1 downto 0)"
)
)
*285 (Net
uid 45063,0
lang 11
decl (Decl
n "timer0"
t "std_logic"
o 87
suid 527,0
)
declText (MLText
uid 45064,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,18000,-2200"
st "signal timer0                    : std_logic"
)
)
*286 (Net
uid 45065,0
lang 11
decl (Decl
n "timer1"
t "std_logic"
o 90
suid 528,0
)
declText (MLText
uid 45066,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,18000,-2200"
st "signal timer1                    : std_logic"
)
)
*287 (PortIoIn
uid 45173,0
shape (CompositeShape
uid 45174,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 45175,0
sl 0
ro 90
xt "69500,120625,71000,121375"
)
(Line
uid 45176,0
sl 0
ro 90
xt "69000,121000,69500,121000"
pts [
"69500,121000"
"69000,121000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 45177,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 45178,0
va (VaSet
font "arial,8,0"
)
xt "72000,120500,77700,121500"
st "fifo_wr_enable"
blo "72000,121300"
tm "WireNameMgr"
)
)
)
*288 (PortIoIn
uid 45185,0
shape (CompositeShape
uid 45186,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 45187,0
sl 0
ro 90
xt "69500,121625,71000,122375"
)
(Line
uid 45188,0
sl 0
ro 90
xt "69000,122000,69500,122000"
pts [
"69500,122000"
"69000,122000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 45189,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 45190,0
va (VaSet
font "arial,8,0"
)
xt "72000,121500,77500,122500"
st "fifo_rd_enable"
blo "72000,122300"
tm "WireNameMgr"
)
)
)
*289 (Net
uid 45201,0
decl (Decl
n "xfer_fifo_rd_ptr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 97
suid 532,0
)
declText (MLText
uid 45202,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,28000,-2200"
st "signal xfer_fifo_rd_ptr          : std_logic_vector(31 DOWNTO 0)"
)
)
*290 (Net
uid 45203,0
decl (Decl
n "xfer_fifo_wr_ptr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 99
suid 533,0
)
declText (MLText
uid 45204,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,28000,-2200"
st "signal xfer_fifo_wr_ptr          : std_logic_vector(31 DOWNTO 0)"
)
)
*291 (Net
uid 45245,0
decl (Decl
n "reg12"
t "std_logic_vector"
b "(31 downto 0)"
o 75
suid 534,0
)
declText (MLText
uid 45246,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,28000,-2200"
st "signal reg12                     : std_logic_vector(31 downto 0)"
)
)
*292 (Net
uid 45247,0
decl (Decl
n "reg13"
t "std_logic_vector"
b "(31 downto 0)"
o 76
suid 535,0
)
declText (MLText
uid 45248,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,28000,-2200"
st "signal reg13                     : std_logic_vector(31 downto 0)"
)
)
*293 (Net
uid 45249,0
decl (Decl
n "reg14"
t "std_logic_vector"
b "(31 downto 0)"
o 77
suid 536,0
)
declText (MLText
uid 45250,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,28000,-2200"
st "signal reg14                     : std_logic_vector(31 downto 0)"
)
)
*294 (Net
uid 45251,0
decl (Decl
n "reg15"
t "std_logic_vector"
b "(31 downto 0)"
o 78
suid 537,0
)
declText (MLText
uid 45252,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,28000,-2200"
st "signal reg15                     : std_logic_vector(31 downto 0)"
)
)
*295 (Net
uid 45269,0
decl (Decl
n "reg16"
t "std_logic_vector"
b "(31 downto 0)"
o 79
suid 538,0
)
declText (MLText
uid 45270,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,28000,-2200"
st "signal reg16                     : std_logic_vector(31 downto 0)"
)
)
*296 (Net
uid 45271,0
decl (Decl
n "reg17"
t "std_logic_vector"
b "(31 downto 0)"
o 80
suid 539,0
)
declText (MLText
uid 45272,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,28000,-2200"
st "signal reg17                     : std_logic_vector(31 downto 0)"
)
)
*297 (Net
uid 45285,0
decl (Decl
n "xfer_wr_base_address"
t "std_logic_vector"
b "(31 downto 0)"
o 114
suid 540,0
)
declText (MLText
uid 45286,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,28000,-2200"
st "signal xfer_wr_base_address      : std_logic_vector(31 downto 0)"
)
)
*298 (Net
uid 45287,0
decl (Decl
n "xfer_rd_base_address"
t "std_logic_vector"
b "(31 downto 0)"
o 104
suid 541,0
)
declText (MLText
uid 45288,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,28000,-2200"
st "signal xfer_rd_base_address      : std_logic_vector(31 downto 0)"
)
)
*299 (Net
uid 45295,0
decl (Decl
n "xfer_wr_continuous"
t "std_logic"
o 115
suid 543,0
)
declText (MLText
uid 45296,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,18000,-2200"
st "signal xfer_wr_continuous        : std_logic"
)
)
*300 (Net
uid 45297,0
decl (Decl
n "xfer_wr_snapshot"
t "std_logic"
o 119
suid 544,0
)
declText (MLText
uid 45298,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,18000,-2200"
st "signal xfer_wr_snapshot          : std_logic"
)
)
*301 (Net
uid 45299,0
decl (Decl
n "xfer_rd_snapshot"
t "std_logic"
o 109
suid 545,0
)
declText (MLText
uid 45300,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,18000,-2200"
st "signal xfer_rd_snapshot          : std_logic"
)
)
*302 (Net
uid 45309,0
decl (Decl
n "xfer_rd_continuous"
t "std_logic"
o 105
suid 546,0
)
declText (MLText
uid 45310,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,18000,-2200"
st "signal xfer_rd_continuous        : std_logic"
)
)
*303 (Net
uid 46136,0
decl (Decl
n "fifo_wr_enable"
t "std_logic"
o 8
suid 549,0
)
declText (MLText
uid 46137,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,14000,-2200"
st "fifo_wr_enable            : std_logic"
)
)
*304 (Net
uid 46138,0
decl (Decl
n "fifo_rd_enable"
t "std_logic"
o 5
suid 550,0
)
declText (MLText
uid 46139,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,14000,-2200"
st "fifo_rd_enable            : std_logic"
)
)
*305 (SaComponent
uid 47324,0
optionalChildren [
*306 (CptPort
uid 47287,0
optionalChildren [
*307 (FFT
pts [
"14750,136000"
"14000,136375"
"14000,135625"
]
uid 47291,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "14000,135625,14750,136375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 47288,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,135625,14000,136375"
)
tg (CPTG
uid 47289,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 47290,0
va (VaSet
font "arial,8,0"
)
xt "15000,135500,16400,136500"
st "clk"
blo "15000,136300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
o 1
suid 1,0
)
)
)
*308 (CptPort
uid 47292,0
ps "OnEdgeStrategy"
shape (Triangle
uid 47293,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,131625,28750,132375"
)
tg (CPTG
uid 47294,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 47295,0
va (VaSet
font "arial,8,0"
)
xt "23800,131500,27000,132500"
st "fifo_size"
ju 2
blo "27000,132300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "fifo_size"
t "std_logic_vector"
b "(15 downto 0)"
o 8
suid 3,0
)
)
)
*309 (CptPort
uid 47296,0
ps "OnEdgeStrategy"
shape (Triangle
uid 47297,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,128625,28750,129375"
)
tg (CPTG
uid 47298,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 47299,0
va (VaSet
font "arial,8,0"
)
xt "25900,128500,27000,129500"
st "rd"
ju 2
blo "27000,129300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rd"
t "std_logic"
o 10
suid 4,0
)
)
)
*310 (CptPort
uid 47300,0
ps "OnEdgeStrategy"
shape (Triangle
uid 47301,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,129625,28750,130375"
)
tg (CPTG
uid 47302,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 47303,0
va (VaSet
font "arial,8,0"
)
xt "24300,129500,27000,130500"
st "rd_ack"
ju 2
blo "27000,130300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rd_ack"
t "std_logic"
o 6
suid 5,0
)
)
)
*311 (CptPort
uid 47304,0
ps "OnEdgeStrategy"
shape (Triangle
uid 47305,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,127625,28750,128375"
)
tg (CPTG
uid 47306,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 47307,0
va (VaSet
font "arial,8,0"
)
xt "24900,127500,27000,128500"
st "rdata"
ju 2
blo "27000,128300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rdata"
t "std_logic_vector"
b "(dwidth_g-1 downto 0)"
o 9
suid 6,0
)
)
)
*312 (CptPort
uid 47308,0
ps "OnEdgeStrategy"
shape (Triangle
uid 47309,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,134625,14000,135375"
)
tg (CPTG
uid 47310,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 47311,0
va (VaSet
font "arial,8,0"
)
xt "15000,134500,17100,135500"
st "reset"
blo "15000,135300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "reset"
t "std_logic"
o 2
suid 7,0
)
)
)
*313 (CptPort
uid 47312,0
ps "OnEdgeStrategy"
shape (Triangle
uid 47313,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,127625,14000,128375"
)
tg (CPTG
uid 47314,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 47315,0
va (VaSet
font "arial,8,0"
)
xt "15000,127500,17400,128500"
st "wdata"
blo "15000,128300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "wdata"
t "std_logic_vector"
b "(dwidth_g-1 downto 0)"
o 4
suid 8,0
)
)
)
*314 (CptPort
uid 47316,0
ps "OnEdgeStrategy"
shape (Triangle
uid 47317,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,128625,14000,129375"
)
tg (CPTG
uid 47318,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 47319,0
va (VaSet
font "arial,8,0"
)
xt "15000,128500,16400,129500"
st "we"
blo "15000,129300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "we"
t "std_logic"
o 5
suid 9,0
)
)
)
*315 (CptPort
uid 47320,0
ps "OnEdgeStrategy"
shape (Triangle
uid 47321,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,129625,14000,130375"
)
tg (CPTG
uid 47322,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 47323,0
va (VaSet
font "arial,8,0"
)
xt "15000,129500,18000,130500"
st "we_ack"
blo "15000,130300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "we_ack"
t "std_logic"
o 3
suid 10,0
)
)
)
*316 (CptPort
uid 48916,0
ps "OnEdgeStrategy"
shape (Triangle
uid 48917,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,132625,28750,133375"
)
tg (CPTG
uid 48918,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 48919,0
va (VaSet
font "arial,8,0"
)
xt "24400,132500,27000,133500"
st "fifo_en"
ju 2
blo "27000,133300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "fifo_en"
t "std_logic"
o 7
suid 11,0
)
)
)
]
shape (Rectangle
uid 47325,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "14000,127000,28000,138000"
)
oxt "15000,15000,29000,26000"
ttg (MlTextGroup
uid 47326,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*317 (Text
uid 47327,0
va (VaSet
font "arial,8,1"
)
xt "18400,135000,27000,136000"
st "axi_mst_sbus_bridge"
blo "18400,135800"
tm "BdLibraryNameMgr"
)
*318 (Text
uid 47328,0
va (VaSet
font "arial,8,1"
)
xt "18400,136000,23700,137000"
st "fifo_distram"
blo "18400,136800"
tm "CptNameMgr"
)
*319 (Text
uid 47329,0
va (VaSet
font "arial,8,1"
)
xt "18400,137000,22000,138000"
st "U_2_dist"
blo "18400,137800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 47330,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 47331,0
text (MLText
uid 47332,0
va (VaSet
font "Courier New,8,0"
)
xt "14000,125400,30500,127000"
st "awidth_g = 9     ( integer )  
dwidth_g = 64    ( integer )  "
)
header ""
)
elements [
(GiElement
name "awidth_g"
type "integer"
value "9"
)
(GiElement
name "dwidth_g"
type "integer"
value "64"
)
]
)
viewicon (ZoomableIcon
uid 47333,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "14250,136250,15750,137750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*320 (PortIoOut
uid 47721,0
shape (CompositeShape
uid 47722,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 47723,0
sl 0
ro 270
xt "49500,90625,51000,91375"
)
(Line
uid 47724,0
sl 0
ro 270
xt "49000,91000,49500,91000"
pts [
"49000,91000"
"49500,91000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 47725,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47726,0
va (VaSet
font "arial,8,0"
)
xt "52000,90500,55700,91500"
st "xfer_done"
blo "52000,91300"
tm "WireNameMgr"
)
)
)
*321 (Net
uid 48489,0
decl (Decl
n "irq_mask"
t "std_logic"
o 41
suid 551,0
)
declText (MLText
uid 48490,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,18000,-2200"
st "signal irq_mask                  : std_logic"
)
)
*322 (Net
uid 48886,0
decl (Decl
n "xfer_wr_reset"
t "std_logic"
o 118
suid 552,0
)
declText (MLText
uid 48887,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,18000,-2200"
st "signal xfer_wr_reset             : std_logic"
)
)
*323 (Net
uid 48894,0
decl (Decl
n "xfer_rd_reset"
t "std_logic"
o 108
suid 553,0
)
declText (MLText
uid 48895,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,18000,-2200"
st "signal xfer_rd_reset             : std_logic"
)
)
*324 (HdlText
uid 48902,0
optionalChildren [
*325 (EmbeddedText
uid 48908,0
commentText (CommentText
uid 48909,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 48910,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "53000,115000,71000,119000"
)
oxt "0,0,18000,5000"
text (MLText
uid 48911,0
va (VaSet
font "arial,8,0"
)
xt "53200,115200,71200,119200"
st "
xfer_wr_reset <= not fifo_wr_flush;
--xfer_wr_reset <= not fifo_wr_enable;
xfer_rd_reset  <= not fifo_rd_enable;                                    

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4000
visibleWidth 18000
)
)
)
]
shape (Rectangle
uid 48903,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "53000,119000,64000,124000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 48904,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*326 (Text
uid 48905,0
va (VaSet
font "arial,8,1"
)
xt "58150,121000,59850,122000"
st "eb2"
blo "58150,121800"
tm "HdlTextNameMgr"
)
*327 (Text
uid 48906,0
va (VaSet
font "arial,8,1"
)
xt "58150,122000,58950,123000"
st "3"
blo "58150,122800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 48907,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "53250,122250,54750,123750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*328 (SaComponent
uid 48969,0
optionalChildren [
*329 (CptPort
uid 48928,0
optionalChildren [
*330 (FFT
pts [
"14750,149000"
"14000,149375"
"14000,148625"
]
uid 48932,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "14000,148625,14750,149375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 48929,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,148625,14000,149375"
)
tg (CPTG
uid 48930,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 48931,0
va (VaSet
font "arial,8,0"
)
xt "15000,148500,16400,149500"
st "clk"
blo "15000,149300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
o 1
suid 1,0
)
)
)
*331 (CptPort
uid 48933,0
ps "OnEdgeStrategy"
shape (Triangle
uid 48934,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,144625,28750,145375"
)
tg (CPTG
uid 48935,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 48936,0
va (VaSet
font "arial,8,0"
)
xt "23800,144500,27000,145500"
st "fifo_size"
ju 2
blo "27000,145300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "fifo_size"
t "std_logic_vector"
b "(15 downto 0)"
o 8
suid 3,0
)
)
)
*332 (CptPort
uid 48937,0
ps "OnEdgeStrategy"
shape (Triangle
uid 48938,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,141625,14000,142375"
)
tg (CPTG
uid 48939,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 48940,0
va (VaSet
font "arial,8,0"
)
xt "15000,141500,16100,142500"
st "rd"
blo "15000,142300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "rd"
t "std_logic"
o 10
suid 4,0
)
)
)
*333 (CptPort
uid 48941,0
ps "OnEdgeStrategy"
shape (Triangle
uid 48942,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,142625,14000,143375"
)
tg (CPTG
uid 48943,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 48944,0
va (VaSet
font "arial,8,0"
)
xt "15000,142500,17700,143500"
st "rd_ack"
blo "15000,143300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rd_ack"
t "std_logic"
o 6
suid 5,0
)
)
)
*334 (CptPort
uid 48945,0
ps "OnEdgeStrategy"
shape (Triangle
uid 48946,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,140625,14000,141375"
)
tg (CPTG
uid 48947,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 48948,0
va (VaSet
font "arial,8,0"
)
xt "15000,140500,17100,141500"
st "rdata"
blo "15000,141300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rdata"
t "std_logic_vector"
b "(dwidth_g-1 downto 0)"
o 9
suid 6,0
)
)
)
*335 (CptPort
uid 48949,0
ps "OnEdgeStrategy"
shape (Triangle
uid 48950,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "13250,147625,14000,148375"
)
tg (CPTG
uid 48951,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 48952,0
va (VaSet
font "arial,8,0"
)
xt "15000,147500,17100,148500"
st "reset"
blo "15000,148300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "reset"
t "std_logic"
o 2
suid 7,0
)
)
)
*336 (CptPort
uid 48953,0
ps "OnEdgeStrategy"
shape (Triangle
uid 48954,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,140625,28750,141375"
)
tg (CPTG
uid 48955,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 48956,0
va (VaSet
font "arial,8,0"
)
xt "24600,140500,27000,141500"
st "wdata"
ju 2
blo "27000,141300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "wdata"
t "std_logic_vector"
b "(dwidth_g-1 downto 0)"
o 4
suid 8,0
)
)
)
*337 (CptPort
uid 48957,0
ps "OnEdgeStrategy"
shape (Triangle
uid 48958,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,141625,28750,142375"
)
tg (CPTG
uid 48959,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 48960,0
va (VaSet
font "arial,8,0"
)
xt "25600,141500,27000,142500"
st "we"
ju 2
blo "27000,142300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "we"
t "std_logic"
o 5
suid 9,0
)
)
)
*338 (CptPort
uid 48961,0
ps "OnEdgeStrategy"
shape (Triangle
uid 48962,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,145625,28750,146375"
)
tg (CPTG
uid 48963,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 48964,0
va (VaSet
font "arial,8,0"
)
xt "24000,145500,27000,146500"
st "we_ack"
ju 2
blo "27000,146300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "we_ack"
t "std_logic"
o 3
suid 10,0
)
)
)
*339 (CptPort
uid 48965,0
ps "OnEdgeStrategy"
shape (Triangle
uid 48966,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,143625,28750,144375"
)
tg (CPTG
uid 48967,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 48968,0
va (VaSet
font "arial,8,0"
)
xt "24400,143500,27000,144500"
st "fifo_en"
ju 2
blo "27000,144300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "fifo_en"
t "std_logic"
o 7
suid 11,0
)
)
)
]
shape (Rectangle
uid 48970,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "14000,140000,28000,151000"
)
oxt "15000,15000,29000,26000"
ttg (MlTextGroup
uid 48971,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*340 (Text
uid 48972,0
va (VaSet
font "arial,8,1"
)
xt "18400,148000,27000,149000"
st "axi_mst_sbus_bridge"
blo "18400,148800"
tm "BdLibraryNameMgr"
)
*341 (Text
uid 48973,0
va (VaSet
font "arial,8,1"
)
xt "18400,149000,23700,150000"
st "fifo_distram"
blo "18400,149800"
tm "CptNameMgr"
)
*342 (Text
uid 48974,0
va (VaSet
font "arial,8,1"
)
xt "18400,150000,22000,151000"
st "U_5_dist"
blo "18400,150800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 48975,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 48976,0
text (MLText
uid 48977,0
va (VaSet
font "Courier New,8,0"
)
xt "14000,138400,30500,140000"
st "awidth_g = 9     ( integer )  
dwidth_g = 64    ( integer )  "
)
header ""
)
elements [
(GiElement
name "awidth_g"
type "integer"
value "9"
)
(GiElement
name "dwidth_g"
type "integer"
value "64"
)
]
)
viewicon (ZoomableIcon
uid 48978,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "14250,149250,15750,150750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*343 (Net
uid 49382,0
lang 2
decl (Decl
n "sig0"
t "std_logic"
o 85
suid 554,0
)
declText (MLText
uid 49383,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,18000,-2200"
st "signal sig0                      : std_logic"
)
)
*344 (Net
uid 50601,0
lang 2
decl (Decl
n "fifo_threshold"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 33
suid 556,0
)
declText (MLText
uid 50602,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,28000,-2200"
st "signal fifo_threshold            : std_logic_vector(15 DOWNTO 0)"
)
)
*345 (PortIoOut
uid 50613,0
shape (CompositeShape
uid 50614,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 50615,0
sl 0
ro 270
xt "81500,43625,83000,44375"
)
(Line
uid 50616,0
sl 0
ro 270
xt "81000,44000,81500,44000"
pts [
"81000,44000"
"81500,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 50617,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50618,0
va (VaSet
font "arial,8,0"
)
xt "84000,43500,87100,44500"
st "arcache"
blo "84000,44300"
tm "WireNameMgr"
)
)
)
*346 (Net
uid 50619,0
lang 2
decl (Decl
n "arcache"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 18
suid 558,0
)
declText (MLText
uid 50620,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,24000,-2200"
st "arcache                   : std_logic_vector(3 DOWNTO 0)"
)
)
*347 (PortIoOut
uid 50621,0
shape (CompositeShape
uid 50622,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 50623,0
sl 0
ro 270
xt "81500,45625,83000,46375"
)
(Line
uid 50624,0
sl 0
ro 270
xt "81000,46000,81500,46000"
pts [
"81000,46000"
"81500,46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 50625,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50626,0
va (VaSet
font "arial,8,0"
)
xt "84000,45500,87400,46500"
st "awcache"
blo "84000,46300"
tm "WireNameMgr"
)
)
)
*348 (Net
uid 50633,0
lang 2
decl (Decl
n "awcache"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 19
suid 559,0
)
declText (MLText
uid 50634,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-6000,-3000,24000,-2200"
st "awcache                   : std_logic_vector(3 DOWNTO 0)"
)
)
*349 (Net
uid 52271,0
decl (Decl
n "fifo_wr_flush"
t "std_logic"
o 121
suid 560,0
)
declText (MLText
uid 52272,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,24000,800"
st "signal fifo_wr_flush             : std_logic"
)
)
*350 (Wire
uid 273,0
shape (OrthoPolyLine
uid 274,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,19000,12250,19000"
pts [
"5000,19000"
"12250,19000"
]
)
start &96
end &130
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 279,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 280,0
va (VaSet
font "arial,8,0"
)
xt "7000,18000,9600,19000"
st "sbus_i"
blo "7000,18800"
tm "WireNameMgr"
)
)
on &14
)
*351 (Wire
uid 285,0
shape (OrthoPolyLine
uid 286,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "5000,20000,12250,20000"
pts [
"12250,20000"
"5000,20000"
]
)
start &131
end &97
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 291,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 292,0
va (VaSet
font "arial,8,0"
)
xt "7000,19000,9800,20000"
st "sbus_o"
blo "7000,19800"
tm "WireNameMgr"
)
)
on &15
)
*352 (Wire
uid 403,0
shape (OrthoPolyLine
uid 404,0
va (VaSet
vasetType 3
)
xt "7000,27000,12250,27000"
pts [
"12250,27000"
"7000,27000"
]
)
start &128
end &98
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 407,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 408,0
va (VaSet
font "arial,8,0"
)
xt "9000,26000,10300,27000"
st "clk"
blo "9000,26800"
tm "WireNameMgr"
)
)
on &1
)
*353 (Wire
uid 411,0
shape (OrthoPolyLine
uid 412,0
va (VaSet
vasetType 3
)
xt "7000,26000,12250,26000"
pts [
"12250,26000"
"7000,26000"
]
)
start &125
end &99
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 415,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 416,0
va (VaSet
font "arial,8,0"
)
xt "9000,25000,11100,26000"
st "reset"
blo "9000,25800"
tm "WireNameMgr"
)
)
on &2
)
*354 (Wire
uid 419,0
shape (OrthoPolyLine
uid 420,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,19000,39000,19000"
pts [
"26750,19000"
"39000,19000"
]
)
start &126
end &18
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 423,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 424,0
va (VaSet
font "arial,8,0"
)
xt "28000,18000,36500,19000"
st "reg_dout : (16*32-1:0)"
blo "28000,18800"
tm "WireNameMgr"
)
)
on &16
)
*355 (Wire
uid 427,0
shape (OrthoPolyLine
uid 428,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,20000,39000,20000"
pts [
"39000,20000"
"26750,20000"
]
)
start &18
end &127
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 431,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 432,0
va (VaSet
font "arial,8,0"
)
xt "28000,19000,36100,20000"
st "reg_din : (16*32-1:0)"
blo "28000,19800"
tm "WireNameMgr"
)
)
on &17
)
*356 (Wire
uid 477,0
shape (OrthoPolyLine
uid 478,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,19000,55000,19000"
pts [
"47000,19000"
"55000,19000"
]
)
start &18
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 483,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 484,0
va (VaSet
font "arial,8,0"
)
xt "49000,18000,54300,19000"
st "reg00 : (31:0)"
blo "49000,18800"
tm "WireNameMgr"
)
)
on &23
)
*357 (Wire
uid 487,0
shape (OrthoPolyLine
uid 488,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,20000,55000,20000"
pts [
"47000,20000"
"55000,20000"
]
)
start &18
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 493,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 494,0
va (VaSet
font "arial,8,0"
)
xt "49000,19000,54300,20000"
st "reg01 : (31:0)"
blo "49000,19800"
tm "WireNameMgr"
)
)
on &24
)
*358 (Wire
uid 495,0
shape (OrthoPolyLine
uid 496,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,21000,55000,21000"
pts [
"47000,21000"
"55000,21000"
]
)
start &18
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 501,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 502,0
va (VaSet
font "arial,8,0"
)
xt "49000,20000,54300,21000"
st "reg02 : (31:0)"
blo "49000,20800"
tm "WireNameMgr"
)
)
on &25
)
*359 (Wire
uid 503,0
shape (OrthoPolyLine
uid 504,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,22000,55000,22000"
pts [
"47000,22000"
"55000,22000"
]
)
start &18
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 509,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 510,0
va (VaSet
font "arial,8,0"
)
xt "49000,21000,54300,22000"
st "reg03 : (31:0)"
blo "49000,21800"
tm "WireNameMgr"
)
)
on &26
)
*360 (Wire
uid 608,0
shape (OrthoPolyLine
uid 609,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,23000,55000,23000"
pts [
"47000,23000"
"55000,23000"
]
)
start &18
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 614,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 615,0
va (VaSet
font "arial,8,0"
)
xt "49000,22000,54300,23000"
st "reg04 : (31:0)"
blo "49000,22800"
tm "WireNameMgr"
)
)
on &27
)
*361 (Wire
uid 1596,0
shape (OrthoPolyLine
uid 1597,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,27000,39000,27000"
pts [
"30000,27000"
"39000,27000"
]
)
end &18
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1602,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1603,0
va (VaSet
font "arial,8,0"
)
xt "31000,26000,37300,27000"
st "reg03_in : (31:0)"
blo "31000,26800"
tm "WireNameMgr"
)
)
on &30
)
*362 (Wire
uid 1682,0
shape (OrthoPolyLine
uid 1683,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,59000,16000,59000"
pts [
"6000,59000"
"16000,59000"
]
)
start &31
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1688,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1689,0
va (VaSet
font "arial,8,0"
)
xt "8000,58000,14300,59000"
st "reg00_in : (31:0)"
blo "8000,58800"
tm "WireNameMgr"
)
)
on &35
)
*363 (Wire
uid 1692,0
shape (OrthoPolyLine
uid 1693,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,60000,16000,60000"
pts [
"6000,60000"
"16000,60000"
]
)
start &31
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1698,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1699,0
va (VaSet
font "arial,8,0"
)
xt "8000,59000,14300,60000"
st "reg01_in : (31:0)"
blo "8000,59800"
tm "WireNameMgr"
)
)
on &36
)
*364 (Wire
uid 1714,0
shape (OrthoPolyLine
uid 1715,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-11000,59000,-2000,59000"
pts [
"-11000,59000"
"-2000,59000"
]
)
end &31
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1720,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1721,0
va (VaSet
font "arial,8,0"
)
xt "-10000,58000,-3000,59000"
st "timestamp : (31:0)"
blo "-10000,58800"
tm "WireNameMgr"
)
)
on &37
)
*365 (Wire
uid 1726,0
shape (OrthoPolyLine
uid 1727,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-11000,61000,-2000,61000"
pts [
"-11000,61000"
"-2000,61000"
]
)
end &31
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1732,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1733,0
va (VaSet
font "arial,8,0"
)
xt "-10000,60000,-6000,61000"
st "dip : (7:0)"
blo "-10000,60800"
tm "WireNameMgr"
)
)
on &22
)
*366 (Wire
uid 1736,0
shape (OrthoPolyLine
uid 1737,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-11000,62000,-2000,62000"
pts [
"-11000,62000"
"-2000,62000"
]
)
end &31
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1742,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1743,0
va (VaSet
font "arial,8,0"
)
xt "-10000,61000,-5000,62000"
st "button : (3:0)"
blo "-10000,61800"
tm "WireNameMgr"
)
)
on &28
)
*367 (Wire
uid 1746,0
shape (OrthoPolyLine
uid 1747,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-11000,63000,-2000,63000"
pts [
"-11000,63000"
"-2000,63000"
]
)
end &31
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1752,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1753,0
va (VaSet
font "arial,8,0"
)
xt "-10000,62000,-4300,63000"
st "encoder : (1:0)"
blo "-10000,62800"
tm "WireNameMgr"
)
)
on &29
)
*368 (Wire
uid 1756,0
shape (OrthoPolyLine
uid 1757,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,61000,16000,61000"
pts [
"6000,61000"
"16000,61000"
]
)
start &31
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1762,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1763,0
va (VaSet
font "arial,8,0"
)
xt "8000,60000,14300,61000"
st "reg02_in : (31:0)"
blo "8000,60800"
tm "WireNameMgr"
)
)
on &38
)
*369 (Wire
uid 1766,0
shape (OrthoPolyLine
uid 1767,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,24000,39000,24000"
pts [
"30000,24000"
"39000,24000"
]
)
end &18
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1772,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1773,0
va (VaSet
font "arial,8,0"
)
xt "31000,23000,37300,24000"
st "reg00_in : (31:0)"
blo "31000,23800"
tm "WireNameMgr"
)
)
on &35
)
*370 (Wire
uid 1774,0
shape (OrthoPolyLine
uid 1775,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,25000,39000,25000"
pts [
"30000,25000"
"39000,25000"
]
)
end &18
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1780,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1781,0
va (VaSet
font "arial,8,0"
)
xt "31000,24000,37300,25000"
st "reg01_in : (31:0)"
blo "31000,24800"
tm "WireNameMgr"
)
)
on &36
)
*371 (Wire
uid 1782,0
shape (OrthoPolyLine
uid 1783,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,26000,39000,26000"
pts [
"30000,26000"
"39000,26000"
]
)
end &18
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1788,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1789,0
va (VaSet
font "arial,8,0"
)
xt "31000,25000,37300,26000"
st "reg02_in : (31:0)"
blo "31000,25800"
tm "WireNameMgr"
)
)
on &38
)
*372 (Wire
uid 1938,0
shape (OrthoPolyLine
uid 1939,0
va (VaSet
vasetType 3
)
xt "113000,15000,121000,15000"
pts [
"113000,15000"
"121000,15000"
]
)
start &40
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1944,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1945,0
va (VaSet
font "arial,8,0"
)
xt "115000,14000,116000,15000"
st "hi"
blo "115000,14800"
tm "WireNameMgr"
)
)
on &39
)
*373 (Wire
uid 1948,0
shape (OrthoPolyLine
uid 1949,0
va (VaSet
vasetType 3
)
xt "113000,17000,121000,17000"
pts [
"113000,17000"
"121000,17000"
]
)
start &40
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 1954,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1955,0
va (VaSet
font "arial,8,0"
)
xt "115000,16000,116000,17000"
st "lo"
blo "115000,16800"
tm "WireNameMgr"
)
)
on &44
)
*374 (Wire
uid 2000,0
shape (OrthoPolyLine
uid 2001,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,24000,55000,24000"
pts [
"47000,24000"
"55000,24000"
]
)
start &18
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2006,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2007,0
va (VaSet
font "arial,8,0"
)
xt "49000,23000,54300,24000"
st "reg05 : (31:0)"
blo "49000,23800"
tm "WireNameMgr"
)
)
on &45
)
*375 (Wire
uid 2485,0
shape (OrthoPolyLine
uid 2486,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,25000,55000,25000"
pts [
"47000,25000"
"55000,25000"
]
)
start &18
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2491,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2492,0
va (VaSet
font "arial,8,0"
)
xt "49000,24000,54300,25000"
st "reg06 : (31:0)"
blo "49000,24800"
tm "WireNameMgr"
)
)
on &46
)
*376 (Wire
uid 3914,0
shape (OrthoPolyLine
uid 3915,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,26000,55000,26000"
pts [
"47000,26000"
"55000,26000"
]
)
start &18
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3920,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3921,0
va (VaSet
font "arial,8,0"
)
xt "49000,25000,54300,26000"
st "reg07 : (31:0)"
blo "49000,25800"
tm "WireNameMgr"
)
)
on &47
)
*377 (Wire
uid 3922,0
shape (OrthoPolyLine
uid 3923,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,27000,55000,27000"
pts [
"47000,27000"
"55000,27000"
]
)
start &18
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3928,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3929,0
va (VaSet
font "arial,8,0"
)
xt "49000,26000,54300,27000"
st "reg08 : (31:0)"
blo "49000,26800"
tm "WireNameMgr"
)
)
on &48
)
*378 (Wire
uid 3938,0
shape (OrthoPolyLine
uid 3939,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,28000,55000,28000"
pts [
"47000,28000"
"55000,28000"
]
)
start &18
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 3944,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3945,0
va (VaSet
font "arial,8,0"
)
xt "49000,27000,54300,28000"
st "reg09 : (31:0)"
blo "49000,27800"
tm "WireNameMgr"
)
)
on &49
)
*379 (Wire
uid 5362,0
shape (OrthoPolyLine
uid 5363,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,63000,16000,63000"
pts [
"6000,63000"
"16000,63000"
]
)
start &31
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 5368,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5369,0
va (VaSet
font "arial,8,0"
)
xt "8000,62000,14300,63000"
st "reg09_in : (31:0)"
blo "8000,62800"
tm "WireNameMgr"
)
)
on &50
)
*380 (Wire
uid 10792,0
shape (OrthoPolyLine
uid 10793,0
va (VaSet
vasetType 3
)
xt "750,93000,13250,93000"
pts [
"750,93000"
"13250,93000"
]
)
start &61
end &218
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 10798,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10799,0
va (VaSet
font "arial,8,0"
)
xt "2000,92000,7400,93000"
st "INIT_AXI_RX"
blo "2000,92800"
tm "WireNameMgr"
)
)
on &52
)
*381 (Wire
uid 10800,0
shape (OrthoPolyLine
uid 10801,0
va (VaSet
vasetType 3
)
xt "750,92000,13250,92000"
pts [
"750,92000"
"13250,92000"
]
)
start &62
end &219
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 10806,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10807,0
va (VaSet
font "arial,8,0"
)
xt "2000,91000,7300,92000"
st "INIT_AXI_TX"
blo "2000,91800"
tm "WireNameMgr"
)
)
on &51
)
*382 (Wire
uid 10808,0
shape (OrthoPolyLine
uid 10809,0
va (VaSet
vasetType 3
)
xt "750,129000,13250,129000"
pts [
"750,129000"
"13250,129000"
]
)
start &70
end &314
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 10814,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10815,0
va (VaSet
)
xt "2000,128000,4900,129000"
st "rd_next"
blo "2000,128800"
tm "WireNameMgr"
)
)
on &56
)
*383 (Wire
uid 10816,0
shape (OrthoPolyLine
uid 10817,0
va (VaSet
vasetType 3
)
xt "750,96000,13250,96000"
pts [
"750,96000"
"13250,96000"
]
)
start &66
end &222
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 10822,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10823,0
va (VaSet
)
xt "2000,95000,6800,96000"
st "RXN_DONE"
blo "2000,95800"
tm "WireNameMgr"
)
)
on &58
)
*384 (Wire
uid 10824,0
shape (OrthoPolyLine
uid 10825,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "750,141000,13250,141000"
pts [
"13250,141000"
"750,141000"
]
)
start &334
end &65
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 10830,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10831,0
va (VaSet
)
xt "2000,140000,5200,141000"
st "we_data"
blo "2000,140800"
tm "WireNameMgr"
)
)
on &59
)
*385 (Wire
uid 10832,0
shape (OrthoPolyLine
uid 10833,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "750,128000,13250,128000"
pts [
"750,128000"
"13250,128000"
]
)
start &69
end &313
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 10838,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10839,0
va (VaSet
)
xt "2000,127000,7900,128000"
st "rd_data : (63:0)"
blo "2000,127800"
tm "WireNameMgr"
)
)
on &60
)
*386 (Wire
uid 10840,0
shape (OrthoPolyLine
uid 10841,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "750,99000,13250,99000"
pts [
"13250,99000"
"750,99000"
]
)
start &237
end &63
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 10846,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10847,0
va (VaSet
)
xt "2000,98000,12400,99000"
st "target_slave_base_address"
blo "2000,98800"
tm "WireNameMgr"
)
)
on &55
)
*387 (Wire
uid 10848,0
shape (OrthoPolyLine
uid 10849,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "750,98000,13250,98000"
pts [
"13250,98000"
"750,98000"
]
)
start &220
end &64
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 10854,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10855,0
va (VaSet
)
xt "2000,97000,8600,98000"
st "no_of_bursts_req"
blo "2000,97800"
tm "WireNameMgr"
)
)
on &54
)
*388 (Wire
uid 10856,0
shape (OrthoPolyLine
uid 10857,0
va (VaSet
vasetType 3
)
xt "750,95000,13250,95000"
pts [
"750,95000"
"13250,95000"
]
)
start &67
end &223
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 10862,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10863,0
va (VaSet
)
xt "2000,94000,6700,95000"
st "TXN_DONE"
blo "2000,94800"
tm "WireNameMgr"
)
)
on &53
)
*389 (Wire
uid 10864,0
shape (OrthoPolyLine
uid 10865,0
va (VaSet
vasetType 3
)
xt "750,142000,13250,142000"
pts [
"750,142000"
"13250,142000"
]
)
start &68
end &332
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 10870,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10871,0
va (VaSet
)
xt "2000,141000,5200,142000"
st "we_next"
blo "2000,141800"
tm "WireNameMgr"
)
)
on &57
)
*390 (Wire
uid 11029,0
shape (OrthoPolyLine
uid 11030,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,30000,39000,30000"
pts [
"30000,30000"
"39000,30000"
]
)
end &18
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 11035,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11036,0
va (VaSet
font "arial,8,0"
)
xt "31000,29000,37300,30000"
st "reg07_in : (31:0)"
blo "31000,29800"
tm "WireNameMgr"
)
)
on &71
)
*391 (Wire
uid 11041,0
shape (OrthoPolyLine
uid 11042,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,22000,31000,22000"
pts [
"26750,22000"
"31000,22000"
]
)
start &132
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 11045,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11046,0
va (VaSet
font "arial,8,0"
)
xt "28000,21000,30900,22000"
st "reg_we"
blo "28000,21800"
tm "WireNameMgr"
)
)
on &72
)
*392 (Wire
uid 11051,0
shape (OrthoPolyLine
uid 11052,0
va (VaSet
vasetType 3
)
xt "101000,104000,103000,104000"
pts [
"101000,104000"
"103000,104000"
]
)
start &83
end &73
es 0
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11055,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11056,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "102000,103000,103300,104000"
st "irq"
blo "102000,103800"
tm "WireNameMgr"
)
)
on &101
)
*393 (Wire
uid 14125,0
shape (OrthoPolyLine
uid 14126,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,29000,55000,29000"
pts [
"47000,29000"
"55000,29000"
]
)
start &18
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 14131,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14132,0
va (VaSet
font "arial,8,0"
)
xt "49000,28000,54400,29000"
st "reg0A : (31:0)"
blo "49000,28800"
tm "WireNameMgr"
)
)
on &74
)
*394 (Wire
uid 14135,0
shape (OrthoPolyLine
uid 14136,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,31000,55000,31000"
pts [
"47000,31000"
"55000,31000"
]
)
start &18
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 14141,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14142,0
va (VaSet
font "arial,8,0"
)
xt "49000,30000,54400,31000"
st "reg0B : (31:0)"
blo "49000,30800"
tm "WireNameMgr"
)
)
on &75
)
*395 (Wire
uid 14143,0
shape (OrthoPolyLine
uid 14144,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,32000,55000,32000"
pts [
"47000,32000"
"55000,32000"
]
)
start &18
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 14149,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14150,0
va (VaSet
font "arial,8,0"
)
xt "49000,31000,54500,32000"
st "reg0C : (31:0)"
blo "49000,31800"
tm "WireNameMgr"
)
)
on &76
)
*396 (Wire
uid 14151,0
shape (OrthoPolyLine
uid 14152,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,33000,55000,33000"
pts [
"47000,33000"
"55000,33000"
]
)
start &18
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 14157,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14158,0
va (VaSet
font "arial,8,0"
)
xt "49000,32000,54500,33000"
st "reg0D : (31:0)"
blo "49000,32800"
tm "WireNameMgr"
)
)
on &77
)
*397 (Wire
uid 14159,0
shape (OrthoPolyLine
uid 14160,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,34000,55000,34000"
pts [
"47000,34000"
"55000,34000"
]
)
start &18
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 14165,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14166,0
va (VaSet
font "arial,8,0"
)
xt "49000,33000,54400,34000"
st "reg0E : (31:0)"
blo "49000,33800"
tm "WireNameMgr"
)
)
on &78
)
*398 (Wire
uid 14167,0
shape (OrthoPolyLine
uid 14168,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,35000,55000,35000"
pts [
"47000,35000"
"55000,35000"
]
)
start &18
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 14173,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14174,0
va (VaSet
font "arial,8,0"
)
xt "49000,34000,54400,35000"
st "reg0F : (31:0)"
blo "49000,34800"
tm "WireNameMgr"
)
)
on &79
)
*399 (Wire
uid 14185,0
shape (OrthoPolyLine
uid 14186,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,65000,16000,65000"
pts [
"6000,65000"
"16000,65000"
]
)
start &31
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 14191,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14192,0
va (VaSet
font "arial,8,0"
)
xt "8000,64000,14400,65000"
st "reg0A_in : (31:0)"
blo "8000,64800"
tm "WireNameMgr"
)
)
on &80
)
*400 (Wire
uid 14193,0
shape (OrthoPolyLine
uid 14194,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,66000,16000,66000"
pts [
"6000,66000"
"16000,66000"
]
)
start &31
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 14199,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14200,0
va (VaSet
font "arial,8,0"
)
xt "8000,65000,14400,66000"
st "reg0B_in : (31:0)"
blo "8000,65800"
tm "WireNameMgr"
)
)
on &81
)
*401 (Wire
uid 14221,0
shape (OrthoPolyLine
uid 14222,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,62000,16000,62000"
pts [
"6000,62000"
"16000,62000"
]
)
start &31
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 14227,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14228,0
va (VaSet
font "arial,8,0"
)
xt "8000,61000,14300,62000"
st "reg08_in : (31:0)"
blo "8000,61800"
tm "WireNameMgr"
)
)
on &82
)
*402 (Wire
uid 20709,0
shape (OrthoPolyLine
uid 20710,0
va (VaSet
vasetType 3
)
xt "9000,106000,13250,106000"
pts [
"13250,106000"
"9000,106000"
]
)
start &217
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 20715,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20716,0
va (VaSet
font "arial,8,0"
)
xt "10000,105000,11300,106000"
st "clk"
blo "10000,105800"
tm "WireNameMgr"
)
)
on &1
)
*403 (Wire
uid 20717,0
shape (OrthoPolyLine
uid 20718,0
va (VaSet
vasetType 3
)
xt "9000,105000,13250,105000"
pts [
"13250,105000"
"9000,105000"
]
)
start &221
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 20723,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20724,0
va (VaSet
font "arial,8,0"
)
xt "10000,104000,12100,105000"
st "reset"
blo "10000,104800"
tm "WireNameMgr"
)
)
on &2
)
*404 (Wire
uid 20831,0
shape (OrthoPolyLine
uid 20832,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38750,95000,50000,95000"
pts [
"50000,95000"
"38750,95000"
]
)
end &236
es 0
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 20837,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20838,0
va (VaSet
font "arial,8,0"
)
xt "40000,94000,51500,95000"
st "xfer_wr_base_address : (31:0)"
blo "40000,94800"
tm "WireNameMgr"
)
)
on &297
)
*405 (Wire
uid 20997,0
shape (OrthoPolyLine
uid 20998,0
va (VaSet
vasetType 3
)
xt "83000,104000,91000,104000"
pts [
"83000,104000"
"91000,104000"
]
)
end &83
sat 16
eat 1
stc 0
st 0
si 0
tg (WTG
uid 21001,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21002,0
va (VaSet
font "arial,8,0"
)
xt "84000,103000,87400,104000"
st "irq_clear"
blo "84000,103800"
tm "WireNameMgr"
)
)
on &87
)
*406 (Wire
uid 21005,0
shape (OrthoPolyLine
uid 21006,0
va (VaSet
vasetType 3
)
xt "83000,103000,91000,103000"
pts [
"83000,103000"
"91000,103000"
]
)
end &83
sat 16
eat 1
stc 0
st 0
si 0
tg (WTG
uid 21009,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21010,0
va (VaSet
font "arial,8,0"
)
xt "84000,102000,86900,103000"
st "irq_flag"
blo "84000,102800"
tm "WireNameMgr"
)
)
on &88
)
*407 (Wire
uid 21021,0
shape (OrthoPolyLine
uid 21022,0
va (VaSet
vasetType 3
)
xt "38750,105000,50000,105000"
pts [
"50000,105000"
"38750,105000"
]
)
end &224
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 21025,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21026,0
va (VaSet
font "arial,8,0"
)
xt "40000,104000,46100,105000"
st "xfer_num_reset"
blo "40000,104800"
tm "WireNameMgr"
)
)
on &89
)
*408 (Wire
uid 21035,0
shape (OrthoPolyLine
uid 21036,0
va (VaSet
vasetType 3
)
xt "38750,92000,49000,92000"
pts [
"49000,92000"
"38750,92000"
]
)
end &225
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 21039,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21040,0
va (VaSet
font "arial,8,0"
)
xt "40000,91000,43100,92000"
st "xfer_init"
blo "40000,91800"
tm "WireNameMgr"
)
)
on &100
)
*409 (Wire
uid 21428,0
shape (OrthoPolyLine
uid 21429,0
va (VaSet
vasetType 3
)
xt "38750,104000,50000,104000"
pts [
"38750,104000"
"50000,104000"
]
)
start &226
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 21432,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21433,0
va (VaSet
font "arial,8,0"
)
xt "40000,103000,45500,104000"
st "xfer_loopback"
blo "40000,103800"
tm "WireNameMgr"
)
)
on &214
)
*410 (Wire
uid 21825,0
shape (OrthoPolyLine
uid 21826,0
va (VaSet
vasetType 3
)
xt "38750,93000,49000,93000"
pts [
"38750,93000"
"49000,93000"
]
)
start &227
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 21829,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21830,0
va (VaSet
font "arial,8,0"
)
xt "40000,92000,44700,93000"
st "xfer_enable"
blo "40000,92800"
tm "WireNameMgr"
)
)
on &90
)
*411 (Wire
uid 21843,0
shape (OrthoPolyLine
uid 21844,0
va (VaSet
vasetType 3
)
xt "38750,91000,49000,91000"
pts [
"38750,91000"
"49000,91000"
]
)
start &228
end &320
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 21847,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 21848,0
va (VaSet
font "arial,8,0"
)
xt "40000,90000,43700,91000"
st "xfer_done"
blo "40000,90800"
tm "WireNameMgr"
)
)
on &91
)
*412 (Wire
uid 24718,0
shape (OrthoPolyLine
uid 24719,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38750,117000,50000,117000"
pts [
"38750,117000"
"50000,117000"
]
)
start &240
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 24722,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24723,0
va (VaSet
font "arial,8,0"
)
xt "40000,116000,45900,117000"
st "xfer_fifo_rd_ptr"
blo "40000,116800"
tm "WireNameMgr"
)
)
on &289
)
*413 (Wire
uid 24726,0
shape (OrthoPolyLine
uid 24727,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38750,108000,50000,108000"
pts [
"38750,108000"
"50000,108000"
]
)
start &243
ss 0
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 24730,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24731,0
va (VaSet
font "arial,8,0"
)
xt "40000,107000,45300,108000"
st "xfer_fifo_size"
blo "40000,107800"
tm "WireNameMgr"
)
)
on &213
)
*414 (Wire
uid 24734,0
shape (OrthoPolyLine
uid 24735,0
va (VaSet
vasetType 3
)
xt "38750,111000,50000,111000"
pts [
"50000,111000"
"38750,111000"
]
)
end &245
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 24738,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24739,0
va (VaSet
font "arial,8,0"
)
xt "40000,110000,46800,111000"
st "xfer_wr_snapshot"
blo "40000,110800"
tm "WireNameMgr"
)
)
on &300
)
*415 (Wire
uid 24746,0
shape (OrthoPolyLine
uid 24747,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,67000,16000,67000"
pts [
"6000,67000"
"16000,67000"
]
)
start &31
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 24752,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24753,0
va (VaSet
font "arial,8,0"
)
xt "8000,66000,14500,67000"
st "reg0C_in : (31:0)"
blo "8000,66800"
tm "WireNameMgr"
)
)
on &92
)
*416 (Wire
uid 24756,0
shape (OrthoPolyLine
uid 24757,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,68000,16000,68000"
pts [
"6000,68000"
"16000,68000"
]
)
start &31
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 24762,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24763,0
va (VaSet
font "arial,8,0"
)
xt "8000,67000,14500,68000"
st "reg0D_in : (31:0)"
blo "8000,67800"
tm "WireNameMgr"
)
)
on &93
)
*417 (Wire
uid 24764,0
shape (OrthoPolyLine
uid 24765,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,69000,16000,69000"
pts [
"6000,69000"
"16000,69000"
]
)
start &31
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 24770,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24771,0
va (VaSet
font "arial,8,0"
)
xt "8000,68000,14400,69000"
st "reg0E_in : (31:0)"
blo "8000,68800"
tm "WireNameMgr"
)
)
on &94
)
*418 (Wire
uid 24772,0
shape (OrthoPolyLine
uid 24773,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "6000,70000,16000,70000"
pts [
"6000,70000"
"16000,70000"
]
)
start &31
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 24778,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24779,0
va (VaSet
font "arial,8,0"
)
xt "8000,69000,14400,70000"
st "reg0F_in : (31:0)"
blo "8000,69800"
tm "WireNameMgr"
)
)
on &95
)
*419 (Wire
uid 30385,0
shape (OrthoPolyLine
uid 30386,0
va (VaSet
vasetType 3
)
xt "38750,114000,50000,114000"
pts [
"50000,114000"
"38750,114000"
]
)
end &239
es 0
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 30389,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30390,0
va (VaSet
font "arial,8,0"
)
xt "40000,113000,47400,114000"
st "xfer_wr_continuous"
blo "40000,113800"
tm "WireNameMgr"
)
)
on &299
)
*420 (Wire
uid 30399,0
shape (OrthoPolyLine
uid 30400,0
va (VaSet
vasetType 3
)
xt "38750,98000,50000,98000"
pts [
"38750,98000"
"50000,98000"
]
)
start &230
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 30403,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 30404,0
va (VaSet
font "arial,8,0"
)
xt "40000,97000,44200,98000"
st "xfer_write"
blo "40000,97800"
tm "WireNameMgr"
)
)
on &106
)
*421 (Wire
uid 32497,0
shape (OrthoPolyLine
uid 32498,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "114750,33000,122000,33000"
pts [
"114750,33000"
"122000,33000"
]
)
start &150
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 32501,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32502,0
va (VaSet
font "arial,8,0"
)
xt "114750,32000,121750,33000"
st "timestamp : (31:0)"
blo "114750,32800"
tm "WireNameMgr"
)
)
on &37
)
*422 (Wire
uid 32503,0
shape (OrthoPolyLine
uid 32504,0
va (VaSet
vasetType 3
)
xt "73000,35000,76250,35000"
pts [
"76250,35000"
"73000,35000"
]
)
start &142
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 32507,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32508,0
va (VaSet
font "arial,8,0"
)
xt "74000,34000,76100,35000"
st "reset"
blo "74000,34800"
tm "WireNameMgr"
)
)
on &2
)
*423 (Wire
uid 32509,0
shape (OrthoPolyLine
uid 32510,0
va (VaSet
vasetType 3
)
xt "73000,33000,76250,33000"
pts [
"73000,33000"
"76250,33000"
]
)
end &141
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 32513,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32514,0
va (VaSet
font "arial,8,0"
)
xt "75000,32000,76000,33000"
st "hi"
blo "75000,32800"
tm "WireNameMgr"
)
)
on &39
)
*424 (Wire
uid 32515,0
shape (OrthoPolyLine
uid 32516,0
va (VaSet
vasetType 3
)
xt "100000,35000,103250,35000"
pts [
"103250,35000"
"100000,35000"
]
)
start &152
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 32519,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32520,0
va (VaSet
font "arial,8,0"
)
xt "101000,34000,103100,35000"
st "reset"
blo "101000,34800"
tm "WireNameMgr"
)
)
on &2
)
*425 (Wire
uid 32521,0
shape (OrthoPolyLine
uid 32522,0
va (VaSet
vasetType 3
)
xt "73000,36000,76250,36000"
pts [
"76250,36000"
"73000,36000"
]
)
start &138
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 32525,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32526,0
va (VaSet
font "arial,8,0"
)
xt "74000,35000,75300,36000"
st "clk"
blo "74000,35800"
tm "WireNameMgr"
)
)
on &1
)
*426 (Wire
uid 32527,0
shape (OrthoPolyLine
uid 32528,0
va (VaSet
vasetType 3
)
xt "87750,33000,103250,34000"
pts [
"87750,34000"
"96000,34000"
"96000,33000"
"103250,33000"
]
)
start &143
end &151
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 32529,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32530,0
va (VaSet
font "arial,8,0"
)
xt "89750,33000,94250,34000"
st "millisec_tc"
blo "89750,33800"
tm "WireNameMgr"
)
)
on &110
)
*427 (Wire
uid 32531,0
shape (OrthoPolyLine
uid 32532,0
va (VaSet
vasetType 3
)
xt "100000,36000,103250,36000"
pts [
"103250,36000"
"100000,36000"
]
)
start &148
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 32535,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32536,0
va (VaSet
font "arial,8,0"
)
xt "101000,35000,102300,36000"
st "clk"
blo "101000,35800"
tm "WireNameMgr"
)
)
on &1
)
*428 (Wire
uid 33349,0
shape (OrthoPolyLine
uid 33350,0
va (VaSet
vasetType 3
)
xt "83000,106000,91000,106000"
pts [
"83000,106000"
"91000,106000"
]
)
end &83
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 33355,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33356,0
va (VaSet
font "arial,8,0"
)
xt "84000,105000,87600,106000"
st "irq_mask"
blo "84000,105800"
tm "WireNameMgr"
)
)
on &321
)
*429 (Wire
uid 33900,0
shape (OrthoPolyLine
uid 33901,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-1000,23000,12250,23000"
pts [
"12250,23000"
"-1000,23000"
]
)
start &133
end &112
sat 32
eat 2
sty 1
stc 0
st 0
si 0
tg (WTG
uid 33904,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33905,0
va (VaSet
font "arial,8,0"
)
xt "2000,22000,5100,23000"
st "resetval"
blo "2000,22800"
tm "WireNameMgr"
)
)
on &111
)
*430 (Wire
uid 35387,0
shape (OrthoPolyLine
uid 35388,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "91000,98000,99000,98000"
pts [
"91000,98000"
"99000,98000"
]
)
sat 16
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 35393,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 35394,0
va (VaSet
font "arial,8,0"
)
xt "92000,97000,99900,98000"
st "irq_delay_cnt : (7:0)"
blo "92000,97800"
tm "WireNameMgr"
)
)
on &116
)
*431 (Wire
uid 35399,0
shape (OrthoPolyLine
uid 35400,0
va (VaSet
vasetType 3
)
xt "91000,97000,99000,97000"
pts [
"91000,97000"
"99000,97000"
]
)
sat 16
eat 16
st 0
sf 1
si 0
tg (WTG
uid 35405,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 35406,0
va (VaSet
font "arial,8,0"
)
xt "93000,96000,97700,97000"
st "irq_delayed"
blo "93000,96800"
tm "WireNameMgr"
)
)
on &123
)
*432 (Wire
uid 35413,0
shape (OrthoPolyLine
uid 35414,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "91000,99000,99000,99000"
pts [
"91000,99000"
"99000,99000"
]
)
sat 16
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 35419,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 35420,0
va (VaSet
font "arial,8,0"
)
xt "92000,98000,99500,99000"
st "irq_err_cnt : (31:0)"
blo "92000,98800"
tm "WireNameMgr"
)
)
on &117
)
*433 (Wire
uid 35427,0
shape (OrthoPolyLine
uid 35428,0
va (VaSet
vasetType 3
)
xt "91000,101000,99000,101000"
pts [
"91000,101000"
"99000,101000"
]
)
sat 16
eat 16
st 0
sf 1
si 0
tg (WTG
uid 35433,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 35434,0
va (VaSet
font "arial,8,0"
)
xt "92000,100000,98600,101000"
st "irq_err_cnt_clear"
blo "92000,100800"
tm "WireNameMgr"
)
)
on &118
)
*434 (Wire
uid 35798,0
shape (OrthoPolyLine
uid 35799,0
va (VaSet
vasetType 3
)
xt "98000,57000,109250,57000"
pts [
"98000,57000"
"109250,57000"
]
)
end &163
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 35802,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 35803,0
va (VaSet
font "arial,8,0"
)
xt "99000,56000,105100,57000"
st "xfer_cnt_enable"
blo "99000,56800"
tm "WireNameMgr"
)
)
on &182
)
*435 (Wire
uid 35804,0
shape (OrthoPolyLine
uid 35805,0
va (VaSet
vasetType 3
)
xt "105000,58000,109250,58000"
pts [
"109250,58000"
"105000,58000"
]
)
start &162
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 35808,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 35809,0
va (VaSet
font "arial,8,0"
)
xt "106000,57000,108100,58000"
st "reset"
blo "106000,57800"
tm "WireNameMgr"
)
)
on &2
)
*436 (Wire
uid 35810,0
shape (OrthoPolyLine
uid 35811,0
va (VaSet
vasetType 3
)
xt "105000,59000,109250,59000"
pts [
"109250,59000"
"105000,59000"
]
)
start &158
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 35814,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 35815,0
va (VaSet
font "arial,8,0"
)
xt "106000,58000,107300,59000"
st "clk"
blo "106000,58800"
tm "WireNameMgr"
)
)
on &1
)
*437 (Wire
uid 35816,0
shape (OrthoPolyLine
uid 35817,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "98000,56000,109250,56000"
pts [
"109250,56000"
"98000,56000"
]
)
start &161
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 35820,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 35821,0
va (VaSet
font "arial,8,0"
)
xt "99000,55000,109600,56000"
st "xfer_cycle_modulus : (31:0)"
blo "99000,55800"
tm "WireNameMgr"
)
)
on &181
)
*438 (Wire
uid 35822,0
shape (OrthoPolyLine
uid 35823,0
va (VaSet
vasetType 3
)
xt "98000,66000,109250,66000"
pts [
"98000,66000"
"109250,66000"
]
)
end &174
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 35826,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 35827,0
va (VaSet
font "arial,8,0"
)
xt "99000,65000,106000,66000"
st "timer0_cnt_enable"
blo "99000,65800"
tm "WireNameMgr"
)
)
on &188
)
*439 (Wire
uid 35828,0
shape (OrthoPolyLine
uid 35829,0
va (VaSet
vasetType 3
)
xt "105000,67000,109250,67000"
pts [
"109250,67000"
"105000,67000"
]
)
start &173
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 35832,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 35833,0
va (VaSet
font "arial,8,0"
)
xt "106000,66000,108100,67000"
st "reset"
blo "106000,66800"
tm "WireNameMgr"
)
)
on &2
)
*440 (Wire
uid 35834,0
shape (OrthoPolyLine
uid 35835,0
va (VaSet
vasetType 3
)
xt "105000,68000,109250,68000"
pts [
"109250,68000"
"105000,68000"
]
)
start &169
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 35838,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 35839,0
va (VaSet
font "arial,8,0"
)
xt "106000,67000,107300,68000"
st "clk"
blo "106000,67800"
tm "WireNameMgr"
)
)
on &1
)
*441 (Wire
uid 35840,0
shape (OrthoPolyLine
uid 35841,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "98000,65000,109250,65000"
pts [
"109250,65000"
"98000,65000"
]
)
start &172
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 35844,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 35845,0
va (VaSet
font "arial,8,0"
)
xt "99000,64000,110500,65000"
st "timer0_cycle_modulus : (31:0)"
blo "99000,64800"
tm "WireNameMgr"
)
)
on &187
)
*442 (Wire
uid 35846,0
shape (OrthoPolyLine
uid 35847,0
va (VaSet
vasetType 3
)
xt "148000,50000,157000,50000"
pts [
"148000,50000"
"157000,50000"
]
)
start &119
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 35852,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 35853,0
va (VaSet
font "arial,8,0"
)
xt "150000,49000,153100,50000"
st "xfer_init"
blo "150000,49800"
tm "WireNameMgr"
)
)
on &100
)
*443 (Wire
uid 36476,0
shape (OrthoPolyLine
uid 36477,0
va (VaSet
vasetType 3
)
xt "129750,58000,142000,58000"
pts [
"129750,58000"
"142000,58000"
]
)
start &164
end &119
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 36482,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 36483,0
va (VaSet
font "arial,8,0"
)
xt "130000,57000,135300,58000"
st "xfer_sync_int"
blo "130000,57800"
tm "WireNameMgr"
)
)
on &184
)
*444 (Wire
uid 40244,0
shape (OrthoPolyLine
uid 40245,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,36000,55000,36000"
pts [
"47000,36000"
"55000,36000"
]
)
start &18
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 40250,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40251,0
va (VaSet
font "arial,8,0"
)
xt "49000,35000,54300,36000"
st "reg10 : (31:0)"
blo "49000,35800"
tm "WireNameMgr"
)
)
on &179
)
*445 (Wire
uid 40252,0
shape (OrthoPolyLine
uid 40253,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,37000,55000,37000"
pts [
"47000,37000"
"55000,37000"
]
)
start &18
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 40258,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 40259,0
va (VaSet
font "arial,8,0"
)
xt "49000,36000,54300,37000"
st "reg11 : (31:0)"
blo "49000,36800"
tm "WireNameMgr"
)
)
on &180
)
*446 (Wire
uid 41819,0
shape (OrthoPolyLine
uid 41820,0
va (VaSet
vasetType 3
)
xt "136000,50000,142000,50000"
pts [
"136000,50000"
"142000,50000"
]
)
start &183
end &119
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 41823,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 41824,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "138000,49000,143500,50000"
st "xfer_sync_ext"
blo "138000,49800"
tm "WireNameMgr"
)
)
on &185
)
*447 (Wire
uid 41847,0
shape (OrthoPolyLine
uid 41848,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "134000,53000,142000,53000"
pts [
"134000,53000"
"142000,53000"
]
)
end &119
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 41853,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 41854,0
va (VaSet
font "arial,8,0"
)
xt "135000,52000,141700,53000"
st "xfer_select : (1:0)"
blo "135000,52800"
tm "WireNameMgr"
)
)
on &186
)
*448 (Wire
uid 41914,0
shape (OrthoPolyLine
uid 41915,0
va (VaSet
vasetType 3
)
xt "98000,74000,109250,74000"
pts [
"98000,74000"
"109250,74000"
]
)
end &195
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 41918,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 41919,0
va (VaSet
font "arial,8,0"
)
xt "99000,73000,106000,74000"
st "timer1_cnt_enable"
blo "99000,73800"
tm "WireNameMgr"
)
)
on &201
)
*449 (Wire
uid 41920,0
shape (OrthoPolyLine
uid 41921,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "98000,73000,109250,73000"
pts [
"109250,73000"
"98000,73000"
]
)
start &193
sat 32
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 41924,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 41925,0
va (VaSet
font "arial,8,0"
)
xt "99000,72000,110500,73000"
st "timer1_cycle_modulus : (31:0)"
blo "99000,72800"
tm "WireNameMgr"
)
)
on &200
)
*450 (Wire
uid 41926,0
shape (OrthoPolyLine
uid 41927,0
va (VaSet
vasetType 3
)
xt "105000,75000,109250,75000"
pts [
"109250,75000"
"105000,75000"
]
)
start &194
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 41930,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 41931,0
va (VaSet
font "arial,8,0"
)
xt "106000,74000,108100,75000"
st "reset"
blo "106000,74800"
tm "WireNameMgr"
)
)
on &2
)
*451 (Wire
uid 41932,0
shape (OrthoPolyLine
uid 41933,0
va (VaSet
vasetType 3
)
xt "105000,76000,109250,76000"
pts [
"109250,76000"
"105000,76000"
]
)
start &190
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 41936,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 41937,0
va (VaSet
font "arial,8,0"
)
xt "106000,75000,107400,76000"
st "clk"
blo "106000,75800"
tm "WireNameMgr"
)
)
on &1
)
*452 (Wire
uid 42003,0
shape (OrthoPolyLine
uid 42004,0
va (VaSet
vasetType 3
)
xt "9000,136000,13250,136000"
pts [
"13250,136000"
"9000,136000"
]
)
start &306
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 42009,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42010,0
va (VaSet
font "arial,8,0"
)
xt "10000,135000,11400,136000"
st "clk"
blo "10000,135800"
tm "WireNameMgr"
)
)
on &1
)
*453 (Wire
uid 42011,0
shape (OrthoPolyLine
uid 42012,0
va (VaSet
vasetType 3
)
xt "9000,135000,13250,135000"
pts [
"13250,135000"
"9000,135000"
]
)
start &312
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 42017,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42018,0
va (VaSet
font "arial,8,0"
)
xt "10000,134000,12100,135000"
st "reset"
blo "10000,134800"
tm "WireNameMgr"
)
)
on &2
)
*454 (Wire
uid 42078,0
shape (OrthoPolyLine
uid 42079,0
va (VaSet
vasetType 3
)
xt "9000,149000,13250,149000"
pts [
"13250,149000"
"9000,149000"
]
)
start &329
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 42082,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42083,0
va (VaSet
font "arial,8,0"
)
xt "10000,148000,11400,149000"
st "clk"
blo "10000,148800"
tm "WireNameMgr"
)
)
on &1
)
*455 (Wire
uid 42084,0
shape (OrthoPolyLine
uid 42085,0
va (VaSet
vasetType 3
)
xt "9000,148000,13250,148000"
pts [
"13250,148000"
"9000,148000"
]
)
start &335
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 42088,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42089,0
va (VaSet
font "arial,8,0"
)
xt "10000,147000,12100,148000"
st "reset"
blo "10000,147800"
tm "WireNameMgr"
)
)
on &2
)
*456 (Wire
uid 42092,0
shape (OrthoPolyLine
uid 42093,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "28750,128000,35000,128000"
pts [
"28750,128000"
"35000,128000"
]
)
start &311
end &202
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 42096,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42097,0
va (VaSet
font "arial,8,0"
)
xt "30750,127000,34650,128000"
st "fifo_rdata"
blo "30750,127800"
tm "WireNameMgr"
)
)
on &207
)
*457 (Wire
uid 42106,0
shape (OrthoPolyLine
uid 42107,0
va (VaSet
vasetType 3
)
xt "28750,129000,35000,129000"
pts [
"35000,129000"
"28750,129000"
]
)
start &203
end &309
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 42108,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42109,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "33000,128000,35500,129000"
st "fifo_rd"
blo "33000,128800"
tm "WireNameMgr"
)
)
on &208
)
*458 (Wire
uid 42118,0
shape (OrthoPolyLine
uid 42119,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "28750,132000,35000,132000"
pts [
"28750,132000"
"35000,132000"
]
)
start &308
end &204
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 42120,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42121,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "30750,131000,35450,132000"
st "fifo_rd_size"
blo "30750,131800"
tm "WireNameMgr"
)
)
on &205
)
*459 (Wire
uid 42132,0
shape (OrthoPolyLine
uid 42133,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "28750,141000,35000,141000"
pts [
"35000,141000"
"28750,141000"
]
)
start &206
end &336
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 42134,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42135,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "32000,140000,36200,141000"
st "fifo_wdata"
blo "32000,140800"
tm "WireNameMgr"
)
)
on &209
)
*460 (Wire
uid 42150,0
shape (OrthoPolyLine
uid 42151,0
va (VaSet
vasetType 3
)
xt "28750,142000,35000,142000"
pts [
"35000,142000"
"28750,142000"
]
)
start &210
end &337
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 42152,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42153,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "33000,141000,35800,142000"
st "fifo_we"
blo "33000,141800"
tm "WireNameMgr"
)
)
on &211
)
*461 (Wire
uid 42164,0
shape (OrthoPolyLine
uid 42165,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "28750,145000,35000,145000"
pts [
"28750,145000"
"35000,145000"
]
)
start &331
end &212
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 42166,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42167,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "30750,144000,35650,145000"
st "fifo_wr_size"
blo "30750,144800"
tm "WireNameMgr"
)
)
on &276
)
*462 (Wire
uid 42214,0
shape (OrthoPolyLine
uid 42215,0
va (VaSet
vasetType 3
)
xt "38750,99000,50000,99000"
pts [
"38750,99000"
"50000,99000"
]
)
start &231
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 42218,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42219,0
va (VaSet
font "arial,8,0"
)
xt "40000,98000,43600,99000"
st "xfer_read"
blo "40000,98800"
tm "WireNameMgr"
)
)
on &215
)
*463 (Wire
uid 42940,0
shape (OrthoPolyLine
uid 42941,0
va (VaSet
vasetType 3
)
xt "49000,149000,52250,149000"
pts [
"52250,149000"
"49000,149000"
]
)
start &259
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 42946,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42947,0
va (VaSet
font "arial,8,0"
)
xt "50000,148000,51400,149000"
st "clk"
blo "50000,148800"
tm "WireNameMgr"
)
)
on &1
)
*464 (Wire
uid 42948,0
shape (OrthoPolyLine
uid 42949,0
va (VaSet
vasetType 3
)
xt "49000,148000,52250,148000"
pts [
"52250,148000"
"49000,148000"
]
)
start &262
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 42954,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42955,0
va (VaSet
font "arial,8,0"
)
xt "50000,147000,52100,148000"
st "reset"
blo "50000,147800"
tm "WireNameMgr"
)
)
on &2
)
*465 (Wire
uid 42958,0
shape (OrthoPolyLine
uid 42959,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45000,129000,52250,129000"
pts [
"45000,129000"
"52250,129000"
]
)
end &263
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 42964,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42965,0
va (VaSet
font "arial,8,0"
)
xt "46000,128000,52500,129000"
st "threshold : (15:0)"
blo "46000,128800"
tm "WireNameMgr"
)
)
on &251
)
*466 (Wire
uid 42980,0
shape (OrthoPolyLine
uid 42981,0
va (VaSet
vasetType 3
)
xt "69750,129000,79000,129000"
pts [
"79000,129000"
"69750,129000"
]
)
end &260
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 42986,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42987,0
va (VaSet
font "arial,8,0"
)
xt "72000,128000,74500,129000"
st "fifo_rd"
blo "72000,128800"
tm "WireNameMgr"
)
)
on &208
)
*467 (Wire
uid 42990,0
shape (OrthoPolyLine
uid 42991,0
va (VaSet
vasetType 3
)
xt "90750,96000,99000,96000"
pts [
"90750,96000"
"99000,96000"
]
)
sat 16
eat 16
st 0
sf 1
si 0
tg (WTG
uid 42996,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42997,0
va (VaSet
font "arial,8,0"
)
xt "91000,95000,98400,96000"
st "xfer_sync_autoread"
blo "91000,95800"
tm "WireNameMgr"
)
)
on &257
)
*468 (Wire
uid 42998,0
shape (OrthoPolyLine
uid 42999,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45000,131000,52250,131000"
pts [
"45000,131000"
"52250,131000"
]
)
end &261
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 43004,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 43005,0
va (VaSet
font "arial,8,0"
)
xt "46000,130000,50700,131000"
st "fifo_rd_size"
blo "46000,130800"
tm "WireNameMgr"
)
)
on &205
)
*469 (Wire
uid 43995,0
shape (OrthoPolyLine
uid 43996,0
va (VaSet
vasetType 3
)
xt "45000,137000,52250,137000"
pts [
"45000,137000"
"52250,137000"
]
)
end &264
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 44001,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 44002,0
va (VaSet
font "arial,8,0"
)
xt "47000,136000,50700,137000"
st "xfer_done"
blo "47000,136800"
tm "WireNameMgr"
)
)
on &91
)
*470 (Wire
uid 44434,0
shape (OrthoPolyLine
uid 44435,0
va (VaSet
vasetType 3
)
xt "45000,130000,52250,130000"
pts [
"52250,130000"
"45000,130000"
]
)
start &265
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 44438,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 44439,0
va (VaSet
font "arial,8,0"
)
xt "46000,129000,50400,130000"
st "xfer_rd_en"
blo "46000,129800"
tm "WireNameMgr"
)
)
on &256
)
*471 (Wire
uid 44917,0
shape (OrthoPolyLine
uid 44918,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "44750,133000,52250,133000"
pts [
"44750,133000"
"52250,133000"
]
)
end &266
sat 16
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 44923,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 44924,0
va (VaSet
font "arial,8,0"
)
xt "46000,132000,50900,133000"
st "fifo_wr_size"
blo "46000,132800"
tm "WireNameMgr"
)
)
on &276
)
*472 (Wire
uid 44931,0
shape (OrthoPolyLine
uid 44932,0
va (VaSet
vasetType 3
)
xt "45000,134000,52250,134000"
pts [
"52250,134000"
"45000,134000"
]
)
start &269
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 44935,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 44936,0
va (VaSet
font "arial,8,0"
)
xt "46250,133000,50850,134000"
st "xfer_wr_en"
blo "46250,133800"
tm "WireNameMgr"
)
)
on &277
)
*473 (Wire
uid 44941,0
shape (OrthoPolyLine
uid 44942,0
va (VaSet
vasetType 3
)
xt "69750,130000,79000,130000"
pts [
"69750,130000"
"79000,130000"
]
)
start &267
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 44945,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 44946,0
va (VaSet
font "arial,8,0"
)
xt "71750,129000,76350,130000"
st "xfer_rd_init"
blo "71750,129800"
tm "WireNameMgr"
)
)
on &278
)
*474 (Wire
uid 44949,0
shape (OrthoPolyLine
uid 44950,0
va (VaSet
vasetType 3
)
xt "69750,131000,79000,131000"
pts [
"69750,131000"
"79000,131000"
]
)
start &268
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 44953,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 44954,0
va (VaSet
font "arial,8,0"
)
xt "71750,130000,76550,131000"
st "xfer_wr_init"
blo "71750,130800"
tm "WireNameMgr"
)
)
on &279
)
*475 (Wire
uid 44969,0
shape (OrthoPolyLine
uid 44970,0
va (VaSet
vasetType 3
)
xt "38750,100000,50000,100000"
pts [
"38750,100000"
"50000,100000"
]
)
start &232
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 44973,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 44974,0
va (VaSet
font "arial,8,0"
)
xt "40000,99000,44600,100000"
st "xfer_rd_init"
blo "40000,99800"
tm "WireNameMgr"
)
)
on &278
)
*476 (Wire
uid 44977,0
shape (OrthoPolyLine
uid 44978,0
va (VaSet
vasetType 3
)
xt "38750,101000,50000,101000"
pts [
"38750,101000"
"50000,101000"
]
)
start &233
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 44981,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 44982,0
va (VaSet
font "arial,8,0"
)
xt "40000,100000,44800,101000"
st "xfer_wr_init"
blo "40000,100800"
tm "WireNameMgr"
)
)
on &279
)
*477 (Wire
uid 44985,0
shape (OrthoPolyLine
uid 44986,0
va (VaSet
vasetType 3
)
xt "38750,102000,50000,102000"
pts [
"38750,102000"
"50000,102000"
]
)
start &234
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 44989,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 44990,0
va (VaSet
font "arial,8,0"
)
xt "40000,101000,44000,102000"
st "xfer_mode"
blo "40000,101800"
tm "WireNameMgr"
)
)
on &280
)
*478 (Wire
uid 44993,0
shape (OrthoPolyLine
uid 44994,0
va (VaSet
vasetType 3
)
xt "148000,53000,157000,53000"
pts [
"148000,53000"
"157000,53000"
]
)
start &119
sat 2
eat 16
st 0
sf 1
si 0
tg (WTG
uid 44999,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 45000,0
va (VaSet
font "arial,8,0"
)
xt "150000,52000,154000,53000"
st "xfer_mode"
blo "150000,52800"
tm "WireNameMgr"
)
)
on &280
)
*479 (Wire
uid 45011,0
shape (OrthoPolyLine
uid 45012,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "148000,67000,155000,67000"
pts [
"148000,67000"
"155000,67000"
]
)
start &119
end &281
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 45015,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 45016,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "150000,66000,152800,67000"
st "sync_o"
blo "150000,66800"
tm "WireNameMgr"
)
)
on &282
)
*480 (Wire
uid 45027,0
shape (OrthoPolyLine
uid 45028,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "148000,75000,155000,75000"
pts [
"155000,75000"
"148000,75000"
]
)
start &283
end &119
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 45031,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 45032,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "150000,74000,152600,75000"
st "sync_i"
blo "150000,74800"
tm "WireNameMgr"
)
)
on &284
)
*481 (Wire
uid 45049,0
shape (OrthoPolyLine
uid 45050,0
va (VaSet
vasetType 3
)
xt "129750,67000,142000,67000"
pts [
"129750,67000"
"142000,67000"
]
)
start &175
end &119
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 45053,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 45054,0
va (VaSet
font "arial,8,0"
)
xt "131750,66000,134350,67000"
st "timer0"
blo "131750,66800"
tm "WireNameMgr"
)
)
on &285
)
*482 (Wire
uid 45057,0
shape (OrthoPolyLine
uid 45058,0
va (VaSet
vasetType 3
)
xt "129750,75000,142000,75000"
pts [
"129750,75000"
"142000,75000"
]
)
start &196
end &119
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 45061,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 45062,0
va (VaSet
font "arial,8,0"
)
xt "131750,74000,134350,75000"
st "timer1"
blo "131750,74800"
tm "WireNameMgr"
)
)
on &286
)
*483 (Wire
uid 45143,0
shape (OrthoPolyLine
uid 45144,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38750,109000,50000,109000"
pts [
"50000,109000"
"38750,109000"
]
)
end &242
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 45145,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 45146,0
va (VaSet
font "arial,8,0"
)
xt "40000,108000,45300,109000"
st "xfer_fifo_size"
blo "40000,108800"
tm "WireNameMgr"
)
)
on &213
)
*484 (Wire
uid 45149,0
shape (OrthoPolyLine
uid 45150,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38750,96000,50000,96000"
pts [
"50000,96000"
"38750,96000"
]
)
end &235
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 45151,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 45152,0
va (VaSet
font "arial,8,0"
)
xt "40000,95000,48700,96000"
st "xfer_rd_base_address"
blo "40000,95800"
tm "WireNameMgr"
)
)
on &298
)
*485 (Wire
uid 45155,0
shape (OrthoPolyLine
uid 45156,0
va (VaSet
vasetType 3
)
xt "38750,112000,50000,112000"
pts [
"50000,112000"
"38750,112000"
]
)
end &244
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 45157,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 45158,0
va (VaSet
font "arial,8,0"
)
xt "40000,111000,46600,112000"
st "xfer_rd_snapshot"
blo "40000,111800"
tm "WireNameMgr"
)
)
on &301
)
*486 (Wire
uid 45169,0
shape (OrthoPolyLine
uid 45170,0
va (VaSet
vasetType 3
)
xt "64000,121000,69000,121000"
pts [
"69000,121000"
"64000,121000"
]
)
start &287
end &324
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 45171,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 45172,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "65000,120000,70700,121000"
st "fifo_wr_enable"
blo "65000,120800"
tm "WireNameMgr"
)
)
on &303
)
*487 (Wire
uid 45181,0
shape (OrthoPolyLine
uid 45182,0
va (VaSet
vasetType 3
)
xt "64000,122000,69000,122000"
pts [
"69000,122000"
"64000,122000"
]
)
start &288
end &324
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 45183,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 45184,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "63000,121000,68500,122000"
st "fifo_rd_enable"
blo "63000,121800"
tm "WireNameMgr"
)
)
on &304
)
*488 (Wire
uid 45191,0
shape (OrthoPolyLine
uid 45192,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38750,118000,50000,118000"
pts [
"38750,118000"
"50000,118000"
]
)
start &241
sat 32
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 45197,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 45198,0
va (VaSet
font "arial,8,0"
)
xt "40000,117000,46100,118000"
st "xfer_fifo_wr_ptr"
blo "40000,117800"
tm "WireNameMgr"
)
)
on &290
)
*489 (Wire
uid 45213,0
shape (OrthoPolyLine
uid 45214,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,38000,55000,38000"
pts [
"47000,38000"
"55000,38000"
]
)
start &18
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 45219,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 45220,0
va (VaSet
font "arial,8,0"
)
xt "49000,37000,54300,38000"
st "reg12 : (31:0)"
blo "49000,37800"
tm "WireNameMgr"
)
)
on &291
)
*490 (Wire
uid 45221,0
shape (OrthoPolyLine
uid 45222,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,39000,55000,39000"
pts [
"47000,39000"
"55000,39000"
]
)
start &18
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 45227,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 45228,0
va (VaSet
font "arial,8,0"
)
xt "49000,38000,54300,39000"
st "reg13 : (31:0)"
blo "49000,38800"
tm "WireNameMgr"
)
)
on &292
)
*491 (Wire
uid 45229,0
shape (OrthoPolyLine
uid 45230,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,40000,55000,40000"
pts [
"47000,40000"
"55000,40000"
]
)
start &18
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 45235,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 45236,0
va (VaSet
font "arial,8,0"
)
xt "49000,39000,54300,40000"
st "reg14 : (31:0)"
blo "49000,39800"
tm "WireNameMgr"
)
)
on &293
)
*492 (Wire
uid 45237,0
shape (OrthoPolyLine
uid 45238,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,41000,55000,41000"
pts [
"47000,41000"
"55000,41000"
]
)
start &18
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 45243,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 45244,0
va (VaSet
font "arial,8,0"
)
xt "49000,40000,54300,41000"
st "reg15 : (31:0)"
blo "49000,40800"
tm "WireNameMgr"
)
)
on &294
)
*493 (Wire
uid 45253,0
shape (OrthoPolyLine
uid 45254,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,42000,55000,42000"
pts [
"47000,42000"
"55000,42000"
]
)
start &18
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 45259,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 45260,0
va (VaSet
font "arial,8,0"
)
xt "49000,41000,54300,42000"
st "reg16 : (31:0)"
blo "49000,41800"
tm "WireNameMgr"
)
)
on &295
)
*494 (Wire
uid 45261,0
shape (OrthoPolyLine
uid 45262,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,43000,55000,43000"
pts [
"47000,43000"
"55000,43000"
]
)
start &18
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 45267,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 45268,0
va (VaSet
font "arial,8,0"
)
xt "49000,42000,54300,43000"
st "reg17 : (31:0)"
blo "49000,42800"
tm "WireNameMgr"
)
)
on &296
)
*495 (Wire
uid 45301,0
shape (OrthoPolyLine
uid 45302,0
va (VaSet
vasetType 3
)
xt "38750,115000,50000,115000"
pts [
"50000,115000"
"38750,115000"
]
)
end &238
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 45307,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 45308,0
va (VaSet
font "arial,8,0"
)
xt "40000,114000,47200,115000"
st "xfer_rd_continuous"
blo "40000,114800"
tm "WireNameMgr"
)
)
on &302
)
*496 (Wire
uid 48878,0
shape (OrthoPolyLine
uid 48879,0
va (VaSet
vasetType 3
)
xt "45000,139000,52250,139000"
pts [
"52250,139000"
"45000,139000"
]
)
start &270
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 48884,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48885,0
va (VaSet
font "arial,8,0"
)
xt "46000,138000,51500,139000"
st "fifo_rd_enable"
blo "46000,138800"
tm "WireNameMgr"
)
)
on &304
)
*497 (Wire
uid 48888,0
shape (OrthoPolyLine
uid 48889,0
va (VaSet
vasetType 3
)
xt "38750,121000,53000,121000"
pts [
"38750,121000"
"46000,121000"
"53000,121000"
]
)
start &247
end &324
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 48892,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48893,0
va (VaSet
font "arial,8,0"
)
xt "44000,120000,49500,121000"
st "xfer_wr_reset"
blo "44000,120800"
tm "WireNameMgr"
)
)
on &322
)
*498 (Wire
uid 48896,0
shape (OrthoPolyLine
uid 48897,0
va (VaSet
vasetType 3
)
xt "38750,122000,53000,122000"
pts [
"38750,122000"
"46000,122000"
"53000,122000"
]
)
start &246
end &324
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 48900,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48901,0
va (VaSet
font "arial,8,0"
)
xt "44000,121000,49300,122000"
st "xfer_rd_reset"
blo "44000,121800"
tm "WireNameMgr"
)
)
on &323
)
*499 (Wire
uid 48920,0
shape (OrthoPolyLine
uid 48921,0
va (VaSet
vasetType 3
)
xt "28750,133000,35000,133000"
pts [
"28750,133000"
"35000,133000"
]
)
start &316
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 48926,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48927,0
va (VaSet
font "arial,8,0"
)
xt "29000,132000,34500,133000"
st "fifo_rd_enable"
blo "29000,132800"
tm "WireNameMgr"
)
)
on &304
)
*500 (Wire
uid 49384,0
shape (OrthoPolyLine
uid 49385,0
va (VaSet
vasetType 3
)
xt "45000,125000,53000,125000"
pts [
"45000,125000"
"53000,125000"
]
)
sat 16
eat 16
st 0
sf 1
si 0
tg (WTG
uid 49390,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49391,0
va (VaSet
font "arial,8,0"
)
xt "47000,124000,48800,125000"
st "sig0"
blo "47000,124800"
tm "WireNameMgr"
)
)
on &343
)
*501 (Wire
uid 50593,0
shape (OrthoPolyLine
uid 50594,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46000,154000,54000,154000"
pts [
"46000,154000"
"54000,154000"
]
)
end &252
sat 16
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 50599,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50600,0
va (VaSet
font "arial,8,0"
)
xt "47000,153000,55300,154000"
st "fifo_threshold : (15:0)"
blo "47000,153800"
tm "WireNameMgr"
)
)
on &344
)
*502 (Wire
uid 50607,0
shape (OrthoPolyLine
uid 50608,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "72000,44000,81000,44000"
pts [
"72000,44000"
"81000,44000"
]
)
start &102
end &345
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 50611,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50612,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "74000,43000,77100,44000"
st "arcache"
blo "74000,43800"
tm "WireNameMgr"
)
)
on &346
)
*503 (Wire
uid 50627,0
shape (OrthoPolyLine
uid 50628,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "72000,46000,81000,46000"
pts [
"72000,46000"
"81000,46000"
]
)
start &102
end &347
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 50631,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50632,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "74000,45000,77400,46000"
st "awcache"
blo "74000,45800"
tm "WireNameMgr"
)
)
on &348
)
*504 (Wire
uid 52273,0
shape (OrthoPolyLine
uid 52274,0
va (VaSet
vasetType 3
)
xt "28750,144000,52250,144000"
pts [
"52250,144000"
"28750,144000"
]
)
start &271
end &339
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 52275,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52276,0
va (VaSet
font "arial,8,0"
)
xt "46250,143000,51350,144000"
st "fifo_wr_flush"
blo "46250,143800"
tm "WireNameMgr"
)
)
on &349
)
*505 (Wire
uid 52287,0
shape (OrthoPolyLine
uid 52288,0
va (VaSet
vasetType 3
)
xt "45000,140000,52250,140000"
pts [
"52250,140000"
"45000,140000"
]
)
start &272
ss 0
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 52293,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52294,0
va (VaSet
font "arial,8,0"
)
xt "46000,139000,51700,140000"
st "fifo_wr_enable"
blo "46000,139800"
tm "WireNameMgr"
)
)
on &303
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *506 (PackageList
uid 73,0
stg "VerticalLayoutStrategy"
textVec [
*507 (Text
uid 74,0
va (VaSet
font "arial,8,1"
)
xt "71000,14000,76400,15000"
st "Package List"
blo "71000,14800"
)
*508 (MLText
uid 75,0
va (VaSet
font "arial,8,0"
)
xt "71000,15000,82800,21000"
st "library ieee;
use ieee.std_logic_1164.ALL;
use ieee.std_logic_arith.ALL;
use ieee.std_logic_unsigned.all;
library work;
use work.busdef.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 76,0
stg "VerticalLayoutStrategy"
textVec [
*509 (Text
uid 77,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*510 (Text
uid 78,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*511 (MLText
uid 79,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27600,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*512 (Text
uid 80,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*513 (MLText
uid 81,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*514 (Text
uid 82,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*515 (MLText
uid 83,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,15,1537,835"
viewArea "10799,93332,90648,135544"
cachedDiagramExtent "-21000,-3000,166000,160200"
pageSetupInfo (PageSetupInfo
ptrCmd "PDFCreator,winspool,"
fileName "pdfcmon"
toPrinter 1
xMargin 49
yMargin 49
paperWidth 1523
paperHeight 1077
windowsPaperWidth 1523
windowsPaperHeight 1077
paperType "A3"
windowsPaperName "A3"
windowsPaperType 8
useAdjustTo 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-6000,-49000"
lastUid 53922,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2100,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*516 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*517 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*518 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*519 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*520 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*521 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "45824,65280,45824"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*522 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*523 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*524 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*525 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*526 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*527 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*528 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*529 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*530 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*531 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*532 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2100,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*533 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*534 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7300,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*535 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*536 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "84000,14000,89400,15000"
st "Declarations"
blo "84000,14800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "84000,15000,86700,16000"
st "Ports:"
blo "84000,15800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "84000,14000,87800,15000"
st "Pre User:"
blo "84000,14800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "84000,14000,113000,23600"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "84000,28000,91100,29000"
st "Diagram Signals:"
blo "84000,28800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "84000,14000,88700,15000"
st "Post User:"
blo "84000,14800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "84000,14000,120000,26800"
st "attribute mark_debug : string;
--#pragma translate_off
attribute mark_debug of init_axi_tx: signal is \"true\";
attribute mark_debug of init_axi_rx: signal is \"true\";
attribute mark_debug of txn_done: signal is \"true\";
attribute mark_debug of rxn_done: signal is \"true\";
attribute mark_debug of we_data: signal is \"true\";
attribute mark_debug of we_next: signal is \"true\";
attribute mark_debug of rd_data: signal is \"true\";
attribute mark_debug of rd_next: signal is \"true\";
attribute mark_debug of  xfer_enable: signal is \"true\";
attribute mark_debug of  xfer_init: signal is \"true\";
attribute mark_debug of xfer_done: signal is \"true\";
attribute mark_debug of target_slave_base_address: signal is \"true\";
attribute mark_debug of xfer_rd_base_address: signal is \"true\";
--#pragma translate_on"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 560,0
usingSuid 1
emptyRow *537 (LEmptyRow
)
uid 86,0
optionalChildren [
*538 (RefLabelRowHdr
)
*539 (TitleRowHdr
)
*540 (FilterRowHdr
)
*541 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*542 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*543 (GroupColHdr
tm "GroupColHdrMgr"
)
*544 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*545 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*546 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*547 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*548 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*549 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*550 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 3
suid 1,0
)
)
uid 37,0
)
*551 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset"
t "std_logic"
o 11
suid 2,0
)
)
uid 39,0
)
*552 (LeafLogPort
port (LogicalPort
decl (Decl
n "sbus_i"
t "sbus_i_t"
o 12
suid 10,0
)
)
uid 307,0
)
*553 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sbus_o"
t "sbus_o_t"
o 25
suid 12,0
)
)
uid 309,0
)
*554 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "reg_dout"
t "std_logic_vector"
b "( 16*32-1 downto 0 )"
eolc "parallel output of all registers"
o 82
suid 15,0
)
)
uid 517,0
)
*555 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "reg_din"
t "std_logic_vector"
b "( 16*32-1 downto 0 )"
eolc "parallel input for readback"
o 81
suid 16,0
)
)
uid 519,0
)
*556 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dip"
t "std_logic_vector"
b "(7 downto 0)"
o 31
suid 18,0
)
)
uid 521,0
)
*557 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg00"
t "std_logic_vector"
b "(31 downto 0)"
o 44
suid 22,0
)
)
uid 525,0
)
*558 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg01"
t "std_logic_vector"
b "(31 downto 0)"
o 46
suid 23,0
)
)
uid 527,0
)
*559 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg02"
t "std_logic_vector"
b "(31 downto 0)"
o 48
suid 24,0
)
)
uid 529,0
)
*560 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg03"
t "std_logic_vector"
b "(31 downto 0)"
o 50
suid 25,0
)
)
uid 531,0
)
*561 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg04"
t "std_logic_vector"
b "(31 downto 0)"
o 52
suid 26,0
)
)
uid 618,0
)
*562 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "button"
t "std_logic_vector"
b "(3 downto 0)"
o 30
suid 36,0
)
)
uid 1520,0
)
*563 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "encoder"
t "std_logic_vector"
b "(1 downto 0)"
o 32
suid 38,0
)
)
uid 1522,0
)
*564 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg03_in"
t "std_logic_vector"
b "(31 downto 0)"
o 51
suid 55,0
)
)
uid 1604,0
)
*565 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg00_in"
t "std_logic_vector"
b "(31 downto 0)"
o 45
suid 58,0
)
)
uid 1708,0
)
*566 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg01_in"
t "std_logic_vector"
b "(31 downto 0)"
o 47
suid 59,0
)
)
uid 1710,0
)
*567 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "timestamp"
t "std_logic_vector"
b "(31 downto 0)"
o 93
suid 61,0
)
)
uid 1754,0
)
*568 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg02_in"
t "std_logic_vector"
b "(31 downto 0)"
o 49
suid 65,0
)
)
uid 1790,0
)
*569 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "hi"
t "std_logic"
o 34
suid 68,0
)
)
uid 1924,0
)
*570 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "lo"
t "std_logic"
o 42
suid 73,0
)
)
uid 1966,0
)
*571 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg05"
t "std_logic_vector"
b "(31 downto 0)"
o 53
suid 76,0
)
)
uid 2008,0
)
*572 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg06"
t "std_logic_vector"
b "(31 downto 0)"
o 54
suid 84,0
)
)
uid 2635,0
)
*573 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg07"
t "std_logic_vector"
b "(31 downto 0)"
o 55
suid 98,0
)
)
uid 3934,0
)
*574 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg08"
t "std_logic_vector"
b "(31 downto 0)"
o 57
suid 99,0
)
)
uid 3936,0
)
*575 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg09"
t "std_logic_vector"
b "(31 downto 0)"
o 59
suid 100,0
)
)
uid 3948,0
)
*576 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg09_in"
t "std_logic_vector"
b "(31 downto 0)"
o 60
suid 124,0
)
)
uid 6995,0
)
*577 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "INIT_AXI_TX"
t "std_logic"
prec "-- Users to add ports here

-- User ports ends
-- Do not modify the ports beyond this line

-- Initiate AXI transactions"
preAdd 0
posAdd 0
o 17
suid 168,0
)
)
uid 10952,0
)
*578 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "INIT_AXI_RX"
t "std_logic"
prec "-- Users to add ports here

-- User ports ends
-- Do not modify the ports beyond this line

-- Initiate AXI transactions"
preAdd 0
posAdd 0
o 16
suid 169,0
)
)
uid 10954,0
)
*579 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "TXN_DONE"
t "std_logic"
prec "-- Asserts when transaction is complete"
preAdd 0
posAdd 0
o 2
suid 170,0
)
)
uid 10956,0
)
*580 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "no_of_bursts_req"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 24
suid 171,0
)
)
uid 10958,0
)
*581 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "target_slave_base_address"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 27
suid 172,0
)
)
uid 10960,0
)
*582 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "rd_next"
t "std_logic"
o 10
suid 173,0
)
)
uid 10962,0
)
*583 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "we_next"
t "std_logic"
o 14
suid 174,0
)
)
uid 10964,0
)
*584 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "RXN_DONE"
t "std_logic"
prec "-- Asserts when transaction is complete"
preAdd 0
posAdd 0
o 1
suid 175,0
)
)
uid 10966,0
)
*585 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "we_data"
t "std_logic_vector"
b "(63  downto 0)"
o 28
suid 176,0
)
)
uid 10968,0
)
*586 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "rd_data"
t "std_logic_vector"
b "(63  downto 0)"
o 9
suid 177,0
)
)
uid 10970,0
)
*587 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg07_in"
t "std_logic_vector"
b "(31 downto 0)"
o 56
suid 184,0
)
)
uid 11089,0
)
*588 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "reg_we"
t "std_logic_vector"
b "( 15 downto 0)"
eolc "-- active high write strobes"
posAdd 0
o 83
suid 186,0
)
)
uid 11091,0
)
*589 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg0A"
t "std_logic_vector"
b "(31 downto 0)"
o 61
suid 278,0
)
)
uid 14205,0
)
*590 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg0B"
t "std_logic_vector"
b "(31 downto 0)"
o 63
suid 279,0
)
)
uid 14207,0
)
*591 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg0C"
t "std_logic_vector"
b "(31 downto 0)"
o 65
suid 280,0
)
)
uid 14209,0
)
*592 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg0D"
t "std_logic_vector"
b "(31 downto 0)"
o 67
suid 281,0
)
)
uid 14211,0
)
*593 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg0E"
t "std_logic_vector"
b "(31 downto 0)"
o 69
suid 282,0
)
)
uid 14213,0
)
*594 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg0F"
t "std_logic_vector"
b "(31 downto 0)"
o 71
suid 283,0
)
)
uid 14215,0
)
*595 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg0A_in"
t "std_logic_vector"
b "(31 downto 0)"
o 62
suid 284,0
)
)
uid 14217,0
)
*596 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg0B_in"
t "std_logic_vector"
b "(31 downto 0)"
o 64
suid 285,0
)
)
uid 14219,0
)
*597 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg08_in"
t "std_logic_vector"
b "(31 downto 0)"
o 58
suid 286,0
)
)
uid 14365,0
)
*598 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "irq_clear"
t "std_logic"
o 35
suid 332,0
)
)
uid 21027,0
)
*599 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "irq_flag"
t "std_logic"
o 40
suid 333,0
)
)
uid 21029,0
)
*600 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xfer_num_reset"
t "std_logic"
o 103
suid 334,0
)
)
uid 21031,0
)
*601 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xfer_enable"
t "std_logic"
o 96
suid 337,0
)
)
uid 21831,0
)
*602 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "xfer_done"
t "std_logic"
o 29
suid 338,0
)
)
uid 21903,0
)
*603 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg0C_in"
t "std_logic_vector"
b "(31 downto 0)"
o 66
suid 364,0
)
)
uid 24786,0
)
*604 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg0D_in"
t "std_logic_vector"
b "(31 downto 0)"
o 68
suid 365,0
)
)
uid 24788,0
)
*605 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg0E_in"
t "std_logic_vector"
b "(31 downto 0)"
o 70
suid 366,0
)
)
uid 24790,0
)
*606 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg0F_in"
t "std_logic_vector"
b "(31 downto 0)"
o 72
suid 367,0
)
)
uid 24792,0
)
*607 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xfer_init"
t "std_logic"
o 100
suid 387,0
)
)
uid 29219,0
)
*608 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "irq"
t "std_logic"
o 23
suid 416,0
)
)
uid 29638,0
)
*609 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xfer_write"
t "std_logic"
o 120
suid 425,0
)
)
uid 30407,0
)
*610 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "millisec_tc"
t "std_logic"
o 43
suid 429,0
)
)
uid 32539,0
)
*611 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "resetval"
t "std_logic_vector"
b "( 16*32-1 downto 0 )"
o 84
suid 435,0
)
)
uid 33916,0
)
*612 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "irq_delay_cnt"
t "std_logic_vector"
b "(7 downto 0)"
o 36
suid 449,0
)
)
uid 35409,0
)
*613 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "irq_err_cnt"
t "std_logic_vector"
b "(31 downto 0)"
o 38
suid 452,0
)
)
uid 35423,0
)
*614 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "irq_err_cnt_clear"
t "std_logic"
o 39
suid 455,0
)
)
uid 35439,0
)
*615 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "irq_delayed"
t "std_logic"
o 37
suid 465,0
)
)
uid 38980,0
)
*616 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg10"
t "std_logic_vector"
b "(31 downto 0)"
o 73
suid 466,0
)
)
uid 40264,0
)
*617 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg11"
t "std_logic_vector"
b "(31 downto 0)"
o 74
suid 467,0
)
)
uid 40266,0
)
*618 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "xfer_cycle_modulus"
t "std_logic_vector"
b "(31 downto 0)"
o 95
suid 468,0
)
)
uid 41835,0
)
*619 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "xfer_cnt_enable"
t "std_logic"
o 94
suid 469,0
)
)
uid 41837,0
)
*620 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xfer_sync_int"
t "std_logic"
o 113
suid 472,0
)
)
uid 41841,0
)
*621 (LeafLogPort
port (LogicalPort
decl (Decl
n "xfer_sync_ext"
t "std_logic"
o 15
suid 475,0
)
)
uid 41859,0
)
*622 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xfer_select"
t "std_logic_vector"
b "(1 downto 0)"
o 111
suid 476,0
)
)
uid 41861,0
)
*623 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "timer0_cycle_modulus"
t "std_logic_vector"
b "(31 downto 0)"
o 89
suid 477,0
)
)
uid 41944,0
)
*624 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "timer0_cnt_enable"
t "std_logic"
o 88
suid 478,0
)
)
uid 41946,0
)
*625 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "timer1_cycle_modulus"
t "std_logic_vector"
b "(31 downto 0)"
o 92
suid 481,0
)
)
uid 41952,0
)
*626 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "timer1_cnt_enable"
t "std_logic"
o 91
suid 482,0
)
)
uid 41954,0
)
*627 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "fifo_rd_size"
t "std_logic_vector"
b "(15 downto 0)"
o 20
suid 486,0
)
)
uid 42176,0
)
*628 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "fifo_rdata"
t "std_logic_vector"
b "(63 downto 0)"
o 21
suid 488,0
)
)
uid 42178,0
)
*629 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "fifo_rd"
t "std_logic"
o 4
suid 489,0
)
)
uid 42180,0
)
*630 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "fifo_wdata"
t "std_logic_vector"
b "(63 downto 0)"
o 6
suid 490,0
)
)
uid 42182,0
)
*631 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "fifo_we"
t "std_logic"
o 7
suid 492,0
)
)
uid 42184,0
)
*632 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xfer_fifo_size"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 98
suid 495,0
)
)
uid 42198,0
)
*633 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xfer_loopback"
t "std_logic"
o 101
suid 497,0
)
)
uid 42202,0
)
*634 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xfer_read"
t "std_logic"
o 110
suid 501,0
)
)
uid 42224,0
)
*635 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "threshold"
t "std_logic_vector"
b "(15 downto 0)"
o 86
suid 504,0
)
)
uid 43006,0
)
*636 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xfer_rd_en"
t "std_logic"
o 106
suid 508,0
)
)
uid 44440,0
)
*637 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xfer_sync_autoread"
t "std_logic"
o 112
suid 511,0
)
)
uid 44450,0
)
*638 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "fifo_wr_size"
t "std_logic_vector"
b "(15 downto 0)"
o 22
suid 512,0
)
)
uid 44927,0
)
*639 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xfer_wr_en"
t "std_logic"
o 116
suid 513,0
)
)
uid 44937,0
)
*640 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xfer_rd_init"
t "std_logic"
o 107
suid 514,0
)
)
uid 45001,0
)
*641 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xfer_wr_init"
t "std_logic"
o 117
suid 515,0
)
)
uid 45003,0
)
*642 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xfer_mode"
t "std_logic"
o 102
suid 518,0
)
)
uid 45005,0
)
*643 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "sync_o"
t "std_logic_vector"
b "(C_SYNC_WIDTH-1 downto 0)"
o 26
suid 522,0
)
)
uid 45041,0
)
*644 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "sync_i"
t "std_logic_vector"
b "(C_SYNC_WIDTH-1 downto 0)"
o 13
suid 524,0
)
)
uid 45043,0
)
*645 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "timer0"
t "std_logic"
o 87
suid 527,0
)
)
uid 45067,0
)
*646 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "timer1"
t "std_logic"
o 90
suid 528,0
)
)
uid 45069,0
)
*647 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xfer_fifo_rd_ptr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 97
suid 532,0
)
)
uid 45209,0
)
*648 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xfer_fifo_wr_ptr"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 99
suid 533,0
)
)
uid 45211,0
)
*649 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg12"
t "std_logic_vector"
b "(31 downto 0)"
o 75
suid 534,0
)
)
uid 45273,0
)
*650 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg13"
t "std_logic_vector"
b "(31 downto 0)"
o 76
suid 535,0
)
)
uid 45275,0
)
*651 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg14"
t "std_logic_vector"
b "(31 downto 0)"
o 77
suid 536,0
)
)
uid 45277,0
)
*652 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg15"
t "std_logic_vector"
b "(31 downto 0)"
o 78
suid 537,0
)
)
uid 45279,0
)
*653 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg16"
t "std_logic_vector"
b "(31 downto 0)"
o 79
suid 538,0
)
)
uid 45281,0
)
*654 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg17"
t "std_logic_vector"
b "(31 downto 0)"
o 80
suid 539,0
)
)
uid 45283,0
)
*655 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xfer_wr_base_address"
t "std_logic_vector"
b "(31 downto 0)"
o 114
suid 540,0
)
)
uid 45289,0
)
*656 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xfer_rd_base_address"
t "std_logic_vector"
b "(31 downto 0)"
o 104
suid 541,0
)
)
uid 45291,0
)
*657 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xfer_wr_continuous"
t "std_logic"
o 115
suid 543,0
)
)
uid 45311,0
)
*658 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xfer_wr_snapshot"
t "std_logic"
o 119
suid 544,0
)
)
uid 45313,0
)
*659 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xfer_rd_snapshot"
t "std_logic"
o 109
suid 545,0
)
)
uid 45315,0
)
*660 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xfer_rd_continuous"
t "std_logic"
o 105
suid 546,0
)
)
uid 45317,0
)
*661 (LeafLogPort
port (LogicalPort
decl (Decl
n "fifo_wr_enable"
t "std_logic"
o 8
suid 549,0
)
)
uid 46140,0
)
*662 (LeafLogPort
port (LogicalPort
decl (Decl
n "fifo_rd_enable"
t "std_logic"
o 5
suid 550,0
)
)
uid 46142,0
)
*663 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "irq_mask"
t "std_logic"
o 41
suid 551,0
)
)
uid 48491,0
)
*664 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xfer_wr_reset"
t "std_logic"
o 118
suid 552,0
)
)
uid 48912,0
)
*665 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "xfer_rd_reset"
t "std_logic"
o 108
suid 553,0
)
)
uid 48914,0
)
*666 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "sig0"
t "std_logic"
o 85
suid 554,0
)
)
uid 49392,0
)
*667 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "fifo_threshold"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 33
suid 556,0
)
)
uid 50603,0
)
*668 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "arcache"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 18
suid 558,0
)
)
uid 50635,0
)
*669 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "awcache"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 19
suid 559,0
)
)
uid 50637,0
)
*670 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "fifo_wr_flush"
t "std_logic"
o 121
suid 560,0
)
)
uid 52277,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 99,0
optionalChildren [
*671 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *672 (MRCItem
litem &537
pos 121
dimension 20
)
uid 101,0
optionalChildren [
*673 (MRCItem
litem &538
pos 0
dimension 20
uid 102,0
)
*674 (MRCItem
litem &539
pos 1
dimension 23
uid 103,0
)
*675 (MRCItem
litem &540
pos 2
hidden 1
dimension 20
uid 104,0
)
*676 (MRCItem
litem &550
pos 0
dimension 20
uid 38,0
)
*677 (MRCItem
litem &551
pos 1
dimension 20
uid 40,0
)
*678 (MRCItem
litem &552
pos 12
dimension 20
uid 308,0
)
*679 (MRCItem
litem &553
pos 13
dimension 20
uid 310,0
)
*680 (MRCItem
litem &554
pos 33
dimension 20
uid 518,0
)
*681 (MRCItem
litem &555
pos 34
dimension 20
uid 520,0
)
*682 (MRCItem
litem &556
pos 30
dimension 20
uid 522,0
)
*683 (MRCItem
litem &557
pos 35
dimension 20
uid 526,0
)
*684 (MRCItem
litem &558
pos 36
dimension 20
uid 528,0
)
*685 (MRCItem
litem &559
pos 37
dimension 20
uid 530,0
)
*686 (MRCItem
litem &560
pos 38
dimension 20
uid 532,0
)
*687 (MRCItem
litem &561
pos 39
dimension 20
uid 619,0
)
*688 (MRCItem
litem &562
pos 31
dimension 20
uid 1521,0
)
*689 (MRCItem
litem &563
pos 32
dimension 20
uid 1523,0
)
*690 (MRCItem
litem &564
pos 40
dimension 20
uid 1605,0
)
*691 (MRCItem
litem &565
pos 41
dimension 20
uid 1709,0
)
*692 (MRCItem
litem &566
pos 42
dimension 20
uid 1711,0
)
*693 (MRCItem
litem &567
pos 43
dimension 20
uid 1755,0
)
*694 (MRCItem
litem &568
pos 44
dimension 20
uid 1791,0
)
*695 (MRCItem
litem &569
pos 45
dimension 20
uid 1925,0
)
*696 (MRCItem
litem &570
pos 46
dimension 20
uid 1967,0
)
*697 (MRCItem
litem &571
pos 47
dimension 20
uid 2009,0
)
*698 (MRCItem
litem &572
pos 48
dimension 20
uid 2636,0
)
*699 (MRCItem
litem &573
pos 49
dimension 20
uid 3935,0
)
*700 (MRCItem
litem &574
pos 50
dimension 20
uid 3937,0
)
*701 (MRCItem
litem &575
pos 51
dimension 20
uid 3949,0
)
*702 (MRCItem
litem &576
pos 52
dimension 20
uid 6996,0
)
*703 (MRCItem
litem &577
pos 2
dimension 20
uid 10953,0
)
*704 (MRCItem
litem &578
pos 3
dimension 20
uid 10955,0
)
*705 (MRCItem
litem &579
pos 4
dimension 20
uid 10957,0
)
*706 (MRCItem
litem &580
pos 5
dimension 20
uid 10959,0
)
*707 (MRCItem
litem &581
pos 6
dimension 20
uid 10961,0
)
*708 (MRCItem
litem &582
pos 7
dimension 20
uid 10963,0
)
*709 (MRCItem
litem &583
pos 8
dimension 20
uid 10965,0
)
*710 (MRCItem
litem &584
pos 9
dimension 20
uid 10967,0
)
*711 (MRCItem
litem &585
pos 10
dimension 20
uid 10969,0
)
*712 (MRCItem
litem &586
pos 11
dimension 20
uid 10971,0
)
*713 (MRCItem
litem &587
pos 53
dimension 20
uid 11090,0
)
*714 (MRCItem
litem &588
pos 54
dimension 20
uid 11092,0
)
*715 (MRCItem
litem &589
pos 55
dimension 20
uid 14206,0
)
*716 (MRCItem
litem &590
pos 56
dimension 20
uid 14208,0
)
*717 (MRCItem
litem &591
pos 57
dimension 20
uid 14210,0
)
*718 (MRCItem
litem &592
pos 58
dimension 20
uid 14212,0
)
*719 (MRCItem
litem &593
pos 59
dimension 20
uid 14214,0
)
*720 (MRCItem
litem &594
pos 60
dimension 20
uid 14216,0
)
*721 (MRCItem
litem &595
pos 61
dimension 20
uid 14218,0
)
*722 (MRCItem
litem &596
pos 62
dimension 20
uid 14220,0
)
*723 (MRCItem
litem &597
pos 63
dimension 20
uid 14366,0
)
*724 (MRCItem
litem &598
pos 64
dimension 20
uid 21028,0
)
*725 (MRCItem
litem &599
pos 65
dimension 20
uid 21030,0
)
*726 (MRCItem
litem &600
pos 66
dimension 20
uid 21032,0
)
*727 (MRCItem
litem &601
pos 67
dimension 20
uid 21832,0
)
*728 (MRCItem
litem &602
pos 14
dimension 20
uid 21904,0
)
*729 (MRCItem
litem &603
pos 68
dimension 20
uid 24787,0
)
*730 (MRCItem
litem &604
pos 69
dimension 20
uid 24789,0
)
*731 (MRCItem
litem &605
pos 70
dimension 20
uid 24791,0
)
*732 (MRCItem
litem &606
pos 71
dimension 20
uid 24793,0
)
*733 (MRCItem
litem &607
pos 29
dimension 20
uid 29220,0
)
*734 (MRCItem
litem &608
pos 15
dimension 20
uid 29639,0
)
*735 (MRCItem
litem &609
pos 72
dimension 20
uid 30408,0
)
*736 (MRCItem
litem &610
pos 73
dimension 20
uid 32540,0
)
*737 (MRCItem
litem &611
pos 74
dimension 20
uid 33917,0
)
*738 (MRCItem
litem &612
pos 75
dimension 20
uid 35410,0
)
*739 (MRCItem
litem &613
pos 76
dimension 20
uid 35424,0
)
*740 (MRCItem
litem &614
pos 77
dimension 20
uid 35440,0
)
*741 (MRCItem
litem &615
pos 78
dimension 20
uid 38981,0
)
*742 (MRCItem
litem &616
pos 79
dimension 20
uid 40265,0
)
*743 (MRCItem
litem &617
pos 80
dimension 20
uid 40267,0
)
*744 (MRCItem
litem &618
pos 81
dimension 20
uid 41836,0
)
*745 (MRCItem
litem &619
pos 82
dimension 20
uid 41838,0
)
*746 (MRCItem
litem &620
pos 83
dimension 20
uid 41842,0
)
*747 (MRCItem
litem &621
pos 16
dimension 20
uid 41860,0
)
*748 (MRCItem
litem &622
pos 84
dimension 20
uid 41862,0
)
*749 (MRCItem
litem &623
pos 85
dimension 20
uid 41945,0
)
*750 (MRCItem
litem &624
pos 86
dimension 20
uid 41947,0
)
*751 (MRCItem
litem &625
pos 87
dimension 20
uid 41953,0
)
*752 (MRCItem
litem &626
pos 88
dimension 20
uid 41955,0
)
*753 (MRCItem
litem &627
pos 17
dimension 20
uid 42177,0
)
*754 (MRCItem
litem &628
pos 18
dimension 20
uid 42179,0
)
*755 (MRCItem
litem &629
pos 19
dimension 20
uid 42181,0
)
*756 (MRCItem
litem &630
pos 20
dimension 20
uid 42183,0
)
*757 (MRCItem
litem &631
pos 21
dimension 20
uid 42185,0
)
*758 (MRCItem
litem &632
pos 89
dimension 20
uid 42199,0
)
*759 (MRCItem
litem &633
pos 90
dimension 20
uid 42203,0
)
*760 (MRCItem
litem &634
pos 91
dimension 20
uid 42225,0
)
*761 (MRCItem
litem &635
pos 92
dimension 20
uid 43007,0
)
*762 (MRCItem
litem &636
pos 93
dimension 20
uid 44441,0
)
*763 (MRCItem
litem &637
pos 94
dimension 20
uid 44451,0
)
*764 (MRCItem
litem &638
pos 22
dimension 20
uid 44928,0
)
*765 (MRCItem
litem &639
pos 95
dimension 20
uid 44938,0
)
*766 (MRCItem
litem &640
pos 96
dimension 20
uid 45002,0
)
*767 (MRCItem
litem &641
pos 97
dimension 20
uid 45004,0
)
*768 (MRCItem
litem &642
pos 98
dimension 20
uid 45006,0
)
*769 (MRCItem
litem &643
pos 23
dimension 20
uid 45042,0
)
*770 (MRCItem
litem &644
pos 24
dimension 20
uid 45044,0
)
*771 (MRCItem
litem &645
pos 99
dimension 20
uid 45068,0
)
*772 (MRCItem
litem &646
pos 100
dimension 20
uid 45070,0
)
*773 (MRCItem
litem &647
pos 101
dimension 20
uid 45210,0
)
*774 (MRCItem
litem &648
pos 102
dimension 20
uid 45212,0
)
*775 (MRCItem
litem &649
pos 103
dimension 20
uid 45274,0
)
*776 (MRCItem
litem &650
pos 104
dimension 20
uid 45276,0
)
*777 (MRCItem
litem &651
pos 105
dimension 20
uid 45278,0
)
*778 (MRCItem
litem &652
pos 106
dimension 20
uid 45280,0
)
*779 (MRCItem
litem &653
pos 107
dimension 20
uid 45282,0
)
*780 (MRCItem
litem &654
pos 108
dimension 20
uid 45284,0
)
*781 (MRCItem
litem &655
pos 109
dimension 20
uid 45290,0
)
*782 (MRCItem
litem &656
pos 110
dimension 20
uid 45292,0
)
*783 (MRCItem
litem &657
pos 111
dimension 20
uid 45312,0
)
*784 (MRCItem
litem &658
pos 112
dimension 20
uid 45314,0
)
*785 (MRCItem
litem &659
pos 113
dimension 20
uid 45316,0
)
*786 (MRCItem
litem &660
pos 114
dimension 20
uid 45318,0
)
*787 (MRCItem
litem &661
pos 25
dimension 20
uid 46141,0
)
*788 (MRCItem
litem &662
pos 26
dimension 20
uid 46143,0
)
*789 (MRCItem
litem &663
pos 115
dimension 20
uid 48492,0
)
*790 (MRCItem
litem &664
pos 116
dimension 20
uid 48913,0
)
*791 (MRCItem
litem &665
pos 117
dimension 20
uid 48915,0
)
*792 (MRCItem
litem &666
pos 118
dimension 20
uid 49393,0
)
*793 (MRCItem
litem &667
pos 119
dimension 20
uid 50604,0
)
*794 (MRCItem
litem &668
pos 27
dimension 20
uid 50636,0
)
*795 (MRCItem
litem &669
pos 28
dimension 20
uid 50638,0
)
*796 (MRCItem
litem &670
pos 120
dimension 20
uid 52278,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 105,0
optionalChildren [
*797 (MRCItem
litem &541
pos 0
dimension 20
uid 106,0
)
*798 (MRCItem
litem &543
pos 1
dimension 50
uid 107,0
)
*799 (MRCItem
litem &544
pos 2
dimension 100
uid 108,0
)
*800 (MRCItem
litem &545
pos 3
dimension 50
uid 109,0
)
*801 (MRCItem
litem &546
pos 4
dimension 100
uid 110,0
)
*802 (MRCItem
litem &547
pos 5
dimension 100
uid 111,0
)
*803 (MRCItem
litem &548
pos 6
dimension 50
uid 112,0
)
*804 (MRCItem
litem &549
pos 7
dimension 80
uid 113,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 100,0
vaOverrides [
]
)
]
)
uid 85,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *805 (LEmptyRow
)
uid 115,0
optionalChildren [
*806 (RefLabelRowHdr
)
*807 (TitleRowHdr
)
*808 (FilterRowHdr
)
*809 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*810 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*811 (GroupColHdr
tm "GroupColHdrMgr"
)
*812 (NameColHdr
tm "GenericNameColHdrMgr"
)
*813 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*814 (InitColHdr
tm "GenericValueColHdrMgr"
)
*815 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*816 (EolColHdr
tm "GenericEolColHdrMgr"
)
*817 (LogGeneric
generic (GiElement
name "C_SLV_ADDR_WIDTH"
type "integer"
value "16"
)
uid 533,0
)
*818 (LogGeneric
generic (GiElement
name "C_SLV_DATA_WIDTH"
type "integer"
value "32"
)
uid 535,0
)
*819 (LogGeneric
generic (GiElement
name "C_CORE_CLOCK_FREQ"
type "integer"
value "100000000"
)
uid 1794,0
)
*820 (LogGeneric
generic (GiElement
name "hw_serial_number_g"
type "integer"
value "12"
)
uid 1796,0
)
*821 (LogGeneric
generic (GiElement
name "hw_version_g"
type "integer"
value "123"
)
uid 1798,0
)
*822 (LogGeneric
generic (GiElement
name "C_SYNC_WIDTH"
type "integer"
value "16"
)
uid 45045,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 127,0
optionalChildren [
*823 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *824 (MRCItem
litem &805
pos 6
dimension 20
)
uid 129,0
optionalChildren [
*825 (MRCItem
litem &806
pos 0
dimension 20
uid 130,0
)
*826 (MRCItem
litem &807
pos 1
dimension 23
uid 131,0
)
*827 (MRCItem
litem &808
pos 2
hidden 1
dimension 20
uid 132,0
)
*828 (MRCItem
litem &817
pos 0
dimension 20
uid 534,0
)
*829 (MRCItem
litem &818
pos 1
dimension 20
uid 536,0
)
*830 (MRCItem
litem &819
pos 2
dimension 20
uid 1795,0
)
*831 (MRCItem
litem &820
pos 3
dimension 20
uid 1797,0
)
*832 (MRCItem
litem &821
pos 4
dimension 20
uid 1799,0
)
*833 (MRCItem
litem &822
pos 5
dimension 20
uid 45046,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 133,0
optionalChildren [
*834 (MRCItem
litem &809
pos 0
dimension 20
uid 134,0
)
*835 (MRCItem
litem &811
pos 1
dimension 50
uid 135,0
)
*836 (MRCItem
litem &812
pos 2
dimension 173
uid 136,0
)
*837 (MRCItem
litem &813
pos 3
dimension 100
uid 137,0
)
*838 (MRCItem
litem &814
pos 4
dimension 50
uid 138,0
)
*839 (MRCItem
litem &815
pos 5
dimension 50
uid 139,0
)
*840 (MRCItem
litem &816
pos 6
dimension 80
uid 140,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 128,0
vaOverrides [
]
)
]
)
uid 114,0
type 1
)
activeModelName "BlockDiag"
)
