<!DOCTYPE html>
<html lang="fr">
  <head>
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <!-- The above 3 meta tags *must* come first in the head; any other head content must come *after* these tags -->
    <meta name="description" content="A Fast Forward Error Correction Tool (AFF3CT)">
    <meta name="author" content="Adrien CASSAGNE">

    <title>AFF3CT - A Fast Forward Error Correction Tool</title>

    <!-- Latest compiled and minified CSS -->
    <link rel="stylesheet" href="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.6/css/bootstrap.min.css" integrity="sha384-1q8mTJOASx8j1Au+a5WDVnPi2lkFfwwEAa8hDDdjZlpLegxhjVME1fgjWPGmkzs7" crossorigin="anonymous">

    <!-- Custom styles for this template -->
    <link href="css/style.css" rel="stylesheet">

    <script src="js/sorttable.js"></script>

    <!-- Google Analytics -->
    <script>
      (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
      (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
      m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
      })(window,document,'script','https://www.google-analytics.com/analytics.js','ga');

      ga('create', 'UA-78973823-1', 'auto');
      ga('send', 'pageview');
    </script>

    <style>
      .vl
      {
        border-left: solid 1px #ddd;
      }

      table.sortable tbody {
        counter-reset: sortabletablescope;
      }
      table.sortable thead tr::before {
        content: "";
        display: table-cell;
      }
      table.sortable tbody tr::before {
        content: counter(sortabletablescope);
        counter-increment: sortabletablescope;
        display: table-cell;

        padding: 8px;
        line-height: 1.42857143;
        vertical-align: top;
        border-top: 1px solid #ddd;
        font-weight: bold;
      }

      .tt
      {
        border-bottom: 1px dotted #888;
        display: inline-block;
      }
    </style>
  </head>
  <body>
  
   <nav class="navbar navbar-inverse navbar-fixed-top">
      <div class="container">
        <div class="navbar-header">
          <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#navbar" aria-expanded="false" aria-controls="navbar">
            <span class="sr-only">Toggle navigation</span>
            <span class="icon-bar"></span>
            <span class="icon-bar"></span>
            <span class="icon-bar"></span>
          </button>
          <a class="navbar-brand" href="index.html">AFF3CT</a>
        </div>
        <div id="navbar" class="navbar-collapse collapse">
          <ul class="nav navbar-nav">
            <li><a href="download.html">Download</a></li>
            <!--<li><a href="getting_started.html">Getting started</a></li>-->
            <li><a href="doc/index.html">Doc</a></li>
            <!--<li><a href="news.html">News</a></li>-->
            <li><a href="community.html">Community</a></li>
            <li class="active"><a href="#">State-of-the-Art</a></li>
          </ul>
        </div>
      </div>
    </nav>

    <div class="container marketing">
      <h1>State-of-the-Art Channel Coding Software Decoders</h1>
      
      <p>This page is dedicated to the State-of-the-Art Channel Coding Software Decoders. It allows to easily compare and see what has been done and what can be expected from today software decoders. For now three big code families are considered : the Turbo codes (LTE, LTE-Advanced, CCSDS, etc.), the Low-Density Parity-Check (LDPC) codes (Wi-Fi, WiMAX, CCSDS, WRAN, DVB-S2, etc.) and the new Polar codes.</p>

      <ul class="nav nav-tabs">
        <li role="turbo-codes" class="active"><a href="top_turbo.html">Turbo codes</a></li>
        <li role="ldpc-codes"><a href="top_ldpc.html">LDPC codes</a></li>
        <li role="polar-code"><a href="top_polar.html">Polar codes</a></li>
      </ul>
      <br />
      <div id="turbo-codes" class="codes">

        <div class="bs-example" data-example-id="panel-without-body-with-table">
          <div class="panel panel-default">
            <div class="panel-heading">Maximum A Posteriori (MAP)</div> 
            <table class="table sortable"> 
              <thead> 
                <tr>
                  <th class="vl">Work</th> 
                  <th>Year</th>
                  <th class="vl">Platform</th>
                  <th>Implem.</th>
                  <th><span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="Precision in bits">Pre.</span></th>
                  <th><span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="Inter frame level: number of frames computed in parallel">Inter</span></th>
                  <th><span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="Number of information bits in the frame"><math><mi>K</mi></math></span></th>
                  <th>
                    <span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="Code rate:
                      <math>
                        <mi>R</mi>
                        <mo>=</mo>
                        <mfrac>
                          <mi>K</mi>
                          <mi>N</mi>
                        </mfrac>
                      </math>">
                      <math><mi>R</mi></math>
                    </span>
                    </div>
                  </th>
                  <th><span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="Number of iteration in the decoding process"><math><mi>i</mi></math></span></th>
                  <th class="vl"><span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="Latency in micro seconds: time to decode one frame"><math><mi>Lat.</mi></math></span></th>
                  <th>
                    <span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="Information throughput in Mbps:<br/>
                      <math>
                        <mi>Thr.</mi>
                        <mo>=</mo>
                        <mfrac>
                          <mrow>
                            <mi>K</mi>
                            <mo>&times;</mo>
                            <mi>Inter</mi>
                          </mrow>
                          <mi>Lat.</mi>
                        </mfrac>
                      </math>">
                      <math><mi>Thr.</mi></math>
                    </span>
                  </th>
                  <th class="vl" id="nthr1">
                    <span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="Normalized throughput in Mbps:<br/>
                      <math>
                        <mi>NThr.</mi>
                        <mo>=</mo>
                        <mfrac>
                          <mrow>
                            <mrow><mi>Thr.</mi></mrow>
                            <mo>&times;</mo>
                            <mrow><mi>i</mi></mrow>
                          </mrow>
                          <mrow>
                            <mrow><mi>Freq.</mi></mrow>
                            <mo>&times;</mo>
                            <mrow><mi>Cores</mi></mrow>
                          </mrow>
                        </mfrac>
                      </math>">
                      <math><mi>NThr.</mi></math>
                    </span> 
                  </th>
                  <th>
                    <span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="Throughput under Normalized Decoding Cost:<br/>
                       <math>
                          <mi>TNDC</mi>
                          <mo>=</mo>
                          <mfrac>
                            <mrow>
                              <mrow><mi>Thr.</mi></mrow>
                              <mo>&times;</mo>
                              <mrow><mi>i</mi></mrow>
                            </mrow>
                            <mrow>
                              <mrow><mi>Cores</mi></mrow>
                              <mo>&times;</mo>
                              <mrow><mi>Freq.</mi></mrow>
                              <mo>&times;</mo>
                              <mrow><mi>SIMD</mi></mrow>
                            </mrow>
                          </mfrac>
                        </math>">
                      <math><mi>TNDC</mi></math>
                    </span>
                  </th>
                  <th>
                    <span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="Energy-per-bit (in nano Joules) and per iteration: <br />
                      <math>
                        <mrow><msub><mi>E</mi><mi>d</mi></msub></mrow>
                        <mo>=</mo>
                        <mfrac>
                          <mrow>
                            <mi>TDP</mi>
                          </mrow>
                          <mrow>
                            <mi>Thr.</mi>
                            <mo>&times;</mo>
                            <mi>i</mi>
                          </mrow>
                        </mfrac>
                        <mo>&times;</mo>
                        <msup>
                          <mn>10</mn>
                          <mn>3</mn>
                        </msup>
                      </math>">
                      <math><msub><mi>E</mi><mi>d</mi></msub></math>
                    </span>
                  </th>
                </tr>
              </thead>
              <tbody> 
                <tr>
                  <td class="vl"><a class="tt" href="#ref1" data-toggle="tooltip" data-placement="top" data-html="true" title="M. Wu, Y. Sun, and J. R. Cavallaro, “Implementation of a 3GPP LTE turbo decoder accelerator on GPU,” in <i>IEEE SiPS</i>, 2010.">[1]</a></td>
                  <td>2010</td>
                  <td class="vl">
                    <span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="
                      <u>Device type</u>: GPU<br />
                      <u>Full name</u>: Tesla C1060<br />
                      <u>Vendor</u>: Nvidia <br />
                      <u>Architecture</u>: Tesla<br />
                      <u>Frequency</u>: 1.30 GHz<br />
                      <u>SMX/Cores</u>: 15<br />
                      <u>SIMD type</u>: SIMT<br />
                      <u>SIMD length</u>: 16<br />
                      <u>TDP</u> : 200 Watts">
                      Tesla C1060
                    </span>
                  </td>
                  <td><span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="MAX-LOG-MAP algorithm (based on the BCJR)">ML-MAP</span></td>
                  <td>32</td>
                  <td>100</td>
                  <td>6144</td>
                  <td>1/3</td>
                  <td>5</td>
                  <td class="vl">76800</td>
                  <td>8.0</td>
                  <td class="vl">2.1</td>
                  <td>0.135</td>
                  <td>5000</td>
                </tr> 
                <tr>
                  <td class="vl"><a class="tt" href="#ref2" data-toggle="tooltip" data-placement="top" data-html="true" title="M. Wu, Y. Sun, G. Wang, and J. R. Cavallaro, “Implementation of a high throughput 3GPP turbo decoder on GPU,” <i>Springer JSPS</i>, vol. 65, no. 2, pp. 171–183, 2011.">[2]</a></td>
                  <td>2011</td>
                  <td class="vl">
                    <span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="
                      <u>Device type</u>: GPU<br />
                      <u>Full name</u>: GeForce GTX 470<br />
                      <u>Vendor</u>: Nvidia <br />
                      <u>Architecture</u>: Fermi<br />
                      <u>Frequency</u>: 1.22 GHz<br />
                      <u>SMX/Cores</u>: 14<br />
                      <u>SIMD type</u>: SIMT<br />
                      <u>SIMD length</u>: 32<br />
                      <u>TDP</u> : 215 Watts">
                      GTX 470
                    </span>
                  </td>
                  <td><span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="MAX-LOG-MAP algorithm (based on the BCJR)">ML-MAP</span></td>
                  <td>32</td>
                  <td>100</td>
                  <td>6144</td>
                  <td>1/3</td>
                  <td>5</td>
                  <td class="vl">20827</td>
                  <td>29.5</td>
                  <td class="vl">8.6</td>
                  <td>0.270</td>
                  <td>1458</td>
                </tr>
                <tr>
                  <td class="vl"><a class="tt" href="#ref3" data-toggle="tooltip" data-placement="top" data-html="true" title="S. Chinnici and P. Spallaccini, “Fast simulation of turbo codes on GPUs,” in <i>IEEE ISTC</i>, 2012, pp. 61–65.">[3]</a></td>
                  <td>2012</td>
                  <td class="vl">
                    <span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="
                      <u>Device type</u>: GPU<br />
                      <u>Full name</u>: Tesla C2050<br />
                      <u>Vendor</u>: Nvidia <br />
                      <u>Architecture</u>: Fermi<br />
                      <u>Frequency</u>: 1.15 GHz<br />
                      <u>SMX/Cores</u>: 14<br />
                      <u>SIMD type</u>: SIMT<br />
                      <u>SIMD length</u>: 32<br />
                      <u>TDP</u> : 247 Watts">
                      Tesla C2050
                    </span>
                  </td>
                  <td><span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="LOG-MAP algorithm (based on the BCJR)">L-MAP</span></td>
                  <td>32</td>
                  <td>32</td>
                  <td>11918</td>
                  <td>1/3</td>
                  <td>5</td>
                  <td class="vl">108965</td>
                  <td>3.5</td>
                  <td class="vl">1.1</td>
                  <td>0.035</td>
                  <td>14114</td>
                </tr>
                <tr>
                  <td class="vl"><a class="tt" href="#ref4" data-toggle="tooltip" data-placement="top" data-html="true" title="D. Yoge and N. Chandrachoodan, “GPU implementation of a programmable turbo decoder for software defined radio applications,” in <i>IEEE VLSID</i>, 2012.">[4]</a></td>
                  <td>2012</td>
                  <td class="vl">
                    <span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="
                      <u>Device type</u>: GPU<br />
                      <u>Full name</u>: GeForce 9800 GX2<br />
                      <u>Vendor</u>: Nvidia <br />
                      <u>Architecture</u>: Tesla<br />
                      <u>Frequency</u>: 1.50 GHz<br />
                      <u>SMX/Cores</u>: 16<br />
                      <u>SIMD type</u>: SIMT<br />
                      <u>SIMD length</u>: 16<br />
                      <u>TDP</u> : 197 Watts">
                      9800 GX2
                    </span>
                  </td>
                  <td><span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="MAX-LOG-MAP algorithm (based on the BCJR)">ML-MAP</span></td>
                  <td>32</td>
                  <td>1</td>
                  <td>6144</td>
                  <td>1/3</td>
                  <td>5</td>
                  <td class="vl">3072</td>
                  <td>2.0</td>
                  <td class="vl">0.4</td>
                  <td>0.025</td>
                  <td>19700</td>
                </tr>
                <tr>
                  <td class="vl"><a class="tt" href="#ref5" data-toggle="tooltip" data-placement="top" data-html="true" title="C. Liu, Z. Bie, C. Chen, and X. Jiao, “A parallel LTE turbo decoder on GPU,” in <i>IEEE ICCT</i>, 2013.">[5]</a></td>
                  <td>2013</td>
                  <td class="vl">
                    <span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="
                      <u>Device type</u>: GPU<br />
                      <u>Full name</u>: GeForce GTX 550 Ti<br />
                      <u>Vendor</u>: Nvidia <br />
                      <u>Architecture</u>: Fermi<br />
                      <u>Frequency</u>: 1.80 GHz<br />
                      <u>SMX/Cores</u>: 6<br />
                      <u>SIMD type</u>: SIMT<br />
                      <u>SIMD length</u>: 32<br />
                      <u>TDP</u> : 116 Watts">
                      GTX 550 Ti
                    </span>
                  </td>
                  <td><span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="Enhanced MAX-LOG-MAP algorithm (based on the BCJR)">EML-MAP</span></td>
                  <td>32</td>
                  <td>1</td>
                  <td>6144</td>
                  <td>1/3</td>
                  <td>6</td>
                  <td class="vl"><span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="It is unclear if the
CPU/GPU data transfer times have been taken into account.">72</span></td>
                  <td>85.3</td>
                  <td class="vl">47.4</td>
                  <td>1.482</td>
                  <td>227</td>
                </tr>
                <tr>
                  <td class="vl"><a class="tt" href="#ref6" data-toggle="tooltip" data-placement="top" data-html="true" title="X. Chen, J. Zhu, Z. Wen, Y. Wang, and H. Yang, “BER guaranteed optimization and implementation of parallel turbo decoding on GPU,” in <i>IEEE ICST</i>, 2013.">[6]</a></td>
                  <td>2013</td>
                  <td class="vl">
                    <span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="
                      <u>Device type</u>: GPU<br />
                      <u>Full name</u>: GeForce GTX 580<br />
                      <u>Vendor</u>: Nvidia <br />
                      <u>Architecture</u>: Fermi<br />
                      <u>Frequency</u>: 1.54 GHz<br />
                      <u>SMX/Cores</u>: 16<br />
                      <u>SIMD type</u>: SIMT<br />
                      <u>SIMD length</u>: 32<br />
                      <u>TDP</u> : 244 Watts">
                      GTX 580
                    </span>
                  </td>
                  <td><span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="MAX-LOG-MAP algorithm (based on the BCJR)">ML-MAP</span></td>
                  <td>32</td>
                  <td>1</td>
                  <td>6144</td>
                  <td>1/3</td>
                  <td>6</td>
                  <td class="vl">1660</td>
                  <td>3.7</td>
                  <td class="vl">0.9</td>
                  <td>0.030</td>
                  <td>10090</td>
                </tr>
                <tr>
                  <td class="vl"><a class="tt" href="#ref7" data-toggle="tooltip" data-placement="top" data-html="true" title="J. Xianjun, C. Canfeng, P. Jaaskelainen, V. Guzma, and H. Berg, “A 122mb/s turbo decoder using a mid-range GPU,” in <i>IEEE IWCMC</i>, 2013.">[7]</a></td>
                  <td>2013</td>
                  <td class="vl">
                    <span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="
                      <u>Device type</u>: GPU<br />
                      <u>Full name</u>: GeForce GTX 480<br />
                      <u>Vendor</u>: Nvidia <br />
                      <u>Architecture</u>: Fermi<br />
                      <u>Frequency</u>: 1.40 GHz<br />
                      <u>SMX/Cores</u>: 15<br />
                      <u>SIMD type</u>: SIMT<br />
                      <u>SIMD length</u>: 32<br />
                      <u>TDP</u> : 250 Watts">
                      GTX 480
                    </span>
                  </td>
                  <td><span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="Enhanced MAX-LOG-MAP algorithm (based on the BCJR)">EML-MAP</span></td>
                  <td>32</td>
                  <td>1</td>
                  <td>6144</td>
                  <td>1/3</td>
                  <td>6</td>
                  <td class="vl"><span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="It is unclear if the
CPU/GPU data transfer times have been taken into account.">50</span></td>
                  <td>122.8</td>
                  <td class="vl">35.1</td>
                  <td>1.098</td>
                  <td>339</td>
                </tr>
                <tr>
                  <td class="vl"><a class="tt" href="#ref8" data-toggle="tooltip" data-placement="top" data-html="true" title="M. Wu, G. Wang, B. Yin, C. Studer, and J. R. Cavallaro, “HSPA+/LTE-A turbo decoder on GPU and multicore CPU,” in <i>IEEE ACSSC</i>, 2013.">[8]</a></td>
                  <td>2013</td>
                  <td class="vl">
                    <span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="
                      <u>Device type</u>: GPU<br />
                      <u>Full name</u>: GeForce GTX 680<br />
                      <u>Vendor</u>: Nvidia <br />
                      <u>Architecture</u>: Kepler<br />
                      <u>Frequency</u>: 1.01 GHz<br />
                      <u>SMX/Cores</u>: 8<br />
                      <u>SIMD type</u>: SIMT<br />
                      <u>SIMD length</u>: 192<br />
                      <u>TDP</u> : 195 Watts">
                      GTX 680
                    </span>
                  </td>
                  <td><span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="Enhanced MAX-LOG-MAP algorithm (based on the BCJR)">EML-MAP</span></td>
                  <td>32</td>
                  <td>16</td>
                  <td>6144</td>
                  <td>1/3</td>
                  <td>6</td>
                  <td class="vl">2657</td>
                  <td>37.0</td>
                  <td class="vl">27.5</td>
                  <td>0.144</td>
                  <td>878</td>
                </tr>
                <tr>
                  <td class="vl"><a class="tt" href="#ref9" data-toggle="tooltip" data-placement="top" data-html="true" title="Y. Zhang et al., “The acceleration of turbo decoder on the newest GPGPU of kepler architecture,” in <i>IEEE ISCIT</i>, 2014.">[9]</a></td>
                  <td>2014</td>
                  <td class="vl">
                    <span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="
                      <u>Device type</u>: GPU<br />
                      <u>Full name</u>: Tesla K20c<br />
                      <u>Vendor</u>: Nvidia <br />
                      <u>Architecture</u>: Kepler<br />
                      <u>Frequency</u>: 0.71 GHz<br />
                      <u>SMX/Cores</u>: 13<br />
                      <u>SIMD type</u>: SIMT<br />
                      <u>SIMD length</u>: 192<br />
                      <u>TDP</u> : 225 Watts">
                      Tesla K20c
                    </span>
                  </td>
                  <td><span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="MAX-LOG-MAP algorithm (based on the BCJR)">ML-MAP</span></td>
                  <td>32</td>
                  <td>1</td>
                  <td>6144</td>
                  <td>1/3</td>
                  <td>5</td>
                  <td class="vl">1097</td>
                  <td>5.6</td>
                  <td class="vl">3.0</td>
                  <td>0.015</td>
                  <td>8036</td>
                </tr>
                <tr>
                  <td class="vl"><a class="tt" href="#ref10" data-toggle="tooltip" data-placement="top" data-html="true" title="R. Li, Y. Dou, J. Xu, X. Niu, and S. Ni, “An efficient parallel SOVAbased turbo decoder for software defined radio on GPU,” <i>IEICE Trans. Fundamentals</i>, vol. 97, no. 5, pp. 1027–1036, 2014.">[10]</a></td>
                  <td>2014</td>
                  <td class="vl">
                    <span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="
                      <u>Device type</u>: GPU<br />
                      <u>Full name</u>: GeForce GTX 580<br />
                      <u>Vendor</u>: Nvidia <br />
                      <u>Architecture</u>: Fermi<br />
                      <u>Frequency</u>: 1.54 GHz<br />
                      <u>SMX/Cores</u>: 16<br />
                      <u>SIMD type</u>: SIMT<br />
                      <u>SIMD length</u>: 32<br />
                      <u>TDP</u> : 244 Watts">
                      GTX 580
                    </span>
                  </td>
                  <td><span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="BER optimized Soft Output Viterbi Algorithm (BR-SOVA) algorithm">BR-SOVA</span></td>
                  <td>8</td>
                  <td>4</td>
                  <td>6144</td>
                  <td>1/3</td>
                  <td>5</td>
                  <td class="vl"><span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="It is unclear if the
CPU/GPU data transfer times have been taken into account.">192</span></td>
                  <td>127.8</td>
                  <td class="vl">25.9</td>
                  <td>0.810</td>
                  <td>382</td>
                </tr>
                <tr>
                  <td class="vl"><a class="tt" href="#ref11" data-toggle="tooltip" data-placement="top" data-html="true" title="L. Huang et al., “A high speed turbo decoder implementation for CPUbased SDR system,” in <i>IEEE IET ICCTA</i>, 2011.">[11]</a></td>
                  <td>2011</td>
                  <td class="vl">
                    <span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="
                      <u>Device type</u>: CPU<br />
                      <u>Full name</u>: Core i7-960<br />
                      <u>Vendor</u>: Intel<br />
                      <u>Architecture</u>: Nehalem<br />
                      <u>Frequency</u>: 3.20 GHz<br />
                      <u>SMX/Cores</u>: 1<br />
                      <u>SIMD type</u>: SSE4.2 (128-bit)<br />
                      <u>SIMD length</u>: 8 (16-bit/elmt)<br />
                      <u>TDP</u> : 130 Watts">
                      i7-960
                    </span>
                  </td>
                  <td><span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="MAX-LOG-MAP algorithm (based on the BCJR)">ML-MAP</span></td>
                  <td>16</td>
                  <td>1</td>
                  <td>1008</td>
                  <td>1/3</td>
                  <td>8</td>
                  <td class="vl">138</td>
                  <td>7.3</td>
                  <td class="vl">18.3</td>
                  <td>2.280</td>
                  <td>2226</td>
                </tr>
                <tr>
                  <td class="vl"><a class="tt" href="#ref12" data-toggle="tooltip" data-placement="top" data-html="true" title="S. Zhang, R. Qian, T. Peng, R. Duan, and K. Chen, “High throughput turbo decoder design for GPP platform,” in <i>IEEE ICST</i>, 2012.">[12]</a></td>
                  <td>2012</td>
                  <td class="vl">
                    <span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="
                      <u>Device type</u>: CPU<br />
                      <u>Full name</u>: Xeon X5670<br />
                      <u>Vendor</u>: Intel<br />
                      <u>Architecture</u>: Westmere<br />
                      <u>Frequency</u>: 2.93 GHz<br />
                      <u>SMX/Cores</u>: 6<br />
                      <u>SIMD type</u>: SSE4.2 (128-bit)<br />
                      <u>SIMD length</u>: 16 (8-bit/elmt)<br />
                      <u>TDP</u> : 95 Watts">
                      X5670
                    </span>
                  </td>
                  <td><span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="Enhanced MAX-LOG-MAP algorithm (based on the BCJR)">EML-MAP</span></td>
                  <td>8</td>
                  <td>6</td>
                  <td>5824</td>
                  <td>1/3</td>
                  <td>3</td>
                  <td class="vl">157</td>
                  <td>222.6</td>
                  <td class="vl">38.0</td>
                  <td>2.373</td>
                  <td>142</td>
                </tr>
                <tr>
                  <td class="vl"><a class="tt" href="#ref8" data-toggle="tooltip" data-placement="top" data-html="true" title="M. Wu, G. Wang, B. Yin, C. Studer, and J. R. Cavallaro, “HSPA+/LTE-A turbo decoder on GPU and multicore CPU,” in <i>IEEE ACSSC</i>, 2013.">[8]</a></td>
                  <td>2013</td>
                  <td class="vl">
                    <span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="
                      <u>Device type</u>: CPU<br />
                      <u>Full name</u>: Core i7-3770K<br />
                      <u>Vendor</u>: Intel<br />
                      <u>Architecture</u>: Ivy Bridge<br />
                      <u>Frequency</u>: 3.5 GHz<br />
                      <u>SMX/Cores</u>: 4<br />
                      <u>SIMD type</u>: SSE4.2 (128-bit)<br />
                      <u>SIMD length</u>: 8 (16-bit/elmt)<br />
                      <u>TDP</u> : 77 Watts">
                      i7-3770K
                    </span>
                  </td>
                  <td><span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="Enhanced MAX-LOG-MAP algorithm (based on the BCJR)">EML-MAP</span></td>
                  <td>16</td>
                  <td>4</td>
                  <td>6144</td>
                  <td>1/3</td>
                  <td>6</td>
                  <td class="vl">323</td>
                  <td>76.2</td>
                  <td class="vl">32.7</td>
                  <td>4.08</td>
                  <td>168</td>
                </tr>
                <tr>
                  <td class="vl"><a class="tt" href="#ref13" data-toggle="tooltip" data-placement="top" data-html="true" title="A. Cassagne, T. Tonnellier, C. Leroux, B. Le Gal, and D. Barthou, “Beyond Gbps Turbo decoder on multi-core CPUs,” in <i>IEEE ISTC</i>, 2016.">[13]</a></td>
                  <td>2016</td>
                  <td class="vl">
                    <span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="
                      <u>Device type</u>: CPU<br />
                      <u>Full name</u>: 2 x Xeon E5-2680v3<br />
                      <u>Vendor</u>: Intel<br />
                      <u>Architecture</u>: Haswell<br />
                      <u>Frequency</u>: 2.5 GHz<br />
                      <u>SMX/Cores</u>: 24<br />
                      <u>SIMD type</u>: SSE4.2 (128-bit)<br />
                      <u>SIMD length</u>: 8 (16-bit/elmt)<br />
                      <u>TDP</u> : 240 Watts">
                      2xE5-2680v3
                    </span>
                  </td>
                  <td><span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="Enhanced MAX-LOG-MAP algorithm (based on the BCJR)">EML-MAP</span></td>
                  <td>16</td>
                  <td>192</td>
                  <td>6144</td>
                  <td>1/3</td>
                  <td>6</td>
                  <td class="vl">2657</td>
                  <td>443.7</td>
                  <td class="vl">44.4</td>
                  <td>5.544</td>
                  <td>90</td>
                </tr>
                <tr>
                  <td class="vl"><a class="tt" href="#ref13" data-toggle="tooltip" data-placement="top" data-html="true" title="A. Cassagne, T. Tonnellier, C. Leroux, B. Le Gal, and D. Barthou, “Beyond Gbps Turbo decoder on multi-core CPUs,” in <i>IEEE ISTC</i>, 2016.">[13]</a></td>
                  <td>2016</td>
                  <td class="vl">
                    <span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="
                      <u>Device type</u>: CPU<br />
                      <u>Full name</u>: 2 x Xeon E5-2680v3<br />
                      <u>Vendor</u>: Intel<br />
                      <u>Architecture</u>: Haswell<br />
                      <u>Frequency</u>: 2.5 GHz<br />
                      <u>SMX/Cores</u>: 24<br />
                      <u>SIMD type</u>: SSE4.2 (128-bit)<br />
                      <u>SIMD length</u>: 16 (8-bit/elmt)<br />
                      <u>TDP</u> : 240 Watts">
                      2xE5-2680v3
                    </span>
                  </td>
                  <td><span class="tt" data-toggle="tooltip" data-placement="top" data-html="true" title="Enhanced MAX-LOG-MAP algorithm (based on the BCJR)">EML-MAP</span></td>
                  <td>8</td>
                  <td>384</td>
                  <td>6144</td>
                  <td>1/3</td>
                  <td>6</td>
                  <td class="vl">3293</td>
                  <td>716.4</td>
                  <td class="vl">71.6</td>
                  <td>4.476</td>
                  <td>56</td>
                </tr>
              </tbody>
            </table>
          </div>
        </div>

        <h2>References</h2>

        <ol>
          <li id="ref1">M. Wu, Y. Sun, and J. R. Cavallaro, “Implementation of a 3GPP LTE turbo decoder accelerator on GPU,” in <i>IEEE SiPS</i>, 2010.</li>
          <li id="ref2">M. Wu, Y. Sun, G. Wang, and J. R. Cavallaro, “Implementation of a high throughput 3GPP turbo decoder on GPU,” <i>Springer JSPS</i>, vol. 65, no. 2, pp. 171–183, 2011.</li>
          <li id="ref3">S. Chinnici and P. Spallaccini, “Fast simulation of turbo codes on GPUs,” in <i>IEEE ISTC</i>, 2012, pp. 61–65.</li>
          <li id="ref4">D. Yoge and N. Chandrachoodan, “GPU implementation of a programmable turbo decoder for software defined radio applications,” in <i>IEEE VLSID</i>, 2012.</li>
          <li id="ref5">C. Liu, Z. Bie, C. Chen, and X. Jiao, “A parallel LTE turbo decoder on GPU,” in <i>IEEE ICCT</i>, 2013.</li>
          <li id="ref6">X. Chen, J. Zhu, Z. Wen, Y. Wang, and H. Yang, “BER guaranteed optimization and implementation of parallel turbo decoding on GPU,” in <i>IEEE ICST</i>, 2013.</li>
          <li id="ref7">J. Xianjun, C. Canfeng, P. Jaaskelainen, V. Guzma, and H. Berg, “A 122mb/s turbo decoder using a mid-range GPU,” in <i>IEEE IWCMC</i>, 2013.</li>
          <li id="ref8">M. Wu, G. Wang, B. Yin, C. Studer, and J. R. Cavallaro, “HSPA+/LTE-A turbo decoder on GPU and multicore CPU,” in <i>IEEE ACSSC</i>, 2013.</li>
          <li id="ref9">Y. Zhang et al., “The acceleration of turbo decoder on the newest GPGPU of kepler architecture,” in <i>IEEE ISCIT</i>, 2014.</li>
          <li id="ref10">R. Li, Y. Dou, J. Xu, X. Niu, and S. Ni, “An efficient parallel SOVAbased turbo decoder for software defined radio on GPU,” <i>IEICE Trans. Fundamentals</i>, vol. 97, no. 5, pp. 1027–1036, 2014.</li>
          <li id="ref11">L. Huang et al., “A high speed turbo decoder implementation for CPUbased SDR system,” in <i>IEEE IET ICCTA</i>, 2011.</li>
          <li id="ref12">S. Zhang, R. Qian, T. Peng, R. Duan, and K. Chen, “High throughput turbo decoder design for GPP platform,” in <i>IEEE ICST</i>, 2012.</li>
          <li id="ref13">A. Cassagne, T. Tonnellier, C. Leroux, B. Le Gal, and D. Barthou, “Beyond Gbps Turbo decoder on multi-core CPUs,” in <i>IEEE ISTC</i>, 2016.</li>
        </ol>
      </div>

      <hr>

      <footer>
        <p class="pull-right"><a href="#">Back to top</a></p>
        <p>Funded by <a href="http://www.agence-nationale-recherche.fr/" target="_blank">ANR</a>: <a href="http://www-labsticc.univ-ubs.fr/~boutillon/NAND/" target="_blank">NAND</a> (ANR-15-CE25-0006-01) and <a href="http://cpu.labex.u-bordeaux.fr/" target="_blank">CPU LabEx (Bordeaux)</a> (ANR-
10-IDEX-03-02).</p>
      </footer>
    </div>

    <!-- Bootstrap core JavaScript
    ================================================== -->
    <script src="https://ajax.googleapis.com/ajax/libs/jquery/1.11.2/jquery.min.js"></script>
    <!-- Latest compiled and minified JavaScript -->
    <script src="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.6/js/bootstrap.min.js" integrity="sha384-0mSbJDEHialfmuBBQP6A4Qrprq5OVfW37PRR3j5ELqxss1yVqOtnepnHVP9aJ7xS" crossorigin="anonymous"></script>

    <script src="http://fred-wang.github.io/mathml.css/mspace.js"></script>
    <!--<script src="http://fred-wang.github.io/mathjax.js/mpadded-min.js"></script>-->

    <script type="text/javascript">
      $( document ).ready(function() {
        $('[data-toggle="tooltip"]').tooltip();
        sorttable.innerSortFunction.apply(document.getElementById('nthr1'), []);
      });
    </script>
  </body>
</html>
