Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jan 15 13:59:57 2025
| Host         : Diego running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    22          
TIMING-18  Warning           Missing input or output delay  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (10)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: SCLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.839        0.000                      0                  440        0.027        0.000                      0                  440        4.500        0.000                       0                   238  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.839        0.000                      0                  440        0.027        0.000                      0                  440        4.500        0.000                       0                   238  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.839ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.109ns  (logic 1.262ns (20.659%)  route 4.847ns (79.341%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.706     5.308    Inst_FMS/clk_IBUF_BUFG
    SLICE_X78Y102        FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDCE (Prop_fdce_C_Q)         0.518     5.826 r  Inst_FMS/FSM_onehot_cur_state_reg[7]/Q
                         net (fo=12, routed)          0.896     6.722    Inst_FMS/MOTOR_PUERTA[0]
    SLICE_X78Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.846 f  Inst_FMS/Gestor.dest_fin[3]_i_1/O
                         net (fo=21, routed)          0.765     7.612    Inst_Sincronizador/Gestor.PRIORIDADES_reg[0][0]
    SLICE_X81Y99         LUT5 (Prop_lut5_I2_O)        0.124     7.736 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][0]_i_3/O
                         net (fo=33, routed)          1.054     8.790    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][0]_1
    SLICE_X84Y97         LUT3 (Prop_lut3_I1_O)        0.124     8.914 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][2]_i_2/O
                         net (fo=2, routed)           0.650     9.564    Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_5_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I3_O)        0.124     9.688 f  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_10/O
                         net (fo=1, routed)           0.804    10.492    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][0]_3
    SLICE_X82Y97         LUT6 (Prop_lut6_I3_O)        0.124    10.616 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5/O
                         net (fo=16, routed)          0.677    11.293    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5_n_0
    SLICE_X84Y96         LUT5 (Prop_lut5_I4_O)        0.124    11.417 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[3][0]_i_1/O
                         net (fo=1, routed)           0.000    11.417    Inst_GestorPrioridades/Gestor.PRIORIDADES[3][0]_i_1_n_0
    SLICE_X84Y96         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.610    15.033    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X84Y96         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[3][0]/C
                         clock pessimism              0.180    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X84Y96         FDCE (Setup_fdce_C_D)        0.079    15.256    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[3][0]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                         -11.417    
  -------------------------------------------------------------------
                         slack                                  3.839    

Slack (MET) :             3.845ns  (required time - arrival time)
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.102ns  (logic 1.262ns (20.683%)  route 4.840ns (79.317%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.706     5.308    Inst_FMS/clk_IBUF_BUFG
    SLICE_X78Y102        FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDCE (Prop_fdce_C_Q)         0.518     5.826 r  Inst_FMS/FSM_onehot_cur_state_reg[7]/Q
                         net (fo=12, routed)          0.896     6.722    Inst_FMS/MOTOR_PUERTA[0]
    SLICE_X78Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.846 f  Inst_FMS/Gestor.dest_fin[3]_i_1/O
                         net (fo=21, routed)          0.765     7.612    Inst_Sincronizador/Gestor.PRIORIDADES_reg[0][0]
    SLICE_X81Y99         LUT5 (Prop_lut5_I2_O)        0.124     7.736 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][0]_i_3/O
                         net (fo=33, routed)          1.054     8.790    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][0]_1
    SLICE_X84Y97         LUT3 (Prop_lut3_I1_O)        0.124     8.914 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][2]_i_2/O
                         net (fo=2, routed)           0.650     9.564    Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_5_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I3_O)        0.124     9.688 f  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_10/O
                         net (fo=1, routed)           0.804    10.492    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][0]_3
    SLICE_X82Y97         LUT6 (Prop_lut6_I3_O)        0.124    10.616 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5/O
                         net (fo=16, routed)          0.670    11.286    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5_n_0
    SLICE_X84Y97         LUT6 (Prop_lut6_I5_O)        0.124    11.410 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][1]_i_1/O
                         net (fo=1, routed)           0.000    11.410    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][1]_i_1_n_0
    SLICE_X84Y97         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.611    15.034    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X84Y97         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][1]/C
                         clock pessimism              0.180    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X84Y97         FDCE (Setup_fdce_C_D)        0.077    15.255    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][1]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                         -11.410    
  -------------------------------------------------------------------
                         slack                                  3.845    

Slack (MET) :             3.877ns  (required time - arrival time)
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 1.518ns (25.193%)  route 4.508ns (74.807%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.706     5.308    Inst_FMS/clk_IBUF_BUFG
    SLICE_X78Y102        FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDCE (Prop_fdce_C_Q)         0.518     5.826 r  Inst_FMS/FSM_onehot_cur_state_reg[7]/Q
                         net (fo=12, routed)          0.896     6.722    Inst_FMS/MOTOR_PUERTA[0]
    SLICE_X78Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.846 f  Inst_FMS/Gestor.dest_fin[3]_i_1/O
                         net (fo=21, routed)          0.765     7.612    Inst_Sincronizador/Gestor.PRIORIDADES_reg[0][0]
    SLICE_X81Y99         LUT5 (Prop_lut5_I2_O)        0.124     7.736 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][0]_i_3/O
                         net (fo=33, routed)          1.054     8.790    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][0]_1
    SLICE_X84Y97         LUT5 (Prop_lut5_I3_O)        0.149     8.939 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_13/O
                         net (fo=1, routed)           0.447     9.386    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_13_n_0
    SLICE_X86Y97         LUT6 (Prop_lut6_I5_O)        0.355     9.741 f  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_6/O
                         net (fo=3, routed)           0.598    10.339    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_6_n_0
    SLICE_X83Y96         LUT2 (Prop_lut2_I1_O)        0.124    10.463 f  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][3]_i_3/O
                         net (fo=4, routed)           0.746    11.210    Inst_GestorPrioridades/Gestor.PRIORIDADES[1][3]_i_3_n_0
    SLICE_X86Y97         LUT6 (Prop_lut6_I1_O)        0.124    11.334 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][1]_i_1/O
                         net (fo=1, routed)           0.000    11.334    Inst_GestorPrioridades/Gestor.PRIORIDADES[1][1]_i_1_n_0
    SLICE_X86Y97         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.613    15.036    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X86Y97         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][1]/C
                         clock pessimism              0.180    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X86Y97         FDCE (Setup_fdce_C_D)        0.031    15.211    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][1]
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                         -11.334    
  -------------------------------------------------------------------
                         slack                                  3.877    

Slack (MET) :             3.973ns  (required time - arrival time)
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.978ns  (logic 1.262ns (21.111%)  route 4.716ns (78.889%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.706     5.308    Inst_FMS/clk_IBUF_BUFG
    SLICE_X78Y102        FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDCE (Prop_fdce_C_Q)         0.518     5.826 r  Inst_FMS/FSM_onehot_cur_state_reg[7]/Q
                         net (fo=12, routed)          0.896     6.722    Inst_FMS/MOTOR_PUERTA[0]
    SLICE_X78Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.846 f  Inst_FMS/Gestor.dest_fin[3]_i_1/O
                         net (fo=21, routed)          0.765     7.612    Inst_Sincronizador/Gestor.PRIORIDADES_reg[0][0]
    SLICE_X81Y99         LUT5 (Prop_lut5_I2_O)        0.124     7.736 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][0]_i_3/O
                         net (fo=33, routed)          1.054     8.790    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][0]_1
    SLICE_X84Y97         LUT3 (Prop_lut3_I1_O)        0.124     8.914 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][2]_i_2/O
                         net (fo=2, routed)           0.650     9.564    Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_5_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I3_O)        0.124     9.688 f  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_10/O
                         net (fo=1, routed)           0.804    10.492    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][0]_3
    SLICE_X82Y97         LUT6 (Prop_lut6_I3_O)        0.124    10.616 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5/O
                         net (fo=16, routed)          0.546    11.162    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5_n_0
    SLICE_X84Y97         LUT6 (Prop_lut6_I5_O)        0.124    11.286 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][2]_i_1/O
                         net (fo=1, routed)           0.000    11.286    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][2]_i_1_n_0
    SLICE_X84Y97         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.611    15.034    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X84Y97         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][2]/C
                         clock pessimism              0.180    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X84Y97         FDCE (Setup_fdce_C_D)        0.081    15.259    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][2]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -11.286    
  -------------------------------------------------------------------
                         slack                                  3.973    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[3][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 1.262ns (21.580%)  route 4.586ns (78.420%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.706     5.308    Inst_FMS/clk_IBUF_BUFG
    SLICE_X78Y102        FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDCE (Prop_fdce_C_Q)         0.518     5.826 r  Inst_FMS/FSM_onehot_cur_state_reg[7]/Q
                         net (fo=12, routed)          0.896     6.722    Inst_FMS/MOTOR_PUERTA[0]
    SLICE_X78Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.846 f  Inst_FMS/Gestor.dest_fin[3]_i_1/O
                         net (fo=21, routed)          0.765     7.612    Inst_Sincronizador/Gestor.PRIORIDADES_reg[0][0]
    SLICE_X81Y99         LUT5 (Prop_lut5_I2_O)        0.124     7.736 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][0]_i_3/O
                         net (fo=33, routed)          1.054     8.790    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][0]_1
    SLICE_X84Y97         LUT3 (Prop_lut3_I1_O)        0.124     8.914 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][2]_i_2/O
                         net (fo=2, routed)           0.650     9.564    Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_5_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I3_O)        0.124     9.688 f  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_10/O
                         net (fo=1, routed)           0.804    10.492    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][0]_3
    SLICE_X82Y97         LUT6 (Prop_lut6_I3_O)        0.124    10.616 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5/O
                         net (fo=16, routed)          0.416    11.032    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5_n_0
    SLICE_X82Y96         LUT5 (Prop_lut5_I4_O)        0.124    11.156 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[3][3]_i_1/O
                         net (fo=1, routed)           0.000    11.156    Inst_GestorPrioridades/Gestor.PRIORIDADES[3][3]_i_1_n_0
    SLICE_X82Y96         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.610    15.033    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X82Y96         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[3][3]/C
                         clock pessimism              0.180    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X82Y96         FDCE (Setup_fdce_C_D)        0.029    15.206    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[3][3]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -11.156    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 1.518ns (25.955%)  route 4.331ns (74.045%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.706     5.308    Inst_FMS/clk_IBUF_BUFG
    SLICE_X78Y102        FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDCE (Prop_fdce_C_Q)         0.518     5.826 r  Inst_FMS/FSM_onehot_cur_state_reg[7]/Q
                         net (fo=12, routed)          0.896     6.722    Inst_FMS/MOTOR_PUERTA[0]
    SLICE_X78Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.846 f  Inst_FMS/Gestor.dest_fin[3]_i_1/O
                         net (fo=21, routed)          0.765     7.612    Inst_Sincronizador/Gestor.PRIORIDADES_reg[0][0]
    SLICE_X81Y99         LUT5 (Prop_lut5_I2_O)        0.124     7.736 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][0]_i_3/O
                         net (fo=33, routed)          1.054     8.790    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][0]_1
    SLICE_X84Y97         LUT5 (Prop_lut5_I3_O)        0.149     8.939 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_13/O
                         net (fo=1, routed)           0.447     9.386    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_13_n_0
    SLICE_X86Y97         LUT6 (Prop_lut6_I5_O)        0.355     9.741 f  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_6/O
                         net (fo=3, routed)           0.598    10.339    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_6_n_0
    SLICE_X83Y96         LUT2 (Prop_lut2_I1_O)        0.124    10.463 f  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][3]_i_3/O
                         net (fo=4, routed)           0.570    11.033    Inst_GestorPrioridades/Gestor.PRIORIDADES[1][3]_i_3_n_0
    SLICE_X85Y98         LUT6 (Prop_lut6_I1_O)        0.124    11.157 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][3]_i_1/O
                         net (fo=1, routed)           0.000    11.157    Inst_GestorPrioridades/Gestor.PRIORIDADES[1][3]_i_1_n_0
    SLICE_X85Y98         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.611    15.034    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X85Y98         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][3]/C
                         clock pessimism              0.180    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X85Y98         FDCE (Setup_fdce_C_D)        0.029    15.207    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][3]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -11.157    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.057ns  (required time - arrival time)
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.841ns  (logic 1.262ns (21.607%)  route 4.579ns (78.393%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.706     5.308    Inst_FMS/clk_IBUF_BUFG
    SLICE_X78Y102        FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDCE (Prop_fdce_C_Q)         0.518     5.826 r  Inst_FMS/FSM_onehot_cur_state_reg[7]/Q
                         net (fo=12, routed)          0.896     6.722    Inst_FMS/MOTOR_PUERTA[0]
    SLICE_X78Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.846 f  Inst_FMS/Gestor.dest_fin[3]_i_1/O
                         net (fo=21, routed)          0.765     7.612    Inst_Sincronizador/Gestor.PRIORIDADES_reg[0][0]
    SLICE_X81Y99         LUT5 (Prop_lut5_I2_O)        0.124     7.736 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][0]_i_3/O
                         net (fo=33, routed)          1.054     8.790    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][0]_1
    SLICE_X84Y97         LUT3 (Prop_lut3_I1_O)        0.124     8.914 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][2]_i_2/O
                         net (fo=2, routed)           0.650     9.564    Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_5_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I3_O)        0.124     9.688 f  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_10/O
                         net (fo=1, routed)           0.804    10.492    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][0]_3
    SLICE_X82Y97         LUT6 (Prop_lut6_I3_O)        0.124    10.616 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5/O
                         net (fo=16, routed)          0.409    11.025    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5_n_0
    SLICE_X83Y96         LUT6 (Prop_lut6_I1_O)        0.124    11.149 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][2]_i_1/O
                         net (fo=1, routed)           0.000    11.149    Inst_GestorPrioridades/Gestor.PRIORIDADES[1][2]_i_1_n_0
    SLICE_X83Y96         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.610    15.033    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X83Y96         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][2]/C
                         clock pessimism              0.180    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X83Y96         FDCE (Setup_fdce_C_D)        0.029    15.206    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[1][2]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -11.149    
  -------------------------------------------------------------------
                         slack                                  4.057    

Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.838ns  (logic 1.262ns (21.618%)  route 4.576ns (78.382%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.706     5.308    Inst_FMS/clk_IBUF_BUFG
    SLICE_X78Y102        FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDCE (Prop_fdce_C_Q)         0.518     5.826 r  Inst_FMS/FSM_onehot_cur_state_reg[7]/Q
                         net (fo=12, routed)          0.896     6.722    Inst_FMS/MOTOR_PUERTA[0]
    SLICE_X78Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.846 f  Inst_FMS/Gestor.dest_fin[3]_i_1/O
                         net (fo=21, routed)          0.765     7.612    Inst_Sincronizador/Gestor.PRIORIDADES_reg[0][0]
    SLICE_X81Y99         LUT5 (Prop_lut5_I2_O)        0.124     7.736 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][0]_i_3/O
                         net (fo=33, routed)          1.054     8.790    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][0]_1
    SLICE_X84Y97         LUT3 (Prop_lut3_I1_O)        0.124     8.914 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][2]_i_2/O
                         net (fo=2, routed)           0.650     9.564    Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_5_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I3_O)        0.124     9.688 f  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_10/O
                         net (fo=1, routed)           0.804    10.492    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][0]_3
    SLICE_X82Y97         LUT6 (Prop_lut6_I3_O)        0.124    10.616 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5/O
                         net (fo=16, routed)          0.406    11.022    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5_n_0
    SLICE_X83Y96         LUT6 (Prop_lut6_I5_O)        0.124    11.146 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][0]_i_1/O
                         net (fo=1, routed)           0.000    11.146    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][0]_i_1_n_0
    SLICE_X83Y96         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.610    15.033    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X83Y96         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][0]/C
                         clock pessimism              0.180    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X83Y96         FDCE (Setup_fdce_C_D)        0.031    15.208    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][0]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -11.146    
  -------------------------------------------------------------------
                         slack                                  4.062    

Slack (MET) :             4.075ns  (required time - arrival time)
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[3][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.826ns  (logic 1.262ns (21.661%)  route 4.564ns (78.339%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.706     5.308    Inst_FMS/clk_IBUF_BUFG
    SLICE_X78Y102        FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDCE (Prop_fdce_C_Q)         0.518     5.826 r  Inst_FMS/FSM_onehot_cur_state_reg[7]/Q
                         net (fo=12, routed)          0.896     6.722    Inst_FMS/MOTOR_PUERTA[0]
    SLICE_X78Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.846 f  Inst_FMS/Gestor.dest_fin[3]_i_1/O
                         net (fo=21, routed)          0.765     7.612    Inst_Sincronizador/Gestor.PRIORIDADES_reg[0][0]
    SLICE_X81Y99         LUT5 (Prop_lut5_I2_O)        0.124     7.736 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][0]_i_3/O
                         net (fo=33, routed)          1.054     8.790    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][0]_1
    SLICE_X84Y97         LUT3 (Prop_lut3_I1_O)        0.124     8.914 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][2]_i_2/O
                         net (fo=2, routed)           0.650     9.564    Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_5_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I3_O)        0.124     9.688 f  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_10/O
                         net (fo=1, routed)           0.804    10.492    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][0]_3
    SLICE_X82Y97         LUT6 (Prop_lut6_I3_O)        0.124    10.616 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5/O
                         net (fo=16, routed)          0.394    11.010    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5_n_0
    SLICE_X82Y98         LUT5 (Prop_lut5_I4_O)        0.124    11.134 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[3][1]_i_1/O
                         net (fo=1, routed)           0.000    11.134    Inst_GestorPrioridades/Gestor.PRIORIDADES[3][1]_i_1_n_0
    SLICE_X82Y98         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.611    15.034    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X82Y98         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[3][1]/C
                         clock pessimism              0.180    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X82Y98         FDCE (Setup_fdce_C_D)        0.031    15.209    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[3][1]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                         -11.134    
  -------------------------------------------------------------------
                         slack                                  4.075    

Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 1.262ns (21.677%)  route 4.560ns (78.323%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.706     5.308    Inst_FMS/clk_IBUF_BUFG
    SLICE_X78Y102        FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDCE (Prop_fdce_C_Q)         0.518     5.826 r  Inst_FMS/FSM_onehot_cur_state_reg[7]/Q
                         net (fo=12, routed)          0.896     6.722    Inst_FMS/MOTOR_PUERTA[0]
    SLICE_X78Y101        LUT6 (Prop_lut6_I0_O)        0.124     6.846 f  Inst_FMS/Gestor.dest_fin[3]_i_1/O
                         net (fo=21, routed)          0.765     7.612    Inst_Sincronizador/Gestor.PRIORIDADES_reg[0][0]
    SLICE_X81Y99         LUT5 (Prop_lut5_I2_O)        0.124     7.736 r  Inst_Sincronizador/Gestor.PRIORIDADES[0][0]_i_3/O
                         net (fo=33, routed)          1.054     8.790    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][0]_1
    SLICE_X84Y97         LUT3 (Prop_lut3_I1_O)        0.124     8.914 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[1][2]_i_2/O
                         net (fo=2, routed)           0.650     9.564    Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_5_0
    SLICE_X83Y97         LUT6 (Prop_lut6_I3_O)        0.124     9.688 f  Inst_Sincronizador/Gestor.PRIORIDADES[0][3]_i_10/O
                         net (fo=1, routed)           0.804    10.492    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[0][0]_3
    SLICE_X82Y97         LUT6 (Prop_lut6_I3_O)        0.124    10.616 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5/O
                         net (fo=16, routed)          0.390    11.006    Inst_GestorPrioridades/Gestor.PRIORIDADES[0][3]_i_5_n_0
    SLICE_X83Y98         LUT6 (Prop_lut6_I5_O)        0.124    11.130 r  Inst_GestorPrioridades/Gestor.PRIORIDADES[2][0]_i_1/O
                         net (fo=1, routed)           0.000    11.130    Inst_GestorPrioridades/Gestor.PRIORIDADES[2][0]_i_1_n_0
    SLICE_X83Y98         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.611    15.034    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X83Y98         FDCE                                         r  Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[2][0]/C
                         clock pessimism              0.180    15.214    
                         clock uncertainty           -0.035    15.178    
    SLICE_X83Y98         FDCE (Setup_fdce_C_D)        0.029    15.207    Inst_GestorPrioridades/Gestor.PRIORIDADES_reg[2][0]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -11.130    
  -------------------------------------------------------------------
                         slack                                  4.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 Inst_Sincronizador/planta_panel_sync_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Sincronizador/planta_panel_sync_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.148ns (49.526%)  route 0.151ns (50.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.601     1.520    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X78Y99         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y99         FDRE (Prop_fdre_C_Q)         0.148     1.668 r  Inst_Sincronizador/planta_panel_sync_1_reg[2]/Q
                         net (fo=1, routed)           0.151     1.819    Inst_Sincronizador/planta_panel_sync_1[2]
    SLICE_X78Y100        FDRE                                         r  Inst_Sincronizador/planta_panel_sync_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.867     2.032    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X78Y100        FDRE                                         r  Inst_Sincronizador/planta_panel_sync_2_reg[2]/C
                         clock pessimism             -0.245     1.786    
    SLICE_X78Y100        FDRE (Hold_fdre_C_D)         0.006     1.792    Inst_Sincronizador/planta_panel_sync_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Inst_Sincronizador/planta_actual_sync_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_codificador/OUT_P_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.207ns (47.048%)  route 0.233ns (52.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.603     1.522    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X80Y98         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y98         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  Inst_Sincronizador/planta_actual_sync_2_reg[2]/Q
                         net (fo=8, routed)           0.233     1.919    Inst_Sincronizador/planta_actual_sync_2_reg[3]_2[2]
    SLICE_X81Y100        LUT4 (Prop_lut4_I0_O)        0.043     1.962 r  Inst_Sincronizador/OUT_P_i[2]_i_1/O
                         net (fo=1, routed)           0.000     1.962    Inst_codificador/D[2]
    SLICE_X81Y100        FDRE                                         r  Inst_codificador/OUT_P_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.868     2.034    Inst_codificador/clk_IBUF_BUFG
    SLICE_X81Y100        FDRE                                         r  Inst_codificador/OUT_P_i_reg[2]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X81Y100        FDRE (Hold_fdre_C_D)         0.107     1.895    Inst_codificador/OUT_P_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Inst_Sincronizador/planta_actual_sync_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_codificador/OUT_P_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.288%)  route 0.233ns (52.712%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.603     1.522    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X80Y98         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y98         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  Inst_Sincronizador/planta_actual_sync_2_reg[2]/Q
                         net (fo=8, routed)           0.233     1.919    Inst_Sincronizador/planta_actual_sync_2_reg[3]_2[2]
    SLICE_X81Y100        LUT4 (Prop_lut4_I0_O)        0.045     1.964 r  Inst_Sincronizador/OUT_P_i[1]_i_1/O
                         net (fo=1, routed)           0.000     1.964    Inst_codificador/D[1]
    SLICE_X81Y100        FDRE                                         r  Inst_codificador/OUT_P_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.868     2.034    Inst_codificador/clk_IBUF_BUFG
    SLICE_X81Y100        FDRE                                         r  Inst_codificador/OUT_P_i_reg[1]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X81Y100        FDRE (Hold_fdre_C_D)         0.092     1.880    Inst_codificador/OUT_P_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Inst_Sincronizador/planta_externa_sync_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.dest_fin_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.207ns (38.464%)  route 0.331ns (61.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.601     1.520    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X78Y98         FDRE                                         r  Inst_Sincronizador/planta_externa_sync_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y98         FDRE (Prop_fdre_C_Q)         0.164     1.684 r  Inst_Sincronizador/planta_externa_sync_2_reg[3]/Q
                         net (fo=12, routed)          0.331     2.015    Inst_Sincronizador/Q[3]
    SLICE_X79Y100        LUT4 (Prop_lut4_I2_O)        0.043     2.058 r  Inst_Sincronizador/Gestor.dest_fin[3]_i_2/O
                         net (fo=1, routed)           0.000     2.058    Inst_GestorPrioridades/Gestor.dest_fin_reg[3]_2[3]
    SLICE_X79Y100        FDCE                                         r  Inst_GestorPrioridades/Gestor.dest_fin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.867     2.032    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X79Y100        FDCE                                         r  Inst_GestorPrioridades/Gestor.dest_fin_reg[3]/C
                         clock pessimism             -0.245     1.786    
    SLICE_X79Y100        FDCE (Hold_fdce_C_D)         0.107     1.893    Inst_GestorPrioridades/Gestor.dest_fin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Inst_Counter2/count_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Counter2/full_i_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.591     1.510    Inst_Counter2/clk_IBUF_BUFG
    SLICE_X76Y104        FDCE                                         r  Inst_Counter2/count_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y104        FDCE (Prop_fdce_C_Q)         0.164     1.674 r  Inst_Counter2/count_i_reg[0]/Q
                         net (fo=6, routed)           0.073     1.748    Inst_Counter2/count_i_reg_n_0_[0]
    SLICE_X77Y104        LUT4 (Prop_lut4_I3_O)        0.045     1.793 r  Inst_Counter2/full_i_i_1__0/O
                         net (fo=1, routed)           0.000     1.793    Inst_Counter2/full_i_i_1__0_n_0
    SLICE_X77Y104        FDCE                                         r  Inst_Counter2/full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.864     2.029    Inst_Counter2/clk_IBUF_BUFG
    SLICE_X77Y104        FDCE                                         r  Inst_Counter2/full_i_reg/C
                         clock pessimism             -0.505     1.523    
    SLICE_X77Y104        FDCE (Hold_fdce_C_D)         0.091     1.614    Inst_Counter2/full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Inst_Sincronizador/planta_externa_sync_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Sincronizador/planta_externa_sync_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.601     1.520    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X79Y97         FDRE                                         r  Inst_Sincronizador/planta_externa_sync_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y97         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  Inst_Sincronizador/planta_externa_sync_1_reg[2]/Q
                         net (fo=1, routed)           0.113     1.774    Inst_Sincronizador/planta_externa_sync_1[2]
    SLICE_X79Y97         FDRE                                         r  Inst_Sincronizador/planta_externa_sync_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.873     2.038    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X79Y97         FDRE                                         r  Inst_Sincronizador/planta_externa_sync_2_reg[2]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X79Y97         FDRE (Hold_fdre_C_D)         0.075     1.595    Inst_Sincronizador/planta_externa_sync_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Inst_Counter3/count_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Counter3/full_i_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.762%)  route 0.074ns (26.238%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.591     1.510    Inst_Counter3/clk_IBUF_BUFG
    SLICE_X76Y103        FDCE                                         r  Inst_Counter3/count_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y103        FDCE (Prop_fdce_C_Q)         0.164     1.674 r  Inst_Counter3/count_i_reg[0]/Q
                         net (fo=6, routed)           0.074     1.749    Inst_Counter3/count_i_reg_n_0_[0]
    SLICE_X77Y103        LUT4 (Prop_lut4_I3_O)        0.045     1.794 r  Inst_Counter3/full_i_i_1__1/O
                         net (fo=1, routed)           0.000     1.794    Inst_Counter3/full_i_i_1__1_n_0
    SLICE_X77Y103        FDCE                                         r  Inst_Counter3/full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.864     2.029    Inst_Counter3/clk_IBUF_BUFG
    SLICE_X77Y103        FDCE                                         r  Inst_Counter3/full_i_reg/C
                         clock pessimism             -0.505     1.523    
    SLICE_X77Y103        FDCE (Hold_fdce_C_D)         0.091     1.614    Inst_Counter3/full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Inst_Sincronizador/planta_externa_sync_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.dest_fin_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.209ns (38.692%)  route 0.331ns (61.308%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.601     1.520    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X78Y98         FDRE                                         r  Inst_Sincronizador/planta_externa_sync_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y98         FDRE (Prop_fdre_C_Q)         0.164     1.684 f  Inst_Sincronizador/planta_externa_sync_2_reg[3]/Q
                         net (fo=12, routed)          0.331     2.015    Inst_Sincronizador/Q[3]
    SLICE_X79Y100        LUT5 (Prop_lut5_I3_O)        0.045     2.060 r  Inst_Sincronizador/Gestor.dest_fin[2]_i_1/O
                         net (fo=1, routed)           0.000     2.060    Inst_GestorPrioridades/Gestor.dest_fin_reg[3]_2[2]
    SLICE_X79Y100        FDCE                                         r  Inst_GestorPrioridades/Gestor.dest_fin_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.867     2.032    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X79Y100        FDCE                                         r  Inst_GestorPrioridades/Gestor.dest_fin_reg[2]/C
                         clock pessimism             -0.245     1.786    
    SLICE_X79Y100        FDCE (Hold_fdce_C_D)         0.092     1.878    Inst_GestorPrioridades/Gestor.dest_fin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Inst_Sincronizador/planta_panel_sync_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.dest_fin_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.254ns (42.267%)  route 0.347ns (57.733%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.595     1.514    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X78Y100        FDRE                                         r  Inst_Sincronizador/planta_panel_sync_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.164     1.678 f  Inst_Sincronizador/planta_panel_sync_2_reg[2]/Q
                         net (fo=5, routed)           0.223     1.901    Inst_Sincronizador/PLANTA_PANEL_SINCRONIZADOR_to_Prioridad[2]
    SLICE_X79Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.946 f  Inst_Sincronizador/Gestor.dest_fin[1]_i_3/O
                         net (fo=2, routed)           0.124     2.070    Inst_Sincronizador/Gestor.dest_fin[1]_i_3_n_0
    SLICE_X80Y99         LUT6 (Prop_lut6_I1_O)        0.045     2.115 r  Inst_Sincronizador/Gestor.dest_fin[1]_i_1/O
                         net (fo=1, routed)           0.000     2.115    Inst_GestorPrioridades/Gestor.dest_fin_reg[3]_2[1]
    SLICE_X80Y99         FDCE                                         r  Inst_GestorPrioridades/Gestor.dest_fin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.875     2.040    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X80Y99         FDCE                                         r  Inst_GestorPrioridades/Gestor.dest_fin_reg[1]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X80Y99         FDCE (Hold_fdce_C_D)         0.121     1.915    Inst_GestorPrioridades/Gestor.dest_fin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Inst_Sincronizador/planta_panel_sync_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GestorPrioridades/Gestor.dest_fin_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.254ns (42.127%)  route 0.349ns (57.873%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.595     1.514    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X78Y100        FDRE                                         r  Inst_Sincronizador/planta_panel_sync_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDRE (Prop_fdre_C_Q)         0.164     1.678 f  Inst_Sincronizador/planta_panel_sync_2_reg[2]/Q
                         net (fo=5, routed)           0.223     1.901    Inst_Sincronizador/PLANTA_PANEL_SINCRONIZADOR_to_Prioridad[2]
    SLICE_X79Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.946 f  Inst_Sincronizador/Gestor.dest_fin[1]_i_3/O
                         net (fo=2, routed)           0.126     2.072    Inst_Sincronizador/Gestor.dest_fin[1]_i_3_n_0
    SLICE_X80Y99         LUT6 (Prop_lut6_I1_O)        0.045     2.117 r  Inst_Sincronizador/Gestor.dest_fin[0]_i_1/O
                         net (fo=1, routed)           0.000     2.117    Inst_GestorPrioridades/Gestor.dest_fin_reg[3]_2[0]
    SLICE_X80Y99         FDCE                                         r  Inst_GestorPrioridades/Gestor.dest_fin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.875     2.040    Inst_GestorPrioridades/clk_IBUF_BUFG
    SLICE_X80Y99         FDCE                                         r  Inst_GestorPrioridades/Gestor.dest_fin_reg[0]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X80Y99         FDCE (Hold_fdce_C_D)         0.120     1.914    Inst_GestorPrioridades/Gestor.dest_fin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X78Y94    Inst_Counter1/count_i_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X78Y94    Inst_Counter1/count_i_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X78Y94    Inst_Counter1/count_i_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X78Y94    Inst_Counter1/count_i_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X78Y95    Inst_Counter1/full_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X76Y104   Inst_Counter2/count_i_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X76Y104   Inst_Counter2/count_i_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X76Y104   Inst_Counter2/count_i_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X76Y104   Inst_Counter2/count_i_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X78Y94    Inst_Counter1/count_i_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X78Y94    Inst_Counter1/count_i_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X78Y94    Inst_Counter1/count_i_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X78Y94    Inst_Counter1/count_i_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X78Y94    Inst_Counter1/count_i_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X78Y94    Inst_Counter1/count_i_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X78Y94    Inst_Counter1/count_i_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X78Y94    Inst_Counter1/count_i_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X78Y95    Inst_Counter1/full_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X78Y95    Inst_Counter1/full_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X78Y94    Inst_Counter1/count_i_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X78Y94    Inst_Counter1/count_i_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X78Y94    Inst_Counter1/count_i_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X78Y94    Inst_Counter1/count_i_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X78Y94    Inst_Counter1/count_i_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X78Y94    Inst_Counter1/count_i_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X78Y94    Inst_Counter1/count_i_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X78Y94    Inst_Counter1/count_i_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X78Y95    Inst_Counter1/full_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X78Y95    Inst_Counter1/full_i_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_PANEL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PLANTA_INTERNA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.361ns  (logic 4.203ns (44.901%)  route 5.158ns (55.099%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y96         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_PANEL_reg[1]/C
    SLICE_X76Y96         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Inst_SpiSlave/PLANTA_PANEL_reg[1]/Q
                         net (fo=3, routed)           5.158     5.636    PLANTA_INTERNA_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         3.725     9.361 r  PLANTA_INTERNA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.361    PLANTA_INTERNA[1]
    V14                                                               r  PLANTA_INTERNA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_PANEL_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PLANTA_INTERNA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.227ns  (logic 4.225ns (45.793%)  route 5.002ns (54.207%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y96         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_PANEL_reg[2]/C
    SLICE_X76Y96         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Inst_SpiSlave/PLANTA_PANEL_reg[2]/Q
                         net (fo=3, routed)           5.002     5.480    PLANTA_INTERNA_OBUF[2]
    V12                  OBUF (Prop_obuf_I_O)         3.747     9.227 r  PLANTA_INTERNA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.227    PLANTA_INTERNA[2]
    V12                                                               r  PLANTA_INTERNA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_PANEL_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PLANTA_INTERNA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.175ns  (logic 4.219ns (45.985%)  route 4.956ns (54.015%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y96         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_PANEL_reg[3]/C
    SLICE_X76Y96         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Inst_SpiSlave/PLANTA_PANEL_reg[3]/Q
                         net (fo=3, routed)           4.956     5.434    PLANTA_INTERNA_OBUF[3]
    V11                  OBUF (Prop_obuf_I_O)         3.741     9.175 r  PLANTA_INTERNA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.175    PLANTA_INTERNA[3]
    V11                                                               r  PLANTA_INTERNA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_EXTERNA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PLANTA_EXTERNA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.053ns  (logic 4.070ns (44.963%)  route 4.982ns (55.037%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y96         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_EXTERNA_reg[3]/C
    SLICE_X76Y96         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_SpiSlave/PLANTA_EXTERNA_reg[3]/Q
                         net (fo=3, routed)           4.982     5.500    PLANTA_EXTERNA_OBUF[3]
    U14                  OBUF (Prop_obuf_I_O)         3.552     9.053 r  PLANTA_EXTERNA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.053    PLANTA_EXTERNA[3]
    U14                                                               r  PLANTA_EXTERNA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_PANEL_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PLANTA_INTERNA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.645ns  (logic 4.070ns (47.078%)  route 4.575ns (52.922%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y97         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_PANEL_reg[0]/C
    SLICE_X76Y97         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_SpiSlave/PLANTA_PANEL_reg[0]/Q
                         net (fo=2, routed)           4.575     5.093    PLANTA_INTERNA_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         3.552     8.645 r  PLANTA_INTERNA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.645    PLANTA_INTERNA[0]
    V15                                                               r  PLANTA_INTERNA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_EXTERNA_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PLANTA_EXTERNA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.641ns  (logic 4.066ns (47.052%)  route 4.575ns (52.948%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y96         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_EXTERNA_reg[1]/C
    SLICE_X76Y96         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_SpiSlave/PLANTA_EXTERNA_reg[1]/Q
                         net (fo=3, routed)           4.575     5.093    PLANTA_EXTERNA_OBUF[1]
    V16                  OBUF (Prop_obuf_I_O)         3.548     8.641 r  PLANTA_EXTERNA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.641    PLANTA_EXTERNA[1]
    V16                                                               r  PLANTA_EXTERNA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_EXTERNA_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PLANTA_EXTERNA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.606ns  (logic 4.072ns (47.319%)  route 4.534ns (52.681%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y96         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_EXTERNA_reg[2]/C
    SLICE_X76Y96         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_SpiSlave/PLANTA_EXTERNA_reg[2]/Q
                         net (fo=3, routed)           4.534     5.052    PLANTA_EXTERNA_OBUF[2]
    T15                  OBUF (Prop_obuf_I_O)         3.554     8.606 r  PLANTA_EXTERNA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.606    PLANTA_EXTERNA[2]
    T15                                                               r  PLANTA_EXTERNA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_SpiSlave/PLANTA_EXTERNA_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.482ns  (logic 1.879ns (22.153%)  route 6.603ns (77.847%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=7, routed)           4.627     6.134    Inst_SpiSlave/RESET_N_IBUF
    SLICE_X77Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.258 r  Inst_SpiSlave/data_reg[6]_i_1/O
                         net (fo=8, routed)           0.880     7.138    Inst_SpiSlave/data_reg[6]_i_1_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I4_O)        0.124     7.262 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1/O
                         net (fo=4, routed)           1.096     8.358    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1_n_0
    SLICE_X76Y96         LUT3 (Prop_lut3_I1_O)        0.124     8.482 r  Inst_SpiSlave/PLANTA_EXTERNA[1]_i_1/O
                         net (fo=1, routed)           0.000     8.482    Inst_SpiSlave/PLANTA_EXTERNA[1]_i_1_n_0
    SLICE_X76Y96         FDRE                                         r  Inst_SpiSlave/PLANTA_EXTERNA_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_SpiSlave/PLANTA_EXTERNA_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.474ns  (logic 1.879ns (22.174%)  route 6.595ns (77.826%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=7, routed)           4.627     6.134    Inst_SpiSlave/RESET_N_IBUF
    SLICE_X77Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.258 r  Inst_SpiSlave/data_reg[6]_i_1/O
                         net (fo=8, routed)           0.880     7.138    Inst_SpiSlave/data_reg[6]_i_1_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I4_O)        0.124     7.262 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1/O
                         net (fo=4, routed)           1.088     8.350    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1_n_0
    SLICE_X76Y96         LUT3 (Prop_lut3_I1_O)        0.124     8.474 r  Inst_SpiSlave/PLANTA_EXTERNA[2]_i_1/O
                         net (fo=1, routed)           0.000     8.474    Inst_SpiSlave/PLANTA_EXTERNA[2]_i_1_n_0
    SLICE_X76Y96         FDRE                                         r  Inst_SpiSlave/PLANTA_EXTERNA_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_SpiSlave/PLANTA_EXTERNA_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.270ns  (logic 1.879ns (22.721%)  route 6.391ns (77.279%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=7, routed)           4.627     6.134    Inst_SpiSlave/RESET_N_IBUF
    SLICE_X77Y96         LUT2 (Prop_lut2_I0_O)        0.124     6.258 r  Inst_SpiSlave/data_reg[6]_i_1/O
                         net (fo=8, routed)           0.880     7.138    Inst_SpiSlave/data_reg[6]_i_1_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I4_O)        0.124     7.262 r  Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1/O
                         net (fo=4, routed)           0.884     8.146    Inst_SpiSlave/PLANTA_EXTERNA[0]_i_1_n_0
    SLICE_X76Y96         LUT3 (Prop_lut3_I1_O)        0.124     8.270 r  Inst_SpiSlave/PLANTA_EXTERNA[3]_i_1/O
                         net (fo=1, routed)           0.000     8.270    Inst_SpiSlave/PLANTA_EXTERNA[3]_i_1_n_0
    SLICE_X76Y96         FDRE                                         r  Inst_SpiSlave/PLANTA_EXTERNA_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_SpiSlave/data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/PLANTA_ACTUAL_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y96         FDRE                         0.000     0.000 r  Inst_SpiSlave/data_reg_reg[2]/C
    SLICE_X79Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/data_reg_reg[2]/Q
                         net (fo=4, routed)           0.066     0.207    Inst_SpiSlave/data_reg_reg_n_0_[2]
    SLICE_X78Y96         LUT5 (Prop_lut5_I3_O)        0.045     0.252 r  Inst_SpiSlave/PLANTA_ACTUAL[3]_i_1/O
                         net (fo=1, routed)           0.000     0.252    Inst_SpiSlave/PLANTA_ACTUAL[3]_i_1_n_0
    SLICE_X78Y96         FDRE                                         r  Inst_SpiSlave/PLANTA_ACTUAL_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/data_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.519%)  route 0.127ns (47.481%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y96         FDRE                         0.000     0.000 r  Inst_SpiSlave/data_reg_reg[0]/C
    SLICE_X79Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/data_reg_reg[0]/Q
                         net (fo=4, routed)           0.127     0.268    Inst_SpiSlave/data_reg_reg_n_0_[0]
    SLICE_X79Y96         FDRE                                         r  Inst_SpiSlave/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/data_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.141ns (47.768%)  route 0.154ns (52.232%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y96         FDRE                         0.000     0.000 r  Inst_SpiSlave/data_reg_reg[3]/C
    SLICE_X79Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/data_reg_reg[3]/Q
                         net (fo=2, routed)           0.154     0.295    Inst_SpiSlave/p_0_in
    SLICE_X79Y96         FDRE                                         r  Inst_SpiSlave/data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/data_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.128ns (40.797%)  route 0.186ns (59.203%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y96         FDRE                         0.000     0.000 r  Inst_SpiSlave/data_reg_reg[5]/C
    SLICE_X79Y96         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Inst_SpiSlave/data_reg_reg[5]/Q
                         net (fo=7, routed)           0.186     0.314    Inst_SpiSlave/p_2_in
    SLICE_X79Y96         FDRE                                         r  Inst_SpiSlave/data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/data_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/data_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.128ns (35.901%)  route 0.229ns (64.099%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y96         FDRE                         0.000     0.000 r  Inst_SpiSlave/data_reg_reg[4]/C
    SLICE_X79Y96         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Inst_SpiSlave/data_reg_reg[4]/Q
                         net (fo=6, routed)           0.229     0.357    Inst_SpiSlave/p_1_in
    SLICE_X79Y96         FDRE                                         r  Inst_SpiSlave/data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_EXTERNA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/PLANTA_EXTERNA_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.411%)  route 0.175ns (45.589%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y96         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_EXTERNA_reg[3]/C
    SLICE_X76Y96         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_SpiSlave/PLANTA_EXTERNA_reg[3]/Q
                         net (fo=3, routed)           0.175     0.339    Inst_SpiSlave/PLANTA_EXTERNA_reg[3]_0[3]
    SLICE_X76Y96         LUT3 (Prop_lut3_I2_O)        0.045     0.384 r  Inst_SpiSlave/PLANTA_EXTERNA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.384    Inst_SpiSlave/PLANTA_EXTERNA[3]_i_1_n_0
    SLICE_X76Y96         FDRE                                         r  Inst_SpiSlave/PLANTA_EXTERNA_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_ACTUAL_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/PLANTA_ACTUAL_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y96         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_ACTUAL_reg[2]/C
    SLICE_X78Y96         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_SpiSlave/PLANTA_ACTUAL_reg[2]/Q
                         net (fo=2, routed)           0.175     0.339    Inst_SpiSlave/PLANTA_ACTUAL_reg[3]_0[2]
    SLICE_X78Y96         LUT5 (Prop_lut5_I4_O)        0.045     0.384 r  Inst_SpiSlave/PLANTA_ACTUAL[2]_i_1/O
                         net (fo=1, routed)           0.000     0.384    Inst_SpiSlave/PLANTA_ACTUAL[2]_i_1_n_0
    SLICE_X78Y96         FDRE                                         r  Inst_SpiSlave/PLANTA_ACTUAL_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_EXTERNA_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/PLANTA_EXTERNA_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.209ns (54.138%)  route 0.177ns (45.862%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y96         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_EXTERNA_reg[2]/C
    SLICE_X76Y96         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_SpiSlave/PLANTA_EXTERNA_reg[2]/Q
                         net (fo=3, routed)           0.177     0.341    Inst_SpiSlave/PLANTA_EXTERNA_reg[3]_0[2]
    SLICE_X76Y96         LUT3 (Prop_lut3_I2_O)        0.045     0.386 r  Inst_SpiSlave/PLANTA_EXTERNA[2]_i_1/O
                         net (fo=1, routed)           0.000     0.386    Inst_SpiSlave/PLANTA_EXTERNA[2]_i_1_n_0
    SLICE_X76Y96         FDRE                                         r  Inst_SpiSlave/PLANTA_EXTERNA_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/data_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.141ns (35.058%)  route 0.261ns (64.942%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y96         FDRE                         0.000     0.000 r  Inst_SpiSlave/data_reg_reg[1]/C
    SLICE_X79Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/data_reg_reg[1]/Q
                         net (fo=4, routed)           0.261     0.402    Inst_SpiSlave/data_reg_reg_n_0_[1]
    SLICE_X79Y96         FDRE                                         r  Inst_SpiSlave/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SpiSlave/data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SpiSlave/PLANTA_PANEL_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.188ns (45.243%)  route 0.228ns (54.757%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y96         FDRE                         0.000     0.000 r  Inst_SpiSlave/data_reg_reg[1]/C
    SLICE_X79Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/data_reg_reg[1]/Q
                         net (fo=4, routed)           0.228     0.369    Inst_SpiSlave/data_reg_reg_n_0_[1]
    SLICE_X76Y96         LUT3 (Prop_lut3_I0_O)        0.047     0.416 r  Inst_SpiSlave/PLANTA_PANEL[2]_i_1/O
                         net (fo=1, routed)           0.000     0.416    Inst_SpiSlave/PLANTA_PANEL[2]_i_1_n_0
    SLICE_X76Y96         FDRE                                         r  Inst_SpiSlave/PLANTA_PANEL_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_codificador/OUT_P_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.497ns  (logic 4.292ns (37.333%)  route 7.205ns (62.667%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.709     5.311    Inst_codificador/clk_IBUF_BUFG
    SLICE_X81Y100        FDRE                                         r  Inst_codificador/OUT_P_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.419     5.730 r  Inst_codificador/OUT_P_i_reg[2]/Q
                         net (fo=6, routed)           0.875     6.605    Inst_FMS/LEDS[0][2]
    SLICE_X78Y101        LUT6 (Prop_lut6_I3_O)        0.296     6.901 r  Inst_FMS/LEDS_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           6.330    13.231    LEDS_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.577    16.808 r  LEDS_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.808    LEDS[6]
    T10                                                               r  LEDS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.664ns  (logic 4.273ns (40.072%)  route 6.391ns (59.928%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.706     5.308    Inst_FMS/clk_IBUF_BUFG
    SLICE_X79Y101        FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y101        FDCE (Prop_fdce_C_Q)         0.419     5.727 r  Inst_FMS/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=15, routed)          0.919     6.646    Inst_FMS/MOTOR_ASCENSOR[1]
    SLICE_X78Y100        LUT4 (Prop_lut4_I2_O)        0.299     6.945 r  Inst_FMS/LEDS_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.472    12.417    LEDS_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.973 r  LEDS_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.973    LEDS[5]
    R10                                                               r  LEDS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ESTADO_ACTUAL[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.398ns  (logic 4.425ns (42.550%)  route 5.974ns (57.450%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.706     5.308    Inst_FMS/clk_IBUF_BUFG
    SLICE_X78Y101        FDPE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y101        FDPE (Prop_fdpe_C_Q)         0.518     5.826 r  Inst_FMS/FSM_onehot_cur_state_reg[0]/Q
                         net (fo=18, routed)          1.587     7.414    Inst_FMS/FSM_onehot_cur_state_reg[2]_0[0]
    SLICE_X82Y105        LUT3 (Prop_lut3_I2_O)        0.152     7.566 r  Inst_FMS/ESTADO_ACTUAL_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.386    11.952    ESTADO_ACTUAL_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.755    15.707 r  ESTADO_ACTUAL_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.707    ESTADO_ACTUAL[2]
    J13                                                               r  ESTADO_ACTUAL[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.188ns  (logic 4.482ns (43.990%)  route 5.706ns (56.010%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.706     5.308    Inst_FMS/clk_IBUF_BUFG
    SLICE_X79Y101        FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y101        FDCE (Prop_fdce_C_Q)         0.419     5.727 r  Inst_FMS/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=15, routed)          0.973     6.700    Inst_FMS/MOTOR_ASCENSOR[1]
    SLICE_X78Y101        LUT5 (Prop_lut5_I1_O)        0.325     7.025 r  Inst_FMS/LEDS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.733    11.758    LEDS_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.738    15.496 r  LEDS_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.496    LEDS[2]
    P15                                                               r  LEDS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ESTADO_ACTUAL[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.632ns  (logic 4.464ns (46.348%)  route 5.168ns (53.652%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.706     5.308    Inst_FMS/clk_IBUF_BUFG
    SLICE_X79Y101        FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y101        FDCE (Prop_fdce_C_Q)         0.419     5.727 r  Inst_FMS/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=15, routed)          1.033     6.760    Inst_FMS/MOTOR_ASCENSOR[1]
    SLICE_X78Y104        LUT3 (Prop_lut3_I0_O)        0.321     7.081 r  Inst_FMS/ESTADO_ACTUAL_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.135    11.216    ESTADO_ACTUAL_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.724    14.941 r  ESTADO_ACTUAL_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.941    ESTADO_ACTUAL[0]
    H17                                                               r  ESTADO_ACTUAL[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.558ns  (logic 4.279ns (44.764%)  route 5.280ns (55.236%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.706     5.308    Inst_FMS/clk_IBUF_BUFG
    SLICE_X79Y101        FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y101        FDCE (Prop_fdce_C_Q)         0.419     5.727 r  Inst_FMS/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=15, routed)          0.872     6.600    Inst_FMS/MOTOR_ASCENSOR[1]
    SLICE_X81Y100        LUT6 (Prop_lut6_I0_O)        0.299     6.899 r  Inst_FMS/LEDS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.407    11.306    LEDS_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.867 r  LEDS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.867    LEDS[1]
    T11                                                               r  LEDS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.476ns  (logic 4.485ns (47.333%)  route 4.991ns (52.667%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.706     5.308    Inst_FMS/clk_IBUF_BUFG
    SLICE_X79Y101        FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y101        FDCE (Prop_fdce_C_Q)         0.419     5.727 f  Inst_FMS/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=15, routed)          0.919     6.646    Inst_FMS/MOTOR_ASCENSOR[1]
    SLICE_X78Y100        LUT5 (Prop_lut5_I0_O)        0.325     6.971 r  Inst_FMS/LEDS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.072    11.043    LEDS_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.741    14.784 r  LEDS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.784    LEDS[0]
    L18                                                               r  LEDS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_codificador/OUT_P_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.470ns  (logic 4.265ns (45.038%)  route 5.205ns (54.962%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.709     5.311    Inst_codificador/clk_IBUF_BUFG
    SLICE_X81Y100        FDRE                                         r  Inst_codificador/OUT_P_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.419     5.730 r  Inst_codificador/OUT_P_i_reg[2]/Q
                         net (fo=6, routed)           0.875     6.605    Inst_FMS/LEDS[0][2]
    SLICE_X78Y101        LUT6 (Prop_lut6_I3_O)        0.296     6.901 r  Inst_FMS/LEDS_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           4.330    11.231    LEDS_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    14.782 r  LEDS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.782    LEDS[3]
    K13                                                               r  LEDS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ESTADO_ACTUAL[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.200ns  (logic 4.407ns (47.905%)  route 4.793ns (52.095%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.706     5.308    Inst_FMS/clk_IBUF_BUFG
    SLICE_X78Y101        FDPE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y101        FDPE (Prop_fdpe_C_Q)         0.518     5.826 r  Inst_FMS/FSM_onehot_cur_state_reg[0]/Q
                         net (fo=18, routed)          1.031     6.857    Inst_FMS/FSM_onehot_cur_state_reg[2]_0[0]
    SLICE_X79Y103        LUT3 (Prop_lut3_I2_O)        0.152     7.009 r  Inst_FMS/ESTADO_ACTUAL_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.762    10.771    ESTADO_ACTUAL_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.737    14.508 r  ESTADO_ACTUAL_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.508    ESTADO_ACTUAL[1]
    K15                                                               r  ESTADO_ACTUAL[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_codificador/OUT_P_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.879ns  (logic 4.208ns (47.394%)  route 4.671ns (52.606%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.709     5.311    Inst_codificador/clk_IBUF_BUFG
    SLICE_X81Y100        FDRE                                         r  Inst_codificador/OUT_P_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.419     5.730 r  Inst_codificador/OUT_P_i_reg[2]/Q
                         net (fo=6, routed)           0.775     6.505    Inst_FMS/LEDS[0][2]
    SLICE_X78Y100        LUT6 (Prop_lut6_I3_O)        0.296     6.801 r  Inst_FMS/LEDS_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.896    10.697    LEDS_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.190 r  LEDS_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.190    LEDS[4]
    K16                                                               r  LEDS[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_Motor_Puerta/PWM1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PUERTA_ABRE_motor_to_top
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.745ns  (logic 1.357ns (77.759%)  route 0.388ns (22.241%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.600     1.519    Inst_Motor_Puerta/clk_IBUF_BUFG
    SLICE_X85Y104        FDRE                                         r  Inst_Motor_Puerta/PWM1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  Inst_Motor_Puerta/PWM1_reg/Q
                         net (fo=1, routed)           0.388     2.049    PUERTA_ABRE_motor_to_top_OBUF
    J2                   OBUF (Prop_obuf_I_O)         1.216     3.265 r  PUERTA_ABRE_motor_to_top_OBUF_inst/O
                         net (fo=0)                   0.000     3.265    PUERTA_ABRE_motor_to_top
    J2                                                                r  PUERTA_ABRE_motor_to_top (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Motor_Ascensor/PWM1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ASCENSOR_SUBE_motor_to_top
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 1.357ns (77.622%)  route 0.391ns (22.378%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.601     1.520    Inst_Motor_Ascensor/clk_IBUF_BUFG
    SLICE_X85Y101        FDRE                                         r  Inst_Motor_Ascensor/PWM1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  Inst_Motor_Ascensor/PWM1_reg/Q
                         net (fo=1, routed)           0.391     2.053    ASCENSOR_SUBE_motor_to_top_OBUF
    K1                   OBUF (Prop_obuf_I_O)         1.216     3.269 r  ASCENSOR_SUBE_motor_to_top_OBUF_inst/O
                         net (fo=0)                   0.000     3.269    ASCENSOR_SUBE_motor_to_top
    K1                                                                r  ASCENSOR_SUBE_motor_to_top (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Motor_Puerta/PWM2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PUERTA_CIERRA_motor_to_top
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 1.384ns (76.591%)  route 0.423ns (23.409%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.600     1.519    Inst_Motor_Puerta/clk_IBUF_BUFG
    SLICE_X85Y104        FDRE                                         r  Inst_Motor_Puerta/PWM2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  Inst_Motor_Puerta/PWM2_reg/Q
                         net (fo=1, routed)           0.423     2.083    PUERTA_CIERRA_motor_to_top_OBUF
    G6                   OBUF (Prop_obuf_I_O)         1.243     3.326 r  PUERTA_CIERRA_motor_to_top_OBUF_inst/O
                         net (fo=0)                   0.000     3.326    PUERTA_CIERRA_motor_to_top
    G6                                                                r  PUERTA_CIERRA_motor_to_top (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Motor_Ascensor/PWM2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ASCENSOR_BAJA_motor_to_top
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.867ns  (logic 1.371ns (73.445%)  route 0.496ns (26.555%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.601     1.520    Inst_Motor_Ascensor/clk_IBUF_BUFG
    SLICE_X85Y102        FDRE                                         r  Inst_Motor_Ascensor/PWM2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y102        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  Inst_Motor_Ascensor/PWM2_reg/Q
                         net (fo=1, routed)           0.496     2.157    ASCENSOR_BAJA_motor_to_top_OBUF
    F6                   OBUF (Prop_obuf_I_O)         1.230     3.387 r  ASCENSOR_BAJA_motor_to_top_OBUF_inst/O
                         net (fo=0)                   0.000     3.387    ASCENSOR_BAJA_motor_to_top
    F6                                                                r  ASCENSOR_BAJA_motor_to_top (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EMER_FMS_to_top
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.214ns  (logic 1.380ns (62.359%)  route 0.833ns (37.641%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.595     1.514    Inst_FMS/clk_IBUF_BUFG
    SLICE_X78Y101        FDPE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y101        FDPE (Prop_fdpe_C_Q)         0.164     1.678 r  Inst_FMS/FSM_onehot_cur_state_reg[0]/Q
                         net (fo=18, routed)          0.833     2.512    EMER_FMS_to_top_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.216     3.728 r  EMER_FMS_to_top_OBUF_inst/O
                         net (fo=0)                   0.000     3.728    EMER_FMS_to_top
    H4                                                                r  EMER_FMS_to_top (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.994ns  (logic 1.421ns (47.472%)  route 1.573ns (52.528%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.595     1.514    Inst_FMS/clk_IBUF_BUFG
    SLICE_X79Y101        FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y101        FDCE (Prop_fdce_C_Q)         0.128     1.642 r  Inst_FMS/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=15, routed)          0.188     1.830    Inst_FMS/MOTOR_ASCENSOR[1]
    SLICE_X78Y100        LUT6 (Prop_lut6_I0_O)        0.099     1.929 r  Inst_FMS/LEDS_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.385     3.314    LEDS_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.508 r  LEDS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.508    LEDS[4]
    K16                                                               r  LEDS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ESTADO_ACTUAL[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.017ns  (logic 1.487ns (49.296%)  route 1.530ns (50.704%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.595     1.514    Inst_FMS/clk_IBUF_BUFG
    SLICE_X79Y102        FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDCE (Prop_fdce_C_Q)         0.141     1.655 r  Inst_FMS/FSM_onehot_cur_state_reg[5]/Q
                         net (fo=14, routed)          0.194     1.849    Inst_FMS/MOTOR_PUERTA[1]
    SLICE_X79Y103        LUT3 (Prop_lut3_I0_O)        0.048     1.897 r  Inst_FMS/ESTADO_ACTUAL_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.336     3.233    ESTADO_ACTUAL_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.298     4.531 r  ESTADO_ACTUAL_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.531    ESTADO_ACTUAL[1]
    K15                                                               r  ESTADO_ACTUAL[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ESTADO_ACTUAL[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.188ns  (logic 1.499ns (47.028%)  route 1.689ns (52.972%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.595     1.514    Inst_FMS/clk_IBUF_BUFG
    SLICE_X78Y102        FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDCE (Prop_fdce_C_Q)         0.164     1.678 r  Inst_FMS/FSM_onehot_cur_state_reg[7]/Q
                         net (fo=12, routed)          0.183     1.861    Inst_FMS/MOTOR_PUERTA[0]
    SLICE_X78Y104        LUT3 (Prop_lut3_I2_O)        0.048     1.909 r  Inst_FMS/ESTADO_ACTUAL_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.506     3.415    ESTADO_ACTUAL_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.287     4.703 r  ESTADO_ACTUAL_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.703    ESTADO_ACTUAL[0]
    H17                                                               r  ESTADO_ACTUAL[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_FMS/FSM_onehot_cur_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.198ns  (logic 1.437ns (44.935%)  route 1.761ns (55.065%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.595     1.514    Inst_FMS/clk_IBUF_BUFG
    SLICE_X79Y102        FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDCE (Prop_fdce_C_Q)         0.141     1.655 r  Inst_FMS/FSM_onehot_cur_state_reg[4]/Q
                         net (fo=15, routed)          0.185     1.840    Inst_FMS/MOTOR_ASCENSOR[0]
    SLICE_X78Y101        LUT6 (Prop_lut6_I4_O)        0.045     1.885 r  Inst_FMS/LEDS_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           1.576     3.461    LEDS_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     4.712 r  LEDS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.712    LEDS[3]
    K13                                                               r  LEDS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_codificador/OUT_P_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.252ns  (logic 1.533ns (47.152%)  route 1.718ns (52.848%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.597     1.516    Inst_codificador/clk_IBUF_BUFG
    SLICE_X81Y100        FDRE                                         r  Inst_codificador/OUT_P_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.128     1.644 f  Inst_codificador/OUT_P_i_reg[2]/Q
                         net (fo=6, routed)           0.183     1.828    Inst_FMS/LEDS[0][2]
    SLICE_X78Y100        LUT5 (Prop_lut5_I1_O)        0.101     1.929 r  Inst_FMS/LEDS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.535     3.464    LEDS_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.304     4.768 r  LEDS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.768    LEDS[0]
    L18                                                               r  LEDS[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           107 Endpoints
Min Delay           107 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Emergencia_top
                            (input port)
  Destination:            Inst_FMS/FSM_onehot_cur_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.569ns  (logic 2.095ns (21.896%)  route 7.473ns (78.104%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Emergencia_top (IN)
                         net (fo=0)                   0.000     0.000    Emergencia_top
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Emergencia_top_IBUF_inst/O
                         net (fo=29, routed)          6.135     7.659    Inst_FMS/AR[0]
    SLICE_X82Y103        LUT6 (Prop_lut6_I3_O)        0.124     7.783 r  Inst_FMS/FSM_onehot_cur_state[7]_i_7/O
                         net (fo=1, routed)           0.280     8.063    Inst_FMS/FSM_onehot_cur_state[7]_i_7_n_0
    SLICE_X82Y103        LUT5 (Prop_lut5_I4_O)        0.120     8.183 r  Inst_FMS/FSM_onehot_cur_state[7]_i_4/O
                         net (fo=1, routed)           0.519     8.702    Inst_FMS/FSM_onehot_cur_state[7]_i_4_n_0
    SLICE_X81Y102        LUT5 (Prop_lut5_I4_O)        0.327     9.029 r  Inst_FMS/FSM_onehot_cur_state[7]_i_1/O
                         net (fo=7, routed)           0.540     9.569    Inst_FMS/FSM_onehot_cur_state[7]_i_1_n_0
    SLICE_X79Y102        FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.585     5.007    Inst_FMS/clk_IBUF_BUFG
    SLICE_X79Y102        FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[4]/C

Slack:                    inf
  Source:                 Emergencia_top
                            (input port)
  Destination:            Inst_FMS/FSM_onehot_cur_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.569ns  (logic 2.095ns (21.896%)  route 7.473ns (78.104%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Emergencia_top (IN)
                         net (fo=0)                   0.000     0.000    Emergencia_top
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Emergencia_top_IBUF_inst/O
                         net (fo=29, routed)          6.135     7.659    Inst_FMS/AR[0]
    SLICE_X82Y103        LUT6 (Prop_lut6_I3_O)        0.124     7.783 r  Inst_FMS/FSM_onehot_cur_state[7]_i_7/O
                         net (fo=1, routed)           0.280     8.063    Inst_FMS/FSM_onehot_cur_state[7]_i_7_n_0
    SLICE_X82Y103        LUT5 (Prop_lut5_I4_O)        0.120     8.183 r  Inst_FMS/FSM_onehot_cur_state[7]_i_4/O
                         net (fo=1, routed)           0.519     8.702    Inst_FMS/FSM_onehot_cur_state[7]_i_4_n_0
    SLICE_X81Y102        LUT5 (Prop_lut5_I4_O)        0.327     9.029 r  Inst_FMS/FSM_onehot_cur_state[7]_i_1/O
                         net (fo=7, routed)           0.540     9.569    Inst_FMS/FSM_onehot_cur_state[7]_i_1_n_0
    SLICE_X79Y102        FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.585     5.007    Inst_FMS/clk_IBUF_BUFG
    SLICE_X79Y102        FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[5]/C

Slack:                    inf
  Source:                 Emergencia_top
                            (input port)
  Destination:            Inst_FMS/FSM_onehot_cur_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.399ns  (logic 2.095ns (22.291%)  route 7.304ns (77.709%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Emergencia_top (IN)
                         net (fo=0)                   0.000     0.000    Emergencia_top
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Emergencia_top_IBUF_inst/O
                         net (fo=29, routed)          6.135     7.659    Inst_FMS/AR[0]
    SLICE_X82Y103        LUT6 (Prop_lut6_I3_O)        0.124     7.783 r  Inst_FMS/FSM_onehot_cur_state[7]_i_7/O
                         net (fo=1, routed)           0.280     8.063    Inst_FMS/FSM_onehot_cur_state[7]_i_7_n_0
    SLICE_X82Y103        LUT5 (Prop_lut5_I4_O)        0.120     8.183 r  Inst_FMS/FSM_onehot_cur_state[7]_i_4/O
                         net (fo=1, routed)           0.519     8.702    Inst_FMS/FSM_onehot_cur_state[7]_i_4_n_0
    SLICE_X81Y102        LUT5 (Prop_lut5_I4_O)        0.327     9.029 r  Inst_FMS/FSM_onehot_cur_state[7]_i_1/O
                         net (fo=7, routed)           0.370     9.399    Inst_FMS/FSM_onehot_cur_state[7]_i_1_n_0
    SLICE_X78Y101        FDPE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.585     5.007    Inst_FMS/clk_IBUF_BUFG
    SLICE_X78Y101        FDPE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[0]/C

Slack:                    inf
  Source:                 Emergencia_top
                            (input port)
  Destination:            Inst_FMS/FSM_onehot_cur_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.399ns  (logic 2.095ns (22.291%)  route 7.304ns (77.709%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Emergencia_top (IN)
                         net (fo=0)                   0.000     0.000    Emergencia_top
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Emergencia_top_IBUF_inst/O
                         net (fo=29, routed)          6.135     7.659    Inst_FMS/AR[0]
    SLICE_X82Y103        LUT6 (Prop_lut6_I3_O)        0.124     7.783 r  Inst_FMS/FSM_onehot_cur_state[7]_i_7/O
                         net (fo=1, routed)           0.280     8.063    Inst_FMS/FSM_onehot_cur_state[7]_i_7_n_0
    SLICE_X82Y103        LUT5 (Prop_lut5_I4_O)        0.120     8.183 r  Inst_FMS/FSM_onehot_cur_state[7]_i_4/O
                         net (fo=1, routed)           0.519     8.702    Inst_FMS/FSM_onehot_cur_state[7]_i_4_n_0
    SLICE_X81Y102        LUT5 (Prop_lut5_I4_O)        0.327     9.029 r  Inst_FMS/FSM_onehot_cur_state[7]_i_1/O
                         net (fo=7, routed)           0.370     9.399    Inst_FMS/FSM_onehot_cur_state[7]_i_1_n_0
    SLICE_X79Y101        FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.585     5.007    Inst_FMS/clk_IBUF_BUFG
    SLICE_X79Y101        FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[2]/C

Slack:                    inf
  Source:                 Emergencia_top
                            (input port)
  Destination:            Inst_FMS/FSM_onehot_cur_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.399ns  (logic 2.095ns (22.291%)  route 7.304ns (77.709%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Emergencia_top (IN)
                         net (fo=0)                   0.000     0.000    Emergencia_top
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Emergencia_top_IBUF_inst/O
                         net (fo=29, routed)          6.135     7.659    Inst_FMS/AR[0]
    SLICE_X82Y103        LUT6 (Prop_lut6_I3_O)        0.124     7.783 r  Inst_FMS/FSM_onehot_cur_state[7]_i_7/O
                         net (fo=1, routed)           0.280     8.063    Inst_FMS/FSM_onehot_cur_state[7]_i_7_n_0
    SLICE_X82Y103        LUT5 (Prop_lut5_I4_O)        0.120     8.183 r  Inst_FMS/FSM_onehot_cur_state[7]_i_4/O
                         net (fo=1, routed)           0.519     8.702    Inst_FMS/FSM_onehot_cur_state[7]_i_4_n_0
    SLICE_X81Y102        LUT5 (Prop_lut5_I4_O)        0.327     9.029 r  Inst_FMS/FSM_onehot_cur_state[7]_i_1/O
                         net (fo=7, routed)           0.370     9.399    Inst_FMS/FSM_onehot_cur_state[7]_i_1_n_0
    SLICE_X79Y101        FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.585     5.007    Inst_FMS/clk_IBUF_BUFG
    SLICE_X79Y101        FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[3]/C

Slack:                    inf
  Source:                 Emergencia_top
                            (input port)
  Destination:            Inst_FMS/FSM_onehot_cur_state_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.399ns  (logic 2.095ns (22.291%)  route 7.304ns (77.709%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Emergencia_top (IN)
                         net (fo=0)                   0.000     0.000    Emergencia_top
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Emergencia_top_IBUF_inst/O
                         net (fo=29, routed)          6.135     7.659    Inst_FMS/AR[0]
    SLICE_X82Y103        LUT6 (Prop_lut6_I3_O)        0.124     7.783 r  Inst_FMS/FSM_onehot_cur_state[7]_i_7/O
                         net (fo=1, routed)           0.280     8.063    Inst_FMS/FSM_onehot_cur_state[7]_i_7_n_0
    SLICE_X82Y103        LUT5 (Prop_lut5_I4_O)        0.120     8.183 r  Inst_FMS/FSM_onehot_cur_state[7]_i_4/O
                         net (fo=1, routed)           0.519     8.702    Inst_FMS/FSM_onehot_cur_state[7]_i_4_n_0
    SLICE_X81Y102        LUT5 (Prop_lut5_I4_O)        0.327     9.029 r  Inst_FMS/FSM_onehot_cur_state[7]_i_1/O
                         net (fo=7, routed)           0.370     9.399    Inst_FMS/FSM_onehot_cur_state[7]_i_1_n_0
    SLICE_X78Y101        FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.585     5.007    Inst_FMS/clk_IBUF_BUFG
    SLICE_X78Y101        FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[6]/C

Slack:                    inf
  Source:                 Emergencia_top
                            (input port)
  Destination:            Inst_FMS/FSM_onehot_cur_state_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.379ns  (logic 2.095ns (22.338%)  route 7.284ns (77.662%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  Emergencia_top (IN)
                         net (fo=0)                   0.000     0.000    Emergencia_top
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  Emergencia_top_IBUF_inst/O
                         net (fo=29, routed)          6.135     7.659    Inst_FMS/AR[0]
    SLICE_X82Y103        LUT6 (Prop_lut6_I3_O)        0.124     7.783 r  Inst_FMS/FSM_onehot_cur_state[7]_i_7/O
                         net (fo=1, routed)           0.280     8.063    Inst_FMS/FSM_onehot_cur_state[7]_i_7_n_0
    SLICE_X82Y103        LUT5 (Prop_lut5_I4_O)        0.120     8.183 r  Inst_FMS/FSM_onehot_cur_state[7]_i_4/O
                         net (fo=1, routed)           0.519     8.702    Inst_FMS/FSM_onehot_cur_state[7]_i_4_n_0
    SLICE_X81Y102        LUT5 (Prop_lut5_I4_O)        0.327     9.029 r  Inst_FMS/FSM_onehot_cur_state[7]_i_1/O
                         net (fo=7, routed)           0.350     9.379    Inst_FMS/FSM_onehot_cur_state[7]_i_1_n_0
    SLICE_X78Y102        FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.585     5.007    Inst_FMS/clk_IBUF_BUFG
    SLICE_X78Y102        FDCE                                         r  Inst_FMS/FSM_onehot_cur_state_reg[7]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_Sincronizador/planta_panel_sync_2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.033ns  (logic 1.657ns (20.629%)  route 6.376ns (79.371%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_N_IBUF_inst/O
                         net (fo=7, routed)           4.627     6.134    Inst_Sincronizador/RESET_N_IBUF
    SLICE_X77Y96         LUT1 (Prop_lut1_I0_O)        0.150     6.284 r  Inst_Sincronizador/full_i_i_2/O
                         net (fo=39, routed)          1.749     8.033    Inst_Sincronizador/SR[0]
    SLICE_X78Y100        FDRE                                         r  Inst_Sincronizador/planta_panel_sync_2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.585     5.007    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X78Y100        FDRE                                         r  Inst_Sincronizador/planta_panel_sync_2_reg[2]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_Sincronizador/planta_actual_sync_1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.741ns  (logic 1.657ns (21.406%)  route 6.084ns (78.594%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_N_IBUF_inst/O
                         net (fo=7, routed)           4.627     6.134    Inst_Sincronizador/RESET_N_IBUF
    SLICE_X77Y96         LUT1 (Prop_lut1_I0_O)        0.150     6.284 r  Inst_Sincronizador/full_i_i_2/O
                         net (fo=39, routed)          1.457     7.741    Inst_Sincronizador/SR[0]
    SLICE_X79Y99         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.601     5.024    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X79Y99         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[0]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            Inst_Sincronizador/planta_actual_sync_1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.741ns  (logic 1.657ns (21.406%)  route 6.084ns (78.594%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RESET_N_IBUF_inst/O
                         net (fo=7, routed)           4.627     6.134    Inst_Sincronizador/RESET_N_IBUF
    SLICE_X77Y96         LUT1 (Prop_lut1_I0_O)        0.150     6.284 r  Inst_Sincronizador/full_i_i_2/O
                         net (fo=39, routed)          1.457     7.741    Inst_Sincronizador/SR[0]
    SLICE_X79Y99         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         1.601     5.024    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X79Y99         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_ACTUAL_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_actual_sync_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.531%)  route 0.142ns (46.469%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y97         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_ACTUAL_reg[0]/C
    SLICE_X78Y97         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_SpiSlave/PLANTA_ACTUAL_reg[0]/Q
                         net (fo=1, routed)           0.142     0.306    Inst_Sincronizador/planta_actual_sync_1_reg[3]_0[0]
    SLICE_X79Y99         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.873     2.038    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X79Y99         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[0]/C

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_ACTUAL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_actual_sync_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.233%)  route 0.183ns (52.767%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y96         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_ACTUAL_reg[1]/C
    SLICE_X78Y96         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_SpiSlave/PLANTA_ACTUAL_reg[1]/Q
                         net (fo=2, routed)           0.183     0.347    Inst_Sincronizador/planta_actual_sync_1_reg[3]_0[1]
    SLICE_X79Y99         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.873     2.038    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X79Y99         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[1]/C

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_EXTERNA_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_externa_sync_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.391%)  route 0.205ns (55.609%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y96         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_EXTERNA_reg[2]/C
    SLICE_X76Y96         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_SpiSlave/PLANTA_EXTERNA_reg[2]/Q
                         net (fo=3, routed)           0.205     0.369    Inst_Sincronizador/planta_externa_sync_1_reg[3]_0[2]
    SLICE_X79Y97         FDRE                                         r  Inst_Sincronizador/planta_externa_sync_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.873     2.038    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X79Y97         FDRE                                         r  Inst_Sincronizador/planta_externa_sync_1_reg[2]/C

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_EXTERNA_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_externa_sync_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.105%)  route 0.239ns (62.895%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y96         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_EXTERNA_reg[0]/C
    SLICE_X77Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_SpiSlave/PLANTA_EXTERNA_reg[0]/Q
                         net (fo=2, routed)           0.239     0.380    Inst_Sincronizador/planta_externa_sync_1_reg[3]_0[0]
    SLICE_X79Y95         FDRE                                         r  Inst_Sincronizador/planta_externa_sync_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.872     2.037    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X79Y95         FDRE                                         r  Inst_Sincronizador/planta_externa_sync_1_reg[0]/C

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_PANEL_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_panel_sync_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.856%)  route 0.237ns (59.144%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y97         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_PANEL_reg[0]/C
    SLICE_X76Y97         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_SpiSlave/PLANTA_PANEL_reg[0]/Q
                         net (fo=2, routed)           0.237     0.401    Inst_Sincronizador/planta_panel_sync_1_reg[3]_0[0]
    SLICE_X79Y97         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.873     2.038    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X79Y97         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_1_reg[0]/C

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_ACTUAL_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_actual_sync_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.645%)  route 0.239ns (59.355%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y96         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_ACTUAL_reg[2]/C
    SLICE_X78Y96         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_SpiSlave/PLANTA_ACTUAL_reg[2]/Q
                         net (fo=2, routed)           0.239     0.403    Inst_Sincronizador/planta_actual_sync_1_reg[3]_0[2]
    SLICE_X79Y97         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.873     2.038    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X79Y97         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[2]/C

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_EXTERNA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_externa_sync_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.663%)  route 0.249ns (60.337%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y96         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_EXTERNA_reg[3]/C
    SLICE_X76Y96         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_SpiSlave/PLANTA_EXTERNA_reg[3]/Q
                         net (fo=3, routed)           0.249     0.413    Inst_Sincronizador/planta_externa_sync_1_reg[3]_0[3]
    SLICE_X78Y98         FDRE                                         r  Inst_Sincronizador/planta_externa_sync_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.873     2.038    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X78Y98         FDRE                                         r  Inst_Sincronizador/planta_externa_sync_1_reg[3]/C

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_ACTUAL_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_actual_sync_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.148%)  route 0.255ns (60.852%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y96         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_ACTUAL_reg[3]/C
    SLICE_X78Y96         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_SpiSlave/PLANTA_ACTUAL_reg[3]/Q
                         net (fo=2, routed)           0.255     0.419    Inst_Sincronizador/planta_actual_sync_1_reg[3]_0[3]
    SLICE_X78Y99         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.873     2.038    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X78Y99         FDRE                                         r  Inst_Sincronizador/planta_actual_sync_1_reg[3]/C

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_EXTERNA_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_externa_sync_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.662%)  route 0.260ns (61.338%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y96         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_EXTERNA_reg[1]/C
    SLICE_X76Y96         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_SpiSlave/PLANTA_EXTERNA_reg[1]/Q
                         net (fo=3, routed)           0.260     0.424    Inst_Sincronizador/planta_externa_sync_1_reg[3]_0[1]
    SLICE_X79Y97         FDRE                                         r  Inst_Sincronizador/planta_externa_sync_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.873     2.038    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X79Y97         FDRE                                         r  Inst_Sincronizador/planta_externa_sync_1_reg[1]/C

Slack:                    inf
  Source:                 Inst_SpiSlave/PLANTA_PANEL_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Sincronizador/planta_panel_sync_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.148ns (34.425%)  route 0.282ns (65.575%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y96         FDRE                         0.000     0.000 r  Inst_SpiSlave/PLANTA_PANEL_reg[1]/C
    SLICE_X76Y96         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  Inst_SpiSlave/PLANTA_PANEL_reg[1]/Q
                         net (fo=3, routed)           0.282     0.430    Inst_Sincronizador/planta_panel_sync_1_reg[3]_0[1]
    SLICE_X79Y97         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=237, routed)         0.873     2.038    Inst_Sincronizador/clk_IBUF_BUFG
    SLICE_X79Y97         FDRE                                         r  Inst_Sincronizador/planta_panel_sync_1_reg[1]/C





