###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Thu Mar 23 00:35:43 2023
#  Design:            system_top
#  Command:           timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix system_top_postCTS -outDir timingReports
###############################################################
Path 1: MET Hold Check with Pin U_reference_reset_synchronizer/Q_reg[0]/CK 
Endpoint:   U_reference_reset_synchronizer/Q_reg[0]/SI (^) checked with 
trailing edge of 'SCAN_CLK'
Beginpoint: U_clock_divider/odd_toggle_reg/Q           (^) triggered by 
trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.370
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.407
  Arrival Time                 50.418
  Slack Time                    0.010
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        | Edge |                      Net                       |    Cell    | Delay | Arrival | Required | 
     |                                                  |      |                                                |            |       |  Time   |   Time   | 
     |--------------------------------------------------+------+------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                         |  ^   | scan_clk                                       |            |       |  50.000 |   49.990 | 
     | scan_clk__L1_I0/A                                |  ^   | scan_clk                                       | CLKINVX40M | 0.000 |  50.000 |   49.990 | 
     | scan_clk__L1_I0/Y                                |  v   | scan_clk__L1_N0                                | CLKINVX40M | 0.018 |  50.018 |   50.008 | 
     | scan_clk__L2_I0/A                                |  v   | scan_clk__L1_N0                                | CLKINVX32M | 0.001 |  50.019 |   50.008 | 
     | scan_clk__L2_I0/Y                                |  ^   | scan_clk__L2_N0                                | CLKINVX32M | 0.014 |  50.032 |   50.022 | 
     | U_UART_clock_multiplexer/U1/B                    |  ^   | scan_clk__L2_N0                                | MX2X8M     | 0.000 |  50.032 |   50.022 | 
     | U_UART_clock_multiplexer/U1/Y                    |  ^   | multiplexed_UART_clk                           | MX2X8M     | 0.084 |  50.116 |   50.106 | 
     | U_clock_divider/multiplexed_UART_clk__Fence_I0/A |  ^   | multiplexed_UART_clk                           | CLKBUFX40M | 0.000 |  50.116 |   50.106 | 
     | U_clock_divider/multiplexed_UART_clk__Fence_I0/Y |  ^   | U_clock_divider/multiplexed_UART_clk__Fence_N0 | CLKBUFX40M | 0.056 |  50.173 |   50.162 | 
     | U_clock_divider/odd_toggle_reg/CK                |  ^   | U_clock_divider/multiplexed_UART_clk__Fence_N0 | SDFFSQX1M  | 0.001 |  50.173 |   50.163 | 
     | U_clock_divider/odd_toggle_reg/Q                 |  ^   | n7                                             | SDFFSQX1M  | 0.199 |  50.372 |   50.362 | 
     | U_reference_reset_synchronizer/FE_PHC15_n7/A     |  ^   | n7                                             | BUFX2M     | 0.000 |  50.372 |   50.362 | 
     | U_reference_reset_synchronizer/FE_PHC15_n7/Y     |  ^   | U_reference_reset_synchronizer/FE_PHN15_n7     | BUFX2M     | 0.046 |  50.418 |   50.407 | 
     | U_reference_reset_synchronizer/Q_reg[0]/SI       |  ^   | U_reference_reset_synchronizer/FE_PHN15_n7     | SDFFRQX1M  | 0.000 |  50.418 |   50.407 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                            |      |                                  |            |       |  Time   |   Time   | 
     |--------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk                         |            |       |  50.000 |   50.010 | 
     | scan_clk__L1_I0/A                          |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   50.010 | 
     | scan_clk__L1_I0/Y                          |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   50.028 | 
     | scan_clk__L2_I1/A                          |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   50.029 | 
     | scan_clk__L2_I1/Y                          |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |   50.078 | 
     | scan_clk__L3_I0/A                          |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |   50.078 | 
     | scan_clk__L3_I0/Y                          |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |   50.143 | 
     | scan_clk__L4_I0/A                          |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |   50.144 | 
     | scan_clk__L4_I0/Y                          |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |   50.165 | 
     | U_reference_clock_multiplexer/U1/B         |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |   50.165 | 
     | U_reference_clock_multiplexer/U1/Y         |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |   50.232 | 
     | multiplexed_reference_clk__L1_I0/A         |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |   50.232 | 
     | multiplexed_reference_clk__L1_I0/Y         |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |   50.294 | 
     | multiplexed_reference_clk__L2_I0/A         |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |   50.295 | 
     | multiplexed_reference_clk__L2_I0/Y         |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |   50.331 | 
     | multiplexed_reference_clk__L3_I0/A         |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |   50.333 | 
     | multiplexed_reference_clk__L3_I0/Y         |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  50.367 |   50.378 | 
     | U_reference_reset_synchronizer/Q_reg[0]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.003 |  50.370 |   50.381 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin U_UART_reset_synchronizer/Q_reg[0]/CK 
Endpoint:   U_UART_reset_synchronizer/Q_reg[0]/SI                          (^) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (^) 
triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.530
+ Hold                         -0.070
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.560
  Arrival Time                 50.599
  Slack Time                    0.039
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                    Net                    |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                           |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                  |            |       |  50.000 |   49.961 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                  | CLKINVX40M | 0.000 |  50.000 |   49.961 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                           | CLKINVX40M | 0.018 |  50.018 |   49.979 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                           | CLKBUFX20M | 0.000 |  50.018 |   49.979 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                           | CLKBUFX20M | 0.050 |  50.068 |   50.029 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                           | CLKBUFX20M | 0.000 |  50.068 |   50.029 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                           | CLKBUFX20M | 0.064 |  50.132 |   50.094 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                           | CLKINVX40M | 0.001 |  50.134 |   50.095 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                           | CLKINVX40M | 0.020 |  50.154 |   50.115 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                           | MX2X4M     | 0.000 |  50.154 |   50.115 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                 | MX2X4M     | 0.068 |  50.222 |   50.183 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                 | CLKBUFX32M | 0.000 |  50.222 |   50.183 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0          | CLKBUFX32M | 0.062 |  50.284 |   50.245 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0          | CLKINVX40M | 0.001 |  50.285 |   50.246 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0          | CLKINVX40M | 0.036 |  50.321 |   50.282 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0          | CLKINVX40M | 0.002 |  50.323 |   50.284 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0          | CLKINVX40M | 0.044 |  50.367 |   50.328 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0          | SDFFRQX1M  | 0.002 |  50.369 |   50.330 | 
     | _valid_reg/CK                                      |      |                                           |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | receiver_parallel_data_valid_synchronized | SDFFRQX1M  | 0.229 |  50.599 |   50.560 | 
     | _valid_reg/Q                                       |      |                                           |            |       |         |          | 
     | U_UART_reset_synchronizer/Q_reg[0]/SI              |  ^   | receiver_parallel_data_valid_synchronized | SDFFRQX1M  | 0.000 |  50.599 |   50.560 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                       |      |                             |            |       |  Time   |   Time   | 
     |---------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                              |  ^   | scan_clk                    |            |       |  50.000 |   50.039 | 
     | scan_clk__L1_I0/A                     |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   50.039 | 
     | scan_clk__L1_I0/Y                     |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   50.057 | 
     | scan_clk__L2_I0/A                     |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   50.058 | 
     | scan_clk__L2_I0/Y                     |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.032 |   50.071 | 
     | U_UART_clock_multiplexer/U1/B         |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.032 |   50.071 | 
     | U_UART_clock_multiplexer/U1/Y         |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.084 |  50.116 |   50.155 | 
     | multiplexed_UART_clk__L1_I0/A         |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.116 |   50.155 | 
     | multiplexed_UART_clk__L1_I0/Y         |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.056 |  50.172 |   50.211 | 
     | multiplexed_UART_clk__L2_I0/A         |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.173 |   50.212 | 
     | multiplexed_UART_clk__L2_I0/Y         |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.051 |  50.224 |   50.263 | 
     | multiplexed_UART_clk__L3_I0/A         |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.226 |   50.265 | 
     | multiplexed_UART_clk__L3_I0/Y         |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.049 |  50.275 |   50.314 | 
     | multiplexed_UART_clk__L4_I0/A         |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.275 |   50.314 | 
     | multiplexed_UART_clk__L4_I0/Y         |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.323 |   50.362 | 
     | multiplexed_UART_clk__L5_I0/A         |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.323 |   50.362 | 
     | multiplexed_UART_clk__L5_I0/Y         |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.050 |  50.374 |   50.413 | 
     | multiplexed_UART_clk__L6_I0/A         |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.375 |   50.414 | 
     | multiplexed_UART_clk__L6_I0/Y         |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.059 |  50.434 |   50.473 | 
     | multiplexed_UART_clk__L7_I0/A         |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.436 |   50.475 | 
     | multiplexed_UART_clk__L7_I0/Y         |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.458 |   50.497 | 
     | multiplexed_UART_clk__L8_I0/A         |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.458 |   50.497 | 
     | multiplexed_UART_clk__L8_I0/Y         |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.016 |  50.475 |   50.514 | 
     | multiplexed_UART_clk__L9_I0/A         |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.475 |   50.514 | 
     | multiplexed_UART_clk__L9_I0/Y         |  ^   | multiplexed_UART_clk__L9_N0 | CLKBUFX20M | 0.054 |  50.529 |   50.568 | 
     | U_UART_reset_synchronizer/Q_reg[0]/CK |  ^   | multiplexed_UART_clk__L9_N0 | SDFFRQX1M  | 0.001 |  50.530 |   50.569 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin U_Q_pulse_generator_bit_synchronizer/U0_
register/Q_reg[0]/CK 
Endpoint:   U_Q_pulse_generator_bit_synchronizer/U0_register/Q_reg[0]/D  (v) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_UART_transmitter_data_synchronizer/Q_pulse_generator_reg/Q (v) 
triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.369
+ Hold                         -0.009
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.460
  Arrival Time                 50.503
  Slack Time                    0.043
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                |            |       |  50.000 |   49.957 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                | CLKINVX40M | 0.000 |  50.000 |   49.957 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                         | CLKINVX40M | 0.018 |  50.018 |   49.975 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                         | CLKBUFX20M | 0.000 |  50.018 |   49.975 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                         | CLKBUFX20M | 0.050 |  50.068 |   50.025 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                         | CLKBUFX20M | 0.000 |  50.068 |   50.025 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                         | CLKBUFX20M | 0.064 |  50.132 |   50.090 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                         | CLKINVX40M | 0.001 |  50.134 |   50.091 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                         | CLKINVX40M | 0.020 |  50.154 |   50.112 | 
     | U_UART_transmitter_clock_multiplexer/U1/B          |  ^   | scan_clk__L4_N0                         | MX2X4M     | 0.000 |  50.154 |   50.112 | 
     | U_UART_transmitter_clock_multiplexer/U1/Y          |  ^   | multiplexed_UART_transmitter_clk        | MX2X4M     | 0.064 |  50.219 |   50.176 | 
     | multiplexed_UART_transmitter_clk__L1_I0/A          |  ^   | multiplexed_UART_transmitter_clk        | CLKBUFX20M | 0.000 |  50.219 |   50.176 | 
     | multiplexed_UART_transmitter_clk__L1_I0/Y          |  ^   | multiplexed_UART_transmitter_clk__L1_N0 | CLKBUFX20M | 0.065 |  50.283 |   50.241 | 
     | U_UART_transmitter_data_synchronizer/Q_pulse_gener |  ^   | multiplexed_UART_transmitter_clk__L1_N0 | DFFRQX1M   | 0.001 |  50.284 |   50.242 | 
     | ator_reg/CK                                        |      |                                         |            |       |         |          | 
     | U_UART_transmitter_data_synchronizer/Q_pulse_gener |  v   | transmitter_Q_pulse_generator           | DFFRQX1M   | 0.218 |  50.503 |   50.460 | 
     | ator_reg/Q                                         |      |                                         |            |       |         |          | 
     | U_Q_pulse_generator_bit_synchronizer/U0_register/Q |  v   | transmitter_Q_pulse_generator           | DFFRQX1M   | 0.000 |  50.503 |   50.460 | 
     | _reg[0]/D                                          |      |                                         |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                         |            |       |  50.000 |   50.043 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   50.043 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   50.061 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   50.061 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |   50.111 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |   50.111 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |   50.175 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |   50.177 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |   50.197 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |   50.197 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |   50.265 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |   50.265 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |   50.327 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |   50.327 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |   50.364 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |   50.366 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  50.367 |   50.410 | 
     | U_Q_pulse_generator_bit_synchronizer/U0_register/Q |  ^   | multiplexed_reference_clk__L3_N0 | DFFRQX1M   | 0.001 |  50.369 |   50.411 | 
     | _reg[0]/CK                                         |      |                                  |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin U_busy_bit_synchronizer/U0_register/Q_reg[0]/CK 
Endpoint:   U_busy_bit_synchronizer/U0_register/Q_reg[0]/SI                   
(^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_UART_transmitter_data_synchronizer/synchronous_data_valid_reg/Q 
(^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.369
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.404
  Arrival Time                 50.458
  Slack Time                    0.054
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                      |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                              |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                     |            |       |  50.000 |   49.946 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                     | CLKINVX40M | 0.000 |  50.000 |   49.946 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                              | CLKINVX40M | 0.018 |  50.018 |   49.964 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                              | CLKBUFX20M | 0.000 |  50.018 |   49.964 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                              | CLKBUFX20M | 0.050 |  50.068 |   50.014 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                              | CLKBUFX20M | 0.000 |  50.068 |   50.014 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                              | CLKBUFX20M | 0.064 |  50.132 |   50.079 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                              | CLKINVX40M | 0.001 |  50.134 |   50.080 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                              | CLKINVX40M | 0.020 |  50.154 |   50.101 | 
     | U_UART_transmitter_clock_multiplexer/U1/B          |  ^   | scan_clk__L4_N0                              | MX2X4M     | 0.000 |  50.154 |   50.101 | 
     | U_UART_transmitter_clock_multiplexer/U1/Y          |  ^   | multiplexed_UART_transmitter_clk             | MX2X4M     | 0.064 |  50.219 |   50.165 | 
     | multiplexed_UART_transmitter_clk__L1_I0/A          |  ^   | multiplexed_UART_transmitter_clk             | CLKBUFX20M | 0.000 |  50.219 |   50.165 | 
     | multiplexed_UART_transmitter_clk__L1_I0/Y          |  ^   | multiplexed_UART_transmitter_clk__L1_N0      | CLKBUFX20M | 0.065 |  50.283 |   50.229 | 
     | U_UART_transmitter_data_synchronizer/synchronous_d |  ^   | multiplexed_UART_transmitter_clk__L1_N0      | SDFFRQX1M  | 0.001 |  50.284 |   50.230 | 
     | ata_valid_reg/CK                                   |      |                                              |            |       |         |          | 
     | U_UART_transmitter_data_synchronizer/synchronous_d |  ^   | transmitter_parallel_data_valid_synchronized | SDFFRQX1M  | 0.173 |  50.458 |   50.404 | 
     | ata_valid_reg/Q                                    |      |                                              |            |       |         |          | 
     | U_busy_bit_synchronizer/U0_register/Q_reg[0]/SI    |  ^   | transmitter_parallel_data_valid_synchronized | SDFFRQX1M  | 0.000 |  50.458 |   50.404 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                 |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                        |  ^   | scan_clk                         |            |       |  50.000 |   50.054 | 
     | scan_clk__L1_I0/A                               |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   50.054 | 
     | scan_clk__L1_I0/Y                               |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   50.072 | 
     | scan_clk__L2_I1/A                               |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   50.072 | 
     | scan_clk__L2_I1/Y                               |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |   50.122 | 
     | scan_clk__L3_I0/A                               |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |   50.122 | 
     | scan_clk__L3_I0/Y                               |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |   50.186 | 
     | scan_clk__L4_I0/A                               |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |   50.188 | 
     | scan_clk__L4_I0/Y                               |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |   50.208 | 
     | U_reference_clock_multiplexer/U1/B              |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |   50.208 | 
     | U_reference_clock_multiplexer/U1/Y              |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |   50.276 | 
     | multiplexed_reference_clk__L1_I0/A              |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |   50.276 | 
     | multiplexed_reference_clk__L1_I0/Y              |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |   50.338 | 
     | multiplexed_reference_clk__L2_I0/A              |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |   50.338 | 
     | multiplexed_reference_clk__L2_I0/Y              |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |   50.375 | 
     | multiplexed_reference_clk__L3_I0/A              |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |   50.377 | 
     | multiplexed_reference_clk__L3_I0/Y              |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  50.367 |   50.421 | 
     | U_busy_bit_synchronizer/U0_register/Q_reg[0]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.002 |  50.369 |   50.423 | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin U_UART_transmitter_data_synchronizer/U_bus_
synchronizer/register_instance[1].U_register/Q_reg[0]/CK 
Endpoint:   U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_
instance[1].U_register/Q_reg[0]/D (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_UART_transmitter_data_synchronizer/U_bus_synchronizer/U0_register/
Q_reg[0]/Q                     (^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.284
+ Hold                         -0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.361
  Arrival Time                 50.433
  Slack Time                    0.072
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |  50.000 |   49.928 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |  50.000 |   49.928 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.018 |  50.018 |   49.946 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                                    | CLKBUFX20M | 0.000 |  50.018 |   49.946 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.050 |  50.068 |   49.996 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.000 |  50.068 |   49.996 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                                    | CLKBUFX20M | 0.064 |  50.132 |   50.060 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                                    | CLKINVX40M | 0.001 |  50.134 |   50.062 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                                    | CLKINVX40M | 0.020 |  50.154 |   50.082 | 
     | U_UART_transmitter_clock_multiplexer/U1/B          |  ^   | scan_clk__L4_N0                                    | MX2X4M     | 0.000 |  50.154 |   50.082 | 
     | U_UART_transmitter_clock_multiplexer/U1/Y          |  ^   | multiplexed_UART_transmitter_clk                   | MX2X4M     | 0.064 |  50.219 |   50.146 | 
     | multiplexed_UART_transmitter_clk__L1_I0/A          |  ^   | multiplexed_UART_transmitter_clk                   | CLKBUFX20M | 0.000 |  50.219 |   50.146 | 
     | multiplexed_UART_transmitter_clk__L1_I0/Y          |  ^   | multiplexed_UART_transmitter_clk__L1_N0            | CLKBUFX20M | 0.065 |  50.283 |   50.211 | 
     | U_UART_transmitter_data_synchronizer/U_bus_synchro |  ^   | multiplexed_UART_transmitter_clk__L1_N0            | SDFFRQX1M  | 0.001 |  50.284 |   50.212 | 
     | nizer/U0_register/Q_reg[0]/CK                      |      |                                                    |            |       |         |          | 
     | U_UART_transmitter_data_synchronizer/U_bus_synchro |  ^   | U_UART_transmitter_data_synchronizer/U_bus_synchro | SDFFRQX1M  | 0.149 |  50.433 |   50.361 | 
     | nizer/U0_register/Q_reg[0]/Q                       |      | nizer/output_ports[0][0]                           |            |       |         |          | 
     | U_UART_transmitter_data_synchronizer/U_bus_synchro |  ^   | U_UART_transmitter_data_synchronizer/U_bus_synchro | DFFSRX1M   | 0.000 |  50.433 |   50.361 | 
     | nizer/register_instance[1].U_register/Q_reg[0]/D   |      | nizer/output_ports[0][0]                           |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                |            |       |  50.000 |   50.072 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                | CLKINVX40M | 0.000 |  50.000 |   50.072 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                         | CLKINVX40M | 0.018 |  50.018 |   50.090 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                         | CLKBUFX20M | 0.000 |  50.018 |   50.091 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                         | CLKBUFX20M | 0.050 |  50.068 |   50.140 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                         | CLKBUFX20M | 0.000 |  50.068 |   50.140 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                         | CLKBUFX20M | 0.064 |  50.132 |   50.205 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                         | CLKINVX40M | 0.001 |  50.134 |   50.206 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                         | CLKINVX40M | 0.020 |  50.154 |   50.227 | 
     | U_UART_transmitter_clock_multiplexer/U1/B          |  ^   | scan_clk__L4_N0                         | MX2X4M     | 0.000 |  50.154 |   50.227 | 
     | U_UART_transmitter_clock_multiplexer/U1/Y          |  ^   | multiplexed_UART_transmitter_clk        | MX2X4M     | 0.064 |  50.219 |   50.291 | 
     | multiplexed_UART_transmitter_clk__L1_I0/A          |  ^   | multiplexed_UART_transmitter_clk        | CLKBUFX20M | 0.000 |  50.219 |   50.291 | 
     | multiplexed_UART_transmitter_clk__L1_I0/Y          |  ^   | multiplexed_UART_transmitter_clk__L1_N0 | CLKBUFX20M | 0.065 |  50.283 |   50.356 | 
     | U_UART_transmitter_data_synchronizer/U_bus_synchro |  ^   | multiplexed_UART_transmitter_clk__L1_N0 | DFFSRX1M   | 0.001 |  50.284 |   50.357 | 
     | nizer/register_instance[1].U_register/Q_reg[0]/CK  |      |                                         |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin U_UART_receiver_data_synchronizer/U_bus_
synchronizer/register_instance[1].U_register/Q_reg[0]/CK 
Endpoint:   U_UART_receiver_data_synchronizer/U_bus_synchronizer/register_
instance[1].U_register/Q_reg[0]/D (v) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/U_bus_synchronizer/U0_register/Q_
reg[0]/Q                     (v) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.369
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.463
  Arrival Time                 50.538
  Slack Time                    0.075
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |  50.000 |   49.925 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |  50.000 |   49.925 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.018 |  50.018 |   49.943 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                                    | CLKBUFX20M | 0.000 |  50.018 |   49.943 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.050 |  50.068 |   49.993 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.000 |  50.068 |   49.993 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                                    | CLKBUFX20M | 0.064 |  50.132 |   50.058 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                                    | CLKINVX40M | 0.001 |  50.134 |   50.059 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                                    | CLKINVX40M | 0.020 |  50.154 |   50.080 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                                    | MX2X4M     | 0.000 |  50.154 |   50.080 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.068 |  50.222 |   50.147 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  50.222 |   50.147 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.062 |  50.284 |   50.209 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  50.285 |   50.210 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.036 |  50.321 |   50.246 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  50.323 |   50.248 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.044 |  50.367 |   50.293 | 
     | U_UART_receiver_data_synchronizer/U_bus_synchroniz |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.001 |  50.368 |   50.293 | 
     | er/U0_register/Q_reg[0]/CK                         |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/U_bus_synchroniz |  v   | U_UART_receiver_data_synchronizer/U_bus_synchroniz | SDFFRQX1M  | 0.169 |  50.538 |   50.463 | 
     | er/U0_register/Q_reg[0]/Q                          |      | er/output_ports[0][0]                              |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/U_bus_synchroniz |  v   | U_UART_receiver_data_synchronizer/U_bus_synchroniz | DFFRQX1M   | 0.000 |  50.538 |   50.463 | 
     | er/register_instance[1].U_register/Q_reg[0]/D      |      | er/output_ports[0][0]                              |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                         |            |       |  50.000 |   50.075 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   50.075 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   50.093 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   50.093 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |   50.143 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |   50.143 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |   50.207 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |   50.209 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |   50.229 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |   50.229 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |   50.297 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |   50.297 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |   50.359 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |   50.359 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |   50.396 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |   50.398 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  50.367 |   50.442 | 
     | U_UART_receiver_data_synchronizer/U_bus_synchroniz |  ^   | multiplexed_reference_clk__L3_N0 | DFFRQX1M   | 0.001 |  50.369 |   50.443 | 
     | er/register_instance[1].U_register/Q_reg[0]/CK     |      |                                  |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Removal Check with Pin U_UART_reset_synchronizer/Q_reg[1]/CK 
Endpoint:   U_UART_reset_synchronizer/Q_reg[1]/RN (^) checked with  leading 
edge of 'UART_CLK'
Beginpoint: reset                                 (^) triggered by  leading 
edge of '@'
Path Groups: {async_default}
Analysis View: function_hold_analysis_view
Other End Arrival Time          0.529
+ Removal                      -0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.552
  Arrival Time                  0.630
  Slack Time                    0.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                       |      |                            |           |       |  Time   |   Time   | 
     |---------------------------------------+------+----------------------------+-----------+-------+---------+----------| 
     | reset                                 |  ^   | reset                      |           |       |   0.000 |   -0.078 | 
     | U_reset_multiplexer/U1/A              |  ^   | reset                      | MX2XLM    | 0.000 |   0.000 |   -0.078 | 
     | U_reset_multiplexer/U1/Y              |  ^   | multiplexed_reset          | MX2XLM    | 0.181 |   0.181 |    0.103 | 
     | FE_PHC14_multiplexed_reset/A          |  ^   | multiplexed_reset          | DLY4X1M   | 0.000 |   0.181 |    0.103 | 
     | FE_PHC14_multiplexed_reset/Y          |  ^   | FE_PHN14_multiplexed_reset | DLY4X1M   | 0.450 |   0.630 |    0.552 | 
     | U_UART_reset_synchronizer/Q_reg[1]/RN |  ^   | FE_PHN14_multiplexed_reset | SDFFRQX1M | 0.000 |   0.630 |    0.552 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                       |      |                             |            |       |  Time   |   Time   | 
     |---------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | UART_clk                              |  ^   | UART_clk                    |            |       |   0.000 |    0.078 | 
     | UART_clk__L1_I0/A                     |  ^   | UART_clk                    | CLKINVX40M | 0.000 |   0.000 |    0.078 | 
     | UART_clk__L1_I0/Y                     |  v   | UART_clk__L1_N0             | CLKINVX40M | 0.016 |   0.016 |    0.094 | 
     | UART_clk__L2_I0/A                     |  v   | UART_clk__L1_N0             | CLKINVX32M | 0.000 |   0.016 |    0.094 | 
     | UART_clk__L2_I0/Y                     |  ^   | UART_clk__L2_N0             | CLKINVX32M | 0.013 |   0.030 |    0.108 | 
     | U_UART_clock_multiplexer/U1/A         |  ^   | UART_clk__L2_N0             | MX2X8M     | 0.000 |   0.030 |    0.108 | 
     | U_UART_clock_multiplexer/U1/Y         |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.085 |   0.115 |    0.193 | 
     | multiplexed_UART_clk__L1_I0/A         |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |   0.115 |    0.193 | 
     | multiplexed_UART_clk__L1_I0/Y         |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.056 |   0.171 |    0.249 | 
     | multiplexed_UART_clk__L2_I0/A         |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |   0.172 |    0.250 | 
     | multiplexed_UART_clk__L2_I0/Y         |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.051 |   0.223 |    0.301 | 
     | multiplexed_UART_clk__L3_I0/A         |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |   0.224 |    0.302 | 
     | multiplexed_UART_clk__L3_I0/Y         |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.049 |   0.273 |    0.351 | 
     | multiplexed_UART_clk__L4_I0/A         |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |   0.273 |    0.351 | 
     | multiplexed_UART_clk__L4_I0/Y         |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |   0.322 |    0.400 | 
     | multiplexed_UART_clk__L5_I0/A         |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |   0.322 |    0.400 | 
     | multiplexed_UART_clk__L5_I0/Y         |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.050 |   0.373 |    0.451 | 
     | multiplexed_UART_clk__L6_I0/A         |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |   0.374 |    0.452 | 
     | multiplexed_UART_clk__L6_I0/Y         |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.059 |   0.433 |    0.511 | 
     | multiplexed_UART_clk__L7_I0/A         |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |   0.434 |    0.512 | 
     | multiplexed_UART_clk__L7_I0/Y         |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |   0.457 |    0.535 | 
     | multiplexed_UART_clk__L8_I0/A         |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |   0.457 |    0.535 | 
     | multiplexed_UART_clk__L8_I0/Y         |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.016 |   0.474 |    0.552 | 
     | multiplexed_UART_clk__L9_I0/A         |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |   0.474 |    0.552 | 
     | multiplexed_UART_clk__L9_I0/Y         |  ^   | multiplexed_UART_clk__L9_N0 | CLKBUFX20M | 0.054 |   0.528 |    0.606 | 
     | U_UART_reset_synchronizer/Q_reg[1]/CK |  ^   | multiplexed_UART_clk__L9_N0 | SDFFRQX1M  | 0.001 |   0.529 |    0.606 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Removal Check with Pin U_UART_reset_synchronizer/Q_reg[0]/CK 
Endpoint:   U_UART_reset_synchronizer/Q_reg[0]/RN (^) checked with  leading 
edge of 'UART_CLK'
Beginpoint: reset                                 (^) triggered by  leading 
edge of '@'
Path Groups: {async_default}
Analysis View: function_hold_analysis_view
Other End Arrival Time          0.529
+ Removal                      -0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.552
  Arrival Time                  0.630
  Slack Time                    0.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                       |      |                            |           |       |  Time   |   Time   | 
     |---------------------------------------+------+----------------------------+-----------+-------+---------+----------| 
     | reset                                 |  ^   | reset                      |           |       |   0.000 |   -0.078 | 
     | U_reset_multiplexer/U1/A              |  ^   | reset                      | MX2XLM    | 0.000 |   0.000 |   -0.078 | 
     | U_reset_multiplexer/U1/Y              |  ^   | multiplexed_reset          | MX2XLM    | 0.181 |   0.181 |    0.103 | 
     | FE_PHC14_multiplexed_reset/A          |  ^   | multiplexed_reset          | DLY4X1M   | 0.000 |   0.181 |    0.103 | 
     | FE_PHC14_multiplexed_reset/Y          |  ^   | FE_PHN14_multiplexed_reset | DLY4X1M   | 0.450 |   0.630 |    0.552 | 
     | U_UART_reset_synchronizer/Q_reg[0]/RN |  ^   | FE_PHN14_multiplexed_reset | SDFFRQX1M | 0.000 |   0.630 |    0.552 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                       |      |                             |            |       |  Time   |   Time   | 
     |---------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | UART_clk                              |  ^   | UART_clk                    |            |       |   0.000 |    0.078 | 
     | UART_clk__L1_I0/A                     |  ^   | UART_clk                    | CLKINVX40M | 0.000 |   0.000 |    0.078 | 
     | UART_clk__L1_I0/Y                     |  v   | UART_clk__L1_N0             | CLKINVX40M | 0.016 |   0.016 |    0.094 | 
     | UART_clk__L2_I0/A                     |  v   | UART_clk__L1_N0             | CLKINVX32M | 0.000 |   0.016 |    0.094 | 
     | UART_clk__L2_I0/Y                     |  ^   | UART_clk__L2_N0             | CLKINVX32M | 0.013 |   0.030 |    0.108 | 
     | U_UART_clock_multiplexer/U1/A         |  ^   | UART_clk__L2_N0             | MX2X8M     | 0.000 |   0.030 |    0.108 | 
     | U_UART_clock_multiplexer/U1/Y         |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.085 |   0.115 |    0.193 | 
     | multiplexed_UART_clk__L1_I0/A         |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |   0.115 |    0.193 | 
     | multiplexed_UART_clk__L1_I0/Y         |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.056 |   0.171 |    0.249 | 
     | multiplexed_UART_clk__L2_I0/A         |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |   0.172 |    0.250 | 
     | multiplexed_UART_clk__L2_I0/Y         |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.051 |   0.223 |    0.301 | 
     | multiplexed_UART_clk__L3_I0/A         |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |   0.224 |    0.302 | 
     | multiplexed_UART_clk__L3_I0/Y         |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.049 |   0.273 |    0.351 | 
     | multiplexed_UART_clk__L4_I0/A         |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |   0.273 |    0.351 | 
     | multiplexed_UART_clk__L4_I0/Y         |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |   0.322 |    0.400 | 
     | multiplexed_UART_clk__L5_I0/A         |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |   0.322 |    0.400 | 
     | multiplexed_UART_clk__L5_I0/Y         |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.050 |   0.373 |    0.451 | 
     | multiplexed_UART_clk__L6_I0/A         |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |   0.374 |    0.452 | 
     | multiplexed_UART_clk__L6_I0/Y         |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.059 |   0.433 |    0.511 | 
     | multiplexed_UART_clk__L7_I0/A         |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |   0.434 |    0.512 | 
     | multiplexed_UART_clk__L7_I0/Y         |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |   0.457 |    0.535 | 
     | multiplexed_UART_clk__L8_I0/A         |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |   0.457 |    0.535 | 
     | multiplexed_UART_clk__L8_I0/Y         |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.016 |   0.474 |    0.552 | 
     | multiplexed_UART_clk__L9_I0/A         |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |   0.474 |    0.552 | 
     | multiplexed_UART_clk__L9_I0/Y         |  ^   | multiplexed_UART_clk__L9_N0 | CLKBUFX20M | 0.054 |   0.528 |    0.606 | 
     | U_UART_reset_synchronizer/Q_reg[0]/CK |  ^   | multiplexed_UART_clk__L9_N0 | SDFFRQX1M  | 0.001 |   0.529 |    0.606 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin U_UART_receiver_data_synchronizer/synchronous_
data_reg[0]/CK 
Endpoint:   U_UART_receiver_data_synchronizer/synchronous_data_reg[0]/SI (^) 
checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_UART/U_UART_transmitter/U_serializer/serial_data_reg/Q     (^) 
triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.368
+ Hold                         -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.401
  Arrival Time                 50.481
  Slack Time                    0.080
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                |            |       |  50.000 |   49.920 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                | CLKINVX40M | 0.000 |  50.000 |   49.920 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                         | CLKINVX40M | 0.018 |  50.018 |   49.938 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                         | CLKBUFX20M | 0.000 |  50.018 |   49.938 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                         | CLKBUFX20M | 0.050 |  50.068 |   49.988 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                         | CLKBUFX20M | 0.000 |  50.068 |   49.988 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                         | CLKBUFX20M | 0.064 |  50.132 |   50.053 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                         | CLKINVX40M | 0.001 |  50.134 |   50.054 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                         | CLKINVX40M | 0.020 |  50.154 |   50.075 | 
     | U_UART_transmitter_clock_multiplexer/U1/B          |  ^   | scan_clk__L4_N0                         | MX2X4M     | 0.000 |  50.154 |   50.075 | 
     | U_UART_transmitter_clock_multiplexer/U1/Y          |  ^   | multiplexed_UART_transmitter_clk        | MX2X4M     | 0.064 |  50.219 |   50.139 | 
     | multiplexed_UART_transmitter_clk__L1_I0/A          |  ^   | multiplexed_UART_transmitter_clk        | CLKBUFX20M | 0.000 |  50.219 |   50.139 | 
     | multiplexed_UART_transmitter_clk__L1_I0/Y          |  ^   | multiplexed_UART_transmitter_clk__L1_N0 | CLKBUFX20M | 0.065 |  50.283 |   50.203 | 
     | U_UART/U_UART_transmitter/U_serializer/serial_data |  ^   | multiplexed_UART_transmitter_clk__L1_N0 | SDFFRQX1M  | 0.001 |  50.284 |   50.204 | 
     | _reg/CK                                            |      |                                         |            |       |         |          | 
     | U_UART/U_UART_transmitter/U_serializer/serial_data |  ^   | n10                                     | SDFFRQX1M  | 0.197 |  50.481 |   50.401 | 
     | _reg/Q                                             |      |                                         |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | n10                                     | SDFFRQX1M  | 0.000 |  50.481 |   50.401 | 
     | _reg[0]/SI                                         |      |                                         |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                         |            |       |  50.000 |   50.080 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   50.080 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   50.098 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   50.098 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |   50.148 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |   50.148 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |   50.212 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |   50.214 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |   50.234 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |   50.234 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |   50.302 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |   50.302 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |   50.364 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |   50.364 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |   50.401 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |   50.403 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  50.367 |   50.447 | 
     | U_UART_receiver_data_synchronizer/synchronous_data |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.001 |  50.368 |   50.448 | 
     | _reg[0]/CK                                         |      |                                  |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin U_Q_pulse_generator_bit_synchronizer/register_
instance[1].U_register/Q_reg[0]/CK 
Endpoint:   U_Q_pulse_generator_bit_synchronizer/register_instance[1].U_
register/Q_reg[0]/D (v) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_Q_pulse_generator_bit_synchronizer/U0_register/Q_reg[0]/Q         
(v) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.369
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.464
  Arrival Time                 50.564
  Slack Time                    0.100
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |  50.000 |   49.900 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |  50.000 |   49.900 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.018 |  50.018 |   49.918 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                                    | CLKBUFX20M | 0.000 |  50.018 |   49.918 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.050 |  50.068 |   49.968 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.000 |  50.068 |   49.968 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                                    | CLKBUFX20M | 0.064 |  50.132 |   50.032 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                                    | CLKINVX40M | 0.001 |  50.134 |   50.034 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                                    | CLKINVX40M | 0.020 |  50.154 |   50.054 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                                    | MX2X4M     | 0.000 |  50.154 |   50.054 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.068 |  50.222 |   50.122 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  50.222 |   50.122 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.062 |  50.284 |   50.184 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  50.285 |   50.184 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.036 |  50.321 |   50.221 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  50.323 |   50.223 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.044 |  50.367 |   50.267 | 
     | U_Q_pulse_generator_bit_synchronizer/U0_register/Q |  ^   | multiplexed_reference_clk__L3_N0                   | DFFRQX1M   | 0.001 |  50.369 |   50.269 | 
     | _reg[0]/CK                                         |      |                                                    |            |       |         |          | 
     | U_Q_pulse_generator_bit_synchronizer/U0_register/Q |  v   | U_Q_pulse_generator_bit_synchronizer/output_ports[ | DFFRQX1M   | 0.195 |  50.564 |   50.464 | 
     | _reg[0]/Q                                          |      | 0][0]                                              |            |       |         |          | 
     | U_Q_pulse_generator_bit_synchronizer/register_inst |  v   | U_Q_pulse_generator_bit_synchronizer/output_ports[ | DFFRQX1M   | 0.000 |  50.564 |   50.464 | 
     | ance[1].U_register/Q_reg[0]/D                      |      | 0][0]                                              |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                         |            |       |  50.000 |   50.100 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   50.100 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   50.118 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   50.118 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |   50.168 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |   50.168 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |   50.233 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |   50.234 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |   50.255 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |   50.255 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |   50.322 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |   50.322 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |   50.384 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |   50.385 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |   50.421 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |   50.423 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  50.367 |   50.467 | 
     | U_Q_pulse_generator_bit_synchronizer/register_inst |  ^   | multiplexed_reference_clk__L3_N0 | DFFRQX1M   | 0.002 |  50.369 |   50.469 | 
     | ance[1].U_register/Q_reg[0]/CK                     |      |                                  |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin U_UART/U_UART_transmitter/U_UART_transmitter_
FSM/current_state_reg[1]/CK 
Endpoint:   U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_
reg[1]/SI (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_
reg[0]/QN (^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.284
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.319
  Arrival Time                 50.425
  Slack Time                    0.106
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |  50.000 |   49.894 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |  50.000 |   49.894 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.018 |  50.018 |   49.912 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                                    | CLKBUFX20M | 0.000 |  50.018 |   49.912 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.050 |  50.068 |   49.962 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.000 |  50.068 |   49.962 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                                    | CLKBUFX20M | 0.064 |  50.132 |   50.027 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                                    | CLKINVX40M | 0.001 |  50.134 |   50.028 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                                    | CLKINVX40M | 0.020 |  50.154 |   50.048 | 
     | U_UART_transmitter_clock_multiplexer/U1/B          |  ^   | scan_clk__L4_N0                                    | MX2X4M     | 0.000 |  50.154 |   50.048 | 
     | U_UART_transmitter_clock_multiplexer/U1/Y          |  ^   | multiplexed_UART_transmitter_clk                   | MX2X4M     | 0.064 |  50.219 |   50.113 | 
     | multiplexed_UART_transmitter_clk__L1_I0/A          |  ^   | multiplexed_UART_transmitter_clk                   | CLKBUFX20M | 0.000 |  50.219 |   50.113 | 
     | multiplexed_UART_transmitter_clk__L1_I0/Y          |  ^   | multiplexed_UART_transmitter_clk__L1_N0            | CLKBUFX20M | 0.065 |  50.283 |   50.177 | 
     | U_UART/U_UART_transmitter/U_UART_transmitter_FSM/c |  ^   | multiplexed_UART_transmitter_clk__L1_N0            | SDFFRX1M   | 0.001 |  50.284 |   50.178 | 
     | urrent_state_reg[0]/CK                             |      |                                                    |            |       |         |          | 
     | U_UART/U_UART_transmitter/U_UART_transmitter_FSM/c |  ^   | U_UART/U_UART_transmitter/U_UART_transmitter_FSM/n | SDFFRX1M   | 0.141 |  50.425 |   50.319 | 
     | urrent_state_reg[0]/QN                             |      | 3                                                  |            |       |         |          | 
     | U_UART/U_UART_transmitter/U_UART_transmitter_FSM/c |  ^   | U_UART/U_UART_transmitter/U_UART_transmitter_FSM/n | SDFFRQX1M  | 0.000 |  50.425 |   50.319 | 
     | urrent_state_reg[1]/SI                             |      | 3                                                  |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                |            |       |  50.000 |   50.106 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                | CLKINVX40M | 0.000 |  50.000 |   50.106 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                         | CLKINVX40M | 0.018 |  50.018 |   50.124 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                         | CLKBUFX20M | 0.000 |  50.018 |   50.124 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                         | CLKBUFX20M | 0.050 |  50.068 |   50.174 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                         | CLKBUFX20M | 0.000 |  50.068 |   50.174 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                         | CLKBUFX20M | 0.064 |  50.132 |   50.238 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                         | CLKINVX40M | 0.001 |  50.134 |   50.240 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                         | CLKINVX40M | 0.020 |  50.154 |   50.260 | 
     | U_UART_transmitter_clock_multiplexer/U1/B          |  ^   | scan_clk__L4_N0                         | MX2X4M     | 0.000 |  50.154 |   50.260 | 
     | U_UART_transmitter_clock_multiplexer/U1/Y          |  ^   | multiplexed_UART_transmitter_clk        | MX2X4M     | 0.064 |  50.219 |   50.325 | 
     | multiplexed_UART_transmitter_clk__L1_I0/A          |  ^   | multiplexed_UART_transmitter_clk        | CLKBUFX20M | 0.000 |  50.219 |   50.325 | 
     | multiplexed_UART_transmitter_clk__L1_I0/Y          |  ^   | multiplexed_UART_transmitter_clk__L1_N0 | CLKBUFX20M | 0.065 |  50.283 |   50.389 | 
     | U_UART/U_UART_transmitter/U_UART_transmitter_FSM/c |  ^   | multiplexed_UART_transmitter_clk__L1_N0 | SDFFRQX1M  | 0.001 |  50.284 |   50.390 | 
     | urrent_state_reg[1]/CK                             |      |                                         |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin U_UART_reset_synchronizer/Q_reg[1]/CK 
Endpoint:   U_UART_reset_synchronizer/Q_reg[1]/D (^) checked with  leading edge 
of 'UART_CLK'
Beginpoint: U_UART_reset_synchronizer/Q_reg[0]/Q (^) triggered by  leading edge 
of 'UART_CLK'
Path Groups: {reg2reg}
Analysis View: function_hold_analysis_view
Other End Arrival Time          0.529
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.572
  Arrival Time                  0.681
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                       |      |                                |            |       |  Time   |   Time   | 
     |---------------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | UART_clk                              |  ^   | UART_clk                       |            |       |   0.000 |   -0.109 | 
     | UART_clk__L1_I0/A                     |  ^   | UART_clk                       | CLKINVX40M | 0.000 |   0.000 |   -0.109 | 
     | UART_clk__L1_I0/Y                     |  v   | UART_clk__L1_N0                | CLKINVX40M | 0.016 |   0.016 |   -0.093 | 
     | UART_clk__L2_I0/A                     |  v   | UART_clk__L1_N0                | CLKINVX32M | 0.000 |   0.016 |   -0.093 | 
     | UART_clk__L2_I0/Y                     |  ^   | UART_clk__L2_N0                | CLKINVX32M | 0.013 |   0.030 |   -0.079 | 
     | U_UART_clock_multiplexer/U1/A         |  ^   | UART_clk__L2_N0                | MX2X8M     | 0.000 |   0.030 |   -0.079 | 
     | U_UART_clock_multiplexer/U1/Y         |  ^   | multiplexed_UART_clk           | MX2X8M     | 0.085 |   0.115 |    0.006 | 
     | multiplexed_UART_clk__L1_I0/A         |  ^   | multiplexed_UART_clk           | CLKBUFX24M | 0.000 |   0.115 |    0.006 | 
     | multiplexed_UART_clk__L1_I0/Y         |  ^   | multiplexed_UART_clk__L1_N0    | CLKBUFX24M | 0.056 |   0.171 |    0.062 | 
     | multiplexed_UART_clk__L2_I0/A         |  ^   | multiplexed_UART_clk__L1_N0    | CLKBUFX24M | 0.001 |   0.172 |    0.063 | 
     | multiplexed_UART_clk__L2_I0/Y         |  ^   | multiplexed_UART_clk__L2_N0    | CLKBUFX24M | 0.051 |   0.223 |    0.114 | 
     | multiplexed_UART_clk__L3_I0/A         |  ^   | multiplexed_UART_clk__L2_N0    | CLKBUFX24M | 0.001 |   0.224 |    0.115 | 
     | multiplexed_UART_clk__L3_I0/Y         |  ^   | multiplexed_UART_clk__L3_N0    | CLKBUFX24M | 0.049 |   0.273 |    0.164 | 
     | multiplexed_UART_clk__L4_I0/A         |  ^   | multiplexed_UART_clk__L3_N0    | CLKBUFX24M | 0.000 |   0.273 |    0.164 | 
     | multiplexed_UART_clk__L4_I0/Y         |  ^   | multiplexed_UART_clk__L4_N0    | CLKBUFX24M | 0.049 |   0.322 |    0.213 | 
     | multiplexed_UART_clk__L5_I0/A         |  ^   | multiplexed_UART_clk__L4_N0    | CLKBUFX24M | 0.000 |   0.322 |    0.213 | 
     | multiplexed_UART_clk__L5_I0/Y         |  ^   | multiplexed_UART_clk__L5_N0    | CLKBUFX24M | 0.050 |   0.373 |    0.263 | 
     | multiplexed_UART_clk__L6_I0/A         |  ^   | multiplexed_UART_clk__L5_N0    | CLKBUFX20M | 0.001 |   0.374 |    0.264 | 
     | multiplexed_UART_clk__L6_I0/Y         |  ^   | multiplexed_UART_clk__L6_N0    | CLKBUFX20M | 0.059 |   0.433 |    0.324 | 
     | multiplexed_UART_clk__L7_I0/A         |  ^   | multiplexed_UART_clk__L6_N0    | CLKINVX40M | 0.002 |   0.435 |    0.325 | 
     | multiplexed_UART_clk__L7_I0/Y         |  v   | multiplexed_UART_clk__L7_N0    | CLKINVX40M | 0.023 |   0.457 |    0.348 | 
     | multiplexed_UART_clk__L8_I0/A         |  v   | multiplexed_UART_clk__L7_N0    | CLKINVX40M | 0.000 |   0.457 |    0.348 | 
     | multiplexed_UART_clk__L8_I0/Y         |  ^   | multiplexed_UART_clk__L8_N0    | CLKINVX40M | 0.016 |   0.474 |    0.365 | 
     | multiplexed_UART_clk__L9_I0/A         |  ^   | multiplexed_UART_clk__L8_N0    | CLKBUFX20M | 0.000 |   0.474 |    0.365 | 
     | multiplexed_UART_clk__L9_I0/Y         |  ^   | multiplexed_UART_clk__L9_N0    | CLKBUFX20M | 0.054 |   0.528 |    0.419 | 
     | U_UART_reset_synchronizer/Q_reg[0]/CK |  ^   | multiplexed_UART_clk__L9_N0    | SDFFRQX1M  | 0.001 |   0.529 |    0.419 | 
     | U_UART_reset_synchronizer/Q_reg[0]/Q  |  ^   | U_UART_reset_synchronizer/Q[0] | SDFFRQX1M  | 0.153 |   0.681 |    0.572 | 
     | U_UART_reset_synchronizer/Q_reg[1]/D  |  ^   | U_UART_reset_synchronizer/Q[0] | SDFFRQX1M  | 0.000 |   0.681 |    0.572 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                       |      |                             |            |       |  Time   |   Time   | 
     |---------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | UART_clk                              |  ^   | UART_clk                    |            |       |   0.000 |    0.109 | 
     | UART_clk__L1_I0/A                     |  ^   | UART_clk                    | CLKINVX40M | 0.000 |   0.000 |    0.109 | 
     | UART_clk__L1_I0/Y                     |  v   | UART_clk__L1_N0             | CLKINVX40M | 0.016 |   0.016 |    0.125 | 
     | UART_clk__L2_I0/A                     |  v   | UART_clk__L1_N0             | CLKINVX32M | 0.000 |   0.016 |    0.125 | 
     | UART_clk__L2_I0/Y                     |  ^   | UART_clk__L2_N0             | CLKINVX32M | 0.013 |   0.030 |    0.139 | 
     | U_UART_clock_multiplexer/U1/A         |  ^   | UART_clk__L2_N0             | MX2X8M     | 0.000 |   0.030 |    0.139 | 
     | U_UART_clock_multiplexer/U1/Y         |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.085 |   0.115 |    0.224 | 
     | multiplexed_UART_clk__L1_I0/A         |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |   0.115 |    0.224 | 
     | multiplexed_UART_clk__L1_I0/Y         |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.056 |   0.171 |    0.280 | 
     | multiplexed_UART_clk__L2_I0/A         |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |   0.172 |    0.281 | 
     | multiplexed_UART_clk__L2_I0/Y         |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.051 |   0.223 |    0.332 | 
     | multiplexed_UART_clk__L3_I0/A         |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |   0.224 |    0.334 | 
     | multiplexed_UART_clk__L3_I0/Y         |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.049 |   0.273 |    0.383 | 
     | multiplexed_UART_clk__L4_I0/A         |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |   0.273 |    0.383 | 
     | multiplexed_UART_clk__L4_I0/Y         |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |   0.322 |    0.431 | 
     | multiplexed_UART_clk__L5_I0/A         |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |   0.322 |    0.431 | 
     | multiplexed_UART_clk__L5_I0/Y         |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.050 |   0.373 |    0.482 | 
     | multiplexed_UART_clk__L6_I0/A         |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |   0.374 |    0.483 | 
     | multiplexed_UART_clk__L6_I0/Y         |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.059 |   0.433 |    0.542 | 
     | multiplexed_UART_clk__L7_I0/A         |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |   0.435 |    0.544 | 
     | multiplexed_UART_clk__L7_I0/Y         |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |   0.457 |    0.566 | 
     | multiplexed_UART_clk__L8_I0/A         |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |   0.457 |    0.566 | 
     | multiplexed_UART_clk__L8_I0/Y         |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.016 |   0.474 |    0.583 | 
     | multiplexed_UART_clk__L9_I0/A         |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |   0.474 |    0.583 | 
     | multiplexed_UART_clk__L9_I0/Y         |  ^   | multiplexed_UART_clk__L9_N0 | CLKBUFX20M | 0.054 |   0.528 |    0.637 | 
     | U_UART_reset_synchronizer/Q_reg[1]/CK |  ^   | multiplexed_UART_clk__L9_N0 | SDFFRQX1M  | 0.001 |   0.529 |    0.638 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin U_UART_receiver_data_synchronizer/Q_pulse_
generator_reg/CK 
Endpoint:   U_UART_receiver_data_synchronizer/Q_pulse_generator_reg/D           
(v) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_UART_receiver_data_synchronizer/U_bus_synchronizer/register_
instance[1].U_register/Q_reg[0]/Q (v) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.368
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.461
  Arrival Time                 50.576
  Slack Time                    0.115
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |  50.000 |   49.885 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |  50.000 |   49.885 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.018 |  50.018 |   49.903 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                                    | CLKBUFX20M | 0.000 |  50.018 |   49.903 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.050 |  50.068 |   49.953 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.000 |  50.068 |   49.953 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                                    | CLKBUFX20M | 0.064 |  50.132 |   50.018 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                                    | CLKINVX40M | 0.001 |  50.134 |   50.019 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                                    | CLKINVX40M | 0.020 |  50.154 |   50.040 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                                    | MX2X4M     | 0.000 |  50.154 |   50.040 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.068 |  50.222 |   50.107 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  50.222 |   50.107 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.062 |  50.284 |   50.169 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  50.285 |   50.170 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.036 |  50.321 |   50.206 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  50.323 |   50.208 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.044 |  50.367 |   50.253 | 
     | U_UART_receiver_data_synchronizer/U_bus_synchroniz |  ^   | multiplexed_reference_clk__L3_N0                   | DFFRQX1M   | 0.001 |  50.369 |   50.254 | 
     | er/register_instance[1].U_register/Q_reg[0]/CK     |      |                                                    |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/U_bus_synchroniz |  v   | U_UART_receiver_data_synchronizer/synchronized_ena | DFFRQX1M   | 0.207 |  50.576 |   50.461 | 
     | er/register_instance[1].U_register/Q_reg[0]/Q      |      | ble                                                |            |       |         |          | 
     | U_UART_receiver_data_synchronizer/Q_pulse_generato |  v   | U_UART_receiver_data_synchronizer/synchronized_ena | DFFRQX1M   | 0.000 |  50.576 |   50.461 | 
     | r_reg/D                                            |      | ble                                                |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                         |            |       |  50.000 |   50.115 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   50.115 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   50.133 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   50.133 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |   50.183 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |   50.183 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |   50.247 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |   50.249 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |   50.269 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |   50.269 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |   50.337 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |   50.337 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |   50.399 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |   50.399 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |   50.436 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |   50.438 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  50.367 |   50.482 | 
     | U_UART_receiver_data_synchronizer/Q_pulse_generato |  ^   | multiplexed_reference_clk__L3_N0 | DFFRQX1M   | 0.001 |  50.368 |   50.483 | 
     | r_reg/CK                                           |      |                                  |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin U_UART_reset_synchronizer/Q_reg[1]/CK 
Endpoint:   U_UART_reset_synchronizer/Q_reg[1]/SI (^) checked with trailing 
edge of 'SCAN_CLK'
Beginpoint: U_UART_reset_synchronizer/Q_reg[0]/Q  (^) triggered by trailing 
edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.530
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.566
  Arrival Time                 50.682
  Slack Time                    0.116
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                       |      |                                |            |       |  Time   |   Time   | 
     |---------------------------------------+------+--------------------------------+------------+-------+---------+----------| 
     | scan_clk                              |  ^   | scan_clk                       |            |       |  50.000 |   49.884 | 
     | scan_clk__L1_I0/A                     |  ^   | scan_clk                       | CLKINVX40M | 0.000 |  50.000 |   49.884 | 
     | scan_clk__L1_I0/Y                     |  v   | scan_clk__L1_N0                | CLKINVX40M | 0.018 |  50.018 |   49.902 | 
     | scan_clk__L2_I0/A                     |  v   | scan_clk__L1_N0                | CLKINVX32M | 0.001 |  50.019 |   49.902 | 
     | scan_clk__L2_I0/Y                     |  ^   | scan_clk__L2_N0                | CLKINVX32M | 0.014 |  50.032 |   49.916 | 
     | U_UART_clock_multiplexer/U1/B         |  ^   | scan_clk__L2_N0                | MX2X8M     | 0.000 |  50.032 |   49.916 | 
     | U_UART_clock_multiplexer/U1/Y         |  ^   | multiplexed_UART_clk           | MX2X8M     | 0.084 |  50.116 |   50.000 | 
     | multiplexed_UART_clk__L1_I0/A         |  ^   | multiplexed_UART_clk           | CLKBUFX24M | 0.000 |  50.116 |   50.000 | 
     | multiplexed_UART_clk__L1_I0/Y         |  ^   | multiplexed_UART_clk__L1_N0    | CLKBUFX24M | 0.056 |  50.172 |   50.056 | 
     | multiplexed_UART_clk__L2_I0/A         |  ^   | multiplexed_UART_clk__L1_N0    | CLKBUFX24M | 0.001 |  50.173 |   50.057 | 
     | multiplexed_UART_clk__L2_I0/Y         |  ^   | multiplexed_UART_clk__L2_N0    | CLKBUFX24M | 0.051 |  50.224 |   50.108 | 
     | multiplexed_UART_clk__L3_I0/A         |  ^   | multiplexed_UART_clk__L2_N0    | CLKBUFX24M | 0.001 |  50.226 |   50.109 | 
     | multiplexed_UART_clk__L3_I0/Y         |  ^   | multiplexed_UART_clk__L3_N0    | CLKBUFX24M | 0.049 |  50.275 |   50.158 | 
     | multiplexed_UART_clk__L4_I0/A         |  ^   | multiplexed_UART_clk__L3_N0    | CLKBUFX24M | 0.000 |  50.275 |   50.158 | 
     | multiplexed_UART_clk__L4_I0/Y         |  ^   | multiplexed_UART_clk__L4_N0    | CLKBUFX24M | 0.049 |  50.323 |   50.207 | 
     | multiplexed_UART_clk__L5_I0/A         |  ^   | multiplexed_UART_clk__L4_N0    | CLKBUFX24M | 0.000 |  50.323 |   50.207 | 
     | multiplexed_UART_clk__L5_I0/Y         |  ^   | multiplexed_UART_clk__L5_N0    | CLKBUFX24M | 0.050 |  50.374 |   50.257 | 
     | multiplexed_UART_clk__L6_I0/A         |  ^   | multiplexed_UART_clk__L5_N0    | CLKBUFX20M | 0.001 |  50.375 |   50.258 | 
     | multiplexed_UART_clk__L6_I0/Y         |  ^   | multiplexed_UART_clk__L6_N0    | CLKBUFX20M | 0.059 |  50.434 |   50.318 | 
     | multiplexed_UART_clk__L7_I0/A         |  ^   | multiplexed_UART_clk__L6_N0    | CLKINVX40M | 0.002 |  50.436 |   50.319 | 
     | multiplexed_UART_clk__L7_I0/Y         |  v   | multiplexed_UART_clk__L7_N0    | CLKINVX40M | 0.023 |  50.458 |   50.342 | 
     | multiplexed_UART_clk__L8_I0/A         |  v   | multiplexed_UART_clk__L7_N0    | CLKINVX40M | 0.000 |  50.458 |   50.342 | 
     | multiplexed_UART_clk__L8_I0/Y         |  ^   | multiplexed_UART_clk__L8_N0    | CLKINVX40M | 0.016 |  50.475 |   50.359 | 
     | multiplexed_UART_clk__L9_I0/A         |  ^   | multiplexed_UART_clk__L8_N0    | CLKBUFX20M | 0.000 |  50.475 |   50.359 | 
     | multiplexed_UART_clk__L9_I0/Y         |  ^   | multiplexed_UART_clk__L9_N0    | CLKBUFX20M | 0.054 |  50.529 |   50.413 | 
     | U_UART_reset_synchronizer/Q_reg[0]/CK |  ^   | multiplexed_UART_clk__L9_N0    | SDFFRQX1M  | 0.001 |  50.530 |   50.413 | 
     | U_UART_reset_synchronizer/Q_reg[0]/Q  |  ^   | U_UART_reset_synchronizer/Q[0] | SDFFRQX1M  | 0.153 |  50.682 |   50.566 | 
     | U_UART_reset_synchronizer/Q_reg[1]/SI |  ^   | U_UART_reset_synchronizer/Q[0] | SDFFRQX1M  | 0.000 |  50.682 |   50.566 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                       |      |                             |            |       |  Time   |   Time   | 
     |---------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | scan_clk                              |  ^   | scan_clk                    |            |       |  50.000 |   50.116 | 
     | scan_clk__L1_I0/A                     |  ^   | scan_clk                    | CLKINVX40M | 0.000 |  50.000 |   50.116 | 
     | scan_clk__L1_I0/Y                     |  v   | scan_clk__L1_N0             | CLKINVX40M | 0.018 |  50.018 |   50.134 | 
     | scan_clk__L2_I0/A                     |  v   | scan_clk__L1_N0             | CLKINVX32M | 0.001 |  50.019 |   50.135 | 
     | scan_clk__L2_I0/Y                     |  ^   | scan_clk__L2_N0             | CLKINVX32M | 0.014 |  50.032 |   50.149 | 
     | U_UART_clock_multiplexer/U1/B         |  ^   | scan_clk__L2_N0             | MX2X8M     | 0.000 |  50.032 |   50.149 | 
     | U_UART_clock_multiplexer/U1/Y         |  ^   | multiplexed_UART_clk        | MX2X8M     | 0.084 |  50.116 |   50.233 | 
     | multiplexed_UART_clk__L1_I0/A         |  ^   | multiplexed_UART_clk        | CLKBUFX24M | 0.000 |  50.116 |   50.233 | 
     | multiplexed_UART_clk__L1_I0/Y         |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.056 |  50.172 |   50.289 | 
     | multiplexed_UART_clk__L2_I0/A         |  ^   | multiplexed_UART_clk__L1_N0 | CLKBUFX24M | 0.001 |  50.173 |   50.290 | 
     | multiplexed_UART_clk__L2_I0/Y         |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.051 |  50.224 |   50.341 | 
     | multiplexed_UART_clk__L3_I0/A         |  ^   | multiplexed_UART_clk__L2_N0 | CLKBUFX24M | 0.001 |  50.226 |   50.342 | 
     | multiplexed_UART_clk__L3_I0/Y         |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.049 |  50.275 |   50.391 | 
     | multiplexed_UART_clk__L4_I0/A         |  ^   | multiplexed_UART_clk__L3_N0 | CLKBUFX24M | 0.000 |  50.275 |   50.391 | 
     | multiplexed_UART_clk__L4_I0/Y         |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.049 |  50.323 |   50.440 | 
     | multiplexed_UART_clk__L5_I0/A         |  ^   | multiplexed_UART_clk__L4_N0 | CLKBUFX24M | 0.000 |  50.323 |   50.440 | 
     | multiplexed_UART_clk__L5_I0/Y         |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX24M | 0.050 |  50.374 |   50.490 | 
     | multiplexed_UART_clk__L6_I0/A         |  ^   | multiplexed_UART_clk__L5_N0 | CLKBUFX20M | 0.001 |  50.375 |   50.491 | 
     | multiplexed_UART_clk__L6_I0/Y         |  ^   | multiplexed_UART_clk__L6_N0 | CLKBUFX20M | 0.059 |  50.434 |   50.550 | 
     | multiplexed_UART_clk__L7_I0/A         |  ^   | multiplexed_UART_clk__L6_N0 | CLKINVX40M | 0.002 |  50.436 |   50.552 | 
     | multiplexed_UART_clk__L7_I0/Y         |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.023 |  50.458 |   50.575 | 
     | multiplexed_UART_clk__L8_I0/A         |  v   | multiplexed_UART_clk__L7_N0 | CLKINVX40M | 0.000 |  50.458 |   50.575 | 
     | multiplexed_UART_clk__L8_I0/Y         |  ^   | multiplexed_UART_clk__L8_N0 | CLKINVX40M | 0.016 |  50.475 |   50.591 | 
     | multiplexed_UART_clk__L9_I0/A         |  ^   | multiplexed_UART_clk__L8_N0 | CLKBUFX20M | 0.000 |  50.475 |   50.591 | 
     | multiplexed_UART_clk__L9_I0/Y         |  ^   | multiplexed_UART_clk__L9_N0 | CLKBUFX20M | 0.054 |  50.529 |   50.645 | 
     | U_UART_reset_synchronizer/Q_reg[1]/CK |  ^   | multiplexed_UART_clk__L9_N0 | SDFFRQX1M  | 0.001 |  50.530 |   50.646 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin U_reference_reset_synchronizer/Q_reg[1]/CK 
Endpoint:   U_reference_reset_synchronizer/Q_reg[1]/D (^) checked with trailing 
edge of 'REFERENCE_CLK'
Beginpoint: U_reference_reset_synchronizer/Q_reg[0]/Q (^) triggered by trailing 
edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_hold_analysis_view
Other End Arrival Time         12.245
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                12.288
  Arrival Time                 12.405
  Slack Time                    0.117
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |                 Net                 |    Cell    | Delay | Arrival | Required | 
     |                                            |      |                                     |            |       |  Time   |   Time   | 
     |--------------------------------------------+------+-------------------------------------+------------+-------+---------+----------| 
     | reference_clk                              |  ^   | reference_clk                       |            |       |  12.000 |   11.883 | 
     | reference_clk__L1_I0/A                     |  ^   | reference_clk                       | CLKINVX40M | 0.000 |  12.000 |   11.883 | 
     | reference_clk__L1_I0/Y                     |  v   | reference_clk__L1_N0                | CLKINVX40M | 0.016 |  12.016 |   11.899 | 
     | reference_clk__L2_I0/A                     |  v   | reference_clk__L1_N0                | CLKINVX32M | 0.000 |  12.016 |   11.899 | 
     | reference_clk__L2_I0/Y                     |  ^   | reference_clk__L2_N0                | CLKINVX32M | 0.013 |  12.029 |   11.912 | 
     | U_reference_clock_multiplexer/U1/A         |  ^   | reference_clk__L2_N0                | MX2X4M     | 0.000 |  12.029 |   11.912 | 
     | U_reference_clock_multiplexer/U1/Y         |  ^   | multiplexed_reference_clk           | MX2X4M     | 0.068 |  12.097 |   11.980 | 
     | multiplexed_reference_clk__L1_I0/A         |  ^   | multiplexed_reference_clk           | CLKBUFX32M | 0.000 |  12.097 |   11.980 | 
     | multiplexed_reference_clk__L1_I0/Y         |  ^   | multiplexed_reference_clk__L1_N0    | CLKBUFX32M | 0.062 |  12.159 |   12.042 | 
     | multiplexed_reference_clk__L2_I0/A         |  ^   | multiplexed_reference_clk__L1_N0    | CLKINVX40M | 0.001 |  12.159 |   12.042 | 
     | multiplexed_reference_clk__L2_I0/Y         |  v   | multiplexed_reference_clk__L2_N0    | CLKINVX40M | 0.036 |  12.196 |   12.079 | 
     | multiplexed_reference_clk__L3_I0/A         |  v   | multiplexed_reference_clk__L2_N0    | CLKINVX40M | 0.002 |  12.198 |   12.081 | 
     | multiplexed_reference_clk__L3_I0/Y         |  ^   | multiplexed_reference_clk__L3_N0    | CLKINVX40M | 0.044 |  12.242 |   12.125 | 
     | U_reference_reset_synchronizer/Q_reg[0]/CK |  ^   | multiplexed_reference_clk__L3_N0    | SDFFRQX1M  | 0.003 |  12.245 |   12.128 | 
     | U_reference_reset_synchronizer/Q_reg[0]/Q  |  ^   | U_reference_reset_synchronizer/Q[0] | SDFFRQX1M  | 0.160 |  12.405 |   12.288 | 
     | U_reference_reset_synchronizer/Q_reg[1]/D  |  ^   | U_reference_reset_synchronizer/Q[0] | SDFFRQX1M  | 0.000 |  12.405 |   12.288 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                            |      |                                  |            |       |  Time   |   Time   | 
     |--------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                              |  ^   | reference_clk                    |            |       |  12.000 |   12.117 | 
     | reference_clk__L1_I0/A                     |  ^   | reference_clk                    | CLKINVX40M | 0.000 |  12.000 |   12.117 | 
     | reference_clk__L1_I0/Y                     |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.016 |  12.016 |   12.133 | 
     | reference_clk__L2_I0/A                     |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.000 |  12.016 |   12.133 | 
     | reference_clk__L2_I0/Y                     |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.013 |  12.029 |   12.146 | 
     | U_reference_clock_multiplexer/U1/A         |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.029 |   12.146 | 
     | U_reference_clock_multiplexer/U1/Y         |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  12.097 |   12.214 | 
     | multiplexed_reference_clk__L1_I0/A         |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.097 |   12.214 | 
     | multiplexed_reference_clk__L1_I0/Y         |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  12.159 |   12.276 | 
     | multiplexed_reference_clk__L2_I0/A         |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.159 |   12.276 | 
     | multiplexed_reference_clk__L2_I0/Y         |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  12.196 |   12.313 | 
     | multiplexed_reference_clk__L3_I0/A         |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.198 |   12.315 | 
     | multiplexed_reference_clk__L3_I0/Y         |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  12.242 |   12.359 | 
     | U_reference_reset_synchronizer/Q_reg[1]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.003 |  12.245 |   12.362 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin U_system_controller/U_UART_transmitter_
controller/message_reg[14]/CK 
Endpoint:   U_system_controller/U_UART_transmitter_controller/message_reg[14]/
SI (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_system_controller/U_UART_transmitter_controller/message_reg[13]/Q 
(^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.372
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.411
  Arrival Time                 50.530
  Slack Time                    0.119
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |  50.000 |   49.881 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |  50.000 |   49.881 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.018 |  50.018 |   49.899 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                                    | CLKBUFX20M | 0.000 |  50.018 |   49.899 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.050 |  50.068 |   49.949 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.000 |  50.068 |   49.949 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                                    | CLKBUFX20M | 0.064 |  50.132 |   50.013 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                                    | CLKINVX40M | 0.001 |  50.134 |   50.015 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                                    | CLKINVX40M | 0.020 |  50.154 |   50.035 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                                    | MX2X4M     | 0.000 |  50.154 |   50.035 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.068 |  50.222 |   50.103 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  50.222 |   50.103 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.062 |  50.284 |   50.165 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  50.285 |   50.166 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.036 |  50.321 |   50.202 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  50.323 |   50.204 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.044 |  50.367 |   50.248 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX2M  | 0.004 |  50.372 |   50.252 | 
     | message_reg[13]/CK                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M  | 0.159 |  50.530 |   50.411 | 
     | message_reg[13]/Q                                  |      | message[13]                                        |            |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M  | 0.000 |  50.530 |   50.411 | 
     | message_reg[14]/SI                                 |      | message[13]                                        |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                         |            |       |  50.000 |   50.119 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   50.119 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   50.137 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   50.137 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |   50.187 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |   50.187 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |   50.252 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |   50.253 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |   50.273 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |   50.273 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |   50.341 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |   50.341 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |   50.403 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |   50.404 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |   50.440 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |   50.442 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  50.367 |   50.486 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX2M  | 0.004 |  50.372 |   50.491 | 
     | message_reg[14]/CK                                 |      |                                  |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin U_busy_bit_synchronizer/register_instance[1].U_
register/Q_reg[0]/CK 
Endpoint:   U_busy_bit_synchronizer/register_instance[1].U_register/Q_reg[0]/D 
(^) checked with trailing edge of 'REFERENCE_CLK'
Beginpoint: U_busy_bit_synchronizer/U0_register/Q_reg[0]/Q                     
(^) triggered by trailing edge of 'REFERENCE_CLK'
Path Groups: {reg2reg}
Analysis View: function_hold_analysis_view
Other End Arrival Time         12.244
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                12.290
  Arrival Time                 12.409
  Slack Time                    0.119
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                    Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                              |            |       |  12.000 |   11.881 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                              | CLKINVX40M | 0.000 |  12.000 |   11.881 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0                       | CLKINVX40M | 0.016 |  12.016 |   11.897 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0                       | CLKINVX32M | 0.000 |  12.016 |   11.897 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0                       | CLKINVX32M | 0.013 |  12.029 |   11.910 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0                       | MX2X4M     | 0.000 |  12.029 |   11.910 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                  | MX2X4M     | 0.068 |  12.097 |   11.977 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                  | CLKBUFX32M | 0.000 |  12.097 |   11.977 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0           | CLKBUFX32M | 0.062 |  12.159 |   12.039 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0           | CLKINVX40M | 0.001 |  12.159 |   12.040 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0           | CLKINVX40M | 0.036 |  12.196 |   12.076 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0           | CLKINVX40M | 0.002 |  12.198 |   12.079 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0           | CLKINVX40M | 0.044 |  12.242 |   12.123 | 
     | U_busy_bit_synchronizer/U0_register/Q_reg[0]/CK    |  ^   | multiplexed_reference_clk__L3_N0           | SDFFRQX1M  | 0.002 |  12.244 |   12.125 | 
     | U_busy_bit_synchronizer/U0_register/Q_reg[0]/Q     |  ^   | U_busy_bit_synchronizer/output_ports[0][0] | SDFFRQX1M  | 0.166 |  12.409 |   12.290 | 
     | U_busy_bit_synchronizer/register_instance[1].U_reg |  ^   | U_busy_bit_synchronizer/output_ports[0][0] | SDFFRQX2M  | 0.000 |  12.409 |   12.290 | 
     | ister/Q_reg[0]/D                                   |      |                                            |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     12.000
     = Beginpoint Arrival Time           12.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | reference_clk                                      |  ^   | reference_clk                    |            |       |  12.000 |   12.119 | 
     | reference_clk__L1_I0/A                             |  ^   | reference_clk                    | CLKINVX40M | 0.000 |  12.000 |   12.119 | 
     | reference_clk__L1_I0/Y                             |  v   | reference_clk__L1_N0             | CLKINVX40M | 0.016 |  12.016 |   12.136 | 
     | reference_clk__L2_I0/A                             |  v   | reference_clk__L1_N0             | CLKINVX32M | 0.000 |  12.016 |   12.136 | 
     | reference_clk__L2_I0/Y                             |  ^   | reference_clk__L2_N0             | CLKINVX32M | 0.013 |  12.029 |   12.148 | 
     | U_reference_clock_multiplexer/U1/A                 |  ^   | reference_clk__L2_N0             | MX2X4M     | 0.000 |  12.029 |   12.148 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  12.097 |   12.216 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  12.097 |   12.216 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  12.159 |   12.278 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  12.159 |   12.279 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  12.196 |   12.315 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  12.198 |   12.317 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  12.242 |   12.361 | 
     | U_busy_bit_synchronizer/register_instance[1].U_reg |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX2M  | 0.002 |  12.244 |   12.363 | 
     | ister/Q_reg[0]/CK                                  |      |                                  |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin U_ALU/ALU_result_reg[4]/CK 
Endpoint:   U_ALU/ALU_result_reg[4]/SI (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: U_ALU/ALU_result_reg[3]/Q  (^) triggered by trailing edge of 'ALU_
CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.405
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.441
  Arrival Time                 50.562
  Slack Time                    0.122
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | scan_clk                           |  ^   | scan_clk                         |                   |       |  50.000 |   49.878 | 
     | scan_clk__L1_I0/A                  |  ^   | scan_clk                         | CLKINVX40M        | 0.000 |  50.000 |   49.878 | 
     | scan_clk__L1_I0/Y                  |  v   | scan_clk__L1_N0                  | CLKINVX40M        | 0.018 |  50.018 |   49.896 | 
     | scan_clk__L2_I1/A                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M        | 0.000 |  50.018 |   49.897 | 
     | scan_clk__L2_I1/Y                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.050 |  50.068 |   49.946 | 
     | scan_clk__L3_I0/A                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.000 |  50.068 |   49.946 | 
     | scan_clk__L3_I0/Y                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M        | 0.064 |  50.132 |   50.011 | 
     | scan_clk__L4_I0/A                  |  v   | scan_clk__L3_N0                  | CLKINVX40M        | 0.001 |  50.134 |   50.012 | 
     | scan_clk__L4_I0/Y                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M        | 0.020 |  50.154 |   50.033 | 
     | U_reference_clock_multiplexer/U1/B |  ^   | scan_clk__L4_N0                  | MX2X4M            | 0.000 |  50.154 |   50.033 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.068 |  50.222 |   50.100 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  50.222 |   50.100 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.062 |  50.284 |   50.162 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  50.285 |   50.164 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.058 |  50.344 |   50.222 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  50.344 |   50.222 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  50.344 |   50.222 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.061 |  50.404 |   50.283 | 
     | U_ALU/ALU_result_reg[3]/CK         |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  50.405 |   50.283 | 
     | U_ALU/ALU_result_reg[3]/Q          |  ^   | ALU_result[3]                    | SDFFRQX1M         | 0.157 |  50.562 |   50.441 | 
     | U_ALU/ALU_result_reg[4]/SI         |  ^   | ALU_result[3]                    | SDFFRQX1M         | 0.000 |  50.562 |   50.441 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | scan_clk                           |  ^   | scan_clk                         |                   |       |  50.000 |   50.122 | 
     | scan_clk__L1_I0/A                  |  ^   | scan_clk                         | CLKINVX40M        | 0.000 |  50.000 |   50.122 | 
     | scan_clk__L1_I0/Y                  |  v   | scan_clk__L1_N0                  | CLKINVX40M        | 0.018 |  50.018 |   50.139 | 
     | scan_clk__L2_I1/A                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M        | 0.000 |  50.018 |   50.140 | 
     | scan_clk__L2_I1/Y                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.050 |  50.068 |   50.190 | 
     | scan_clk__L3_I0/A                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.000 |  50.068 |   50.190 | 
     | scan_clk__L3_I0/Y                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M        | 0.064 |  50.132 |   50.254 | 
     | scan_clk__L4_I0/A                  |  v   | scan_clk__L3_N0                  | CLKINVX40M        | 0.001 |  50.134 |   50.256 | 
     | scan_clk__L4_I0/Y                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M        | 0.020 |  50.154 |   50.276 | 
     | U_reference_clock_multiplexer/U1/B |  ^   | scan_clk__L4_N0                  | MX2X4M            | 0.000 |  50.154 |   50.276 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.068 |  50.222 |   50.343 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  50.222 |   50.343 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.062 |  50.284 |   50.405 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  50.285 |   50.407 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.058 |  50.344 |   50.465 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  50.344 |   50.465 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  50.344 |   50.465 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.061 |  50.404 |   50.526 | 
     | U_ALU/ALU_result_reg[4]/CK         |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  50.405 |   50.526 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin U_ALU/ALU_result_reg[8]/CK 
Endpoint:   U_ALU/ALU_result_reg[8]/SI (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: U_ALU/ALU_result_reg[7]/Q  (^) triggered by trailing edge of 'ALU_
CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.405
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.441
  Arrival Time                 50.564
  Slack Time                    0.123
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | scan_clk                           |  ^   | scan_clk                         |                   |       |  50.000 |   49.877 | 
     | scan_clk__L1_I0/A                  |  ^   | scan_clk                         | CLKINVX40M        | 0.000 |  50.000 |   49.877 | 
     | scan_clk__L1_I0/Y                  |  v   | scan_clk__L1_N0                  | CLKINVX40M        | 0.018 |  50.018 |   49.895 | 
     | scan_clk__L2_I1/A                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M        | 0.000 |  50.018 |   49.895 | 
     | scan_clk__L2_I1/Y                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.050 |  50.068 |   49.945 | 
     | scan_clk__L3_I0/A                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.000 |  50.068 |   49.945 | 
     | scan_clk__L3_I0/Y                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M        | 0.064 |  50.132 |   50.010 | 
     | scan_clk__L4_I0/A                  |  v   | scan_clk__L3_N0                  | CLKINVX40M        | 0.001 |  50.134 |   50.011 | 
     | scan_clk__L4_I0/Y                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M        | 0.020 |  50.154 |   50.032 | 
     | U_reference_clock_multiplexer/U1/B |  ^   | scan_clk__L4_N0                  | MX2X4M            | 0.000 |  50.154 |   50.032 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.068 |  50.222 |   50.099 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  50.222 |   50.099 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.062 |  50.284 |   50.161 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  50.285 |   50.162 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.058 |  50.344 |   50.221 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  50.344 |   50.221 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  50.344 |   50.221 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.061 |  50.404 |   50.281 | 
     | U_ALU/ALU_result_reg[7]/CK         |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  50.405 |   50.282 | 
     | U_ALU/ALU_result_reg[7]/Q          |  ^   | ALU_result[7]                    | SDFFRQX1M         | 0.159 |  50.564 |   50.441 | 
     | U_ALU/ALU_result_reg[8]/SI         |  ^   | ALU_result[7]                    | SDFFRQX1M         | 0.000 |  50.564 |   50.441 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | scan_clk                           |  ^   | scan_clk                         |                   |       |  50.000 |   50.123 | 
     | scan_clk__L1_I0/A                  |  ^   | scan_clk                         | CLKINVX40M        | 0.000 |  50.000 |   50.123 | 
     | scan_clk__L1_I0/Y                  |  v   | scan_clk__L1_N0                  | CLKINVX40M        | 0.018 |  50.018 |   50.141 | 
     | scan_clk__L2_I1/A                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M        | 0.000 |  50.018 |   50.141 | 
     | scan_clk__L2_I1/Y                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.050 |  50.068 |   50.191 | 
     | scan_clk__L3_I0/A                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.000 |  50.068 |   50.191 | 
     | scan_clk__L3_I0/Y                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M        | 0.064 |  50.132 |   50.255 | 
     | scan_clk__L4_I0/A                  |  v   | scan_clk__L3_N0                  | CLKINVX40M        | 0.001 |  50.134 |   50.257 | 
     | scan_clk__L4_I0/Y                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M        | 0.020 |  50.154 |   50.277 | 
     | U_reference_clock_multiplexer/U1/B |  ^   | scan_clk__L4_N0                  | MX2X4M            | 0.000 |  50.154 |   50.277 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.068 |  50.222 |   50.345 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  50.222 |   50.345 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.062 |  50.284 |   50.407 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  50.285 |   50.408 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.058 |  50.344 |   50.466 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  50.344 |   50.466 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  50.344 |   50.466 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.061 |  50.404 |   50.527 | 
     | U_ALU/ALU_result_reg[8]/CK         |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  50.405 |   50.528 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin U_system_controller/U_UART_receiver_controller/
Q_write_address_register_reg[1]/CK 
Endpoint:   U_system_controller/U_UART_receiver_controller/Q_write_address_
register_reg[1]/SI (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_system_controller/U_UART_receiver_controller/Q_write_address_
register_reg[0]/Q  (^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.371
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.410
  Arrival Time                 50.534
  Slack Time                    0.123
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |  50.000 |   49.877 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |  50.000 |   49.877 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.018 |  50.018 |   49.895 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                                    | CLKBUFX20M | 0.000 |  50.018 |   49.895 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.050 |  50.068 |   49.945 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.000 |  50.068 |   49.945 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                                    | CLKBUFX20M | 0.064 |  50.132 |   50.009 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                                    | CLKINVX40M | 0.001 |  50.134 |   50.011 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                                    | CLKINVX40M | 0.020 |  50.154 |   50.031 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                                    | MX2X4M     | 0.000 |  50.154 |   50.031 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.068 |  50.222 |   50.099 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  50.222 |   50.099 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.062 |  50.284 |   50.160 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  50.285 |   50.161 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.036 |  50.321 |   50.198 | 
     | multiplexed_reference_clk__L3_I1/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  50.323 |   50.200 | 
     | multiplexed_reference_clk__L3_I1/Y                 |  ^   | multiplexed_reference_clk__L3_N1                   | CLKINVX40M | 0.045 |  50.368 |   50.245 | 
     | U_system_controller/U_UART_receiver_controller/Q_w |  ^   | multiplexed_reference_clk__L3_N1                   | SDFFRQX2M  | 0.003 |  50.371 |   50.248 | 
     | rite_address_register_reg[0]/CK                    |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/Q_w |  ^   | U_system_controller/U_UART_receiver_controller/Q_w | SDFFRQX2M  | 0.163 |  50.534 |   50.410 | 
     | rite_address_register_reg[0]/Q                     |      | rite_address_register[0]                           |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/Q_w |  ^   | U_system_controller/U_UART_receiver_controller/Q_w | SDFFRQX2M  | 0.000 |  50.534 |   50.410 | 
     | rite_address_register_reg[1]/SI                    |      | rite_address_register[0]                           |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                         |            |       |  50.000 |   50.123 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   50.123 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   50.141 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   50.142 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |   50.191 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |   50.191 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |   50.256 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |   50.257 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |   50.278 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |   50.278 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |   50.345 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |   50.345 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |   50.407 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |   50.408 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |   50.444 | 
     | multiplexed_reference_clk__L3_I1/A                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |   50.446 | 
     | multiplexed_reference_clk__L3_I1/Y                 |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.045 |  50.368 |   50.491 | 
     | U_system_controller/U_UART_receiver_controller/Q_w |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX2M  | 0.003 |  50.371 |   50.494 | 
     | rite_address_register_reg[1]/CK                    |      |                                  |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin U_ALU/ALU_result_reg[3]/CK 
Endpoint:   U_ALU/ALU_result_reg[3]/SI (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: U_ALU/ALU_result_reg[2]/Q  (^) triggered by trailing edge of 'ALU_
CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.405
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.440
  Arrival Time                 50.564
  Slack Time                    0.124
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | scan_clk                           |  ^   | scan_clk                         |                   |       |  50.000 |   49.876 | 
     | scan_clk__L1_I0/A                  |  ^   | scan_clk                         | CLKINVX40M        | 0.000 |  50.000 |   49.876 | 
     | scan_clk__L1_I0/Y                  |  v   | scan_clk__L1_N0                  | CLKINVX40M        | 0.018 |  50.018 |   49.894 | 
     | scan_clk__L2_I1/A                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M        | 0.000 |  50.018 |   49.895 | 
     | scan_clk__L2_I1/Y                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.050 |  50.068 |   49.944 | 
     | scan_clk__L3_I0/A                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.000 |  50.068 |   49.944 | 
     | scan_clk__L3_I0/Y                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M        | 0.064 |  50.132 |   50.009 | 
     | scan_clk__L4_I0/A                  |  v   | scan_clk__L3_N0                  | CLKINVX40M        | 0.001 |  50.134 |   50.010 | 
     | scan_clk__L4_I0/Y                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M        | 0.020 |  50.154 |   50.031 | 
     | U_reference_clock_multiplexer/U1/B |  ^   | scan_clk__L4_N0                  | MX2X4M            | 0.000 |  50.154 |   50.031 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.068 |  50.222 |   50.098 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  50.222 |   50.098 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.062 |  50.284 |   50.160 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  50.285 |   50.162 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.058 |  50.344 |   50.220 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  50.344 |   50.220 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  50.344 |   50.220 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.061 |  50.404 |   50.281 | 
     | U_ALU/ALU_result_reg[2]/CK         |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  50.405 |   50.281 | 
     | U_ALU/ALU_result_reg[2]/Q          |  ^   | ALU_result[2]                    | SDFFRQX1M         | 0.159 |  50.564 |   50.440 | 
     | U_ALU/ALU_result_reg[3]/SI         |  ^   | ALU_result[2]                    | SDFFRQX1M         | 0.000 |  50.564 |   50.440 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | scan_clk                           |  ^   | scan_clk                         |                   |       |  50.000 |   50.124 | 
     | scan_clk__L1_I0/A                  |  ^   | scan_clk                         | CLKINVX40M        | 0.000 |  50.000 |   50.124 | 
     | scan_clk__L1_I0/Y                  |  v   | scan_clk__L1_N0                  | CLKINVX40M        | 0.018 |  50.018 |   50.142 | 
     | scan_clk__L2_I1/A                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M        | 0.000 |  50.018 |   50.142 | 
     | scan_clk__L2_I1/Y                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.050 |  50.068 |   50.192 | 
     | scan_clk__L3_I0/A                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.000 |  50.068 |   50.192 | 
     | scan_clk__L3_I0/Y                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M        | 0.064 |  50.132 |   50.256 | 
     | scan_clk__L4_I0/A                  |  v   | scan_clk__L3_N0                  | CLKINVX40M        | 0.001 |  50.134 |   50.258 | 
     | scan_clk__L4_I0/Y                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M        | 0.020 |  50.154 |   50.278 | 
     | U_reference_clock_multiplexer/U1/B |  ^   | scan_clk__L4_N0                  | MX2X4M            | 0.000 |  50.154 |   50.278 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.068 |  50.222 |   50.346 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  50.222 |   50.346 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.062 |  50.284 |   50.407 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  50.285 |   50.409 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.058 |  50.344 |   50.467 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  50.344 |   50.467 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  50.344 |   50.467 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.061 |  50.404 |   50.528 | 
     | U_ALU/ALU_result_reg[3]/CK         |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  50.405 |   50.528 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin U_reference_reset_synchronizer/Q_reg[1]/CK 
Endpoint:   U_reference_reset_synchronizer/Q_reg[1]/SI (^) checked with 
trailing edge of 'SCAN_CLK'
Beginpoint: U_reference_reset_synchronizer/Q_reg[0]/Q  (^) triggered by 
trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.370
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.406
  Arrival Time                 50.530
  Slack Time                    0.124
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |                 Net                 |    Cell    | Delay | Arrival | Required | 
     |                                            |      |                                     |            |       |  Time   |   Time   | 
     |--------------------------------------------+------+-------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk                            |            |       |  50.000 |   49.876 | 
     | scan_clk__L1_I0/A                          |  ^   | scan_clk                            | CLKINVX40M | 0.000 |  50.000 |   49.876 | 
     | scan_clk__L1_I0/Y                          |  v   | scan_clk__L1_N0                     | CLKINVX40M | 0.018 |  50.018 |   49.894 | 
     | scan_clk__L2_I1/A                          |  v   | scan_clk__L1_N0                     | CLKBUFX20M | 0.000 |  50.018 |   49.894 | 
     | scan_clk__L2_I1/Y                          |  v   | scan_clk__L2_N1                     | CLKBUFX20M | 0.050 |  50.068 |   49.944 | 
     | scan_clk__L3_I0/A                          |  v   | scan_clk__L2_N1                     | CLKBUFX20M | 0.000 |  50.068 |   49.944 | 
     | scan_clk__L3_I0/Y                          |  v   | scan_clk__L3_N0                     | CLKBUFX20M | 0.064 |  50.132 |   50.008 | 
     | scan_clk__L4_I0/A                          |  v   | scan_clk__L3_N0                     | CLKINVX40M | 0.001 |  50.134 |   50.010 | 
     | scan_clk__L4_I0/Y                          |  ^   | scan_clk__L4_N0                     | CLKINVX40M | 0.020 |  50.154 |   50.030 | 
     | U_reference_clock_multiplexer/U1/B         |  ^   | scan_clk__L4_N0                     | MX2X4M     | 0.000 |  50.154 |   50.030 | 
     | U_reference_clock_multiplexer/U1/Y         |  ^   | multiplexed_reference_clk           | MX2X4M     | 0.068 |  50.222 |   50.098 | 
     | multiplexed_reference_clk__L1_I0/A         |  ^   | multiplexed_reference_clk           | CLKBUFX32M | 0.000 |  50.222 |   50.098 | 
     | multiplexed_reference_clk__L1_I0/Y         |  ^   | multiplexed_reference_clk__L1_N0    | CLKBUFX32M | 0.062 |  50.284 |   50.160 | 
     | multiplexed_reference_clk__L2_I0/A         |  ^   | multiplexed_reference_clk__L1_N0    | CLKINVX40M | 0.001 |  50.285 |   50.161 | 
     | multiplexed_reference_clk__L2_I0/Y         |  v   | multiplexed_reference_clk__L2_N0    | CLKINVX40M | 0.036 |  50.321 |   50.197 | 
     | multiplexed_reference_clk__L3_I0/A         |  v   | multiplexed_reference_clk__L2_N0    | CLKINVX40M | 0.002 |  50.323 |   50.199 | 
     | multiplexed_reference_clk__L3_I0/Y         |  ^   | multiplexed_reference_clk__L3_N0    | CLKINVX40M | 0.044 |  50.367 |   50.243 | 
     | U_reference_reset_synchronizer/Q_reg[0]/CK |  ^   | multiplexed_reference_clk__L3_N0    | SDFFRQX1M  | 0.003 |  50.370 |   50.246 | 
     | U_reference_reset_synchronizer/Q_reg[0]/Q  |  ^   | U_reference_reset_synchronizer/Q[0] | SDFFRQX1M  | 0.160 |  50.530 |   50.406 | 
     | U_reference_reset_synchronizer/Q_reg[1]/SI |  ^   | U_reference_reset_synchronizer/Q[0] | SDFFRQX1M  | 0.000 |  50.530 |   50.406 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                            |      |                                  |            |       |  Time   |   Time   | 
     |--------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                   |  ^   | scan_clk                         |            |       |  50.000 |   50.124 | 
     | scan_clk__L1_I0/A                          |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   50.124 | 
     | scan_clk__L1_I0/Y                          |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   50.142 | 
     | scan_clk__L2_I1/A                          |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   50.142 | 
     | scan_clk__L2_I1/Y                          |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |   50.192 | 
     | scan_clk__L3_I0/A                          |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |   50.192 | 
     | scan_clk__L3_I0/Y                          |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |   50.257 | 
     | scan_clk__L4_I0/A                          |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |   50.258 | 
     | scan_clk__L4_I0/Y                          |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |   50.278 | 
     | U_reference_clock_multiplexer/U1/B         |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |   50.278 | 
     | U_reference_clock_multiplexer/U1/Y         |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |   50.346 | 
     | multiplexed_reference_clk__L1_I0/A         |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |   50.346 | 
     | multiplexed_reference_clk__L1_I0/Y         |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |   50.408 | 
     | multiplexed_reference_clk__L2_I0/A         |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |   50.409 | 
     | multiplexed_reference_clk__L2_I0/Y         |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |   50.445 | 
     | multiplexed_reference_clk__L3_I0/A         |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |   50.447 | 
     | multiplexed_reference_clk__L3_I0/Y         |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  50.367 |   50.491 | 
     | U_reference_reset_synchronizer/Q_reg[1]/CK |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.003 |  50.370 |   50.494 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin U_system_controller/U_UART_receiver_controller/
Q_write_address_register_reg[3]/CK 
Endpoint:   U_system_controller/U_UART_receiver_controller/Q_write_address_
register_reg[3]/SI (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_system_controller/U_UART_receiver_controller/Q_write_address_
register_reg[2]/Q  (^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.371
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.410
  Arrival Time                 50.534
  Slack Time                    0.124
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |  50.000 |   49.876 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |  50.000 |   49.876 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.018 |  50.018 |   49.894 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                                    | CLKBUFX20M | 0.000 |  50.018 |   49.894 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.050 |  50.068 |   49.944 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.000 |  50.068 |   49.944 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                                    | CLKBUFX20M | 0.064 |  50.132 |   50.008 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                                    | CLKINVX40M | 0.001 |  50.134 |   50.010 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                                    | CLKINVX40M | 0.020 |  50.154 |   50.030 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                                    | MX2X4M     | 0.000 |  50.154 |   50.030 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.068 |  50.222 |   50.098 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  50.222 |   50.098 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.062 |  50.284 |   50.160 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  50.285 |   50.161 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.036 |  50.321 |   50.197 | 
     | multiplexed_reference_clk__L3_I1/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  50.323 |   50.199 | 
     | multiplexed_reference_clk__L3_I1/Y                 |  ^   | multiplexed_reference_clk__L3_N1                   | CLKINVX40M | 0.045 |  50.368 |   50.244 | 
     | U_system_controller/U_UART_receiver_controller/Q_w |  ^   | multiplexed_reference_clk__L3_N1                   | SDFFRQX2M  | 0.003 |  50.371 |   50.247 | 
     | rite_address_register_reg[2]/CK                    |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/Q_w |  ^   | U_system_controller/U_UART_receiver_controller/Q_w | SDFFRQX2M  | 0.163 |  50.534 |   50.410 | 
     | rite_address_register_reg[2]/Q                     |      | rite_address_register[2]                           |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/Q_w |  ^   | U_system_controller/U_UART_receiver_controller/Q_w | SDFFRQX2M  | 0.000 |  50.534 |   50.410 | 
     | rite_address_register_reg[3]/SI                    |      | rite_address_register[2]                           |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                         |            |       |  50.000 |   50.124 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   50.124 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   50.142 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   50.142 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |   50.192 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |   50.192 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |   50.257 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |   50.258 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |   50.278 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |   50.278 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |   50.346 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |   50.346 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |   50.408 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |   50.409 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |   50.445 | 
     | multiplexed_reference_clk__L3_I1/A                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |   50.447 | 
     | multiplexed_reference_clk__L3_I1/Y                 |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.045 |  50.368 |   50.492 | 
     | U_system_controller/U_UART_receiver_controller/Q_w |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX2M  | 0.003 |  50.371 |   50.495 | 
     | rite_address_register_reg[3]/CK                    |      |                                  |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin U_ALU/ALU_result_reg[9]/CK 
Endpoint:   U_ALU/ALU_result_reg[9]/SI (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: U_ALU/ALU_result_reg[8]/Q  (^) triggered by trailing edge of 'ALU_
CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.405
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.441
  Arrival Time                 50.565
  Slack Time                    0.124
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | scan_clk                           |  ^   | scan_clk                         |                   |       |  50.000 |   49.876 | 
     | scan_clk__L1_I0/A                  |  ^   | scan_clk                         | CLKINVX40M        | 0.000 |  50.000 |   49.876 | 
     | scan_clk__L1_I0/Y                  |  v   | scan_clk__L1_N0                  | CLKINVX40M        | 0.018 |  50.018 |   49.894 | 
     | scan_clk__L2_I1/A                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M        | 0.000 |  50.018 |   49.894 | 
     | scan_clk__L2_I1/Y                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.050 |  50.068 |   49.944 | 
     | scan_clk__L3_I0/A                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.000 |  50.068 |   49.944 | 
     | scan_clk__L3_I0/Y                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M        | 0.064 |  50.132 |   50.008 | 
     | scan_clk__L4_I0/A                  |  v   | scan_clk__L3_N0                  | CLKINVX40M        | 0.001 |  50.134 |   50.010 | 
     | scan_clk__L4_I0/Y                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M        | 0.020 |  50.154 |   50.030 | 
     | U_reference_clock_multiplexer/U1/B |  ^   | scan_clk__L4_N0                  | MX2X4M            | 0.000 |  50.154 |   50.030 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.068 |  50.222 |   50.098 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  50.222 |   50.098 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.062 |  50.284 |   50.159 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  50.285 |   50.161 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.058 |  50.344 |   50.219 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  50.344 |   50.219 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  50.344 |   50.219 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.061 |  50.404 |   50.280 | 
     | U_ALU/ALU_result_reg[8]/CK         |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  50.405 |   50.281 | 
     | U_ALU/ALU_result_reg[8]/Q          |  ^   | ALU_result[8]                    | SDFFRQX1M         | 0.160 |  50.565 |   50.441 | 
     | U_ALU/ALU_result_reg[9]/SI         |  ^   | ALU_result[8]                    | SDFFRQX1M         | 0.000 |  50.565 |   50.441 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | scan_clk                           |  ^   | scan_clk                         |                   |       |  50.000 |   50.124 | 
     | scan_clk__L1_I0/A                  |  ^   | scan_clk                         | CLKINVX40M        | 0.000 |  50.000 |   50.124 | 
     | scan_clk__L1_I0/Y                  |  v   | scan_clk__L1_N0                  | CLKINVX40M        | 0.018 |  50.018 |   50.142 | 
     | scan_clk__L2_I1/A                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M        | 0.000 |  50.018 |   50.143 | 
     | scan_clk__L2_I1/Y                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.050 |  50.068 |   50.192 | 
     | scan_clk__L3_I0/A                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.000 |  50.068 |   50.192 | 
     | scan_clk__L3_I0/Y                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M        | 0.064 |  50.132 |   50.257 | 
     | scan_clk__L4_I0/A                  |  v   | scan_clk__L3_N0                  | CLKINVX40M        | 0.001 |  50.134 |   50.258 | 
     | scan_clk__L4_I0/Y                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M        | 0.020 |  50.154 |   50.279 | 
     | U_reference_clock_multiplexer/U1/B |  ^   | scan_clk__L4_N0                  | MX2X4M            | 0.000 |  50.154 |   50.279 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.068 |  50.222 |   50.346 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  50.222 |   50.346 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.062 |  50.284 |   50.408 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  50.285 |   50.410 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.058 |  50.344 |   50.468 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  50.344 |   50.468 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  50.344 |   50.468 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.061 |  50.404 |   50.529 | 
     | U_ALU/ALU_result_reg[9]/CK         |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  50.405 |   50.530 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin U_system_controller/U_UART_transmitter_
controller/message_reg[13]/CK 
Endpoint:   U_system_controller/U_UART_transmitter_controller/message_reg[13]/
SI (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_system_controller/U_UART_transmitter_controller/message_reg[12]/Q 
(^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.372
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.411
  Arrival Time                 50.536
  Slack Time                    0.125
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |  50.000 |   49.875 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |  50.000 |   49.875 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.018 |  50.018 |   49.892 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                                    | CLKBUFX20M | 0.000 |  50.018 |   49.893 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.050 |  50.068 |   49.943 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.000 |  50.068 |   49.943 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                                    | CLKBUFX20M | 0.064 |  50.132 |   50.007 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                                    | CLKINVX40M | 0.001 |  50.134 |   50.009 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                                    | CLKINVX40M | 0.020 |  50.154 |   50.029 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                                    | MX2X4M     | 0.000 |  50.154 |   50.029 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.068 |  50.222 |   50.096 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  50.222 |   50.096 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.062 |  50.284 |   50.158 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  50.285 |   50.159 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.036 |  50.321 |   50.196 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  50.323 |   50.198 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.044 |  50.367 |   50.242 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX2M  | 0.004 |  50.372 |   50.246 | 
     | message_reg[12]/CK                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M  | 0.165 |  50.536 |   50.411 | 
     | message_reg[12]/Q                                  |      | message[12]                                        |            |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M  | 0.000 |  50.536 |   50.411 | 
     | message_reg[13]/SI                                 |      | message[12]                                        |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                         |            |       |  50.000 |   50.125 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   50.125 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   50.143 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   50.144 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |   50.193 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |   50.193 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |   50.258 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |   50.259 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |   50.280 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |   50.280 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |   50.347 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |   50.347 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |   50.409 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |   50.410 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |   50.446 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |   50.449 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  50.367 |   50.493 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX2M  | 0.004 |  50.372 |   50.497 | 
     | message_reg[13]/CK                                 |      |                                  |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin U_system_controller/U_UART_receiver_controller/
counter_reg[1]/CK 
Endpoint:   U_system_controller/U_UART_receiver_controller/counter_reg[1]/SI 
(^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_system_controller/U_UART_receiver_controller/counter_reg[0]/Q  
(^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.370
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.406
  Arrival Time                 50.531
  Slack Time                    0.126
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |  50.000 |   49.874 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |  50.000 |   49.874 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.018 |  50.018 |   49.892 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                                    | CLKBUFX20M | 0.000 |  50.018 |   49.893 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.050 |  50.068 |   49.942 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.000 |  50.068 |   49.942 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                                    | CLKBUFX20M | 0.064 |  50.132 |   50.007 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                                    | CLKINVX40M | 0.001 |  50.134 |   50.008 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                                    | CLKINVX40M | 0.020 |  50.154 |   50.029 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                                    | MX2X4M     | 0.000 |  50.154 |   50.029 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.068 |  50.222 |   50.096 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  50.222 |   50.096 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.062 |  50.284 |   50.158 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  50.285 |   50.159 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.036 |  50.321 |   50.195 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  50.323 |   50.197 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.044 |  50.367 |   50.242 | 
     | U_system_controller/U_UART_receiver_controller/cou |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX2M  | 0.003 |  50.370 |   50.244 | 
     | nter_reg[0]/CK                                     |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/cou |  ^   | U_system_controller/U_UART_receiver_controller/cou | SDFFRQX2M  | 0.161 |  50.531 |   50.406 | 
     | nter_reg[0]/Q                                      |      | nter[0]                                            |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/cou |  ^   | U_system_controller/U_UART_receiver_controller/cou | SDFFRQX1M  | 0.000 |  50.531 |   50.406 | 
     | nter_reg[1]/SI                                     |      | nter[0]                                            |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                         |            |       |  50.000 |   50.126 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   50.126 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   50.144 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   50.144 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |   50.194 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |   50.194 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |   50.258 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |   50.260 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |   50.280 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |   50.280 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |   50.348 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |   50.348 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |   50.409 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |   50.410 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |   50.447 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |   50.449 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  50.367 |   50.493 | 
     | U_system_controller/U_UART_receiver_controller/cou |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.003 |  50.370 |   50.496 | 
     | nter_reg[1]/CK                                     |      |                                  |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin U_busy_bit_synchronizer/register_instance[1].U_
register/Q_reg[0]/CK 
Endpoint:   U_busy_bit_synchronizer/register_instance[1].U_register/Q_reg[0]/SI 
(^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_busy_bit_synchronizer/U0_register/Q_reg[0]/Q                      
(^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.369
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.408
  Arrival Time                 50.535
  Slack Time                    0.126
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                    Net                     |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                   |            |       |  50.000 |   49.874 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                   | CLKINVX40M | 0.000 |  50.000 |   49.874 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                            | CLKINVX40M | 0.018 |  50.018 |   49.892 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                            | CLKBUFX20M | 0.000 |  50.018 |   49.892 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                            | CLKBUFX20M | 0.050 |  50.068 |   49.942 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                            | CLKBUFX20M | 0.000 |  50.068 |   49.942 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                            | CLKBUFX20M | 0.064 |  50.132 |   50.006 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                            | CLKINVX40M | 0.001 |  50.134 |   50.008 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                            | CLKINVX40M | 0.020 |  50.154 |   50.028 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                            | MX2X4M     | 0.000 |  50.154 |   50.028 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                  | MX2X4M     | 0.068 |  50.222 |   50.096 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                  | CLKBUFX32M | 0.000 |  50.222 |   50.096 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0           | CLKBUFX32M | 0.062 |  50.284 |   50.158 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0           | CLKINVX40M | 0.001 |  50.285 |   50.158 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0           | CLKINVX40M | 0.036 |  50.321 |   50.195 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0           | CLKINVX40M | 0.002 |  50.323 |   50.197 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0           | CLKINVX40M | 0.044 |  50.367 |   50.241 | 
     | U_busy_bit_synchronizer/U0_register/Q_reg[0]/CK    |  ^   | multiplexed_reference_clk__L3_N0           | SDFFRQX1M  | 0.002 |  50.369 |   50.243 | 
     | U_busy_bit_synchronizer/U0_register/Q_reg[0]/Q     |  ^   | U_busy_bit_synchronizer/output_ports[0][0] | SDFFRQX1M  | 0.166 |  50.535 |   50.408 | 
     | U_busy_bit_synchronizer/register_instance[1].U_reg |  ^   | U_busy_bit_synchronizer/output_ports[0][0] | SDFFRQX2M  | 0.000 |  50.535 |   50.408 | 
     | ister/Q_reg[0]/SI                                  |      |                                            |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                         |            |       |  50.000 |   50.126 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   50.126 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   50.144 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   50.144 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |   50.194 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |   50.194 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |   50.259 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |   50.260 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |   50.281 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |   50.281 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |   50.348 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |   50.348 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |   50.410 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |   50.411 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |   50.447 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |   50.449 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  50.367 |   50.493 | 
     | U_busy_bit_synchronizer/register_instance[1].U_reg |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX2M  | 0.002 |  50.369 |   50.495 | 
     | ister/Q_reg[0]/CK                                  |      |                                  |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin U_UART_transmitter_data_synchronizer/Q_pulse_
generator_reg/CK 
Endpoint:   U_UART_transmitter_data_synchronizer/Q_pulse_generator_reg/D        
(v) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_
instance[1].U_register/Q_reg[0]/Q (v) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.284
+ Hold                         -0.009
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.376
  Arrival Time                 50.502
  Slack Time                    0.126
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |  50.000 |   49.874 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |  50.000 |   49.874 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.018 |  50.018 |   49.892 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                                    | CLKBUFX20M | 0.000 |  50.018 |   49.892 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.050 |  50.068 |   49.942 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.000 |  50.068 |   49.942 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                                    | CLKBUFX20M | 0.064 |  50.132 |   50.006 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                                    | CLKINVX40M | 0.001 |  50.134 |   50.008 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                                    | CLKINVX40M | 0.020 |  50.154 |   50.028 | 
     | U_UART_transmitter_clock_multiplexer/U1/B          |  ^   | scan_clk__L4_N0                                    | MX2X4M     | 0.000 |  50.154 |   50.028 | 
     | U_UART_transmitter_clock_multiplexer/U1/Y          |  ^   | multiplexed_UART_transmitter_clk                   | MX2X4M     | 0.064 |  50.219 |   50.092 | 
     | multiplexed_UART_transmitter_clk__L1_I0/A          |  ^   | multiplexed_UART_transmitter_clk                   | CLKBUFX20M | 0.000 |  50.219 |   50.092 | 
     | multiplexed_UART_transmitter_clk__L1_I0/Y          |  ^   | multiplexed_UART_transmitter_clk__L1_N0            | CLKBUFX20M | 0.065 |  50.283 |   50.157 | 
     | U_UART_transmitter_data_synchronizer/U_bus_synchro |  ^   | multiplexed_UART_transmitter_clk__L1_N0            | DFFSRX1M   | 0.001 |  50.284 |   50.158 | 
     | nizer/register_instance[1].U_register/Q_reg[0]/CK  |      |                                                    |            |       |         |          | 
     | U_UART_transmitter_data_synchronizer/U_bus_synchro |  v   | U_UART_transmitter_data_synchronizer/synchronized_ | DFFSRX1M   | 0.218 |  50.502 |   50.376 | 
     | nizer/register_instance[1].U_register/Q_reg[0]/Q   |      | enable                                             |            |       |         |          | 
     | U_UART_transmitter_data_synchronizer/Q_pulse_gener |  v   | U_UART_transmitter_data_synchronizer/synchronized_ | DFFRQX1M   | 0.000 |  50.502 |   50.376 | 
     | ator_reg/D                                         |      | enable                                             |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                         |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                |            |       |  50.000 |   50.126 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                | CLKINVX40M | 0.000 |  50.000 |   50.126 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                         | CLKINVX40M | 0.018 |  50.018 |   50.144 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                         | CLKBUFX20M | 0.000 |  50.018 |   50.145 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                         | CLKBUFX20M | 0.050 |  50.068 |   50.194 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                         | CLKBUFX20M | 0.000 |  50.068 |   50.194 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                         | CLKBUFX20M | 0.064 |  50.132 |   50.259 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                         | CLKINVX40M | 0.001 |  50.134 |   50.260 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                         | CLKINVX40M | 0.020 |  50.154 |   50.281 | 
     | U_UART_transmitter_clock_multiplexer/U1/B          |  ^   | scan_clk__L4_N0                         | MX2X4M     | 0.000 |  50.154 |   50.281 | 
     | U_UART_transmitter_clock_multiplexer/U1/Y          |  ^   | multiplexed_UART_transmitter_clk        | MX2X4M     | 0.064 |  50.219 |   50.345 | 
     | multiplexed_UART_transmitter_clk__L1_I0/A          |  ^   | multiplexed_UART_transmitter_clk        | CLKBUFX20M | 0.000 |  50.219 |   50.345 | 
     | multiplexed_UART_transmitter_clk__L1_I0/Y          |  ^   | multiplexed_UART_transmitter_clk__L1_N0 | CLKBUFX20M | 0.065 |  50.283 |   50.410 | 
     | U_UART_transmitter_data_synchronizer/Q_pulse_gener |  ^   | multiplexed_UART_transmitter_clk__L1_N0 | DFFRQX1M   | 0.001 |  50.284 |   50.411 | 
     | ator_reg/CK                                        |      |                                         |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin U_system_controller/U_UART_receiver_controller/
counter_reg[0]/CK 
Endpoint:   U_system_controller/U_UART_receiver_controller/counter_reg[0]/SI    
(^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_system_controller/U_UART_receiver_controller/Q_write_address_
register_reg[3]/Q (^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.370
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.409
  Arrival Time                 50.536
  Slack Time                    0.127
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |  50.000 |   49.873 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |  50.000 |   49.873 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.018 |  50.018 |   49.891 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                                    | CLKBUFX20M | 0.000 |  50.018 |   49.892 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.050 |  50.068 |   49.941 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.000 |  50.068 |   49.941 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                                    | CLKBUFX20M | 0.064 |  50.132 |   50.006 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                                    | CLKINVX40M | 0.001 |  50.134 |   50.007 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                                    | CLKINVX40M | 0.020 |  50.154 |   50.028 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                                    | MX2X4M     | 0.000 |  50.154 |   50.028 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.068 |  50.222 |   50.095 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  50.222 |   50.095 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.062 |  50.284 |   50.157 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  50.285 |   50.158 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.036 |  50.321 |   50.194 | 
     | multiplexed_reference_clk__L3_I1/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  50.323 |   50.196 | 
     | multiplexed_reference_clk__L3_I1/Y                 |  ^   | multiplexed_reference_clk__L3_N1                   | CLKINVX40M | 0.045 |  50.368 |   50.241 | 
     | U_system_controller/U_UART_receiver_controller/Q_w |  ^   | multiplexed_reference_clk__L3_N1                   | SDFFRQX2M  | 0.003 |  50.371 |   50.244 | 
     | rite_address_register_reg[3]/CK                    |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/Q_w |  ^   | U_system_controller/U_UART_receiver_controller/Q_w | SDFFRQX2M  | 0.165 |  50.536 |   50.409 | 
     | rite_address_register_reg[3]/Q                     |      | rite_address_register[3]                           |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/cou |  ^   | U_system_controller/U_UART_receiver_controller/Q_w | SDFFRQX2M  | 0.000 |  50.536 |   50.409 | 
     | nter_reg[0]/SI                                     |      | rite_address_register[3]                           |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                         |            |       |  50.000 |   50.127 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   50.127 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   50.145 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   50.145 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |   50.195 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |   50.195 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |   50.259 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |   50.261 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |   50.281 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |   50.281 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |   50.349 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |   50.349 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |   50.410 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |   50.411 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |   50.448 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |   50.450 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  50.367 |   50.494 | 
     | U_system_controller/U_UART_receiver_controller/cou |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX2M  | 0.003 |  50.370 |   50.497 | 
     | nter_reg[0]/CK                                     |      |                                  |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin U_system_controller/U_UART_transmitter_
controller/message_reg[12]/CK 
Endpoint:   U_system_controller/U_UART_transmitter_controller/message_reg[12]/
SI (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_system_controller/U_UART_transmitter_controller/message_reg[11]/Q 
(^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.372
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.411
  Arrival Time                 50.538
  Slack Time                    0.127
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |  50.000 |   49.873 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |  50.000 |   49.873 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.018 |  50.018 |   49.891 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                                    | CLKBUFX20M | 0.000 |  50.018 |   49.891 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.050 |  50.068 |   49.941 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.000 |  50.068 |   49.941 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                                    | CLKBUFX20M | 0.064 |  50.132 |   50.006 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                                    | CLKINVX40M | 0.001 |  50.134 |   50.007 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                                    | CLKINVX40M | 0.020 |  50.154 |   50.027 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                                    | MX2X4M     | 0.000 |  50.154 |   50.027 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.068 |  50.222 |   50.095 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  50.222 |   50.095 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.062 |  50.284 |   50.157 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  50.285 |   50.158 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.036 |  50.321 |   50.194 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  50.323 |   50.196 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.044 |  50.367 |   50.240 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX2M  | 0.004 |  50.372 |   50.245 | 
     | message_reg[11]/CK                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M  | 0.166 |  50.538 |   50.411 | 
     | message_reg[11]/Q                                  |      | message[11]                                        |            |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M  | 0.000 |  50.538 |   50.411 | 
     | message_reg[12]/SI                                 |      | message[11]                                        |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                         |            |       |  50.000 |   50.127 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   50.127 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   50.145 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   50.145 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |   50.195 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |   50.195 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |   50.259 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |   50.261 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |   50.281 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |   50.281 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |   50.349 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |   50.349 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |   50.411 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |   50.412 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |   50.448 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |   50.450 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  50.367 |   50.494 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX2M  | 0.004 |  50.372 |   50.498 | 
     | message_reg[12]/CK                                 |      |                                  |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin U_ALU/ALU_result_reg[11]/CK 
Endpoint:   U_ALU/ALU_result_reg[11]/SI (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: U_ALU/ALU_result_reg[10]/Q  (^) triggered by trailing edge of 'ALU_
CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.406
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.441
  Arrival Time                 50.568
  Slack Time                    0.127
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | scan_clk                           |  ^   | scan_clk                         |                   |       |  50.000 |   49.873 | 
     | scan_clk__L1_I0/A                  |  ^   | scan_clk                         | CLKINVX40M        | 0.000 |  50.000 |   49.873 | 
     | scan_clk__L1_I0/Y                  |  v   | scan_clk__L1_N0                  | CLKINVX40M        | 0.018 |  50.018 |   49.891 | 
     | scan_clk__L2_I1/A                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M        | 0.000 |  50.018 |   49.891 | 
     | scan_clk__L2_I1/Y                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.050 |  50.068 |   49.941 | 
     | scan_clk__L3_I0/A                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.000 |  50.068 |   49.941 | 
     | scan_clk__L3_I0/Y                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M        | 0.064 |  50.132 |   50.006 | 
     | scan_clk__L4_I0/A                  |  v   | scan_clk__L3_N0                  | CLKINVX40M        | 0.001 |  50.134 |   50.007 | 
     | scan_clk__L4_I0/Y                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M        | 0.020 |  50.154 |   50.027 | 
     | U_reference_clock_multiplexer/U1/B |  ^   | scan_clk__L4_N0                  | MX2X4M            | 0.000 |  50.154 |   50.027 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.068 |  50.222 |   50.095 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  50.222 |   50.095 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.062 |  50.284 |   50.157 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  50.285 |   50.158 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.058 |  50.344 |   50.217 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  50.344 |   50.217 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  50.344 |   50.217 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.061 |  50.404 |   50.277 | 
     | U_ALU/ALU_result_reg[10]/CK        |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  50.406 |   50.279 | 
     | U_ALU/ALU_result_reg[10]/Q         |  ^   | ALU_result[10]                   | SDFFRQX1M         | 0.162 |  50.568 |   50.441 | 
     | U_ALU/ALU_result_reg[11]/SI        |  ^   | ALU_result[10]                   | SDFFRQX1M         | 0.000 |  50.568 |   50.441 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | scan_clk                           |  ^   | scan_clk                         |                   |       |  50.000 |   50.127 | 
     | scan_clk__L1_I0/A                  |  ^   | scan_clk                         | CLKINVX40M        | 0.000 |  50.000 |   50.127 | 
     | scan_clk__L1_I0/Y                  |  v   | scan_clk__L1_N0                  | CLKINVX40M        | 0.018 |  50.018 |   50.145 | 
     | scan_clk__L2_I1/A                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M        | 0.000 |  50.018 |   50.145 | 
     | scan_clk__L2_I1/Y                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.050 |  50.068 |   50.195 | 
     | scan_clk__L3_I0/A                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.000 |  50.068 |   50.195 | 
     | scan_clk__L3_I0/Y                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M        | 0.064 |  50.132 |   50.259 | 
     | scan_clk__L4_I0/A                  |  v   | scan_clk__L3_N0                  | CLKINVX40M        | 0.001 |  50.134 |   50.261 | 
     | scan_clk__L4_I0/Y                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M        | 0.020 |  50.154 |   50.281 | 
     | U_reference_clock_multiplexer/U1/B |  ^   | scan_clk__L4_N0                  | MX2X4M            | 0.000 |  50.154 |   50.281 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.068 |  50.222 |   50.349 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  50.222 |   50.349 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.062 |  50.284 |   50.411 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  50.285 |   50.412 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.058 |  50.344 |   50.471 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  50.344 |   50.471 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  50.344 |   50.471 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.061 |  50.404 |   50.531 | 
     | U_ALU/ALU_result_reg[11]/CK        |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  50.406 |   50.532 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin U_ALU/ALU_result_reg[12]/CK 
Endpoint:   U_ALU/ALU_result_reg[12]/SI (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: U_ALU/ALU_result_reg[11]/Q  (^) triggered by trailing edge of 'ALU_
CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.406
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.441
  Arrival Time                 50.568
  Slack Time                    0.127
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | scan_clk                           |  ^   | scan_clk                         |                   |       |  50.000 |   49.873 | 
     | scan_clk__L1_I0/A                  |  ^   | scan_clk                         | CLKINVX40M        | 0.000 |  50.000 |   49.873 | 
     | scan_clk__L1_I0/Y                  |  v   | scan_clk__L1_N0                  | CLKINVX40M        | 0.018 |  50.018 |   49.891 | 
     | scan_clk__L2_I1/A                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M        | 0.000 |  50.018 |   49.891 | 
     | scan_clk__L2_I1/Y                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.050 |  50.068 |   49.941 | 
     | scan_clk__L3_I0/A                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.000 |  50.068 |   49.941 | 
     | scan_clk__L3_I0/Y                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M        | 0.064 |  50.132 |   50.006 | 
     | scan_clk__L4_I0/A                  |  v   | scan_clk__L3_N0                  | CLKINVX40M        | 0.001 |  50.134 |   50.007 | 
     | scan_clk__L4_I0/Y                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M        | 0.020 |  50.154 |   50.027 | 
     | U_reference_clock_multiplexer/U1/B |  ^   | scan_clk__L4_N0                  | MX2X4M            | 0.000 |  50.154 |   50.027 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.068 |  50.222 |   50.095 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  50.222 |   50.095 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.062 |  50.284 |   50.157 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  50.285 |   50.158 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.058 |  50.344 |   50.217 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  50.344 |   50.217 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  50.344 |   50.217 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.061 |  50.404 |   50.277 | 
     | U_ALU/ALU_result_reg[11]/CK        |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  50.406 |   50.279 | 
     | U_ALU/ALU_result_reg[11]/Q         |  ^   | ALU_result[11]                   | SDFFRQX1M         | 0.162 |  50.568 |   50.441 | 
     | U_ALU/ALU_result_reg[12]/SI        |  ^   | ALU_result[11]                   | SDFFRQX1M         | 0.000 |  50.568 |   50.441 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | scan_clk                           |  ^   | scan_clk                         |                   |       |  50.000 |   50.127 | 
     | scan_clk__L1_I0/A                  |  ^   | scan_clk                         | CLKINVX40M        | 0.000 |  50.000 |   50.127 | 
     | scan_clk__L1_I0/Y                  |  v   | scan_clk__L1_N0                  | CLKINVX40M        | 0.018 |  50.018 |   50.145 | 
     | scan_clk__L2_I1/A                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M        | 0.000 |  50.018 |   50.145 | 
     | scan_clk__L2_I1/Y                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.050 |  50.068 |   50.195 | 
     | scan_clk__L3_I0/A                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.000 |  50.068 |   50.195 | 
     | scan_clk__L3_I0/Y                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M        | 0.064 |  50.132 |   50.259 | 
     | scan_clk__L4_I0/A                  |  v   | scan_clk__L3_N0                  | CLKINVX40M        | 0.001 |  50.134 |   50.261 | 
     | scan_clk__L4_I0/Y                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M        | 0.020 |  50.154 |   50.281 | 
     | U_reference_clock_multiplexer/U1/B |  ^   | scan_clk__L4_N0                  | MX2X4M            | 0.000 |  50.154 |   50.281 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.068 |  50.222 |   50.349 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  50.222 |   50.349 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.062 |  50.284 |   50.411 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  50.285 |   50.412 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.058 |  50.344 |   50.471 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  50.344 |   50.471 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  50.344 |   50.471 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.061 |  50.404 |   50.531 | 
     | U_ALU/ALU_result_reg[12]/CK        |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  50.406 |   50.533 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin U_system_controller/U_UART_transmitter_
controller/message_reg[10]/CK 
Endpoint:   U_system_controller/U_UART_transmitter_controller/message_reg[10]/
SI (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_system_controller/U_UART_transmitter_controller/message_reg[9]/Q  
(^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.371
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.410
  Arrival Time                 50.538
  Slack Time                    0.127
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |  50.000 |   49.873 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |  50.000 |   49.873 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.018 |  50.018 |   49.891 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                                    | CLKBUFX20M | 0.000 |  50.018 |   49.891 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.050 |  50.068 |   49.941 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.000 |  50.068 |   49.941 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                                    | CLKBUFX20M | 0.064 |  50.132 |   50.005 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                                    | CLKINVX40M | 0.001 |  50.134 |   50.007 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                                    | CLKINVX40M | 0.020 |  50.154 |   50.027 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                                    | MX2X4M     | 0.000 |  50.154 |   50.027 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.068 |  50.222 |   50.095 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  50.222 |   50.095 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.062 |  50.284 |   50.157 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  50.285 |   50.158 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.036 |  50.321 |   50.194 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  50.323 |   50.196 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.044 |  50.367 |   50.240 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX2M  | 0.004 |  50.371 |   50.244 | 
     | message_reg[9]/CK                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M  | 0.166 |  50.538 |   50.410 | 
     | message_reg[9]/Q                                   |      | message[9]                                         |            |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M  | 0.000 |  50.538 |   50.410 | 
     | message_reg[10]/SI                                 |      | message[9]                                         |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                         |            |       |  50.000 |   50.127 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   50.127 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   50.145 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   50.145 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |   50.195 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |   50.195 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |   50.260 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |   50.261 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |   50.281 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |   50.281 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |   50.349 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |   50.349 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |   50.411 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |   50.412 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |   50.448 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |   50.450 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  50.367 |   50.494 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX2M  | 0.004 |  50.371 |   50.498 | 
     | message_reg[10]/CK                                 |      |                                  |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin U_ALU/ALU_result_reg[1]/CK 
Endpoint:   U_ALU/ALU_result_reg[1]/SI (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: U_ALU/ALU_result_reg[0]/Q  (^) triggered by trailing edge of 'ALU_
CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.405
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.440
  Arrival Time                 50.568
  Slack Time                    0.127
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | scan_clk                           |  ^   | scan_clk                         |                   |       |  50.000 |   49.873 | 
     | scan_clk__L1_I0/A                  |  ^   | scan_clk                         | CLKINVX40M        | 0.000 |  50.000 |   49.873 | 
     | scan_clk__L1_I0/Y                  |  v   | scan_clk__L1_N0                  | CLKINVX40M        | 0.018 |  50.018 |   49.891 | 
     | scan_clk__L2_I1/A                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M        | 0.000 |  50.018 |   49.891 | 
     | scan_clk__L2_I1/Y                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.050 |  50.068 |   49.941 | 
     | scan_clk__L3_I0/A                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.000 |  50.068 |   49.941 | 
     | scan_clk__L3_I0/Y                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M        | 0.064 |  50.132 |   50.005 | 
     | scan_clk__L4_I0/A                  |  v   | scan_clk__L3_N0                  | CLKINVX40M        | 0.001 |  50.134 |   50.007 | 
     | scan_clk__L4_I0/Y                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M        | 0.020 |  50.154 |   50.027 | 
     | U_reference_clock_multiplexer/U1/B |  ^   | scan_clk__L4_N0                  | MX2X4M            | 0.000 |  50.154 |   50.027 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.068 |  50.222 |   50.095 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  50.222 |   50.095 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.062 |  50.284 |   50.157 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  50.285 |   50.158 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.058 |  50.344 |   50.216 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  50.344 |   50.216 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  50.344 |   50.216 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.061 |  50.404 |   50.277 | 
     | U_ALU/ALU_result_reg[0]/CK         |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  50.405 |   50.278 | 
     | U_ALU/ALU_result_reg[0]/Q          |  ^   | ALU_result[0]                    | SDFFRQX1M         | 0.163 |  50.568 |   50.440 | 
     | U_ALU/ALU_result_reg[1]/SI         |  ^   | ALU_result[0]                    | SDFFRQX1M         | 0.000 |  50.568 |   50.440 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | scan_clk                           |  ^   | scan_clk                         |                   |       |  50.000 |   50.127 | 
     | scan_clk__L1_I0/A                  |  ^   | scan_clk                         | CLKINVX40M        | 0.000 |  50.000 |   50.127 | 
     | scan_clk__L1_I0/Y                  |  v   | scan_clk__L1_N0                  | CLKINVX40M        | 0.018 |  50.018 |   50.145 | 
     | scan_clk__L2_I1/A                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M        | 0.000 |  50.018 |   50.145 | 
     | scan_clk__L2_I1/Y                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.050 |  50.068 |   50.195 | 
     | scan_clk__L3_I0/A                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.000 |  50.068 |   50.195 | 
     | scan_clk__L3_I0/Y                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M        | 0.064 |  50.132 |   50.260 | 
     | scan_clk__L4_I0/A                  |  v   | scan_clk__L3_N0                  | CLKINVX40M        | 0.001 |  50.134 |   50.261 | 
     | scan_clk__L4_I0/Y                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M        | 0.020 |  50.154 |   50.282 | 
     | U_reference_clock_multiplexer/U1/B |  ^   | scan_clk__L4_N0                  | MX2X4M            | 0.000 |  50.154 |   50.282 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.068 |  50.222 |   50.349 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  50.222 |   50.349 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.062 |  50.284 |   50.411 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  50.285 |   50.412 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.058 |  50.344 |   50.471 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  50.344 |   50.471 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  50.344 |   50.471 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.061 |  50.404 |   50.532 | 
     | U_ALU/ALU_result_reg[1]/CK         |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  50.405 |   50.532 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin U_system_controller/U_UART_transmitter_
controller/message_reg[5]/CK 
Endpoint:   U_system_controller/U_UART_transmitter_controller/message_reg[5]/SI 
(^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_system_controller/U_UART_transmitter_controller/message_reg[4]/Q  
(^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.371
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.410
  Arrival Time                 50.538
  Slack Time                    0.128
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |  50.000 |   49.872 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |  50.000 |   49.872 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.018 |  50.018 |   49.890 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                                    | CLKBUFX20M | 0.000 |  50.018 |   49.891 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.050 |  50.068 |   49.940 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.000 |  50.068 |   49.940 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                                    | CLKBUFX20M | 0.064 |  50.132 |   50.005 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                                    | CLKINVX40M | 0.001 |  50.134 |   50.006 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                                    | CLKINVX40M | 0.020 |  50.154 |   50.027 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                                    | MX2X4M     | 0.000 |  50.154 |   50.027 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.068 |  50.222 |   50.094 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  50.222 |   50.094 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.062 |  50.284 |   50.156 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  50.285 |   50.157 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.036 |  50.321 |   50.193 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  50.323 |   50.196 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.044 |  50.367 |   50.240 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX2M  | 0.004 |  50.371 |   50.243 | 
     | message_reg[4]/CK                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M  | 0.167 |  50.538 |   50.410 | 
     | message_reg[4]/Q                                   |      | message[4]                                         |            |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M  | 0.000 |  50.538 |   50.410 | 
     | message_reg[5]/SI                                  |      | message[4]                                         |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                         |            |       |  50.000 |   50.128 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   50.128 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   50.145 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   50.146 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |   50.196 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |   50.196 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |   50.260 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |   50.262 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |   50.282 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |   50.282 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |   50.349 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |   50.349 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |   50.411 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |   50.412 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |   50.449 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |   50.451 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  50.367 |   50.495 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX2M  | 0.004 |  50.371 |   50.499 | 
     | message_reg[5]/CK                                  |      |                                  |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin U_ALU/ALU_result_reg[7]/CK 
Endpoint:   U_ALU/ALU_result_reg[7]/SI (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: U_ALU/ALU_result_reg[6]/Q  (^) triggered by trailing edge of 'ALU_
CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.405
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.441
  Arrival Time                 50.568
  Slack Time                    0.128
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | scan_clk                           |  ^   | scan_clk                         |                   |       |  50.000 |   49.872 | 
     | scan_clk__L1_I0/A                  |  ^   | scan_clk                         | CLKINVX40M        | 0.000 |  50.000 |   49.872 | 
     | scan_clk__L1_I0/Y                  |  v   | scan_clk__L1_N0                  | CLKINVX40M        | 0.018 |  50.018 |   49.890 | 
     | scan_clk__L2_I1/A                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M        | 0.000 |  50.018 |   49.891 | 
     | scan_clk__L2_I1/Y                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.050 |  50.068 |   49.940 | 
     | scan_clk__L3_I0/A                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.000 |  50.068 |   49.940 | 
     | scan_clk__L3_I0/Y                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M        | 0.064 |  50.132 |   50.005 | 
     | scan_clk__L4_I0/A                  |  v   | scan_clk__L3_N0                  | CLKINVX40M        | 0.001 |  50.134 |   50.006 | 
     | scan_clk__L4_I0/Y                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M        | 0.020 |  50.154 |   50.027 | 
     | U_reference_clock_multiplexer/U1/B |  ^   | scan_clk__L4_N0                  | MX2X4M            | 0.000 |  50.154 |   50.027 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.068 |  50.222 |   50.094 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  50.222 |   50.094 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.062 |  50.284 |   50.156 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  50.285 |   50.158 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.058 |  50.344 |   50.216 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  50.344 |   50.216 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  50.344 |   50.216 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.061 |  50.404 |   50.277 | 
     | U_ALU/ALU_result_reg[6]/CK         |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  50.405 |   50.278 | 
     | U_ALU/ALU_result_reg[6]/Q          |  ^   | ALU_result[6]                    | SDFFRQX1M         | 0.163 |  50.568 |   50.441 | 
     | U_ALU/ALU_result_reg[7]/SI         |  ^   | ALU_result[6]                    | SDFFRQX1M         | 0.000 |  50.568 |   50.441 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | scan_clk                           |  ^   | scan_clk                         |                   |       |  50.000 |   50.128 | 
     | scan_clk__L1_I0/A                  |  ^   | scan_clk                         | CLKINVX40M        | 0.000 |  50.000 |   50.128 | 
     | scan_clk__L1_I0/Y                  |  v   | scan_clk__L1_N0                  | CLKINVX40M        | 0.018 |  50.018 |   50.146 | 
     | scan_clk__L2_I1/A                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M        | 0.000 |  50.018 |   50.146 | 
     | scan_clk__L2_I1/Y                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.050 |  50.068 |   50.196 | 
     | scan_clk__L3_I0/A                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.000 |  50.068 |   50.196 | 
     | scan_clk__L3_I0/Y                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M        | 0.064 |  50.132 |   50.260 | 
     | scan_clk__L4_I0/A                  |  v   | scan_clk__L3_N0                  | CLKINVX40M        | 0.001 |  50.134 |   50.262 | 
     | scan_clk__L4_I0/Y                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M        | 0.020 |  50.154 |   50.282 | 
     | U_reference_clock_multiplexer/U1/B |  ^   | scan_clk__L4_N0                  | MX2X4M            | 0.000 |  50.154 |   50.282 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.068 |  50.222 |   50.350 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  50.222 |   50.350 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.062 |  50.284 |   50.411 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  50.285 |   50.413 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.058 |  50.344 |   50.471 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  50.344 |   50.471 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  50.344 |   50.471 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.061 |  50.404 |   50.532 | 
     | U_ALU/ALU_result_reg[7]/CK         |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  50.405 |   50.533 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin U_system_controller/U_UART_transmitter_
controller/message_reg[3]/CK 
Endpoint:   U_system_controller/U_UART_transmitter_controller/message_reg[3]/SI 
(^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_system_controller/U_UART_transmitter_controller/message_reg[2]/Q  
(^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.371
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.410
  Arrival Time                 50.539
  Slack Time                    0.129
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |  50.000 |   49.871 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |  50.000 |   49.871 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.018 |  50.018 |   49.889 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                                    | CLKBUFX20M | 0.000 |  50.018 |   49.890 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.050 |  50.068 |   49.939 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.000 |  50.068 |   49.939 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                                    | CLKBUFX20M | 0.064 |  50.132 |   50.004 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                                    | CLKINVX40M | 0.001 |  50.134 |   50.005 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                                    | CLKINVX40M | 0.020 |  50.154 |   50.026 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                                    | MX2X4M     | 0.000 |  50.154 |   50.026 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.068 |  50.222 |   50.093 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  50.222 |   50.093 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.062 |  50.284 |   50.155 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  50.285 |   50.156 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.036 |  50.321 |   50.192 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  50.323 |   50.195 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.044 |  50.367 |   50.239 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX2M  | 0.003 |  50.371 |   50.242 | 
     | message_reg[2]/CK                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M  | 0.168 |  50.539 |   50.410 | 
     | message_reg[2]/Q                                   |      | message[2]                                         |            |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M  | 0.000 |  50.539 |   50.410 | 
     | message_reg[3]/SI                                  |      | message[2]                                         |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                         |            |       |  50.000 |   50.129 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   50.129 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   50.146 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   50.147 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |   50.197 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |   50.197 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |   50.261 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |   50.263 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |   50.283 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |   50.283 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |   50.350 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |   50.350 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |   50.412 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |   50.413 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |   50.450 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |   50.452 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  50.367 |   50.496 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX2M  | 0.004 |  50.371 |   50.500 | 
     | message_reg[3]/CK                                  |      |                                  |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin U_ALU/ALU_result_reg[15]/CK 
Endpoint:   U_ALU/ALU_result_reg[15]/SI (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: U_ALU/ALU_result_reg[14]/Q  (^) triggered by trailing edge of 'ALU_
CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.406
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.441
  Arrival Time                 50.570
  Slack Time                    0.129
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | scan_clk                           |  ^   | scan_clk                         |                   |       |  50.000 |   49.871 | 
     | scan_clk__L1_I0/A                  |  ^   | scan_clk                         | CLKINVX40M        | 0.000 |  50.000 |   49.871 | 
     | scan_clk__L1_I0/Y                  |  v   | scan_clk__L1_N0                  | CLKINVX40M        | 0.018 |  50.018 |   49.889 | 
     | scan_clk__L2_I1/A                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M        | 0.000 |  50.018 |   49.889 | 
     | scan_clk__L2_I1/Y                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.050 |  50.068 |   49.939 | 
     | scan_clk__L3_I0/A                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.000 |  50.068 |   49.939 | 
     | scan_clk__L3_I0/Y                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M        | 0.064 |  50.132 |   50.003 | 
     | scan_clk__L4_I0/A                  |  v   | scan_clk__L3_N0                  | CLKINVX40M        | 0.001 |  50.134 |   50.005 | 
     | scan_clk__L4_I0/Y                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M        | 0.020 |  50.154 |   50.025 | 
     | U_reference_clock_multiplexer/U1/B |  ^   | scan_clk__L4_N0                  | MX2X4M            | 0.000 |  50.154 |   50.025 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.068 |  50.222 |   50.093 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  50.222 |   50.093 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.062 |  50.284 |   50.155 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  50.285 |   50.156 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.058 |  50.344 |   50.214 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  50.344 |   50.214 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  50.344 |   50.214 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.061 |  50.404 |   50.275 | 
     | U_ALU/ALU_result_reg[14]/CK        |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  50.406 |   50.276 | 
     | U_ALU/ALU_result_reg[14]/Q         |  ^   | ALU_result[14]                   | SDFFRQX1M         | 0.164 |  50.570 |   50.441 | 
     | U_ALU/ALU_result_reg[15]/SI        |  ^   | ALU_result[14]                   | SDFFRQX1M         | 0.000 |  50.570 |   50.441 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | scan_clk                           |  ^   | scan_clk                         |                   |       |  50.000 |   50.129 | 
     | scan_clk__L1_I0/A                  |  ^   | scan_clk                         | CLKINVX40M        | 0.000 |  50.000 |   50.129 | 
     | scan_clk__L1_I0/Y                  |  v   | scan_clk__L1_N0                  | CLKINVX40M        | 0.018 |  50.018 |   50.147 | 
     | scan_clk__L2_I1/A                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M        | 0.000 |  50.018 |   50.147 | 
     | scan_clk__L2_I1/Y                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.050 |  50.068 |   50.197 | 
     | scan_clk__L3_I0/A                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.000 |  50.068 |   50.197 | 
     | scan_clk__L3_I0/Y                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M        | 0.064 |  50.132 |   50.262 | 
     | scan_clk__L4_I0/A                  |  v   | scan_clk__L3_N0                  | CLKINVX40M        | 0.001 |  50.134 |   50.263 | 
     | scan_clk__L4_I0/Y                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M        | 0.020 |  50.154 |   50.284 | 
     | U_reference_clock_multiplexer/U1/B |  ^   | scan_clk__L4_N0                  | MX2X4M            | 0.000 |  50.154 |   50.284 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.068 |  50.222 |   50.351 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  50.222 |   50.351 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.062 |  50.284 |   50.413 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  50.285 |   50.414 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.058 |  50.344 |   50.473 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  50.344 |   50.473 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  50.344 |   50.473 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.061 |  50.404 |   50.534 | 
     | U_ALU/ALU_result_reg[15]/CK        |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  50.406 |   50.535 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin U_system_controller/U_UART_transmitter_
controller/message_reg[7]/CK 
Endpoint:   U_system_controller/U_UART_transmitter_controller/message_reg[7]/SI 
(^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_system_controller/U_UART_transmitter_controller/message_reg[6]/Q  
(^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.371
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.410
  Arrival Time                 50.540
  Slack Time                    0.129
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |  50.000 |   49.871 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |  50.000 |   49.871 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.018 |  50.018 |   49.889 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                                    | CLKBUFX20M | 0.000 |  50.018 |   49.889 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.050 |  50.068 |   49.939 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.000 |  50.068 |   49.939 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                                    | CLKBUFX20M | 0.064 |  50.132 |   50.003 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                                    | CLKINVX40M | 0.001 |  50.134 |   50.005 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                                    | CLKINVX40M | 0.020 |  50.154 |   50.025 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                                    | MX2X4M     | 0.000 |  50.154 |   50.025 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.068 |  50.222 |   50.093 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  50.222 |   50.093 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.062 |  50.284 |   50.155 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  50.285 |   50.155 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.036 |  50.321 |   50.192 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  50.323 |   50.194 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.044 |  50.367 |   50.238 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX2M  | 0.004 |  50.371 |   50.242 | 
     | message_reg[6]/CK                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M  | 0.168 |  50.540 |   50.410 | 
     | message_reg[6]/Q                                   |      | message[6]                                         |            |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M  | 0.000 |  50.540 |   50.410 | 
     | message_reg[7]/SI                                  |      | message[6]                                         |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                         |            |       |  50.000 |   50.129 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   50.129 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   50.147 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   50.147 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |   50.197 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |   50.197 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |   50.262 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |   50.263 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |   50.284 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |   50.284 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |   50.351 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |   50.351 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |   50.413 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |   50.414 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |   50.450 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |   50.452 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  50.367 |   50.497 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX2M  | 0.004 |  50.371 |   50.501 | 
     | message_reg[7]/CK                                  |      |                                  |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin U_system_controller/U_UART_transmitter_
controller/message_reg[8]/CK 
Endpoint:   U_system_controller/U_UART_transmitter_controller/message_reg[8]/SI 
(^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_system_controller/U_UART_transmitter_controller/message_reg[7]/Q  
(^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.371
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.410
  Arrival Time                 50.540
  Slack Time                    0.129
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |  50.000 |   49.871 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |  50.000 |   49.871 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.018 |  50.018 |   49.889 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                                    | CLKBUFX20M | 0.000 |  50.018 |   49.889 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.050 |  50.068 |   49.939 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.000 |  50.068 |   49.939 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                                    | CLKBUFX20M | 0.064 |  50.132 |   50.003 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                                    | CLKINVX40M | 0.001 |  50.134 |   50.005 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                                    | CLKINVX40M | 0.020 |  50.154 |   50.025 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                                    | MX2X4M     | 0.000 |  50.154 |   50.025 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.068 |  50.222 |   50.093 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  50.222 |   50.093 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.062 |  50.284 |   50.154 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  50.285 |   50.155 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.036 |  50.321 |   50.192 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  50.323 |   50.194 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.044 |  50.367 |   50.238 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX2M  | 0.004 |  50.371 |   50.242 | 
     | message_reg[7]/CK                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M  | 0.168 |  50.540 |   50.410 | 
     | message_reg[7]/Q                                   |      | message[7]                                         |            |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M  | 0.000 |  50.540 |   50.410 | 
     | message_reg[8]/SI                                  |      | message[7]                                         |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                         |            |       |  50.000 |   50.129 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   50.129 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   50.147 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   50.148 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |   50.197 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |   50.197 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |   50.262 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |   50.263 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |   50.284 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |   50.284 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |   50.351 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |   50.351 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |   50.413 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |   50.414 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |   50.450 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |   50.452 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  50.367 |   50.497 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX2M  | 0.004 |  50.371 |   50.501 | 
     | message_reg[8]/CK                                  |      |                                  |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin U_ALU/ALU_result_reg[6]/CK 
Endpoint:   U_ALU/ALU_result_reg[6]/SI (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: U_ALU/ALU_result_reg[5]/Q  (^) triggered by trailing edge of 'ALU_
CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.405
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.440
  Arrival Time                 50.570
  Slack Time                    0.130
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | scan_clk                           |  ^   | scan_clk                         |                   |       |  50.000 |   49.870 | 
     | scan_clk__L1_I0/A                  |  ^   | scan_clk                         | CLKINVX40M        | 0.000 |  50.000 |   49.870 | 
     | scan_clk__L1_I0/Y                  |  v   | scan_clk__L1_N0                  | CLKINVX40M        | 0.018 |  50.018 |   49.888 | 
     | scan_clk__L2_I1/A                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M        | 0.000 |  50.018 |   49.888 | 
     | scan_clk__L2_I1/Y                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.050 |  50.068 |   49.938 | 
     | scan_clk__L3_I0/A                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.000 |  50.068 |   49.938 | 
     | scan_clk__L3_I0/Y                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M        | 0.064 |  50.132 |   50.003 | 
     | scan_clk__L4_I0/A                  |  v   | scan_clk__L3_N0                  | CLKINVX40M        | 0.001 |  50.134 |   50.004 | 
     | scan_clk__L4_I0/Y                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M        | 0.020 |  50.154 |   50.025 | 
     | U_reference_clock_multiplexer/U1/B |  ^   | scan_clk__L4_N0                  | MX2X4M            | 0.000 |  50.154 |   50.025 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.068 |  50.222 |   50.092 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  50.222 |   50.092 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.062 |  50.284 |   50.154 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  50.285 |   50.155 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.058 |  50.344 |   50.214 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  50.344 |   50.214 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  50.344 |   50.214 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.061 |  50.404 |   50.275 | 
     | U_ALU/ALU_result_reg[5]/CK         |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  50.405 |   50.275 | 
     | U_ALU/ALU_result_reg[5]/Q          |  ^   | ALU_result[5]                    | SDFFRQX1M         | 0.165 |  50.570 |   50.440 | 
     | U_ALU/ALU_result_reg[6]/SI         |  ^   | ALU_result[5]                    | SDFFRQX1M         | 0.000 |  50.570 |   50.440 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | scan_clk                           |  ^   | scan_clk                         |                   |       |  50.000 |   50.130 | 
     | scan_clk__L1_I0/A                  |  ^   | scan_clk                         | CLKINVX40M        | 0.000 |  50.000 |   50.130 | 
     | scan_clk__L1_I0/Y                  |  v   | scan_clk__L1_N0                  | CLKINVX40M        | 0.018 |  50.018 |   50.148 | 
     | scan_clk__L2_I1/A                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M        | 0.000 |  50.018 |   50.148 | 
     | scan_clk__L2_I1/Y                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.050 |  50.068 |   50.198 | 
     | scan_clk__L3_I0/A                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.000 |  50.068 |   50.198 | 
     | scan_clk__L3_I0/Y                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M        | 0.064 |  50.132 |   50.262 | 
     | scan_clk__L4_I0/A                  |  v   | scan_clk__L3_N0                  | CLKINVX40M        | 0.001 |  50.134 |   50.264 | 
     | scan_clk__L4_I0/Y                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M        | 0.020 |  50.154 |   50.284 | 
     | U_reference_clock_multiplexer/U1/B |  ^   | scan_clk__L4_N0                  | MX2X4M            | 0.000 |  50.154 |   50.284 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.068 |  50.222 |   50.352 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  50.222 |   50.352 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.062 |  50.284 |   50.414 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  50.285 |   50.415 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.058 |  50.344 |   50.473 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  50.344 |   50.473 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  50.344 |   50.473 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.061 |  50.404 |   50.534 | 
     | U_ALU/ALU_result_reg[6]/CK         |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  50.405 |   50.535 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin U_ALU/ALU_result_reg[5]/CK 
Endpoint:   U_ALU/ALU_result_reg[5]/SI (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: U_ALU/ALU_result_reg[4]/Q  (^) triggered by trailing edge of 'ALU_
CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.405
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.440
  Arrival Time                 50.571
  Slack Time                    0.131
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | scan_clk                           |  ^   | scan_clk                         |                   |       |  50.000 |   49.869 | 
     | scan_clk__L1_I0/A                  |  ^   | scan_clk                         | CLKINVX40M        | 0.000 |  50.000 |   49.869 | 
     | scan_clk__L1_I0/Y                  |  v   | scan_clk__L1_N0                  | CLKINVX40M        | 0.018 |  50.018 |   49.887 | 
     | scan_clk__L2_I1/A                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M        | 0.000 |  50.018 |   49.888 | 
     | scan_clk__L2_I1/Y                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.050 |  50.068 |   49.937 | 
     | scan_clk__L3_I0/A                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.000 |  50.068 |   49.937 | 
     | scan_clk__L3_I0/Y                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M        | 0.064 |  50.132 |   50.002 | 
     | scan_clk__L4_I0/A                  |  v   | scan_clk__L3_N0                  | CLKINVX40M        | 0.001 |  50.134 |   50.003 | 
     | scan_clk__L4_I0/Y                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M        | 0.020 |  50.154 |   50.024 | 
     | U_reference_clock_multiplexer/U1/B |  ^   | scan_clk__L4_N0                  | MX2X4M            | 0.000 |  50.154 |   50.024 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.068 |  50.222 |   50.091 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  50.222 |   50.091 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.062 |  50.284 |   50.153 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  50.285 |   50.155 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.058 |  50.344 |   50.213 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  50.344 |   50.213 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  50.344 |   50.213 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.061 |  50.404 |   50.274 | 
     | U_ALU/ALU_result_reg[4]/CK         |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  50.405 |   50.274 | 
     | U_ALU/ALU_result_reg[4]/Q          |  ^   | ALU_result[4]                    | SDFFRQX1M         | 0.166 |  50.571 |   50.440 | 
     | U_ALU/ALU_result_reg[5]/SI         |  ^   | ALU_result[4]                    | SDFFRQX1M         | 0.000 |  50.571 |   50.440 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | scan_clk                           |  ^   | scan_clk                         |                   |       |  50.000 |   50.131 | 
     | scan_clk__L1_I0/A                  |  ^   | scan_clk                         | CLKINVX40M        | 0.000 |  50.000 |   50.131 | 
     | scan_clk__L1_I0/Y                  |  v   | scan_clk__L1_N0                  | CLKINVX40M        | 0.018 |  50.018 |   50.149 | 
     | scan_clk__L2_I1/A                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M        | 0.000 |  50.018 |   50.149 | 
     | scan_clk__L2_I1/Y                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.050 |  50.068 |   50.199 | 
     | scan_clk__L3_I0/A                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.000 |  50.068 |   50.199 | 
     | scan_clk__L3_I0/Y                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M        | 0.064 |  50.132 |   50.263 | 
     | scan_clk__L4_I0/A                  |  v   | scan_clk__L3_N0                  | CLKINVX40M        | 0.001 |  50.134 |   50.265 | 
     | scan_clk__L4_I0/Y                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M        | 0.020 |  50.154 |   50.285 | 
     | U_reference_clock_multiplexer/U1/B |  ^   | scan_clk__L4_N0                  | MX2X4M            | 0.000 |  50.154 |   50.285 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.068 |  50.222 |   50.353 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  50.222 |   50.353 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.062 |  50.284 |   50.414 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  50.285 |   50.416 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.058 |  50.344 |   50.474 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  50.344 |   50.474 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  50.344 |   50.474 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.061 |  50.404 |   50.535 | 
     | U_ALU/ALU_result_reg[5]/CK         |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  50.405 |   50.536 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin U_ALU/ALU_result_reg[10]/CK 
Endpoint:   U_ALU/ALU_result_reg[10]/SI (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: U_ALU/ALU_result_reg[9]/Q   (^) triggered by trailing edge of 'ALU_
CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.406
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.441
  Arrival Time                 50.571
  Slack Time                    0.131
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | scan_clk                           |  ^   | scan_clk                         |                   |       |  50.000 |   49.869 | 
     | scan_clk__L1_I0/A                  |  ^   | scan_clk                         | CLKINVX40M        | 0.000 |  50.000 |   49.869 | 
     | scan_clk__L1_I0/Y                  |  v   | scan_clk__L1_N0                  | CLKINVX40M        | 0.018 |  50.018 |   49.887 | 
     | scan_clk__L2_I1/A                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M        | 0.000 |  50.018 |   49.888 | 
     | scan_clk__L2_I1/Y                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.050 |  50.068 |   49.937 | 
     | scan_clk__L3_I0/A                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.000 |  50.068 |   49.937 | 
     | scan_clk__L3_I0/Y                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M        | 0.064 |  50.132 |   50.002 | 
     | scan_clk__L4_I0/A                  |  v   | scan_clk__L3_N0                  | CLKINVX40M        | 0.001 |  50.134 |   50.003 | 
     | scan_clk__L4_I0/Y                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M        | 0.020 |  50.154 |   50.024 | 
     | U_reference_clock_multiplexer/U1/B |  ^   | scan_clk__L4_N0                  | MX2X4M            | 0.000 |  50.154 |   50.024 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.068 |  50.222 |   50.091 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  50.222 |   50.091 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.062 |  50.284 |   50.153 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  50.285 |   50.155 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.058 |  50.344 |   50.213 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  50.344 |   50.213 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  50.344 |   50.213 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.061 |  50.404 |   50.274 | 
     | U_ALU/ALU_result_reg[9]/CK         |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  50.405 |   50.275 | 
     | U_ALU/ALU_result_reg[9]/Q          |  ^   | ALU_result[9]                    | SDFFRQX1M         | 0.166 |  50.571 |   50.441 | 
     | U_ALU/ALU_result_reg[10]/SI        |  ^   | ALU_result[9]                    | SDFFRQX1M         | 0.000 |  50.571 |   50.441 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | scan_clk                           |  ^   | scan_clk                         |                   |       |  50.000 |   50.131 | 
     | scan_clk__L1_I0/A                  |  ^   | scan_clk                         | CLKINVX40M        | 0.000 |  50.000 |   50.131 | 
     | scan_clk__L1_I0/Y                  |  v   | scan_clk__L1_N0                  | CLKINVX40M        | 0.018 |  50.018 |   50.149 | 
     | scan_clk__L2_I1/A                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M        | 0.000 |  50.018 |   50.149 | 
     | scan_clk__L2_I1/Y                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.050 |  50.068 |   50.199 | 
     | scan_clk__L3_I0/A                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.000 |  50.068 |   50.199 | 
     | scan_clk__L3_I0/Y                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M        | 0.064 |  50.132 |   50.263 | 
     | scan_clk__L4_I0/A                  |  v   | scan_clk__L3_N0                  | CLKINVX40M        | 0.001 |  50.134 |   50.265 | 
     | scan_clk__L4_I0/Y                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M        | 0.020 |  50.154 |   50.285 | 
     | U_reference_clock_multiplexer/U1/B |  ^   | scan_clk__L4_N0                  | MX2X4M            | 0.000 |  50.154 |   50.285 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.068 |  50.222 |   50.353 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  50.222 |   50.353 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.062 |  50.284 |   50.414 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  50.285 |   50.416 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.058 |  50.344 |   50.474 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  50.344 |   50.474 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  50.344 |   50.474 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.061 |  50.404 |   50.535 | 
     | U_ALU/ALU_result_reg[10]/CK        |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  50.406 |   50.536 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin U_system_controller/U_UART_receiver_controller/
Q_write_address_register_reg[2]/CK 
Endpoint:   U_system_controller/U_UART_receiver_controller/Q_write_address_
register_reg[2]/SI (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_system_controller/U_UART_receiver_controller/Q_write_address_
register_reg[1]/Q  (^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.371
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.410
  Arrival Time                 50.540
  Slack Time                    0.131
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |  50.000 |   49.869 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |  50.000 |   49.869 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.018 |  50.018 |   49.887 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                                    | CLKBUFX20M | 0.000 |  50.018 |   49.888 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.050 |  50.068 |   49.937 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.000 |  50.068 |   49.937 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                                    | CLKBUFX20M | 0.064 |  50.132 |   50.002 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                                    | CLKINVX40M | 0.001 |  50.134 |   50.003 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                                    | CLKINVX40M | 0.020 |  50.154 |   50.024 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                                    | MX2X4M     | 0.000 |  50.154 |   50.024 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.068 |  50.222 |   50.091 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  50.222 |   50.091 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.062 |  50.284 |   50.153 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  50.285 |   50.154 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.036 |  50.321 |   50.190 | 
     | multiplexed_reference_clk__L3_I1/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  50.323 |   50.192 | 
     | multiplexed_reference_clk__L3_I1/Y                 |  ^   | multiplexed_reference_clk__L3_N1                   | CLKINVX40M | 0.045 |  50.368 |   50.237 | 
     | U_system_controller/U_UART_receiver_controller/Q_w |  ^   | multiplexed_reference_clk__L3_N1                   | SDFFRQX2M  | 0.003 |  50.371 |   50.240 | 
     | rite_address_register_reg[1]/CK                    |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/Q_w |  ^   | U_system_controller/U_UART_receiver_controller/Q_w | SDFFRQX2M  | 0.169 |  50.540 |   50.410 | 
     | rite_address_register_reg[1]/Q                     |      | rite_address_register[1]                           |            |       |         |          | 
     | U_system_controller/U_UART_receiver_controller/Q_w |  ^   | U_system_controller/U_UART_receiver_controller/Q_w | SDFFRQX2M  | 0.000 |  50.540 |   50.410 | 
     | rite_address_register_reg[2]/SI                    |      | rite_address_register[1]                           |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                         |            |       |  50.000 |   50.131 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   50.131 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   50.149 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   50.149 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |   50.199 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |   50.199 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |   50.263 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |   50.265 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |   50.285 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |   50.285 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |   50.353 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |   50.353 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |   50.414 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |   50.415 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |   50.452 | 
     | multiplexed_reference_clk__L3_I1/A                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |   50.454 | 
     | multiplexed_reference_clk__L3_I1/Y                 |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.045 |  50.368 |   50.499 | 
     | U_system_controller/U_UART_receiver_controller/Q_w |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX2M  | 0.003 |  50.371 |   50.501 | 
     | rite_address_register_reg[2]/CK                    |      |                                  |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin U_system_controller/U_UART_transmitter_
controller/message_reg[6]/CK 
Endpoint:   U_system_controller/U_UART_transmitter_controller/message_reg[6]/SI 
(^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_system_controller/U_UART_transmitter_controller/message_reg[5]/Q  
(^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.371
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.410
  Arrival Time                 50.541
  Slack Time                    0.131
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |  50.000 |   49.869 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |  50.000 |   49.869 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.018 |  50.018 |   49.887 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                                    | CLKBUFX20M | 0.000 |  50.018 |   49.887 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.050 |  50.068 |   49.937 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.000 |  50.068 |   49.937 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                                    | CLKBUFX20M | 0.064 |  50.132 |   50.002 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                                    | CLKINVX40M | 0.001 |  50.134 |   50.003 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                                    | CLKINVX40M | 0.020 |  50.154 |   50.024 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                                    | MX2X4M     | 0.000 |  50.154 |   50.024 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.068 |  50.222 |   50.091 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  50.222 |   50.091 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.062 |  50.284 |   50.153 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  50.285 |   50.154 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.036 |  50.321 |   50.190 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  50.323 |   50.192 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.044 |  50.367 |   50.237 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX2M  | 0.004 |  50.371 |   50.240 | 
     | message_reg[5]/CK                                  |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M  | 0.170 |  50.541 |   50.410 | 
     | message_reg[5]/Q                                   |      | message[5]                                         |            |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M  | 0.000 |  50.541 |   50.410 | 
     | message_reg[6]/SI                                  |      | message[5]                                         |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                         |            |       |  50.000 |   50.131 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   50.131 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   50.149 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   50.149 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |   50.199 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |   50.199 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |   50.263 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |   50.265 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |   50.285 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |   50.285 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |   50.353 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |   50.353 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |   50.415 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |   50.415 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |   50.452 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |   50.454 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  50.367 |   50.498 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX2M  | 0.004 |  50.371 |   50.502 | 
     | message_reg[6]/CK                                  |      |                                  |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin U_system_controller/U_UART_transmitter_
controller/message_reg[11]/CK 
Endpoint:   U_system_controller/U_UART_transmitter_controller/message_reg[11]/
SI (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_system_controller/U_UART_transmitter_controller/message_reg[10]/Q 
(^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.372
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.410
  Arrival Time                 50.542
  Slack Time                    0.132
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |  50.000 |   49.868 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |  50.000 |   49.868 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.018 |  50.018 |   49.886 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                                    | CLKBUFX20M | 0.000 |  50.018 |   49.887 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.050 |  50.068 |   49.936 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.000 |  50.068 |   49.936 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                                    | CLKBUFX20M | 0.064 |  50.132 |   50.001 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                                    | CLKINVX40M | 0.001 |  50.134 |   50.002 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                                    | CLKINVX40M | 0.020 |  50.154 |   50.023 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                                    | MX2X4M     | 0.000 |  50.154 |   50.023 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.068 |  50.222 |   50.090 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  50.222 |   50.090 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.062 |  50.284 |   50.152 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  50.285 |   50.153 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.036 |  50.321 |   50.189 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  50.323 |   50.192 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.044 |  50.367 |   50.236 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX2M  | 0.004 |  50.371 |   50.240 | 
     | message_reg[10]/CK                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M  | 0.170 |  50.542 |   50.410 | 
     | message_reg[10]/Q                                  |      | message[10]                                        |            |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M  | 0.000 |  50.542 |   50.410 | 
     | message_reg[11]/SI                                 |      | message[10]                                        |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                         |            |       |  50.000 |   50.132 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   50.132 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   50.149 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   50.150 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |   50.200 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |   50.200 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |   50.264 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |   50.266 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |   50.286 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |   50.286 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |   50.353 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |   50.353 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |   50.415 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |   50.416 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |   50.453 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |   50.455 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  50.367 |   50.499 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX2M  | 0.004 |  50.372 |   50.503 | 
     | message_reg[11]/CK                                 |      |                                  |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin U_system_controller/U_UART_transmitter_
controller/message_reg[15]/CK 
Endpoint:   U_system_controller/U_UART_transmitter_controller/message_reg[15]/
SI (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_system_controller/U_UART_transmitter_controller/message_reg[14]/Q 
(^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.371
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.406
  Arrival Time                 50.539
  Slack Time                    0.133
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |  50.000 |   49.867 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |  50.000 |   49.867 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.018 |  50.018 |   49.885 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                                    | CLKBUFX20M | 0.000 |  50.018 |   49.885 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.050 |  50.068 |   49.935 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.000 |  50.068 |   49.935 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                                    | CLKBUFX20M | 0.064 |  50.132 |   49.999 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                                    | CLKINVX40M | 0.001 |  50.134 |   50.001 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                                    | CLKINVX40M | 0.020 |  50.154 |   50.021 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                                    | MX2X4M     | 0.000 |  50.154 |   50.021 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.068 |  50.222 |   50.089 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  50.222 |   50.089 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.062 |  50.284 |   50.151 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  50.285 |   50.151 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.036 |  50.321 |   50.188 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  50.323 |   50.190 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.044 |  50.367 |   50.234 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX2M  | 0.004 |  50.372 |   50.238 | 
     | message_reg[14]/CK                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX2M  | 0.168 |  50.539 |   50.406 | 
     | message_reg[14]/Q                                  |      | message[14]                                        |            |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX1M  | 0.000 |  50.539 |   50.406 | 
     | message_reg[15]/SI                                 |      | message[14]                                        |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                         |            |       |  50.000 |   50.133 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   50.133 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   50.151 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   50.151 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |   50.201 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |   50.201 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |   50.266 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |   50.267 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |   50.288 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |   50.288 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |   50.355 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |   50.355 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |   50.417 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |   50.418 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |   50.454 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |   50.456 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  50.367 |   50.500 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.004 |  50.371 |   50.504 | 
     | message_reg[15]/CK                                 |      |                                  |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin U_system_controller/U_UART_transmitter_
controller/transmission_current_state_reg[0]/CK 
Endpoint:   U_system_controller/U_UART_transmitter_controller/transmission_
current_state_reg[0]/SI (^) checked with trailing edge of 'SCAN_CLK'
Beginpoint: U_system_controller/U_UART_transmitter_controller/message_reg[15]/Q 
(^) triggered by trailing edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.371
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.406
  Arrival Time                 50.540
  Slack Time                    0.134
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                           |            |       |  50.000 |   49.866 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                                           | CLKINVX40M | 0.000 |  50.000 |   49.866 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                                    | CLKINVX40M | 0.018 |  50.018 |   49.884 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                                    | CLKBUFX20M | 0.000 |  50.018 |   49.884 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.050 |  50.068 |   49.934 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                                    | CLKBUFX20M | 0.000 |  50.068 |   49.934 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                                    | CLKBUFX20M | 0.064 |  50.132 |   49.999 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                                    | CLKINVX40M | 0.001 |  50.134 |   50.000 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                                    | CLKINVX40M | 0.020 |  50.154 |   50.020 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                                    | MX2X4M     | 0.000 |  50.154 |   50.020 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk                          | MX2X4M     | 0.068 |  50.222 |   50.088 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk                          | CLKBUFX32M | 0.000 |  50.222 |   50.088 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKBUFX32M | 0.062 |  50.284 |   50.150 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0                   | CLKINVX40M | 0.001 |  50.285 |   50.151 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.036 |  50.321 |   50.187 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0                   | CLKINVX40M | 0.002 |  50.323 |   50.189 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0                   | CLKINVX40M | 0.044 |  50.367 |   50.233 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk__L3_N0                   | SDFFRQX1M  | 0.004 |  50.371 |   50.237 | 
     | message_reg[15]/CK                                 |      |                                                    |            |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX1M  | 0.169 |  50.540 |   50.406 | 
     | message_reg[15]/Q                                  |      | message[15]                                        |            |       |         |          | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | U_system_controller/U_UART_transmitter_controller/ | SDFFRQX1M  | 0.000 |  50.540 |   50.406 | 
     | transmission_current_state_reg[0]/SI               |      | message[15]                                        |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                  |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                         |            |       |  50.000 |   50.134 | 
     | scan_clk__L1_I0/A                                  |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   50.134 | 
     | scan_clk__L1_I0/Y                                  |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   50.152 | 
     | scan_clk__L2_I1/A                                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   50.152 | 
     | scan_clk__L2_I1/Y                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |   50.202 | 
     | scan_clk__L3_I0/A                                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |   50.202 | 
     | scan_clk__L3_I0/Y                                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |   50.266 | 
     | scan_clk__L4_I0/A                                  |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |   50.268 | 
     | scan_clk__L4_I0/Y                                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |   50.288 | 
     | U_reference_clock_multiplexer/U1/B                 |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |   50.288 | 
     | U_reference_clock_multiplexer/U1/Y                 |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |   50.356 | 
     | multiplexed_reference_clk__L1_I0/A                 |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |   50.356 | 
     | multiplexed_reference_clk__L1_I0/Y                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |   50.418 | 
     | multiplexed_reference_clk__L2_I0/A                 |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |   50.419 | 
     | multiplexed_reference_clk__L2_I0/Y                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |   50.455 | 
     | multiplexed_reference_clk__L3_I0/A                 |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |   50.457 | 
     | multiplexed_reference_clk__L3_I0/Y                 |  ^   | multiplexed_reference_clk__L3_N0 | CLKINVX40M | 0.044 |  50.367 |   50.501 | 
     | U_system_controller/U_UART_transmitter_controller/ |  ^   | multiplexed_reference_clk__L3_N0 | SDFFRQX1M  | 0.004 |  50.371 |   50.505 | 
     | transmission_current_state_reg[0]/CK               |      |                                  |            |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin U_register_file/memory_reg[6][4]/CK 
Endpoint:   U_register_file/memory_reg[6][4]/SI (^) checked with trailing edge 
of 'SCAN_CLK'
Beginpoint: U_register_file/memory_reg[6][3]/Q  (^) triggered by trailing edge 
of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.369
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.404
  Arrival Time                 50.539
  Slack Time                    0.134
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                         |            |       |  50.000 |   49.866 | 
     | scan_clk__L1_I0/A                   |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   49.866 | 
     | scan_clk__L1_I0/Y                   |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   49.884 | 
     | scan_clk__L2_I1/A                   |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   49.884 | 
     | scan_clk__L2_I1/Y                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |   49.934 | 
     | scan_clk__L3_I0/A                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |   49.934 | 
     | scan_clk__L3_I0/Y                   |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |   49.998 | 
     | scan_clk__L4_I0/A                   |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |   50.000 | 
     | scan_clk__L4_I0/Y                   |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |   50.020 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |   50.020 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |   50.088 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |   50.088 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |   50.149 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |   50.150 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |   50.187 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |   50.189 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.045 |  50.368 |   50.234 | 
     | U_register_file/memory_reg[6][3]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.001 |  50.369 |   50.235 | 
     | U_register_file/memory_reg[6][3]/Q  |  ^   | U_register_file/memory[6][3]     | SDFFRQX1M  | 0.169 |  50.539 |   50.404 | 
     | U_register_file/memory_reg[6][4]/SI |  ^   | U_register_file/memory[6][3]     | SDFFRQX1M  | 0.000 |  50.539 |   50.404 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |      |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------------------------+------------+-------+---------+----------| 
     | scan_clk                            |  ^   | scan_clk                         |            |       |  50.000 |   50.134 | 
     | scan_clk__L1_I0/A                   |  ^   | scan_clk                         | CLKINVX40M | 0.000 |  50.000 |   50.134 | 
     | scan_clk__L1_I0/Y                   |  v   | scan_clk__L1_N0                  | CLKINVX40M | 0.018 |  50.018 |   50.152 | 
     | scan_clk__L2_I1/A                   |  v   | scan_clk__L1_N0                  | CLKBUFX20M | 0.000 |  50.018 |   50.153 | 
     | scan_clk__L2_I1/Y                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.050 |  50.068 |   50.202 | 
     | scan_clk__L3_I0/A                   |  v   | scan_clk__L2_N1                  | CLKBUFX20M | 0.000 |  50.068 |   50.202 | 
     | scan_clk__L3_I0/Y                   |  v   | scan_clk__L3_N0                  | CLKBUFX20M | 0.064 |  50.132 |   50.267 | 
     | scan_clk__L4_I0/A                   |  v   | scan_clk__L3_N0                  | CLKINVX40M | 0.001 |  50.134 |   50.268 | 
     | scan_clk__L4_I0/Y                   |  ^   | scan_clk__L4_N0                  | CLKINVX40M | 0.020 |  50.154 |   50.289 | 
     | U_reference_clock_multiplexer/U1/B  |  ^   | scan_clk__L4_N0                  | MX2X4M     | 0.000 |  50.154 |   50.289 | 
     | U_reference_clock_multiplexer/U1/Y  |  ^   | multiplexed_reference_clk        | MX2X4M     | 0.068 |  50.222 |   50.356 | 
     | multiplexed_reference_clk__L1_I0/A  |  ^   | multiplexed_reference_clk        | CLKBUFX32M | 0.000 |  50.222 |   50.356 | 
     | multiplexed_reference_clk__L1_I0/Y  |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M | 0.062 |  50.284 |   50.418 | 
     | multiplexed_reference_clk__L2_I0/A  |  ^   | multiplexed_reference_clk__L1_N0 | CLKINVX40M | 0.001 |  50.285 |   50.419 | 
     | multiplexed_reference_clk__L2_I0/Y  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.036 |  50.321 |   50.455 | 
     | multiplexed_reference_clk__L3_I1/A  |  v   | multiplexed_reference_clk__L2_N0 | CLKINVX40M | 0.002 |  50.323 |   50.457 | 
     | multiplexed_reference_clk__L3_I1/Y  |  ^   | multiplexed_reference_clk__L3_N1 | CLKINVX40M | 0.045 |  50.368 |   50.502 | 
     | U_register_file/memory_reg[6][4]/CK |  ^   | multiplexed_reference_clk__L3_N1 | SDFFRQX1M  | 0.001 |  50.369 |   50.503 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin U_ALU/ALU_result_reg[14]/CK 
Endpoint:   U_ALU/ALU_result_reg[14]/SI (^) checked with trailing edge of 'ALU_
CLK'
Beginpoint: U_ALU/ALU_result_reg[13]/Q  (^) triggered by trailing edge of 'ALU_
CLK'
Path Groups: {reg2reg}
Analysis View: test_scan_hold_analysis_view
Other End Arrival Time         50.406
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                50.440
  Arrival Time                 50.575
  Slack Time                    0.134
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | scan_clk                           |  ^   | scan_clk                         |                   |       |  50.000 |   49.866 | 
     | scan_clk__L1_I0/A                  |  ^   | scan_clk                         | CLKINVX40M        | 0.000 |  50.000 |   49.866 | 
     | scan_clk__L1_I0/Y                  |  v   | scan_clk__L1_N0                  | CLKINVX40M        | 0.018 |  50.018 |   49.883 | 
     | scan_clk__L2_I1/A                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M        | 0.000 |  50.018 |   49.884 | 
     | scan_clk__L2_I1/Y                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.050 |  50.068 |   49.934 | 
     | scan_clk__L3_I0/A                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.000 |  50.068 |   49.934 | 
     | scan_clk__L3_I0/Y                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M        | 0.064 |  50.132 |   49.998 | 
     | scan_clk__L4_I0/A                  |  v   | scan_clk__L3_N0                  | CLKINVX40M        | 0.001 |  50.134 |   50.000 | 
     | scan_clk__L4_I0/Y                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M        | 0.020 |  50.154 |   50.020 | 
     | U_reference_clock_multiplexer/U1/B |  ^   | scan_clk__L4_N0                  | MX2X4M            | 0.000 |  50.154 |   50.020 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.068 |  50.222 |   50.087 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  50.222 |   50.087 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.062 |  50.284 |   50.149 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  50.285 |   50.151 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.058 |  50.344 |   50.209 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  50.344 |   50.209 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  50.344 |   50.209 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.061 |  50.404 |   50.270 | 
     | U_ALU/ALU_result_reg[13]/CK        |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  50.406 |   50.271 | 
     | U_ALU/ALU_result_reg[13]/Q         |  ^   | ALU_result[13]                   | SDFFRQX1M         | 0.169 |  50.575 |   50.440 | 
     | U_ALU/ALU_result_reg[14]/SI        |  ^   | ALU_result[13]                   | SDFFRQX1M         | 0.000 |  50.575 |   50.440 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                     50.000
     = Beginpoint Arrival Time           50.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |               Net                |       Cell        | Delay | Arrival | Required | 
     |                                    |      |                                  |                   |       |  Time   |   Time   | 
     |------------------------------------+------+----------------------------------+-------------------+-------+---------+----------| 
     | scan_clk                           |  ^   | scan_clk                         |                   |       |  50.000 |   50.134 | 
     | scan_clk__L1_I0/A                  |  ^   | scan_clk                         | CLKINVX40M        | 0.000 |  50.000 |   50.134 | 
     | scan_clk__L1_I0/Y                  |  v   | scan_clk__L1_N0                  | CLKINVX40M        | 0.018 |  50.018 |   50.152 | 
     | scan_clk__L2_I1/A                  |  v   | scan_clk__L1_N0                  | CLKBUFX20M        | 0.000 |  50.018 |   50.153 | 
     | scan_clk__L2_I1/Y                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.050 |  50.068 |   50.202 | 
     | scan_clk__L3_I0/A                  |  v   | scan_clk__L2_N1                  | CLKBUFX20M        | 0.000 |  50.068 |   50.202 | 
     | scan_clk__L3_I0/Y                  |  v   | scan_clk__L3_N0                  | CLKBUFX20M        | 0.064 |  50.132 |   50.267 | 
     | scan_clk__L4_I0/A                  |  v   | scan_clk__L3_N0                  | CLKINVX40M        | 0.001 |  50.134 |   50.268 | 
     | scan_clk__L4_I0/Y                  |  ^   | scan_clk__L4_N0                  | CLKINVX40M        | 0.020 |  50.154 |   50.289 | 
     | U_reference_clock_multiplexer/U1/B |  ^   | scan_clk__L4_N0                  | MX2X4M            | 0.000 |  50.154 |   50.289 | 
     | U_reference_clock_multiplexer/U1/Y |  ^   | multiplexed_reference_clk        | MX2X4M            | 0.068 |  50.222 |   50.356 | 
     | multiplexed_reference_clk__L1_I0/A |  ^   | multiplexed_reference_clk        | CLKBUFX32M        | 0.000 |  50.222 |   50.356 | 
     | multiplexed_reference_clk__L1_I0/Y |  ^   | multiplexed_reference_clk__L1_N0 | CLKBUFX32M        | 0.062 |  50.284 |   50.418 | 
     | U_clock_gating_cell/U_ICG_cell/CK  |  ^   | multiplexed_reference_clk__L1_N0 | TLATNCAX20M       | 0.001 |  50.285 |   50.420 | 
     | U_clock_gating_cell/U_ICG_cell/ECK |  ^   | ALU_clk                          | TLATNCAX20M       | 0.058 |  50.344 |   50.478 | 
     | U_clock_gating_cell/gated_clock    |  ^   | ALU_clk                          | clock_gating_cell |       |  50.344 |   50.478 | 
     | ALU_clk__L1_I0/A                   |  ^   | ALU_clk                          | CLKBUFX20M        | 0.000 |  50.344 |   50.478 | 
     | ALU_clk__L1_I0/Y                   |  ^   | ALU_clk__L1_N0                   | CLKBUFX20M        | 0.061 |  50.404 |   50.539 | 
     | U_ALU/ALU_result_reg[14]/CK        |  ^   | ALU_clk__L1_N0                   | SDFFRQX1M         | 0.001 |  50.406 |   50.540 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 

