
---------- Begin Simulation Statistics ----------
final_tick                               117868425000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 299675                       # Simulator instruction rate (inst/s)
host_mem_usage                                 685320                       # Number of bytes of host memory used
host_op_rate                                   302979                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   333.70                       # Real time elapsed on the host
host_tick_rate                              353221904                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101102729                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.117868                       # Number of seconds simulated
sim_ticks                                117868425000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.209772                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4085507                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4851583                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 19                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            352096                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5100936                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102865                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          676238                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           573373                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6508076                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  312117                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        37623                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101102729                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.178684                       # CPI: cycles per instruction
system.cpu.discardedOps                        975785                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48958260                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40609423                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6267528                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2219430                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.848404                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        117868425                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55115655     54.51%     54.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            267609      0.26%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            259630      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161456      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           483618      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33524      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38167638     37.75%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6379046      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101102729                       # Class of committed instruction
system.cpu.tickCycles                       115648995                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2174                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6356                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          286                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          185                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         9938                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6763                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        21662                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6948                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 117868425000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1596                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1538                       # Transaction distribution
system.membus.trans_dist::CleanEvict              499                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2723                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2723                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1596                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10675                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10675                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       749696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  749696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4319                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4319    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4319                       # Request fanout histogram
system.membus.respLayer1.occupancy           40545000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            18660000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 117868425000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3196                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        10548                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           61                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7932                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8543                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8543                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           853                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2343                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1767                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        31634                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 33401                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       116992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2546688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2663680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            8618                       # Total snoops (count)
system.tol2bus.snoopTraffic                    196864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            20357                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.365182                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.500012                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  13108     64.39%     64.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7064     34.70%     99.09% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    185      0.91%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              20357                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           57946000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          54437992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4265999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 117868425000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   50                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 7361                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7411                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  50                       # number of overall hits
system.l2.overall_hits::.cpu.data                7361                       # number of overall hits
system.l2.overall_hits::total                    7411                       # number of overall hits
system.l2.demand_misses::.cpu.inst                803                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               3525                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4328                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               803                       # number of overall misses
system.l2.overall_misses::.cpu.data              3525                       # number of overall misses
system.l2.overall_misses::total                  4328                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     83106000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    379451000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        462557000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     83106000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    379451000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       462557000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              853                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            10886                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                11739                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             853                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           10886                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               11739                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.941383                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.323810                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.368686                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.941383                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.323810                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.368686                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 103494.396015                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 107645.673759                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106875.462107                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 103494.396015                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 107645.673759                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106875.462107                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1538                       # number of writebacks
system.l2.writebacks::total                      1538                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           802                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          3517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4319                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          802                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         3517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4319                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     66958000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    308456000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    375414000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     66958000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    308456000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    375414000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.940211                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.323076                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.367919                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.940211                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.323076                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.367919                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 83488.778055                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 87704.293432                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86921.509609                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 83488.778055                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 87704.293432                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86921.509609                       # average overall mshr miss latency
system.l2.replacements                           8618                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         9010                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             9010                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         9010                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         9010                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           56                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               56                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           56                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           56                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          367                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           367                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              5820                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5820                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2723                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2723                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    292656000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     292656000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          8543                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8543                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.318740                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.318740                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107475.578406                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107475.578406                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2723                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2723                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    238196000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    238196000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.318740                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.318740                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87475.578406                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87475.578406                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             50                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 50                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          803                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              803                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     83106000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     83106000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          853                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            853                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.941383                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.941383                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 103494.396015                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 103494.396015                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          802                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          802                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     66958000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     66958000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.940211                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.940211                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 83488.778055                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83488.778055                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1541                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1541                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          802                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             802                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     86795000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     86795000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         2343                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2343                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.342296                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.342296                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 108223.192020                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108223.192020                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          794                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          794                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     70260000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     70260000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.338882                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.338882                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88488.664987                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88488.664987                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 117868425000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1019.273356                       # Cycle average of tags in use
system.l2.tags.total_refs                       21000                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9642                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.177971                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     709.316127                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        14.325051                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       295.632178                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.692692                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013989                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.288703                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995384                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          356                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          658                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     52394                       # Number of tag accesses
system.l2.tags.data_accesses                    52394                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 117868425000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         102656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         450176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             552832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       102656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        102656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       196864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          196864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             802                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1538                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1538                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            870937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3819310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               4690247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       870937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           870937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1670201                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1670201                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1670201                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           870937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3819310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              6360448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3070.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1604.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6793.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.043330225500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          169                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          169                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               44360                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2877                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4319                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1538                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8638                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3076                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    241                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              252                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    129821500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   41985000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               287265250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15460.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34210.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     6017                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2560                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8638                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3076                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2865                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    255.597906                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   186.967437                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   261.001114                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           32      1.12%      1.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2053     71.66%     72.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          212      7.40%     80.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          134      4.68%     84.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           91      3.18%     88.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           68      2.37%     90.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           49      1.71%     92.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           34      1.19%     93.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          192      6.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2865                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          169                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.639053                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    350.578629                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           168     99.41%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.59%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           169                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          169                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.017751                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.001172                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.775160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               11      6.51%      6.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      1.78%      8.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              139     82.25%     90.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      2.96%     93.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      5.92%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           169                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 537408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15424                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  194880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  552832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               196864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         4.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         1.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      4.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  117269155000                       # Total gap between requests
system.mem_ctrls.avgGap                   20022051.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       102656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       434752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       194880                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 870937.233614515513                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3688451.763056985103                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1653369.000222069677                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1604                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7034                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3076                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     47551500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    239713750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2466817273750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29645.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34079.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 801956200.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              9746100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              5180175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            28802760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            7214040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9304420320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3169117920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      42592772640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        55117253955                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.616785                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 110699078500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3935792500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3233554000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             10710000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              5692500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            31151820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            8680860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9304420320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3311416140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      42472942560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        55145014200                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        467.852304                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 110386475000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3935792500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3546157500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    117868425000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 117868425000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     15212068                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15212068                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15212068                       # number of overall hits
system.cpu.icache.overall_hits::total        15212068                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          853                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            853                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          853                       # number of overall misses
system.cpu.icache.overall_misses::total           853                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     88523000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     88523000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     88523000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     88523000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     15212921                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15212921                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     15212921                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15212921                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000056                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000056                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000056                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000056                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 103778.429074                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 103778.429074                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 103778.429074                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 103778.429074                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           61                       # number of writebacks
system.cpu.icache.writebacks::total                61                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          853                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          853                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          853                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          853                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     86817000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     86817000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     86817000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     86817000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000056                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000056                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000056                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000056                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 101778.429074                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 101778.429074                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 101778.429074                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 101778.429074                       # average overall mshr miss latency
system.cpu.icache.replacements                     61                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     15212068                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15212068                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          853                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           853                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     88523000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     88523000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     15212921                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15212921                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 103778.429074                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 103778.429074                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          853                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          853                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     86817000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     86817000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 101778.429074                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 101778.429074                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 117868425000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           790.053196                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15212921                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               853                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          17834.608441                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   790.053196                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.771536                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.771536                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          792                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          792                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         121704221                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        121704221                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 117868425000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 117868425000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 117868425000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43889963                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43889963                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43898607                       # number of overall hits
system.cpu.dcache.overall_hits::total        43898607                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        13566                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          13566                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        13636                       # number of overall misses
system.cpu.dcache.overall_misses::total         13636                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    777458000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    777458000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    777458000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    777458000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43903529                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43903529                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43912243                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43912243                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000309                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000309                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000311                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000311                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57309.302668                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57309.302668                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57015.107070                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57015.107070                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         9010                       # number of writebacks
system.cpu.dcache.writebacks::total              9010                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2726                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2726                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2726                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2726                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        10840                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10840                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10886                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10886                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    561888000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    561888000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    567100000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    567100000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000247                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000247                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000248                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000248                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 51834.686347                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51834.686347                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52094.433217                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52094.433217                       # average overall mshr miss latency
system.cpu.dcache.replacements                   9862                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37580377                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37580377                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2336                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2336                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    130541000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    130541000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37582713                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37582713                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000062                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000062                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55882.277397                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55882.277397                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           39                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2297                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2297                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    121379000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    121379000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 52842.403135                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52842.403135                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6309586                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6309586                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        11230                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11230                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    646917000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    646917000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6320816                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6320816                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001777                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001777                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57606.144256                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57606.144256                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2687                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2687                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         8543                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8543                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    440509000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    440509000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001352                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001352                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 51563.736392                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51563.736392                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8644                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8644                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           70                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           70                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8714                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8714                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.008033                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.008033                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           46                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           46                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      5212000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      5212000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005279                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005279                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 113304.347826                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 113304.347826                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 117868425000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1009.588944                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43909825                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             10886                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           4033.605089                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1009.588944                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985927                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985927                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          704                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          295                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         351311486                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        351311486                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 117868425000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 117868425000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
