# Terasic DE1-SoC development Kit


# FPGA Pin Location Constrain

set_location_assignment PIN_AB12 -to Subsystem_ip_0_SW_pin[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Subsystem_ip_0_SW_pin[0]
set_location_assignment PIN_AC12 -to Subsystem_ip_0_SW_pin[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Subsystem_ip_0_SW_pin[1]
set_location_assignment PIN_AF9 -to Subsystem_ip_0_SW_pin[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Subsystem_ip_0_SW_pin[2]
set_location_assignment PIN_AF10 -to Subsystem_ip_0_SW_pin[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Subsystem_ip_0_SW_pin[3]
set_location_assignment PIN_AD11 -to Subsystem_ip_0_SW_pin[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Subsystem_ip_0_SW_pin[4]
set_location_assignment PIN_AD12 -to Subsystem_ip_0_SW_pin[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Subsystem_ip_0_SW_pin[5]
set_location_assignment PIN_AE11 -to Subsystem_ip_0_SW_pin[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Subsystem_ip_0_SW_pin[6]
set_location_assignment PIN_AC9 -to Subsystem_ip_0_SW_pin[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Subsystem_ip_0_SW_pin[7]
set_location_assignment PIN_AD10 -to Subsystem_ip_0_SW_pin[8]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Subsystem_ip_0_SW_pin[8]
set_location_assignment PIN_AE12 -to Subsystem_ip_0_SW_pin[9]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to Subsystem_ip_0_SW_pin[9]
