$date
	Thu Nov 26 11:31:53 2020
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module uso_variables_internas_tb $end
$var wire 1 ! outF $end
$var reg 1 " inA $end
$var reg 1 # inB $end
$scope module EJR $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 ! F $end
$var wire 1 $ W2 $end
$var wire 1 % w1 $end
$var wire 1 & w2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z&
1%
1$
0#
0"
1!
$end
#1000
0$
1#
#2000
x!
0%
1$
1"
0#
#3000
0$
1#
#4000
