#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8a43c7a490 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x7f8a43cb1be0_0 .var "Clk", 0 0;
v0x7f8a43cb1d80_0 .var "Reset", 0 0;
v0x7f8a43cb1e10_0 .var "Start", 0 0;
v0x7f8a43cb1ea0_0 .var/i "counter", 31 0;
v0x7f8a43cb1f30_0 .var/i "flush", 31 0;
v0x7f8a43cb2000_0 .var/i "i", 31 0;
v0x7f8a43cb2090_0 .var/i "outfile", 31 0;
v0x7f8a43cb2130_0 .var/i "stall", 31 0;
S_0x7f8a43c7ebb0 .scope module, "CPU" "CPU" 2 13, 3 1 0, S_0x7f8a43c7a490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
v0x7f8a43cb13b0_0 .net "Branch", 0 0, v0x7f8a43ca53f0_0;  1 drivers
v0x7f8a43cb1440_0 .net "Jump", 0 0, v0x7f8a43ca5550_0;  1 drivers
v0x7f8a43cb14d0_0 .net "MUXforward2_data", 31 0, v0x7f8a43caef70_0;  1 drivers
v0x7f8a43cb1580_0 .net "Zero", 0 0, L_0x7f8a43cb4980;  1 drivers
v0x7f8a43cb1650_0 .net *"_s22", 0 0, L_0x7f8a43cb4820;  1 drivers
L_0x1083cd248 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f8a43cb1720_0 .net/2u *"_s24", 0 0, L_0x1083cd248;  1 drivers
L_0x1083cd290 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8a43cb17b0_0 .net/2u *"_s26", 0 0, L_0x1083cd290;  1 drivers
v0x7f8a43cb1850_0 .net "clk_i", 0 0, v0x7f8a43cb1be0_0;  1 drivers
v0x7f8a43cb18e0_0 .net "inst", 31 0, v0x7f8a43ca9fb0_0;  1 drivers
v0x7f8a43cb19f0_0 .net "inst_addr", 31 0, v0x7f8a43caf5e0_0;  1 drivers
v0x7f8a43cb1a80_0 .net "rst_i", 0 0, v0x7f8a43cb1d80_0;  1 drivers
v0x7f8a43cb1b10_0 .net "start_i", 0 0, v0x7f8a43cb1e10_0;  1 drivers
L_0x7f8a43cb21e0 .part v0x7f8a43ca9fb0_0, 21, 5;
L_0x7f8a43cb2280 .part v0x7f8a43ca9fb0_0, 16, 5;
L_0x7f8a43cb23c0 .part v0x7f8a43ca9fb0_0, 11, 5;
L_0x7f8a43cb3510 .part v0x7f8a43ca9fb0_0, 0, 26;
L_0x7f8a43cb4590 .part v0x7f8a43ca9fb0_0, 21, 5;
L_0x7f8a43cb46a0 .part v0x7f8a43ca9fb0_0, 16, 5;
L_0x7f8a43cb4820 .cmp/eq 32, L_0x7f8a43cb41f0, L_0x7f8a43cb44a0;
L_0x7f8a43cb4980 .functor MUXZ 1, L_0x1083cd290, L_0x1083cd248, L_0x7f8a43cb4820, C4<>;
L_0x7f8a43cb4aa0 .part v0x7f8a43ca9fb0_0, 26, 6;
L_0x7f8a43cb5340 .part v0x7f8a43ca9fb0_0, 0, 16;
S_0x7f8a43c732a0 .scope module, "ALU" "ALU" 3 241, 4 1 0, S_0x7f8a43c7ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x7f8a43cb57c0 .functor AND 32, v0x7f8a43cae880_0, L_0x7f8a43cb53e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x7f8a43cb5950 .functor OR 32, v0x7f8a43cae880_0, L_0x7f8a43cb53e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8a43c9b9b0_0 .net "ALUCtrl_i", 2 0, L_0x7f8a43cb8540;  1 drivers
o0x10839b038 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f8a43ca10a0_0 .net "Zero_o", 0 0, o0x10839b038;  0 drivers
L_0x1083cd320 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7f8a43ca1140_0 .net/2u *"_s0", 2 0, L_0x1083cd320;  1 drivers
v0x7f8a43ca1200_0 .net *"_s10", 31 0, L_0x7f8a43cb5950;  1 drivers
L_0x1083cd3b0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7f8a43ca12b0_0 .net/2u *"_s12", 2 0, L_0x1083cd3b0;  1 drivers
v0x7f8a43ca13a0_0 .net *"_s14", 0 0, L_0x7f8a43cb5a40;  1 drivers
v0x7f8a43ca1440_0 .net *"_s16", 31 0, L_0x7f8a43cb5b60;  1 drivers
L_0x1083cd3f8 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7f8a43ca14f0_0 .net/2u *"_s18", 2 0, L_0x1083cd3f8;  1 drivers
v0x7f8a43ca15a0_0 .net *"_s2", 0 0, L_0x7f8a43cb56a0;  1 drivers
v0x7f8a43ca16b0_0 .net *"_s20", 0 0, L_0x7f8a43cb5ce0;  1 drivers
v0x7f8a43ca1740_0 .net *"_s22", 31 0, L_0x7f8a43cb5d80;  1 drivers
L_0x1083cd440 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7f8a43ca17f0_0 .net/2u *"_s24", 2 0, L_0x1083cd440;  1 drivers
v0x7f8a43ca18a0_0 .net *"_s26", 0 0, L_0x7f8a43cb5e80;  1 drivers
v0x7f8a43ca1940_0 .net *"_s29", 31 0, L_0x7f8a43cb5f60;  1 drivers
L_0x1083cd488 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8a43ca19f0_0 .net/2u *"_s30", 31 0, L_0x1083cd488;  1 drivers
v0x7f8a43ca1aa0_0 .net *"_s32", 31 0, L_0x7f8a43cb6100;  1 drivers
v0x7f8a43ca1b50_0 .net *"_s34", 31 0, L_0x7f8a43cb61f0;  1 drivers
v0x7f8a43ca1ce0_0 .net *"_s36", 31 0, L_0x7f8a43cb6350;  1 drivers
v0x7f8a43ca1d70_0 .net *"_s38", 31 0, L_0x7f8a43cb6490;  1 drivers
v0x7f8a43ca1e20_0 .net *"_s4", 31 0, L_0x7f8a43cb57c0;  1 drivers
L_0x1083cd368 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7f8a43ca1ed0_0 .net/2u *"_s6", 2 0, L_0x1083cd368;  1 drivers
v0x7f8a43ca1f80_0 .net *"_s8", 0 0, L_0x7f8a43cb5870;  1 drivers
v0x7f8a43ca2020_0 .net "data1_i", 31 0, v0x7f8a43cae880_0;  1 drivers
v0x7f8a43ca20d0_0 .net "data2_i", 31 0, L_0x7f8a43cb53e0;  1 drivers
v0x7f8a43ca2180_0 .net "data_o", 31 0, L_0x7f8a43cb65f0;  1 drivers
L_0x7f8a43cb56a0 .cmp/eq 3, L_0x7f8a43cb8540, L_0x1083cd320;
L_0x7f8a43cb5870 .cmp/eq 3, L_0x7f8a43cb8540, L_0x1083cd368;
L_0x7f8a43cb5a40 .cmp/eq 3, L_0x7f8a43cb8540, L_0x1083cd3b0;
L_0x7f8a43cb5b60 .arith/sum 32, v0x7f8a43cae880_0, L_0x7f8a43cb53e0;
L_0x7f8a43cb5ce0 .cmp/eq 3, L_0x7f8a43cb8540, L_0x1083cd3f8;
L_0x7f8a43cb5d80 .arith/sub 32, v0x7f8a43cae880_0, L_0x7f8a43cb53e0;
L_0x7f8a43cb5e80 .cmp/eq 3, L_0x7f8a43cb8540, L_0x1083cd440;
L_0x7f8a43cb5f60 .arith/mult 32, v0x7f8a43cae880_0, L_0x7f8a43cb53e0;
L_0x7f8a43cb6100 .functor MUXZ 32, L_0x1083cd488, L_0x7f8a43cb5f60, L_0x7f8a43cb5e80, C4<>;
L_0x7f8a43cb61f0 .functor MUXZ 32, L_0x7f8a43cb6100, L_0x7f8a43cb5d80, L_0x7f8a43cb5ce0, C4<>;
L_0x7f8a43cb6350 .functor MUXZ 32, L_0x7f8a43cb61f0, L_0x7f8a43cb5b60, L_0x7f8a43cb5a40, C4<>;
L_0x7f8a43cb6490 .functor MUXZ 32, L_0x7f8a43cb6350, L_0x7f8a43cb5950, L_0x7f8a43cb5870, C4<>;
L_0x7f8a43cb65f0 .functor MUXZ 32, L_0x7f8a43cb6490, L_0x7f8a43cb57c0, L_0x7f8a43cb56a0, C4<>;
S_0x7f8a43ca2290 .scope module, "ALU_Control" "ALU_Control" 3 248, 5 1 0, S_0x7f8a43c7ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
L_0x7f8a43cb6940 .functor AND 1, L_0x7f8a43cb67c0, L_0x7f8a43cb6860, C4<1>, C4<1>;
L_0x7f8a43cb6c70 .functor AND 1, L_0x7f8a43cb6a30, L_0x7f8a43cb6b50, C4<1>, C4<1>;
L_0x7f8a43cb6f20 .functor AND 1, L_0x7f8a43cb6d60, L_0x7f8a43cb6e40, C4<1>, C4<1>;
L_0x7f8a43cb72b0 .functor AND 1, L_0x7f8a43cb7010, L_0x7f8a43cb7190, C4<1>, C4<1>;
L_0x7f8a43cb75f0 .functor AND 1, L_0x7f8a43cb73c0, L_0x7f8a43cb7510, C4<1>, C4<1>;
v0x7f8a43ca2440_0 .net "ALUCtrl_o", 2 0, L_0x7f8a43cb8540;  alias, 1 drivers
v0x7f8a43ca24f0_0 .net "ALUOp_i", 1 0, L_0x7f8a43cb8770;  1 drivers
L_0x1083cd4d0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7f8a43ca2580_0 .net/2u *"_s0", 1 0, L_0x1083cd4d0;  1 drivers
L_0x1083cd560 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7f8a43ca2640_0 .net/2u *"_s10", 2 0, L_0x1083cd560;  1 drivers
L_0x1083cd5a8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7f8a43ca26f0_0 .net/2u *"_s12", 1 0, L_0x1083cd5a8;  1 drivers
v0x7f8a43ca27e0_0 .net *"_s14", 0 0, L_0x7f8a43cb6a30;  1 drivers
L_0x1083cd5f0 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x7f8a43ca2880_0 .net/2u *"_s16", 5 0, L_0x1083cd5f0;  1 drivers
v0x7f8a43ca2930_0 .net *"_s18", 0 0, L_0x7f8a43cb6b50;  1 drivers
v0x7f8a43ca29d0_0 .net *"_s2", 0 0, L_0x7f8a43cb67c0;  1 drivers
v0x7f8a43ca2ae0_0 .net *"_s20", 0 0, L_0x7f8a43cb6c70;  1 drivers
L_0x1083cd638 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7f8a43ca2b70_0 .net/2u *"_s22", 2 0, L_0x1083cd638;  1 drivers
L_0x1083cd680 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7f8a43ca2c20_0 .net/2u *"_s24", 1 0, L_0x1083cd680;  1 drivers
v0x7f8a43ca2cd0_0 .net *"_s26", 0 0, L_0x7f8a43cb6d60;  1 drivers
L_0x1083cd6c8 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v0x7f8a43ca2d70_0 .net/2u *"_s28", 5 0, L_0x1083cd6c8;  1 drivers
v0x7f8a43ca2e20_0 .net *"_s30", 0 0, L_0x7f8a43cb6e40;  1 drivers
v0x7f8a43ca2ec0_0 .net *"_s32", 0 0, L_0x7f8a43cb6f20;  1 drivers
L_0x1083cd710 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7f8a43ca2f60_0 .net/2u *"_s34", 2 0, L_0x1083cd710;  1 drivers
L_0x1083cd758 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7f8a43ca30f0_0 .net/2u *"_s36", 1 0, L_0x1083cd758;  1 drivers
v0x7f8a43ca3180_0 .net *"_s38", 0 0, L_0x7f8a43cb7010;  1 drivers
L_0x1083cd518 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x7f8a43ca3220_0 .net/2u *"_s4", 5 0, L_0x1083cd518;  1 drivers
L_0x1083cd7a0 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v0x7f8a43ca32d0_0 .net/2u *"_s40", 5 0, L_0x1083cd7a0;  1 drivers
v0x7f8a43ca3380_0 .net *"_s42", 0 0, L_0x7f8a43cb7190;  1 drivers
v0x7f8a43ca3420_0 .net *"_s44", 0 0, L_0x7f8a43cb72b0;  1 drivers
L_0x1083cd7e8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7f8a43ca34c0_0 .net/2u *"_s46", 2 0, L_0x1083cd7e8;  1 drivers
L_0x1083cd830 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7f8a43ca3570_0 .net/2u *"_s48", 1 0, L_0x1083cd830;  1 drivers
v0x7f8a43ca3620_0 .net *"_s50", 0 0, L_0x7f8a43cb73c0;  1 drivers
L_0x1083cd878 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x7f8a43ca36c0_0 .net/2u *"_s52", 5 0, L_0x1083cd878;  1 drivers
v0x7f8a43ca3770_0 .net *"_s54", 0 0, L_0x7f8a43cb7510;  1 drivers
v0x7f8a43ca3810_0 .net *"_s56", 0 0, L_0x7f8a43cb75f0;  1 drivers
L_0x1083cd8c0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7f8a43ca38b0_0 .net/2u *"_s58", 2 0, L_0x1083cd8c0;  1 drivers
v0x7f8a43ca3960_0 .net *"_s6", 0 0, L_0x7f8a43cb6860;  1 drivers
L_0x1083cd908 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8a43ca3a00_0 .net/2u *"_s60", 1 0, L_0x1083cd908;  1 drivers
v0x7f8a43ca3ab0_0 .net *"_s62", 0 0, L_0x7f8a43cb6000;  1 drivers
L_0x1083cd950 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7f8a43ca3000_0 .net/2u *"_s64", 2 0, L_0x1083cd950;  1 drivers
L_0x1083cd998 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f8a43ca3d40_0 .net/2u *"_s66", 1 0, L_0x1083cd998;  1 drivers
v0x7f8a43ca3dd0_0 .net *"_s68", 0 0, L_0x7f8a43cb7970;  1 drivers
L_0x1083cd9e0 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7f8a43ca3e60_0 .net/2u *"_s70", 2 0, L_0x1083cd9e0;  1 drivers
L_0x1083cda28 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7f8a43ca3f00_0 .net/2u *"_s72", 1 0, L_0x1083cda28;  1 drivers
v0x7f8a43ca3fb0_0 .net *"_s74", 0 0, L_0x7f8a43cb7a50;  1 drivers
L_0x1083cda70 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7f8a43ca4050_0 .net/2u *"_s76", 2 0, L_0x1083cda70;  1 drivers
L_0x1083cdab8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7f8a43ca4100_0 .net/2u *"_s78", 2 0, L_0x1083cdab8;  1 drivers
v0x7f8a43ca41b0_0 .net *"_s8", 0 0, L_0x7f8a43cb6940;  1 drivers
v0x7f8a43ca4250_0 .net *"_s80", 2 0, L_0x7f8a43cb7c30;  1 drivers
v0x7f8a43ca4300_0 .net *"_s82", 2 0, L_0x7f8a43cb7d90;  1 drivers
v0x7f8a43ca43b0_0 .net *"_s84", 2 0, L_0x7f8a43cb7eb0;  1 drivers
v0x7f8a43ca4460_0 .net *"_s86", 2 0, L_0x7f8a43cb7fd0;  1 drivers
v0x7f8a43ca4510_0 .net *"_s88", 2 0, L_0x7f8a43cb8140;  1 drivers
v0x7f8a43ca45c0_0 .net *"_s90", 2 0, L_0x7f8a43cb82a0;  1 drivers
v0x7f8a43ca4670_0 .net *"_s92", 2 0, L_0x7f8a43cb83e0;  1 drivers
v0x7f8a43ca4720_0 .net "funct_i", 5 0, L_0x7f8a43cb86d0;  1 drivers
L_0x7f8a43cb67c0 .cmp/eq 2, L_0x7f8a43cb8770, L_0x1083cd4d0;
L_0x7f8a43cb6860 .cmp/eq 6, L_0x7f8a43cb86d0, L_0x1083cd518;
L_0x7f8a43cb6a30 .cmp/eq 2, L_0x7f8a43cb8770, L_0x1083cd5a8;
L_0x7f8a43cb6b50 .cmp/eq 6, L_0x7f8a43cb86d0, L_0x1083cd5f0;
L_0x7f8a43cb6d60 .cmp/eq 2, L_0x7f8a43cb8770, L_0x1083cd680;
L_0x7f8a43cb6e40 .cmp/eq 6, L_0x7f8a43cb86d0, L_0x1083cd6c8;
L_0x7f8a43cb7010 .cmp/eq 2, L_0x7f8a43cb8770, L_0x1083cd758;
L_0x7f8a43cb7190 .cmp/eq 6, L_0x7f8a43cb86d0, L_0x1083cd7a0;
L_0x7f8a43cb73c0 .cmp/eq 2, L_0x7f8a43cb8770, L_0x1083cd830;
L_0x7f8a43cb7510 .cmp/eq 6, L_0x7f8a43cb86d0, L_0x1083cd878;
L_0x7f8a43cb6000 .cmp/eq 2, L_0x7f8a43cb8770, L_0x1083cd908;
L_0x7f8a43cb7970 .cmp/eq 2, L_0x7f8a43cb8770, L_0x1083cd998;
L_0x7f8a43cb7a50 .cmp/eq 2, L_0x7f8a43cb8770, L_0x1083cda28;
L_0x7f8a43cb7c30 .functor MUXZ 3, L_0x1083cdab8, L_0x1083cda70, L_0x7f8a43cb7a50, C4<>;
L_0x7f8a43cb7d90 .functor MUXZ 3, L_0x7f8a43cb7c30, L_0x1083cd9e0, L_0x7f8a43cb7970, C4<>;
L_0x7f8a43cb7eb0 .functor MUXZ 3, L_0x7f8a43cb7d90, L_0x1083cd950, L_0x7f8a43cb6000, C4<>;
L_0x7f8a43cb7fd0 .functor MUXZ 3, L_0x7f8a43cb7eb0, L_0x1083cd8c0, L_0x7f8a43cb75f0, C4<>;
L_0x7f8a43cb8140 .functor MUXZ 3, L_0x7f8a43cb7fd0, L_0x1083cd7e8, L_0x7f8a43cb72b0, C4<>;
L_0x7f8a43cb82a0 .functor MUXZ 3, L_0x7f8a43cb8140, L_0x1083cd710, L_0x7f8a43cb6f20, C4<>;
L_0x7f8a43cb83e0 .functor MUXZ 3, L_0x7f8a43cb82a0, L_0x1083cd638, L_0x7f8a43cb6c70, C4<>;
L_0x7f8a43cb8540 .functor MUXZ 3, L_0x7f8a43cb83e0, L_0x1083cd560, L_0x7f8a43cb6940, C4<>;
S_0x7f8a43ca4820 .scope module, "Add_PC" "Adder" 3 164, 6 1 0, S_0x7f8a43c7ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7f8a43ca49d0_0 .net "data1_in", 31 0, v0x7f8a43caf5e0_0;  alias, 1 drivers
L_0x1083cd0e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f8a43ca4a70_0 .net "data2_in", 31 0, L_0x1083cd0e0;  1 drivers
v0x7f8a43ca4b20_0 .net "data_o", 31 0, L_0x7f8a43cb37f0;  1 drivers
L_0x7f8a43cb37f0 .arith/sum 32, v0x7f8a43caf5e0_0, L_0x1083cd0e0;
S_0x7f8a43ca4c30 .scope module, "Add_address" "Adder" 3 157, 6 1 0, S_0x7f8a43c7ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7f8a43ca4e30_0 .net "data1_in", 31 0, v0x7f8a43caa0f0_0;  1 drivers
v0x7f8a43ca4ef0_0 .net "data2_in", 31 0, v0x7f8a43cb0dc0_0;  1 drivers
v0x7f8a43ca4fa0_0 .net "data_o", 31 0, L_0x7f8a43cb36f0;  1 drivers
L_0x7f8a43cb36f0 .arith/sum 32, v0x7f8a43caa0f0_0, v0x7f8a43cb0dc0_0;
S_0x7f8a43ca50b0 .scope module, "Control" "Control" 3 215, 7 1 0, S_0x7f8a43c7ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Op_i"
    .port_info 1 /OUTPUT 10 "ctrl_signal_o"
    .port_info 2 /OUTPUT 1 "branch_o"
    .port_info 3 /OUTPUT 1 "jump_o"
v0x7f8a43ca5330_0 .net "Op_i", 5 0, L_0x7f8a43cb4aa0;  1 drivers
v0x7f8a43ca53f0_0 .var "branch_o", 0 0;
v0x7f8a43ca5490_0 .var "ctrl_signal_o", 9 0;
v0x7f8a43ca5550_0 .var "jump_o", 0 0;
E_0x7f8a43ca5300 .event edge, v0x7f8a43ca5330_0;
S_0x7f8a43ca5650 .scope module, "DataMemory" "DataMemory" 3 138, 8 1 0, S_0x7f8a43c7ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /INPUT 32 "Writedata_i"
    .port_info 3 /INPUT 1 "MemRead_i"
    .port_info 4 /INPUT 1 "MemWrite_i"
    .port_info 5 /OUTPUT 32 "Readdata_o"
v0x7f8a43ca5950_0 .net "MemRead_i", 0 0, L_0x7f8a43cb3270;  1 drivers
v0x7f8a43ca5a00_0 .net "MemWrite_i", 0 0, L_0x7f8a43cb3310;  1 drivers
v0x7f8a43ca5aa0_0 .var "Readdata_o", 31 0;
v0x7f8a43ca5b40_0 .net "Writedata_i", 31 0, v0x7f8a43ca6790_0;  1 drivers
v0x7f8a43ca5bf0_0 .net "addr_i", 31 0, v0x7f8a43ca65a0_0;  1 drivers
v0x7f8a43ca5ce0_0 .net "clk_i", 0 0, v0x7f8a43cb1be0_0;  alias, 1 drivers
v0x7f8a43ca5d80 .array "memory", 31 0, 7 0;
E_0x7f8a43ca58c0 .event edge, v0x7f8a43ca5950_0;
E_0x7f8a43ca5910 .event posedge, v0x7f8a43ca5ce0_0;
S_0x7f8a43ca5eb0 .scope module, "EXMEM" "EXMEM" 3 51, 9 1 0, S_0x7f8a43c7ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 2 "WB_i"
    .port_info 3 /INPUT 2 "M_i"
    .port_info 4 /INPUT 32 "addr_i"
    .port_info 5 /INPUT 32 "data_i"
    .port_info 6 /INPUT 5 "rd_i"
    .port_info 7 /OUTPUT 2 "WB_o"
    .port_info 8 /OUTPUT 2 "M_o"
    .port_info 9 /OUTPUT 32 "addr_o"
    .port_info 10 /OUTPUT 32 "data_o"
    .port_info 11 /OUTPUT 5 "rd_o"
v0x7f8a43ca61e0_0 .net "M_i", 1 0, v0x7f8a43ca8c30_0;  1 drivers
v0x7f8a43ca62a0_0 .var "M_o", 1 0;
v0x7f8a43ca6350_0 .net "WB_i", 1 0, v0x7f8a43ca8dd0_0;  1 drivers
v0x7f8a43ca6410_0 .var "WB_o", 1 0;
v0x7f8a43ca64c0_0 .net "addr_i", 31 0, L_0x7f8a43cb65f0;  alias, 1 drivers
v0x7f8a43ca65a0_0 .var "addr_o", 31 0;
v0x7f8a43ca6650_0 .net "clk_i", 0 0, v0x7f8a43cb1be0_0;  alias, 1 drivers
v0x7f8a43ca6700_0 .net "data_i", 31 0, v0x7f8a43caef70_0;  alias, 1 drivers
v0x7f8a43ca6790_0 .var "data_o", 31 0;
v0x7f8a43ca68d0_0 .net "rd_i", 4 0, L_0x7f8a43cb3df0;  1 drivers
v0x7f8a43ca6960_0 .var "rd_o", 4 0;
v0x7f8a43ca69f0_0 .net "rst_i", 0 0, v0x7f8a43cb1d80_0;  alias, 1 drivers
E_0x7f8a43ca5800/0 .event negedge, v0x7f8a43ca69f0_0;
E_0x7f8a43ca5800/1 .event posedge, v0x7f8a43ca5ce0_0;
E_0x7f8a43ca5800 .event/or E_0x7f8a43ca5800/0, E_0x7f8a43ca5800/1;
L_0x7f8a43cb2480 .part v0x7f8a43ca6410_0, 1, 1;
L_0x7f8a43cb3270 .part v0x7f8a43ca62a0_0, 1, 1;
L_0x7f8a43cb3310 .part v0x7f8a43ca62a0_0, 0, 1;
S_0x7f8a43ca6ba0 .scope module, "Flush" "Flush" 3 222, 10 1 0, S_0x7f8a43c7ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Jump_i"
    .port_info 1 /INPUT 1 "Branch_i"
    .port_info 2 /INPUT 1 "Zero_i"
    .port_info 3 /OUTPUT 1 "flush_o"
L_0x7f8a43cb4b90 .functor AND 1, L_0x7f8a43cb4980, v0x7f8a43ca53f0_0, C4<1>, C4<1>;
L_0x7f8a43cb4d00 .functor OR 1, L_0x7f8a43cb4b90, v0x7f8a43ca5550_0, C4<0>, C4<0>;
v0x7f8a43ca6d70_0 .net "Branch_i", 0 0, v0x7f8a43ca53f0_0;  alias, 1 drivers
v0x7f8a43ca6e30_0 .net "Jump_i", 0 0, v0x7f8a43ca5550_0;  alias, 1 drivers
v0x7f8a43ca6ee0_0 .net "Zero_i", 0 0, L_0x7f8a43cb4980;  alias, 1 drivers
v0x7f8a43ca6f90_0 .net *"_s0", 0 0, L_0x7f8a43cb4b90;  1 drivers
v0x7f8a43ca7020_0 .net "flush_o", 0 0, L_0x7f8a43cb4d00;  1 drivers
S_0x7f8a43ca7140 .scope module, "ForwardUnit" "ForwardUnit" 3 79, 11 1 0, S_0x7f8a43c7ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "IDEX_RS_i"
    .port_info 1 /INPUT 5 "IDEX_RT_i"
    .port_info 2 /INPUT 1 "EXMEM_RegWrite_i"
    .port_info 3 /INPUT 5 "EXMEM_RD_i"
    .port_info 4 /INPUT 1 "MEMWB_RegWrite_i"
    .port_info 5 /INPUT 5 "MEMWB_RD_i"
    .port_info 6 /OUTPUT 2 "Forward1_o"
    .port_info 7 /OUTPUT 2 "Forward2_o"
v0x7f8a43ca7490_0 .net "EXMEM_RD_i", 4 0, v0x7f8a43ca6960_0;  1 drivers
v0x7f8a43ca7550_0 .net "EXMEM_RegWrite_i", 0 0, L_0x7f8a43cb2480;  1 drivers
v0x7f8a43ca75e0_0 .var "Forward1_o", 1 0;
v0x7f8a43ca76a0_0 .var "Forward2_o", 1 0;
v0x7f8a43ca7750_0 .net "IDEX_RS_i", 4 0, v0x7f8a43ca9460_0;  1 drivers
v0x7f8a43ca7840_0 .net "IDEX_RT_i", 4 0, v0x7f8a43ca9740_0;  1 drivers
v0x7f8a43ca78f0_0 .net "MEMWB_RD_i", 4 0, v0x7f8a43cab300_0;  1 drivers
v0x7f8a43ca79a0_0 .net "MEMWB_RegWrite_i", 0 0, L_0x7f8a43cb2560;  1 drivers
E_0x7f8a43ca7430/0 .event edge, v0x7f8a43ca78f0_0, v0x7f8a43ca6960_0, v0x7f8a43ca7840_0, v0x7f8a43ca7750_0;
E_0x7f8a43ca7430/1 .event edge, v0x7f8a43ca79a0_0, v0x7f8a43ca7550_0;
E_0x7f8a43ca7430 .event/or E_0x7f8a43ca7430/0, E_0x7f8a43ca7430/1;
S_0x7f8a43ca7b00 .scope module, "HazardDetection" "HazardDetection" 3 106, 12 1 0, S_0x7f8a43c7ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst_i"
    .port_info 1 /INPUT 5 "rt_i"
    .port_info 2 /INPUT 1 "MemRead_i"
    .port_info 3 /OUTPUT 1 "hazard_o"
    .port_info 4 /OUTPUT 1 "IFIDhazard_o"
    .port_info 5 /OUTPUT 1 "MUX_Control_hazard_o"
L_0x7f8a43cb29e0 .functor OR 1, L_0x7f8a43cb26e0, L_0x7f8a43cb2900, C4<0>, C4<0>;
L_0x7f8a43cb2c80 .functor BUFZ 1, L_0x7f8a43cb2af0, C4<0>, C4<0>, C4<0>;
L_0x7f8a43cb2d30 .functor BUFZ 1, L_0x7f8a43cb2af0, C4<0>, C4<0>, C4<0>;
v0x7f8a43ca7d70_0 .net "IFIDhazard_o", 0 0, L_0x7f8a43cb2c80;  1 drivers
v0x7f8a43ca7e00_0 .net "MUX_Control_hazard_o", 0 0, L_0x7f8a43cb2d30;  1 drivers
v0x7f8a43ca7ea0_0 .net "MemRead_i", 0 0, L_0x7f8a43cb2e60;  1 drivers
v0x7f8a43ca7f30_0 .net *"_s1", 4 0, L_0x7f8a43cb2620;  1 drivers
L_0x1083cd008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f8a43ca7fc0_0 .net/2u *"_s10", 0 0, L_0x1083cd008;  1 drivers
v0x7f8a43ca80b0_0 .net *"_s2", 0 0, L_0x7f8a43cb26e0;  1 drivers
v0x7f8a43ca8150_0 .net *"_s5", 4 0, L_0x7f8a43cb2860;  1 drivers
v0x7f8a43ca8200_0 .net *"_s6", 0 0, L_0x7f8a43cb2900;  1 drivers
v0x7f8a43ca82a0_0 .net *"_s8", 0 0, L_0x7f8a43cb29e0;  1 drivers
v0x7f8a43ca83b0_0 .net "hazard_o", 0 0, L_0x7f8a43cb2af0;  1 drivers
v0x7f8a43ca8450_0 .net "inst_i", 31 0, v0x7f8a43ca9fb0_0;  alias, 1 drivers
v0x7f8a43ca8500_0 .net "rt_i", 4 0, v0x7f8a43ca9740_0;  alias, 1 drivers
L_0x7f8a43cb2620 .part v0x7f8a43ca9fb0_0, 21, 5;
L_0x7f8a43cb26e0 .cmp/eq 5, L_0x7f8a43cb2620, v0x7f8a43ca9740_0;
L_0x7f8a43cb2860 .part v0x7f8a43ca9fb0_0, 16, 5;
L_0x7f8a43cb2900 .cmp/eq 5, L_0x7f8a43cb2860, v0x7f8a43ca9740_0;
L_0x7f8a43cb2af0 .functor MUXZ 1, L_0x1083cd008, L_0x7f8a43cb2e60, L_0x7f8a43cb29e0, C4<>;
S_0x7f8a43ca8600 .scope module, "IDEX" "IDEX" 3 28, 13 1 0, S_0x7f8a43c7ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 2 "WB_i"
    .port_info 3 /INPUT 2 "M_i"
    .port_info 4 /INPUT 4 "EX_i"
    .port_info 5 /INPUT 32 "data1_i"
    .port_info 6 /INPUT 32 "data2_i"
    .port_info 7 /INPUT 32 "signextend_i"
    .port_info 8 /INPUT 5 "rs_i"
    .port_info 9 /INPUT 5 "rt_i"
    .port_info 10 /INPUT 5 "rd_i"
    .port_info 11 /OUTPUT 2 "WB_o"
    .port_info 12 /OUTPUT 2 "M_o"
    .port_info 13 /OUTPUT 4 "EX_o"
    .port_info 14 /OUTPUT 32 "data1_o"
    .port_info 15 /OUTPUT 32 "data2_o"
    .port_info 16 /OUTPUT 32 "signextend_o"
    .port_info 17 /OUTPUT 5 "rs_o"
    .port_info 18 /OUTPUT 5 "rt_o"
    .port_info 19 /OUTPUT 5 "rd_o"
v0x7f8a43ca8a30_0 .net "EX_i", 3 0, v0x7f8a43cace10_0;  1 drivers
v0x7f8a43ca8af0_0 .var "EX_o", 3 0;
v0x7f8a43ca8b90_0 .net "M_i", 1 0, v0x7f8a43cacee0_0;  1 drivers
v0x7f8a43ca8c30_0 .var "M_o", 1 0;
v0x7f8a43ca8cf0_0 .net "WB_i", 1 0, v0x7f8a43cad350_0;  1 drivers
v0x7f8a43ca8dd0_0 .var "WB_o", 1 0;
v0x7f8a43ca8e70_0 .net "clk_i", 0 0, v0x7f8a43cb1be0_0;  alias, 1 drivers
v0x7f8a43ca8f40_0 .net "data1_i", 31 0, L_0x7f8a43cb41f0;  1 drivers
v0x7f8a43ca8fe0_0 .var "data1_o", 31 0;
v0x7f8a43ca90f0_0 .net "data2_i", 31 0, L_0x7f8a43cb44a0;  1 drivers
v0x7f8a43ca91a0_0 .var "data2_o", 31 0;
v0x7f8a43ca9250_0 .net "rd_i", 4 0, L_0x7f8a43cb23c0;  1 drivers
v0x7f8a43ca9300_0 .var "rd_o", 4 0;
v0x7f8a43ca93b0_0 .net "rs_i", 4 0, L_0x7f8a43cb21e0;  1 drivers
v0x7f8a43ca9460_0 .var "rs_o", 4 0;
v0x7f8a43ca9520_0 .net "rst_i", 0 0, v0x7f8a43cb1d80_0;  alias, 1 drivers
v0x7f8a43ca95b0_0 .net "rt_i", 4 0, L_0x7f8a43cb2280;  1 drivers
v0x7f8a43ca9740_0 .var "rt_o", 4 0;
v0x7f8a43ca9810_0 .net "signextend_i", 31 0, L_0x7f8a43cb5040;  1 drivers
v0x7f8a43ca98a0_0 .var "signextend_o", 31 0;
L_0x7f8a43cb2e60 .part v0x7f8a43ca8c30_0, 1, 1;
L_0x7f8a43cb3f50 .part v0x7f8a43ca8af0_0, 0, 1;
L_0x7f8a43cb55c0 .part v0x7f8a43ca8af0_0, 3, 1;
L_0x7f8a43cb86d0 .part v0x7f8a43ca98a0_0, 0, 6;
L_0x7f8a43cb8770 .part v0x7f8a43ca8af0_0, 1, 2;
S_0x7f8a43ca9ac0 .scope module, "IFID" "IFID" 3 17, 14 1 0, S_0x7f8a43c7ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "pc_i"
    .port_info 3 /INPUT 1 "hazard_i"
    .port_info 4 /INPUT 1 "flush_i"
    .port_info 5 /INPUT 32 "inst_i"
    .port_info 6 /OUTPUT 32 "inst_o"
    .port_info 7 /OUTPUT 32 "pc_o"
v0x7f8a43ca9d70_0 .net "clk_i", 0 0, v0x7f8a43cb1be0_0;  alias, 1 drivers
v0x7f8a43ca9e00_0 .net "flush_i", 0 0, L_0x7f8a43cb4d00;  alias, 1 drivers
v0x7f8a43ca9e90_0 .net "hazard_i", 0 0, L_0x7f8a43cb2c80;  alias, 1 drivers
v0x7f8a43ca9f20_0 .net "inst_i", 31 0, L_0x7f8a43cb3c50;  1 drivers
v0x7f8a43ca9fb0_0 .var "inst_o", 31 0;
v0x7f8a43caa040_0 .net "pc_i", 31 0, L_0x7f8a43cb37f0;  alias, 1 drivers
v0x7f8a43caa0f0_0 .var "pc_o", 31 0;
v0x7f8a43caa1a0_0 .net "rst_i", 0 0, v0x7f8a43cb1d80_0;  alias, 1 drivers
S_0x7f8a43caa310 .scope module, "Instruction_Memory" "Instruction_Memory" 3 182, 15 1 0, S_0x7f8a43c7ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x7f8a43cb3c50 .functor BUFZ 32, L_0x7f8a43cb3970, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8a43caa4f0_0 .net *"_s0", 31 0, L_0x7f8a43cb3970;  1 drivers
v0x7f8a43caa5a0_0 .net *"_s2", 31 0, L_0x7f8a43cb3af0;  1 drivers
v0x7f8a43caa640_0 .net *"_s4", 29 0, L_0x7f8a43cb3a10;  1 drivers
L_0x1083cd128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8a43caa6d0_0 .net *"_s6", 1 0, L_0x1083cd128;  1 drivers
v0x7f8a43caa780_0 .net "addr_i", 31 0, v0x7f8a43caf5e0_0;  alias, 1 drivers
v0x7f8a43caa860_0 .net "instr_o", 31 0, L_0x7f8a43cb3c50;  alias, 1 drivers
v0x7f8a43caa910 .array "memory", 255 0, 31 0;
L_0x7f8a43cb3970 .array/port v0x7f8a43caa910, L_0x7f8a43cb3af0;
L_0x7f8a43cb3a10 .part v0x7f8a43caf5e0_0, 2, 30;
L_0x7f8a43cb3af0 .concat [ 30 2 0 0], L_0x7f8a43cb3a10, L_0x1083cd128;
S_0x7f8a43caa9d0 .scope module, "MEMWB" "MEMWB" 3 66, 16 1 0, S_0x7f8a43c7ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 2 "WB_i"
    .port_info 3 /INPUT 32 "addr_i"
    .port_info 4 /INPUT 32 "data_i"
    .port_info 5 /INPUT 5 "rd_i"
    .port_info 6 /OUTPUT 2 "WB_o"
    .port_info 7 /OUTPUT 32 "addr_o"
    .port_info 8 /OUTPUT 32 "data_o"
    .port_info 9 /OUTPUT 5 "rd_o"
v0x7f8a43caacc0_0 .net "WB_i", 1 0, v0x7f8a43ca6410_0;  1 drivers
v0x7f8a43caad80_0 .var "WB_o", 1 0;
v0x7f8a43caae20_0 .net "addr_i", 31 0, v0x7f8a43ca65a0_0;  alias, 1 drivers
v0x7f8a43caaf10_0 .var "addr_o", 31 0;
v0x7f8a43caafc0_0 .net "clk_i", 0 0, v0x7f8a43cb1be0_0;  alias, 1 drivers
v0x7f8a43cab110_0 .net "data_i", 31 0, v0x7f8a43ca5aa0_0;  1 drivers
v0x7f8a43cab1a0_0 .var "data_o", 31 0;
v0x7f8a43cab230_0 .net "rd_i", 4 0, v0x7f8a43ca6960_0;  alias, 1 drivers
v0x7f8a43cab300_0 .var "rd_o", 4 0;
v0x7f8a43cab410_0 .net "rst_i", 0 0, v0x7f8a43cb1d80_0;  alias, 1 drivers
L_0x7f8a43cb2560 .part v0x7f8a43caad80_0, 1, 1;
L_0x7f8a43cb3150 .part v0x7f8a43caad80_0, 0, 1;
L_0x7f8a43cb4780 .part v0x7f8a43caad80_0, 1, 1;
S_0x7f8a43cab520 .scope module, "MUX32" "MUX32" 3 234, 17 1 0, S_0x7f8a43c7ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x1083cd2d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f8a43cb4fc0 .functor XNOR 1, L_0x7f8a43cb55c0, L_0x1083cd2d8, C4<0>, C4<0>;
v0x7f8a43cab700_0 .net/2u *"_s0", 0 0, L_0x1083cd2d8;  1 drivers
v0x7f8a43cab7c0_0 .net *"_s2", 0 0, L_0x7f8a43cb4fc0;  1 drivers
v0x7f8a43cab860_0 .net "data1_i", 31 0, v0x7f8a43caef70_0;  alias, 1 drivers
v0x7f8a43cab930_0 .net "data2_i", 31 0, v0x7f8a43ca98a0_0;  1 drivers
v0x7f8a43cab9e0_0 .net "data_o", 31 0, L_0x7f8a43cb53e0;  alias, 1 drivers
v0x7f8a43cabab0_0 .net "select_i", 0 0, L_0x7f8a43cb55c0;  1 drivers
L_0x7f8a43cb53e0 .functor MUXZ 32, v0x7f8a43ca98a0_0, v0x7f8a43caef70_0, L_0x7f8a43cb4fc0, C4<>;
S_0x7f8a43cabba0 .scope module, "MUX5" "MUX5" 3 187, 18 1 0, S_0x7f8a43c7ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i"
    .port_info 1 /INPUT 5 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 5 "data_o"
L_0x1083cd170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f8a43cb3d40 .functor XNOR 1, L_0x7f8a43cb3f50, L_0x1083cd170, C4<0>, C4<0>;
v0x7f8a43cabdb0_0 .net/2u *"_s0", 0 0, L_0x1083cd170;  1 drivers
v0x7f8a43cabe70_0 .net *"_s2", 0 0, L_0x7f8a43cb3d40;  1 drivers
v0x7f8a43cabf10_0 .net "data1_i", 4 0, v0x7f8a43ca9740_0;  alias, 1 drivers
v0x7f8a43cabfc0_0 .net "data2_i", 4 0, v0x7f8a43ca9300_0;  1 drivers
v0x7f8a43cac080_0 .net "data_o", 4 0, L_0x7f8a43cb3df0;  alias, 1 drivers
v0x7f8a43cac150_0 .net "select_i", 0 0, L_0x7f8a43cb3f50;  1 drivers
L_0x7f8a43cb3df0 .functor MUXZ 5, v0x7f8a43ca9300_0, v0x7f8a43ca9740_0, L_0x7f8a43cb3d40, C4<>;
S_0x7f8a43cac240 .scope module, "MUX_Add" "MUX_Add" 3 115, 19 1 0, S_0x7f8a43c7ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /INPUT 1 "Zero_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7f8a43cac570_0 .net "Zero_i", 0 0, L_0x7f8a43cb4980;  alias, 1 drivers
v0x7f8a43cac620_0 .net "data1_i", 31 0, L_0x7f8a43cb37f0;  alias, 1 drivers
v0x7f8a43cac6f0_0 .net "data2_i", 31 0, L_0x7f8a43cb36f0;  alias, 1 drivers
v0x7f8a43cac7a0_0 .var "data_o", 31 0;
v0x7f8a43cac840_0 .var "select", 0 0;
v0x7f8a43cac920_0 .net "select_i", 0 0, v0x7f8a43ca53f0_0;  alias, 1 drivers
E_0x7f8a43cac520 .event edge, v0x7f8a43ca6ee0_0, v0x7f8a43ca53f0_0, v0x7f8a43ca4fa0_0, v0x7f8a43ca4b20_0;
S_0x7f8a43caca50 .scope module, "MUX_Control" "MUX_Control" 3 207, 20 1 0, S_0x7f8a43c7ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "hazard_i"
    .port_info 1 /INPUT 10 "ctrl_sig_i"
    .port_info 2 /OUTPUT 2 "WB_o"
    .port_info 3 /OUTPUT 2 "M_o"
    .port_info 4 /OUTPUT 4 "EX_o"
v0x7f8a43caccb0_0 .var "ALUOp", 1 0;
v0x7f8a43cacd70_0 .var "ALUSrc", 0 0;
v0x7f8a43cace10_0 .var "EX_o", 3 0;
v0x7f8a43cacee0_0 .var "M_o", 1 0;
v0x7f8a43cacf90_0 .var "MemRead", 0 0;
v0x7f8a43cad060_0 .var "MemWrite", 0 0;
v0x7f8a43cad100_0 .var "MemtoReg", 0 0;
v0x7f8a43cad1a0_0 .var "RegDst", 0 0;
v0x7f8a43cad240_0 .var "RegWrite", 0 0;
v0x7f8a43cad350_0 .var "WB_o", 1 0;
v0x7f8a43cad400_0 .net "ctrl_sig_i", 9 0, v0x7f8a43ca5490_0;  1 drivers
v0x7f8a43cad490_0 .net "hazard_i", 0 0, L_0x7f8a43cb2d30;  alias, 1 drivers
E_0x7f8a43cacc80 .event edge, v0x7f8a43ca5490_0, v0x7f8a43ca7e00_0;
S_0x7f8a43cad580 .scope module, "MUX_Jump" "MUX_Jump" 3 123, 21 1 0, S_0x7f8a43c7ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 28 "data1_28_i"
    .port_info 1 /INPUT 32 "data1_32_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 1 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7f8a43cad810_0 .var "data1", 31 0;
v0x7f8a43cad8d0_0 .net "data1_28_i", 27 0, L_0x7f8a43cb33f0;  1 drivers
v0x7f8a43cad980_0 .net "data1_32_i", 31 0, v0x7f8a43cac7a0_0;  1 drivers
v0x7f8a43cada50_0 .net "data2_i", 31 0, v0x7f8a43cac7a0_0;  alias, 1 drivers
v0x7f8a43cadb20_0 .var "data_o", 31 0;
v0x7f8a43cadbf0_0 .net "select_i", 0 0, v0x7f8a43ca5550_0;  alias, 1 drivers
E_0x7f8a43cad7b0 .event edge, v0x7f8a43ca5550_0, v0x7f8a43cac7a0_0, v0x7f8a43cad8d0_0;
S_0x7f8a43cadd20 .scope module, "MUX_Write" "MUX_Write" 3 131, 22 1 0, S_0x7f8a43c7ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x1083cd050 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7f8a43cb2f40 .functor XNOR 1, L_0x7f8a43cb3150, L_0x1083cd050, C4<0>, C4<0>;
v0x7f8a43cadf30_0 .net/2u *"_s0", 0 0, L_0x1083cd050;  1 drivers
v0x7f8a43cadff0_0 .net *"_s2", 0 0, L_0x7f8a43cb2f40;  1 drivers
v0x7f8a43cae090_0 .net "data1_i", 31 0, v0x7f8a43cab1a0_0;  1 drivers
v0x7f8a43cae140_0 .net "data2_i", 31 0, v0x7f8a43caaf10_0;  1 drivers
v0x7f8a43cae1f0_0 .net "data_o", 31 0, L_0x7f8a43cb2fb0;  1 drivers
v0x7f8a43cae2c0_0 .net "select_i", 0 0, L_0x7f8a43cb3150;  1 drivers
L_0x7f8a43cb2fb0 .functor MUXZ 32, v0x7f8a43caaf10_0, v0x7f8a43cab1a0_0, L_0x7f8a43cb2f40, C4<>;
S_0x7f8a43cae3a0 .scope module, "MUXforward_1" "MUXForward" 3 90, 23 1 0, S_0x7f8a43c7ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select_i"
    .port_info 1 /INPUT 32 "data_i"
    .port_info 2 /INPUT 32 "EXMEM_addr_i"
    .port_info 3 /INPUT 32 "MEMWB_data_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7f8a43cae640_0 .net "EXMEM_addr_i", 31 0, v0x7f8a43ca65a0_0;  alias, 1 drivers
v0x7f8a43cae6f0_0 .net "MEMWB_data_i", 31 0, L_0x7f8a43cb2fb0;  alias, 1 drivers
v0x7f8a43cae7b0_0 .net "data_i", 31 0, v0x7f8a43ca8fe0_0;  1 drivers
v0x7f8a43cae880_0 .var "data_o", 31 0;
v0x7f8a43cae930_0 .net "select_i", 1 0, v0x7f8a43ca75e0_0;  1 drivers
E_0x7f8a43cae600 .event edge, v0x7f8a43cae1f0_0, v0x7f8a43ca5bf0_0, v0x7f8a43ca8fe0_0, v0x7f8a43ca75e0_0;
S_0x7f8a43caea60 .scope module, "MUXforward_2" "MUXForward" 3 98, 23 1 0, S_0x7f8a43c7ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "select_i"
    .port_info 1 /INPUT 32 "data_i"
    .port_info 2 /INPUT 32 "EXMEM_addr_i"
    .port_info 3 /INPUT 32 "MEMWB_data_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7f8a43caecf0_0 .net "EXMEM_addr_i", 31 0, v0x7f8a43ca65a0_0;  alias, 1 drivers
v0x7f8a43caee20_0 .net "MEMWB_data_i", 31 0, L_0x7f8a43cb2fb0;  alias, 1 drivers
v0x7f8a43caeec0_0 .net "data_i", 31 0, v0x7f8a43ca91a0_0;  1 drivers
v0x7f8a43caef70_0 .var "data_o", 31 0;
v0x7f8a43caf040_0 .net "select_i", 1 0, v0x7f8a43ca76a0_0;  1 drivers
E_0x7f8a43caec90 .event edge, v0x7f8a43cae1f0_0, v0x7f8a43ca5bf0_0, v0x7f8a43ca91a0_0, v0x7f8a43ca76a0_0;
S_0x7f8a43caf170 .scope module, "PC" "PC" 3 172, 24 1 0, S_0x7f8a43c7ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /INPUT 1 "hazard_i"
    .port_info 5 /OUTPUT 32 "pc_o"
v0x7f8a43caf3b0_0 .net "clk_i", 0 0, v0x7f8a43cb1be0_0;  alias, 1 drivers
v0x7f8a43caf450_0 .net "hazard_i", 0 0, L_0x7f8a43cb2af0;  alias, 1 drivers
v0x7f8a43caf510_0 .net "pc_i", 31 0, v0x7f8a43cadb20_0;  1 drivers
v0x7f8a43caf5e0_0 .var "pc_o", 31 0;
v0x7f8a43caf6b0_0 .net "rst_i", 0 0, v0x7f8a43cb1d80_0;  alias, 1 drivers
v0x7f8a43caf800_0 .net "start_i", 0 0, v0x7f8a43cb1e10_0;  alias, 1 drivers
S_0x7f8a43caf8d0 .scope module, "Registers" "Registers" 3 194, 25 1 0, S_0x7f8a43c7ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RSaddr_i"
    .port_info 2 /INPUT 5 "RTaddr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RSdata_o"
    .port_info 7 /OUTPUT 32 "RTdata_o"
L_0x7f8a43cb41f0 .functor BUFZ 32, L_0x7f8a43cb4030, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f8a43cb44a0 .functor BUFZ 32, L_0x7f8a43cb42e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8a43cafb60_0 .net "RDaddr_i", 4 0, v0x7f8a43cab300_0;  alias, 1 drivers
v0x7f8a43cafc50_0 .net "RDdata_i", 31 0, L_0x7f8a43cb2fb0;  alias, 1 drivers
v0x7f8a43cafcf0_0 .net "RSaddr_i", 4 0, L_0x7f8a43cb4590;  1 drivers
v0x7f8a43cafd90_0 .net "RSdata_o", 31 0, L_0x7f8a43cb41f0;  alias, 1 drivers
v0x7f8a43cafe50_0 .net "RTaddr_i", 4 0, L_0x7f8a43cb46a0;  1 drivers
v0x7f8a43caff30_0 .net "RTdata_o", 31 0, L_0x7f8a43cb44a0;  alias, 1 drivers
v0x7f8a43caffd0_0 .net "RegWrite_i", 0 0, L_0x7f8a43cb4780;  1 drivers
v0x7f8a43cb0060_0 .net *"_s0", 31 0, L_0x7f8a43cb4030;  1 drivers
v0x7f8a43cb0110_0 .net *"_s10", 6 0, L_0x7f8a43cb4380;  1 drivers
L_0x1083cd200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8a43cb0240_0 .net *"_s13", 1 0, L_0x1083cd200;  1 drivers
v0x7f8a43cb02f0_0 .net *"_s2", 6 0, L_0x7f8a43cb40d0;  1 drivers
L_0x1083cd1b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8a43cb03a0_0 .net *"_s5", 1 0, L_0x1083cd1b8;  1 drivers
v0x7f8a43cb0450_0 .net *"_s8", 31 0, L_0x7f8a43cb42e0;  1 drivers
v0x7f8a43cb0500_0 .net "clk_i", 0 0, v0x7f8a43cb1be0_0;  alias, 1 drivers
v0x7f8a43cb0590 .array "register", 31 0, 31 0;
E_0x7f8a43cae550 .event negedge, v0x7f8a43ca5ce0_0;
L_0x7f8a43cb4030 .array/port v0x7f8a43cb0590, L_0x7f8a43cb40d0;
L_0x7f8a43cb40d0 .concat [ 5 2 0 0], L_0x7f8a43cb4590, L_0x1083cd1b8;
L_0x7f8a43cb42e0 .array/port v0x7f8a43cb0590, L_0x7f8a43cb4380;
L_0x7f8a43cb4380 .concat [ 5 2 0 0], L_0x7f8a43cb46a0, L_0x1083cd200;
S_0x7f8a43cb06b0 .scope module, "ShiftLeft26" "ShiftLeft26" 3 147, 26 1 0, S_0x7f8a43c7ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "data_i"
    .port_info 1 /OUTPUT 28 "data_o"
L_0x1083cd098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8a43cb08a0_0 .net/2u *"_s0", 1 0, L_0x1083cd098;  1 drivers
v0x7f8a43cb0960_0 .net "data_i", 25 0, L_0x7f8a43cb3510;  1 drivers
v0x7f8a43cb0a00_0 .net "data_o", 27 0, L_0x7f8a43cb33f0;  alias, 1 drivers
L_0x7f8a43cb33f0 .concat [ 2 26 0 0], L_0x1083cd098, L_0x7f8a43cb3510;
S_0x7f8a43cb0ac0 .scope module, "ShiftLeft32" "ShiftLeft32" 3 152, 27 1 0, S_0x7f8a43c7ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x7f8a43cb0cf0_0 .net "data_i", 31 0, L_0x7f8a43cb5040;  alias, 1 drivers
v0x7f8a43cb0dc0_0 .var "data_o", 31 0;
E_0x7f8a43cb0ca0 .event edge, v0x7f8a43ca9810_0;
S_0x7f8a43cb0e90 .scope module, "Sign_Extend" "Sign_Extend" 3 229, 28 1 0, S_0x7f8a43c7ebb0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x7f8a43cb1070_0 .net *"_s1", 0 0, L_0x7f8a43cb4df0;  1 drivers
v0x7f8a43cb1130_0 .net *"_s2", 15 0, L_0x7f8a43cb4e90;  1 drivers
v0x7f8a43cb11e0_0 .net "data_i", 15 0, L_0x7f8a43cb5340;  1 drivers
v0x7f8a43cb12a0_0 .net "data_o", 31 0, L_0x7f8a43cb5040;  alias, 1 drivers
L_0x7f8a43cb4df0 .part L_0x7f8a43cb5340, 15, 1;
LS_0x7f8a43cb4e90_0_0 .concat [ 1 1 1 1], L_0x7f8a43cb4df0, L_0x7f8a43cb4df0, L_0x7f8a43cb4df0, L_0x7f8a43cb4df0;
LS_0x7f8a43cb4e90_0_4 .concat [ 1 1 1 1], L_0x7f8a43cb4df0, L_0x7f8a43cb4df0, L_0x7f8a43cb4df0, L_0x7f8a43cb4df0;
LS_0x7f8a43cb4e90_0_8 .concat [ 1 1 1 1], L_0x7f8a43cb4df0, L_0x7f8a43cb4df0, L_0x7f8a43cb4df0, L_0x7f8a43cb4df0;
LS_0x7f8a43cb4e90_0_12 .concat [ 1 1 1 1], L_0x7f8a43cb4df0, L_0x7f8a43cb4df0, L_0x7f8a43cb4df0, L_0x7f8a43cb4df0;
L_0x7f8a43cb4e90 .concat [ 4 4 4 4], LS_0x7f8a43cb4e90_0_0, LS_0x7f8a43cb4e90_0_4, LS_0x7f8a43cb4e90_0_8, LS_0x7f8a43cb4e90_0_12;
L_0x7f8a43cb5040 .concat [ 16 16 0 0], L_0x7f8a43cb5340, L_0x7f8a43cb4e90;
    .scope S_0x7f8a43ca9ac0;
T_0 ;
    %wait E_0x7f8a43ca5800;
    %load/vec4 v0x7f8a43caa1a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8a43caa0f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8a43ca9fb0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f8a43ca9e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8a43caa0f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8a43ca9fb0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7f8a43ca9e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7f8a43caa040_0;
    %assign/vec4 v0x7f8a43caa0f0_0, 0;
    %load/vec4 v0x7f8a43ca9f20_0;
    %assign/vec4 v0x7f8a43ca9fb0_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f8a43ca8600;
T_1 ;
    %wait E_0x7f8a43ca5800;
    %load/vec4 v0x7f8a43ca9520_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f8a43ca8dd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f8a43ca8c30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8a43ca8af0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8a43ca8fe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8a43ca91a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8a43ca98a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f8a43ca9460_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f8a43ca9740_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f8a43ca9300_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f8a43ca8cf0_0;
    %assign/vec4 v0x7f8a43ca8dd0_0, 0;
    %load/vec4 v0x7f8a43ca8b90_0;
    %assign/vec4 v0x7f8a43ca8c30_0, 0;
    %load/vec4 v0x7f8a43ca8a30_0;
    %assign/vec4 v0x7f8a43ca8af0_0, 0;
    %load/vec4 v0x7f8a43ca8f40_0;
    %assign/vec4 v0x7f8a43ca8fe0_0, 0;
    %load/vec4 v0x7f8a43ca90f0_0;
    %assign/vec4 v0x7f8a43ca91a0_0, 0;
    %load/vec4 v0x7f8a43ca9810_0;
    %assign/vec4 v0x7f8a43ca98a0_0, 0;
    %load/vec4 v0x7f8a43ca93b0_0;
    %assign/vec4 v0x7f8a43ca9460_0, 0;
    %load/vec4 v0x7f8a43ca95b0_0;
    %assign/vec4 v0x7f8a43ca9740_0, 0;
    %load/vec4 v0x7f8a43ca9250_0;
    %assign/vec4 v0x7f8a43ca9300_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f8a43ca5eb0;
T_2 ;
    %wait E_0x7f8a43ca5800;
    %load/vec4 v0x7f8a43ca69f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f8a43ca6410_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f8a43ca62a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8a43ca65a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8a43ca6790_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f8a43ca6960_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f8a43ca6350_0;
    %assign/vec4 v0x7f8a43ca6410_0, 0;
    %load/vec4 v0x7f8a43ca61e0_0;
    %assign/vec4 v0x7f8a43ca62a0_0, 0;
    %load/vec4 v0x7f8a43ca64c0_0;
    %assign/vec4 v0x7f8a43ca65a0_0, 0;
    %load/vec4 v0x7f8a43ca6700_0;
    %assign/vec4 v0x7f8a43ca6790_0, 0;
    %load/vec4 v0x7f8a43ca68d0_0;
    %assign/vec4 v0x7f8a43ca6960_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f8a43caa9d0;
T_3 ;
    %wait E_0x7f8a43ca5910;
    %load/vec4 v0x7f8a43cab410_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f8a43caad80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8a43caaf10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8a43cab1a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f8a43cab300_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f8a43caacc0_0;
    %assign/vec4 v0x7f8a43caad80_0, 0;
    %load/vec4 v0x7f8a43caae20_0;
    %assign/vec4 v0x7f8a43caaf10_0, 0;
    %load/vec4 v0x7f8a43cab110_0;
    %assign/vec4 v0x7f8a43cab1a0_0, 0;
    %load/vec4 v0x7f8a43cab230_0;
    %assign/vec4 v0x7f8a43cab300_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f8a43ca7140;
T_4 ;
    %wait E_0x7f8a43ca7430;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f8a43ca75e0_0, 0, 2;
    %load/vec4 v0x7f8a43ca7550_0;
    %load/vec4 v0x7f8a43ca7490_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7f8a43ca7490_0;
    %load/vec4 v0x7f8a43ca7750_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f8a43ca75e0_0, 0, 2;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7f8a43ca79a0_0;
    %load/vec4 v0x7f8a43ca78f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7f8a43ca78f0_0;
    %load/vec4 v0x7f8a43ca7750_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f8a43ca75e0_0, 0, 2;
T_4.2 ;
T_4.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f8a43ca76a0_0, 0, 2;
    %load/vec4 v0x7f8a43ca7550_0;
    %load/vec4 v0x7f8a43ca7490_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7f8a43ca7490_0;
    %load/vec4 v0x7f8a43ca7840_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f8a43ca76a0_0, 0, 2;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x7f8a43ca79a0_0;
    %load/vec4 v0x7f8a43ca78f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7f8a43ca78f0_0;
    %load/vec4 v0x7f8a43ca7840_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f8a43ca76a0_0, 0, 2;
T_4.6 ;
T_4.5 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f8a43cae3a0;
T_5 ;
    %wait E_0x7f8a43cae600;
    %load/vec4 v0x7f8a43cae930_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x7f8a43cae640_0;
    %cassign/vec4 v0x7f8a43cae880_0;
    %cassign/link v0x7f8a43cae880_0, v0x7f8a43cae640_0;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x7f8a43cae6f0_0;
    %cassign/vec4 v0x7f8a43cae880_0;
    %cassign/link v0x7f8a43cae880_0, v0x7f8a43cae6f0_0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7f8a43cae7b0_0;
    %cassign/vec4 v0x7f8a43cae880_0;
    %cassign/link v0x7f8a43cae880_0, v0x7f8a43cae7b0_0;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f8a43caea60;
T_6 ;
    %wait E_0x7f8a43caec90;
    %load/vec4 v0x7f8a43caf040_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v0x7f8a43caecf0_0;
    %cassign/vec4 v0x7f8a43caef70_0;
    %cassign/link v0x7f8a43caef70_0, v0x7f8a43caecf0_0;
    %jmp T_6.3;
T_6.1 ;
    %load/vec4 v0x7f8a43caee20_0;
    %cassign/vec4 v0x7f8a43caef70_0;
    %cassign/link v0x7f8a43caef70_0, v0x7f8a43caee20_0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7f8a43caeec0_0;
    %cassign/vec4 v0x7f8a43caef70_0;
    %cassign/link v0x7f8a43caef70_0, v0x7f8a43caeec0_0;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f8a43cac240;
T_7 ;
    %wait E_0x7f8a43cac520;
    %load/vec4 v0x7f8a43cac920_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8a43cac570_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %pad/s 1;
    %store/vec4 v0x7f8a43cac840_0, 0, 1;
    %load/vec4 v0x7f8a43cac840_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x7f8a43cac6f0_0;
    %store/vec4 v0x7f8a43cac7a0_0, 0, 32;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0x7f8a43cac620_0;
    %store/vec4 v0x7f8a43cac7a0_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f8a43cad580;
T_8 ;
    %wait E_0x7f8a43cad7b0;
    %load/vec4 v0x7f8a43cad980_0;
    %pushi/vec4 4026531840, 0, 32;
    %and;
    %load/vec4 v0x7f8a43cad8d0_0;
    %pad/u 32;
    %or;
    %store/vec4 v0x7f8a43cad810_0, 0, 32;
    %load/vec4 v0x7f8a43cadbf0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %load/vec4 v0x7f8a43cad810_0;
    %store/vec4 v0x7f8a43cadb20_0, 0, 32;
    %jmp T_8.2;
T_8.1 ;
    %load/vec4 v0x7f8a43cada50_0;
    %store/vec4 v0x7f8a43cadb20_0, 0, 32;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7f8a43ca5650;
T_9 ;
    %wait E_0x7f8a43ca5910;
    %load/vec4 v0x7f8a43ca5a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x7f8a43ca5b40_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x7f8a43ca5bf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8a43ca5d80, 0, 4;
    %load/vec4 v0x7f8a43ca5b40_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7f8a43ca5bf0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8a43ca5d80, 0, 4;
    %load/vec4 v0x7f8a43ca5b40_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7f8a43ca5bf0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8a43ca5d80, 0, 4;
    %load/vec4 v0x7f8a43ca5b40_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x7f8a43ca5bf0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8a43ca5d80, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f8a43ca5650;
T_10 ;
    %wait E_0x7f8a43ca58c0;
    %load/vec4 v0x7f8a43ca5950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7f8a43ca5bf0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f8a43ca5d80, 4;
    %load/vec4 v0x7f8a43ca5bf0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f8a43ca5d80, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8a43ca5bf0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7f8a43ca5d80, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x7f8a43ca5bf0_0;
    %load/vec4a v0x7f8a43ca5d80, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f8a43ca5aa0_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7f8a43cb0ac0;
T_11 ;
    %wait E_0x7f8a43cb0ca0;
    %load/vec4 v0x7f8a43cb0cf0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7f8a43cb0dc0_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7f8a43caf170;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8a43caf5e0_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0x7f8a43caf170;
T_13 ;
    %wait E_0x7f8a43ca5800;
    %load/vec4 v0x7f8a43caf6b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8a43caf5e0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7f8a43caf800_0;
    %load/vec4 v0x7f8a43caf450_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x7f8a43caf510_0;
    %assign/vec4 v0x7f8a43caf5e0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7f8a43caf8d0;
T_14 ;
    %wait E_0x7f8a43cae550;
    %load/vec4 v0x7f8a43caffd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x7f8a43cafc50_0;
    %load/vec4 v0x7f8a43cafb60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8a43cb0590, 0, 4;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7f8a43caca50;
T_15 ;
    %wait E_0x7f8a43cacc80;
    %load/vec4 v0x7f8a43cad490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f8a43cad350_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f8a43cacee0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f8a43cace10_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7f8a43cad400_0;
    %parti/s 2, 8, 5;
    %store/vec4 v0x7f8a43caccb0_0, 0, 2;
    %load/vec4 v0x7f8a43cad400_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x7f8a43cad1a0_0, 0, 1;
    %load/vec4 v0x7f8a43cad400_0;
    %parti/s 1, 6, 4;
    %store/vec4 v0x7f8a43cacd70_0, 0, 1;
    %load/vec4 v0x7f8a43cad400_0;
    %parti/s 1, 5, 4;
    %store/vec4 v0x7f8a43cad100_0, 0, 1;
    %load/vec4 v0x7f8a43cad400_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x7f8a43cad240_0, 0, 1;
    %load/vec4 v0x7f8a43cad400_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x7f8a43cad060_0, 0, 1;
    %load/vec4 v0x7f8a43cad400_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x7f8a43cacf90_0, 0, 1;
    %load/vec4 v0x7f8a43cad240_0;
    %load/vec4 v0x7f8a43cad100_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f8a43cad350_0, 0;
    %load/vec4 v0x7f8a43cacf90_0;
    %load/vec4 v0x7f8a43cad060_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f8a43cacee0_0, 0;
    %load/vec4 v0x7f8a43cacd70_0;
    %load/vec4 v0x7f8a43caccb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f8a43cad1a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f8a43cace10_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7f8a43ca50b0;
T_16 ;
    %wait E_0x7f8a43ca5300;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8a43ca53f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8a43ca5550_0, 0, 1;
    %load/vec4 v0x7f8a43ca5330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7f8a43ca5490_0, 0;
    %jmp T_16.8;
T_16.0 ;
    %pushi/vec4 912, 0, 10;
    %assign/vec4 v0x7f8a43ca5490_0, 0;
    %jmp T_16.8;
T_16.1 ;
    %pushi/vec4 80, 0, 10;
    %assign/vec4 v0x7f8a43ca5490_0, 0;
    %jmp T_16.8;
T_16.2 ;
    %pushi/vec4 116, 0, 10;
    %assign/vec4 v0x7f8a43ca5490_0, 0;
    %jmp T_16.8;
T_16.3 ;
    %pushi/vec4 72, 0, 10;
    %assign/vec4 v0x7f8a43ca5490_0, 0;
    %jmp T_16.8;
T_16.4 ;
    %pushi/vec4 258, 0, 10;
    %assign/vec4 v0x7f8a43ca5490_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8a43ca53f0_0, 0, 1;
    %jmp T_16.8;
T_16.5 ;
    %pushi/vec4 592, 0, 10;
    %assign/vec4 v0x7f8a43ca5490_0, 0;
    %jmp T_16.8;
T_16.6 ;
    %pushi/vec4 1, 0, 10;
    %assign/vec4 v0x7f8a43ca5490_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8a43ca5550_0, 0, 1;
    %jmp T_16.8;
T_16.8 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7f8a43c7a490;
T_17 ;
    %delay 25, 0;
    %load/vec4 v0x7f8a43cb1be0_0;
    %inv;
    %store/vec4 v0x7f8a43cb1be0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7f8a43c7a490;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8a43cb1ea0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8a43cb2130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8a43cb1f30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8a43cb2000_0, 0, 32;
T_18.0 ;
    %load/vec4 v0x7f8a43cb2000_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f8a43cb2000_0;
    %store/vec4a v0x7f8a43caa910, 4, 0;
    %load/vec4 v0x7f8a43cb2000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8a43cb2000_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8a43cb2000_0, 0, 32;
T_18.2 ;
    %load/vec4 v0x7f8a43cb2000_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_18.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7f8a43cb2000_0;
    %store/vec4a v0x7f8a43ca5d80, 4, 0;
    %load/vec4 v0x7f8a43cb2000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8a43cb2000_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8a43cb2000_0, 0, 32;
T_18.4 ;
    %load/vec4 v0x7f8a43cb2000_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_18.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f8a43cb2000_0;
    %store/vec4a v0x7f8a43cb0590, 4, 0;
    %load/vec4 v0x7f8a43cb2000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8a43cb2000_0, 0, 32;
    %jmp T_18.4;
T_18.5 ;
    %vpi_call 2 40 "$readmemb", "instruction.txt", v0x7f8a43caa910 {0 0 0};
    %vpi_func 2 43 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7f8a43cb2090_0, 0, 32;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f8a43ca5d80, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8a43cb1be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8a43cb1d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8a43cb1e10_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8a43cb1d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8a43cb1e10_0, 0, 1;
    %vpi_call 2 55 "$dumpfile", "gg.vcd" {0 0 0};
    %vpi_call 2 56 "$dumpvars" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x7f8a43c7a490;
T_19 ;
    %wait E_0x7f8a43cae550;
    %load/vec4 v0x7f8a43cb1ea0_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %vpi_call 2 61 "$stop" {0 0 0};
T_19.0 ;
    %load/vec4 v0x7f8a43ca7e00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8a43ca5550_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f8a43ca53f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x7f8a43cb2130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8a43cb2130_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x7f8a43ca7020_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.4, 4;
    %load/vec4 v0x7f8a43cb1f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8a43cb1f30_0, 0, 32;
T_19.4 ;
    %vpi_call 2 69 "$fdisplay", v0x7f8a43cb2090_0, "cycle = %d, Start = %d, Stall = %-1d, Flush = %-1d\012PC = %d", v0x7f8a43cb1ea0_0, v0x7f8a43cb1e10_0, v0x7f8a43cb2130_0, v0x7f8a43cb1f30_0, v0x7f8a43caf5e0_0 {0 0 0};
    %vpi_call 2 72 "$fdisplay", v0x7f8a43cb2090_0, "Registers" {0 0 0};
    %vpi_call 2 73 "$fdisplay", v0x7f8a43cb2090_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0x7f8a43cb0590, 0>, &A<v0x7f8a43cb0590, 8>, &A<v0x7f8a43cb0590, 16>, &A<v0x7f8a43cb0590, 24> {0 0 0};
    %vpi_call 2 74 "$fdisplay", v0x7f8a43cb2090_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0x7f8a43cb0590, 1>, &A<v0x7f8a43cb0590, 9>, &A<v0x7f8a43cb0590, 17>, &A<v0x7f8a43cb0590, 25> {0 0 0};
    %vpi_call 2 75 "$fdisplay", v0x7f8a43cb2090_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0x7f8a43cb0590, 2>, &A<v0x7f8a43cb0590, 10>, &A<v0x7f8a43cb0590, 18>, &A<v0x7f8a43cb0590, 26> {0 0 0};
    %vpi_call 2 76 "$fdisplay", v0x7f8a43cb2090_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0x7f8a43cb0590, 3>, &A<v0x7f8a43cb0590, 11>, &A<v0x7f8a43cb0590, 19>, &A<v0x7f8a43cb0590, 27> {0 0 0};
    %vpi_call 2 77 "$fdisplay", v0x7f8a43cb2090_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0x7f8a43cb0590, 4>, &A<v0x7f8a43cb0590, 12>, &A<v0x7f8a43cb0590, 20>, &A<v0x7f8a43cb0590, 28> {0 0 0};
    %vpi_call 2 78 "$fdisplay", v0x7f8a43cb2090_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0x7f8a43cb0590, 5>, &A<v0x7f8a43cb0590, 13>, &A<v0x7f8a43cb0590, 21>, &A<v0x7f8a43cb0590, 29> {0 0 0};
    %vpi_call 2 79 "$fdisplay", v0x7f8a43cb2090_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0x7f8a43cb0590, 6>, &A<v0x7f8a43cb0590, 14>, &A<v0x7f8a43cb0590, 22>, &A<v0x7f8a43cb0590, 30> {0 0 0};
    %vpi_call 2 80 "$fdisplay", v0x7f8a43cb2090_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0x7f8a43cb0590, 7>, &A<v0x7f8a43cb0590, 15>, &A<v0x7f8a43cb0590, 23>, &A<v0x7f8a43cb0590, 31> {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8a43ca5d80, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8a43ca5d80, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8a43ca5d80, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8a43ca5d80, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 83 "$fdisplay", v0x7f8a43cb2090_0, "Data Memory: 0x00 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8a43ca5d80, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8a43ca5d80, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8a43ca5d80, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8a43ca5d80, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 84 "$fdisplay", v0x7f8a43cb2090_0, "Data Memory: 0x04 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8a43ca5d80, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8a43ca5d80, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8a43ca5d80, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8a43ca5d80, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 85 "$fdisplay", v0x7f8a43cb2090_0, "Data Memory: 0x08 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8a43ca5d80, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8a43ca5d80, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8a43ca5d80, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8a43ca5d80, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 86 "$fdisplay", v0x7f8a43cb2090_0, "Data Memory: 0x0c = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8a43ca5d80, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8a43ca5d80, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8a43ca5d80, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8a43ca5d80, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 87 "$fdisplay", v0x7f8a43cb2090_0, "Data Memory: 0x10 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8a43ca5d80, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8a43ca5d80, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8a43ca5d80, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8a43ca5d80, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 88 "$fdisplay", v0x7f8a43cb2090_0, "Data Memory: 0x14 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8a43ca5d80, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8a43ca5d80, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8a43ca5d80, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8a43ca5d80, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 89 "$fdisplay", v0x7f8a43cb2090_0, "Data Memory: 0x18 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8a43ca5d80, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8a43ca5d80, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8a43ca5d80, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f8a43ca5d80, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 90 "$fdisplay", v0x7f8a43cb2090_0, "Data Memory: 0x1c = %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 92 "$fdisplay", v0x7f8a43cb2090_0, "\012" {0 0 0};
    %load/vec4 v0x7f8a43cb1ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8a43cb1ea0_0, 0, 32;
    %jmp T_19;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 29;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "DataMemory.v";
    "EXMEM.v";
    "Flush.v";
    "ForwardUnit.v";
    "HazardDetection.v";
    "IDEX.v";
    "IFID.v";
    "Instruction_Memory.v";
    "MEMWB.v";
    "MUX32.v";
    "MUX5.v";
    "MUX_Add.v";
    "MUX_Control.v";
    "MUX_Jump.v";
    "MUX_Write.v";
    "MUXForward.v";
    "PC.v";
    "Registers.v";
    "ShiftLeft26.v";
    "ShiftLeft32.v";
    "Sign_Extend.v";
