// Seed: 1962776207
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3;
  assign id_2 = 0;
  wire id_4;
  wire id_5;
  wire id_6;
  tri1 id_7 = 1;
endmodule
module module_0 (
    input supply1 id_0,
    output logic id_1,
    output wor id_2,
    input supply0 id_3,
    output wire id_4,
    input wand id_5,
    input tri0 id_6,
    input wire id_7,
    output wor id_8,
    input wor id_9,
    input wire module_1
    , id_23,
    output tri id_11,
    input uwire id_12,
    output wor id_13,
    output wire id_14,
    input tri0 id_15,
    output wand id_16,
    input logic id_17,
    input wire id_18,
    input supply1 id_19,
    input supply1 id_20
    , id_24,
    input uwire id_21
);
  initial begin
    id_1 <= id_17;
  end
  final $display(1'h0, id_10 ^ 1'd0, id_15, id_21);
  module_0(
      id_23, id_24
  );
  wire id_25;
  wire id_26;
  always @(1 or negedge id_6) id_23 = 1;
endmodule
