#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Dec  8 14:55:58 2024
# Process ID: 11628
# Current directory: C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.runs/synth_1/top.vds
# Journal file: C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13400 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 794.555 ; gain = 178.109
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/top.vhd:49]
INFO: [Synth 8-3491] module 'lcd' declared at 'C:/Users/Opal/Documents/VHDL/lcd/lcd.srcs/sources_1/new/lcd.vhd:32' bound to instance 'lcd_inst' of component 'lcd' [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/top.vhd:105]
INFO: [Synth 8-638] synthesizing module 'lcd' [C:/Users/Opal/Documents/VHDL/lcd/lcd.srcs/sources_1/new/lcd.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'lcd' (1#1) [C:/Users/Opal/Documents/VHDL/lcd/lcd.srcs/sources_1/new/lcd.vhd:44]
INFO: [Synth 8-3491] module 'multi_ultrasonic' declared at 'C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/multi_ultrasonic.vhd:5' bound to instance 'ultrasonic_inst' of component 'multi_ultrasonic' [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/top.vhd:117]
INFO: [Synth 8-638] synthesizing module 'multi_ultrasonic' [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/multi_ultrasonic.vhd:22]
INFO: [Synth 8-3491] module 'ultrasonic' declared at 'C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/ultrasonic.vhd:5' bound to instance 'ultrasonic_A1' of component 'ultrasonic' [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/multi_ultrasonic.vhd:55]
INFO: [Synth 8-638] synthesizing module 'ultrasonic' [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/ultrasonic.vhd:16]
WARNING: [Synth 8-6014] Unused sequential element distance_var_reg was removed.  [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/ultrasonic.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element distance_cm_reg was removed.  [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/ultrasonic.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element distance_value_reg was removed.  [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/ultrasonic.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element unit_reg was removed.  [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/ultrasonic.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element tenth_reg was removed.  [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/ultrasonic.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'ultrasonic' (2#1) [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/ultrasonic.vhd:16]
INFO: [Synth 8-3491] module 'ultrasonic' declared at 'C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/ultrasonic.vhd:5' bound to instance 'ultrasonic_A2' of component 'ultrasonic' [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/multi_ultrasonic.vhd:66]
INFO: [Synth 8-3491] module 'ultrasonic' declared at 'C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/ultrasonic.vhd:5' bound to instance 'ultrasonic_B1' of component 'ultrasonic' [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/multi_ultrasonic.vhd:77]
INFO: [Synth 8-3491] module 'ultrasonic' declared at 'C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/ultrasonic.vhd:5' bound to instance 'ultrasonic_B2' of component 'ultrasonic' [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/multi_ultrasonic.vhd:88]
WARNING: [Synth 8-6014] Unused sequential element distanceA1_reg was removed.  [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/multi_ultrasonic.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element distanceA2_reg was removed.  [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/multi_ultrasonic.vhd:107]
WARNING: [Synth 8-6014] Unused sequential element distanceB1_reg was removed.  [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/multi_ultrasonic.vhd:108]
WARNING: [Synth 8-6014] Unused sequential element distanceB2_reg was removed.  [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/multi_ultrasonic.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'multi_ultrasonic' (3#1) [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/multi_ultrasonic.vhd:22]
INFO: [Synth 8-3491] module 'DHT11_sensor' declared at 'C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/DHT11_sensor.vhd:5' bound to instance 'Dht_inst' of component 'DHT11_sensor' [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/top.vhd:132]
INFO: [Synth 8-638] synthesizing module 'DHT11_sensor' [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/DHT11_sensor.vhd:14]
INFO: [Synth 8-226] default block is never used [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/DHT11_sensor.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element s_readyFlag_reg was removed.  [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/DHT11_sensor.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element s_TEMPERATURE_reg was removed.  [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/DHT11_sensor.vhd:54]
WARNING: [Synth 8-6014] Unused sequential element s_TEMPERATURE_DEC_reg was removed.  [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/DHT11_sensor.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element s_HUMIDITY_reg was removed.  [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/DHT11_sensor.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element data_reg was removed.  [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/DHT11_sensor.vhd:115]
WARNING: [Synth 8-6014] Unused sequential element checksum_received_reg was removed.  [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/DHT11_sensor.vhd:139]
WARNING: [Synth 8-6014] Unused sequential element temp_sum_reg was removed.  [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/DHT11_sensor.vhd:145]
WARNING: [Synth 8-6014] Unused sequential element checksum_calculated_reg was removed.  [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/DHT11_sensor.vhd:149]
WARNING: [Synth 8-6014] Unused sequential element temperature_ten_reg was removed.  [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/DHT11_sensor.vhd:158]
WARNING: [Synth 8-6014] Unused sequential element temperature_unit_reg was removed.  [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/DHT11_sensor.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'DHT11_sensor' (4#1) [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/DHT11_sensor.vhd:14]
INFO: [Synth 8-3491] module 'traffic' declared at 'C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/traffic.vhd:26' bound to instance 'traffic_inst' of component 'traffic' [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/top.vhd:139]
INFO: [Synth 8-638] synthesizing module 'traffic' [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/traffic.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'traffic' (5#1) [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/traffic.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'top' (6#1) [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/top.vhd:49]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[63]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[62]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[61]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[60]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[59]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[58]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[57]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[56]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[55]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[54]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[53]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[52]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[51]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[50]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[49]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[48]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[47]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[46]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[45]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[44]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[43]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[42]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[41]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[40]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[39]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[38]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[37]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[36]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[35]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[34]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[33]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[32]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[31]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[30]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[29]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[28]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[27]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[26]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[25]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[24]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[23]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[22]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[21]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[20]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[19]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[18]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[17]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[16]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[15]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[14]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[13]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[12]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[11]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[10]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[9]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[8]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[7]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[6]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[5]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[4]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[3]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[2]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[1]
WARNING: [Synth 8-3331] design DHT11_sensor has unconnected port common_bus[0]
WARNING: [Synth 8-3331] design lcd has unconnected port common_bus[47]
WARNING: [Synth 8-3331] design lcd has unconnected port common_bus[46]
WARNING: [Synth 8-3331] design lcd has unconnected port common_bus[45]
WARNING: [Synth 8-3331] design lcd has unconnected port common_bus[44]
WARNING: [Synth 8-3331] design lcd has unconnected port common_bus[43]
WARNING: [Synth 8-3331] design lcd has unconnected port common_bus[42]
WARNING: [Synth 8-3331] design lcd has unconnected port common_bus[41]
WARNING: [Synth 8-3331] design lcd has unconnected port common_bus[40]
WARNING: [Synth 8-3331] design lcd has unconnected port common_bus[39]
WARNING: [Synth 8-3331] design lcd has unconnected port common_bus[38]
WARNING: [Synth 8-3331] design lcd has unconnected port common_bus[37]
WARNING: [Synth 8-3331] design lcd has unconnected port common_bus[36]
WARNING: [Synth 8-3331] design lcd has unconnected port common_bus[35]
WARNING: [Synth 8-3331] design lcd has unconnected port common_bus[34]
WARNING: [Synth 8-3331] design lcd has unconnected port common_bus[33]
WARNING: [Synth 8-3331] design lcd has unconnected port common_bus[32]
WARNING: [Synth 8-3331] design lcd has unconnected port common_bus[31]
WARNING: [Synth 8-3331] design lcd has unconnected port common_bus[30]
WARNING: [Synth 8-3331] design lcd has unconnected port common_bus[29]
WARNING: [Synth 8-3331] design lcd has unconnected port common_bus[28]
WARNING: [Synth 8-3331] design lcd has unconnected port common_bus[27]
WARNING: [Synth 8-3331] design lcd has unconnected port common_bus[26]
WARNING: [Synth 8-3331] design lcd has unconnected port common_bus[25]
WARNING: [Synth 8-3331] design lcd has unconnected port common_bus[24]
WARNING: [Synth 8-3331] design lcd has unconnected port common_bus[23]
WARNING: [Synth 8-3331] design lcd has unconnected port common_bus[22]
WARNING: [Synth 8-3331] design lcd has unconnected port common_bus[21]
WARNING: [Synth 8-3331] design lcd has unconnected port common_bus[20]
WARNING: [Synth 8-3331] design lcd has unconnected port common_bus[19]
WARNING: [Synth 8-3331] design lcd has unconnected port common_bus[18]
WARNING: [Synth 8-3331] design lcd has unconnected port common_bus[17]
WARNING: [Synth 8-3331] design lcd has unconnected port common_bus[16]
WARNING: [Synth 8-3331] design lcd has unconnected port common_bus[15]
WARNING: [Synth 8-3331] design lcd has unconnected port common_bus[14]
WARNING: [Synth 8-3331] design lcd has unconnected port common_bus[13]
WARNING: [Synth 8-3331] design lcd has unconnected port common_bus[12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 858.230 ; gain = 241.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 858.230 ; gain = 241.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 858.230 ; gain = 241.785
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 980.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 980.695 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 980.695 ; gain = 364.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 980.695 ; gain = 364.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 980.695 ; gain = 364.250
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'lcd'
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'DHT11_sensor'
INFO: [Synth 8-5544] ROM "currentState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'traffic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                              000 |                              000
                    init |                              001 |                              001
                   ready |                              010 |                              011
                   clear |                              011 |                              100
                   write |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'lcd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              zero_state |                              000 |                              000
        start_down_state |                              001 |                              010
          start_up_state |                              010 |                              011
      waitresponse_state |                              011 |                              100
          readdata_state |                              100 |                              101
           process_state |                              101 |                              110
     assign_output_state |                              110 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'DHT11_sensor'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  lane_a |                              010 |                              000
                  a_to_b |                              100 |                              100
                  left_a |                              101 |                              010
                  lane_b |                              011 |                              001
                  b_to_a |                              000 |                              101
                  left_b |                              001 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'traffic'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 980.695 ; gain = 364.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     24 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 4     
	               13 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   6 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 21    
	   5 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 20    
	   6 Input     16 Bit        Muxes := 4     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 40    
	  18 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   5 Input     32 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 27    
	  18 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
Module ultrasonic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 5     
	   6 Input     16 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module multi_ultrasonic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module DHT11_sensor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   7 Input     32 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
Module traffic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   6 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   6 Input      3 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP distance1, operation Mode is: A*(B:0x85fc).
DSP Report: operator distance1 is absorbed into DSP distance1.
DSP Report: Generating DSP distance1, operation Mode is: A*(B:0x85fc).
DSP Report: operator distance1 is absorbed into DSP distance1.
DSP Report: Generating DSP distance1, operation Mode is: A*(B:0x85fc).
DSP Report: operator distance1 is absorbed into DSP distance1.
DSP Report: Generating DSP distance1, operation Mode is: A*(B:0x85fc).
DSP Report: operator distance1 is absorbed into DSP distance1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Dht_inst/dht_data_dir_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 980.695 ; gain = 364.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ultrasonic  | A*(B:0x85fc) | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ultrasonic  | A*(B:0x85fc) | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ultrasonic  | A*(B:0x85fc) | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ultrasonic  | A*(B:0x85fc) | 24     | 16     | -      | -      | 40     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/ultrasonic.vhd:34]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/ultrasonic.vhd:34]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/ultrasonic.vhd:34]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/ultrasonic.vhd:34]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1013.910 ; gain = 397.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1017.867 ; gain = 401.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/ultrasonic.vhd:34]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/ultrasonic.vhd:34]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/ultrasonic.vhd:34]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.srcs/sources_1/new/ultrasonic.vhd:34]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1151.180 ; gain = 534.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop ultrasonic_inst/ultrasonic_B2/distance_reg[12] is being inverted and renamed to ultrasonic_inst/ultrasonic_B2/distance_reg[12]_inv.
INFO: [Synth 8-5365] Flop ultrasonic_inst/ultrasonic_B1/distance_reg[12] is being inverted and renamed to ultrasonic_inst/ultrasonic_B1/distance_reg[12]_inv.
INFO: [Synth 8-5365] Flop ultrasonic_inst/ultrasonic_A2/distance_reg[12] is being inverted and renamed to ultrasonic_inst/ultrasonic_A2/distance_reg[12]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1156.668 ; gain = 540.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1156.668 ; gain = 540.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1156.668 ; gain = 540.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1156.668 ; gain = 540.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1156.668 ; gain = 540.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1156.668 ; gain = 540.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   506|
|3     |DSP48E1 |     4|
|4     |LUT1    |   136|
|5     |LUT2    |  1317|
|6     |LUT3    |   875|
|7     |LUT4    |   275|
|8     |LUT5    |   333|
|9     |LUT6    |   701|
|10    |FDCE    |   137|
|11    |FDPE    |     5|
|12    |FDRE    |   212|
|13    |IBUF    |     7|
|14    |OBUF    |    20|
+------+--------+------+

Report Instance Areas: 
+------+------------------+-----------------+------+
|      |Instance          |Module           |Cells |
+------+------------------+-----------------+------+
|1     |top               |                 |  4529|
|2     |  Dht_inst        |DHT11_sensor     |   438|
|3     |  lcd_inst        |lcd              |   819|
|4     |  traffic_inst    |traffic          |   203|
|5     |  ultrasonic_inst |multi_ultrasonic |  2229|
|6     |    ultrasonic_A1 |ultrasonic       |   604|
|7     |    ultrasonic_A2 |ultrasonic_0     |   541|
|8     |    ultrasonic_B1 |ultrasonic_1     |   541|
|9     |    ultrasonic_B2 |ultrasonic_2     |   541|
+------+------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1156.668 ; gain = 540.223
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 174 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1156.668 ; gain = 417.758
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1156.668 ; gain = 540.223
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 510 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1156.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 119 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1156.668 ; gain = 801.082
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1156.668 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Opal/Documents/VHDL/Smart-Traffic-Basys3/Smart-Traffic-Basys3.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 14:56:47 2024...
