Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec  6 17:59:06 2024
| Host         : LAPTOP-VB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     136         
LUTAR-1    Warning           LUT drives async reset alert    16          
SYNTH-16   Warning           Address collision               1           
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (172)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (238)
5. checking no_input_delay (12)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (172)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: set (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[7] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clock/ffdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[0].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[10].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[11].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[12].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[13].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[14].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[15].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[16].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[17].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[1].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[2].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[3].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[4].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[5].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[6].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[7].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[8].div/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock/genblk1[9].div/clkDiv_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: singlepulser/enable_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uartBoardToBoard/baudrate_gen/baud_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uartMyKeyboardToMyBasys/baudrate_gen/baud_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (238)
--------------------------------------------------
 There are 238 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.459        0.000                      0                  700        0.146        0.000                      0                  700        4.500        0.000                       0                   383  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.459        0.000                      0                  700        0.146        0.000                      0                  700        4.500        0.000                       0                   383  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.459ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.459ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.422ns  (logic 3.242ns (38.496%)  route 5.180ns (61.504%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     6.015 r  tsg/dp_ram/ram_reg/DOBDO[4]
                         net (fo=3, routed)           0.926     6.941    tsg/a_rom/DOBDO[4]
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     7.673 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.659     8.333    tsg/dp_ram/O[3]
    SLICE_X9Y8           LUT4 (Prop_lut4_I3_O)        0.335     8.668 r  tsg/dp_ram/rgb_reg[11]_i_28/O
                         net (fo=14, routed)          0.957     9.625    tsg/a_rom/sel[2]
    SLICE_X1Y14          MUXF7 (Prop_muxf7_S_O)       0.478    10.103 r  tsg/a_rom/rgb_reg_reg[11]_i_21/O
                         net (fo=1, routed)           0.932    11.034    tsg/dp_ram/rgb_reg_reg[11]_i_3_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I0_O)        0.299    11.333 r  tsg/dp_ram/rgb_reg[11]_i_8/O
                         net (fo=1, routed)           0.000    11.333    tsg/dp_ram/rgb_reg[11]_i_8_n_0
    SLICE_X5Y12          MUXF7 (Prop_muxf7_I1_O)      0.217    11.550 r  tsg/dp_ram/rgb_reg_reg[11]_i_3/O
                         net (fo=2, routed)           0.708    12.258    tsg/dp_ram/rgb_reg_reg[11]_i_3_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.299    12.557 r  tsg/dp_ram/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.997    13.554    rgb_next[11]
    SLICE_X1Y18          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X1Y18          FDRE (Setup_fdre_C_D)       -0.061    15.014    rgb_reg_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -13.554    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.485ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.399ns  (logic 2.764ns (32.909%)  route 5.635ns (67.091%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     6.015 r  tsg/dp_ram/ram_reg/DOBDO[4]
                         net (fo=3, routed)           0.926     6.941    tsg/a_rom/DOBDO[4]
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668     7.609 r  tsg/a_rom/data2_carry/O[2]
                         net (fo=1, routed)           0.496     8.105    tsg/dp_ram/O[2]
    SLICE_X9Y8           LUT4 (Prop_lut4_I3_O)        0.301     8.406 r  tsg/dp_ram/rgb_reg[11]_i_47/O
                         net (fo=30, routed)          1.566     9.972    tsg/a_rom/sel[1]
    SLICE_X5Y17          LUT6 (Prop_lut6_I2_O)        0.124    10.096 r  tsg/a_rom/rgb_reg[11]_i_83/O
                         net (fo=1, routed)           0.000    10.096    tsg/dp_ram/rgb_reg_reg[11]_i_11_0
    SLICE_X5Y17          MUXF7 (Prop_muxf7_I1_O)      0.245    10.341 r  tsg/dp_ram/rgb_reg_reg[11]_i_34/O
                         net (fo=1, routed)           0.000    10.341    tsg/dp_ram/rgb_reg_reg[11]_i_34_n_0
    SLICE_X5Y17          MUXF8 (Prop_muxf8_I0_O)      0.104    10.445 r  tsg/dp_ram/rgb_reg_reg[11]_i_11/O
                         net (fo=1, routed)           0.925    11.371    tsg/dp_ram/font_word[2]
    SLICE_X5Y13          LUT6 (Prop_lut6_I3_O)        0.316    11.687 r  tsg/dp_ram/rgb_reg[11]_i_4/O
                         net (fo=2, routed)           0.729    12.416    tsg/dp_ram/rgb_reg[11]_i_4_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I3_O)        0.124    12.540 r  tsg/dp_ram/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.992    13.532    rgb_next[7]
    SLICE_X0Y18          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.058    15.017    rgb_reg_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -13.532    
  -------------------------------------------------------------------
                         slack                                  1.485    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.310ns  (logic 3.242ns (39.014%)  route 5.068ns (60.986%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     6.015 r  tsg/dp_ram/ram_reg/DOBDO[4]
                         net (fo=3, routed)           0.926     6.941    tsg/a_rom/DOBDO[4]
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     7.673 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.659     8.333    tsg/dp_ram/O[3]
    SLICE_X9Y8           LUT4 (Prop_lut4_I3_O)        0.335     8.668 r  tsg/dp_ram/rgb_reg[11]_i_28/O
                         net (fo=14, routed)          0.957     9.625    tsg/a_rom/sel[2]
    SLICE_X1Y14          MUXF7 (Prop_muxf7_S_O)       0.478    10.103 r  tsg/a_rom/rgb_reg_reg[11]_i_21/O
                         net (fo=1, routed)           0.932    11.034    tsg/dp_ram/rgb_reg_reg[11]_i_3_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I0_O)        0.299    11.333 r  tsg/dp_ram/rgb_reg[11]_i_8/O
                         net (fo=1, routed)           0.000    11.333    tsg/dp_ram/rgb_reg[11]_i_8_n_0
    SLICE_X5Y12          MUXF7 (Prop_muxf7_I1_O)      0.217    11.550 r  tsg/dp_ram/rgb_reg_reg[11]_i_3/O
                         net (fo=2, routed)           0.708    12.258    tsg/dp_ram/rgb_reg_reg[11]_i_3_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.299    12.557 r  tsg/dp_ram/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.885    13.443    rgb_next[11]
    SLICE_X1Y18          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X1Y18          FDRE (Setup_fdre_C_D)       -0.058    15.017    rgb_reg_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -13.443    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.287ns  (logic 3.242ns (39.123%)  route 5.045ns (60.877%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     6.015 r  tsg/dp_ram/ram_reg/DOBDO[4]
                         net (fo=3, routed)           0.926     6.941    tsg/a_rom/DOBDO[4]
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     7.673 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.659     8.333    tsg/dp_ram/O[3]
    SLICE_X9Y8           LUT4 (Prop_lut4_I3_O)        0.335     8.668 r  tsg/dp_ram/rgb_reg[11]_i_28/O
                         net (fo=14, routed)          0.957     9.625    tsg/a_rom/sel[2]
    SLICE_X1Y14          MUXF7 (Prop_muxf7_S_O)       0.478    10.103 r  tsg/a_rom/rgb_reg_reg[11]_i_21/O
                         net (fo=1, routed)           0.932    11.034    tsg/dp_ram/rgb_reg_reg[11]_i_3_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I0_O)        0.299    11.333 r  tsg/dp_ram/rgb_reg[11]_i_8/O
                         net (fo=1, routed)           0.000    11.333    tsg/dp_ram/rgb_reg[11]_i_8_n_0
    SLICE_X5Y12          MUXF7 (Prop_muxf7_I1_O)      0.217    11.550 r  tsg/dp_ram/rgb_reg_reg[11]_i_3/O
                         net (fo=2, routed)           0.708    12.258    tsg/dp_ram/rgb_reg_reg[11]_i_3_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.299    12.557 r  tsg/dp_ram/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.862    13.419    rgb_next[11]
    SLICE_X1Y18          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X1Y18          FDRE (Setup_fdre_C_D)       -0.081    14.994    rgb_reg_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                         -13.419    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.590ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.285ns  (logic 3.242ns (39.133%)  route 5.043ns (60.868%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     6.015 r  tsg/dp_ram/ram_reg/DOBDO[4]
                         net (fo=3, routed)           0.926     6.941    tsg/a_rom/DOBDO[4]
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     7.673 r  tsg/a_rom/data2_carry/O[3]
                         net (fo=1, routed)           0.659     8.333    tsg/dp_ram/O[3]
    SLICE_X9Y8           LUT4 (Prop_lut4_I3_O)        0.335     8.668 r  tsg/dp_ram/rgb_reg[11]_i_28/O
                         net (fo=14, routed)          0.957     9.625    tsg/a_rom/sel[2]
    SLICE_X1Y14          MUXF7 (Prop_muxf7_S_O)       0.478    10.103 r  tsg/a_rom/rgb_reg_reg[11]_i_21/O
                         net (fo=1, routed)           0.932    11.034    tsg/dp_ram/rgb_reg_reg[11]_i_3_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I0_O)        0.299    11.333 r  tsg/dp_ram/rgb_reg[11]_i_8/O
                         net (fo=1, routed)           0.000    11.333    tsg/dp_ram/rgb_reg[11]_i_8_n_0
    SLICE_X5Y12          MUXF7 (Prop_muxf7_I1_O)      0.217    11.550 r  tsg/dp_ram/rgb_reg_reg[11]_i_3/O
                         net (fo=2, routed)           0.708    12.258    tsg/dp_ram/rgb_reg_reg[11]_i_3_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.299    12.557 r  tsg/dp_ram/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.860    13.417    rgb_next[11]
    SLICE_X1Y18          FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X1Y18          FDRE (Setup_fdre_C_D)       -0.067    15.008    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                         -13.417    
  -------------------------------------------------------------------
                         slack                                  1.590    

Slack (MET) :             1.598ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.263ns  (logic 2.764ns (33.451%)  route 5.499ns (66.549%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     6.015 r  tsg/dp_ram/ram_reg/DOBDO[4]
                         net (fo=3, routed)           0.926     6.941    tsg/a_rom/DOBDO[4]
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668     7.609 r  tsg/a_rom/data2_carry/O[2]
                         net (fo=1, routed)           0.496     8.105    tsg/dp_ram/O[2]
    SLICE_X9Y8           LUT4 (Prop_lut4_I3_O)        0.301     8.406 r  tsg/dp_ram/rgb_reg[11]_i_47/O
                         net (fo=30, routed)          1.566     9.972    tsg/a_rom/sel[1]
    SLICE_X5Y17          LUT6 (Prop_lut6_I2_O)        0.124    10.096 r  tsg/a_rom/rgb_reg[11]_i_83/O
                         net (fo=1, routed)           0.000    10.096    tsg/dp_ram/rgb_reg_reg[11]_i_11_0
    SLICE_X5Y17          MUXF7 (Prop_muxf7_I1_O)      0.245    10.341 r  tsg/dp_ram/rgb_reg_reg[11]_i_34/O
                         net (fo=1, routed)           0.000    10.341    tsg/dp_ram/rgb_reg_reg[11]_i_34_n_0
    SLICE_X5Y17          MUXF8 (Prop_muxf8_I0_O)      0.104    10.445 r  tsg/dp_ram/rgb_reg_reg[11]_i_11/O
                         net (fo=1, routed)           0.925    11.371    tsg/dp_ram/font_word[2]
    SLICE_X5Y13          LUT6 (Prop_lut6_I3_O)        0.316    11.687 r  tsg/dp_ram/rgb_reg[11]_i_4/O
                         net (fo=2, routed)           0.729    12.416    tsg/dp_ram/rgb_reg[11]_i_4_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I3_O)        0.124    12.540 r  tsg/dp_ram/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.855    13.396    rgb_next[7]
    SLICE_X0Y18          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.081    14.994    rgb_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                         -13.396    
  -------------------------------------------------------------------
                         slack                                  1.598    

Slack (MET) :             1.607ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 2.764ns (33.428%)  route 5.505ns (66.572%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     6.015 r  tsg/dp_ram/ram_reg/DOBDO[4]
                         net (fo=3, routed)           0.926     6.941    tsg/a_rom/DOBDO[4]
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668     7.609 r  tsg/a_rom/data2_carry/O[2]
                         net (fo=1, routed)           0.496     8.105    tsg/dp_ram/O[2]
    SLICE_X9Y8           LUT4 (Prop_lut4_I3_O)        0.301     8.406 r  tsg/dp_ram/rgb_reg[11]_i_47/O
                         net (fo=30, routed)          1.566     9.972    tsg/a_rom/sel[1]
    SLICE_X5Y17          LUT6 (Prop_lut6_I2_O)        0.124    10.096 r  tsg/a_rom/rgb_reg[11]_i_83/O
                         net (fo=1, routed)           0.000    10.096    tsg/dp_ram/rgb_reg_reg[11]_i_11_0
    SLICE_X5Y17          MUXF7 (Prop_muxf7_I1_O)      0.245    10.341 r  tsg/dp_ram/rgb_reg_reg[11]_i_34/O
                         net (fo=1, routed)           0.000    10.341    tsg/dp_ram/rgb_reg_reg[11]_i_34_n_0
    SLICE_X5Y17          MUXF8 (Prop_muxf8_I0_O)      0.104    10.445 r  tsg/dp_ram/rgb_reg_reg[11]_i_11/O
                         net (fo=1, routed)           0.925    11.371    tsg/dp_ram/font_word[2]
    SLICE_X5Y13          LUT6 (Prop_lut6_I3_O)        0.316    11.687 r  tsg/dp_ram/rgb_reg[11]_i_4/O
                         net (fo=2, routed)           0.729    12.416    tsg/dp_ram/rgb_reg[11]_i_4_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I3_O)        0.124    12.540 r  tsg/dp_ram/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.861    13.401    rgb_next[7]
    SLICE_X0Y18          FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.067    15.008    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                         -13.401    
  -------------------------------------------------------------------
                         slack                                  1.607    

Slack (MET) :             1.626ns  (required time - arrival time)
  Source:                 tsg/dp_ram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.255ns  (logic 2.764ns (33.483%)  route 5.491ns (66.517%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.612     5.133    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     6.015 r  tsg/dp_ram/ram_reg/DOBDO[4]
                         net (fo=3, routed)           0.926     6.941    tsg/a_rom/DOBDO[4]
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.668     7.609 r  tsg/a_rom/data2_carry/O[2]
                         net (fo=1, routed)           0.496     8.105    tsg/dp_ram/O[2]
    SLICE_X9Y8           LUT4 (Prop_lut4_I3_O)        0.301     8.406 r  tsg/dp_ram/rgb_reg[11]_i_47/O
                         net (fo=30, routed)          1.566     9.972    tsg/a_rom/sel[1]
    SLICE_X5Y17          LUT6 (Prop_lut6_I2_O)        0.124    10.096 r  tsg/a_rom/rgb_reg[11]_i_83/O
                         net (fo=1, routed)           0.000    10.096    tsg/dp_ram/rgb_reg_reg[11]_i_11_0
    SLICE_X5Y17          MUXF7 (Prop_muxf7_I1_O)      0.245    10.341 r  tsg/dp_ram/rgb_reg_reg[11]_i_34/O
                         net (fo=1, routed)           0.000    10.341    tsg/dp_ram/rgb_reg_reg[11]_i_34_n_0
    SLICE_X5Y17          MUXF8 (Prop_muxf8_I0_O)      0.104    10.445 r  tsg/dp_ram/rgb_reg_reg[11]_i_11/O
                         net (fo=1, routed)           0.925    11.371    tsg/dp_ram/font_word[2]
    SLICE_X5Y13          LUT6 (Prop_lut6_I3_O)        0.316    11.687 r  tsg/dp_ram/rgb_reg[11]_i_4/O
                         net (fo=2, routed)           0.729    12.416    tsg/dp_ram/rgb_reg[11]_i_4_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I3_O)        0.124    12.540 r  tsg/dp_ram/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.848    13.388    rgb_next[7]
    SLICE_X0Y18          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.509    14.850    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.061    15.014    rgb_reg_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -13.388    
  -------------------------------------------------------------------
                         slack                                  1.626    

Slack (MET) :             3.808ns  (required time - arrival time)
  Source:                 uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.705ns  (logic 2.506ns (43.924%)  route 3.199ns (56.076%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.562     5.083    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.081    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]
    SLICE_X38Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.676    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.793    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.910    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.144    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.261 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.261    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.378 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.378    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.701 f  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.802     8.503    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X40Y45         LUT2 (Prop_lut2_I0_O)        0.306     8.809 f  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.794     9.602    uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.124     9.726 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.062    10.789    uartMyKeyboardToMyBasys/baudrate_gen/clear
    SLICE_X39Y45         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.445    14.786    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[28]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y45         FDRE (Setup_fdre_C_R)       -0.429    14.597    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.789    
  -------------------------------------------------------------------
                         slack                                  3.808    

Slack (MET) :             3.808ns  (required time - arrival time)
  Source:                 uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.705ns  (logic 2.506ns (43.924%)  route 3.199ns (56.076%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.562     5.083    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.081    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]
    SLICE_X38Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.676    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.793    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X38Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.910    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.027 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.027    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.144 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.144    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.261 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.261    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.378 r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.378    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.701 f  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.802     8.503    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X40Y45         LUT2 (Prop_lut2_I0_O)        0.306     8.809 f  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.794     9.602    uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_7_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.124     9.726 r  uartMyKeyboardToMyBasys/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.062    10.789    uartMyKeyboardToMyBasys/baudrate_gen/clear
    SLICE_X39Y45         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.445    14.786    uartMyKeyboardToMyBasys/baudrate_gen/clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[29]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y45         FDRE (Setup_fdre_C_R)       -0.429    14.597    uartMyKeyboardToMyBasys/baudrate_gen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.789    
  -------------------------------------------------------------------
                         slack                                  3.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 tsg/cur_x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.495%)  route 0.245ns (63.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.566     1.449    tsg/clk_IBUF_BUFG
    SLICE_X9Y4           FDCE                                         r  tsg/cur_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDCE (Prop_fdce_C_Q)         0.141     1.590 r  tsg/cur_x_reg_reg[5]/Q
                         net (fo=37, routed)          0.245     1.835    tsg/dp_ram/addr_w[5]
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.877     2.005    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.690    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.222%)  route 0.271ns (65.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X11Y6          FDRE                                         r  vga/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  vga/v_count_reg_reg[5]/Q
                         net (fo=9, routed)           0.271     1.861    tsg/dp_ram/ADDRBWRADDR[8]
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.878     2.006    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.528    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.711    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.099%)  route 0.255ns (60.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  vga/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  vga/v_count_reg_reg[8]/Q
                         net (fo=6, routed)           0.255     1.869    tsg/dp_ram/ADDRBWRADDR[11]
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.878     2.006    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.528    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.711    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.662%)  route 0.260ns (61.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  vga/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  vga/v_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.260     1.873    tsg/dp_ram/ADDRBWRADDR[10]
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.878     2.006    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.528    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.711    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 tsg/cur_x_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/dp_ram/ram_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.258%)  route 0.276ns (62.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.565     1.448    tsg/clk_IBUF_BUFG
    SLICE_X10Y7          FDCE                                         r  tsg/cur_x_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  tsg/cur_x_reg_reg[0]/Q
                         net (fo=41, routed)          0.276     1.888    tsg/dp_ram/addr_w[0]
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.877     2.005    tsg/dp_ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  tsg/dp_ram/ram_reg/CLKARDCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.710    tsg/dp_ram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 tsg/pix_x1_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x2_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.593     1.476    tsg/clk_IBUF_BUFG
    SLICE_X7Y5           FDCE                                         r  tsg/pix_x1_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  tsg/pix_x1_reg_reg[9]/Q
                         net (fo=1, routed)           0.110     1.727    tsg/pix_x1_reg[9]
    SLICE_X7Y5           FDCE                                         r  tsg/pix_x2_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.864     1.991    tsg/clk_IBUF_BUFG
    SLICE_X7Y5           FDCE                                         r  tsg/pix_x2_reg_reg[9]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X7Y5           FDCE (Hold_fdce_C_D)         0.072     1.548    tsg/pix_x2_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 tsg/pix_y1_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_y2_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.593     1.476    tsg/clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  tsg/pix_y1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y3           FDCE (Prop_fdce_C_Q)         0.141     1.617 r  tsg/pix_y1_reg_reg[8]/Q
                         net (fo=1, routed)           0.110     1.727    tsg/pix_y1_reg[8]
    SLICE_X7Y3           FDCE                                         r  tsg/pix_y2_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.864     1.991    tsg/clk_IBUF_BUFG
    SLICE_X7Y3           FDCE                                         r  tsg/pix_y2_reg_reg[8]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X7Y3           FDCE (Hold_fdce_C_D)         0.072     1.548    tsg/pix_y2_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_sync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.045%)  route 0.134ns (41.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.592     1.475    vga/clk_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  vga/h_count_reg_reg[6]/Q
                         net (fo=9, routed)           0.134     1.751    vga/w_x[6]
    SLICE_X6Y6           LUT6 (Prop_lut6_I1_O)        0.045     1.796 r  vga/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.796    vga/h_sync_next
    SLICE_X6Y6           FDRE                                         r  vga/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.864     1.991    vga/clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  vga/h_sync_reg_reg/C
                         clock pessimism             -0.499     1.492    
    SLICE_X6Y6           FDRE (Hold_fdre_C_D)         0.120     1.612    vga/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x1_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.801%)  route 0.137ns (49.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.592     1.475    vga/clk_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  vga/h_count_reg_reg[4]/Q
                         net (fo=5, routed)           0.137     1.753    tsg/w_x[4]
    SLICE_X6Y5           FDCE                                         r  tsg/pix_x1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.864     1.991    tsg/clk_IBUF_BUFG
    SLICE_X6Y5           FDCE                                         r  tsg/pix_x1_reg_reg[4]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X6Y5           FDCE (Hold_fdce_C_D)         0.075     1.567    tsg/pix_x1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tsg/pix_x1_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.087%)  route 0.141ns (49.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.592     1.475    vga/clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  vga/h_count_reg_reg[1]/Q
                         net (fo=6, routed)           0.141     1.757    tsg/w_x[1]
    SLICE_X4Y9           FDCE                                         r  tsg/pix_x1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.863     1.990    tsg/clk_IBUF_BUFG
    SLICE_X4Y9           FDCE                                         r  tsg/pix_x1_reg_reg[1]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X4Y9           FDCE (Hold_fdce_C_D)         0.066     1.557    tsg/pix_x1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y1    tsg/dp_ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1    tsg/dp_ram/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y18    rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y18    rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y18    rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y18    rgb_reg_reg[11]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y18    rgb_reg_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y18    rgb_reg_reg[7]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y18    rgb_reg_reg[7]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18    rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18    rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18    rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18    rgb_reg_reg[11]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18    rgb_reg_reg[11]_lopt_replica_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y18    rgb_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y18    rgb_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18    rgb_reg_reg[11]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y18    rgb_reg_reg[11]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y18    rgb_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y18    rgb_reg_reg[7]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           221 Endpoints
Min Delay           221 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_out_reg[5]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.296ns  (logic 4.997ns (44.243%)  route 6.298ns (55.757%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE                         0.000     0.000 r  display_out_reg[5]_C/C
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.631     0.631 r  display_out_reg[5]_C/Q
                         net (fo=1, routed)           1.159     1.790    tdm/seg_OBUF[6]_inst_i_5_0
    SLICE_X9Y19          LUT5 (Prop_lut5_I0_O)        0.152     1.942 r  tdm/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.437     2.379    tdm/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I4_O)        0.326     2.705 r  tdm/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.605     4.310    tdm/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X28Y19         LUT4 (Prop_lut4_I3_O)        0.154     4.464 r  tdm/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.097     7.561    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    11.296 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.296    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.012ns  (logic 4.587ns (41.658%)  route 6.424ns (58.342%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE                         0.000     0.000 r  tdm/ps_reg[0]/C
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tdm/ps_reg[0]/Q
                         net (fo=18, routed)          1.336     1.792    tdm/ps[0]
    SLICE_X11Y17         LUT5 (Prop_lut5_I4_O)        0.124     1.916 r  tdm/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.810     2.725    tdm/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X11Y15         LUT6 (Prop_lut6_I4_O)        0.124     2.849 r  tdm/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.348     4.197    tdm/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X28Y19         LUT4 (Prop_lut4_I3_O)        0.152     4.349 r  tdm/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.931     7.280    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731    11.012 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.012    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_out_reg[5]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.980ns  (logic 4.737ns (43.147%)  route 6.242ns (56.853%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE                         0.000     0.000 r  display_out_reg[5]_C/C
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.631     0.631 r  display_out_reg[5]_C/Q
                         net (fo=1, routed)           1.159     1.790    tdm/seg_OBUF[6]_inst_i_5_0
    SLICE_X9Y19          LUT5 (Prop_lut5_I0_O)        0.152     1.942 r  tdm/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.437     2.379    tdm/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I4_O)        0.326     2.705 r  tdm/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.605     4.310    tdm/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X28Y19         LUT4 (Prop_lut4_I3_O)        0.124     4.434 r  tdm/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.041     7.475    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    10.980 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.980    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.921ns  (logic 4.363ns (39.953%)  route 6.558ns (60.047%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE                         0.000     0.000 r  tdm/ps_reg[0]/C
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tdm/ps_reg[0]/Q
                         net (fo=18, routed)          1.336     1.792    tdm/ps[0]
    SLICE_X11Y17         LUT5 (Prop_lut5_I4_O)        0.124     1.916 f  tdm/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.810     2.725    tdm/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X11Y15         LUT6 (Prop_lut6_I4_O)        0.124     2.849 f  tdm/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.348     4.197    tdm/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X28Y19         LUT4 (Prop_lut4_I1_O)        0.124     4.321 r  tdm/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.064     7.386    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.921 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.921    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_out_reg[5]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.746ns  (logic 4.744ns (44.144%)  route 6.002ns (55.856%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y19          FDCE                         0.000     0.000 r  display_out_reg[5]_C/C
    SLICE_X7Y19          FDCE (Prop_fdce_C_Q)         0.631     0.631 r  display_out_reg[5]_C/Q
                         net (fo=1, routed)           1.159     1.790    tdm/seg_OBUF[6]_inst_i_5_0
    SLICE_X9Y19          LUT5 (Prop_lut5_I0_O)        0.152     1.942 r  tdm/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.437     2.379    tdm/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X9Y16          LUT6 (Prop_lut6_I4_O)        0.326     2.705 r  tdm/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.607     4.312    tdm/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X28Y19         LUT4 (Prop_lut4_I3_O)        0.124     4.436 r  tdm/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.799     7.235    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.746 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.746    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.708ns  (logic 4.584ns (42.809%)  route 6.124ns (57.191%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE                         0.000     0.000 r  tdm/ps_reg[0]/C
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tdm/ps_reg[0]/Q
                         net (fo=18, routed)          1.336     1.792    tdm/ps[0]
    SLICE_X11Y17         LUT5 (Prop_lut5_I4_O)        0.124     1.916 r  tdm/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.810     2.725    tdm/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X11Y15         LUT6 (Prop_lut6_I4_O)        0.124     2.849 r  tdm/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.341     4.190    tdm/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X28Y19         LUT4 (Prop_lut4_I3_O)        0.152     4.342 r  tdm/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.638     6.980    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728    10.708 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.708    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.599ns  (logic 4.364ns (41.168%)  route 6.236ns (58.832%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE                         0.000     0.000 r  tdm/ps_reg[0]/C
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tdm/ps_reg[0]/Q
                         net (fo=18, routed)          1.336     1.792    tdm/ps[0]
    SLICE_X11Y17         LUT5 (Prop_lut5_I4_O)        0.124     1.916 r  tdm/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.810     2.725    tdm/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X11Y15         LUT6 (Prop_lut6_I4_O)        0.124     2.849 r  tdm/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.341     4.190    tdm/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X28Y19         LUT4 (Prop_lut4_I2_O)        0.124     4.314 r  tdm/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.750     7.064    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.599 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.599    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.276ns  (logic 4.313ns (46.496%)  route 4.963ns (53.504%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE                         0.000     0.000 r  tdm/ps_reg[0]/C
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tdm/ps_reg[0]/Q
                         net (fo=18, routed)          1.336     1.792    tdm/ps[0]
    SLICE_X11Y17         LUT2 (Prop_lut2_I1_O)        0.152     1.944 r  tdm/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.627     5.571    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     9.276 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.276    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/transmitter/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ja2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.115ns  (logic 3.972ns (43.575%)  route 5.143ns (56.425%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE                         0.000     0.000 r  uartBoardToBoard/transmitter/bit_out_reg/C
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uartBoardToBoard/transmitter/bit_out_reg/Q
                         net (fo=1, routed)           5.143     5.599    ja2_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516     9.115 r  ja2_OBUF_inst/O
                         net (fo=0)                   0.000     9.115    ja2
    L2                                                                r  ja2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tdm/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.713ns  (logic 4.079ns (46.815%)  route 4.634ns (53.185%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE                         0.000     0.000 r  tdm/ps_reg[0]/C
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tdm/ps_reg[0]/Q
                         net (fo=18, routed)          1.163     1.619    tdm/ps[0]
    SLICE_X10Y18         LUT2 (Prop_lut2_I1_O)        0.124     1.743 r  tdm/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.471     5.214    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     8.713 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.713    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uartBoardToBoard/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartBoardToBoard/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.246ns (77.477%)  route 0.072ns (22.523%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE                         0.000     0.000 r  uartBoardToBoard/receiver/last_bit_reg/C
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uartBoardToBoard/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.072     0.220    uartBoardToBoard/receiver/last_bit
    SLICE_X12Y18         LUT6 (Prop_lut6_I1_O)        0.098     0.318 r  uartBoardToBoard/receiver/receiving_i_1__0/O
                         net (fo=1, routed)           0.000     0.318    uartBoardToBoard/receiver/receiving_i_1__0_n_0
    SLICE_X12Y18         FDRE                                         r  uartBoardToBoard/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartBoardToBoard/receiver/received_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE                         0.000     0.000 r  uartBoardToBoard/receiver/last_bit_reg/C
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  uartBoardToBoard/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.074     0.222    uartBoardToBoard/receiver/last_bit
    SLICE_X12Y18         LUT5 (Prop_lut5_I2_O)        0.098     0.320 r  uartBoardToBoard/receiver/received_i_1__0/O
                         net (fo=1, routed)           0.000     0.320    uartBoardToBoard/receiver/received_i_1__0_n_0
    SLICE_X12Y18         FDRE                                         r  uartBoardToBoard/receiver/received_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartBoardToBoard/transmitter/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.209ns (64.226%)  route 0.116ns (35.774%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDRE                         0.000     0.000 r  uartBoardToBoard/transmitter/count_reg[1]/C
    SLICE_X14Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uartBoardToBoard/transmitter/count_reg[1]/Q
                         net (fo=7, routed)           0.116     0.280    uartBoardToBoard/transmitter/count_reg[1]
    SLICE_X15Y19         LUT4 (Prop_lut4_I2_O)        0.045     0.325 r  uartBoardToBoard/transmitter/count[3]_i_1__2/O
                         net (fo=1, routed)           0.000     0.325    uartBoardToBoard/transmitter/p_0_in__3[3]
    SLICE_X15Y19         FDRE                                         r  uartBoardToBoard/transmitter/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/transmitter/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/transmitter/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.186ns (57.034%)  route 0.140ns (42.966%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/transmitter/count_reg[5]/C
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartMyKeyboardToMyBasys/transmitter/count_reg[5]/Q
                         net (fo=8, routed)           0.140     0.281    uartMyKeyboardToMyBasys/transmitter/count_reg[5]
    SLICE_X11Y16         LUT6 (Prop_lut6_I0_O)        0.045     0.326 r  uartMyKeyboardToMyBasys/transmitter/count[5]_i_1__1/O
                         net (fo=1, routed)           0.000     0.326    uartMyKeyboardToMyBasys/transmitter/count[5]_i_1__1_n_0
    SLICE_X11Y16         FDRE                                         r  uartMyKeyboardToMyBasys/transmitter/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartBoardToBoard/transmitter/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.212ns (64.749%)  route 0.115ns (35.251%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDRE                         0.000     0.000 r  uartBoardToBoard/transmitter/count_reg[1]/C
    SLICE_X14Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uartBoardToBoard/transmitter/count_reg[1]/Q
                         net (fo=7, routed)           0.115     0.279    uartBoardToBoard/transmitter/count_reg[1]
    SLICE_X15Y19         LUT3 (Prop_lut3_I1_O)        0.048     0.327 r  uartBoardToBoard/transmitter/count[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.327    uartBoardToBoard/transmitter/p_0_in__3[2]
    SLICE_X15Y19         FDRE                                         r  uartBoardToBoard/transmitter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartBoardToBoard/transmitter/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.213ns (64.660%)  route 0.116ns (35.340%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDRE                         0.000     0.000 r  uartBoardToBoard/transmitter/count_reg[1]/C
    SLICE_X14Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uartBoardToBoard/transmitter/count_reg[1]/Q
                         net (fo=7, routed)           0.116     0.280    uartBoardToBoard/transmitter/count_reg[1]
    SLICE_X15Y19         LUT5 (Prop_lut5_I2_O)        0.049     0.329 r  uartBoardToBoard/transmitter/count[4]_i_1__2/O
                         net (fo=1, routed)           0.000     0.329    uartBoardToBoard/transmitter/count[4]_i_1__2_n_0
    SLICE_X15Y19         FDRE                                         r  uartBoardToBoard/transmitter/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartBoardToBoard/transmitter/last_ena_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.141ns (42.130%)  route 0.194ns (57.870%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE                         0.000     0.000 r  uartBoardToBoard/en_reg/C
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uartBoardToBoard/en_reg/Q
                         net (fo=5, routed)           0.194     0.335    uartBoardToBoard/transmitter/ent2
    SLICE_X13Y19         FDRE                                         r  uartBoardToBoard/transmitter/last_ena_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/last_rec_reg/C
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uartMyKeyboardToMyBasys/last_rec_reg/Q
                         net (fo=1, routed)           0.158     0.299    uartMyKeyboardToMyBasys/receiver/last_rec
    SLICE_X9Y10          LUT2 (Prop_lut2_I1_O)        0.045     0.344 r  uartMyKeyboardToMyBasys/receiver/en_i_1/O
                         net (fo=1, routed)           0.000     0.344    uartMyKeyboardToMyBasys/receiver_n_1
    SLICE_X9Y10          FDRE                                         r  uartMyKeyboardToMyBasys/en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartBoardToBoard/receiver/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_out_reg[7]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.164ns (47.572%)  route 0.181ns (52.428%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDRE                         0.000     0.000 r  uartBoardToBoard/receiver/data_out_reg[7]/C
    SLICE_X12Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uartBoardToBoard/receiver/data_out_reg[7]/Q
                         net (fo=3, routed)           0.181     0.345    data_out[7]
    SLICE_X10Y22         FDPE                                         r  display_out_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartMyKeyboardToMyBasys/transmitter/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uartMyKeyboardToMyBasys/transmitter/sending_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.765%)  route 0.160ns (46.235%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE                         0.000     0.000 r  uartMyKeyboardToMyBasys/transmitter/count_reg[7]/C
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uartMyKeyboardToMyBasys/transmitter/count_reg[7]/Q
                         net (fo=7, routed)           0.160     0.301    uartMyKeyboardToMyBasys/transmitter/count_reg[7]
    SLICE_X10Y16         LUT6 (Prop_lut6_I3_O)        0.045     0.346 r  uartMyKeyboardToMyBasys/transmitter/sending_i_1/O
                         net (fo=1, routed)           0.000     0.346    uartMyKeyboardToMyBasys/transmitter/sending_i_1_n_0
    SLICE_X10Y16         FDRE                                         r  uartMyKeyboardToMyBasys/transmitter/sending_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.572ns  (logic 3.986ns (60.663%)  route 2.585ns (39.337%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.627     5.148    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           2.585     8.189    rgb_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.720 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.720    rgb[7]
    D17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.486ns  (logic 3.985ns (61.444%)  route 2.501ns (38.556%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.627     5.148    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  rgb_reg_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           2.501     8.105    rgb_reg_reg[7]_lopt_replica_3_1
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.634 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.634    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.465ns  (logic 3.980ns (61.554%)  route 2.486ns (38.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.627     5.148    clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  rgb_reg_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           2.486     8.090    rgb_reg_reg[11]_lopt_replica_3_1
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.614 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.614    rgb[8]
    G19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.459ns  (logic 3.961ns (61.329%)  route 2.498ns (38.671%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.627     5.148    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  rgb_reg_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           2.498     8.102    rgb_reg_reg[7]_lopt_replica_2_1
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.608 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.608    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.445ns  (logic 3.975ns (61.681%)  route 2.470ns (38.319%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.627     5.148    clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           2.470     8.074    rgb_OBUF[8]
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.593 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.593    rgb[9]
    H19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.263ns  (logic 4.015ns (64.104%)  route 2.248ns (35.896%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.635     5.156    vga/clk_IBUF_BUFG
    SLICE_X6Y6           FDRE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.518     5.674 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.248     7.922    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.419 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.419    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.268ns  (logic 3.980ns (63.495%)  route 2.288ns (36.505%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.627     5.148    clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  rgb_reg_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           2.288     7.892    rgb_reg_reg[11]_lopt_replica_1
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.416 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.416    rgb[10]
    J19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.253ns  (logic 3.959ns (63.320%)  route 2.294ns (36.680%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.636     5.157    vga/clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           2.294     7.907    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.410 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.410    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.113ns  (logic 3.977ns (65.057%)  route 2.136ns (34.943%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.627     5.148    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  rgb_reg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.136     7.740    rgb_reg_reg[7]_lopt_replica_1
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.261 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.261    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.086ns  (logic 3.958ns (65.047%)  route 2.127ns (34.953%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.627     5.148    clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           2.127     7.731    rgb_reg_reg[11]_lopt_replica_2_1
    N19                  OBUF (Prop_obuf_I_O)         3.502    11.234 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.234    rgb[11]
    N19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.209ns (68.626%)  route 0.096ns (31.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  vga/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164     1.613 r  vga/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.096     1.709    vga/w_x[9]
    SLICE_X9Y5           LUT6 (Prop_lut6_I0_O)        0.045     1.754 r  vga/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.754    vga/h_count_next_0[9]
    SLICE_X9Y5           FDRE                                         r  vga/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.209ns (68.401%)  route 0.097ns (31.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  vga/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164     1.613 f  vga/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.097     1.710    vga/w_x[9]
    SLICE_X9Y5           LUT6 (Prop_lut6_I0_O)        0.045     1.755 r  vga/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.755    vga/h_count_next_0[8]
    SLICE_X9Y5           FDRE                                         r  vga/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.209ns (66.205%)  route 0.107ns (33.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  vga/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164     1.613 f  vga/h_count_reg_reg[8]/Q
                         net (fo=7, routed)           0.107     1.720    vga/w_x[8]
    SLICE_X9Y5           LUT6 (Prop_lut6_I1_O)        0.045     1.765 r  vga/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.765    vga/h_count_next_0[5]
    SLICE_X9Y5           FDRE                                         r  vga/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.190ns (64.544%)  route 0.104ns (35.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.592     1.475    vga/clk_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  vga/h_count_reg_reg[7]/Q
                         net (fo=8, routed)           0.104     1.721    vga/w_x[7]
    SLICE_X6Y7           LUT4 (Prop_lut4_I3_O)        0.049     1.770 r  vga/h_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.770    vga/h_count_next_0[7]
    SLICE_X6Y7           FDRE                                         r  vga/h_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.189ns (59.702%)  route 0.128ns (40.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.592     1.475    vga/clk_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  vga/h_count_reg_reg[3]/Q
                         net (fo=5, routed)           0.128     1.744    vga/w_x[3]
    SLICE_X6Y7           LUT4 (Prop_lut4_I3_O)        0.048     1.792 r  vga/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.792    vga/h_count_next_0[3]
    SLICE_X6Y7           FDRE                                         r  vga/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.209ns (57.478%)  route 0.155ns (42.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X8Y7           FDRE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.164     1.612 r  vga/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.155     1.767    vga/v_count_reg_reg[8]_0[1]
    SLICE_X9Y6           LUT6 (Prop_lut6_I3_O)        0.045     1.812 r  vga/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.812    vga/v_count_next[9]_i_2_n_0
    SLICE_X9Y6           FDRE                                         r  vga/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.209ns (57.008%)  route 0.158ns (42.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X8Y7           FDRE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.164     1.612 r  vga/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.158     1.770    vga/v_count_reg_reg[8]_0[1]
    SLICE_X8Y6           LUT6 (Prop_lut6_I1_O)        0.045     1.815 r  vga/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.815    vga/v_count_next[5]_i_1_n_0
    SLICE_X8Y6           FDRE                                         r  vga/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.834%)  route 0.160ns (46.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.592     1.475    vga/clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  vga/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  vga/h_count_reg_reg[2]/Q
                         net (fo=5, routed)           0.160     1.776    vga/w_x[2]
    SLICE_X6Y7           LUT5 (Prop_lut5_I3_O)        0.045     1.821 r  vga/h_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.821    vga/h_count_next_0[4]
    SLICE_X6Y7           FDRE                                         r  vga/h_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.186ns (48.233%)  route 0.200ns (51.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.566     1.449    vga/clk_IBUF_BUFG
    SLICE_X11Y6          FDRE                                         r  vga/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  vga/v_count_reg_reg[5]/Q
                         net (fo=9, routed)           0.200     1.790    vga/v_count_reg_reg[8]_0[5]
    SLICE_X9Y6           LUT6 (Prop_lut6_I3_O)        0.045     1.835 r  vga/v_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.835    vga/v_count_next[8]_i_1_n_0
    SLICE_X9Y6           FDRE                                         r  vga/v_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.209ns (51.289%)  route 0.198ns (48.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.565     1.448    vga/clk_IBUF_BUFG
    SLICE_X8Y7           FDRE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.164     1.612 f  vga/v_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.198     1.811    vga/v_count_reg_reg[8]_0[0]
    SLICE_X8Y6           LUT5 (Prop_lut5_I3_O)        0.045     1.856 r  vga/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.856    vga/v_count_next[0]_i_1_n_0
    SLICE_X8Y6           FDRE                                         r  vga/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           337 Endpoints
Min Delay           337 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.793ns  (logic 1.704ns (19.380%)  route 7.089ns (80.620%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          5.097     6.553    tsg/reset_IBUF
    SLICE_X5Y6           LUT6 (Prop_lut6_I0_O)        0.124     6.677 f  tsg/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.995     7.672    tsg/dp_ram/rgb_reg_reg[11]_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.124     7.796 r  tsg/dp_ram/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.997     8.793    rgb_next[11]
    SLICE_X1Y18          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.509     4.850    clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.793ns  (logic 1.704ns (19.381%)  route 7.089ns (80.619%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          5.097     6.553    tsg/reset_IBUF
    SLICE_X5Y6           LUT6 (Prop_lut6_I0_O)        0.124     6.677 f  tsg/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           1.000     7.677    tsg/dp_ram/rgb_reg_reg[11]_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.124     7.801 r  tsg/dp_ram/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.992     8.793    rgb_next[7]
    SLICE_X0Y18          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.509     4.850    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_3/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.682ns  (logic 1.704ns (19.630%)  route 6.977ns (80.370%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          5.097     6.553    tsg/reset_IBUF
    SLICE_X5Y6           LUT6 (Prop_lut6_I0_O)        0.124     6.677 f  tsg/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.995     7.672    tsg/dp_ram/rgb_reg_reg[11]_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.124     7.796 r  tsg/dp_ram/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.885     8.682    rgb_next[11]
    SLICE_X1Y18          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.509     4.850    clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.663ns  (logic 1.704ns (19.673%)  route 6.958ns (80.327%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          5.097     6.553    tsg/reset_IBUF
    SLICE_X5Y6           LUT6 (Prop_lut6_I0_O)        0.124     6.677 f  tsg/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           1.000     7.677    tsg/dp_ram/rgb_reg_reg[11]_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.124     7.801 r  tsg/dp_ram/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.861     8.663    rgb_next[7]
    SLICE_X0Y18          FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.509     4.850    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  rgb_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.658ns  (logic 1.704ns (19.683%)  route 6.954ns (80.317%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          5.097     6.553    tsg/reset_IBUF
    SLICE_X5Y6           LUT6 (Prop_lut6_I0_O)        0.124     6.677 f  tsg/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.995     7.672    tsg/dp_ram/rgb_reg_reg[11]_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.124     7.796 r  tsg/dp_ram/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.862     8.658    rgb_next[11]
    SLICE_X1Y18          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.509     4.850    clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.657ns  (logic 1.704ns (19.686%)  route 6.953ns (80.314%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          5.097     6.553    tsg/reset_IBUF
    SLICE_X5Y6           LUT6 (Prop_lut6_I0_O)        0.124     6.677 f  tsg/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           1.000     7.677    tsg/dp_ram/rgb_reg_reg[11]_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.124     7.801 r  tsg/dp_ram/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.855     8.657    rgb_next[7]
    SLICE_X0Y18          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.509     4.850    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.656ns  (logic 1.704ns (19.687%)  route 6.952ns (80.313%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          5.097     6.553    tsg/reset_IBUF
    SLICE_X5Y6           LUT6 (Prop_lut6_I0_O)        0.124     6.677 f  tsg/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.995     7.672    tsg/dp_ram/rgb_reg_reg[11]_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.124     7.796 r  tsg/dp_ram/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.860     8.656    rgb_next[11]
    SLICE_X1Y18          FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.509     4.850    clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  rgb_reg_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.649ns  (logic 1.704ns (19.704%)  route 6.945ns (80.296%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          5.097     6.553    tsg/reset_IBUF
    SLICE_X5Y6           LUT6 (Prop_lut6_I0_O)        0.124     6.677 f  tsg/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           1.000     7.677    tsg/dp_ram/rgb_reg_reg[11]_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I1_O)        0.124     7.801 r  tsg/dp_ram/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.848     8.649    rgb_next[7]
    SLICE_X0Y18          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.509     4.850    clk_IBUF_BUFG
    SLICE_X0Y18          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/max_row_reg[1][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.349ns  (logic 1.580ns (18.927%)  route 6.769ns (81.073%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          5.776     7.232    tsg/reset_IBUF
    SLICE_X3Y0           LUT6 (Prop_lut6_I5_O)        0.124     7.356 r  tsg/max_row[1][6]_i_1/O
                         net (fo=7, routed)           0.993     8.349    tsg/max_row[1][6]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  tsg/max_row_reg[1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.518     4.859    tsg/clk_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  tsg/max_row_reg[1][0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            tsg/max_row_reg[1][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.349ns  (logic 1.580ns (18.927%)  route 6.769ns (81.073%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  reset_IBUF_inst/O
                         net (fo=87, routed)          5.776     7.232    tsg/reset_IBUF
    SLICE_X3Y0           LUT6 (Prop_lut6_I5_O)        0.124     7.356 r  tsg/max_row[1][6]_i_1/O
                         net (fo=7, routed)           0.993     8.349    tsg/max_row[1][6]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  tsg/max_row_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.518     4.859    tsg/clk_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  tsg/max_row_reg[1][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.338%)  route 0.117ns (47.662%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE                         0.000     0.000 r  vga/v_count_next_reg[7]/C
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vga/v_count_next_reg[7]/Q
                         net (fo=1, routed)           0.117     0.245    vga/v_count_next[7]
    SLICE_X10Y6          FDRE                                         r  vga/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.836     1.963    vga/clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  vga/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.148ns (58.859%)  route 0.103ns (41.141%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE                         0.000     0.000 r  vga/h_count_next_reg[1]/C
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.148     0.148 r  vga/h_count_next_reg[1]/Q
                         net (fo=1, routed)           0.103     0.251    vga/h_count_next[1]
    SLICE_X5Y7           FDRE                                         r  vga/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.863     1.990    vga/clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  vga/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE                         0.000     0.000 r  vga/v_count_next_reg[8]/C
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/v_count_next_reg[8]/Q
                         net (fo=1, routed)           0.117     0.258    vga/v_count_next[8]
    SLICE_X10Y6          FDRE                                         r  vga/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.836     1.963    vga/clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  vga/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE                         0.000     0.000 r  vga/v_count_next_reg[9]/C
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.117     0.258    vga/v_count_next[9]
    SLICE_X10Y6          FDRE                                         r  vga/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.836     1.963    vga/clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  vga/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.148ns (56.559%)  route 0.114ns (43.441%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE                         0.000     0.000 r  vga/h_count_next_reg[7]/C
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.148     0.148 r  vga/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.114     0.262    vga/h_count_next[7]
    SLICE_X7Y7           FDRE                                         r  vga/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.863     1.990    vga/clk_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  vga/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.148ns (56.178%)  route 0.115ns (43.822%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE                         0.000     0.000 r  vga/v_count_next_reg[2]/C
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.148     0.148 r  vga/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.115     0.263    vga/v_count_next[2]
    SLICE_X8Y7           FDRE                                         r  vga/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X8Y7           FDRE                                         r  vga/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.059%)  route 0.116ns (43.941%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE                         0.000     0.000 r  vga/v_count_next_reg[3]/C
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.148     0.148 r  vga/v_count_next_reg[3]/Q
                         net (fo=1, routed)           0.116     0.264    vga/v_count_next[3]
    SLICE_X8Y7           FDRE                                         r  vga/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X8Y7           FDRE                                         r  vga/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE                         0.000     0.000 r  vga/h_count_next_reg[2]/C
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga/h_count_next_reg[2]/Q
                         net (fo=1, routed)           0.101     0.265    vga/h_count_next[2]
    SLICE_X5Y7           FDRE                                         r  vga/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.863     1.990    vga/clk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  vga/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE                         0.000     0.000 r  vga/v_count_next_reg[0]/C
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga/v_count_next_reg[0]/Q
                         net (fo=1, routed)           0.112     0.276    vga/v_count_next[0]
    SLICE_X8Y7           FDRE                                         r  vga/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X8Y7           FDRE                                         r  vga/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE                         0.000     0.000 r  vga/v_count_next_reg[1]/C
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.112     0.276    vga/v_count_next[1]
    SLICE_X8Y7           FDRE                                         r  vga/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.835     1.962    vga/clk_IBUF_BUFG
    SLICE_X8Y7           FDRE                                         r  vga/v_count_reg_reg[1]/C





