# Reading C:/Microsemi/Libero_SoC_v11.9/Modelsim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vhdl/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:11:58 on Sep 02,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/smartgen/SweepTable/SweepTable.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SweepTable
# -- Compiling architecture DEF_ARCH of SweepTable
# End time: 20:11:58 on Sep 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:11:58 on Sep 02,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/hdl/General_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity General_Controller
# -- Compiling architecture architecture_General_Controller of General_Controller
# End time: 20:11:58 on Sep 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:11:58 on Sep 02,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/stimulus/General_Controller_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity General_Controller_Testbench
# -- Compiling architecture behavioral of General_Controller_Testbench
# End time: 20:11:58 on Sep 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L proasic3 -L presynth -t 1ps presynth.General_Controller_Testbench 
# Start time: 20:11:58 on Sep 02,2024
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading presynth.general_controller_testbench(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading presynth.general_controller(architecture_general_controller)
# Loading presynth.sweeptable(def_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading proasic3.vtables
# Loading proasic3.inv(vital_act)
# Loading ieee.std_logic_textio(body)
# Loading proasic3.ram512x18(vital_act)
# Loading proasic3.gnd(vital_act)
# Loading proasic3.vcc(vital_act)
# ** Warning: REN unknown. 
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
do run,do
# Cannot open macro file: run,do
do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vhdl/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:12:55 on Sep 02,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/smartgen/SweepTable/SweepTable.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SweepTable
# -- Compiling architecture DEF_ARCH of SweepTable
# End time: 20:12:55 on Sep 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:12:55 on Sep 02,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/hdl/General_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity General_Controller
# -- Compiling architecture architecture_General_Controller of General_Controller
# End time: 20:12:56 on Sep 02,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:12:56 on Sep 02,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/stimulus/General_Controller_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity General_Controller_Testbench
# -- Compiling architecture behavioral of General_Controller_Testbench
# End time: 20:12:56 on Sep 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:12:57 on Sep 02,2024, Elapsed time: 0:00:59
# Errors: 1, Warnings: 40
# vsim -L proasic3 -L presynth -t 1ps presynth.General_Controller_Testbench 
# Start time: 20:12:57 on Sep 02,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading presynth.general_controller_testbench(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading presynth.general_controller(architecture_general_controller)
# Loading presynth.sweeptable(def_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading proasic3.vtables
# Loading proasic3.inv(vital_act)
# Loading ieee.std_logic_textio(body)
# Loading proasic3.ram512x18(vital_act)
# Loading proasic3.gnd(vital_act)
# Loading proasic3.vcc(vital_act)
# ** Warning: REN unknown. 
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# End time: 20:13:17 on Sep 02,2024, Elapsed time: 0:00:20
# Errors: 0, Warnings: 40
