
STM32L451RCT_FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005914  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  08005ab4  08005ab4  00015ab4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005b44  08005b44  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08005b44  08005b44  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005b44  08005b44  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005b44  08005b44  00015b44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005b48  08005b48  00015b48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08005b4c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000019b0  20000010  08005b5c  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200019c0  08005b5c  000219c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018e3e  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003304  00000000  00000000  00038e7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011f0  00000000  00000000  0003c188  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001098  00000000  00000000  0003d378  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003674  00000000  00000000  0003e410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013889  00000000  00000000  00041a84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cf56d  00000000  00000000  0005530d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0012487a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004968  00000000  00000000  001248d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000010 	.word	0x20000010
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005a9c 	.word	0x08005a9c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000014 	.word	0x20000014
 80001dc:	08005a9c 	.word	0x08005a9c

080001e0 <task>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void task(void *pvParameters){
 80001e0:	b580      	push	{r7, lr}
 80001e2:	b082      	sub	sp, #8
 80001e4:	af00      	add	r7, sp, #0
 80001e6:	6078      	str	r0, [r7, #4]

	static uint32_t pin_state = 0;

	while(1){

		vTaskDelay(150 / portTICK_PERIOD_MS);
 80001e8:	2096      	movs	r0, #150	; 0x96
 80001ea:	f003 fdfb 	bl	8003de4 <vTaskDelay>

		pin_state = !pin_state;
 80001ee:	4b13      	ldr	r3, [pc, #76]	; (800023c <task+0x5c>)
 80001f0:	681b      	ldr	r3, [r3, #0]
 80001f2:	2b00      	cmp	r3, #0
 80001f4:	bf0c      	ite	eq
 80001f6:	2301      	moveq	r3, #1
 80001f8:	2300      	movne	r3, #0
 80001fa:	b2db      	uxtb	r3, r3
 80001fc:	461a      	mov	r2, r3
 80001fe:	4b0f      	ldr	r3, [pc, #60]	; (800023c <task+0x5c>)
 8000200:	601a      	str	r2, [r3, #0]

		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, pin_state);
 8000202:	4b0e      	ldr	r3, [pc, #56]	; (800023c <task+0x5c>)
 8000204:	681b      	ldr	r3, [r3, #0]
 8000206:	b2db      	uxtb	r3, r3
 8000208:	461a      	mov	r2, r3
 800020a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800020e:	480c      	ldr	r0, [pc, #48]	; (8000240 <task+0x60>)
 8000210:	f000 fd50 	bl	8000cb4 <HAL_GPIO_WritePin>
		HAL_Delay(50);
 8000214:	2032      	movs	r0, #50	; 0x32
 8000216:	f000 fac9 	bl	80007ac <HAL_Delay>

		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, !pin_state);
 800021a:	4b08      	ldr	r3, [pc, #32]	; (800023c <task+0x5c>)
 800021c:	681b      	ldr	r3, [r3, #0]
 800021e:	2b00      	cmp	r3, #0
 8000220:	bf0c      	ite	eq
 8000222:	2301      	moveq	r3, #1
 8000224:	2300      	movne	r3, #0
 8000226:	b2db      	uxtb	r3, r3
 8000228:	461a      	mov	r2, r3
 800022a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800022e:	4804      	ldr	r0, [pc, #16]	; (8000240 <task+0x60>)
 8000230:	f000 fd40 	bl	8000cb4 <HAL_GPIO_WritePin>
		HAL_Delay(50);
 8000234:	2032      	movs	r0, #50	; 0x32
 8000236:	f000 fab9 	bl	80007ac <HAL_Delay>
		vTaskDelay(150 / portTICK_PERIOD_MS);
 800023a:	e7d5      	b.n	80001e8 <task+0x8>
 800023c:	2000002c 	.word	0x2000002c
 8000240:	48000800 	.word	0x48000800

08000244 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000244:	b580      	push	{r7, lr}
 8000246:	b084      	sub	sp, #16
 8000248:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800024a:	f000 fa3a 	bl	80006c2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800024e:	f000 f83f 	bl	80002d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000252:	f000 f8cd 	bl	80003f0 <MX_GPIO_Init>
  MX_I2C2_Init();
 8000256:	f000 f88b 	bl	8000370 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */

  HAL_StatusTypeDef i2cStatus = HAL_OK;
 800025a:	2300      	movs	r3, #0
 800025c:	71fb      	strb	r3, [r7, #7]

  i2cStatus |= IIM42652_Init(&IMU, &hi2c2);
 800025e:	4914      	ldr	r1, [pc, #80]	; (80002b0 <main+0x6c>)
 8000260:	4814      	ldr	r0, [pc, #80]	; (80002b4 <main+0x70>)
 8000262:	f005 fabe 	bl	80057e2 <IIM42652_Init>
 8000266:	4603      	mov	r3, r0
 8000268:	461a      	mov	r2, r3
 800026a:	79fb      	ldrb	r3, [r7, #7]
 800026c:	4313      	orrs	r3, r2
 800026e:	71fb      	strb	r3, [r7, #7]
  i2cStatus |= MLX90393_Init(&MAG, &hi2c2);
 8000270:	490f      	ldr	r1, [pc, #60]	; (80002b0 <main+0x6c>)
 8000272:	4811      	ldr	r0, [pc, #68]	; (80002b8 <main+0x74>)
 8000274:	f005 fb6f 	bl	8005956 <MLX90393_Init>
 8000278:	4603      	mov	r3, r0
 800027a:	461a      	mov	r2, r3
 800027c:	79fb      	ldrb	r3, [r7, #7]
 800027e:	4313      	orrs	r3, r2
 8000280:	71fb      	strb	r3, [r7, #7]
  if(i2cStatus == HAL_ERROR);

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000282:	f002 fd41 	bl	8002d08 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000286:	4a0d      	ldr	r2, [pc, #52]	; (80002bc <main+0x78>)
 8000288:	2100      	movs	r1, #0
 800028a:	480d      	ldr	r0, [pc, #52]	; (80002c0 <main+0x7c>)
 800028c:	f002 fd86 	bl	8002d9c <osThreadNew>
 8000290:	4603      	mov	r3, r0
 8000292:	4a0c      	ldr	r2, [pc, #48]	; (80002c4 <main+0x80>)
 8000294:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  xTaskCreate(task, "blink", 100, NULL, 1, NULL);
 8000296:	2300      	movs	r3, #0
 8000298:	9301      	str	r3, [sp, #4]
 800029a:	2301      	movs	r3, #1
 800029c:	9300      	str	r3, [sp, #0]
 800029e:	2300      	movs	r3, #0
 80002a0:	2264      	movs	r2, #100	; 0x64
 80002a2:	4909      	ldr	r1, [pc, #36]	; (80002c8 <main+0x84>)
 80002a4:	4809      	ldr	r0, [pc, #36]	; (80002cc <main+0x88>)
 80002a6:	f003 fc58 	bl	8003b5a <xTaskCreate>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80002aa:	f002 fd51 	bl	8002d50 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80002ae:	e7fe      	b.n	80002ae <main+0x6a>
 80002b0:	200018fc 	.word	0x200018fc
 80002b4:	20001948 	.word	0x20001948
 80002b8:	20001968 	.word	0x20001968
 80002bc:	08005ae0 	.word	0x08005ae0
 80002c0:	080004a1 	.word	0x080004a1
 80002c4:	200018f8 	.word	0x200018f8
 80002c8:	08005ac0 	.word	0x08005ac0
 80002cc:	080001e1 	.word	0x080001e1

080002d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002d0:	b580      	push	{r7, lr}
 80002d2:	b096      	sub	sp, #88	; 0x58
 80002d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002d6:	f107 0314 	add.w	r3, r7, #20
 80002da:	2244      	movs	r2, #68	; 0x44
 80002dc:	2100      	movs	r1, #0
 80002de:	4618      	mov	r0, r3
 80002e0:	f005 fbd4 	bl	8005a8c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002e4:	463b      	mov	r3, r7
 80002e6:	2200      	movs	r2, #0
 80002e8:	601a      	str	r2, [r3, #0]
 80002ea:	605a      	str	r2, [r3, #4]
 80002ec:	609a      	str	r2, [r3, #8]
 80002ee:	60da      	str	r2, [r3, #12]
 80002f0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80002f2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80002f6:	f001 fb63 	bl	80019c0 <HAL_PWREx_ControlVoltageScaling>
 80002fa:	4603      	mov	r3, r0
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d001      	beq.n	8000304 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000300:	f000 f8d6 	bl	80004b0 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000304:	2301      	movs	r3, #1
 8000306:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000308:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800030c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800030e:	2302      	movs	r3, #2
 8000310:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000312:	2303      	movs	r3, #3
 8000314:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 2;
 8000316:	2302      	movs	r3, #2
 8000318:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 800031a:	2310      	movs	r3, #16
 800031c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800031e:	2307      	movs	r3, #7
 8000320:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000322:	2302      	movs	r3, #2
 8000324:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000326:	2302      	movs	r3, #2
 8000328:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800032a:	f107 0314 	add.w	r3, r7, #20
 800032e:	4618      	mov	r0, r3
 8000330:	f001 fb9c 	bl	8001a6c <HAL_RCC_OscConfig>
 8000334:	4603      	mov	r3, r0
 8000336:	2b00      	cmp	r3, #0
 8000338:	d001      	beq.n	800033e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800033a:	f000 f8b9 	bl	80004b0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800033e:	230f      	movs	r3, #15
 8000340:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000342:	2303      	movs	r3, #3
 8000344:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000346:	2300      	movs	r3, #0
 8000348:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800034a:	2300      	movs	r3, #0
 800034c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800034e:	2300      	movs	r3, #0
 8000350:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000352:	463b      	mov	r3, r7
 8000354:	2104      	movs	r1, #4
 8000356:	4618      	mov	r0, r3
 8000358:	f001 ffa8 	bl	80022ac <HAL_RCC_ClockConfig>
 800035c:	4603      	mov	r3, r0
 800035e:	2b00      	cmp	r3, #0
 8000360:	d001      	beq.n	8000366 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000362:	f000 f8a5 	bl	80004b0 <Error_Handler>
  }
}
 8000366:	bf00      	nop
 8000368:	3758      	adds	r7, #88	; 0x58
 800036a:	46bd      	mov	sp, r7
 800036c:	bd80      	pop	{r7, pc}
	...

08000370 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000370:	b580      	push	{r7, lr}
 8000372:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000374:	4b1b      	ldr	r3, [pc, #108]	; (80003e4 <MX_I2C2_Init+0x74>)
 8000376:	4a1c      	ldr	r2, [pc, #112]	; (80003e8 <MX_I2C2_Init+0x78>)
 8000378:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 800037a:	4b1a      	ldr	r3, [pc, #104]	; (80003e4 <MX_I2C2_Init+0x74>)
 800037c:	4a1b      	ldr	r2, [pc, #108]	; (80003ec <MX_I2C2_Init+0x7c>)
 800037e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000380:	4b18      	ldr	r3, [pc, #96]	; (80003e4 <MX_I2C2_Init+0x74>)
 8000382:	2200      	movs	r2, #0
 8000384:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000386:	4b17      	ldr	r3, [pc, #92]	; (80003e4 <MX_I2C2_Init+0x74>)
 8000388:	2201      	movs	r2, #1
 800038a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800038c:	4b15      	ldr	r3, [pc, #84]	; (80003e4 <MX_I2C2_Init+0x74>)
 800038e:	2200      	movs	r2, #0
 8000390:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000392:	4b14      	ldr	r3, [pc, #80]	; (80003e4 <MX_I2C2_Init+0x74>)
 8000394:	2200      	movs	r2, #0
 8000396:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000398:	4b12      	ldr	r3, [pc, #72]	; (80003e4 <MX_I2C2_Init+0x74>)
 800039a:	2200      	movs	r2, #0
 800039c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800039e:	4b11      	ldr	r3, [pc, #68]	; (80003e4 <MX_I2C2_Init+0x74>)
 80003a0:	2200      	movs	r2, #0
 80003a2:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80003a4:	4b0f      	ldr	r3, [pc, #60]	; (80003e4 <MX_I2C2_Init+0x74>)
 80003a6:	2200      	movs	r2, #0
 80003a8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80003aa:	480e      	ldr	r0, [pc, #56]	; (80003e4 <MX_I2C2_Init+0x74>)
 80003ac:	f000 fc9a 	bl	8000ce4 <HAL_I2C_Init>
 80003b0:	4603      	mov	r3, r0
 80003b2:	2b00      	cmp	r3, #0
 80003b4:	d001      	beq.n	80003ba <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80003b6:	f000 f87b 	bl	80004b0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80003ba:	2100      	movs	r1, #0
 80003bc:	4809      	ldr	r0, [pc, #36]	; (80003e4 <MX_I2C2_Init+0x74>)
 80003be:	f001 fa59 	bl	8001874 <HAL_I2CEx_ConfigAnalogFilter>
 80003c2:	4603      	mov	r3, r0
 80003c4:	2b00      	cmp	r3, #0
 80003c6:	d001      	beq.n	80003cc <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80003c8:	f000 f872 	bl	80004b0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80003cc:	2100      	movs	r1, #0
 80003ce:	4805      	ldr	r0, [pc, #20]	; (80003e4 <MX_I2C2_Init+0x74>)
 80003d0:	f001 fa9b 	bl	800190a <HAL_I2CEx_ConfigDigitalFilter>
 80003d4:	4603      	mov	r3, r0
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d001      	beq.n	80003de <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80003da:	f000 f869 	bl	80004b0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80003de:	bf00      	nop
 80003e0:	bd80      	pop	{r7, pc}
 80003e2:	bf00      	nop
 80003e4:	200018fc 	.word	0x200018fc
 80003e8:	40005800 	.word	0x40005800
 80003ec:	10909cec 	.word	0x10909cec

080003f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b08a      	sub	sp, #40	; 0x28
 80003f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003f6:	f107 0314 	add.w	r3, r7, #20
 80003fa:	2200      	movs	r2, #0
 80003fc:	601a      	str	r2, [r3, #0]
 80003fe:	605a      	str	r2, [r3, #4]
 8000400:	609a      	str	r2, [r3, #8]
 8000402:	60da      	str	r2, [r3, #12]
 8000404:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000406:	4b24      	ldr	r3, [pc, #144]	; (8000498 <MX_GPIO_Init+0xa8>)
 8000408:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800040a:	4a23      	ldr	r2, [pc, #140]	; (8000498 <MX_GPIO_Init+0xa8>)
 800040c:	f043 0304 	orr.w	r3, r3, #4
 8000410:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000412:	4b21      	ldr	r3, [pc, #132]	; (8000498 <MX_GPIO_Init+0xa8>)
 8000414:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000416:	f003 0304 	and.w	r3, r3, #4
 800041a:	613b      	str	r3, [r7, #16]
 800041c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800041e:	4b1e      	ldr	r3, [pc, #120]	; (8000498 <MX_GPIO_Init+0xa8>)
 8000420:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000422:	4a1d      	ldr	r2, [pc, #116]	; (8000498 <MX_GPIO_Init+0xa8>)
 8000424:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000428:	64d3      	str	r3, [r2, #76]	; 0x4c
 800042a:	4b1b      	ldr	r3, [pc, #108]	; (8000498 <MX_GPIO_Init+0xa8>)
 800042c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800042e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000432:	60fb      	str	r3, [r7, #12]
 8000434:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000436:	4b18      	ldr	r3, [pc, #96]	; (8000498 <MX_GPIO_Init+0xa8>)
 8000438:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800043a:	4a17      	ldr	r2, [pc, #92]	; (8000498 <MX_GPIO_Init+0xa8>)
 800043c:	f043 0302 	orr.w	r3, r3, #2
 8000440:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000442:	4b15      	ldr	r3, [pc, #84]	; (8000498 <MX_GPIO_Init+0xa8>)
 8000444:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000446:	f003 0302 	and.w	r3, r3, #2
 800044a:	60bb      	str	r3, [r7, #8]
 800044c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800044e:	4b12      	ldr	r3, [pc, #72]	; (8000498 <MX_GPIO_Init+0xa8>)
 8000450:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000452:	4a11      	ldr	r2, [pc, #68]	; (8000498 <MX_GPIO_Init+0xa8>)
 8000454:	f043 0301 	orr.w	r3, r3, #1
 8000458:	64d3      	str	r3, [r2, #76]	; 0x4c
 800045a:	4b0f      	ldr	r3, [pc, #60]	; (8000498 <MX_GPIO_Init+0xa8>)
 800045c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800045e:	f003 0301 	and.w	r3, r3, #1
 8000462:	607b      	str	r3, [r7, #4]
 8000464:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED1_Pin|LED2_Pin, GPIO_PIN_RESET);
 8000466:	2200      	movs	r2, #0
 8000468:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 800046c:	480b      	ldr	r0, [pc, #44]	; (800049c <MX_GPIO_Init+0xac>)
 800046e:	f000 fc21 	bl	8000cb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED1_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 8000472:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8000476:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000478:	2301      	movs	r3, #1
 800047a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800047c:	2300      	movs	r3, #0
 800047e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000480:	2300      	movs	r3, #0
 8000482:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000484:	f107 0314 	add.w	r3, r7, #20
 8000488:	4619      	mov	r1, r3
 800048a:	4804      	ldr	r0, [pc, #16]	; (800049c <MX_GPIO_Init+0xac>)
 800048c:	f000 fa98 	bl	80009c0 <HAL_GPIO_Init>

}
 8000490:	bf00      	nop
 8000492:	3728      	adds	r7, #40	; 0x28
 8000494:	46bd      	mov	sp, r7
 8000496:	bd80      	pop	{r7, pc}
 8000498:	40021000 	.word	0x40021000
 800049c:	48000800 	.word	0x48000800

080004a0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b082      	sub	sp, #8
 80004a4:	af00      	add	r7, sp, #0
 80004a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80004a8:	2001      	movs	r0, #1
 80004aa:	f002 fd09 	bl	8002ec0 <osDelay>
 80004ae:	e7fb      	b.n	80004a8 <StartDefaultTask+0x8>

080004b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004b0:	b480      	push	{r7}
 80004b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004b4:	b672      	cpsid	i
}
 80004b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004b8:	e7fe      	b.n	80004b8 <Error_Handler+0x8>
	...

080004bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004bc:	b580      	push	{r7, lr}
 80004be:	b082      	sub	sp, #8
 80004c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004c2:	4b11      	ldr	r3, [pc, #68]	; (8000508 <HAL_MspInit+0x4c>)
 80004c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80004c6:	4a10      	ldr	r2, [pc, #64]	; (8000508 <HAL_MspInit+0x4c>)
 80004c8:	f043 0301 	orr.w	r3, r3, #1
 80004cc:	6613      	str	r3, [r2, #96]	; 0x60
 80004ce:	4b0e      	ldr	r3, [pc, #56]	; (8000508 <HAL_MspInit+0x4c>)
 80004d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80004d2:	f003 0301 	and.w	r3, r3, #1
 80004d6:	607b      	str	r3, [r7, #4]
 80004d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004da:	4b0b      	ldr	r3, [pc, #44]	; (8000508 <HAL_MspInit+0x4c>)
 80004dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80004de:	4a0a      	ldr	r2, [pc, #40]	; (8000508 <HAL_MspInit+0x4c>)
 80004e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80004e4:	6593      	str	r3, [r2, #88]	; 0x58
 80004e6:	4b08      	ldr	r3, [pc, #32]	; (8000508 <HAL_MspInit+0x4c>)
 80004e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80004ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80004ee:	603b      	str	r3, [r7, #0]
 80004f0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80004f2:	2200      	movs	r2, #0
 80004f4:	210f      	movs	r1, #15
 80004f6:	f06f 0001 	mvn.w	r0, #1
 80004fa:	f000 fa38 	bl	800096e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004fe:	bf00      	nop
 8000500:	3708      	adds	r7, #8
 8000502:	46bd      	mov	sp, r7
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop
 8000508:	40021000 	.word	0x40021000

0800050c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b0a2      	sub	sp, #136	; 0x88
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000514:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000518:	2200      	movs	r2, #0
 800051a:	601a      	str	r2, [r3, #0]
 800051c:	605a      	str	r2, [r3, #4]
 800051e:	609a      	str	r2, [r3, #8]
 8000520:	60da      	str	r2, [r3, #12]
 8000522:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000524:	f107 0310 	add.w	r3, r7, #16
 8000528:	2264      	movs	r2, #100	; 0x64
 800052a:	2100      	movs	r1, #0
 800052c:	4618      	mov	r0, r3
 800052e:	f005 faad 	bl	8005a8c <memset>
  if(hi2c->Instance==I2C2)
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	4a20      	ldr	r2, [pc, #128]	; (80005b8 <HAL_I2C_MspInit+0xac>)
 8000538:	4293      	cmp	r3, r2
 800053a:	d138      	bne.n	80005ae <HAL_I2C_MspInit+0xa2>
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800053c:	2380      	movs	r3, #128	; 0x80
 800053e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000540:	2300      	movs	r3, #0
 8000542:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000544:	f107 0310 	add.w	r3, r7, #16
 8000548:	4618      	mov	r0, r3
 800054a:	f002 f87d 	bl	8002648 <HAL_RCCEx_PeriphCLKConfig>
 800054e:	4603      	mov	r3, r0
 8000550:	2b00      	cmp	r3, #0
 8000552:	d001      	beq.n	8000558 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000554:	f7ff ffac 	bl	80004b0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000558:	4b18      	ldr	r3, [pc, #96]	; (80005bc <HAL_I2C_MspInit+0xb0>)
 800055a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800055c:	4a17      	ldr	r2, [pc, #92]	; (80005bc <HAL_I2C_MspInit+0xb0>)
 800055e:	f043 0302 	orr.w	r3, r3, #2
 8000562:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000564:	4b15      	ldr	r3, [pc, #84]	; (80005bc <HAL_I2C_MspInit+0xb0>)
 8000566:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000568:	f003 0302 	and.w	r3, r3, #2
 800056c:	60fb      	str	r3, [r7, #12]
 800056e:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB13     ------> I2C2_SCL
    PB14     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8000570:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8000574:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000576:	2312      	movs	r3, #18
 8000578:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800057a:	2300      	movs	r3, #0
 800057c:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800057e:	2303      	movs	r3, #3
 8000580:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000584:	2304      	movs	r3, #4
 8000586:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800058a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800058e:	4619      	mov	r1, r3
 8000590:	480b      	ldr	r0, [pc, #44]	; (80005c0 <HAL_I2C_MspInit+0xb4>)
 8000592:	f000 fa15 	bl	80009c0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000596:	4b09      	ldr	r3, [pc, #36]	; (80005bc <HAL_I2C_MspInit+0xb0>)
 8000598:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800059a:	4a08      	ldr	r2, [pc, #32]	; (80005bc <HAL_I2C_MspInit+0xb0>)
 800059c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80005a0:	6593      	str	r3, [r2, #88]	; 0x58
 80005a2:	4b06      	ldr	r3, [pc, #24]	; (80005bc <HAL_I2C_MspInit+0xb0>)
 80005a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80005a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80005aa:	60bb      	str	r3, [r7, #8]
 80005ac:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80005ae:	bf00      	nop
 80005b0:	3788      	adds	r7, #136	; 0x88
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	bf00      	nop
 80005b8:	40005800 	.word	0x40005800
 80005bc:	40021000 	.word	0x40021000
 80005c0:	48000400 	.word	0x48000400

080005c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005c4:	b480      	push	{r7}
 80005c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80005c8:	e7fe      	b.n	80005c8 <NMI_Handler+0x4>

080005ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005ca:	b480      	push	{r7}
 80005cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005ce:	e7fe      	b.n	80005ce <HardFault_Handler+0x4>

080005d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005d4:	e7fe      	b.n	80005d4 <MemManage_Handler+0x4>

080005d6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005d6:	b480      	push	{r7}
 80005d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005da:	e7fe      	b.n	80005da <BusFault_Handler+0x4>

080005dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005dc:	b480      	push	{r7}
 80005de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005e0:	e7fe      	b.n	80005e0 <UsageFault_Handler+0x4>

080005e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005e2:	b480      	push	{r7}
 80005e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005e6:	bf00      	nop
 80005e8:	46bd      	mov	sp, r7
 80005ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ee:	4770      	bx	lr

080005f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005f4:	f000 f8ba 	bl	800076c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80005f8:	f004 f870 	bl	80046dc <xTaskGetSchedulerState>
 80005fc:	4603      	mov	r3, r0
 80005fe:	2b01      	cmp	r3, #1
 8000600:	d001      	beq.n	8000606 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000602:	f004 fe59 	bl	80052b8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000606:	bf00      	nop
 8000608:	bd80      	pop	{r7, pc}
	...

0800060c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000610:	4b15      	ldr	r3, [pc, #84]	; (8000668 <SystemInit+0x5c>)
 8000612:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000616:	4a14      	ldr	r2, [pc, #80]	; (8000668 <SystemInit+0x5c>)
 8000618:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800061c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000620:	4b12      	ldr	r3, [pc, #72]	; (800066c <SystemInit+0x60>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	4a11      	ldr	r2, [pc, #68]	; (800066c <SystemInit+0x60>)
 8000626:	f043 0301 	orr.w	r3, r3, #1
 800062a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800062c:	4b0f      	ldr	r3, [pc, #60]	; (800066c <SystemInit+0x60>)
 800062e:	2200      	movs	r2, #0
 8000630:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000632:	4b0e      	ldr	r3, [pc, #56]	; (800066c <SystemInit+0x60>)
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	4a0d      	ldr	r2, [pc, #52]	; (800066c <SystemInit+0x60>)
 8000638:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800063c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000640:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000642:	4b0a      	ldr	r3, [pc, #40]	; (800066c <SystemInit+0x60>)
 8000644:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000648:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800064a:	4b08      	ldr	r3, [pc, #32]	; (800066c <SystemInit+0x60>)
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	4a07      	ldr	r2, [pc, #28]	; (800066c <SystemInit+0x60>)
 8000650:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000654:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000656:	4b05      	ldr	r3, [pc, #20]	; (800066c <SystemInit+0x60>)
 8000658:	2200      	movs	r2, #0
 800065a:	619a      	str	r2, [r3, #24]
}
 800065c:	bf00      	nop
 800065e:	46bd      	mov	sp, r7
 8000660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000664:	4770      	bx	lr
 8000666:	bf00      	nop
 8000668:	e000ed00 	.word	0xe000ed00
 800066c:	40021000 	.word	0x40021000

08000670 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000670:	f8df d034 	ldr.w	sp, [pc, #52]	; 80006a8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000674:	f7ff ffca 	bl	800060c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000678:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800067a:	e003      	b.n	8000684 <LoopCopyDataInit>

0800067c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800067c:	4b0b      	ldr	r3, [pc, #44]	; (80006ac <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800067e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000680:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000682:	3104      	adds	r1, #4

08000684 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000684:	480a      	ldr	r0, [pc, #40]	; (80006b0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000686:	4b0b      	ldr	r3, [pc, #44]	; (80006b4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000688:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800068a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800068c:	d3f6      	bcc.n	800067c <CopyDataInit>
	ldr	r2, =_sbss
 800068e:	4a0a      	ldr	r2, [pc, #40]	; (80006b8 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000690:	e002      	b.n	8000698 <LoopFillZerobss>

08000692 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000692:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000694:	f842 3b04 	str.w	r3, [r2], #4

08000698 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000698:	4b08      	ldr	r3, [pc, #32]	; (80006bc <LoopForever+0x16>)
	cmp	r2, r3
 800069a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800069c:	d3f9      	bcc.n	8000692 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800069e:	f005 f9c3 	bl	8005a28 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80006a2:	f7ff fdcf 	bl	8000244 <main>

080006a6 <LoopForever>:

LoopForever:
    b LoopForever
 80006a6:	e7fe      	b.n	80006a6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80006a8:	20020000 	.word	0x20020000
	ldr	r3, =_sidata
 80006ac:	08005b4c 	.word	0x08005b4c
	ldr	r0, =_sdata
 80006b0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80006b4:	20000010 	.word	0x20000010
	ldr	r2, =_sbss
 80006b8:	20000010 	.word	0x20000010
	ldr	r3, = _ebss
 80006bc:	200019c0 	.word	0x200019c0

080006c0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80006c0:	e7fe      	b.n	80006c0 <ADC1_IRQHandler>

080006c2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006c2:	b580      	push	{r7, lr}
 80006c4:	b082      	sub	sp, #8
 80006c6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80006c8:	2300      	movs	r3, #0
 80006ca:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006cc:	2003      	movs	r0, #3
 80006ce:	f000 f943 	bl	8000958 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80006d2:	200f      	movs	r0, #15
 80006d4:	f000 f80e 	bl	80006f4 <HAL_InitTick>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d002      	beq.n	80006e4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80006de:	2301      	movs	r3, #1
 80006e0:	71fb      	strb	r3, [r7, #7]
 80006e2:	e001      	b.n	80006e8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80006e4:	f7ff feea 	bl	80004bc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80006e8:	79fb      	ldrb	r3, [r7, #7]
}
 80006ea:	4618      	mov	r0, r3
 80006ec:	3708      	adds	r7, #8
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
	...

080006f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b084      	sub	sp, #16
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80006fc:	2300      	movs	r3, #0
 80006fe:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000700:	4b17      	ldr	r3, [pc, #92]	; (8000760 <HAL_InitTick+0x6c>)
 8000702:	781b      	ldrb	r3, [r3, #0]
 8000704:	2b00      	cmp	r3, #0
 8000706:	d023      	beq.n	8000750 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000708:	4b16      	ldr	r3, [pc, #88]	; (8000764 <HAL_InitTick+0x70>)
 800070a:	681a      	ldr	r2, [r3, #0]
 800070c:	4b14      	ldr	r3, [pc, #80]	; (8000760 <HAL_InitTick+0x6c>)
 800070e:	781b      	ldrb	r3, [r3, #0]
 8000710:	4619      	mov	r1, r3
 8000712:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000716:	fbb3 f3f1 	udiv	r3, r3, r1
 800071a:	fbb2 f3f3 	udiv	r3, r2, r3
 800071e:	4618      	mov	r0, r3
 8000720:	f000 f941 	bl	80009a6 <HAL_SYSTICK_Config>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	d10f      	bne.n	800074a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	2b0f      	cmp	r3, #15
 800072e:	d809      	bhi.n	8000744 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000730:	2200      	movs	r2, #0
 8000732:	6879      	ldr	r1, [r7, #4]
 8000734:	f04f 30ff 	mov.w	r0, #4294967295
 8000738:	f000 f919 	bl	800096e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800073c:	4a0a      	ldr	r2, [pc, #40]	; (8000768 <HAL_InitTick+0x74>)
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	6013      	str	r3, [r2, #0]
 8000742:	e007      	b.n	8000754 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000744:	2301      	movs	r3, #1
 8000746:	73fb      	strb	r3, [r7, #15]
 8000748:	e004      	b.n	8000754 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800074a:	2301      	movs	r3, #1
 800074c:	73fb      	strb	r3, [r7, #15]
 800074e:	e001      	b.n	8000754 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000750:	2301      	movs	r3, #1
 8000752:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000754:	7bfb      	ldrb	r3, [r7, #15]
}
 8000756:	4618      	mov	r0, r3
 8000758:	3710      	adds	r7, #16
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	20000008 	.word	0x20000008
 8000764:	20000000 	.word	0x20000000
 8000768:	20000004 	.word	0x20000004

0800076c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000770:	4b06      	ldr	r3, [pc, #24]	; (800078c <HAL_IncTick+0x20>)
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	461a      	mov	r2, r3
 8000776:	4b06      	ldr	r3, [pc, #24]	; (8000790 <HAL_IncTick+0x24>)
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	4413      	add	r3, r2
 800077c:	4a04      	ldr	r2, [pc, #16]	; (8000790 <HAL_IncTick+0x24>)
 800077e:	6013      	str	r3, [r2, #0]
}
 8000780:	bf00      	nop
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop
 800078c:	20000008 	.word	0x20000008
 8000790:	2000197c 	.word	0x2000197c

08000794 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000794:	b480      	push	{r7}
 8000796:	af00      	add	r7, sp, #0
  return uwTick;
 8000798:	4b03      	ldr	r3, [pc, #12]	; (80007a8 <HAL_GetTick+0x14>)
 800079a:	681b      	ldr	r3, [r3, #0]
}
 800079c:	4618      	mov	r0, r3
 800079e:	46bd      	mov	sp, r7
 80007a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a4:	4770      	bx	lr
 80007a6:	bf00      	nop
 80007a8:	2000197c 	.word	0x2000197c

080007ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b084      	sub	sp, #16
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80007b4:	f7ff ffee 	bl	8000794 <HAL_GetTick>
 80007b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80007be:	68fb      	ldr	r3, [r7, #12]
 80007c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007c4:	d005      	beq.n	80007d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80007c6:	4b0a      	ldr	r3, [pc, #40]	; (80007f0 <HAL_Delay+0x44>)
 80007c8:	781b      	ldrb	r3, [r3, #0]
 80007ca:	461a      	mov	r2, r3
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	4413      	add	r3, r2
 80007d0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80007d2:	bf00      	nop
 80007d4:	f7ff ffde 	bl	8000794 <HAL_GetTick>
 80007d8:	4602      	mov	r2, r0
 80007da:	68bb      	ldr	r3, [r7, #8]
 80007dc:	1ad3      	subs	r3, r2, r3
 80007de:	68fa      	ldr	r2, [r7, #12]
 80007e0:	429a      	cmp	r2, r3
 80007e2:	d8f7      	bhi.n	80007d4 <HAL_Delay+0x28>
  {
  }
}
 80007e4:	bf00      	nop
 80007e6:	bf00      	nop
 80007e8:	3710      	adds	r7, #16
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	20000008 	.word	0x20000008

080007f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007f4:	b480      	push	{r7}
 80007f6:	b085      	sub	sp, #20
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	f003 0307 	and.w	r3, r3, #7
 8000802:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000804:	4b0c      	ldr	r3, [pc, #48]	; (8000838 <__NVIC_SetPriorityGrouping+0x44>)
 8000806:	68db      	ldr	r3, [r3, #12]
 8000808:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800080a:	68ba      	ldr	r2, [r7, #8]
 800080c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000810:	4013      	ands	r3, r2
 8000812:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000814:	68fb      	ldr	r3, [r7, #12]
 8000816:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000818:	68bb      	ldr	r3, [r7, #8]
 800081a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800081c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000820:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000824:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000826:	4a04      	ldr	r2, [pc, #16]	; (8000838 <__NVIC_SetPriorityGrouping+0x44>)
 8000828:	68bb      	ldr	r3, [r7, #8]
 800082a:	60d3      	str	r3, [r2, #12]
}
 800082c:	bf00      	nop
 800082e:	3714      	adds	r7, #20
 8000830:	46bd      	mov	sp, r7
 8000832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000836:	4770      	bx	lr
 8000838:	e000ed00 	.word	0xe000ed00

0800083c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800083c:	b480      	push	{r7}
 800083e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000840:	4b04      	ldr	r3, [pc, #16]	; (8000854 <__NVIC_GetPriorityGrouping+0x18>)
 8000842:	68db      	ldr	r3, [r3, #12]
 8000844:	0a1b      	lsrs	r3, r3, #8
 8000846:	f003 0307 	and.w	r3, r3, #7
}
 800084a:	4618      	mov	r0, r3
 800084c:	46bd      	mov	sp, r7
 800084e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000852:	4770      	bx	lr
 8000854:	e000ed00 	.word	0xe000ed00

08000858 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000858:	b480      	push	{r7}
 800085a:	b083      	sub	sp, #12
 800085c:	af00      	add	r7, sp, #0
 800085e:	4603      	mov	r3, r0
 8000860:	6039      	str	r1, [r7, #0]
 8000862:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000864:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000868:	2b00      	cmp	r3, #0
 800086a:	db0a      	blt.n	8000882 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800086c:	683b      	ldr	r3, [r7, #0]
 800086e:	b2da      	uxtb	r2, r3
 8000870:	490c      	ldr	r1, [pc, #48]	; (80008a4 <__NVIC_SetPriority+0x4c>)
 8000872:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000876:	0112      	lsls	r2, r2, #4
 8000878:	b2d2      	uxtb	r2, r2
 800087a:	440b      	add	r3, r1
 800087c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000880:	e00a      	b.n	8000898 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000882:	683b      	ldr	r3, [r7, #0]
 8000884:	b2da      	uxtb	r2, r3
 8000886:	4908      	ldr	r1, [pc, #32]	; (80008a8 <__NVIC_SetPriority+0x50>)
 8000888:	79fb      	ldrb	r3, [r7, #7]
 800088a:	f003 030f 	and.w	r3, r3, #15
 800088e:	3b04      	subs	r3, #4
 8000890:	0112      	lsls	r2, r2, #4
 8000892:	b2d2      	uxtb	r2, r2
 8000894:	440b      	add	r3, r1
 8000896:	761a      	strb	r2, [r3, #24]
}
 8000898:	bf00      	nop
 800089a:	370c      	adds	r7, #12
 800089c:	46bd      	mov	sp, r7
 800089e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a2:	4770      	bx	lr
 80008a4:	e000e100 	.word	0xe000e100
 80008a8:	e000ed00 	.word	0xe000ed00

080008ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008ac:	b480      	push	{r7}
 80008ae:	b089      	sub	sp, #36	; 0x24
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	60f8      	str	r0, [r7, #12]
 80008b4:	60b9      	str	r1, [r7, #8]
 80008b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008b8:	68fb      	ldr	r3, [r7, #12]
 80008ba:	f003 0307 	and.w	r3, r3, #7
 80008be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008c0:	69fb      	ldr	r3, [r7, #28]
 80008c2:	f1c3 0307 	rsb	r3, r3, #7
 80008c6:	2b04      	cmp	r3, #4
 80008c8:	bf28      	it	cs
 80008ca:	2304      	movcs	r3, #4
 80008cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008ce:	69fb      	ldr	r3, [r7, #28]
 80008d0:	3304      	adds	r3, #4
 80008d2:	2b06      	cmp	r3, #6
 80008d4:	d902      	bls.n	80008dc <NVIC_EncodePriority+0x30>
 80008d6:	69fb      	ldr	r3, [r7, #28]
 80008d8:	3b03      	subs	r3, #3
 80008da:	e000      	b.n	80008de <NVIC_EncodePriority+0x32>
 80008dc:	2300      	movs	r3, #0
 80008de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008e0:	f04f 32ff 	mov.w	r2, #4294967295
 80008e4:	69bb      	ldr	r3, [r7, #24]
 80008e6:	fa02 f303 	lsl.w	r3, r2, r3
 80008ea:	43da      	mvns	r2, r3
 80008ec:	68bb      	ldr	r3, [r7, #8]
 80008ee:	401a      	ands	r2, r3
 80008f0:	697b      	ldr	r3, [r7, #20]
 80008f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008f4:	f04f 31ff 	mov.w	r1, #4294967295
 80008f8:	697b      	ldr	r3, [r7, #20]
 80008fa:	fa01 f303 	lsl.w	r3, r1, r3
 80008fe:	43d9      	mvns	r1, r3
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000904:	4313      	orrs	r3, r2
         );
}
 8000906:	4618      	mov	r0, r3
 8000908:	3724      	adds	r7, #36	; 0x24
 800090a:	46bd      	mov	sp, r7
 800090c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000910:	4770      	bx	lr
	...

08000914 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b082      	sub	sp, #8
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	3b01      	subs	r3, #1
 8000920:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000924:	d301      	bcc.n	800092a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000926:	2301      	movs	r3, #1
 8000928:	e00f      	b.n	800094a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800092a:	4a0a      	ldr	r2, [pc, #40]	; (8000954 <SysTick_Config+0x40>)
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	3b01      	subs	r3, #1
 8000930:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000932:	210f      	movs	r1, #15
 8000934:	f04f 30ff 	mov.w	r0, #4294967295
 8000938:	f7ff ff8e 	bl	8000858 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800093c:	4b05      	ldr	r3, [pc, #20]	; (8000954 <SysTick_Config+0x40>)
 800093e:	2200      	movs	r2, #0
 8000940:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000942:	4b04      	ldr	r3, [pc, #16]	; (8000954 <SysTick_Config+0x40>)
 8000944:	2207      	movs	r2, #7
 8000946:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000948:	2300      	movs	r3, #0
}
 800094a:	4618      	mov	r0, r3
 800094c:	3708      	adds	r7, #8
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}
 8000952:	bf00      	nop
 8000954:	e000e010 	.word	0xe000e010

08000958 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b082      	sub	sp, #8
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000960:	6878      	ldr	r0, [r7, #4]
 8000962:	f7ff ff47 	bl	80007f4 <__NVIC_SetPriorityGrouping>
}
 8000966:	bf00      	nop
 8000968:	3708      	adds	r7, #8
 800096a:	46bd      	mov	sp, r7
 800096c:	bd80      	pop	{r7, pc}

0800096e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800096e:	b580      	push	{r7, lr}
 8000970:	b086      	sub	sp, #24
 8000972:	af00      	add	r7, sp, #0
 8000974:	4603      	mov	r3, r0
 8000976:	60b9      	str	r1, [r7, #8]
 8000978:	607a      	str	r2, [r7, #4]
 800097a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800097c:	2300      	movs	r3, #0
 800097e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000980:	f7ff ff5c 	bl	800083c <__NVIC_GetPriorityGrouping>
 8000984:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000986:	687a      	ldr	r2, [r7, #4]
 8000988:	68b9      	ldr	r1, [r7, #8]
 800098a:	6978      	ldr	r0, [r7, #20]
 800098c:	f7ff ff8e 	bl	80008ac <NVIC_EncodePriority>
 8000990:	4602      	mov	r2, r0
 8000992:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000996:	4611      	mov	r1, r2
 8000998:	4618      	mov	r0, r3
 800099a:	f7ff ff5d 	bl	8000858 <__NVIC_SetPriority>
}
 800099e:	bf00      	nop
 80009a0:	3718      	adds	r7, #24
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}

080009a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009a6:	b580      	push	{r7, lr}
 80009a8:	b082      	sub	sp, #8
 80009aa:	af00      	add	r7, sp, #0
 80009ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009ae:	6878      	ldr	r0, [r7, #4]
 80009b0:	f7ff ffb0 	bl	8000914 <SysTick_Config>
 80009b4:	4603      	mov	r3, r0
}
 80009b6:	4618      	mov	r0, r3
 80009b8:	3708      	adds	r7, #8
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}
	...

080009c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80009c0:	b480      	push	{r7}
 80009c2:	b087      	sub	sp, #28
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
 80009c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80009ca:	2300      	movs	r3, #0
 80009cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009ce:	e154      	b.n	8000c7a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	681a      	ldr	r2, [r3, #0]
 80009d4:	2101      	movs	r1, #1
 80009d6:	697b      	ldr	r3, [r7, #20]
 80009d8:	fa01 f303 	lsl.w	r3, r1, r3
 80009dc:	4013      	ands	r3, r2
 80009de:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80009e0:	68fb      	ldr	r3, [r7, #12]
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	f000 8146 	beq.w	8000c74 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80009e8:	683b      	ldr	r3, [r7, #0]
 80009ea:	685b      	ldr	r3, [r3, #4]
 80009ec:	2b01      	cmp	r3, #1
 80009ee:	d00b      	beq.n	8000a08 <HAL_GPIO_Init+0x48>
 80009f0:	683b      	ldr	r3, [r7, #0]
 80009f2:	685b      	ldr	r3, [r3, #4]
 80009f4:	2b02      	cmp	r3, #2
 80009f6:	d007      	beq.n	8000a08 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80009f8:	683b      	ldr	r3, [r7, #0]
 80009fa:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80009fc:	2b11      	cmp	r3, #17
 80009fe:	d003      	beq.n	8000a08 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a00:	683b      	ldr	r3, [r7, #0]
 8000a02:	685b      	ldr	r3, [r3, #4]
 8000a04:	2b12      	cmp	r3, #18
 8000a06:	d130      	bne.n	8000a6a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	689b      	ldr	r3, [r3, #8]
 8000a0c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000a0e:	697b      	ldr	r3, [r7, #20]
 8000a10:	005b      	lsls	r3, r3, #1
 8000a12:	2203      	movs	r2, #3
 8000a14:	fa02 f303 	lsl.w	r3, r2, r3
 8000a18:	43db      	mvns	r3, r3
 8000a1a:	693a      	ldr	r2, [r7, #16]
 8000a1c:	4013      	ands	r3, r2
 8000a1e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000a20:	683b      	ldr	r3, [r7, #0]
 8000a22:	68da      	ldr	r2, [r3, #12]
 8000a24:	697b      	ldr	r3, [r7, #20]
 8000a26:	005b      	lsls	r3, r3, #1
 8000a28:	fa02 f303 	lsl.w	r3, r2, r3
 8000a2c:	693a      	ldr	r2, [r7, #16]
 8000a2e:	4313      	orrs	r3, r2
 8000a30:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	693a      	ldr	r2, [r7, #16]
 8000a36:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	685b      	ldr	r3, [r3, #4]
 8000a3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000a3e:	2201      	movs	r2, #1
 8000a40:	697b      	ldr	r3, [r7, #20]
 8000a42:	fa02 f303 	lsl.w	r3, r2, r3
 8000a46:	43db      	mvns	r3, r3
 8000a48:	693a      	ldr	r2, [r7, #16]
 8000a4a:	4013      	ands	r3, r2
 8000a4c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000a4e:	683b      	ldr	r3, [r7, #0]
 8000a50:	685b      	ldr	r3, [r3, #4]
 8000a52:	091b      	lsrs	r3, r3, #4
 8000a54:	f003 0201 	and.w	r2, r3, #1
 8000a58:	697b      	ldr	r3, [r7, #20]
 8000a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a5e:	693a      	ldr	r2, [r7, #16]
 8000a60:	4313      	orrs	r3, r2
 8000a62:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	693a      	ldr	r2, [r7, #16]
 8000a68:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	68db      	ldr	r3, [r3, #12]
 8000a6e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000a70:	697b      	ldr	r3, [r7, #20]
 8000a72:	005b      	lsls	r3, r3, #1
 8000a74:	2203      	movs	r2, #3
 8000a76:	fa02 f303 	lsl.w	r3, r2, r3
 8000a7a:	43db      	mvns	r3, r3
 8000a7c:	693a      	ldr	r2, [r7, #16]
 8000a7e:	4013      	ands	r3, r2
 8000a80:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000a82:	683b      	ldr	r3, [r7, #0]
 8000a84:	689a      	ldr	r2, [r3, #8]
 8000a86:	697b      	ldr	r3, [r7, #20]
 8000a88:	005b      	lsls	r3, r3, #1
 8000a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a8e:	693a      	ldr	r2, [r7, #16]
 8000a90:	4313      	orrs	r3, r2
 8000a92:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	693a      	ldr	r2, [r7, #16]
 8000a98:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a9a:	683b      	ldr	r3, [r7, #0]
 8000a9c:	685b      	ldr	r3, [r3, #4]
 8000a9e:	2b02      	cmp	r3, #2
 8000aa0:	d003      	beq.n	8000aaa <HAL_GPIO_Init+0xea>
 8000aa2:	683b      	ldr	r3, [r7, #0]
 8000aa4:	685b      	ldr	r3, [r3, #4]
 8000aa6:	2b12      	cmp	r3, #18
 8000aa8:	d123      	bne.n	8000af2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000aaa:	697b      	ldr	r3, [r7, #20]
 8000aac:	08da      	lsrs	r2, r3, #3
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	3208      	adds	r2, #8
 8000ab2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ab6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000ab8:	697b      	ldr	r3, [r7, #20]
 8000aba:	f003 0307 	and.w	r3, r3, #7
 8000abe:	009b      	lsls	r3, r3, #2
 8000ac0:	220f      	movs	r2, #15
 8000ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ac6:	43db      	mvns	r3, r3
 8000ac8:	693a      	ldr	r2, [r7, #16]
 8000aca:	4013      	ands	r3, r2
 8000acc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000ace:	683b      	ldr	r3, [r7, #0]
 8000ad0:	691a      	ldr	r2, [r3, #16]
 8000ad2:	697b      	ldr	r3, [r7, #20]
 8000ad4:	f003 0307 	and.w	r3, r3, #7
 8000ad8:	009b      	lsls	r3, r3, #2
 8000ada:	fa02 f303 	lsl.w	r3, r2, r3
 8000ade:	693a      	ldr	r2, [r7, #16]
 8000ae0:	4313      	orrs	r3, r2
 8000ae2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000ae4:	697b      	ldr	r3, [r7, #20]
 8000ae6:	08da      	lsrs	r2, r3, #3
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	3208      	adds	r2, #8
 8000aec:	6939      	ldr	r1, [r7, #16]
 8000aee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000af8:	697b      	ldr	r3, [r7, #20]
 8000afa:	005b      	lsls	r3, r3, #1
 8000afc:	2203      	movs	r2, #3
 8000afe:	fa02 f303 	lsl.w	r3, r2, r3
 8000b02:	43db      	mvns	r3, r3
 8000b04:	693a      	ldr	r2, [r7, #16]
 8000b06:	4013      	ands	r3, r2
 8000b08:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000b0a:	683b      	ldr	r3, [r7, #0]
 8000b0c:	685b      	ldr	r3, [r3, #4]
 8000b0e:	f003 0203 	and.w	r2, r3, #3
 8000b12:	697b      	ldr	r3, [r7, #20]
 8000b14:	005b      	lsls	r3, r3, #1
 8000b16:	fa02 f303 	lsl.w	r3, r2, r3
 8000b1a:	693a      	ldr	r2, [r7, #16]
 8000b1c:	4313      	orrs	r3, r2
 8000b1e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	693a      	ldr	r2, [r7, #16]
 8000b24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b26:	683b      	ldr	r3, [r7, #0]
 8000b28:	685b      	ldr	r3, [r3, #4]
 8000b2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	f000 80a0 	beq.w	8000c74 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b34:	4b58      	ldr	r3, [pc, #352]	; (8000c98 <HAL_GPIO_Init+0x2d8>)
 8000b36:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b38:	4a57      	ldr	r2, [pc, #348]	; (8000c98 <HAL_GPIO_Init+0x2d8>)
 8000b3a:	f043 0301 	orr.w	r3, r3, #1
 8000b3e:	6613      	str	r3, [r2, #96]	; 0x60
 8000b40:	4b55      	ldr	r3, [pc, #340]	; (8000c98 <HAL_GPIO_Init+0x2d8>)
 8000b42:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b44:	f003 0301 	and.w	r3, r3, #1
 8000b48:	60bb      	str	r3, [r7, #8]
 8000b4a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000b4c:	4a53      	ldr	r2, [pc, #332]	; (8000c9c <HAL_GPIO_Init+0x2dc>)
 8000b4e:	697b      	ldr	r3, [r7, #20]
 8000b50:	089b      	lsrs	r3, r3, #2
 8000b52:	3302      	adds	r3, #2
 8000b54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b58:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000b5a:	697b      	ldr	r3, [r7, #20]
 8000b5c:	f003 0303 	and.w	r3, r3, #3
 8000b60:	009b      	lsls	r3, r3, #2
 8000b62:	220f      	movs	r2, #15
 8000b64:	fa02 f303 	lsl.w	r3, r2, r3
 8000b68:	43db      	mvns	r3, r3
 8000b6a:	693a      	ldr	r2, [r7, #16]
 8000b6c:	4013      	ands	r3, r2
 8000b6e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000b76:	d019      	beq.n	8000bac <HAL_GPIO_Init+0x1ec>
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	4a49      	ldr	r2, [pc, #292]	; (8000ca0 <HAL_GPIO_Init+0x2e0>)
 8000b7c:	4293      	cmp	r3, r2
 8000b7e:	d013      	beq.n	8000ba8 <HAL_GPIO_Init+0x1e8>
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	4a48      	ldr	r2, [pc, #288]	; (8000ca4 <HAL_GPIO_Init+0x2e4>)
 8000b84:	4293      	cmp	r3, r2
 8000b86:	d00d      	beq.n	8000ba4 <HAL_GPIO_Init+0x1e4>
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	4a47      	ldr	r2, [pc, #284]	; (8000ca8 <HAL_GPIO_Init+0x2e8>)
 8000b8c:	4293      	cmp	r3, r2
 8000b8e:	d007      	beq.n	8000ba0 <HAL_GPIO_Init+0x1e0>
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	4a46      	ldr	r2, [pc, #280]	; (8000cac <HAL_GPIO_Init+0x2ec>)
 8000b94:	4293      	cmp	r3, r2
 8000b96:	d101      	bne.n	8000b9c <HAL_GPIO_Init+0x1dc>
 8000b98:	2304      	movs	r3, #4
 8000b9a:	e008      	b.n	8000bae <HAL_GPIO_Init+0x1ee>
 8000b9c:	2307      	movs	r3, #7
 8000b9e:	e006      	b.n	8000bae <HAL_GPIO_Init+0x1ee>
 8000ba0:	2303      	movs	r3, #3
 8000ba2:	e004      	b.n	8000bae <HAL_GPIO_Init+0x1ee>
 8000ba4:	2302      	movs	r3, #2
 8000ba6:	e002      	b.n	8000bae <HAL_GPIO_Init+0x1ee>
 8000ba8:	2301      	movs	r3, #1
 8000baa:	e000      	b.n	8000bae <HAL_GPIO_Init+0x1ee>
 8000bac:	2300      	movs	r3, #0
 8000bae:	697a      	ldr	r2, [r7, #20]
 8000bb0:	f002 0203 	and.w	r2, r2, #3
 8000bb4:	0092      	lsls	r2, r2, #2
 8000bb6:	4093      	lsls	r3, r2
 8000bb8:	693a      	ldr	r2, [r7, #16]
 8000bba:	4313      	orrs	r3, r2
 8000bbc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000bbe:	4937      	ldr	r1, [pc, #220]	; (8000c9c <HAL_GPIO_Init+0x2dc>)
 8000bc0:	697b      	ldr	r3, [r7, #20]
 8000bc2:	089b      	lsrs	r3, r3, #2
 8000bc4:	3302      	adds	r3, #2
 8000bc6:	693a      	ldr	r2, [r7, #16]
 8000bc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000bcc:	4b38      	ldr	r3, [pc, #224]	; (8000cb0 <HAL_GPIO_Init+0x2f0>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	43db      	mvns	r3, r3
 8000bd6:	693a      	ldr	r2, [r7, #16]
 8000bd8:	4013      	ands	r3, r2
 8000bda:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000bdc:	683b      	ldr	r3, [r7, #0]
 8000bde:	685b      	ldr	r3, [r3, #4]
 8000be0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d003      	beq.n	8000bf0 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8000be8:	693a      	ldr	r2, [r7, #16]
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	4313      	orrs	r3, r2
 8000bee:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000bf0:	4a2f      	ldr	r2, [pc, #188]	; (8000cb0 <HAL_GPIO_Init+0x2f0>)
 8000bf2:	693b      	ldr	r3, [r7, #16]
 8000bf4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8000bf6:	4b2e      	ldr	r3, [pc, #184]	; (8000cb0 <HAL_GPIO_Init+0x2f0>)
 8000bf8:	685b      	ldr	r3, [r3, #4]
 8000bfa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bfc:	68fb      	ldr	r3, [r7, #12]
 8000bfe:	43db      	mvns	r3, r3
 8000c00:	693a      	ldr	r2, [r7, #16]
 8000c02:	4013      	ands	r3, r2
 8000c04:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	685b      	ldr	r3, [r3, #4]
 8000c0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d003      	beq.n	8000c1a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8000c12:	693a      	ldr	r2, [r7, #16]
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	4313      	orrs	r3, r2
 8000c18:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000c1a:	4a25      	ldr	r2, [pc, #148]	; (8000cb0 <HAL_GPIO_Init+0x2f0>)
 8000c1c:	693b      	ldr	r3, [r7, #16]
 8000c1e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000c20:	4b23      	ldr	r3, [pc, #140]	; (8000cb0 <HAL_GPIO_Init+0x2f0>)
 8000c22:	689b      	ldr	r3, [r3, #8]
 8000c24:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c26:	68fb      	ldr	r3, [r7, #12]
 8000c28:	43db      	mvns	r3, r3
 8000c2a:	693a      	ldr	r2, [r7, #16]
 8000c2c:	4013      	ands	r3, r2
 8000c2e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c30:	683b      	ldr	r3, [r7, #0]
 8000c32:	685b      	ldr	r3, [r3, #4]
 8000c34:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d003      	beq.n	8000c44 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8000c3c:	693a      	ldr	r2, [r7, #16]
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	4313      	orrs	r3, r2
 8000c42:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000c44:	4a1a      	ldr	r2, [pc, #104]	; (8000cb0 <HAL_GPIO_Init+0x2f0>)
 8000c46:	693b      	ldr	r3, [r7, #16]
 8000c48:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000c4a:	4b19      	ldr	r3, [pc, #100]	; (8000cb0 <HAL_GPIO_Init+0x2f0>)
 8000c4c:	68db      	ldr	r3, [r3, #12]
 8000c4e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c50:	68fb      	ldr	r3, [r7, #12]
 8000c52:	43db      	mvns	r3, r3
 8000c54:	693a      	ldr	r2, [r7, #16]
 8000c56:	4013      	ands	r3, r2
 8000c58:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c5a:	683b      	ldr	r3, [r7, #0]
 8000c5c:	685b      	ldr	r3, [r3, #4]
 8000c5e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d003      	beq.n	8000c6e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8000c66:	693a      	ldr	r2, [r7, #16]
 8000c68:	68fb      	ldr	r3, [r7, #12]
 8000c6a:	4313      	orrs	r3, r2
 8000c6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000c6e:	4a10      	ldr	r2, [pc, #64]	; (8000cb0 <HAL_GPIO_Init+0x2f0>)
 8000c70:	693b      	ldr	r3, [r7, #16]
 8000c72:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000c74:	697b      	ldr	r3, [r7, #20]
 8000c76:	3301      	adds	r3, #1
 8000c78:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c7a:	683b      	ldr	r3, [r7, #0]
 8000c7c:	681a      	ldr	r2, [r3, #0]
 8000c7e:	697b      	ldr	r3, [r7, #20]
 8000c80:	fa22 f303 	lsr.w	r3, r2, r3
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	f47f aea3 	bne.w	80009d0 <HAL_GPIO_Init+0x10>
  }
}
 8000c8a:	bf00      	nop
 8000c8c:	bf00      	nop
 8000c8e:	371c      	adds	r7, #28
 8000c90:	46bd      	mov	sp, r7
 8000c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c96:	4770      	bx	lr
 8000c98:	40021000 	.word	0x40021000
 8000c9c:	40010000 	.word	0x40010000
 8000ca0:	48000400 	.word	0x48000400
 8000ca4:	48000800 	.word	0x48000800
 8000ca8:	48000c00 	.word	0x48000c00
 8000cac:	48001000 	.word	0x48001000
 8000cb0:	40010400 	.word	0x40010400

08000cb4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	b083      	sub	sp, #12
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
 8000cbc:	460b      	mov	r3, r1
 8000cbe:	807b      	strh	r3, [r7, #2]
 8000cc0:	4613      	mov	r3, r2
 8000cc2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000cc4:	787b      	ldrb	r3, [r7, #1]
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d003      	beq.n	8000cd2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000cca:	887a      	ldrh	r2, [r7, #2]
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000cd0:	e002      	b.n	8000cd8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000cd2:	887a      	ldrh	r2, [r7, #2]
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000cd8:	bf00      	nop
 8000cda:	370c      	adds	r7, #12
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce2:	4770      	bx	lr

08000ce4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b082      	sub	sp, #8
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d101      	bne.n	8000cf6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000cf2:	2301      	movs	r3, #1
 8000cf4:	e081      	b.n	8000dfa <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000cfc:	b2db      	uxtb	r3, r3
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d106      	bne.n	8000d10 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	2200      	movs	r2, #0
 8000d06:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000d0a:	6878      	ldr	r0, [r7, #4]
 8000d0c:	f7ff fbfe 	bl	800050c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	2224      	movs	r2, #36	; 0x24
 8000d14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	681a      	ldr	r2, [r3, #0]
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	f022 0201 	bic.w	r2, r2, #1
 8000d26:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	685a      	ldr	r2, [r3, #4]
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000d34:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	689a      	ldr	r2, [r3, #8]
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000d44:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	68db      	ldr	r3, [r3, #12]
 8000d4a:	2b01      	cmp	r3, #1
 8000d4c:	d107      	bne.n	8000d5e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	689a      	ldr	r2, [r3, #8]
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000d5a:	609a      	str	r2, [r3, #8]
 8000d5c:	e006      	b.n	8000d6c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	689a      	ldr	r2, [r3, #8]
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8000d6a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	68db      	ldr	r3, [r3, #12]
 8000d70:	2b02      	cmp	r3, #2
 8000d72:	d104      	bne.n	8000d7e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000d7c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	685b      	ldr	r3, [r3, #4]
 8000d84:	687a      	ldr	r2, [r7, #4]
 8000d86:	6812      	ldr	r2, [r2, #0]
 8000d88:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000d8c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000d90:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	68da      	ldr	r2, [r3, #12]
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000da0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	691a      	ldr	r2, [r3, #16]
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	695b      	ldr	r3, [r3, #20]
 8000daa:	ea42 0103 	orr.w	r1, r2, r3
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	699b      	ldr	r3, [r3, #24]
 8000db2:	021a      	lsls	r2, r3, #8
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	430a      	orrs	r2, r1
 8000dba:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	69d9      	ldr	r1, [r3, #28]
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	6a1a      	ldr	r2, [r3, #32]
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	430a      	orrs	r2, r1
 8000dca:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	681a      	ldr	r2, [r3, #0]
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	f042 0201 	orr.w	r2, r2, #1
 8000dda:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	2200      	movs	r2, #0
 8000de0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	2220      	movs	r2, #32
 8000de6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	2200      	movs	r2, #0
 8000dee:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	2200      	movs	r2, #0
 8000df4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8000df8:	2300      	movs	r3, #0
}
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	3708      	adds	r7, #8
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
	...

08000e04 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b088      	sub	sp, #32
 8000e08:	af02      	add	r7, sp, #8
 8000e0a:	60f8      	str	r0, [r7, #12]
 8000e0c:	607a      	str	r2, [r7, #4]
 8000e0e:	461a      	mov	r2, r3
 8000e10:	460b      	mov	r3, r1
 8000e12:	817b      	strh	r3, [r7, #10]
 8000e14:	4613      	mov	r3, r2
 8000e16:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000e1e:	b2db      	uxtb	r3, r3
 8000e20:	2b20      	cmp	r3, #32
 8000e22:	f040 80da 	bne.w	8000fda <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000e26:	68fb      	ldr	r3, [r7, #12]
 8000e28:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000e2c:	2b01      	cmp	r3, #1
 8000e2e:	d101      	bne.n	8000e34 <HAL_I2C_Master_Transmit+0x30>
 8000e30:	2302      	movs	r3, #2
 8000e32:	e0d3      	b.n	8000fdc <HAL_I2C_Master_Transmit+0x1d8>
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	2201      	movs	r2, #1
 8000e38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8000e3c:	f7ff fcaa 	bl	8000794 <HAL_GetTick>
 8000e40:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000e42:	697b      	ldr	r3, [r7, #20]
 8000e44:	9300      	str	r3, [sp, #0]
 8000e46:	2319      	movs	r3, #25
 8000e48:	2201      	movs	r2, #1
 8000e4a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e4e:	68f8      	ldr	r0, [r7, #12]
 8000e50:	f000 fb54 	bl	80014fc <I2C_WaitOnFlagUntilTimeout>
 8000e54:	4603      	mov	r3, r0
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d001      	beq.n	8000e5e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8000e5a:	2301      	movs	r3, #1
 8000e5c:	e0be      	b.n	8000fdc <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	2221      	movs	r2, #33	; 0x21
 8000e62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8000e66:	68fb      	ldr	r3, [r7, #12]
 8000e68:	2210      	movs	r2, #16
 8000e6a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	2200      	movs	r2, #0
 8000e72:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	687a      	ldr	r2, [r7, #4]
 8000e78:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	893a      	ldrh	r2, [r7, #8]
 8000e7e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	2200      	movs	r2, #0
 8000e84:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000e8a:	b29b      	uxth	r3, r3
 8000e8c:	2bff      	cmp	r3, #255	; 0xff
 8000e8e:	d90e      	bls.n	8000eae <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	22ff      	movs	r2, #255	; 0xff
 8000e94:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000e9a:	b2da      	uxtb	r2, r3
 8000e9c:	8979      	ldrh	r1, [r7, #10]
 8000e9e:	4b51      	ldr	r3, [pc, #324]	; (8000fe4 <HAL_I2C_Master_Transmit+0x1e0>)
 8000ea0:	9300      	str	r3, [sp, #0]
 8000ea2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000ea6:	68f8      	ldr	r0, [r7, #12]
 8000ea8:	f000 fcb6 	bl	8001818 <I2C_TransferConfig>
 8000eac:	e06c      	b.n	8000f88 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000eb2:	b29a      	uxth	r2, r3
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000ebc:	b2da      	uxtb	r2, r3
 8000ebe:	8979      	ldrh	r1, [r7, #10]
 8000ec0:	4b48      	ldr	r3, [pc, #288]	; (8000fe4 <HAL_I2C_Master_Transmit+0x1e0>)
 8000ec2:	9300      	str	r3, [sp, #0]
 8000ec4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000ec8:	68f8      	ldr	r0, [r7, #12]
 8000eca:	f000 fca5 	bl	8001818 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8000ece:	e05b      	b.n	8000f88 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000ed0:	697a      	ldr	r2, [r7, #20]
 8000ed2:	6a39      	ldr	r1, [r7, #32]
 8000ed4:	68f8      	ldr	r0, [r7, #12]
 8000ed6:	f000 fb51 	bl	800157c <I2C_WaitOnTXISFlagUntilTimeout>
 8000eda:	4603      	mov	r3, r0
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d001      	beq.n	8000ee4 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8000ee0:	2301      	movs	r3, #1
 8000ee2:	e07b      	b.n	8000fdc <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ee8:	781a      	ldrb	r2, [r3, #0]
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ef4:	1c5a      	adds	r2, r3, #1
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000efe:	b29b      	uxth	r3, r3
 8000f00:	3b01      	subs	r3, #1
 8000f02:	b29a      	uxth	r2, r3
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f0c:	3b01      	subs	r3, #1
 8000f0e:	b29a      	uxth	r2, r3
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f18:	b29b      	uxth	r3, r3
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d034      	beq.n	8000f88 <HAL_I2C_Master_Transmit+0x184>
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d130      	bne.n	8000f88 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	9300      	str	r3, [sp, #0]
 8000f2a:	6a3b      	ldr	r3, [r7, #32]
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	2180      	movs	r1, #128	; 0x80
 8000f30:	68f8      	ldr	r0, [r7, #12]
 8000f32:	f000 fae3 	bl	80014fc <I2C_WaitOnFlagUntilTimeout>
 8000f36:	4603      	mov	r3, r0
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d001      	beq.n	8000f40 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	e04d      	b.n	8000fdc <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f44:	b29b      	uxth	r3, r3
 8000f46:	2bff      	cmp	r3, #255	; 0xff
 8000f48:	d90e      	bls.n	8000f68 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	22ff      	movs	r2, #255	; 0xff
 8000f4e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f54:	b2da      	uxtb	r2, r3
 8000f56:	8979      	ldrh	r1, [r7, #10]
 8000f58:	2300      	movs	r3, #0
 8000f5a:	9300      	str	r3, [sp, #0]
 8000f5c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000f60:	68f8      	ldr	r0, [r7, #12]
 8000f62:	f000 fc59 	bl	8001818 <I2C_TransferConfig>
 8000f66:	e00f      	b.n	8000f88 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f6c:	b29a      	uxth	r2, r3
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000f76:	b2da      	uxtb	r2, r3
 8000f78:	8979      	ldrh	r1, [r7, #10]
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	9300      	str	r3, [sp, #0]
 8000f7e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000f82:	68f8      	ldr	r0, [r7, #12]
 8000f84:	f000 fc48 	bl	8001818 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000f8c:	b29b      	uxth	r3, r3
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d19e      	bne.n	8000ed0 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000f92:	697a      	ldr	r2, [r7, #20]
 8000f94:	6a39      	ldr	r1, [r7, #32]
 8000f96:	68f8      	ldr	r0, [r7, #12]
 8000f98:	f000 fb30 	bl	80015fc <I2C_WaitOnSTOPFlagUntilTimeout>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d001      	beq.n	8000fa6 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	e01a      	b.n	8000fdc <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	2220      	movs	r2, #32
 8000fac:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	6859      	ldr	r1, [r3, #4]
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	681a      	ldr	r2, [r3, #0]
 8000fb8:	4b0b      	ldr	r3, [pc, #44]	; (8000fe8 <HAL_I2C_Master_Transmit+0x1e4>)
 8000fba:	400b      	ands	r3, r1
 8000fbc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	2220      	movs	r2, #32
 8000fc2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	2200      	movs	r2, #0
 8000fca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	e000      	b.n	8000fdc <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8000fda:	2302      	movs	r3, #2
  }
}
 8000fdc:	4618      	mov	r0, r3
 8000fde:	3718      	adds	r7, #24
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	80002000 	.word	0x80002000
 8000fe8:	fe00e800 	.word	0xfe00e800

08000fec <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b088      	sub	sp, #32
 8000ff0:	af02      	add	r7, sp, #8
 8000ff2:	60f8      	str	r0, [r7, #12]
 8000ff4:	607a      	str	r2, [r7, #4]
 8000ff6:	461a      	mov	r2, r3
 8000ff8:	460b      	mov	r3, r1
 8000ffa:	817b      	strh	r3, [r7, #10]
 8000ffc:	4613      	mov	r3, r2
 8000ffe:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001006:	b2db      	uxtb	r3, r3
 8001008:	2b20      	cmp	r3, #32
 800100a:	f040 80db 	bne.w	80011c4 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001014:	2b01      	cmp	r3, #1
 8001016:	d101      	bne.n	800101c <HAL_I2C_Master_Receive+0x30>
 8001018:	2302      	movs	r3, #2
 800101a:	e0d4      	b.n	80011c6 <HAL_I2C_Master_Receive+0x1da>
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	2201      	movs	r2, #1
 8001020:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001024:	f7ff fbb6 	bl	8000794 <HAL_GetTick>
 8001028:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800102a:	697b      	ldr	r3, [r7, #20]
 800102c:	9300      	str	r3, [sp, #0]
 800102e:	2319      	movs	r3, #25
 8001030:	2201      	movs	r2, #1
 8001032:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001036:	68f8      	ldr	r0, [r7, #12]
 8001038:	f000 fa60 	bl	80014fc <I2C_WaitOnFlagUntilTimeout>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d001      	beq.n	8001046 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8001042:	2301      	movs	r3, #1
 8001044:	e0bf      	b.n	80011c6 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	2222      	movs	r2, #34	; 0x22
 800104a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	2210      	movs	r2, #16
 8001052:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	2200      	movs	r2, #0
 800105a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	687a      	ldr	r2, [r7, #4]
 8001060:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	893a      	ldrh	r2, [r7, #8]
 8001066:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	2200      	movs	r2, #0
 800106c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001072:	b29b      	uxth	r3, r3
 8001074:	2bff      	cmp	r3, #255	; 0xff
 8001076:	d90e      	bls.n	8001096 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	22ff      	movs	r2, #255	; 0xff
 800107c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001082:	b2da      	uxtb	r2, r3
 8001084:	8979      	ldrh	r1, [r7, #10]
 8001086:	4b52      	ldr	r3, [pc, #328]	; (80011d0 <HAL_I2C_Master_Receive+0x1e4>)
 8001088:	9300      	str	r3, [sp, #0]
 800108a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800108e:	68f8      	ldr	r0, [r7, #12]
 8001090:	f000 fbc2 	bl	8001818 <I2C_TransferConfig>
 8001094:	e06d      	b.n	8001172 <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800109a:	b29a      	uxth	r2, r3
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80010a4:	b2da      	uxtb	r2, r3
 80010a6:	8979      	ldrh	r1, [r7, #10]
 80010a8:	4b49      	ldr	r3, [pc, #292]	; (80011d0 <HAL_I2C_Master_Receive+0x1e4>)
 80010aa:	9300      	str	r3, [sp, #0]
 80010ac:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80010b0:	68f8      	ldr	r0, [r7, #12]
 80010b2:	f000 fbb1 	bl	8001818 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 80010b6:	e05c      	b.n	8001172 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80010b8:	697a      	ldr	r2, [r7, #20]
 80010ba:	6a39      	ldr	r1, [r7, #32]
 80010bc:	68f8      	ldr	r0, [r7, #12]
 80010be:	f000 fad9 	bl	8001674 <I2C_WaitOnRXNEFlagUntilTimeout>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d001      	beq.n	80010cc <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80010c8:	2301      	movs	r3, #1
 80010ca:	e07c      	b.n	80011c6 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010d6:	b2d2      	uxtb	r2, r2
 80010d8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010de:	1c5a      	adds	r2, r3, #1
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80010e8:	3b01      	subs	r3, #1
 80010ea:	b29a      	uxth	r2, r3
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80010f4:	b29b      	uxth	r3, r3
 80010f6:	3b01      	subs	r3, #1
 80010f8:	b29a      	uxth	r2, r3
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001102:	b29b      	uxth	r3, r3
 8001104:	2b00      	cmp	r3, #0
 8001106:	d034      	beq.n	8001172 <HAL_I2C_Master_Receive+0x186>
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800110c:	2b00      	cmp	r3, #0
 800110e:	d130      	bne.n	8001172 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001110:	697b      	ldr	r3, [r7, #20]
 8001112:	9300      	str	r3, [sp, #0]
 8001114:	6a3b      	ldr	r3, [r7, #32]
 8001116:	2200      	movs	r2, #0
 8001118:	2180      	movs	r1, #128	; 0x80
 800111a:	68f8      	ldr	r0, [r7, #12]
 800111c:	f000 f9ee 	bl	80014fc <I2C_WaitOnFlagUntilTimeout>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8001126:	2301      	movs	r3, #1
 8001128:	e04d      	b.n	80011c6 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800112e:	b29b      	uxth	r3, r3
 8001130:	2bff      	cmp	r3, #255	; 0xff
 8001132:	d90e      	bls.n	8001152 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	22ff      	movs	r2, #255	; 0xff
 8001138:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800113e:	b2da      	uxtb	r2, r3
 8001140:	8979      	ldrh	r1, [r7, #10]
 8001142:	2300      	movs	r3, #0
 8001144:	9300      	str	r3, [sp, #0]
 8001146:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800114a:	68f8      	ldr	r0, [r7, #12]
 800114c:	f000 fb64 	bl	8001818 <I2C_TransferConfig>
 8001150:	e00f      	b.n	8001172 <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001156:	b29a      	uxth	r2, r3
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001160:	b2da      	uxtb	r2, r3
 8001162:	8979      	ldrh	r1, [r7, #10]
 8001164:	2300      	movs	r3, #0
 8001166:	9300      	str	r3, [sp, #0]
 8001168:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800116c:	68f8      	ldr	r0, [r7, #12]
 800116e:	f000 fb53 	bl	8001818 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001176:	b29b      	uxth	r3, r3
 8001178:	2b00      	cmp	r3, #0
 800117a:	d19d      	bne.n	80010b8 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800117c:	697a      	ldr	r2, [r7, #20]
 800117e:	6a39      	ldr	r1, [r7, #32]
 8001180:	68f8      	ldr	r0, [r7, #12]
 8001182:	f000 fa3b 	bl	80015fc <I2C_WaitOnSTOPFlagUntilTimeout>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800118c:	2301      	movs	r3, #1
 800118e:	e01a      	b.n	80011c6 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	2220      	movs	r2, #32
 8001196:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	6859      	ldr	r1, [r3, #4]
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	681a      	ldr	r2, [r3, #0]
 80011a2:	4b0c      	ldr	r3, [pc, #48]	; (80011d4 <HAL_I2C_Master_Receive+0x1e8>)
 80011a4:	400b      	ands	r3, r1
 80011a6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	2220      	movs	r2, #32
 80011ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	2200      	movs	r2, #0
 80011b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	2200      	movs	r2, #0
 80011bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80011c0:	2300      	movs	r3, #0
 80011c2:	e000      	b.n	80011c6 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80011c4:	2302      	movs	r3, #2
  }
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	3718      	adds	r7, #24
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	80002400 	.word	0x80002400
 80011d4:	fe00e800 	.word	0xfe00e800

080011d8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b088      	sub	sp, #32
 80011dc:	af02      	add	r7, sp, #8
 80011de:	60f8      	str	r0, [r7, #12]
 80011e0:	4608      	mov	r0, r1
 80011e2:	4611      	mov	r1, r2
 80011e4:	461a      	mov	r2, r3
 80011e6:	4603      	mov	r3, r0
 80011e8:	817b      	strh	r3, [r7, #10]
 80011ea:	460b      	mov	r3, r1
 80011ec:	813b      	strh	r3, [r7, #8]
 80011ee:	4613      	mov	r3, r2
 80011f0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80011f8:	b2db      	uxtb	r3, r3
 80011fa:	2b20      	cmp	r3, #32
 80011fc:	f040 80fd 	bne.w	80013fa <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8001200:	6a3b      	ldr	r3, [r7, #32]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d002      	beq.n	800120c <HAL_I2C_Mem_Read+0x34>
 8001206:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001208:	2b00      	cmp	r3, #0
 800120a:	d105      	bne.n	8001218 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001212:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001214:	2301      	movs	r3, #1
 8001216:	e0f1      	b.n	80013fc <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800121e:	2b01      	cmp	r3, #1
 8001220:	d101      	bne.n	8001226 <HAL_I2C_Mem_Read+0x4e>
 8001222:	2302      	movs	r3, #2
 8001224:	e0ea      	b.n	80013fc <HAL_I2C_Mem_Read+0x224>
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	2201      	movs	r2, #1
 800122a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800122e:	f7ff fab1 	bl	8000794 <HAL_GetTick>
 8001232:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001234:	697b      	ldr	r3, [r7, #20]
 8001236:	9300      	str	r3, [sp, #0]
 8001238:	2319      	movs	r3, #25
 800123a:	2201      	movs	r2, #1
 800123c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001240:	68f8      	ldr	r0, [r7, #12]
 8001242:	f000 f95b 	bl	80014fc <I2C_WaitOnFlagUntilTimeout>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d001      	beq.n	8001250 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800124c:	2301      	movs	r3, #1
 800124e:	e0d5      	b.n	80013fc <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	2222      	movs	r2, #34	; 0x22
 8001254:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	2240      	movs	r2, #64	; 0x40
 800125c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	2200      	movs	r2, #0
 8001264:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	6a3a      	ldr	r2, [r7, #32]
 800126a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001270:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	2200      	movs	r2, #0
 8001276:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001278:	88f8      	ldrh	r0, [r7, #6]
 800127a:	893a      	ldrh	r2, [r7, #8]
 800127c:	8979      	ldrh	r1, [r7, #10]
 800127e:	697b      	ldr	r3, [r7, #20]
 8001280:	9301      	str	r3, [sp, #4]
 8001282:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001284:	9300      	str	r3, [sp, #0]
 8001286:	4603      	mov	r3, r0
 8001288:	68f8      	ldr	r0, [r7, #12]
 800128a:	f000 f8bf 	bl	800140c <I2C_RequestMemoryRead>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d005      	beq.n	80012a0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	2200      	movs	r2, #0
 8001298:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800129c:	2301      	movs	r3, #1
 800129e:	e0ad      	b.n	80013fc <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80012a4:	b29b      	uxth	r3, r3
 80012a6:	2bff      	cmp	r3, #255	; 0xff
 80012a8:	d90e      	bls.n	80012c8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	22ff      	movs	r2, #255	; 0xff
 80012ae:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80012b4:	b2da      	uxtb	r2, r3
 80012b6:	8979      	ldrh	r1, [r7, #10]
 80012b8:	4b52      	ldr	r3, [pc, #328]	; (8001404 <HAL_I2C_Mem_Read+0x22c>)
 80012ba:	9300      	str	r3, [sp, #0]
 80012bc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80012c0:	68f8      	ldr	r0, [r7, #12]
 80012c2:	f000 faa9 	bl	8001818 <I2C_TransferConfig>
 80012c6:	e00f      	b.n	80012e8 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80012cc:	b29a      	uxth	r2, r3
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80012d6:	b2da      	uxtb	r2, r3
 80012d8:	8979      	ldrh	r1, [r7, #10]
 80012da:	4b4a      	ldr	r3, [pc, #296]	; (8001404 <HAL_I2C_Mem_Read+0x22c>)
 80012dc:	9300      	str	r3, [sp, #0]
 80012de:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80012e2:	68f8      	ldr	r0, [r7, #12]
 80012e4:	f000 fa98 	bl	8001818 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80012e8:	697b      	ldr	r3, [r7, #20]
 80012ea:	9300      	str	r3, [sp, #0]
 80012ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012ee:	2200      	movs	r2, #0
 80012f0:	2104      	movs	r1, #4
 80012f2:	68f8      	ldr	r0, [r7, #12]
 80012f4:	f000 f902 	bl	80014fc <I2C_WaitOnFlagUntilTimeout>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80012fe:	2301      	movs	r3, #1
 8001300:	e07c      	b.n	80013fc <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800130c:	b2d2      	uxtb	r2, r2
 800130e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001314:	1c5a      	adds	r2, r3, #1
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800131e:	3b01      	subs	r3, #1
 8001320:	b29a      	uxth	r2, r3
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800132a:	b29b      	uxth	r3, r3
 800132c:	3b01      	subs	r3, #1
 800132e:	b29a      	uxth	r2, r3
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001338:	b29b      	uxth	r3, r3
 800133a:	2b00      	cmp	r3, #0
 800133c:	d034      	beq.n	80013a8 <HAL_I2C_Mem_Read+0x1d0>
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001342:	2b00      	cmp	r3, #0
 8001344:	d130      	bne.n	80013a8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001346:	697b      	ldr	r3, [r7, #20]
 8001348:	9300      	str	r3, [sp, #0]
 800134a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800134c:	2200      	movs	r2, #0
 800134e:	2180      	movs	r1, #128	; 0x80
 8001350:	68f8      	ldr	r0, [r7, #12]
 8001352:	f000 f8d3 	bl	80014fc <I2C_WaitOnFlagUntilTimeout>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800135c:	2301      	movs	r3, #1
 800135e:	e04d      	b.n	80013fc <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001364:	b29b      	uxth	r3, r3
 8001366:	2bff      	cmp	r3, #255	; 0xff
 8001368:	d90e      	bls.n	8001388 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	22ff      	movs	r2, #255	; 0xff
 800136e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001374:	b2da      	uxtb	r2, r3
 8001376:	8979      	ldrh	r1, [r7, #10]
 8001378:	2300      	movs	r3, #0
 800137a:	9300      	str	r3, [sp, #0]
 800137c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001380:	68f8      	ldr	r0, [r7, #12]
 8001382:	f000 fa49 	bl	8001818 <I2C_TransferConfig>
 8001386:	e00f      	b.n	80013a8 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800138c:	b29a      	uxth	r2, r3
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001396:	b2da      	uxtb	r2, r3
 8001398:	8979      	ldrh	r1, [r7, #10]
 800139a:	2300      	movs	r3, #0
 800139c:	9300      	str	r3, [sp, #0]
 800139e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80013a2:	68f8      	ldr	r0, [r7, #12]
 80013a4:	f000 fa38 	bl	8001818 <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80013ac:	b29b      	uxth	r3, r3
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d19a      	bne.n	80012e8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80013b2:	697a      	ldr	r2, [r7, #20]
 80013b4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80013b6:	68f8      	ldr	r0, [r7, #12]
 80013b8:	f000 f920 	bl	80015fc <I2C_WaitOnSTOPFlagUntilTimeout>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80013c2:	2301      	movs	r3, #1
 80013c4:	e01a      	b.n	80013fc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	2220      	movs	r2, #32
 80013cc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	6859      	ldr	r1, [r3, #4]
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	681a      	ldr	r2, [r3, #0]
 80013d8:	4b0b      	ldr	r3, [pc, #44]	; (8001408 <HAL_I2C_Mem_Read+0x230>)
 80013da:	400b      	ands	r3, r1
 80013dc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	2220      	movs	r2, #32
 80013e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	2200      	movs	r2, #0
 80013ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	2200      	movs	r2, #0
 80013f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80013f6:	2300      	movs	r3, #0
 80013f8:	e000      	b.n	80013fc <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80013fa:	2302      	movs	r3, #2
  }
}
 80013fc:	4618      	mov	r0, r3
 80013fe:	3718      	adds	r7, #24
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}
 8001404:	80002400 	.word	0x80002400
 8001408:	fe00e800 	.word	0xfe00e800

0800140c <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b086      	sub	sp, #24
 8001410:	af02      	add	r7, sp, #8
 8001412:	60f8      	str	r0, [r7, #12]
 8001414:	4608      	mov	r0, r1
 8001416:	4611      	mov	r1, r2
 8001418:	461a      	mov	r2, r3
 800141a:	4603      	mov	r3, r0
 800141c:	817b      	strh	r3, [r7, #10]
 800141e:	460b      	mov	r3, r1
 8001420:	813b      	strh	r3, [r7, #8]
 8001422:	4613      	mov	r3, r2
 8001424:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001426:	88fb      	ldrh	r3, [r7, #6]
 8001428:	b2da      	uxtb	r2, r3
 800142a:	8979      	ldrh	r1, [r7, #10]
 800142c:	4b20      	ldr	r3, [pc, #128]	; (80014b0 <I2C_RequestMemoryRead+0xa4>)
 800142e:	9300      	str	r3, [sp, #0]
 8001430:	2300      	movs	r3, #0
 8001432:	68f8      	ldr	r0, [r7, #12]
 8001434:	f000 f9f0 	bl	8001818 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001438:	69fa      	ldr	r2, [r7, #28]
 800143a:	69b9      	ldr	r1, [r7, #24]
 800143c:	68f8      	ldr	r0, [r7, #12]
 800143e:	f000 f89d 	bl	800157c <I2C_WaitOnTXISFlagUntilTimeout>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d001      	beq.n	800144c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8001448:	2301      	movs	r3, #1
 800144a:	e02c      	b.n	80014a6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800144c:	88fb      	ldrh	r3, [r7, #6]
 800144e:	2b01      	cmp	r3, #1
 8001450:	d105      	bne.n	800145e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001452:	893b      	ldrh	r3, [r7, #8]
 8001454:	b2da      	uxtb	r2, r3
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	629a      	str	r2, [r3, #40]	; 0x28
 800145c:	e015      	b.n	800148a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800145e:	893b      	ldrh	r3, [r7, #8]
 8001460:	0a1b      	lsrs	r3, r3, #8
 8001462:	b29b      	uxth	r3, r3
 8001464:	b2da      	uxtb	r2, r3
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800146c:	69fa      	ldr	r2, [r7, #28]
 800146e:	69b9      	ldr	r1, [r7, #24]
 8001470:	68f8      	ldr	r0, [r7, #12]
 8001472:	f000 f883 	bl	800157c <I2C_WaitOnTXISFlagUntilTimeout>
 8001476:	4603      	mov	r3, r0
 8001478:	2b00      	cmp	r3, #0
 800147a:	d001      	beq.n	8001480 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800147c:	2301      	movs	r3, #1
 800147e:	e012      	b.n	80014a6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001480:	893b      	ldrh	r3, [r7, #8]
 8001482:	b2da      	uxtb	r2, r3
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800148a:	69fb      	ldr	r3, [r7, #28]
 800148c:	9300      	str	r3, [sp, #0]
 800148e:	69bb      	ldr	r3, [r7, #24]
 8001490:	2200      	movs	r2, #0
 8001492:	2140      	movs	r1, #64	; 0x40
 8001494:	68f8      	ldr	r0, [r7, #12]
 8001496:	f000 f831 	bl	80014fc <I2C_WaitOnFlagUntilTimeout>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80014a0:	2301      	movs	r3, #1
 80014a2:	e000      	b.n	80014a6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80014a4:	2300      	movs	r3, #0
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	3710      	adds	r7, #16
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	80002000 	.word	0x80002000

080014b4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b083      	sub	sp, #12
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	699b      	ldr	r3, [r3, #24]
 80014c2:	f003 0302 	and.w	r3, r3, #2
 80014c6:	2b02      	cmp	r3, #2
 80014c8:	d103      	bne.n	80014d2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	2200      	movs	r2, #0
 80014d0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	699b      	ldr	r3, [r3, #24]
 80014d8:	f003 0301 	and.w	r3, r3, #1
 80014dc:	2b01      	cmp	r3, #1
 80014de:	d007      	beq.n	80014f0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	699a      	ldr	r2, [r3, #24]
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f042 0201 	orr.w	r2, r2, #1
 80014ee:	619a      	str	r2, [r3, #24]
  }
}
 80014f0:	bf00      	nop
 80014f2:	370c      	adds	r7, #12
 80014f4:	46bd      	mov	sp, r7
 80014f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fa:	4770      	bx	lr

080014fc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b084      	sub	sp, #16
 8001500:	af00      	add	r7, sp, #0
 8001502:	60f8      	str	r0, [r7, #12]
 8001504:	60b9      	str	r1, [r7, #8]
 8001506:	603b      	str	r3, [r7, #0]
 8001508:	4613      	mov	r3, r2
 800150a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800150c:	e022      	b.n	8001554 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001514:	d01e      	beq.n	8001554 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001516:	f7ff f93d 	bl	8000794 <HAL_GetTick>
 800151a:	4602      	mov	r2, r0
 800151c:	69bb      	ldr	r3, [r7, #24]
 800151e:	1ad3      	subs	r3, r2, r3
 8001520:	683a      	ldr	r2, [r7, #0]
 8001522:	429a      	cmp	r2, r3
 8001524:	d302      	bcc.n	800152c <I2C_WaitOnFlagUntilTimeout+0x30>
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d113      	bne.n	8001554 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001530:	f043 0220 	orr.w	r2, r3, #32
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	2220      	movs	r2, #32
 800153c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	2200      	movs	r2, #0
 8001544:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	2200      	movs	r2, #0
 800154c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8001550:	2301      	movs	r3, #1
 8001552:	e00f      	b.n	8001574 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	699a      	ldr	r2, [r3, #24]
 800155a:	68bb      	ldr	r3, [r7, #8]
 800155c:	4013      	ands	r3, r2
 800155e:	68ba      	ldr	r2, [r7, #8]
 8001560:	429a      	cmp	r2, r3
 8001562:	bf0c      	ite	eq
 8001564:	2301      	moveq	r3, #1
 8001566:	2300      	movne	r3, #0
 8001568:	b2db      	uxtb	r3, r3
 800156a:	461a      	mov	r2, r3
 800156c:	79fb      	ldrb	r3, [r7, #7]
 800156e:	429a      	cmp	r2, r3
 8001570:	d0cd      	beq.n	800150e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001572:	2300      	movs	r3, #0
}
 8001574:	4618      	mov	r0, r3
 8001576:	3710      	adds	r7, #16
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}

0800157c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b084      	sub	sp, #16
 8001580:	af00      	add	r7, sp, #0
 8001582:	60f8      	str	r0, [r7, #12]
 8001584:	60b9      	str	r1, [r7, #8]
 8001586:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001588:	e02c      	b.n	80015e4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800158a:	687a      	ldr	r2, [r7, #4]
 800158c:	68b9      	ldr	r1, [r7, #8]
 800158e:	68f8      	ldr	r0, [r7, #12]
 8001590:	f000 f8dc 	bl	800174c <I2C_IsAcknowledgeFailed>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800159a:	2301      	movs	r3, #1
 800159c:	e02a      	b.n	80015f4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800159e:	68bb      	ldr	r3, [r7, #8]
 80015a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015a4:	d01e      	beq.n	80015e4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80015a6:	f7ff f8f5 	bl	8000794 <HAL_GetTick>
 80015aa:	4602      	mov	r2, r0
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	1ad3      	subs	r3, r2, r3
 80015b0:	68ba      	ldr	r2, [r7, #8]
 80015b2:	429a      	cmp	r2, r3
 80015b4:	d302      	bcc.n	80015bc <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80015b6:	68bb      	ldr	r3, [r7, #8]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d113      	bne.n	80015e4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015c0:	f043 0220 	orr.w	r2, r3, #32
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	2220      	movs	r2, #32
 80015cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	2200      	movs	r2, #0
 80015d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	2200      	movs	r2, #0
 80015dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80015e0:	2301      	movs	r3, #1
 80015e2:	e007      	b.n	80015f4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	699b      	ldr	r3, [r3, #24]
 80015ea:	f003 0302 	and.w	r3, r3, #2
 80015ee:	2b02      	cmp	r3, #2
 80015f0:	d1cb      	bne.n	800158a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80015f2:	2300      	movs	r3, #0
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	3710      	adds	r7, #16
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}

080015fc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b084      	sub	sp, #16
 8001600:	af00      	add	r7, sp, #0
 8001602:	60f8      	str	r0, [r7, #12]
 8001604:	60b9      	str	r1, [r7, #8]
 8001606:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001608:	e028      	b.n	800165c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800160a:	687a      	ldr	r2, [r7, #4]
 800160c:	68b9      	ldr	r1, [r7, #8]
 800160e:	68f8      	ldr	r0, [r7, #12]
 8001610:	f000 f89c 	bl	800174c <I2C_IsAcknowledgeFailed>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800161a:	2301      	movs	r3, #1
 800161c:	e026      	b.n	800166c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800161e:	f7ff f8b9 	bl	8000794 <HAL_GetTick>
 8001622:	4602      	mov	r2, r0
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	1ad3      	subs	r3, r2, r3
 8001628:	68ba      	ldr	r2, [r7, #8]
 800162a:	429a      	cmp	r2, r3
 800162c:	d302      	bcc.n	8001634 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800162e:	68bb      	ldr	r3, [r7, #8]
 8001630:	2b00      	cmp	r3, #0
 8001632:	d113      	bne.n	800165c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001638:	f043 0220 	orr.w	r2, r3, #32
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	2220      	movs	r2, #32
 8001644:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	2200      	movs	r2, #0
 800164c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	2200      	movs	r2, #0
 8001654:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8001658:	2301      	movs	r3, #1
 800165a:	e007      	b.n	800166c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	699b      	ldr	r3, [r3, #24]
 8001662:	f003 0320 	and.w	r3, r3, #32
 8001666:	2b20      	cmp	r3, #32
 8001668:	d1cf      	bne.n	800160a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800166a:	2300      	movs	r3, #0
}
 800166c:	4618      	mov	r0, r3
 800166e:	3710      	adds	r7, #16
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}

08001674 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b084      	sub	sp, #16
 8001678:	af00      	add	r7, sp, #0
 800167a:	60f8      	str	r0, [r7, #12]
 800167c:	60b9      	str	r1, [r7, #8]
 800167e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001680:	e055      	b.n	800172e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001682:	687a      	ldr	r2, [r7, #4]
 8001684:	68b9      	ldr	r1, [r7, #8]
 8001686:	68f8      	ldr	r0, [r7, #12]
 8001688:	f000 f860 	bl	800174c <I2C_IsAcknowledgeFailed>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d001      	beq.n	8001696 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001692:	2301      	movs	r3, #1
 8001694:	e053      	b.n	800173e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	699b      	ldr	r3, [r3, #24]
 800169c:	f003 0320 	and.w	r3, r3, #32
 80016a0:	2b20      	cmp	r3, #32
 80016a2:	d129      	bne.n	80016f8 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	699b      	ldr	r3, [r3, #24]
 80016aa:	f003 0304 	and.w	r3, r3, #4
 80016ae:	2b04      	cmp	r3, #4
 80016b0:	d105      	bne.n	80016be <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d001      	beq.n	80016be <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80016ba:	2300      	movs	r3, #0
 80016bc:	e03f      	b.n	800173e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	2220      	movs	r2, #32
 80016c4:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	6859      	ldr	r1, [r3, #4]
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	681a      	ldr	r2, [r3, #0]
 80016d0:	4b1d      	ldr	r3, [pc, #116]	; (8001748 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 80016d2:	400b      	ands	r3, r1
 80016d4:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	2200      	movs	r2, #0
 80016da:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	2220      	movs	r2, #32
 80016e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	2200      	movs	r2, #0
 80016e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	2200      	movs	r2, #0
 80016f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80016f4:	2301      	movs	r3, #1
 80016f6:	e022      	b.n	800173e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80016f8:	f7ff f84c 	bl	8000794 <HAL_GetTick>
 80016fc:	4602      	mov	r2, r0
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	1ad3      	subs	r3, r2, r3
 8001702:	68ba      	ldr	r2, [r7, #8]
 8001704:	429a      	cmp	r2, r3
 8001706:	d302      	bcc.n	800170e <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8001708:	68bb      	ldr	r3, [r7, #8]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d10f      	bne.n	800172e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001712:	f043 0220 	orr.w	r2, r3, #32
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	2220      	movs	r2, #32
 800171e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	2200      	movs	r2, #0
 8001726:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800172a:	2301      	movs	r3, #1
 800172c:	e007      	b.n	800173e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	699b      	ldr	r3, [r3, #24]
 8001734:	f003 0304 	and.w	r3, r3, #4
 8001738:	2b04      	cmp	r3, #4
 800173a:	d1a2      	bne.n	8001682 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800173c:	2300      	movs	r3, #0
}
 800173e:	4618      	mov	r0, r3
 8001740:	3710      	adds	r7, #16
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	fe00e800 	.word	0xfe00e800

0800174c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b084      	sub	sp, #16
 8001750:	af00      	add	r7, sp, #0
 8001752:	60f8      	str	r0, [r7, #12]
 8001754:	60b9      	str	r1, [r7, #8]
 8001756:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	699b      	ldr	r3, [r3, #24]
 800175e:	f003 0310 	and.w	r3, r3, #16
 8001762:	2b10      	cmp	r3, #16
 8001764:	d151      	bne.n	800180a <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001766:	e022      	b.n	80017ae <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001768:	68bb      	ldr	r3, [r7, #8]
 800176a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800176e:	d01e      	beq.n	80017ae <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001770:	f7ff f810 	bl	8000794 <HAL_GetTick>
 8001774:	4602      	mov	r2, r0
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	1ad3      	subs	r3, r2, r3
 800177a:	68ba      	ldr	r2, [r7, #8]
 800177c:	429a      	cmp	r2, r3
 800177e:	d302      	bcc.n	8001786 <I2C_IsAcknowledgeFailed+0x3a>
 8001780:	68bb      	ldr	r3, [r7, #8]
 8001782:	2b00      	cmp	r3, #0
 8001784:	d113      	bne.n	80017ae <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800178a:	f043 0220 	orr.w	r2, r3, #32
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	2220      	movs	r2, #32
 8001796:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	2200      	movs	r2, #0
 800179e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	2200      	movs	r2, #0
 80017a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80017aa:	2301      	movs	r3, #1
 80017ac:	e02e      	b.n	800180c <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	699b      	ldr	r3, [r3, #24]
 80017b4:	f003 0320 	and.w	r3, r3, #32
 80017b8:	2b20      	cmp	r3, #32
 80017ba:	d1d5      	bne.n	8001768 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	2210      	movs	r2, #16
 80017c2:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	2220      	movs	r2, #32
 80017ca:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80017cc:	68f8      	ldr	r0, [r7, #12]
 80017ce:	f7ff fe71 	bl	80014b4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	6859      	ldr	r1, [r3, #4]
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	4b0d      	ldr	r3, [pc, #52]	; (8001814 <I2C_IsAcknowledgeFailed+0xc8>)
 80017de:	400b      	ands	r3, r1
 80017e0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017e6:	f043 0204 	orr.w	r2, r3, #4
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	2220      	movs	r2, #32
 80017f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	2200      	movs	r2, #0
 80017fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	2200      	movs	r2, #0
 8001802:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8001806:	2301      	movs	r3, #1
 8001808:	e000      	b.n	800180c <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800180a:	2300      	movs	r3, #0
}
 800180c:	4618      	mov	r0, r3
 800180e:	3710      	adds	r7, #16
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	fe00e800 	.word	0xfe00e800

08001818 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001818:	b480      	push	{r7}
 800181a:	b085      	sub	sp, #20
 800181c:	af00      	add	r7, sp, #0
 800181e:	60f8      	str	r0, [r7, #12]
 8001820:	607b      	str	r3, [r7, #4]
 8001822:	460b      	mov	r3, r1
 8001824:	817b      	strh	r3, [r7, #10]
 8001826:	4613      	mov	r3, r2
 8001828:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	685a      	ldr	r2, [r3, #4]
 8001830:	69bb      	ldr	r3, [r7, #24]
 8001832:	0d5b      	lsrs	r3, r3, #21
 8001834:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8001838:	4b0d      	ldr	r3, [pc, #52]	; (8001870 <I2C_TransferConfig+0x58>)
 800183a:	430b      	orrs	r3, r1
 800183c:	43db      	mvns	r3, r3
 800183e:	ea02 0103 	and.w	r1, r2, r3
 8001842:	897b      	ldrh	r3, [r7, #10]
 8001844:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001848:	7a7b      	ldrb	r3, [r7, #9]
 800184a:	041b      	lsls	r3, r3, #16
 800184c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8001850:	431a      	orrs	r2, r3
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	431a      	orrs	r2, r3
 8001856:	69bb      	ldr	r3, [r7, #24]
 8001858:	431a      	orrs	r2, r3
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	430a      	orrs	r2, r1
 8001860:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8001862:	bf00      	nop
 8001864:	3714      	adds	r7, #20
 8001866:	46bd      	mov	sp, r7
 8001868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186c:	4770      	bx	lr
 800186e:	bf00      	nop
 8001870:	03ff63ff 	.word	0x03ff63ff

08001874 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001874:	b480      	push	{r7}
 8001876:	b083      	sub	sp, #12
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
 800187c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001884:	b2db      	uxtb	r3, r3
 8001886:	2b20      	cmp	r3, #32
 8001888:	d138      	bne.n	80018fc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001890:	2b01      	cmp	r3, #1
 8001892:	d101      	bne.n	8001898 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001894:	2302      	movs	r3, #2
 8001896:	e032      	b.n	80018fe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2201      	movs	r2, #1
 800189c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2224      	movs	r2, #36	; 0x24
 80018a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f022 0201 	bic.w	r2, r2, #1
 80018b6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	681a      	ldr	r2, [r3, #0]
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80018c6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	6819      	ldr	r1, [r3, #0]
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	683a      	ldr	r2, [r7, #0]
 80018d4:	430a      	orrs	r2, r1
 80018d6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	681a      	ldr	r2, [r3, #0]
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f042 0201 	orr.w	r2, r2, #1
 80018e6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	2220      	movs	r2, #32
 80018ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2200      	movs	r2, #0
 80018f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80018f8:	2300      	movs	r3, #0
 80018fa:	e000      	b.n	80018fe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80018fc:	2302      	movs	r3, #2
  }
}
 80018fe:	4618      	mov	r0, r3
 8001900:	370c      	adds	r7, #12
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr

0800190a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800190a:	b480      	push	{r7}
 800190c:	b085      	sub	sp, #20
 800190e:	af00      	add	r7, sp, #0
 8001910:	6078      	str	r0, [r7, #4]
 8001912:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800191a:	b2db      	uxtb	r3, r3
 800191c:	2b20      	cmp	r3, #32
 800191e:	d139      	bne.n	8001994 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001926:	2b01      	cmp	r3, #1
 8001928:	d101      	bne.n	800192e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800192a:	2302      	movs	r3, #2
 800192c:	e033      	b.n	8001996 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2201      	movs	r2, #1
 8001932:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2224      	movs	r2, #36	; 0x24
 800193a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	681a      	ldr	r2, [r3, #0]
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f022 0201 	bic.w	r2, r2, #1
 800194c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800195c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	021b      	lsls	r3, r3, #8
 8001962:	68fa      	ldr	r2, [r7, #12]
 8001964:	4313      	orrs	r3, r2
 8001966:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	68fa      	ldr	r2, [r7, #12]
 800196e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	681a      	ldr	r2, [r3, #0]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f042 0201 	orr.w	r2, r2, #1
 800197e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	2220      	movs	r2, #32
 8001984:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	2200      	movs	r2, #0
 800198c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001990:	2300      	movs	r3, #0
 8001992:	e000      	b.n	8001996 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001994:	2302      	movs	r3, #2
  }
}
 8001996:	4618      	mov	r0, r3
 8001998:	3714      	adds	r7, #20
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr
	...

080019a4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80019a8:	4b04      	ldr	r3, [pc, #16]	; (80019bc <HAL_PWREx_GetVoltageRange+0x18>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr
 80019ba:	bf00      	nop
 80019bc:	40007000 	.word	0x40007000

080019c0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b085      	sub	sp, #20
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80019ce:	d130      	bne.n	8001a32 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80019d0:	4b23      	ldr	r3, [pc, #140]	; (8001a60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80019d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80019dc:	d038      	beq.n	8001a50 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80019de:	4b20      	ldr	r3, [pc, #128]	; (8001a60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80019e6:	4a1e      	ldr	r2, [pc, #120]	; (8001a60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80019e8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80019ec:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80019ee:	4b1d      	ldr	r3, [pc, #116]	; (8001a64 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	2232      	movs	r2, #50	; 0x32
 80019f4:	fb02 f303 	mul.w	r3, r2, r3
 80019f8:	4a1b      	ldr	r2, [pc, #108]	; (8001a68 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80019fa:	fba2 2303 	umull	r2, r3, r2, r3
 80019fe:	0c9b      	lsrs	r3, r3, #18
 8001a00:	3301      	adds	r3, #1
 8001a02:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a04:	e002      	b.n	8001a0c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	3b01      	subs	r3, #1
 8001a0a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001a0c:	4b14      	ldr	r3, [pc, #80]	; (8001a60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a0e:	695b      	ldr	r3, [r3, #20]
 8001a10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a18:	d102      	bne.n	8001a20 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d1f2      	bne.n	8001a06 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001a20:	4b0f      	ldr	r3, [pc, #60]	; (8001a60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a22:	695b      	ldr	r3, [r3, #20]
 8001a24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a2c:	d110      	bne.n	8001a50 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001a2e:	2303      	movs	r3, #3
 8001a30:	e00f      	b.n	8001a52 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001a32:	4b0b      	ldr	r3, [pc, #44]	; (8001a60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001a3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a3e:	d007      	beq.n	8001a50 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001a40:	4b07      	ldr	r3, [pc, #28]	; (8001a60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001a48:	4a05      	ldr	r2, [pc, #20]	; (8001a60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001a4a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a4e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001a50:	2300      	movs	r3, #0
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	3714      	adds	r7, #20
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr
 8001a5e:	bf00      	nop
 8001a60:	40007000 	.word	0x40007000
 8001a64:	20000000 	.word	0x20000000
 8001a68:	431bde83 	.word	0x431bde83

08001a6c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b088      	sub	sp, #32
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d102      	bne.n	8001a80 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	f000 bc11 	b.w	80022a2 <HAL_RCC_OscConfig+0x836>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a80:	4ba0      	ldr	r3, [pc, #640]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001a82:	689b      	ldr	r3, [r3, #8]
 8001a84:	f003 030c 	and.w	r3, r3, #12
 8001a88:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a8a:	4b9e      	ldr	r3, [pc, #632]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001a8c:	68db      	ldr	r3, [r3, #12]
 8001a8e:	f003 0303 	and.w	r3, r3, #3
 8001a92:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f003 0310 	and.w	r3, r3, #16
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	f000 80e4 	beq.w	8001c6a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001aa2:	69bb      	ldr	r3, [r7, #24]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d007      	beq.n	8001ab8 <HAL_RCC_OscConfig+0x4c>
 8001aa8:	69bb      	ldr	r3, [r7, #24]
 8001aaa:	2b0c      	cmp	r3, #12
 8001aac:	f040 808b 	bne.w	8001bc6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001ab0:	697b      	ldr	r3, [r7, #20]
 8001ab2:	2b01      	cmp	r3, #1
 8001ab4:	f040 8087 	bne.w	8001bc6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001ab8:	4b92      	ldr	r3, [pc, #584]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f003 0302 	and.w	r3, r3, #2
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d005      	beq.n	8001ad0 <HAL_RCC_OscConfig+0x64>
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	699b      	ldr	r3, [r3, #24]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d101      	bne.n	8001ad0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001acc:	2301      	movs	r3, #1
 8001ace:	e3e8      	b.n	80022a2 <HAL_RCC_OscConfig+0x836>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6a1a      	ldr	r2, [r3, #32]
 8001ad4:	4b8b      	ldr	r3, [pc, #556]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f003 0308 	and.w	r3, r3, #8
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d004      	beq.n	8001aea <HAL_RCC_OscConfig+0x7e>
 8001ae0:	4b88      	ldr	r3, [pc, #544]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001ae8:	e005      	b.n	8001af6 <HAL_RCC_OscConfig+0x8a>
 8001aea:	4b86      	ldr	r3, [pc, #536]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001aec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001af0:	091b      	lsrs	r3, r3, #4
 8001af2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d223      	bcs.n	8001b42 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6a1b      	ldr	r3, [r3, #32]
 8001afe:	4618      	mov	r0, r3
 8001b00:	f000 fd42 	bl	8002588 <RCC_SetFlashLatencyFromMSIRange>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d001      	beq.n	8001b0e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e3c9      	b.n	80022a2 <HAL_RCC_OscConfig+0x836>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b0e:	4b7d      	ldr	r3, [pc, #500]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4a7c      	ldr	r2, [pc, #496]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001b14:	f043 0308 	orr.w	r3, r3, #8
 8001b18:	6013      	str	r3, [r2, #0]
 8001b1a:	4b7a      	ldr	r3, [pc, #488]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6a1b      	ldr	r3, [r3, #32]
 8001b26:	4977      	ldr	r1, [pc, #476]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001b28:	4313      	orrs	r3, r2
 8001b2a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b2c:	4b75      	ldr	r3, [pc, #468]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	69db      	ldr	r3, [r3, #28]
 8001b38:	021b      	lsls	r3, r3, #8
 8001b3a:	4972      	ldr	r1, [pc, #456]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	604b      	str	r3, [r1, #4]
 8001b40:	e025      	b.n	8001b8e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001b42:	4b70      	ldr	r3, [pc, #448]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	4a6f      	ldr	r2, [pc, #444]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001b48:	f043 0308 	orr.w	r3, r3, #8
 8001b4c:	6013      	str	r3, [r2, #0]
 8001b4e:	4b6d      	ldr	r3, [pc, #436]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6a1b      	ldr	r3, [r3, #32]
 8001b5a:	496a      	ldr	r1, [pc, #424]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001b60:	4b68      	ldr	r3, [pc, #416]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001b62:	685b      	ldr	r3, [r3, #4]
 8001b64:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	69db      	ldr	r3, [r3, #28]
 8001b6c:	021b      	lsls	r3, r3, #8
 8001b6e:	4965      	ldr	r1, [pc, #404]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001b70:	4313      	orrs	r3, r2
 8001b72:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001b74:	69bb      	ldr	r3, [r7, #24]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d109      	bne.n	8001b8e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6a1b      	ldr	r3, [r3, #32]
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f000 fd02 	bl	8002588 <RCC_SetFlashLatencyFromMSIRange>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d001      	beq.n	8001b8e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	e389      	b.n	80022a2 <HAL_RCC_OscConfig+0x836>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001b8e:	f000 fc6f 	bl	8002470 <HAL_RCC_GetSysClockFreq>
 8001b92:	4602      	mov	r2, r0
 8001b94:	4b5b      	ldr	r3, [pc, #364]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001b96:	689b      	ldr	r3, [r3, #8]
 8001b98:	091b      	lsrs	r3, r3, #4
 8001b9a:	f003 030f 	and.w	r3, r3, #15
 8001b9e:	495a      	ldr	r1, [pc, #360]	; (8001d08 <HAL_RCC_OscConfig+0x29c>)
 8001ba0:	5ccb      	ldrb	r3, [r1, r3]
 8001ba2:	f003 031f 	and.w	r3, r3, #31
 8001ba6:	fa22 f303 	lsr.w	r3, r2, r3
 8001baa:	4a58      	ldr	r2, [pc, #352]	; (8001d0c <HAL_RCC_OscConfig+0x2a0>)
 8001bac:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001bae:	4b58      	ldr	r3, [pc, #352]	; (8001d10 <HAL_RCC_OscConfig+0x2a4>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f7fe fd9e 	bl	80006f4 <HAL_InitTick>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001bbc:	7bfb      	ldrb	r3, [r7, #15]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d052      	beq.n	8001c68 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8001bc2:	7bfb      	ldrb	r3, [r7, #15]
 8001bc4:	e36d      	b.n	80022a2 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	699b      	ldr	r3, [r3, #24]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d032      	beq.n	8001c34 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001bce:	4b4d      	ldr	r3, [pc, #308]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4a4c      	ldr	r2, [pc, #304]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001bd4:	f043 0301 	orr.w	r3, r3, #1
 8001bd8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001bda:	f7fe fddb 	bl	8000794 <HAL_GetTick>
 8001bde:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001be0:	e008      	b.n	8001bf4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001be2:	f7fe fdd7 	bl	8000794 <HAL_GetTick>
 8001be6:	4602      	mov	r2, r0
 8001be8:	693b      	ldr	r3, [r7, #16]
 8001bea:	1ad3      	subs	r3, r2, r3
 8001bec:	2b02      	cmp	r3, #2
 8001bee:	d901      	bls.n	8001bf4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001bf0:	2303      	movs	r3, #3
 8001bf2:	e356      	b.n	80022a2 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001bf4:	4b43      	ldr	r3, [pc, #268]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f003 0302 	and.w	r3, r3, #2
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d0f0      	beq.n	8001be2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001c00:	4b40      	ldr	r3, [pc, #256]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4a3f      	ldr	r2, [pc, #252]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001c06:	f043 0308 	orr.w	r3, r3, #8
 8001c0a:	6013      	str	r3, [r2, #0]
 8001c0c:	4b3d      	ldr	r3, [pc, #244]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6a1b      	ldr	r3, [r3, #32]
 8001c18:	493a      	ldr	r1, [pc, #232]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001c1a:	4313      	orrs	r3, r2
 8001c1c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001c1e:	4b39      	ldr	r3, [pc, #228]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	69db      	ldr	r3, [r3, #28]
 8001c2a:	021b      	lsls	r3, r3, #8
 8001c2c:	4935      	ldr	r1, [pc, #212]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	604b      	str	r3, [r1, #4]
 8001c32:	e01a      	b.n	8001c6a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001c34:	4b33      	ldr	r3, [pc, #204]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a32      	ldr	r2, [pc, #200]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001c3a:	f023 0301 	bic.w	r3, r3, #1
 8001c3e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001c40:	f7fe fda8 	bl	8000794 <HAL_GetTick>
 8001c44:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001c46:	e008      	b.n	8001c5a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001c48:	f7fe fda4 	bl	8000794 <HAL_GetTick>
 8001c4c:	4602      	mov	r2, r0
 8001c4e:	693b      	ldr	r3, [r7, #16]
 8001c50:	1ad3      	subs	r3, r2, r3
 8001c52:	2b02      	cmp	r3, #2
 8001c54:	d901      	bls.n	8001c5a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8001c56:	2303      	movs	r3, #3
 8001c58:	e323      	b.n	80022a2 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001c5a:	4b2a      	ldr	r3, [pc, #168]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f003 0302 	and.w	r3, r3, #2
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d1f0      	bne.n	8001c48 <HAL_RCC_OscConfig+0x1dc>
 8001c66:	e000      	b.n	8001c6a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001c68:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f003 0301 	and.w	r3, r3, #1
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d073      	beq.n	8001d5e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001c76:	69bb      	ldr	r3, [r7, #24]
 8001c78:	2b08      	cmp	r3, #8
 8001c7a:	d005      	beq.n	8001c88 <HAL_RCC_OscConfig+0x21c>
 8001c7c:	69bb      	ldr	r3, [r7, #24]
 8001c7e:	2b0c      	cmp	r3, #12
 8001c80:	d10e      	bne.n	8001ca0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001c82:	697b      	ldr	r3, [r7, #20]
 8001c84:	2b03      	cmp	r3, #3
 8001c86:	d10b      	bne.n	8001ca0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c88:	4b1e      	ldr	r3, [pc, #120]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d063      	beq.n	8001d5c <HAL_RCC_OscConfig+0x2f0>
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d15f      	bne.n	8001d5c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	e300      	b.n	80022a2 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ca8:	d106      	bne.n	8001cb8 <HAL_RCC_OscConfig+0x24c>
 8001caa:	4b16      	ldr	r3, [pc, #88]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4a15      	ldr	r2, [pc, #84]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001cb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001cb4:	6013      	str	r3, [r2, #0]
 8001cb6:	e01d      	b.n	8001cf4 <HAL_RCC_OscConfig+0x288>
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001cc0:	d10c      	bne.n	8001cdc <HAL_RCC_OscConfig+0x270>
 8001cc2:	4b10      	ldr	r3, [pc, #64]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4a0f      	ldr	r2, [pc, #60]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001cc8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ccc:	6013      	str	r3, [r2, #0]
 8001cce:	4b0d      	ldr	r3, [pc, #52]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4a0c      	ldr	r2, [pc, #48]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001cd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001cd8:	6013      	str	r3, [r2, #0]
 8001cda:	e00b      	b.n	8001cf4 <HAL_RCC_OscConfig+0x288>
 8001cdc:	4b09      	ldr	r3, [pc, #36]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4a08      	ldr	r2, [pc, #32]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001ce2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ce6:	6013      	str	r3, [r2, #0]
 8001ce8:	4b06      	ldr	r3, [pc, #24]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4a05      	ldr	r2, [pc, #20]	; (8001d04 <HAL_RCC_OscConfig+0x298>)
 8001cee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001cf2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d01b      	beq.n	8001d34 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cfc:	f7fe fd4a 	bl	8000794 <HAL_GetTick>
 8001d00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d02:	e010      	b.n	8001d26 <HAL_RCC_OscConfig+0x2ba>
 8001d04:	40021000 	.word	0x40021000
 8001d08:	08005b04 	.word	0x08005b04
 8001d0c:	20000000 	.word	0x20000000
 8001d10:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d14:	f7fe fd3e 	bl	8000794 <HAL_GetTick>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	693b      	ldr	r3, [r7, #16]
 8001d1c:	1ad3      	subs	r3, r2, r3
 8001d1e:	2b64      	cmp	r3, #100	; 0x64
 8001d20:	d901      	bls.n	8001d26 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001d22:	2303      	movs	r3, #3
 8001d24:	e2bd      	b.n	80022a2 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d26:	4baf      	ldr	r3, [pc, #700]	; (8001fe4 <HAL_RCC_OscConfig+0x578>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d0f0      	beq.n	8001d14 <HAL_RCC_OscConfig+0x2a8>
 8001d32:	e014      	b.n	8001d5e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d34:	f7fe fd2e 	bl	8000794 <HAL_GetTick>
 8001d38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d3a:	e008      	b.n	8001d4e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d3c:	f7fe fd2a 	bl	8000794 <HAL_GetTick>
 8001d40:	4602      	mov	r2, r0
 8001d42:	693b      	ldr	r3, [r7, #16]
 8001d44:	1ad3      	subs	r3, r2, r3
 8001d46:	2b64      	cmp	r3, #100	; 0x64
 8001d48:	d901      	bls.n	8001d4e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001d4a:	2303      	movs	r3, #3
 8001d4c:	e2a9      	b.n	80022a2 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d4e:	4ba5      	ldr	r3, [pc, #660]	; (8001fe4 <HAL_RCC_OscConfig+0x578>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d1f0      	bne.n	8001d3c <HAL_RCC_OscConfig+0x2d0>
 8001d5a:	e000      	b.n	8001d5e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f003 0302 	and.w	r3, r3, #2
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d060      	beq.n	8001e2c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001d6a:	69bb      	ldr	r3, [r7, #24]
 8001d6c:	2b04      	cmp	r3, #4
 8001d6e:	d005      	beq.n	8001d7c <HAL_RCC_OscConfig+0x310>
 8001d70:	69bb      	ldr	r3, [r7, #24]
 8001d72:	2b0c      	cmp	r3, #12
 8001d74:	d119      	bne.n	8001daa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	2b02      	cmp	r3, #2
 8001d7a:	d116      	bne.n	8001daa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d7c:	4b99      	ldr	r3, [pc, #612]	; (8001fe4 <HAL_RCC_OscConfig+0x578>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d005      	beq.n	8001d94 <HAL_RCC_OscConfig+0x328>
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	68db      	ldr	r3, [r3, #12]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d101      	bne.n	8001d94 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001d90:	2301      	movs	r3, #1
 8001d92:	e286      	b.n	80022a2 <HAL_RCC_OscConfig+0x836>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d94:	4b93      	ldr	r3, [pc, #588]	; (8001fe4 <HAL_RCC_OscConfig+0x578>)
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	691b      	ldr	r3, [r3, #16]
 8001da0:	061b      	lsls	r3, r3, #24
 8001da2:	4990      	ldr	r1, [pc, #576]	; (8001fe4 <HAL_RCC_OscConfig+0x578>)
 8001da4:	4313      	orrs	r3, r2
 8001da6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001da8:	e040      	b.n	8001e2c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	68db      	ldr	r3, [r3, #12]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d023      	beq.n	8001dfa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001db2:	4b8c      	ldr	r3, [pc, #560]	; (8001fe4 <HAL_RCC_OscConfig+0x578>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4a8b      	ldr	r2, [pc, #556]	; (8001fe4 <HAL_RCC_OscConfig+0x578>)
 8001db8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dbc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dbe:	f7fe fce9 	bl	8000794 <HAL_GetTick>
 8001dc2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001dc4:	e008      	b.n	8001dd8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001dc6:	f7fe fce5 	bl	8000794 <HAL_GetTick>
 8001dca:	4602      	mov	r2, r0
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	1ad3      	subs	r3, r2, r3
 8001dd0:	2b02      	cmp	r3, #2
 8001dd2:	d901      	bls.n	8001dd8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001dd4:	2303      	movs	r3, #3
 8001dd6:	e264      	b.n	80022a2 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001dd8:	4b82      	ldr	r3, [pc, #520]	; (8001fe4 <HAL_RCC_OscConfig+0x578>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d0f0      	beq.n	8001dc6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001de4:	4b7f      	ldr	r3, [pc, #508]	; (8001fe4 <HAL_RCC_OscConfig+0x578>)
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	691b      	ldr	r3, [r3, #16]
 8001df0:	061b      	lsls	r3, r3, #24
 8001df2:	497c      	ldr	r1, [pc, #496]	; (8001fe4 <HAL_RCC_OscConfig+0x578>)
 8001df4:	4313      	orrs	r3, r2
 8001df6:	604b      	str	r3, [r1, #4]
 8001df8:	e018      	b.n	8001e2c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001dfa:	4b7a      	ldr	r3, [pc, #488]	; (8001fe4 <HAL_RCC_OscConfig+0x578>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	4a79      	ldr	r2, [pc, #484]	; (8001fe4 <HAL_RCC_OscConfig+0x578>)
 8001e00:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001e04:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e06:	f7fe fcc5 	bl	8000794 <HAL_GetTick>
 8001e0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e0c:	e008      	b.n	8001e20 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e0e:	f7fe fcc1 	bl	8000794 <HAL_GetTick>
 8001e12:	4602      	mov	r2, r0
 8001e14:	693b      	ldr	r3, [r7, #16]
 8001e16:	1ad3      	subs	r3, r2, r3
 8001e18:	2b02      	cmp	r3, #2
 8001e1a:	d901      	bls.n	8001e20 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001e1c:	2303      	movs	r3, #3
 8001e1e:	e240      	b.n	80022a2 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001e20:	4b70      	ldr	r3, [pc, #448]	; (8001fe4 <HAL_RCC_OscConfig+0x578>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d1f0      	bne.n	8001e0e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f003 0308 	and.w	r3, r3, #8
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d03c      	beq.n	8001eb2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	695b      	ldr	r3, [r3, #20]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d01c      	beq.n	8001e7a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e40:	4b68      	ldr	r3, [pc, #416]	; (8001fe4 <HAL_RCC_OscConfig+0x578>)
 8001e42:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e46:	4a67      	ldr	r2, [pc, #412]	; (8001fe4 <HAL_RCC_OscConfig+0x578>)
 8001e48:	f043 0301 	orr.w	r3, r3, #1
 8001e4c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e50:	f7fe fca0 	bl	8000794 <HAL_GetTick>
 8001e54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001e56:	e008      	b.n	8001e6a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e58:	f7fe fc9c 	bl	8000794 <HAL_GetTick>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	693b      	ldr	r3, [r7, #16]
 8001e60:	1ad3      	subs	r3, r2, r3
 8001e62:	2b02      	cmp	r3, #2
 8001e64:	d901      	bls.n	8001e6a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001e66:	2303      	movs	r3, #3
 8001e68:	e21b      	b.n	80022a2 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001e6a:	4b5e      	ldr	r3, [pc, #376]	; (8001fe4 <HAL_RCC_OscConfig+0x578>)
 8001e6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e70:	f003 0302 	and.w	r3, r3, #2
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d0ef      	beq.n	8001e58 <HAL_RCC_OscConfig+0x3ec>
 8001e78:	e01b      	b.n	8001eb2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e7a:	4b5a      	ldr	r3, [pc, #360]	; (8001fe4 <HAL_RCC_OscConfig+0x578>)
 8001e7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e80:	4a58      	ldr	r2, [pc, #352]	; (8001fe4 <HAL_RCC_OscConfig+0x578>)
 8001e82:	f023 0301 	bic.w	r3, r3, #1
 8001e86:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e8a:	f7fe fc83 	bl	8000794 <HAL_GetTick>
 8001e8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001e90:	e008      	b.n	8001ea4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e92:	f7fe fc7f 	bl	8000794 <HAL_GetTick>
 8001e96:	4602      	mov	r2, r0
 8001e98:	693b      	ldr	r3, [r7, #16]
 8001e9a:	1ad3      	subs	r3, r2, r3
 8001e9c:	2b02      	cmp	r3, #2
 8001e9e:	d901      	bls.n	8001ea4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001ea0:	2303      	movs	r3, #3
 8001ea2:	e1fe      	b.n	80022a2 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001ea4:	4b4f      	ldr	r3, [pc, #316]	; (8001fe4 <HAL_RCC_OscConfig+0x578>)
 8001ea6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001eaa:	f003 0302 	and.w	r3, r3, #2
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d1ef      	bne.n	8001e92 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f003 0304 	and.w	r3, r3, #4
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	f000 80a6 	beq.w	800200c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001ec4:	4b47      	ldr	r3, [pc, #284]	; (8001fe4 <HAL_RCC_OscConfig+0x578>)
 8001ec6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ec8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d10d      	bne.n	8001eec <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ed0:	4b44      	ldr	r3, [pc, #272]	; (8001fe4 <HAL_RCC_OscConfig+0x578>)
 8001ed2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ed4:	4a43      	ldr	r2, [pc, #268]	; (8001fe4 <HAL_RCC_OscConfig+0x578>)
 8001ed6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001eda:	6593      	str	r3, [r2, #88]	; 0x58
 8001edc:	4b41      	ldr	r3, [pc, #260]	; (8001fe4 <HAL_RCC_OscConfig+0x578>)
 8001ede:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ee0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ee4:	60bb      	str	r3, [r7, #8]
 8001ee6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ee8:	2301      	movs	r3, #1
 8001eea:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001eec:	4b3e      	ldr	r3, [pc, #248]	; (8001fe8 <HAL_RCC_OscConfig+0x57c>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d118      	bne.n	8001f2a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001ef8:	4b3b      	ldr	r3, [pc, #236]	; (8001fe8 <HAL_RCC_OscConfig+0x57c>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a3a      	ldr	r2, [pc, #232]	; (8001fe8 <HAL_RCC_OscConfig+0x57c>)
 8001efe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f02:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f04:	f7fe fc46 	bl	8000794 <HAL_GetTick>
 8001f08:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f0a:	e008      	b.n	8001f1e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f0c:	f7fe fc42 	bl	8000794 <HAL_GetTick>
 8001f10:	4602      	mov	r2, r0
 8001f12:	693b      	ldr	r3, [r7, #16]
 8001f14:	1ad3      	subs	r3, r2, r3
 8001f16:	2b02      	cmp	r3, #2
 8001f18:	d901      	bls.n	8001f1e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001f1a:	2303      	movs	r3, #3
 8001f1c:	e1c1      	b.n	80022a2 <HAL_RCC_OscConfig+0x836>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001f1e:	4b32      	ldr	r3, [pc, #200]	; (8001fe8 <HAL_RCC_OscConfig+0x57c>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d0f0      	beq.n	8001f0c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	2b01      	cmp	r3, #1
 8001f30:	d108      	bne.n	8001f44 <HAL_RCC_OscConfig+0x4d8>
 8001f32:	4b2c      	ldr	r3, [pc, #176]	; (8001fe4 <HAL_RCC_OscConfig+0x578>)
 8001f34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f38:	4a2a      	ldr	r2, [pc, #168]	; (8001fe4 <HAL_RCC_OscConfig+0x578>)
 8001f3a:	f043 0301 	orr.w	r3, r3, #1
 8001f3e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f42:	e024      	b.n	8001f8e <HAL_RCC_OscConfig+0x522>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	689b      	ldr	r3, [r3, #8]
 8001f48:	2b05      	cmp	r3, #5
 8001f4a:	d110      	bne.n	8001f6e <HAL_RCC_OscConfig+0x502>
 8001f4c:	4b25      	ldr	r3, [pc, #148]	; (8001fe4 <HAL_RCC_OscConfig+0x578>)
 8001f4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f52:	4a24      	ldr	r2, [pc, #144]	; (8001fe4 <HAL_RCC_OscConfig+0x578>)
 8001f54:	f043 0304 	orr.w	r3, r3, #4
 8001f58:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f5c:	4b21      	ldr	r3, [pc, #132]	; (8001fe4 <HAL_RCC_OscConfig+0x578>)
 8001f5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f62:	4a20      	ldr	r2, [pc, #128]	; (8001fe4 <HAL_RCC_OscConfig+0x578>)
 8001f64:	f043 0301 	orr.w	r3, r3, #1
 8001f68:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f6c:	e00f      	b.n	8001f8e <HAL_RCC_OscConfig+0x522>
 8001f6e:	4b1d      	ldr	r3, [pc, #116]	; (8001fe4 <HAL_RCC_OscConfig+0x578>)
 8001f70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f74:	4a1b      	ldr	r2, [pc, #108]	; (8001fe4 <HAL_RCC_OscConfig+0x578>)
 8001f76:	f023 0301 	bic.w	r3, r3, #1
 8001f7a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001f7e:	4b19      	ldr	r3, [pc, #100]	; (8001fe4 <HAL_RCC_OscConfig+0x578>)
 8001f80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f84:	4a17      	ldr	r2, [pc, #92]	; (8001fe4 <HAL_RCC_OscConfig+0x578>)
 8001f86:	f023 0304 	bic.w	r3, r3, #4
 8001f8a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	689b      	ldr	r3, [r3, #8]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d016      	beq.n	8001fc4 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f96:	f7fe fbfd 	bl	8000794 <HAL_GetTick>
 8001f9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f9c:	e00a      	b.n	8001fb4 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f9e:	f7fe fbf9 	bl	8000794 <HAL_GetTick>
 8001fa2:	4602      	mov	r2, r0
 8001fa4:	693b      	ldr	r3, [r7, #16]
 8001fa6:	1ad3      	subs	r3, r2, r3
 8001fa8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d901      	bls.n	8001fb4 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8001fb0:	2303      	movs	r3, #3
 8001fb2:	e176      	b.n	80022a2 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001fb4:	4b0b      	ldr	r3, [pc, #44]	; (8001fe4 <HAL_RCC_OscConfig+0x578>)
 8001fb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fba:	f003 0302 	and.w	r3, r3, #2
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d0ed      	beq.n	8001f9e <HAL_RCC_OscConfig+0x532>
 8001fc2:	e01a      	b.n	8001ffa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fc4:	f7fe fbe6 	bl	8000794 <HAL_GetTick>
 8001fc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001fca:	e00f      	b.n	8001fec <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fcc:	f7fe fbe2 	bl	8000794 <HAL_GetTick>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	1ad3      	subs	r3, r2, r3
 8001fd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d906      	bls.n	8001fec <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001fde:	2303      	movs	r3, #3
 8001fe0:	e15f      	b.n	80022a2 <HAL_RCC_OscConfig+0x836>
 8001fe2:	bf00      	nop
 8001fe4:	40021000 	.word	0x40021000
 8001fe8:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001fec:	4baa      	ldr	r3, [pc, #680]	; (8002298 <HAL_RCC_OscConfig+0x82c>)
 8001fee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ff2:	f003 0302 	and.w	r3, r3, #2
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d1e8      	bne.n	8001fcc <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001ffa:	7ffb      	ldrb	r3, [r7, #31]
 8001ffc:	2b01      	cmp	r3, #1
 8001ffe:	d105      	bne.n	800200c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002000:	4ba5      	ldr	r3, [pc, #660]	; (8002298 <HAL_RCC_OscConfig+0x82c>)
 8002002:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002004:	4aa4      	ldr	r2, [pc, #656]	; (8002298 <HAL_RCC_OscConfig+0x82c>)
 8002006:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800200a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f003 0320 	and.w	r3, r3, #32
 8002014:	2b00      	cmp	r3, #0
 8002016:	d03c      	beq.n	8002092 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800201c:	2b00      	cmp	r3, #0
 800201e:	d01c      	beq.n	800205a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002020:	4b9d      	ldr	r3, [pc, #628]	; (8002298 <HAL_RCC_OscConfig+0x82c>)
 8002022:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002026:	4a9c      	ldr	r2, [pc, #624]	; (8002298 <HAL_RCC_OscConfig+0x82c>)
 8002028:	f043 0301 	orr.w	r3, r3, #1
 800202c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002030:	f7fe fbb0 	bl	8000794 <HAL_GetTick>
 8002034:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002036:	e008      	b.n	800204a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002038:	f7fe fbac 	bl	8000794 <HAL_GetTick>
 800203c:	4602      	mov	r2, r0
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	1ad3      	subs	r3, r2, r3
 8002042:	2b02      	cmp	r3, #2
 8002044:	d901      	bls.n	800204a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002046:	2303      	movs	r3, #3
 8002048:	e12b      	b.n	80022a2 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800204a:	4b93      	ldr	r3, [pc, #588]	; (8002298 <HAL_RCC_OscConfig+0x82c>)
 800204c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002050:	f003 0302 	and.w	r3, r3, #2
 8002054:	2b00      	cmp	r3, #0
 8002056:	d0ef      	beq.n	8002038 <HAL_RCC_OscConfig+0x5cc>
 8002058:	e01b      	b.n	8002092 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800205a:	4b8f      	ldr	r3, [pc, #572]	; (8002298 <HAL_RCC_OscConfig+0x82c>)
 800205c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002060:	4a8d      	ldr	r2, [pc, #564]	; (8002298 <HAL_RCC_OscConfig+0x82c>)
 8002062:	f023 0301 	bic.w	r3, r3, #1
 8002066:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800206a:	f7fe fb93 	bl	8000794 <HAL_GetTick>
 800206e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002070:	e008      	b.n	8002084 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002072:	f7fe fb8f 	bl	8000794 <HAL_GetTick>
 8002076:	4602      	mov	r2, r0
 8002078:	693b      	ldr	r3, [r7, #16]
 800207a:	1ad3      	subs	r3, r2, r3
 800207c:	2b02      	cmp	r3, #2
 800207e:	d901      	bls.n	8002084 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002080:	2303      	movs	r3, #3
 8002082:	e10e      	b.n	80022a2 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002084:	4b84      	ldr	r3, [pc, #528]	; (8002298 <HAL_RCC_OscConfig+0x82c>)
 8002086:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800208a:	f003 0302 	and.w	r3, r3, #2
 800208e:	2b00      	cmp	r3, #0
 8002090:	d1ef      	bne.n	8002072 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002096:	2b00      	cmp	r3, #0
 8002098:	f000 8102 	beq.w	80022a0 <HAL_RCC_OscConfig+0x834>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020a0:	2b02      	cmp	r3, #2
 80020a2:	f040 80c5 	bne.w	8002230 <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80020a6:	4b7c      	ldr	r3, [pc, #496]	; (8002298 <HAL_RCC_OscConfig+0x82c>)
 80020a8:	68db      	ldr	r3, [r3, #12]
 80020aa:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	f003 0203 	and.w	r2, r3, #3
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020b6:	429a      	cmp	r2, r3
 80020b8:	d12c      	bne.n	8002114 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80020ba:	697b      	ldr	r3, [r7, #20]
 80020bc:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c4:	3b01      	subs	r3, #1
 80020c6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80020c8:	429a      	cmp	r2, r3
 80020ca:	d123      	bne.n	8002114 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020d6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80020d8:	429a      	cmp	r2, r3
 80020da:	d11b      	bne.n	8002114 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80020dc:	697b      	ldr	r3, [r7, #20]
 80020de:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020e6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80020e8:	429a      	cmp	r2, r3
 80020ea:	d113      	bne.n	8002114 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80020ec:	697b      	ldr	r3, [r7, #20]
 80020ee:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020f6:	085b      	lsrs	r3, r3, #1
 80020f8:	3b01      	subs	r3, #1
 80020fa:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80020fc:	429a      	cmp	r2, r3
 80020fe:	d109      	bne.n	8002114 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800210a:	085b      	lsrs	r3, r3, #1
 800210c:	3b01      	subs	r3, #1
 800210e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002110:	429a      	cmp	r2, r3
 8002112:	d067      	beq.n	80021e4 <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002114:	69bb      	ldr	r3, [r7, #24]
 8002116:	2b0c      	cmp	r3, #12
 8002118:	d062      	beq.n	80021e0 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800211a:	4b5f      	ldr	r3, [pc, #380]	; (8002298 <HAL_RCC_OscConfig+0x82c>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002122:	2b00      	cmp	r3, #0
 8002124:	d001      	beq.n	800212a <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e0bb      	b.n	80022a2 <HAL_RCC_OscConfig+0x836>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800212a:	4b5b      	ldr	r3, [pc, #364]	; (8002298 <HAL_RCC_OscConfig+0x82c>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a5a      	ldr	r2, [pc, #360]	; (8002298 <HAL_RCC_OscConfig+0x82c>)
 8002130:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002134:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002136:	f7fe fb2d 	bl	8000794 <HAL_GetTick>
 800213a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800213c:	e008      	b.n	8002150 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800213e:	f7fe fb29 	bl	8000794 <HAL_GetTick>
 8002142:	4602      	mov	r2, r0
 8002144:	693b      	ldr	r3, [r7, #16]
 8002146:	1ad3      	subs	r3, r2, r3
 8002148:	2b02      	cmp	r3, #2
 800214a:	d901      	bls.n	8002150 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 800214c:	2303      	movs	r3, #3
 800214e:	e0a8      	b.n	80022a2 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002150:	4b51      	ldr	r3, [pc, #324]	; (8002298 <HAL_RCC_OscConfig+0x82c>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002158:	2b00      	cmp	r3, #0
 800215a:	d1f0      	bne.n	800213e <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800215c:	4b4e      	ldr	r3, [pc, #312]	; (8002298 <HAL_RCC_OscConfig+0x82c>)
 800215e:	68da      	ldr	r2, [r3, #12]
 8002160:	4b4e      	ldr	r3, [pc, #312]	; (800229c <HAL_RCC_OscConfig+0x830>)
 8002162:	4013      	ands	r3, r2
 8002164:	687a      	ldr	r2, [r7, #4]
 8002166:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002168:	687a      	ldr	r2, [r7, #4]
 800216a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800216c:	3a01      	subs	r2, #1
 800216e:	0112      	lsls	r2, r2, #4
 8002170:	4311      	orrs	r1, r2
 8002172:	687a      	ldr	r2, [r7, #4]
 8002174:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002176:	0212      	lsls	r2, r2, #8
 8002178:	4311      	orrs	r1, r2
 800217a:	687a      	ldr	r2, [r7, #4]
 800217c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800217e:	0852      	lsrs	r2, r2, #1
 8002180:	3a01      	subs	r2, #1
 8002182:	0552      	lsls	r2, r2, #21
 8002184:	4311      	orrs	r1, r2
 8002186:	687a      	ldr	r2, [r7, #4]
 8002188:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800218a:	0852      	lsrs	r2, r2, #1
 800218c:	3a01      	subs	r2, #1
 800218e:	0652      	lsls	r2, r2, #25
 8002190:	4311      	orrs	r1, r2
 8002192:	687a      	ldr	r2, [r7, #4]
 8002194:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002196:	06d2      	lsls	r2, r2, #27
 8002198:	430a      	orrs	r2, r1
 800219a:	493f      	ldr	r1, [pc, #252]	; (8002298 <HAL_RCC_OscConfig+0x82c>)
 800219c:	4313      	orrs	r3, r2
 800219e:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80021a0:	4b3d      	ldr	r3, [pc, #244]	; (8002298 <HAL_RCC_OscConfig+0x82c>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4a3c      	ldr	r2, [pc, #240]	; (8002298 <HAL_RCC_OscConfig+0x82c>)
 80021a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80021aa:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80021ac:	4b3a      	ldr	r3, [pc, #232]	; (8002298 <HAL_RCC_OscConfig+0x82c>)
 80021ae:	68db      	ldr	r3, [r3, #12]
 80021b0:	4a39      	ldr	r2, [pc, #228]	; (8002298 <HAL_RCC_OscConfig+0x82c>)
 80021b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80021b6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80021b8:	f7fe faec 	bl	8000794 <HAL_GetTick>
 80021bc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021be:	e008      	b.n	80021d2 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021c0:	f7fe fae8 	bl	8000794 <HAL_GetTick>
 80021c4:	4602      	mov	r2, r0
 80021c6:	693b      	ldr	r3, [r7, #16]
 80021c8:	1ad3      	subs	r3, r2, r3
 80021ca:	2b02      	cmp	r3, #2
 80021cc:	d901      	bls.n	80021d2 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80021ce:	2303      	movs	r3, #3
 80021d0:	e067      	b.n	80022a2 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021d2:	4b31      	ldr	r3, [pc, #196]	; (8002298 <HAL_RCC_OscConfig+0x82c>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d0f0      	beq.n	80021c0 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80021de:	e05f      	b.n	80022a0 <HAL_RCC_OscConfig+0x834>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80021e0:	2301      	movs	r3, #1
 80021e2:	e05e      	b.n	80022a2 <HAL_RCC_OscConfig+0x836>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021e4:	4b2c      	ldr	r3, [pc, #176]	; (8002298 <HAL_RCC_OscConfig+0x82c>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d157      	bne.n	80022a0 <HAL_RCC_OscConfig+0x834>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80021f0:	4b29      	ldr	r3, [pc, #164]	; (8002298 <HAL_RCC_OscConfig+0x82c>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a28      	ldr	r2, [pc, #160]	; (8002298 <HAL_RCC_OscConfig+0x82c>)
 80021f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80021fa:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80021fc:	4b26      	ldr	r3, [pc, #152]	; (8002298 <HAL_RCC_OscConfig+0x82c>)
 80021fe:	68db      	ldr	r3, [r3, #12]
 8002200:	4a25      	ldr	r2, [pc, #148]	; (8002298 <HAL_RCC_OscConfig+0x82c>)
 8002202:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002206:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002208:	f7fe fac4 	bl	8000794 <HAL_GetTick>
 800220c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800220e:	e008      	b.n	8002222 <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002210:	f7fe fac0 	bl	8000794 <HAL_GetTick>
 8002214:	4602      	mov	r2, r0
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	1ad3      	subs	r3, r2, r3
 800221a:	2b02      	cmp	r3, #2
 800221c:	d901      	bls.n	8002222 <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 800221e:	2303      	movs	r3, #3
 8002220:	e03f      	b.n	80022a2 <HAL_RCC_OscConfig+0x836>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002222:	4b1d      	ldr	r3, [pc, #116]	; (8002298 <HAL_RCC_OscConfig+0x82c>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800222a:	2b00      	cmp	r3, #0
 800222c:	d0f0      	beq.n	8002210 <HAL_RCC_OscConfig+0x7a4>
 800222e:	e037      	b.n	80022a0 <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002230:	69bb      	ldr	r3, [r7, #24]
 8002232:	2b0c      	cmp	r3, #12
 8002234:	d02d      	beq.n	8002292 <HAL_RCC_OscConfig+0x826>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002236:	4b18      	ldr	r3, [pc, #96]	; (8002298 <HAL_RCC_OscConfig+0x82c>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4a17      	ldr	r2, [pc, #92]	; (8002298 <HAL_RCC_OscConfig+0x82c>)
 800223c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002240:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002242:	4b15      	ldr	r3, [pc, #84]	; (8002298 <HAL_RCC_OscConfig+0x82c>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800224a:	2b00      	cmp	r3, #0
 800224c:	d105      	bne.n	800225a <HAL_RCC_OscConfig+0x7ee>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800224e:	4b12      	ldr	r3, [pc, #72]	; (8002298 <HAL_RCC_OscConfig+0x82c>)
 8002250:	68db      	ldr	r3, [r3, #12]
 8002252:	4a11      	ldr	r2, [pc, #68]	; (8002298 <HAL_RCC_OscConfig+0x82c>)
 8002254:	f023 0303 	bic.w	r3, r3, #3
 8002258:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800225a:	4b0f      	ldr	r3, [pc, #60]	; (8002298 <HAL_RCC_OscConfig+0x82c>)
 800225c:	68db      	ldr	r3, [r3, #12]
 800225e:	4a0e      	ldr	r2, [pc, #56]	; (8002298 <HAL_RCC_OscConfig+0x82c>)
 8002260:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002264:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002268:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800226a:	f7fe fa93 	bl	8000794 <HAL_GetTick>
 800226e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002270:	e008      	b.n	8002284 <HAL_RCC_OscConfig+0x818>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002272:	f7fe fa8f 	bl	8000794 <HAL_GetTick>
 8002276:	4602      	mov	r2, r0
 8002278:	693b      	ldr	r3, [r7, #16]
 800227a:	1ad3      	subs	r3, r2, r3
 800227c:	2b02      	cmp	r3, #2
 800227e:	d901      	bls.n	8002284 <HAL_RCC_OscConfig+0x818>
          {
            return HAL_TIMEOUT;
 8002280:	2303      	movs	r3, #3
 8002282:	e00e      	b.n	80022a2 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002284:	4b04      	ldr	r3, [pc, #16]	; (8002298 <HAL_RCC_OscConfig+0x82c>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800228c:	2b00      	cmp	r3, #0
 800228e:	d1f0      	bne.n	8002272 <HAL_RCC_OscConfig+0x806>
 8002290:	e006      	b.n	80022a0 <HAL_RCC_OscConfig+0x834>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002292:	2301      	movs	r3, #1
 8002294:	e005      	b.n	80022a2 <HAL_RCC_OscConfig+0x836>
 8002296:	bf00      	nop
 8002298:	40021000 	.word	0x40021000
 800229c:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 80022a0:	2300      	movs	r3, #0
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	3720      	adds	r7, #32
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop

080022ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b084      	sub	sp, #16
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
 80022b4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d101      	bne.n	80022c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022bc:	2301      	movs	r3, #1
 80022be:	e0c8      	b.n	8002452 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80022c0:	4b66      	ldr	r3, [pc, #408]	; (800245c <HAL_RCC_ClockConfig+0x1b0>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f003 0307 	and.w	r3, r3, #7
 80022c8:	683a      	ldr	r2, [r7, #0]
 80022ca:	429a      	cmp	r2, r3
 80022cc:	d910      	bls.n	80022f0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022ce:	4b63      	ldr	r3, [pc, #396]	; (800245c <HAL_RCC_ClockConfig+0x1b0>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f023 0207 	bic.w	r2, r3, #7
 80022d6:	4961      	ldr	r1, [pc, #388]	; (800245c <HAL_RCC_ClockConfig+0x1b0>)
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	4313      	orrs	r3, r2
 80022dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022de:	4b5f      	ldr	r3, [pc, #380]	; (800245c <HAL_RCC_ClockConfig+0x1b0>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f003 0307 	and.w	r3, r3, #7
 80022e6:	683a      	ldr	r2, [r7, #0]
 80022e8:	429a      	cmp	r2, r3
 80022ea:	d001      	beq.n	80022f0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80022ec:	2301      	movs	r3, #1
 80022ee:	e0b0      	b.n	8002452 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f003 0301 	and.w	r3, r3, #1
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d04c      	beq.n	8002396 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	2b03      	cmp	r3, #3
 8002302:	d107      	bne.n	8002314 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002304:	4b56      	ldr	r3, [pc, #344]	; (8002460 <HAL_RCC_ClockConfig+0x1b4>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800230c:	2b00      	cmp	r3, #0
 800230e:	d121      	bne.n	8002354 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002310:	2301      	movs	r3, #1
 8002312:	e09e      	b.n	8002452 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	2b02      	cmp	r3, #2
 800231a:	d107      	bne.n	800232c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800231c:	4b50      	ldr	r3, [pc, #320]	; (8002460 <HAL_RCC_ClockConfig+0x1b4>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002324:	2b00      	cmp	r3, #0
 8002326:	d115      	bne.n	8002354 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002328:	2301      	movs	r3, #1
 800232a:	e092      	b.n	8002452 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d107      	bne.n	8002344 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002334:	4b4a      	ldr	r3, [pc, #296]	; (8002460 <HAL_RCC_ClockConfig+0x1b4>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f003 0302 	and.w	r3, r3, #2
 800233c:	2b00      	cmp	r3, #0
 800233e:	d109      	bne.n	8002354 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002340:	2301      	movs	r3, #1
 8002342:	e086      	b.n	8002452 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002344:	4b46      	ldr	r3, [pc, #280]	; (8002460 <HAL_RCC_ClockConfig+0x1b4>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800234c:	2b00      	cmp	r3, #0
 800234e:	d101      	bne.n	8002354 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002350:	2301      	movs	r3, #1
 8002352:	e07e      	b.n	8002452 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002354:	4b42      	ldr	r3, [pc, #264]	; (8002460 <HAL_RCC_ClockConfig+0x1b4>)
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	f023 0203 	bic.w	r2, r3, #3
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	493f      	ldr	r1, [pc, #252]	; (8002460 <HAL_RCC_ClockConfig+0x1b4>)
 8002362:	4313      	orrs	r3, r2
 8002364:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002366:	f7fe fa15 	bl	8000794 <HAL_GetTick>
 800236a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800236c:	e00a      	b.n	8002384 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800236e:	f7fe fa11 	bl	8000794 <HAL_GetTick>
 8002372:	4602      	mov	r2, r0
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	1ad3      	subs	r3, r2, r3
 8002378:	f241 3288 	movw	r2, #5000	; 0x1388
 800237c:	4293      	cmp	r3, r2
 800237e:	d901      	bls.n	8002384 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8002380:	2303      	movs	r3, #3
 8002382:	e066      	b.n	8002452 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002384:	4b36      	ldr	r3, [pc, #216]	; (8002460 <HAL_RCC_ClockConfig+0x1b4>)
 8002386:	689b      	ldr	r3, [r3, #8]
 8002388:	f003 020c 	and.w	r2, r3, #12
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	009b      	lsls	r3, r3, #2
 8002392:	429a      	cmp	r2, r3
 8002394:	d1eb      	bne.n	800236e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f003 0302 	and.w	r3, r3, #2
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d008      	beq.n	80023b4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023a2:	4b2f      	ldr	r3, [pc, #188]	; (8002460 <HAL_RCC_ClockConfig+0x1b4>)
 80023a4:	689b      	ldr	r3, [r3, #8]
 80023a6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	492c      	ldr	r1, [pc, #176]	; (8002460 <HAL_RCC_ClockConfig+0x1b4>)
 80023b0:	4313      	orrs	r3, r2
 80023b2:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80023b4:	4b29      	ldr	r3, [pc, #164]	; (800245c <HAL_RCC_ClockConfig+0x1b0>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f003 0307 	and.w	r3, r3, #7
 80023bc:	683a      	ldr	r2, [r7, #0]
 80023be:	429a      	cmp	r2, r3
 80023c0:	d210      	bcs.n	80023e4 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023c2:	4b26      	ldr	r3, [pc, #152]	; (800245c <HAL_RCC_ClockConfig+0x1b0>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f023 0207 	bic.w	r2, r3, #7
 80023ca:	4924      	ldr	r1, [pc, #144]	; (800245c <HAL_RCC_ClockConfig+0x1b0>)
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	4313      	orrs	r3, r2
 80023d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023d2:	4b22      	ldr	r3, [pc, #136]	; (800245c <HAL_RCC_ClockConfig+0x1b0>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f003 0307 	and.w	r3, r3, #7
 80023da:	683a      	ldr	r2, [r7, #0]
 80023dc:	429a      	cmp	r2, r3
 80023de:	d001      	beq.n	80023e4 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80023e0:	2301      	movs	r3, #1
 80023e2:	e036      	b.n	8002452 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f003 0304 	and.w	r3, r3, #4
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d008      	beq.n	8002402 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023f0:	4b1b      	ldr	r3, [pc, #108]	; (8002460 <HAL_RCC_ClockConfig+0x1b4>)
 80023f2:	689b      	ldr	r3, [r3, #8]
 80023f4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	68db      	ldr	r3, [r3, #12]
 80023fc:	4918      	ldr	r1, [pc, #96]	; (8002460 <HAL_RCC_ClockConfig+0x1b4>)
 80023fe:	4313      	orrs	r3, r2
 8002400:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f003 0308 	and.w	r3, r3, #8
 800240a:	2b00      	cmp	r3, #0
 800240c:	d009      	beq.n	8002422 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800240e:	4b14      	ldr	r3, [pc, #80]	; (8002460 <HAL_RCC_ClockConfig+0x1b4>)
 8002410:	689b      	ldr	r3, [r3, #8]
 8002412:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	691b      	ldr	r3, [r3, #16]
 800241a:	00db      	lsls	r3, r3, #3
 800241c:	4910      	ldr	r1, [pc, #64]	; (8002460 <HAL_RCC_ClockConfig+0x1b4>)
 800241e:	4313      	orrs	r3, r2
 8002420:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002422:	f000 f825 	bl	8002470 <HAL_RCC_GetSysClockFreq>
 8002426:	4602      	mov	r2, r0
 8002428:	4b0d      	ldr	r3, [pc, #52]	; (8002460 <HAL_RCC_ClockConfig+0x1b4>)
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	091b      	lsrs	r3, r3, #4
 800242e:	f003 030f 	and.w	r3, r3, #15
 8002432:	490c      	ldr	r1, [pc, #48]	; (8002464 <HAL_RCC_ClockConfig+0x1b8>)
 8002434:	5ccb      	ldrb	r3, [r1, r3]
 8002436:	f003 031f 	and.w	r3, r3, #31
 800243a:	fa22 f303 	lsr.w	r3, r2, r3
 800243e:	4a0a      	ldr	r2, [pc, #40]	; (8002468 <HAL_RCC_ClockConfig+0x1bc>)
 8002440:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002442:	4b0a      	ldr	r3, [pc, #40]	; (800246c <HAL_RCC_ClockConfig+0x1c0>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4618      	mov	r0, r3
 8002448:	f7fe f954 	bl	80006f4 <HAL_InitTick>
 800244c:	4603      	mov	r3, r0
 800244e:	72fb      	strb	r3, [r7, #11]

  return status;
 8002450:	7afb      	ldrb	r3, [r7, #11]
}
 8002452:	4618      	mov	r0, r3
 8002454:	3710      	adds	r7, #16
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	40022000 	.word	0x40022000
 8002460:	40021000 	.word	0x40021000
 8002464:	08005b04 	.word	0x08005b04
 8002468:	20000000 	.word	0x20000000
 800246c:	20000004 	.word	0x20000004

08002470 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002470:	b480      	push	{r7}
 8002472:	b089      	sub	sp, #36	; 0x24
 8002474:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002476:	2300      	movs	r3, #0
 8002478:	61fb      	str	r3, [r7, #28]
 800247a:	2300      	movs	r3, #0
 800247c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800247e:	4b3e      	ldr	r3, [pc, #248]	; (8002578 <HAL_RCC_GetSysClockFreq+0x108>)
 8002480:	689b      	ldr	r3, [r3, #8]
 8002482:	f003 030c 	and.w	r3, r3, #12
 8002486:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002488:	4b3b      	ldr	r3, [pc, #236]	; (8002578 <HAL_RCC_GetSysClockFreq+0x108>)
 800248a:	68db      	ldr	r3, [r3, #12]
 800248c:	f003 0303 	and.w	r3, r3, #3
 8002490:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d005      	beq.n	80024a4 <HAL_RCC_GetSysClockFreq+0x34>
 8002498:	693b      	ldr	r3, [r7, #16]
 800249a:	2b0c      	cmp	r3, #12
 800249c:	d121      	bne.n	80024e2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	2b01      	cmp	r3, #1
 80024a2:	d11e      	bne.n	80024e2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80024a4:	4b34      	ldr	r3, [pc, #208]	; (8002578 <HAL_RCC_GetSysClockFreq+0x108>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f003 0308 	and.w	r3, r3, #8
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d107      	bne.n	80024c0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80024b0:	4b31      	ldr	r3, [pc, #196]	; (8002578 <HAL_RCC_GetSysClockFreq+0x108>)
 80024b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024b6:	0a1b      	lsrs	r3, r3, #8
 80024b8:	f003 030f 	and.w	r3, r3, #15
 80024bc:	61fb      	str	r3, [r7, #28]
 80024be:	e005      	b.n	80024cc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80024c0:	4b2d      	ldr	r3, [pc, #180]	; (8002578 <HAL_RCC_GetSysClockFreq+0x108>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	091b      	lsrs	r3, r3, #4
 80024c6:	f003 030f 	and.w	r3, r3, #15
 80024ca:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80024cc:	4a2b      	ldr	r2, [pc, #172]	; (800257c <HAL_RCC_GetSysClockFreq+0x10c>)
 80024ce:	69fb      	ldr	r3, [r7, #28]
 80024d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024d4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80024d6:	693b      	ldr	r3, [r7, #16]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d10d      	bne.n	80024f8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80024dc:	69fb      	ldr	r3, [r7, #28]
 80024de:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80024e0:	e00a      	b.n	80024f8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80024e2:	693b      	ldr	r3, [r7, #16]
 80024e4:	2b04      	cmp	r3, #4
 80024e6:	d102      	bne.n	80024ee <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80024e8:	4b25      	ldr	r3, [pc, #148]	; (8002580 <HAL_RCC_GetSysClockFreq+0x110>)
 80024ea:	61bb      	str	r3, [r7, #24]
 80024ec:	e004      	b.n	80024f8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80024ee:	693b      	ldr	r3, [r7, #16]
 80024f0:	2b08      	cmp	r3, #8
 80024f2:	d101      	bne.n	80024f8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80024f4:	4b23      	ldr	r3, [pc, #140]	; (8002584 <HAL_RCC_GetSysClockFreq+0x114>)
 80024f6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80024f8:	693b      	ldr	r3, [r7, #16]
 80024fa:	2b0c      	cmp	r3, #12
 80024fc:	d134      	bne.n	8002568 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80024fe:	4b1e      	ldr	r3, [pc, #120]	; (8002578 <HAL_RCC_GetSysClockFreq+0x108>)
 8002500:	68db      	ldr	r3, [r3, #12]
 8002502:	f003 0303 	and.w	r3, r3, #3
 8002506:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	2b02      	cmp	r3, #2
 800250c:	d003      	beq.n	8002516 <HAL_RCC_GetSysClockFreq+0xa6>
 800250e:	68bb      	ldr	r3, [r7, #8]
 8002510:	2b03      	cmp	r3, #3
 8002512:	d003      	beq.n	800251c <HAL_RCC_GetSysClockFreq+0xac>
 8002514:	e005      	b.n	8002522 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002516:	4b1a      	ldr	r3, [pc, #104]	; (8002580 <HAL_RCC_GetSysClockFreq+0x110>)
 8002518:	617b      	str	r3, [r7, #20]
      break;
 800251a:	e005      	b.n	8002528 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800251c:	4b19      	ldr	r3, [pc, #100]	; (8002584 <HAL_RCC_GetSysClockFreq+0x114>)
 800251e:	617b      	str	r3, [r7, #20]
      break;
 8002520:	e002      	b.n	8002528 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002522:	69fb      	ldr	r3, [r7, #28]
 8002524:	617b      	str	r3, [r7, #20]
      break;
 8002526:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002528:	4b13      	ldr	r3, [pc, #76]	; (8002578 <HAL_RCC_GetSysClockFreq+0x108>)
 800252a:	68db      	ldr	r3, [r3, #12]
 800252c:	091b      	lsrs	r3, r3, #4
 800252e:	f003 0307 	and.w	r3, r3, #7
 8002532:	3301      	adds	r3, #1
 8002534:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002536:	4b10      	ldr	r3, [pc, #64]	; (8002578 <HAL_RCC_GetSysClockFreq+0x108>)
 8002538:	68db      	ldr	r3, [r3, #12]
 800253a:	0a1b      	lsrs	r3, r3, #8
 800253c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002540:	697a      	ldr	r2, [r7, #20]
 8002542:	fb02 f203 	mul.w	r2, r2, r3
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	fbb2 f3f3 	udiv	r3, r2, r3
 800254c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800254e:	4b0a      	ldr	r3, [pc, #40]	; (8002578 <HAL_RCC_GetSysClockFreq+0x108>)
 8002550:	68db      	ldr	r3, [r3, #12]
 8002552:	0e5b      	lsrs	r3, r3, #25
 8002554:	f003 0303 	and.w	r3, r3, #3
 8002558:	3301      	adds	r3, #1
 800255a:	005b      	lsls	r3, r3, #1
 800255c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800255e:	697a      	ldr	r2, [r7, #20]
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	fbb2 f3f3 	udiv	r3, r2, r3
 8002566:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002568:	69bb      	ldr	r3, [r7, #24]
}
 800256a:	4618      	mov	r0, r3
 800256c:	3724      	adds	r7, #36	; 0x24
 800256e:	46bd      	mov	sp, r7
 8002570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002574:	4770      	bx	lr
 8002576:	bf00      	nop
 8002578:	40021000 	.word	0x40021000
 800257c:	08005b14 	.word	0x08005b14
 8002580:	00f42400 	.word	0x00f42400
 8002584:	01312d00 	.word	0x01312d00

08002588 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b086      	sub	sp, #24
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002590:	2300      	movs	r3, #0
 8002592:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002594:	4b2a      	ldr	r3, [pc, #168]	; (8002640 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002596:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002598:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800259c:	2b00      	cmp	r3, #0
 800259e:	d003      	beq.n	80025a8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80025a0:	f7ff fa00 	bl	80019a4 <HAL_PWREx_GetVoltageRange>
 80025a4:	6178      	str	r0, [r7, #20]
 80025a6:	e014      	b.n	80025d2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80025a8:	4b25      	ldr	r3, [pc, #148]	; (8002640 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80025aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025ac:	4a24      	ldr	r2, [pc, #144]	; (8002640 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80025ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025b2:	6593      	str	r3, [r2, #88]	; 0x58
 80025b4:	4b22      	ldr	r3, [pc, #136]	; (8002640 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80025b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025bc:	60fb      	str	r3, [r7, #12]
 80025be:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80025c0:	f7ff f9f0 	bl	80019a4 <HAL_PWREx_GetVoltageRange>
 80025c4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80025c6:	4b1e      	ldr	r3, [pc, #120]	; (8002640 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80025c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025ca:	4a1d      	ldr	r2, [pc, #116]	; (8002640 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80025cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80025d0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80025d2:	697b      	ldr	r3, [r7, #20]
 80025d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80025d8:	d10b      	bne.n	80025f2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2b80      	cmp	r3, #128	; 0x80
 80025de:	d919      	bls.n	8002614 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2ba0      	cmp	r3, #160	; 0xa0
 80025e4:	d902      	bls.n	80025ec <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80025e6:	2302      	movs	r3, #2
 80025e8:	613b      	str	r3, [r7, #16]
 80025ea:	e013      	b.n	8002614 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80025ec:	2301      	movs	r3, #1
 80025ee:	613b      	str	r3, [r7, #16]
 80025f0:	e010      	b.n	8002614 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2b80      	cmp	r3, #128	; 0x80
 80025f6:	d902      	bls.n	80025fe <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80025f8:	2303      	movs	r3, #3
 80025fa:	613b      	str	r3, [r7, #16]
 80025fc:	e00a      	b.n	8002614 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2b80      	cmp	r3, #128	; 0x80
 8002602:	d102      	bne.n	800260a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002604:	2302      	movs	r3, #2
 8002606:	613b      	str	r3, [r7, #16]
 8002608:	e004      	b.n	8002614 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2b70      	cmp	r3, #112	; 0x70
 800260e:	d101      	bne.n	8002614 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002610:	2301      	movs	r3, #1
 8002612:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002614:	4b0b      	ldr	r3, [pc, #44]	; (8002644 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f023 0207 	bic.w	r2, r3, #7
 800261c:	4909      	ldr	r1, [pc, #36]	; (8002644 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800261e:	693b      	ldr	r3, [r7, #16]
 8002620:	4313      	orrs	r3, r2
 8002622:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002624:	4b07      	ldr	r3, [pc, #28]	; (8002644 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f003 0307 	and.w	r3, r3, #7
 800262c:	693a      	ldr	r2, [r7, #16]
 800262e:	429a      	cmp	r2, r3
 8002630:	d001      	beq.n	8002636 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002632:	2301      	movs	r3, #1
 8002634:	e000      	b.n	8002638 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002636:	2300      	movs	r3, #0
}
 8002638:	4618      	mov	r0, r3
 800263a:	3718      	adds	r7, #24
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}
 8002640:	40021000 	.word	0x40021000
 8002644:	40022000 	.word	0x40022000

08002648 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b086      	sub	sp, #24
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002650:	2300      	movs	r3, #0
 8002652:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002654:	2300      	movs	r3, #0
 8002656:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002660:	2b00      	cmp	r3, #0
 8002662:	d031      	beq.n	80026c8 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002668:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800266c:	d01a      	beq.n	80026a4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800266e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002672:	d814      	bhi.n	800269e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002674:	2b00      	cmp	r3, #0
 8002676:	d009      	beq.n	800268c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002678:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800267c:	d10f      	bne.n	800269e <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800267e:	4b5d      	ldr	r3, [pc, #372]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002680:	68db      	ldr	r3, [r3, #12]
 8002682:	4a5c      	ldr	r2, [pc, #368]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002684:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002688:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800268a:	e00c      	b.n	80026a6 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	3304      	adds	r3, #4
 8002690:	2100      	movs	r1, #0
 8002692:	4618      	mov	r0, r3
 8002694:	f000 fa12 	bl	8002abc <RCCEx_PLLSAI1_Config>
 8002698:	4603      	mov	r3, r0
 800269a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800269c:	e003      	b.n	80026a6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800269e:	2301      	movs	r3, #1
 80026a0:	74fb      	strb	r3, [r7, #19]
      break;
 80026a2:	e000      	b.n	80026a6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80026a4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80026a6:	7cfb      	ldrb	r3, [r7, #19]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d10b      	bne.n	80026c4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80026ac:	4b51      	ldr	r3, [pc, #324]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80026ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026b2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026ba:	494e      	ldr	r1, [pc, #312]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80026bc:	4313      	orrs	r3, r2
 80026be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80026c2:	e001      	b.n	80026c8 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80026c4:	7cfb      	ldrb	r3, [r7, #19]
 80026c6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	f000 809e 	beq.w	8002812 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026d6:	2300      	movs	r3, #0
 80026d8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80026da:	4b46      	ldr	r3, [pc, #280]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80026dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d101      	bne.n	80026ea <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80026e6:	2301      	movs	r3, #1
 80026e8:	e000      	b.n	80026ec <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80026ea:	2300      	movs	r3, #0
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d00d      	beq.n	800270c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026f0:	4b40      	ldr	r3, [pc, #256]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80026f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026f4:	4a3f      	ldr	r2, [pc, #252]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80026f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026fa:	6593      	str	r3, [r2, #88]	; 0x58
 80026fc:	4b3d      	ldr	r3, [pc, #244]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80026fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002700:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002704:	60bb      	str	r3, [r7, #8]
 8002706:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002708:	2301      	movs	r3, #1
 800270a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800270c:	4b3a      	ldr	r3, [pc, #232]	; (80027f8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a39      	ldr	r2, [pc, #228]	; (80027f8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002712:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002716:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002718:	f7fe f83c 	bl	8000794 <HAL_GetTick>
 800271c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800271e:	e009      	b.n	8002734 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002720:	f7fe f838 	bl	8000794 <HAL_GetTick>
 8002724:	4602      	mov	r2, r0
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	1ad3      	subs	r3, r2, r3
 800272a:	2b02      	cmp	r3, #2
 800272c:	d902      	bls.n	8002734 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800272e:	2303      	movs	r3, #3
 8002730:	74fb      	strb	r3, [r7, #19]
        break;
 8002732:	e005      	b.n	8002740 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002734:	4b30      	ldr	r3, [pc, #192]	; (80027f8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800273c:	2b00      	cmp	r3, #0
 800273e:	d0ef      	beq.n	8002720 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8002740:	7cfb      	ldrb	r3, [r7, #19]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d15a      	bne.n	80027fc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002746:	4b2b      	ldr	r3, [pc, #172]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002748:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800274c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002750:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d01e      	beq.n	8002796 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800275c:	697a      	ldr	r2, [r7, #20]
 800275e:	429a      	cmp	r2, r3
 8002760:	d019      	beq.n	8002796 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002762:	4b24      	ldr	r3, [pc, #144]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002764:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002768:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800276c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800276e:	4b21      	ldr	r3, [pc, #132]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002770:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002774:	4a1f      	ldr	r2, [pc, #124]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002776:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800277a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800277e:	4b1d      	ldr	r3, [pc, #116]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002780:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002784:	4a1b      	ldr	r2, [pc, #108]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002786:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800278a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800278e:	4a19      	ldr	r2, [pc, #100]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	f003 0301 	and.w	r3, r3, #1
 800279c:	2b00      	cmp	r3, #0
 800279e:	d016      	beq.n	80027ce <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027a0:	f7fd fff8 	bl	8000794 <HAL_GetTick>
 80027a4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027a6:	e00b      	b.n	80027c0 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027a8:	f7fd fff4 	bl	8000794 <HAL_GetTick>
 80027ac:	4602      	mov	r2, r0
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	1ad3      	subs	r3, r2, r3
 80027b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d902      	bls.n	80027c0 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80027ba:	2303      	movs	r3, #3
 80027bc:	74fb      	strb	r3, [r7, #19]
            break;
 80027be:	e006      	b.n	80027ce <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027c0:	4b0c      	ldr	r3, [pc, #48]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80027c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027c6:	f003 0302 	and.w	r3, r3, #2
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d0ec      	beq.n	80027a8 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80027ce:	7cfb      	ldrb	r3, [r7, #19]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d10b      	bne.n	80027ec <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80027d4:	4b07      	ldr	r3, [pc, #28]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80027d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027da:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027e2:	4904      	ldr	r1, [pc, #16]	; (80027f4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80027e4:	4313      	orrs	r3, r2
 80027e6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80027ea:	e009      	b.n	8002800 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80027ec:	7cfb      	ldrb	r3, [r7, #19]
 80027ee:	74bb      	strb	r3, [r7, #18]
 80027f0:	e006      	b.n	8002800 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80027f2:	bf00      	nop
 80027f4:	40021000 	.word	0x40021000
 80027f8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80027fc:	7cfb      	ldrb	r3, [r7, #19]
 80027fe:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002800:	7c7b      	ldrb	r3, [r7, #17]
 8002802:	2b01      	cmp	r3, #1
 8002804:	d105      	bne.n	8002812 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002806:	4bac      	ldr	r3, [pc, #688]	; (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002808:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800280a:	4aab      	ldr	r2, [pc, #684]	; (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800280c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002810:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f003 0301 	and.w	r3, r3, #1
 800281a:	2b00      	cmp	r3, #0
 800281c:	d00a      	beq.n	8002834 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800281e:	4ba6      	ldr	r3, [pc, #664]	; (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002820:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002824:	f023 0203 	bic.w	r2, r3, #3
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6a1b      	ldr	r3, [r3, #32]
 800282c:	49a2      	ldr	r1, [pc, #648]	; (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800282e:	4313      	orrs	r3, r2
 8002830:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f003 0302 	and.w	r3, r3, #2
 800283c:	2b00      	cmp	r3, #0
 800283e:	d00a      	beq.n	8002856 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002840:	4b9d      	ldr	r3, [pc, #628]	; (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002842:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002846:	f023 020c 	bic.w	r2, r3, #12
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800284e:	499a      	ldr	r1, [pc, #616]	; (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002850:	4313      	orrs	r3, r2
 8002852:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f003 0304 	and.w	r3, r3, #4
 800285e:	2b00      	cmp	r3, #0
 8002860:	d00a      	beq.n	8002878 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002862:	4b95      	ldr	r3, [pc, #596]	; (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002864:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002868:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002870:	4991      	ldr	r1, [pc, #580]	; (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002872:	4313      	orrs	r3, r2
 8002874:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f003 0308 	and.w	r3, r3, #8
 8002880:	2b00      	cmp	r3, #0
 8002882:	d00a      	beq.n	800289a <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002884:	4b8c      	ldr	r3, [pc, #560]	; (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002886:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800288a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002892:	4989      	ldr	r1, [pc, #548]	; (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002894:	4313      	orrs	r3, r2
 8002896:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f003 0320 	and.w	r3, r3, #32
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d00a      	beq.n	80028bc <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80028a6:	4b84      	ldr	r3, [pc, #528]	; (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80028a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028ac:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b4:	4980      	ldr	r1, [pc, #512]	; (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80028b6:	4313      	orrs	r3, r2
 80028b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d00a      	beq.n	80028de <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80028c8:	4b7b      	ldr	r3, [pc, #492]	; (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80028ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028ce:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028d6:	4978      	ldr	r1, [pc, #480]	; (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80028d8:	4313      	orrs	r3, r2
 80028da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d00a      	beq.n	8002900 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80028ea:	4b73      	ldr	r3, [pc, #460]	; (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80028ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028f0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028f8:	496f      	ldr	r1, [pc, #444]	; (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80028fa:	4313      	orrs	r3, r2
 80028fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002908:	2b00      	cmp	r3, #0
 800290a:	d00a      	beq.n	8002922 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800290c:	4b6a      	ldr	r3, [pc, #424]	; (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800290e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002912:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800291a:	4967      	ldr	r1, [pc, #412]	; (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800291c:	4313      	orrs	r3, r2
 800291e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800292a:	2b00      	cmp	r3, #0
 800292c:	d00a      	beq.n	8002944 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800292e:	4b62      	ldr	r3, [pc, #392]	; (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002930:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002934:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800293c:	495e      	ldr	r1, [pc, #376]	; (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800293e:	4313      	orrs	r3, r2
 8002940:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800294c:	2b00      	cmp	r3, #0
 800294e:	d00a      	beq.n	8002966 <HAL_RCCEx_PeriphCLKConfig+0x31e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002950:	4b59      	ldr	r3, [pc, #356]	; (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002952:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002956:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800295e:	4956      	ldr	r1, [pc, #344]	; (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002960:	4313      	orrs	r3, r2
 8002962:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800296e:	2b00      	cmp	r3, #0
 8002970:	d00a      	beq.n	8002988 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002972:	4b51      	ldr	r3, [pc, #324]	; (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002974:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002978:	f023 0203 	bic.w	r2, r3, #3
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002980:	494d      	ldr	r1, [pc, #308]	; (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002982:	4313      	orrs	r3, r2
 8002984:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002990:	2b00      	cmp	r3, #0
 8002992:	d028      	beq.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002994:	4b48      	ldr	r3, [pc, #288]	; (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002996:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800299a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029a2:	4945      	ldr	r1, [pc, #276]	; (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80029a4:	4313      	orrs	r3, r2
 80029a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029ae:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80029b2:	d106      	bne.n	80029c2 <HAL_RCCEx_PeriphCLKConfig+0x37a>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80029b4:	4b40      	ldr	r3, [pc, #256]	; (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80029b6:	68db      	ldr	r3, [r3, #12]
 80029b8:	4a3f      	ldr	r2, [pc, #252]	; (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80029ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80029be:	60d3      	str	r3, [r2, #12]
 80029c0:	e011      	b.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029c6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80029ca:	d10c      	bne.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	3304      	adds	r3, #4
 80029d0:	2101      	movs	r1, #1
 80029d2:	4618      	mov	r0, r3
 80029d4:	f000 f872 	bl	8002abc <RCCEx_PLLSAI1_Config>
 80029d8:	4603      	mov	r3, r0
 80029da:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80029dc:	7cfb      	ldrb	r3, [r7, #19]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d001      	beq.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
      {
        /* set overall return value */
        status = ret;
 80029e2:	7cfb      	ldrb	r3, [r7, #19]
 80029e4:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d028      	beq.n	8002a44 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80029f2:	4b31      	ldr	r3, [pc, #196]	; (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80029f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029f8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a00:	492d      	ldr	r1, [pc, #180]	; (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002a02:	4313      	orrs	r3, r2
 8002a04:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a0c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002a10:	d106      	bne.n	8002a20 <HAL_RCCEx_PeriphCLKConfig+0x3d8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002a12:	4b29      	ldr	r3, [pc, #164]	; (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002a14:	68db      	ldr	r3, [r3, #12]
 8002a16:	4a28      	ldr	r2, [pc, #160]	; (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002a18:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002a1c:	60d3      	str	r3, [r2, #12]
 8002a1e:	e011      	b.n	8002a44 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a24:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002a28:	d10c      	bne.n	8002a44 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	3304      	adds	r3, #4
 8002a2e:	2101      	movs	r1, #1
 8002a30:	4618      	mov	r0, r3
 8002a32:	f000 f843 	bl	8002abc <RCCEx_PLLSAI1_Config>
 8002a36:	4603      	mov	r3, r0
 8002a38:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002a3a:	7cfb      	ldrb	r3, [r7, #19]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d001      	beq.n	8002a44 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
      {
        /* set overall return value */
        status = ret;
 8002a40:	7cfb      	ldrb	r3, [r7, #19]
 8002a42:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d01c      	beq.n	8002a8a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002a50:	4b19      	ldr	r3, [pc, #100]	; (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002a52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a56:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a5e:	4916      	ldr	r1, [pc, #88]	; (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002a60:	4313      	orrs	r3, r2
 8002a62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a6a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002a6e:	d10c      	bne.n	8002a8a <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	3304      	adds	r3, #4
 8002a74:	2102      	movs	r1, #2
 8002a76:	4618      	mov	r0, r3
 8002a78:	f000 f820 	bl	8002abc <RCCEx_PLLSAI1_Config>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002a80:	7cfb      	ldrb	r3, [r7, #19]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d001      	beq.n	8002a8a <HAL_RCCEx_PeriphCLKConfig+0x442>
      {
        /* set overall return value */
        status = ret;
 8002a86:	7cfb      	ldrb	r3, [r7, #19]
 8002a88:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d00a      	beq.n	8002aac <HAL_RCCEx_PeriphCLKConfig+0x464>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002a96:	4b08      	ldr	r3, [pc, #32]	; (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002a98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a9c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aa4:	4904      	ldr	r1, [pc, #16]	; (8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002aac:	7cbb      	ldrb	r3, [r7, #18]
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	3718      	adds	r7, #24
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}
 8002ab6:	bf00      	nop
 8002ab8:	40021000 	.word	0x40021000

08002abc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b084      	sub	sp, #16
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
 8002ac4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002aca:	4b74      	ldr	r3, [pc, #464]	; (8002c9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002acc:	68db      	ldr	r3, [r3, #12]
 8002ace:	f003 0303 	and.w	r3, r3, #3
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d018      	beq.n	8002b08 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002ad6:	4b71      	ldr	r3, [pc, #452]	; (8002c9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002ad8:	68db      	ldr	r3, [r3, #12]
 8002ada:	f003 0203 	and.w	r2, r3, #3
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	429a      	cmp	r2, r3
 8002ae4:	d10d      	bne.n	8002b02 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
       ||
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d009      	beq.n	8002b02 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002aee:	4b6b      	ldr	r3, [pc, #428]	; (8002c9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002af0:	68db      	ldr	r3, [r3, #12]
 8002af2:	091b      	lsrs	r3, r3, #4
 8002af4:	f003 0307 	and.w	r3, r3, #7
 8002af8:	1c5a      	adds	r2, r3, #1
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	685b      	ldr	r3, [r3, #4]
       ||
 8002afe:	429a      	cmp	r2, r3
 8002b00:	d047      	beq.n	8002b92 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	73fb      	strb	r3, [r7, #15]
 8002b06:	e044      	b.n	8002b92 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	2b03      	cmp	r3, #3
 8002b0e:	d018      	beq.n	8002b42 <RCCEx_PLLSAI1_Config+0x86>
 8002b10:	2b03      	cmp	r3, #3
 8002b12:	d825      	bhi.n	8002b60 <RCCEx_PLLSAI1_Config+0xa4>
 8002b14:	2b01      	cmp	r3, #1
 8002b16:	d002      	beq.n	8002b1e <RCCEx_PLLSAI1_Config+0x62>
 8002b18:	2b02      	cmp	r3, #2
 8002b1a:	d009      	beq.n	8002b30 <RCCEx_PLLSAI1_Config+0x74>
 8002b1c:	e020      	b.n	8002b60 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002b1e:	4b5f      	ldr	r3, [pc, #380]	; (8002c9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f003 0302 	and.w	r3, r3, #2
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d11d      	bne.n	8002b66 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b2e:	e01a      	b.n	8002b66 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002b30:	4b5a      	ldr	r3, [pc, #360]	; (8002c9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d116      	bne.n	8002b6a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b40:	e013      	b.n	8002b6a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002b42:	4b56      	ldr	r3, [pc, #344]	; (8002c9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d10f      	bne.n	8002b6e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002b4e:	4b53      	ldr	r3, [pc, #332]	; (8002c9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d109      	bne.n	8002b6e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002b5e:	e006      	b.n	8002b6e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002b60:	2301      	movs	r3, #1
 8002b62:	73fb      	strb	r3, [r7, #15]
      break;
 8002b64:	e004      	b.n	8002b70 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002b66:	bf00      	nop
 8002b68:	e002      	b.n	8002b70 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002b6a:	bf00      	nop
 8002b6c:	e000      	b.n	8002b70 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002b6e:	bf00      	nop
    }

    if(status == HAL_OK)
 8002b70:	7bfb      	ldrb	r3, [r7, #15]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d10d      	bne.n	8002b92 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002b76:	4b49      	ldr	r3, [pc, #292]	; (8002c9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002b78:	68db      	ldr	r3, [r3, #12]
 8002b7a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6819      	ldr	r1, [r3, #0]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	3b01      	subs	r3, #1
 8002b88:	011b      	lsls	r3, r3, #4
 8002b8a:	430b      	orrs	r3, r1
 8002b8c:	4943      	ldr	r1, [pc, #268]	; (8002c9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8002b92:	7bfb      	ldrb	r3, [r7, #15]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d17c      	bne.n	8002c92 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002b98:	4b40      	ldr	r3, [pc, #256]	; (8002c9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a3f      	ldr	r2, [pc, #252]	; (8002c9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002b9e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002ba2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ba4:	f7fd fdf6 	bl	8000794 <HAL_GetTick>
 8002ba8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002baa:	e009      	b.n	8002bc0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002bac:	f7fd fdf2 	bl	8000794 <HAL_GetTick>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	1ad3      	subs	r3, r2, r3
 8002bb6:	2b02      	cmp	r3, #2
 8002bb8:	d902      	bls.n	8002bc0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8002bba:	2303      	movs	r3, #3
 8002bbc:	73fb      	strb	r3, [r7, #15]
        break;
 8002bbe:	e005      	b.n	8002bcc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002bc0:	4b36      	ldr	r3, [pc, #216]	; (8002c9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d1ef      	bne.n	8002bac <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8002bcc:	7bfb      	ldrb	r3, [r7, #15]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d15f      	bne.n	8002c92 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d110      	bne.n	8002bfa <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002bd8:	4b30      	ldr	r3, [pc, #192]	; (8002c9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002bda:	691b      	ldr	r3, [r3, #16]
 8002bdc:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8002be0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002be4:	687a      	ldr	r2, [r7, #4]
 8002be6:	6892      	ldr	r2, [r2, #8]
 8002be8:	0211      	lsls	r1, r2, #8
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	68d2      	ldr	r2, [r2, #12]
 8002bee:	06d2      	lsls	r2, r2, #27
 8002bf0:	430a      	orrs	r2, r1
 8002bf2:	492a      	ldr	r1, [pc, #168]	; (8002c9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002bf4:	4313      	orrs	r3, r2
 8002bf6:	610b      	str	r3, [r1, #16]
 8002bf8:	e027      	b.n	8002c4a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	2b01      	cmp	r3, #1
 8002bfe:	d112      	bne.n	8002c26 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002c00:	4b26      	ldr	r3, [pc, #152]	; (8002c9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002c02:	691b      	ldr	r3, [r3, #16]
 8002c04:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002c08:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002c0c:	687a      	ldr	r2, [r7, #4]
 8002c0e:	6892      	ldr	r2, [r2, #8]
 8002c10:	0211      	lsls	r1, r2, #8
 8002c12:	687a      	ldr	r2, [r7, #4]
 8002c14:	6912      	ldr	r2, [r2, #16]
 8002c16:	0852      	lsrs	r2, r2, #1
 8002c18:	3a01      	subs	r2, #1
 8002c1a:	0552      	lsls	r2, r2, #21
 8002c1c:	430a      	orrs	r2, r1
 8002c1e:	491f      	ldr	r1, [pc, #124]	; (8002c9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002c20:	4313      	orrs	r3, r2
 8002c22:	610b      	str	r3, [r1, #16]
 8002c24:	e011      	b.n	8002c4a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002c26:	4b1d      	ldr	r3, [pc, #116]	; (8002c9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002c28:	691b      	ldr	r3, [r3, #16]
 8002c2a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002c2e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002c32:	687a      	ldr	r2, [r7, #4]
 8002c34:	6892      	ldr	r2, [r2, #8]
 8002c36:	0211      	lsls	r1, r2, #8
 8002c38:	687a      	ldr	r2, [r7, #4]
 8002c3a:	6952      	ldr	r2, [r2, #20]
 8002c3c:	0852      	lsrs	r2, r2, #1
 8002c3e:	3a01      	subs	r2, #1
 8002c40:	0652      	lsls	r2, r2, #25
 8002c42:	430a      	orrs	r2, r1
 8002c44:	4915      	ldr	r1, [pc, #84]	; (8002c9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002c46:	4313      	orrs	r3, r2
 8002c48:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002c4a:	4b14      	ldr	r3, [pc, #80]	; (8002c9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a13      	ldr	r2, [pc, #76]	; (8002c9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002c50:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002c54:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c56:	f7fd fd9d 	bl	8000794 <HAL_GetTick>
 8002c5a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002c5c:	e009      	b.n	8002c72 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002c5e:	f7fd fd99 	bl	8000794 <HAL_GetTick>
 8002c62:	4602      	mov	r2, r0
 8002c64:	68bb      	ldr	r3, [r7, #8]
 8002c66:	1ad3      	subs	r3, r2, r3
 8002c68:	2b02      	cmp	r3, #2
 8002c6a:	d902      	bls.n	8002c72 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8002c6c:	2303      	movs	r3, #3
 8002c6e:	73fb      	strb	r3, [r7, #15]
          break;
 8002c70:	e005      	b.n	8002c7e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002c72:	4b0a      	ldr	r3, [pc, #40]	; (8002c9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d0ef      	beq.n	8002c5e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8002c7e:	7bfb      	ldrb	r3, [r7, #15]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d106      	bne.n	8002c92 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002c84:	4b05      	ldr	r3, [pc, #20]	; (8002c9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002c86:	691a      	ldr	r2, [r3, #16]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	699b      	ldr	r3, [r3, #24]
 8002c8c:	4903      	ldr	r1, [pc, #12]	; (8002c9c <RCCEx_PLLSAI1_Config+0x1e0>)
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002c92:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c94:	4618      	mov	r0, r3
 8002c96:	3710      	adds	r7, #16
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bd80      	pop	{r7, pc}
 8002c9c:	40021000 	.word	0x40021000

08002ca0 <__NVIC_SetPriority>:
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b083      	sub	sp, #12
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	6039      	str	r1, [r7, #0]
 8002caa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	db0a      	blt.n	8002cca <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	b2da      	uxtb	r2, r3
 8002cb8:	490c      	ldr	r1, [pc, #48]	; (8002cec <__NVIC_SetPriority+0x4c>)
 8002cba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cbe:	0112      	lsls	r2, r2, #4
 8002cc0:	b2d2      	uxtb	r2, r2
 8002cc2:	440b      	add	r3, r1
 8002cc4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002cc8:	e00a      	b.n	8002ce0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	b2da      	uxtb	r2, r3
 8002cce:	4908      	ldr	r1, [pc, #32]	; (8002cf0 <__NVIC_SetPriority+0x50>)
 8002cd0:	79fb      	ldrb	r3, [r7, #7]
 8002cd2:	f003 030f 	and.w	r3, r3, #15
 8002cd6:	3b04      	subs	r3, #4
 8002cd8:	0112      	lsls	r2, r2, #4
 8002cda:	b2d2      	uxtb	r2, r2
 8002cdc:	440b      	add	r3, r1
 8002cde:	761a      	strb	r2, [r3, #24]
}
 8002ce0:	bf00      	nop
 8002ce2:	370c      	adds	r7, #12
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cea:	4770      	bx	lr
 8002cec:	e000e100 	.word	0xe000e100
 8002cf0:	e000ed00 	.word	0xe000ed00

08002cf4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8002cf8:	2100      	movs	r1, #0
 8002cfa:	f06f 0004 	mvn.w	r0, #4
 8002cfe:	f7ff ffcf 	bl	8002ca0 <__NVIC_SetPriority>
#endif
}
 8002d02:	bf00      	nop
 8002d04:	bd80      	pop	{r7, pc}
	...

08002d08 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8002d08:	b480      	push	{r7}
 8002d0a:	b083      	sub	sp, #12
 8002d0c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002d0e:	f3ef 8305 	mrs	r3, IPSR
 8002d12:	603b      	str	r3, [r7, #0]
  return(result);
 8002d14:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d003      	beq.n	8002d22 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8002d1a:	f06f 0305 	mvn.w	r3, #5
 8002d1e:	607b      	str	r3, [r7, #4]
 8002d20:	e00c      	b.n	8002d3c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8002d22:	4b0a      	ldr	r3, [pc, #40]	; (8002d4c <osKernelInitialize+0x44>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d105      	bne.n	8002d36 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8002d2a:	4b08      	ldr	r3, [pc, #32]	; (8002d4c <osKernelInitialize+0x44>)
 8002d2c:	2201      	movs	r2, #1
 8002d2e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8002d30:	2300      	movs	r3, #0
 8002d32:	607b      	str	r3, [r7, #4]
 8002d34:	e002      	b.n	8002d3c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8002d36:	f04f 33ff 	mov.w	r3, #4294967295
 8002d3a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002d3c:	687b      	ldr	r3, [r7, #4]
}
 8002d3e:	4618      	mov	r0, r3
 8002d40:	370c      	adds	r7, #12
 8002d42:	46bd      	mov	sp, r7
 8002d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d48:	4770      	bx	lr
 8002d4a:	bf00      	nop
 8002d4c:	20000030 	.word	0x20000030

08002d50 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b082      	sub	sp, #8
 8002d54:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002d56:	f3ef 8305 	mrs	r3, IPSR
 8002d5a:	603b      	str	r3, [r7, #0]
  return(result);
 8002d5c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d003      	beq.n	8002d6a <osKernelStart+0x1a>
    stat = osErrorISR;
 8002d62:	f06f 0305 	mvn.w	r3, #5
 8002d66:	607b      	str	r3, [r7, #4]
 8002d68:	e010      	b.n	8002d8c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8002d6a:	4b0b      	ldr	r3, [pc, #44]	; (8002d98 <osKernelStart+0x48>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	2b01      	cmp	r3, #1
 8002d70:	d109      	bne.n	8002d86 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8002d72:	f7ff ffbf 	bl	8002cf4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8002d76:	4b08      	ldr	r3, [pc, #32]	; (8002d98 <osKernelStart+0x48>)
 8002d78:	2202      	movs	r2, #2
 8002d7a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8002d7c:	f001 f866 	bl	8003e4c <vTaskStartScheduler>
      stat = osOK;
 8002d80:	2300      	movs	r3, #0
 8002d82:	607b      	str	r3, [r7, #4]
 8002d84:	e002      	b.n	8002d8c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8002d86:	f04f 33ff 	mov.w	r3, #4294967295
 8002d8a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002d8c:	687b      	ldr	r3, [r7, #4]
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	3708      	adds	r7, #8
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}
 8002d96:	bf00      	nop
 8002d98:	20000030 	.word	0x20000030

08002d9c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b08e      	sub	sp, #56	; 0x38
 8002da0:	af04      	add	r7, sp, #16
 8002da2:	60f8      	str	r0, [r7, #12]
 8002da4:	60b9      	str	r1, [r7, #8]
 8002da6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8002da8:	2300      	movs	r3, #0
 8002daa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002dac:	f3ef 8305 	mrs	r3, IPSR
 8002db0:	617b      	str	r3, [r7, #20]
  return(result);
 8002db2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d17e      	bne.n	8002eb6 <osThreadNew+0x11a>
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d07b      	beq.n	8002eb6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8002dbe:	2380      	movs	r3, #128	; 0x80
 8002dc0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8002dc2:	2318      	movs	r3, #24
 8002dc4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8002dca:	f04f 33ff 	mov.w	r3, #4294967295
 8002dce:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d045      	beq.n	8002e62 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d002      	beq.n	8002de4 <osThreadNew+0x48>
        name = attr->name;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	699b      	ldr	r3, [r3, #24]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d002      	beq.n	8002df2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	699b      	ldr	r3, [r3, #24]
 8002df0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8002df2:	69fb      	ldr	r3, [r7, #28]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d008      	beq.n	8002e0a <osThreadNew+0x6e>
 8002df8:	69fb      	ldr	r3, [r7, #28]
 8002dfa:	2b38      	cmp	r3, #56	; 0x38
 8002dfc:	d805      	bhi.n	8002e0a <osThreadNew+0x6e>
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	f003 0301 	and.w	r3, r3, #1
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d001      	beq.n	8002e0e <osThreadNew+0x72>
        return (NULL);
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	e054      	b.n	8002eb8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	695b      	ldr	r3, [r3, #20]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d003      	beq.n	8002e1e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	695b      	ldr	r3, [r3, #20]
 8002e1a:	089b      	lsrs	r3, r3, #2
 8002e1c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d00e      	beq.n	8002e44 <osThreadNew+0xa8>
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	68db      	ldr	r3, [r3, #12]
 8002e2a:	2b5b      	cmp	r3, #91	; 0x5b
 8002e2c:	d90a      	bls.n	8002e44 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d006      	beq.n	8002e44 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	695b      	ldr	r3, [r3, #20]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d002      	beq.n	8002e44 <osThreadNew+0xa8>
        mem = 1;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	61bb      	str	r3, [r7, #24]
 8002e42:	e010      	b.n	8002e66 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	689b      	ldr	r3, [r3, #8]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d10c      	bne.n	8002e66 <osThreadNew+0xca>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	68db      	ldr	r3, [r3, #12]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d108      	bne.n	8002e66 <osThreadNew+0xca>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	691b      	ldr	r3, [r3, #16]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d104      	bne.n	8002e66 <osThreadNew+0xca>
          mem = 0;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	61bb      	str	r3, [r7, #24]
 8002e60:	e001      	b.n	8002e66 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8002e62:	2300      	movs	r3, #0
 8002e64:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8002e66:	69bb      	ldr	r3, [r7, #24]
 8002e68:	2b01      	cmp	r3, #1
 8002e6a:	d110      	bne.n	8002e8e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8002e70:	687a      	ldr	r2, [r7, #4]
 8002e72:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002e74:	9202      	str	r2, [sp, #8]
 8002e76:	9301      	str	r3, [sp, #4]
 8002e78:	69fb      	ldr	r3, [r7, #28]
 8002e7a:	9300      	str	r3, [sp, #0]
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	6a3a      	ldr	r2, [r7, #32]
 8002e80:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002e82:	68f8      	ldr	r0, [r7, #12]
 8002e84:	f000 fe0c 	bl	8003aa0 <xTaskCreateStatic>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	613b      	str	r3, [r7, #16]
 8002e8c:	e013      	b.n	8002eb6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8002e8e:	69bb      	ldr	r3, [r7, #24]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d110      	bne.n	8002eb6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8002e94:	6a3b      	ldr	r3, [r7, #32]
 8002e96:	b29a      	uxth	r2, r3
 8002e98:	f107 0310 	add.w	r3, r7, #16
 8002e9c:	9301      	str	r3, [sp, #4]
 8002e9e:	69fb      	ldr	r3, [r7, #28]
 8002ea0:	9300      	str	r3, [sp, #0]
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002ea6:	68f8      	ldr	r0, [r7, #12]
 8002ea8:	f000 fe57 	bl	8003b5a <xTaskCreate>
 8002eac:	4603      	mov	r3, r0
 8002eae:	2b01      	cmp	r3, #1
 8002eb0:	d001      	beq.n	8002eb6 <osThreadNew+0x11a>
            hTask = NULL;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8002eb6:	693b      	ldr	r3, [r7, #16]
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	3728      	adds	r7, #40	; 0x28
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}

08002ec0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b084      	sub	sp, #16
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002ec8:	f3ef 8305 	mrs	r3, IPSR
 8002ecc:	60bb      	str	r3, [r7, #8]
  return(result);
 8002ece:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d003      	beq.n	8002edc <osDelay+0x1c>
    stat = osErrorISR;
 8002ed4:	f06f 0305 	mvn.w	r3, #5
 8002ed8:	60fb      	str	r3, [r7, #12]
 8002eda:	e007      	b.n	8002eec <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8002edc:	2300      	movs	r3, #0
 8002ede:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d002      	beq.n	8002eec <osDelay+0x2c>
      vTaskDelay(ticks);
 8002ee6:	6878      	ldr	r0, [r7, #4]
 8002ee8:	f000 ff7c 	bl	8003de4 <vTaskDelay>
    }
  }

  return (stat);
 8002eec:	68fb      	ldr	r3, [r7, #12]
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3710      	adds	r7, #16
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}
	...

08002ef8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002ef8:	b480      	push	{r7}
 8002efa:	b085      	sub	sp, #20
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	60f8      	str	r0, [r7, #12]
 8002f00:	60b9      	str	r1, [r7, #8]
 8002f02:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	4a07      	ldr	r2, [pc, #28]	; (8002f24 <vApplicationGetIdleTaskMemory+0x2c>)
 8002f08:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002f0a:	68bb      	ldr	r3, [r7, #8]
 8002f0c:	4a06      	ldr	r2, [pc, #24]	; (8002f28 <vApplicationGetIdleTaskMemory+0x30>)
 8002f0e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2280      	movs	r2, #128	; 0x80
 8002f14:	601a      	str	r2, [r3, #0]
}
 8002f16:	bf00      	nop
 8002f18:	3714      	adds	r7, #20
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f20:	4770      	bx	lr
 8002f22:	bf00      	nop
 8002f24:	20000034 	.word	0x20000034
 8002f28:	20000090 	.word	0x20000090

08002f2c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002f2c:	b480      	push	{r7}
 8002f2e:	b085      	sub	sp, #20
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	60f8      	str	r0, [r7, #12]
 8002f34:	60b9      	str	r1, [r7, #8]
 8002f36:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	4a07      	ldr	r2, [pc, #28]	; (8002f58 <vApplicationGetTimerTaskMemory+0x2c>)
 8002f3c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002f3e:	68bb      	ldr	r3, [r7, #8]
 8002f40:	4a06      	ldr	r2, [pc, #24]	; (8002f5c <vApplicationGetTimerTaskMemory+0x30>)
 8002f42:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002f4a:	601a      	str	r2, [r3, #0]
}
 8002f4c:	bf00      	nop
 8002f4e:	3714      	adds	r7, #20
 8002f50:	46bd      	mov	sp, r7
 8002f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f56:	4770      	bx	lr
 8002f58:	20000290 	.word	0x20000290
 8002f5c:	200002ec 	.word	0x200002ec

08002f60 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002f60:	b480      	push	{r7}
 8002f62:	b083      	sub	sp, #12
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	f103 0208 	add.w	r2, r3, #8
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	f04f 32ff 	mov.w	r2, #4294967295
 8002f78:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	f103 0208 	add.w	r2, r3, #8
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	f103 0208 	add.w	r2, r3, #8
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2200      	movs	r2, #0
 8002f92:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002f94:	bf00      	nop
 8002f96:	370c      	adds	r7, #12
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9e:	4770      	bx	lr

08002fa0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b083      	sub	sp, #12
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2200      	movs	r2, #0
 8002fac:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002fae:	bf00      	nop
 8002fb0:	370c      	adds	r7, #12
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb8:	4770      	bx	lr

08002fba <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002fba:	b480      	push	{r7}
 8002fbc:	b085      	sub	sp, #20
 8002fbe:	af00      	add	r7, sp, #0
 8002fc0:	6078      	str	r0, [r7, #4]
 8002fc2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	68fa      	ldr	r2, [r7, #12]
 8002fce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	689a      	ldr	r2, [r3, #8]
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	689b      	ldr	r3, [r3, #8]
 8002fdc:	683a      	ldr	r2, [r7, #0]
 8002fde:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	683a      	ldr	r2, [r7, #0]
 8002fe4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	687a      	ldr	r2, [r7, #4]
 8002fea:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	1c5a      	adds	r2, r3, #1
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	601a      	str	r2, [r3, #0]
}
 8002ff6:	bf00      	nop
 8002ff8:	3714      	adds	r7, #20
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003000:	4770      	bx	lr

08003002 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003002:	b480      	push	{r7}
 8003004:	b085      	sub	sp, #20
 8003006:	af00      	add	r7, sp, #0
 8003008:	6078      	str	r0, [r7, #4]
 800300a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003012:	68bb      	ldr	r3, [r7, #8]
 8003014:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003018:	d103      	bne.n	8003022 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	691b      	ldr	r3, [r3, #16]
 800301e:	60fb      	str	r3, [r7, #12]
 8003020:	e00c      	b.n	800303c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	3308      	adds	r3, #8
 8003026:	60fb      	str	r3, [r7, #12]
 8003028:	e002      	b.n	8003030 <vListInsert+0x2e>
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	60fb      	str	r3, [r7, #12]
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	68ba      	ldr	r2, [r7, #8]
 8003038:	429a      	cmp	r2, r3
 800303a:	d2f6      	bcs.n	800302a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	685a      	ldr	r2, [r3, #4]
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	683a      	ldr	r2, [r7, #0]
 800304a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	68fa      	ldr	r2, [r7, #12]
 8003050:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	683a      	ldr	r2, [r7, #0]
 8003056:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	687a      	ldr	r2, [r7, #4]
 800305c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	1c5a      	adds	r2, r3, #1
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	601a      	str	r2, [r3, #0]
}
 8003068:	bf00      	nop
 800306a:	3714      	adds	r7, #20
 800306c:	46bd      	mov	sp, r7
 800306e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003072:	4770      	bx	lr

08003074 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003074:	b480      	push	{r7}
 8003076:	b085      	sub	sp, #20
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	691b      	ldr	r3, [r3, #16]
 8003080:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	687a      	ldr	r2, [r7, #4]
 8003088:	6892      	ldr	r2, [r2, #8]
 800308a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	687a      	ldr	r2, [r7, #4]
 8003092:	6852      	ldr	r2, [r2, #4]
 8003094:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	687a      	ldr	r2, [r7, #4]
 800309c:	429a      	cmp	r2, r3
 800309e:	d103      	bne.n	80030a8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	689a      	ldr	r2, [r3, #8]
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2200      	movs	r2, #0
 80030ac:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	1e5a      	subs	r2, r3, #1
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
}
 80030bc:	4618      	mov	r0, r3
 80030be:	3714      	adds	r7, #20
 80030c0:	46bd      	mov	sp, r7
 80030c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c6:	4770      	bx	lr

080030c8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b084      	sub	sp, #16
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
 80030d0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d10a      	bne.n	80030f2 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80030dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030e0:	f383 8811 	msr	BASEPRI, r3
 80030e4:	f3bf 8f6f 	isb	sy
 80030e8:	f3bf 8f4f 	dsb	sy
 80030ec:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80030ee:	bf00      	nop
 80030f0:	e7fe      	b.n	80030f0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80030f2:	f002 f84f 	bl	8005194 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681a      	ldr	r2, [r3, #0]
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030fe:	68f9      	ldr	r1, [r7, #12]
 8003100:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003102:	fb01 f303 	mul.w	r3, r1, r3
 8003106:	441a      	add	r2, r3
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2200      	movs	r2, #0
 8003110:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681a      	ldr	r2, [r3, #0]
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003122:	3b01      	subs	r3, #1
 8003124:	68f9      	ldr	r1, [r7, #12]
 8003126:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003128:	fb01 f303 	mul.w	r3, r1, r3
 800312c:	441a      	add	r2, r3
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	22ff      	movs	r2, #255	; 0xff
 8003136:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	22ff      	movs	r2, #255	; 0xff
 800313e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d114      	bne.n	8003172 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	691b      	ldr	r3, [r3, #16]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d01a      	beq.n	8003186 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	3310      	adds	r3, #16
 8003154:	4618      	mov	r0, r3
 8003156:	f001 f903 	bl	8004360 <xTaskRemoveFromEventList>
 800315a:	4603      	mov	r3, r0
 800315c:	2b00      	cmp	r3, #0
 800315e:	d012      	beq.n	8003186 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003160:	4b0c      	ldr	r3, [pc, #48]	; (8003194 <xQueueGenericReset+0xcc>)
 8003162:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003166:	601a      	str	r2, [r3, #0]
 8003168:	f3bf 8f4f 	dsb	sy
 800316c:	f3bf 8f6f 	isb	sy
 8003170:	e009      	b.n	8003186 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	3310      	adds	r3, #16
 8003176:	4618      	mov	r0, r3
 8003178:	f7ff fef2 	bl	8002f60 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	3324      	adds	r3, #36	; 0x24
 8003180:	4618      	mov	r0, r3
 8003182:	f7ff feed 	bl	8002f60 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003186:	f002 f835 	bl	80051f4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800318a:	2301      	movs	r3, #1
}
 800318c:	4618      	mov	r0, r3
 800318e:	3710      	adds	r7, #16
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}
 8003194:	e000ed04 	.word	0xe000ed04

08003198 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003198:	b580      	push	{r7, lr}
 800319a:	b08e      	sub	sp, #56	; 0x38
 800319c:	af02      	add	r7, sp, #8
 800319e:	60f8      	str	r0, [r7, #12]
 80031a0:	60b9      	str	r1, [r7, #8]
 80031a2:	607a      	str	r2, [r7, #4]
 80031a4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d10a      	bne.n	80031c2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80031ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031b0:	f383 8811 	msr	BASEPRI, r3
 80031b4:	f3bf 8f6f 	isb	sy
 80031b8:	f3bf 8f4f 	dsb	sy
 80031bc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80031be:	bf00      	nop
 80031c0:	e7fe      	b.n	80031c0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d10a      	bne.n	80031de <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80031c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031cc:	f383 8811 	msr	BASEPRI, r3
 80031d0:	f3bf 8f6f 	isb	sy
 80031d4:	f3bf 8f4f 	dsb	sy
 80031d8:	627b      	str	r3, [r7, #36]	; 0x24
}
 80031da:	bf00      	nop
 80031dc:	e7fe      	b.n	80031dc <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d002      	beq.n	80031ea <xQueueGenericCreateStatic+0x52>
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d001      	beq.n	80031ee <xQueueGenericCreateStatic+0x56>
 80031ea:	2301      	movs	r3, #1
 80031ec:	e000      	b.n	80031f0 <xQueueGenericCreateStatic+0x58>
 80031ee:	2300      	movs	r3, #0
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d10a      	bne.n	800320a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80031f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031f8:	f383 8811 	msr	BASEPRI, r3
 80031fc:	f3bf 8f6f 	isb	sy
 8003200:	f3bf 8f4f 	dsb	sy
 8003204:	623b      	str	r3, [r7, #32]
}
 8003206:	bf00      	nop
 8003208:	e7fe      	b.n	8003208 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d102      	bne.n	8003216 <xQueueGenericCreateStatic+0x7e>
 8003210:	68bb      	ldr	r3, [r7, #8]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d101      	bne.n	800321a <xQueueGenericCreateStatic+0x82>
 8003216:	2301      	movs	r3, #1
 8003218:	e000      	b.n	800321c <xQueueGenericCreateStatic+0x84>
 800321a:	2300      	movs	r3, #0
 800321c:	2b00      	cmp	r3, #0
 800321e:	d10a      	bne.n	8003236 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8003220:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003224:	f383 8811 	msr	BASEPRI, r3
 8003228:	f3bf 8f6f 	isb	sy
 800322c:	f3bf 8f4f 	dsb	sy
 8003230:	61fb      	str	r3, [r7, #28]
}
 8003232:	bf00      	nop
 8003234:	e7fe      	b.n	8003234 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003236:	2350      	movs	r3, #80	; 0x50
 8003238:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	2b50      	cmp	r3, #80	; 0x50
 800323e:	d00a      	beq.n	8003256 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8003240:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003244:	f383 8811 	msr	BASEPRI, r3
 8003248:	f3bf 8f6f 	isb	sy
 800324c:	f3bf 8f4f 	dsb	sy
 8003250:	61bb      	str	r3, [r7, #24]
}
 8003252:	bf00      	nop
 8003254:	e7fe      	b.n	8003254 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003256:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800325c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800325e:	2b00      	cmp	r3, #0
 8003260:	d00d      	beq.n	800327e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003262:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003264:	2201      	movs	r2, #1
 8003266:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800326a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800326e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003270:	9300      	str	r3, [sp, #0]
 8003272:	4613      	mov	r3, r2
 8003274:	687a      	ldr	r2, [r7, #4]
 8003276:	68b9      	ldr	r1, [r7, #8]
 8003278:	68f8      	ldr	r0, [r7, #12]
 800327a:	f000 f805 	bl	8003288 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800327e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8003280:	4618      	mov	r0, r3
 8003282:	3730      	adds	r7, #48	; 0x30
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}

08003288 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b084      	sub	sp, #16
 800328c:	af00      	add	r7, sp, #0
 800328e:	60f8      	str	r0, [r7, #12]
 8003290:	60b9      	str	r1, [r7, #8]
 8003292:	607a      	str	r2, [r7, #4]
 8003294:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003296:	68bb      	ldr	r3, [r7, #8]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d103      	bne.n	80032a4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800329c:	69bb      	ldr	r3, [r7, #24]
 800329e:	69ba      	ldr	r2, [r7, #24]
 80032a0:	601a      	str	r2, [r3, #0]
 80032a2:	e002      	b.n	80032aa <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80032a4:	69bb      	ldr	r3, [r7, #24]
 80032a6:	687a      	ldr	r2, [r7, #4]
 80032a8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80032aa:	69bb      	ldr	r3, [r7, #24]
 80032ac:	68fa      	ldr	r2, [r7, #12]
 80032ae:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80032b0:	69bb      	ldr	r3, [r7, #24]
 80032b2:	68ba      	ldr	r2, [r7, #8]
 80032b4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80032b6:	2101      	movs	r1, #1
 80032b8:	69b8      	ldr	r0, [r7, #24]
 80032ba:	f7ff ff05 	bl	80030c8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80032be:	69bb      	ldr	r3, [r7, #24]
 80032c0:	78fa      	ldrb	r2, [r7, #3]
 80032c2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80032c6:	bf00      	nop
 80032c8:	3710      	adds	r7, #16
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}
	...

080032d0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b08e      	sub	sp, #56	; 0x38
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	60f8      	str	r0, [r7, #12]
 80032d8:	60b9      	str	r1, [r7, #8]
 80032da:	607a      	str	r2, [r7, #4]
 80032dc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80032de:	2300      	movs	r3, #0
 80032e0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80032e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d10a      	bne.n	8003302 <xQueueGenericSend+0x32>
	__asm volatile
 80032ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032f0:	f383 8811 	msr	BASEPRI, r3
 80032f4:	f3bf 8f6f 	isb	sy
 80032f8:	f3bf 8f4f 	dsb	sy
 80032fc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80032fe:	bf00      	nop
 8003300:	e7fe      	b.n	8003300 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d103      	bne.n	8003310 <xQueueGenericSend+0x40>
 8003308:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800330a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800330c:	2b00      	cmp	r3, #0
 800330e:	d101      	bne.n	8003314 <xQueueGenericSend+0x44>
 8003310:	2301      	movs	r3, #1
 8003312:	e000      	b.n	8003316 <xQueueGenericSend+0x46>
 8003314:	2300      	movs	r3, #0
 8003316:	2b00      	cmp	r3, #0
 8003318:	d10a      	bne.n	8003330 <xQueueGenericSend+0x60>
	__asm volatile
 800331a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800331e:	f383 8811 	msr	BASEPRI, r3
 8003322:	f3bf 8f6f 	isb	sy
 8003326:	f3bf 8f4f 	dsb	sy
 800332a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800332c:	bf00      	nop
 800332e:	e7fe      	b.n	800332e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	2b02      	cmp	r3, #2
 8003334:	d103      	bne.n	800333e <xQueueGenericSend+0x6e>
 8003336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003338:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800333a:	2b01      	cmp	r3, #1
 800333c:	d101      	bne.n	8003342 <xQueueGenericSend+0x72>
 800333e:	2301      	movs	r3, #1
 8003340:	e000      	b.n	8003344 <xQueueGenericSend+0x74>
 8003342:	2300      	movs	r3, #0
 8003344:	2b00      	cmp	r3, #0
 8003346:	d10a      	bne.n	800335e <xQueueGenericSend+0x8e>
	__asm volatile
 8003348:	f04f 0350 	mov.w	r3, #80	; 0x50
 800334c:	f383 8811 	msr	BASEPRI, r3
 8003350:	f3bf 8f6f 	isb	sy
 8003354:	f3bf 8f4f 	dsb	sy
 8003358:	623b      	str	r3, [r7, #32]
}
 800335a:	bf00      	nop
 800335c:	e7fe      	b.n	800335c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800335e:	f001 f9bd 	bl	80046dc <xTaskGetSchedulerState>
 8003362:	4603      	mov	r3, r0
 8003364:	2b00      	cmp	r3, #0
 8003366:	d102      	bne.n	800336e <xQueueGenericSend+0x9e>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d101      	bne.n	8003372 <xQueueGenericSend+0xa2>
 800336e:	2301      	movs	r3, #1
 8003370:	e000      	b.n	8003374 <xQueueGenericSend+0xa4>
 8003372:	2300      	movs	r3, #0
 8003374:	2b00      	cmp	r3, #0
 8003376:	d10a      	bne.n	800338e <xQueueGenericSend+0xbe>
	__asm volatile
 8003378:	f04f 0350 	mov.w	r3, #80	; 0x50
 800337c:	f383 8811 	msr	BASEPRI, r3
 8003380:	f3bf 8f6f 	isb	sy
 8003384:	f3bf 8f4f 	dsb	sy
 8003388:	61fb      	str	r3, [r7, #28]
}
 800338a:	bf00      	nop
 800338c:	e7fe      	b.n	800338c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800338e:	f001 ff01 	bl	8005194 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003392:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003394:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003396:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003398:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800339a:	429a      	cmp	r2, r3
 800339c:	d302      	bcc.n	80033a4 <xQueueGenericSend+0xd4>
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	2b02      	cmp	r3, #2
 80033a2:	d129      	bne.n	80033f8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80033a4:	683a      	ldr	r2, [r7, #0]
 80033a6:	68b9      	ldr	r1, [r7, #8]
 80033a8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80033aa:	f000 fa0b 	bl	80037c4 <prvCopyDataToQueue>
 80033ae:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80033b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d010      	beq.n	80033da <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80033b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033ba:	3324      	adds	r3, #36	; 0x24
 80033bc:	4618      	mov	r0, r3
 80033be:	f000 ffcf 	bl	8004360 <xTaskRemoveFromEventList>
 80033c2:	4603      	mov	r3, r0
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d013      	beq.n	80033f0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80033c8:	4b3f      	ldr	r3, [pc, #252]	; (80034c8 <xQueueGenericSend+0x1f8>)
 80033ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80033ce:	601a      	str	r2, [r3, #0]
 80033d0:	f3bf 8f4f 	dsb	sy
 80033d4:	f3bf 8f6f 	isb	sy
 80033d8:	e00a      	b.n	80033f0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80033da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d007      	beq.n	80033f0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80033e0:	4b39      	ldr	r3, [pc, #228]	; (80034c8 <xQueueGenericSend+0x1f8>)
 80033e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80033e6:	601a      	str	r2, [r3, #0]
 80033e8:	f3bf 8f4f 	dsb	sy
 80033ec:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80033f0:	f001 ff00 	bl	80051f4 <vPortExitCritical>
				return pdPASS;
 80033f4:	2301      	movs	r3, #1
 80033f6:	e063      	b.n	80034c0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d103      	bne.n	8003406 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80033fe:	f001 fef9 	bl	80051f4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003402:	2300      	movs	r3, #0
 8003404:	e05c      	b.n	80034c0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003406:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003408:	2b00      	cmp	r3, #0
 800340a:	d106      	bne.n	800341a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800340c:	f107 0314 	add.w	r3, r7, #20
 8003410:	4618      	mov	r0, r3
 8003412:	f001 f809 	bl	8004428 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003416:	2301      	movs	r3, #1
 8003418:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800341a:	f001 feeb 	bl	80051f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800341e:	f000 fd7b 	bl	8003f18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003422:	f001 feb7 	bl	8005194 <vPortEnterCritical>
 8003426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003428:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800342c:	b25b      	sxtb	r3, r3
 800342e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003432:	d103      	bne.n	800343c <xQueueGenericSend+0x16c>
 8003434:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003436:	2200      	movs	r2, #0
 8003438:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800343c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800343e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003442:	b25b      	sxtb	r3, r3
 8003444:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003448:	d103      	bne.n	8003452 <xQueueGenericSend+0x182>
 800344a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800344c:	2200      	movs	r2, #0
 800344e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003452:	f001 fecf 	bl	80051f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003456:	1d3a      	adds	r2, r7, #4
 8003458:	f107 0314 	add.w	r3, r7, #20
 800345c:	4611      	mov	r1, r2
 800345e:	4618      	mov	r0, r3
 8003460:	f000 fff8 	bl	8004454 <xTaskCheckForTimeOut>
 8003464:	4603      	mov	r3, r0
 8003466:	2b00      	cmp	r3, #0
 8003468:	d124      	bne.n	80034b4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800346a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800346c:	f000 faa2 	bl	80039b4 <prvIsQueueFull>
 8003470:	4603      	mov	r3, r0
 8003472:	2b00      	cmp	r3, #0
 8003474:	d018      	beq.n	80034a8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003476:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003478:	3310      	adds	r3, #16
 800347a:	687a      	ldr	r2, [r7, #4]
 800347c:	4611      	mov	r1, r2
 800347e:	4618      	mov	r0, r3
 8003480:	f000 ff1e 	bl	80042c0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003484:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003486:	f000 fa2d 	bl	80038e4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800348a:	f000 fd53 	bl	8003f34 <xTaskResumeAll>
 800348e:	4603      	mov	r3, r0
 8003490:	2b00      	cmp	r3, #0
 8003492:	f47f af7c 	bne.w	800338e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8003496:	4b0c      	ldr	r3, [pc, #48]	; (80034c8 <xQueueGenericSend+0x1f8>)
 8003498:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800349c:	601a      	str	r2, [r3, #0]
 800349e:	f3bf 8f4f 	dsb	sy
 80034a2:	f3bf 8f6f 	isb	sy
 80034a6:	e772      	b.n	800338e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80034a8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80034aa:	f000 fa1b 	bl	80038e4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80034ae:	f000 fd41 	bl	8003f34 <xTaskResumeAll>
 80034b2:	e76c      	b.n	800338e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80034b4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80034b6:	f000 fa15 	bl	80038e4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80034ba:	f000 fd3b 	bl	8003f34 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80034be:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80034c0:	4618      	mov	r0, r3
 80034c2:	3738      	adds	r7, #56	; 0x38
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bd80      	pop	{r7, pc}
 80034c8:	e000ed04 	.word	0xe000ed04

080034cc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b090      	sub	sp, #64	; 0x40
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	60f8      	str	r0, [r7, #12]
 80034d4:	60b9      	str	r1, [r7, #8]
 80034d6:	607a      	str	r2, [r7, #4]
 80034d8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80034de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d10a      	bne.n	80034fa <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80034e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034e8:	f383 8811 	msr	BASEPRI, r3
 80034ec:	f3bf 8f6f 	isb	sy
 80034f0:	f3bf 8f4f 	dsb	sy
 80034f4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80034f6:	bf00      	nop
 80034f8:	e7fe      	b.n	80034f8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80034fa:	68bb      	ldr	r3, [r7, #8]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d103      	bne.n	8003508 <xQueueGenericSendFromISR+0x3c>
 8003500:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003504:	2b00      	cmp	r3, #0
 8003506:	d101      	bne.n	800350c <xQueueGenericSendFromISR+0x40>
 8003508:	2301      	movs	r3, #1
 800350a:	e000      	b.n	800350e <xQueueGenericSendFromISR+0x42>
 800350c:	2300      	movs	r3, #0
 800350e:	2b00      	cmp	r3, #0
 8003510:	d10a      	bne.n	8003528 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8003512:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003516:	f383 8811 	msr	BASEPRI, r3
 800351a:	f3bf 8f6f 	isb	sy
 800351e:	f3bf 8f4f 	dsb	sy
 8003522:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003524:	bf00      	nop
 8003526:	e7fe      	b.n	8003526 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	2b02      	cmp	r3, #2
 800352c:	d103      	bne.n	8003536 <xQueueGenericSendFromISR+0x6a>
 800352e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003530:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003532:	2b01      	cmp	r3, #1
 8003534:	d101      	bne.n	800353a <xQueueGenericSendFromISR+0x6e>
 8003536:	2301      	movs	r3, #1
 8003538:	e000      	b.n	800353c <xQueueGenericSendFromISR+0x70>
 800353a:	2300      	movs	r3, #0
 800353c:	2b00      	cmp	r3, #0
 800353e:	d10a      	bne.n	8003556 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8003540:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003544:	f383 8811 	msr	BASEPRI, r3
 8003548:	f3bf 8f6f 	isb	sy
 800354c:	f3bf 8f4f 	dsb	sy
 8003550:	623b      	str	r3, [r7, #32]
}
 8003552:	bf00      	nop
 8003554:	e7fe      	b.n	8003554 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003556:	f001 feff 	bl	8005358 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800355a:	f3ef 8211 	mrs	r2, BASEPRI
 800355e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003562:	f383 8811 	msr	BASEPRI, r3
 8003566:	f3bf 8f6f 	isb	sy
 800356a:	f3bf 8f4f 	dsb	sy
 800356e:	61fa      	str	r2, [r7, #28]
 8003570:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003572:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003574:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003576:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003578:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800357a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800357c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800357e:	429a      	cmp	r2, r3
 8003580:	d302      	bcc.n	8003588 <xQueueGenericSendFromISR+0xbc>
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	2b02      	cmp	r3, #2
 8003586:	d12f      	bne.n	80035e8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003588:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800358a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800358e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003592:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003594:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003596:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003598:	683a      	ldr	r2, [r7, #0]
 800359a:	68b9      	ldr	r1, [r7, #8]
 800359c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800359e:	f000 f911 	bl	80037c4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80035a2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80035a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035aa:	d112      	bne.n	80035d2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80035ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d016      	beq.n	80035e2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80035b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035b6:	3324      	adds	r3, #36	; 0x24
 80035b8:	4618      	mov	r0, r3
 80035ba:	f000 fed1 	bl	8004360 <xTaskRemoveFromEventList>
 80035be:	4603      	mov	r3, r0
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d00e      	beq.n	80035e2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d00b      	beq.n	80035e2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2201      	movs	r2, #1
 80035ce:	601a      	str	r2, [r3, #0]
 80035d0:	e007      	b.n	80035e2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80035d2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80035d6:	3301      	adds	r3, #1
 80035d8:	b2db      	uxtb	r3, r3
 80035da:	b25a      	sxtb	r2, r3
 80035dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80035e2:	2301      	movs	r3, #1
 80035e4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80035e6:	e001      	b.n	80035ec <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80035e8:	2300      	movs	r3, #0
 80035ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80035ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035ee:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80035f6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80035f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	3740      	adds	r7, #64	; 0x40
 80035fe:	46bd      	mov	sp, r7
 8003600:	bd80      	pop	{r7, pc}
	...

08003604 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b08c      	sub	sp, #48	; 0x30
 8003608:	af00      	add	r7, sp, #0
 800360a:	60f8      	str	r0, [r7, #12]
 800360c:	60b9      	str	r1, [r7, #8]
 800360e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003610:	2300      	movs	r3, #0
 8003612:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003618:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800361a:	2b00      	cmp	r3, #0
 800361c:	d10a      	bne.n	8003634 <xQueueReceive+0x30>
	__asm volatile
 800361e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003622:	f383 8811 	msr	BASEPRI, r3
 8003626:	f3bf 8f6f 	isb	sy
 800362a:	f3bf 8f4f 	dsb	sy
 800362e:	623b      	str	r3, [r7, #32]
}
 8003630:	bf00      	nop
 8003632:	e7fe      	b.n	8003632 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d103      	bne.n	8003642 <xQueueReceive+0x3e>
 800363a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800363c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800363e:	2b00      	cmp	r3, #0
 8003640:	d101      	bne.n	8003646 <xQueueReceive+0x42>
 8003642:	2301      	movs	r3, #1
 8003644:	e000      	b.n	8003648 <xQueueReceive+0x44>
 8003646:	2300      	movs	r3, #0
 8003648:	2b00      	cmp	r3, #0
 800364a:	d10a      	bne.n	8003662 <xQueueReceive+0x5e>
	__asm volatile
 800364c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003650:	f383 8811 	msr	BASEPRI, r3
 8003654:	f3bf 8f6f 	isb	sy
 8003658:	f3bf 8f4f 	dsb	sy
 800365c:	61fb      	str	r3, [r7, #28]
}
 800365e:	bf00      	nop
 8003660:	e7fe      	b.n	8003660 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003662:	f001 f83b 	bl	80046dc <xTaskGetSchedulerState>
 8003666:	4603      	mov	r3, r0
 8003668:	2b00      	cmp	r3, #0
 800366a:	d102      	bne.n	8003672 <xQueueReceive+0x6e>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d101      	bne.n	8003676 <xQueueReceive+0x72>
 8003672:	2301      	movs	r3, #1
 8003674:	e000      	b.n	8003678 <xQueueReceive+0x74>
 8003676:	2300      	movs	r3, #0
 8003678:	2b00      	cmp	r3, #0
 800367a:	d10a      	bne.n	8003692 <xQueueReceive+0x8e>
	__asm volatile
 800367c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003680:	f383 8811 	msr	BASEPRI, r3
 8003684:	f3bf 8f6f 	isb	sy
 8003688:	f3bf 8f4f 	dsb	sy
 800368c:	61bb      	str	r3, [r7, #24]
}
 800368e:	bf00      	nop
 8003690:	e7fe      	b.n	8003690 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003692:	f001 fd7f 	bl	8005194 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003696:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003698:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800369a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800369c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d01f      	beq.n	80036e2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80036a2:	68b9      	ldr	r1, [r7, #8]
 80036a4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80036a6:	f000 f8f7 	bl	8003898 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80036aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ac:	1e5a      	subs	r2, r3, #1
 80036ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036b0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80036b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036b4:	691b      	ldr	r3, [r3, #16]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d00f      	beq.n	80036da <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80036ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036bc:	3310      	adds	r3, #16
 80036be:	4618      	mov	r0, r3
 80036c0:	f000 fe4e 	bl	8004360 <xTaskRemoveFromEventList>
 80036c4:	4603      	mov	r3, r0
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d007      	beq.n	80036da <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80036ca:	4b3d      	ldr	r3, [pc, #244]	; (80037c0 <xQueueReceive+0x1bc>)
 80036cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80036d0:	601a      	str	r2, [r3, #0]
 80036d2:	f3bf 8f4f 	dsb	sy
 80036d6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80036da:	f001 fd8b 	bl	80051f4 <vPortExitCritical>
				return pdPASS;
 80036de:	2301      	movs	r3, #1
 80036e0:	e069      	b.n	80037b6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d103      	bne.n	80036f0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80036e8:	f001 fd84 	bl	80051f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80036ec:	2300      	movs	r3, #0
 80036ee:	e062      	b.n	80037b6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80036f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d106      	bne.n	8003704 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80036f6:	f107 0310 	add.w	r3, r7, #16
 80036fa:	4618      	mov	r0, r3
 80036fc:	f000 fe94 	bl	8004428 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003700:	2301      	movs	r3, #1
 8003702:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003704:	f001 fd76 	bl	80051f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003708:	f000 fc06 	bl	8003f18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800370c:	f001 fd42 	bl	8005194 <vPortEnterCritical>
 8003710:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003712:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003716:	b25b      	sxtb	r3, r3
 8003718:	f1b3 3fff 	cmp.w	r3, #4294967295
 800371c:	d103      	bne.n	8003726 <xQueueReceive+0x122>
 800371e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003720:	2200      	movs	r2, #0
 8003722:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003726:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003728:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800372c:	b25b      	sxtb	r3, r3
 800372e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003732:	d103      	bne.n	800373c <xQueueReceive+0x138>
 8003734:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003736:	2200      	movs	r2, #0
 8003738:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800373c:	f001 fd5a 	bl	80051f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003740:	1d3a      	adds	r2, r7, #4
 8003742:	f107 0310 	add.w	r3, r7, #16
 8003746:	4611      	mov	r1, r2
 8003748:	4618      	mov	r0, r3
 800374a:	f000 fe83 	bl	8004454 <xTaskCheckForTimeOut>
 800374e:	4603      	mov	r3, r0
 8003750:	2b00      	cmp	r3, #0
 8003752:	d123      	bne.n	800379c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003754:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003756:	f000 f917 	bl	8003988 <prvIsQueueEmpty>
 800375a:	4603      	mov	r3, r0
 800375c:	2b00      	cmp	r3, #0
 800375e:	d017      	beq.n	8003790 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003760:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003762:	3324      	adds	r3, #36	; 0x24
 8003764:	687a      	ldr	r2, [r7, #4]
 8003766:	4611      	mov	r1, r2
 8003768:	4618      	mov	r0, r3
 800376a:	f000 fda9 	bl	80042c0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800376e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003770:	f000 f8b8 	bl	80038e4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003774:	f000 fbde 	bl	8003f34 <xTaskResumeAll>
 8003778:	4603      	mov	r3, r0
 800377a:	2b00      	cmp	r3, #0
 800377c:	d189      	bne.n	8003692 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800377e:	4b10      	ldr	r3, [pc, #64]	; (80037c0 <xQueueReceive+0x1bc>)
 8003780:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003784:	601a      	str	r2, [r3, #0]
 8003786:	f3bf 8f4f 	dsb	sy
 800378a:	f3bf 8f6f 	isb	sy
 800378e:	e780      	b.n	8003692 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003790:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003792:	f000 f8a7 	bl	80038e4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003796:	f000 fbcd 	bl	8003f34 <xTaskResumeAll>
 800379a:	e77a      	b.n	8003692 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800379c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800379e:	f000 f8a1 	bl	80038e4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80037a2:	f000 fbc7 	bl	8003f34 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80037a6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80037a8:	f000 f8ee 	bl	8003988 <prvIsQueueEmpty>
 80037ac:	4603      	mov	r3, r0
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	f43f af6f 	beq.w	8003692 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80037b4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80037b6:	4618      	mov	r0, r3
 80037b8:	3730      	adds	r7, #48	; 0x30
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}
 80037be:	bf00      	nop
 80037c0:	e000ed04 	.word	0xe000ed04

080037c4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b086      	sub	sp, #24
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	60f8      	str	r0, [r7, #12]
 80037cc:	60b9      	str	r1, [r7, #8]
 80037ce:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80037d0:	2300      	movs	r3, #0
 80037d2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037d8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d10d      	bne.n	80037fe <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d14d      	bne.n	8003886 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	4618      	mov	r0, r3
 80037f0:	f000 ff92 	bl	8004718 <xTaskPriorityDisinherit>
 80037f4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	2200      	movs	r2, #0
 80037fa:	609a      	str	r2, [r3, #8]
 80037fc:	e043      	b.n	8003886 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d119      	bne.n	8003838 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	6858      	ldr	r0, [r3, #4]
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800380c:	461a      	mov	r2, r3
 800380e:	68b9      	ldr	r1, [r7, #8]
 8003810:	f002 f92e 	bl	8005a70 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	685a      	ldr	r2, [r3, #4]
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800381c:	441a      	add	r2, r3
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	685a      	ldr	r2, [r3, #4]
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	429a      	cmp	r2, r3
 800382c:	d32b      	bcc.n	8003886 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681a      	ldr	r2, [r3, #0]
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	605a      	str	r2, [r3, #4]
 8003836:	e026      	b.n	8003886 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	68d8      	ldr	r0, [r3, #12]
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003840:	461a      	mov	r2, r3
 8003842:	68b9      	ldr	r1, [r7, #8]
 8003844:	f002 f914 	bl	8005a70 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	68da      	ldr	r2, [r3, #12]
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003850:	425b      	negs	r3, r3
 8003852:	441a      	add	r2, r3
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	68da      	ldr	r2, [r3, #12]
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	429a      	cmp	r2, r3
 8003862:	d207      	bcs.n	8003874 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	689a      	ldr	r2, [r3, #8]
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800386c:	425b      	negs	r3, r3
 800386e:	441a      	add	r2, r3
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2b02      	cmp	r3, #2
 8003878:	d105      	bne.n	8003886 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d002      	beq.n	8003886 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003880:	693b      	ldr	r3, [r7, #16]
 8003882:	3b01      	subs	r3, #1
 8003884:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	1c5a      	adds	r2, r3, #1
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800388e:	697b      	ldr	r3, [r7, #20]
}
 8003890:	4618      	mov	r0, r3
 8003892:	3718      	adds	r7, #24
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}

08003898 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b082      	sub	sp, #8
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
 80038a0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d018      	beq.n	80038dc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	68da      	ldr	r2, [r3, #12]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038b2:	441a      	add	r2, r3
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	68da      	ldr	r2, [r3, #12]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	429a      	cmp	r2, r3
 80038c2:	d303      	bcc.n	80038cc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681a      	ldr	r2, [r3, #0]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	68d9      	ldr	r1, [r3, #12]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038d4:	461a      	mov	r2, r3
 80038d6:	6838      	ldr	r0, [r7, #0]
 80038d8:	f002 f8ca 	bl	8005a70 <memcpy>
	}
}
 80038dc:	bf00      	nop
 80038de:	3708      	adds	r7, #8
 80038e0:	46bd      	mov	sp, r7
 80038e2:	bd80      	pop	{r7, pc}

080038e4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b084      	sub	sp, #16
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80038ec:	f001 fc52 	bl	8005194 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80038f6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80038f8:	e011      	b.n	800391e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d012      	beq.n	8003928 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	3324      	adds	r3, #36	; 0x24
 8003906:	4618      	mov	r0, r3
 8003908:	f000 fd2a 	bl	8004360 <xTaskRemoveFromEventList>
 800390c:	4603      	mov	r3, r0
 800390e:	2b00      	cmp	r3, #0
 8003910:	d001      	beq.n	8003916 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003912:	f000 fe01 	bl	8004518 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003916:	7bfb      	ldrb	r3, [r7, #15]
 8003918:	3b01      	subs	r3, #1
 800391a:	b2db      	uxtb	r3, r3
 800391c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800391e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003922:	2b00      	cmp	r3, #0
 8003924:	dce9      	bgt.n	80038fa <prvUnlockQueue+0x16>
 8003926:	e000      	b.n	800392a <prvUnlockQueue+0x46>
					break;
 8003928:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	22ff      	movs	r2, #255	; 0xff
 800392e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003932:	f001 fc5f 	bl	80051f4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003936:	f001 fc2d 	bl	8005194 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003940:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003942:	e011      	b.n	8003968 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	691b      	ldr	r3, [r3, #16]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d012      	beq.n	8003972 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	3310      	adds	r3, #16
 8003950:	4618      	mov	r0, r3
 8003952:	f000 fd05 	bl	8004360 <xTaskRemoveFromEventList>
 8003956:	4603      	mov	r3, r0
 8003958:	2b00      	cmp	r3, #0
 800395a:	d001      	beq.n	8003960 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800395c:	f000 fddc 	bl	8004518 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003960:	7bbb      	ldrb	r3, [r7, #14]
 8003962:	3b01      	subs	r3, #1
 8003964:	b2db      	uxtb	r3, r3
 8003966:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003968:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800396c:	2b00      	cmp	r3, #0
 800396e:	dce9      	bgt.n	8003944 <prvUnlockQueue+0x60>
 8003970:	e000      	b.n	8003974 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003972:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	22ff      	movs	r2, #255	; 0xff
 8003978:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800397c:	f001 fc3a 	bl	80051f4 <vPortExitCritical>
}
 8003980:	bf00      	nop
 8003982:	3710      	adds	r7, #16
 8003984:	46bd      	mov	sp, r7
 8003986:	bd80      	pop	{r7, pc}

08003988 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b084      	sub	sp, #16
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003990:	f001 fc00 	bl	8005194 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003998:	2b00      	cmp	r3, #0
 800399a:	d102      	bne.n	80039a2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800399c:	2301      	movs	r3, #1
 800399e:	60fb      	str	r3, [r7, #12]
 80039a0:	e001      	b.n	80039a6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80039a2:	2300      	movs	r3, #0
 80039a4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80039a6:	f001 fc25 	bl	80051f4 <vPortExitCritical>

	return xReturn;
 80039aa:	68fb      	ldr	r3, [r7, #12]
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	3710      	adds	r7, #16
 80039b0:	46bd      	mov	sp, r7
 80039b2:	bd80      	pop	{r7, pc}

080039b4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b084      	sub	sp, #16
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80039bc:	f001 fbea 	bl	8005194 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039c8:	429a      	cmp	r2, r3
 80039ca:	d102      	bne.n	80039d2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80039cc:	2301      	movs	r3, #1
 80039ce:	60fb      	str	r3, [r7, #12]
 80039d0:	e001      	b.n	80039d6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80039d2:	2300      	movs	r3, #0
 80039d4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80039d6:	f001 fc0d 	bl	80051f4 <vPortExitCritical>

	return xReturn;
 80039da:	68fb      	ldr	r3, [r7, #12]
}
 80039dc:	4618      	mov	r0, r3
 80039de:	3710      	adds	r7, #16
 80039e0:	46bd      	mov	sp, r7
 80039e2:	bd80      	pop	{r7, pc}

080039e4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80039e4:	b480      	push	{r7}
 80039e6:	b085      	sub	sp, #20
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
 80039ec:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80039ee:	2300      	movs	r3, #0
 80039f0:	60fb      	str	r3, [r7, #12]
 80039f2:	e014      	b.n	8003a1e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80039f4:	4a0f      	ldr	r2, [pc, #60]	; (8003a34 <vQueueAddToRegistry+0x50>)
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d10b      	bne.n	8003a18 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003a00:	490c      	ldr	r1, [pc, #48]	; (8003a34 <vQueueAddToRegistry+0x50>)
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	683a      	ldr	r2, [r7, #0]
 8003a06:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003a0a:	4a0a      	ldr	r2, [pc, #40]	; (8003a34 <vQueueAddToRegistry+0x50>)
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	00db      	lsls	r3, r3, #3
 8003a10:	4413      	add	r3, r2
 8003a12:	687a      	ldr	r2, [r7, #4]
 8003a14:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003a16:	e006      	b.n	8003a26 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	3301      	adds	r3, #1
 8003a1c:	60fb      	str	r3, [r7, #12]
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2b07      	cmp	r3, #7
 8003a22:	d9e7      	bls.n	80039f4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003a24:	bf00      	nop
 8003a26:	bf00      	nop
 8003a28:	3714      	adds	r7, #20
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a30:	4770      	bx	lr
 8003a32:	bf00      	nop
 8003a34:	20001980 	.word	0x20001980

08003a38 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b086      	sub	sp, #24
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	60f8      	str	r0, [r7, #12]
 8003a40:	60b9      	str	r1, [r7, #8]
 8003a42:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003a48:	f001 fba4 	bl	8005194 <vPortEnterCritical>
 8003a4c:	697b      	ldr	r3, [r7, #20]
 8003a4e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003a52:	b25b      	sxtb	r3, r3
 8003a54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a58:	d103      	bne.n	8003a62 <vQueueWaitForMessageRestricted+0x2a>
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003a62:	697b      	ldr	r3, [r7, #20]
 8003a64:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003a68:	b25b      	sxtb	r3, r3
 8003a6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a6e:	d103      	bne.n	8003a78 <vQueueWaitForMessageRestricted+0x40>
 8003a70:	697b      	ldr	r3, [r7, #20]
 8003a72:	2200      	movs	r2, #0
 8003a74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003a78:	f001 fbbc 	bl	80051f4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003a7c:	697b      	ldr	r3, [r7, #20]
 8003a7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d106      	bne.n	8003a92 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003a84:	697b      	ldr	r3, [r7, #20]
 8003a86:	3324      	adds	r3, #36	; 0x24
 8003a88:	687a      	ldr	r2, [r7, #4]
 8003a8a:	68b9      	ldr	r1, [r7, #8]
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	f000 fc3b 	bl	8004308 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003a92:	6978      	ldr	r0, [r7, #20]
 8003a94:	f7ff ff26 	bl	80038e4 <prvUnlockQueue>
	}
 8003a98:	bf00      	nop
 8003a9a:	3718      	adds	r7, #24
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}

08003aa0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b08e      	sub	sp, #56	; 0x38
 8003aa4:	af04      	add	r7, sp, #16
 8003aa6:	60f8      	str	r0, [r7, #12]
 8003aa8:	60b9      	str	r1, [r7, #8]
 8003aaa:	607a      	str	r2, [r7, #4]
 8003aac:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003aae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d10a      	bne.n	8003aca <xTaskCreateStatic+0x2a>
	__asm volatile
 8003ab4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ab8:	f383 8811 	msr	BASEPRI, r3
 8003abc:	f3bf 8f6f 	isb	sy
 8003ac0:	f3bf 8f4f 	dsb	sy
 8003ac4:	623b      	str	r3, [r7, #32]
}
 8003ac6:	bf00      	nop
 8003ac8:	e7fe      	b.n	8003ac8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003aca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d10a      	bne.n	8003ae6 <xTaskCreateStatic+0x46>
	__asm volatile
 8003ad0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ad4:	f383 8811 	msr	BASEPRI, r3
 8003ad8:	f3bf 8f6f 	isb	sy
 8003adc:	f3bf 8f4f 	dsb	sy
 8003ae0:	61fb      	str	r3, [r7, #28]
}
 8003ae2:	bf00      	nop
 8003ae4:	e7fe      	b.n	8003ae4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003ae6:	235c      	movs	r3, #92	; 0x5c
 8003ae8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	2b5c      	cmp	r3, #92	; 0x5c
 8003aee:	d00a      	beq.n	8003b06 <xTaskCreateStatic+0x66>
	__asm volatile
 8003af0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003af4:	f383 8811 	msr	BASEPRI, r3
 8003af8:	f3bf 8f6f 	isb	sy
 8003afc:	f3bf 8f4f 	dsb	sy
 8003b00:	61bb      	str	r3, [r7, #24]
}
 8003b02:	bf00      	nop
 8003b04:	e7fe      	b.n	8003b04 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003b06:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003b08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d01e      	beq.n	8003b4c <xTaskCreateStatic+0xac>
 8003b0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d01b      	beq.n	8003b4c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003b14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b16:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b1a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003b1c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b20:	2202      	movs	r2, #2
 8003b22:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003b26:	2300      	movs	r3, #0
 8003b28:	9303      	str	r3, [sp, #12]
 8003b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b2c:	9302      	str	r3, [sp, #8]
 8003b2e:	f107 0314 	add.w	r3, r7, #20
 8003b32:	9301      	str	r3, [sp, #4]
 8003b34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b36:	9300      	str	r3, [sp, #0]
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	687a      	ldr	r2, [r7, #4]
 8003b3c:	68b9      	ldr	r1, [r7, #8]
 8003b3e:	68f8      	ldr	r0, [r7, #12]
 8003b40:	f000 f850 	bl	8003be4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003b44:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003b46:	f000 f8dd 	bl	8003d04 <prvAddNewTaskToReadyList>
 8003b4a:	e001      	b.n	8003b50 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003b50:	697b      	ldr	r3, [r7, #20]
	}
 8003b52:	4618      	mov	r0, r3
 8003b54:	3728      	adds	r7, #40	; 0x28
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd80      	pop	{r7, pc}

08003b5a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003b5a:	b580      	push	{r7, lr}
 8003b5c:	b08c      	sub	sp, #48	; 0x30
 8003b5e:	af04      	add	r7, sp, #16
 8003b60:	60f8      	str	r0, [r7, #12]
 8003b62:	60b9      	str	r1, [r7, #8]
 8003b64:	603b      	str	r3, [r7, #0]
 8003b66:	4613      	mov	r3, r2
 8003b68:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003b6a:	88fb      	ldrh	r3, [r7, #6]
 8003b6c:	009b      	lsls	r3, r3, #2
 8003b6e:	4618      	mov	r0, r3
 8003b70:	f001 fc32 	bl	80053d8 <pvPortMalloc>
 8003b74:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003b76:	697b      	ldr	r3, [r7, #20]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d00e      	beq.n	8003b9a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003b7c:	205c      	movs	r0, #92	; 0x5c
 8003b7e:	f001 fc2b 	bl	80053d8 <pvPortMalloc>
 8003b82:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003b84:	69fb      	ldr	r3, [r7, #28]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d003      	beq.n	8003b92 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003b8a:	69fb      	ldr	r3, [r7, #28]
 8003b8c:	697a      	ldr	r2, [r7, #20]
 8003b8e:	631a      	str	r2, [r3, #48]	; 0x30
 8003b90:	e005      	b.n	8003b9e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003b92:	6978      	ldr	r0, [r7, #20]
 8003b94:	f001 fcec 	bl	8005570 <vPortFree>
 8003b98:	e001      	b.n	8003b9e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003b9e:	69fb      	ldr	r3, [r7, #28]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d017      	beq.n	8003bd4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003ba4:	69fb      	ldr	r3, [r7, #28]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003bac:	88fa      	ldrh	r2, [r7, #6]
 8003bae:	2300      	movs	r3, #0
 8003bb0:	9303      	str	r3, [sp, #12]
 8003bb2:	69fb      	ldr	r3, [r7, #28]
 8003bb4:	9302      	str	r3, [sp, #8]
 8003bb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bb8:	9301      	str	r3, [sp, #4]
 8003bba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bbc:	9300      	str	r3, [sp, #0]
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	68b9      	ldr	r1, [r7, #8]
 8003bc2:	68f8      	ldr	r0, [r7, #12]
 8003bc4:	f000 f80e 	bl	8003be4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003bc8:	69f8      	ldr	r0, [r7, #28]
 8003bca:	f000 f89b 	bl	8003d04 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	61bb      	str	r3, [r7, #24]
 8003bd2:	e002      	b.n	8003bda <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003bd4:	f04f 33ff 	mov.w	r3, #4294967295
 8003bd8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003bda:	69bb      	ldr	r3, [r7, #24]
	}
 8003bdc:	4618      	mov	r0, r3
 8003bde:	3720      	adds	r7, #32
 8003be0:	46bd      	mov	sp, r7
 8003be2:	bd80      	pop	{r7, pc}

08003be4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b088      	sub	sp, #32
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	60f8      	str	r0, [r7, #12]
 8003bec:	60b9      	str	r1, [r7, #8]
 8003bee:	607a      	str	r2, [r7, #4]
 8003bf0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003bf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bf4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	009b      	lsls	r3, r3, #2
 8003bfa:	461a      	mov	r2, r3
 8003bfc:	21a5      	movs	r1, #165	; 0xa5
 8003bfe:	f001 ff45 	bl	8005a8c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003c02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003c0c:	3b01      	subs	r3, #1
 8003c0e:	009b      	lsls	r3, r3, #2
 8003c10:	4413      	add	r3, r2
 8003c12:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003c14:	69bb      	ldr	r3, [r7, #24]
 8003c16:	f023 0307 	bic.w	r3, r3, #7
 8003c1a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003c1c:	69bb      	ldr	r3, [r7, #24]
 8003c1e:	f003 0307 	and.w	r3, r3, #7
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d00a      	beq.n	8003c3c <prvInitialiseNewTask+0x58>
	__asm volatile
 8003c26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c2a:	f383 8811 	msr	BASEPRI, r3
 8003c2e:	f3bf 8f6f 	isb	sy
 8003c32:	f3bf 8f4f 	dsb	sy
 8003c36:	617b      	str	r3, [r7, #20]
}
 8003c38:	bf00      	nop
 8003c3a:	e7fe      	b.n	8003c3a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d01f      	beq.n	8003c82 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003c42:	2300      	movs	r3, #0
 8003c44:	61fb      	str	r3, [r7, #28]
 8003c46:	e012      	b.n	8003c6e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003c48:	68ba      	ldr	r2, [r7, #8]
 8003c4a:	69fb      	ldr	r3, [r7, #28]
 8003c4c:	4413      	add	r3, r2
 8003c4e:	7819      	ldrb	r1, [r3, #0]
 8003c50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003c52:	69fb      	ldr	r3, [r7, #28]
 8003c54:	4413      	add	r3, r2
 8003c56:	3334      	adds	r3, #52	; 0x34
 8003c58:	460a      	mov	r2, r1
 8003c5a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003c5c:	68ba      	ldr	r2, [r7, #8]
 8003c5e:	69fb      	ldr	r3, [r7, #28]
 8003c60:	4413      	add	r3, r2
 8003c62:	781b      	ldrb	r3, [r3, #0]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d006      	beq.n	8003c76 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003c68:	69fb      	ldr	r3, [r7, #28]
 8003c6a:	3301      	adds	r3, #1
 8003c6c:	61fb      	str	r3, [r7, #28]
 8003c6e:	69fb      	ldr	r3, [r7, #28]
 8003c70:	2b0f      	cmp	r3, #15
 8003c72:	d9e9      	bls.n	8003c48 <prvInitialiseNewTask+0x64>
 8003c74:	e000      	b.n	8003c78 <prvInitialiseNewTask+0x94>
			{
				break;
 8003c76:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003c78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003c80:	e003      	b.n	8003c8a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003c82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c84:	2200      	movs	r2, #0
 8003c86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003c8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c8c:	2b37      	cmp	r3, #55	; 0x37
 8003c8e:	d901      	bls.n	8003c94 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003c90:	2337      	movs	r3, #55	; 0x37
 8003c92:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003c94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c96:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c98:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003c9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c9c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c9e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003ca0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003ca6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ca8:	3304      	adds	r3, #4
 8003caa:	4618      	mov	r0, r3
 8003cac:	f7ff f978 	bl	8002fa0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003cb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cb2:	3318      	adds	r3, #24
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	f7ff f973 	bl	8002fa0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003cba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cbc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003cbe:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003cc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cc2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003cc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cc8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003cca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ccc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003cce:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003cd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003cd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cd8:	2200      	movs	r2, #0
 8003cda:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003cde:	683a      	ldr	r2, [r7, #0]
 8003ce0:	68f9      	ldr	r1, [r7, #12]
 8003ce2:	69b8      	ldr	r0, [r7, #24]
 8003ce4:	f001 f928 	bl	8004f38 <pxPortInitialiseStack>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cec:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003cee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d002      	beq.n	8003cfa <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003cf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cf6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003cf8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003cfa:	bf00      	nop
 8003cfc:	3720      	adds	r7, #32
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	bd80      	pop	{r7, pc}
	...

08003d04 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b082      	sub	sp, #8
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003d0c:	f001 fa42 	bl	8005194 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003d10:	4b2d      	ldr	r3, [pc, #180]	; (8003dc8 <prvAddNewTaskToReadyList+0xc4>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	3301      	adds	r3, #1
 8003d16:	4a2c      	ldr	r2, [pc, #176]	; (8003dc8 <prvAddNewTaskToReadyList+0xc4>)
 8003d18:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003d1a:	4b2c      	ldr	r3, [pc, #176]	; (8003dcc <prvAddNewTaskToReadyList+0xc8>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d109      	bne.n	8003d36 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003d22:	4a2a      	ldr	r2, [pc, #168]	; (8003dcc <prvAddNewTaskToReadyList+0xc8>)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003d28:	4b27      	ldr	r3, [pc, #156]	; (8003dc8 <prvAddNewTaskToReadyList+0xc4>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	2b01      	cmp	r3, #1
 8003d2e:	d110      	bne.n	8003d52 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003d30:	f000 fc16 	bl	8004560 <prvInitialiseTaskLists>
 8003d34:	e00d      	b.n	8003d52 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003d36:	4b26      	ldr	r3, [pc, #152]	; (8003dd0 <prvAddNewTaskToReadyList+0xcc>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d109      	bne.n	8003d52 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003d3e:	4b23      	ldr	r3, [pc, #140]	; (8003dcc <prvAddNewTaskToReadyList+0xc8>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d48:	429a      	cmp	r2, r3
 8003d4a:	d802      	bhi.n	8003d52 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003d4c:	4a1f      	ldr	r2, [pc, #124]	; (8003dcc <prvAddNewTaskToReadyList+0xc8>)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003d52:	4b20      	ldr	r3, [pc, #128]	; (8003dd4 <prvAddNewTaskToReadyList+0xd0>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	3301      	adds	r3, #1
 8003d58:	4a1e      	ldr	r2, [pc, #120]	; (8003dd4 <prvAddNewTaskToReadyList+0xd0>)
 8003d5a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003d5c:	4b1d      	ldr	r3, [pc, #116]	; (8003dd4 <prvAddNewTaskToReadyList+0xd0>)
 8003d5e:	681a      	ldr	r2, [r3, #0]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d68:	4b1b      	ldr	r3, [pc, #108]	; (8003dd8 <prvAddNewTaskToReadyList+0xd4>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	429a      	cmp	r2, r3
 8003d6e:	d903      	bls.n	8003d78 <prvAddNewTaskToReadyList+0x74>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d74:	4a18      	ldr	r2, [pc, #96]	; (8003dd8 <prvAddNewTaskToReadyList+0xd4>)
 8003d76:	6013      	str	r3, [r2, #0]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d7c:	4613      	mov	r3, r2
 8003d7e:	009b      	lsls	r3, r3, #2
 8003d80:	4413      	add	r3, r2
 8003d82:	009b      	lsls	r3, r3, #2
 8003d84:	4a15      	ldr	r2, [pc, #84]	; (8003ddc <prvAddNewTaskToReadyList+0xd8>)
 8003d86:	441a      	add	r2, r3
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	3304      	adds	r3, #4
 8003d8c:	4619      	mov	r1, r3
 8003d8e:	4610      	mov	r0, r2
 8003d90:	f7ff f913 	bl	8002fba <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003d94:	f001 fa2e 	bl	80051f4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003d98:	4b0d      	ldr	r3, [pc, #52]	; (8003dd0 <prvAddNewTaskToReadyList+0xcc>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d00e      	beq.n	8003dbe <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003da0:	4b0a      	ldr	r3, [pc, #40]	; (8003dcc <prvAddNewTaskToReadyList+0xc8>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003daa:	429a      	cmp	r2, r3
 8003dac:	d207      	bcs.n	8003dbe <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003dae:	4b0c      	ldr	r3, [pc, #48]	; (8003de0 <prvAddNewTaskToReadyList+0xdc>)
 8003db0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003db4:	601a      	str	r2, [r3, #0]
 8003db6:	f3bf 8f4f 	dsb	sy
 8003dba:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003dbe:	bf00      	nop
 8003dc0:	3708      	adds	r7, #8
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}
 8003dc6:	bf00      	nop
 8003dc8:	20000bc0 	.word	0x20000bc0
 8003dcc:	200006ec 	.word	0x200006ec
 8003dd0:	20000bcc 	.word	0x20000bcc
 8003dd4:	20000bdc 	.word	0x20000bdc
 8003dd8:	20000bc8 	.word	0x20000bc8
 8003ddc:	200006f0 	.word	0x200006f0
 8003de0:	e000ed04 	.word	0xe000ed04

08003de4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b084      	sub	sp, #16
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003dec:	2300      	movs	r3, #0
 8003dee:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d017      	beq.n	8003e26 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003df6:	4b13      	ldr	r3, [pc, #76]	; (8003e44 <vTaskDelay+0x60>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d00a      	beq.n	8003e14 <vTaskDelay+0x30>
	__asm volatile
 8003dfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e02:	f383 8811 	msr	BASEPRI, r3
 8003e06:	f3bf 8f6f 	isb	sy
 8003e0a:	f3bf 8f4f 	dsb	sy
 8003e0e:	60bb      	str	r3, [r7, #8]
}
 8003e10:	bf00      	nop
 8003e12:	e7fe      	b.n	8003e12 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003e14:	f000 f880 	bl	8003f18 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003e18:	2100      	movs	r1, #0
 8003e1a:	6878      	ldr	r0, [r7, #4]
 8003e1c:	f000 fcea 	bl	80047f4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003e20:	f000 f888 	bl	8003f34 <xTaskResumeAll>
 8003e24:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d107      	bne.n	8003e3c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8003e2c:	4b06      	ldr	r3, [pc, #24]	; (8003e48 <vTaskDelay+0x64>)
 8003e2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e32:	601a      	str	r2, [r3, #0]
 8003e34:	f3bf 8f4f 	dsb	sy
 8003e38:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003e3c:	bf00      	nop
 8003e3e:	3710      	adds	r7, #16
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bd80      	pop	{r7, pc}
 8003e44:	20000be8 	.word	0x20000be8
 8003e48:	e000ed04 	.word	0xe000ed04

08003e4c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b08a      	sub	sp, #40	; 0x28
 8003e50:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003e52:	2300      	movs	r3, #0
 8003e54:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003e56:	2300      	movs	r3, #0
 8003e58:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003e5a:	463a      	mov	r2, r7
 8003e5c:	1d39      	adds	r1, r7, #4
 8003e5e:	f107 0308 	add.w	r3, r7, #8
 8003e62:	4618      	mov	r0, r3
 8003e64:	f7ff f848 	bl	8002ef8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003e68:	6839      	ldr	r1, [r7, #0]
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	68ba      	ldr	r2, [r7, #8]
 8003e6e:	9202      	str	r2, [sp, #8]
 8003e70:	9301      	str	r3, [sp, #4]
 8003e72:	2300      	movs	r3, #0
 8003e74:	9300      	str	r3, [sp, #0]
 8003e76:	2300      	movs	r3, #0
 8003e78:	460a      	mov	r2, r1
 8003e7a:	4921      	ldr	r1, [pc, #132]	; (8003f00 <vTaskStartScheduler+0xb4>)
 8003e7c:	4821      	ldr	r0, [pc, #132]	; (8003f04 <vTaskStartScheduler+0xb8>)
 8003e7e:	f7ff fe0f 	bl	8003aa0 <xTaskCreateStatic>
 8003e82:	4603      	mov	r3, r0
 8003e84:	4a20      	ldr	r2, [pc, #128]	; (8003f08 <vTaskStartScheduler+0xbc>)
 8003e86:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003e88:	4b1f      	ldr	r3, [pc, #124]	; (8003f08 <vTaskStartScheduler+0xbc>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d002      	beq.n	8003e96 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003e90:	2301      	movs	r3, #1
 8003e92:	617b      	str	r3, [r7, #20]
 8003e94:	e001      	b.n	8003e9a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003e96:	2300      	movs	r3, #0
 8003e98:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	2b01      	cmp	r3, #1
 8003e9e:	d102      	bne.n	8003ea6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003ea0:	f000 fcfc 	bl	800489c <xTimerCreateTimerTask>
 8003ea4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	2b01      	cmp	r3, #1
 8003eaa:	d116      	bne.n	8003eda <vTaskStartScheduler+0x8e>
	__asm volatile
 8003eac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003eb0:	f383 8811 	msr	BASEPRI, r3
 8003eb4:	f3bf 8f6f 	isb	sy
 8003eb8:	f3bf 8f4f 	dsb	sy
 8003ebc:	613b      	str	r3, [r7, #16]
}
 8003ebe:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003ec0:	4b12      	ldr	r3, [pc, #72]	; (8003f0c <vTaskStartScheduler+0xc0>)
 8003ec2:	f04f 32ff 	mov.w	r2, #4294967295
 8003ec6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003ec8:	4b11      	ldr	r3, [pc, #68]	; (8003f10 <vTaskStartScheduler+0xc4>)
 8003eca:	2201      	movs	r2, #1
 8003ecc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003ece:	4b11      	ldr	r3, [pc, #68]	; (8003f14 <vTaskStartScheduler+0xc8>)
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003ed4:	f001 f8bc 	bl	8005050 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003ed8:	e00e      	b.n	8003ef8 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003eda:	697b      	ldr	r3, [r7, #20]
 8003edc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ee0:	d10a      	bne.n	8003ef8 <vTaskStartScheduler+0xac>
	__asm volatile
 8003ee2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ee6:	f383 8811 	msr	BASEPRI, r3
 8003eea:	f3bf 8f6f 	isb	sy
 8003eee:	f3bf 8f4f 	dsb	sy
 8003ef2:	60fb      	str	r3, [r7, #12]
}
 8003ef4:	bf00      	nop
 8003ef6:	e7fe      	b.n	8003ef6 <vTaskStartScheduler+0xaa>
}
 8003ef8:	bf00      	nop
 8003efa:	3718      	adds	r7, #24
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bd80      	pop	{r7, pc}
 8003f00:	08005ac8 	.word	0x08005ac8
 8003f04:	08004531 	.word	0x08004531
 8003f08:	20000be4 	.word	0x20000be4
 8003f0c:	20000be0 	.word	0x20000be0
 8003f10:	20000bcc 	.word	0x20000bcc
 8003f14:	20000bc4 	.word	0x20000bc4

08003f18 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003f18:	b480      	push	{r7}
 8003f1a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003f1c:	4b04      	ldr	r3, [pc, #16]	; (8003f30 <vTaskSuspendAll+0x18>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	3301      	adds	r3, #1
 8003f22:	4a03      	ldr	r2, [pc, #12]	; (8003f30 <vTaskSuspendAll+0x18>)
 8003f24:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003f26:	bf00      	nop
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2e:	4770      	bx	lr
 8003f30:	20000be8 	.word	0x20000be8

08003f34 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b084      	sub	sp, #16
 8003f38:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003f42:	4b42      	ldr	r3, [pc, #264]	; (800404c <xTaskResumeAll+0x118>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d10a      	bne.n	8003f60 <xTaskResumeAll+0x2c>
	__asm volatile
 8003f4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f4e:	f383 8811 	msr	BASEPRI, r3
 8003f52:	f3bf 8f6f 	isb	sy
 8003f56:	f3bf 8f4f 	dsb	sy
 8003f5a:	603b      	str	r3, [r7, #0]
}
 8003f5c:	bf00      	nop
 8003f5e:	e7fe      	b.n	8003f5e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003f60:	f001 f918 	bl	8005194 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003f64:	4b39      	ldr	r3, [pc, #228]	; (800404c <xTaskResumeAll+0x118>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	3b01      	subs	r3, #1
 8003f6a:	4a38      	ldr	r2, [pc, #224]	; (800404c <xTaskResumeAll+0x118>)
 8003f6c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f6e:	4b37      	ldr	r3, [pc, #220]	; (800404c <xTaskResumeAll+0x118>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d162      	bne.n	800403c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003f76:	4b36      	ldr	r3, [pc, #216]	; (8004050 <xTaskResumeAll+0x11c>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d05e      	beq.n	800403c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003f7e:	e02f      	b.n	8003fe0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f80:	4b34      	ldr	r3, [pc, #208]	; (8004054 <xTaskResumeAll+0x120>)
 8003f82:	68db      	ldr	r3, [r3, #12]
 8003f84:	68db      	ldr	r3, [r3, #12]
 8003f86:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	3318      	adds	r3, #24
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	f7ff f871 	bl	8003074 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	3304      	adds	r3, #4
 8003f96:	4618      	mov	r0, r3
 8003f98:	f7ff f86c 	bl	8003074 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fa0:	4b2d      	ldr	r3, [pc, #180]	; (8004058 <xTaskResumeAll+0x124>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	429a      	cmp	r2, r3
 8003fa6:	d903      	bls.n	8003fb0 <xTaskResumeAll+0x7c>
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fac:	4a2a      	ldr	r2, [pc, #168]	; (8004058 <xTaskResumeAll+0x124>)
 8003fae:	6013      	str	r3, [r2, #0]
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fb4:	4613      	mov	r3, r2
 8003fb6:	009b      	lsls	r3, r3, #2
 8003fb8:	4413      	add	r3, r2
 8003fba:	009b      	lsls	r3, r3, #2
 8003fbc:	4a27      	ldr	r2, [pc, #156]	; (800405c <xTaskResumeAll+0x128>)
 8003fbe:	441a      	add	r2, r3
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	3304      	adds	r3, #4
 8003fc4:	4619      	mov	r1, r3
 8003fc6:	4610      	mov	r0, r2
 8003fc8:	f7fe fff7 	bl	8002fba <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fd0:	4b23      	ldr	r3, [pc, #140]	; (8004060 <xTaskResumeAll+0x12c>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fd6:	429a      	cmp	r2, r3
 8003fd8:	d302      	bcc.n	8003fe0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8003fda:	4b22      	ldr	r3, [pc, #136]	; (8004064 <xTaskResumeAll+0x130>)
 8003fdc:	2201      	movs	r2, #1
 8003fde:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003fe0:	4b1c      	ldr	r3, [pc, #112]	; (8004054 <xTaskResumeAll+0x120>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d1cb      	bne.n	8003f80 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d001      	beq.n	8003ff2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003fee:	f000 fb55 	bl	800469c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003ff2:	4b1d      	ldr	r3, [pc, #116]	; (8004068 <xTaskResumeAll+0x134>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d010      	beq.n	8004020 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003ffe:	f000 f847 	bl	8004090 <xTaskIncrementTick>
 8004002:	4603      	mov	r3, r0
 8004004:	2b00      	cmp	r3, #0
 8004006:	d002      	beq.n	800400e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8004008:	4b16      	ldr	r3, [pc, #88]	; (8004064 <xTaskResumeAll+0x130>)
 800400a:	2201      	movs	r2, #1
 800400c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	3b01      	subs	r3, #1
 8004012:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d1f1      	bne.n	8003ffe <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800401a:	4b13      	ldr	r3, [pc, #76]	; (8004068 <xTaskResumeAll+0x134>)
 800401c:	2200      	movs	r2, #0
 800401e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004020:	4b10      	ldr	r3, [pc, #64]	; (8004064 <xTaskResumeAll+0x130>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d009      	beq.n	800403c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004028:	2301      	movs	r3, #1
 800402a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800402c:	4b0f      	ldr	r3, [pc, #60]	; (800406c <xTaskResumeAll+0x138>)
 800402e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004032:	601a      	str	r2, [r3, #0]
 8004034:	f3bf 8f4f 	dsb	sy
 8004038:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800403c:	f001 f8da 	bl	80051f4 <vPortExitCritical>

	return xAlreadyYielded;
 8004040:	68bb      	ldr	r3, [r7, #8]
}
 8004042:	4618      	mov	r0, r3
 8004044:	3710      	adds	r7, #16
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}
 800404a:	bf00      	nop
 800404c:	20000be8 	.word	0x20000be8
 8004050:	20000bc0 	.word	0x20000bc0
 8004054:	20000b80 	.word	0x20000b80
 8004058:	20000bc8 	.word	0x20000bc8
 800405c:	200006f0 	.word	0x200006f0
 8004060:	200006ec 	.word	0x200006ec
 8004064:	20000bd4 	.word	0x20000bd4
 8004068:	20000bd0 	.word	0x20000bd0
 800406c:	e000ed04 	.word	0xe000ed04

08004070 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004070:	b480      	push	{r7}
 8004072:	b083      	sub	sp, #12
 8004074:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004076:	4b05      	ldr	r3, [pc, #20]	; (800408c <xTaskGetTickCount+0x1c>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800407c:	687b      	ldr	r3, [r7, #4]
}
 800407e:	4618      	mov	r0, r3
 8004080:	370c      	adds	r7, #12
 8004082:	46bd      	mov	sp, r7
 8004084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004088:	4770      	bx	lr
 800408a:	bf00      	nop
 800408c:	20000bc4 	.word	0x20000bc4

08004090 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b086      	sub	sp, #24
 8004094:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004096:	2300      	movs	r3, #0
 8004098:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800409a:	4b4f      	ldr	r3, [pc, #316]	; (80041d8 <xTaskIncrementTick+0x148>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	f040 808f 	bne.w	80041c2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80040a4:	4b4d      	ldr	r3, [pc, #308]	; (80041dc <xTaskIncrementTick+0x14c>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	3301      	adds	r3, #1
 80040aa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80040ac:	4a4b      	ldr	r2, [pc, #300]	; (80041dc <xTaskIncrementTick+0x14c>)
 80040ae:	693b      	ldr	r3, [r7, #16]
 80040b0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d120      	bne.n	80040fa <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80040b8:	4b49      	ldr	r3, [pc, #292]	; (80041e0 <xTaskIncrementTick+0x150>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d00a      	beq.n	80040d8 <xTaskIncrementTick+0x48>
	__asm volatile
 80040c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040c6:	f383 8811 	msr	BASEPRI, r3
 80040ca:	f3bf 8f6f 	isb	sy
 80040ce:	f3bf 8f4f 	dsb	sy
 80040d2:	603b      	str	r3, [r7, #0]
}
 80040d4:	bf00      	nop
 80040d6:	e7fe      	b.n	80040d6 <xTaskIncrementTick+0x46>
 80040d8:	4b41      	ldr	r3, [pc, #260]	; (80041e0 <xTaskIncrementTick+0x150>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	60fb      	str	r3, [r7, #12]
 80040de:	4b41      	ldr	r3, [pc, #260]	; (80041e4 <xTaskIncrementTick+0x154>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a3f      	ldr	r2, [pc, #252]	; (80041e0 <xTaskIncrementTick+0x150>)
 80040e4:	6013      	str	r3, [r2, #0]
 80040e6:	4a3f      	ldr	r2, [pc, #252]	; (80041e4 <xTaskIncrementTick+0x154>)
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	6013      	str	r3, [r2, #0]
 80040ec:	4b3e      	ldr	r3, [pc, #248]	; (80041e8 <xTaskIncrementTick+0x158>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	3301      	adds	r3, #1
 80040f2:	4a3d      	ldr	r2, [pc, #244]	; (80041e8 <xTaskIncrementTick+0x158>)
 80040f4:	6013      	str	r3, [r2, #0]
 80040f6:	f000 fad1 	bl	800469c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80040fa:	4b3c      	ldr	r3, [pc, #240]	; (80041ec <xTaskIncrementTick+0x15c>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	693a      	ldr	r2, [r7, #16]
 8004100:	429a      	cmp	r2, r3
 8004102:	d349      	bcc.n	8004198 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004104:	4b36      	ldr	r3, [pc, #216]	; (80041e0 <xTaskIncrementTick+0x150>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d104      	bne.n	8004118 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800410e:	4b37      	ldr	r3, [pc, #220]	; (80041ec <xTaskIncrementTick+0x15c>)
 8004110:	f04f 32ff 	mov.w	r2, #4294967295
 8004114:	601a      	str	r2, [r3, #0]
					break;
 8004116:	e03f      	b.n	8004198 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004118:	4b31      	ldr	r3, [pc, #196]	; (80041e0 <xTaskIncrementTick+0x150>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	68db      	ldr	r3, [r3, #12]
 800411e:	68db      	ldr	r3, [r3, #12]
 8004120:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004122:	68bb      	ldr	r3, [r7, #8]
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004128:	693a      	ldr	r2, [r7, #16]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	429a      	cmp	r2, r3
 800412e:	d203      	bcs.n	8004138 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004130:	4a2e      	ldr	r2, [pc, #184]	; (80041ec <xTaskIncrementTick+0x15c>)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004136:	e02f      	b.n	8004198 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	3304      	adds	r3, #4
 800413c:	4618      	mov	r0, r3
 800413e:	f7fe ff99 	bl	8003074 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004146:	2b00      	cmp	r3, #0
 8004148:	d004      	beq.n	8004154 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800414a:	68bb      	ldr	r3, [r7, #8]
 800414c:	3318      	adds	r3, #24
 800414e:	4618      	mov	r0, r3
 8004150:	f7fe ff90 	bl	8003074 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004158:	4b25      	ldr	r3, [pc, #148]	; (80041f0 <xTaskIncrementTick+0x160>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	429a      	cmp	r2, r3
 800415e:	d903      	bls.n	8004168 <xTaskIncrementTick+0xd8>
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004164:	4a22      	ldr	r2, [pc, #136]	; (80041f0 <xTaskIncrementTick+0x160>)
 8004166:	6013      	str	r3, [r2, #0]
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800416c:	4613      	mov	r3, r2
 800416e:	009b      	lsls	r3, r3, #2
 8004170:	4413      	add	r3, r2
 8004172:	009b      	lsls	r3, r3, #2
 8004174:	4a1f      	ldr	r2, [pc, #124]	; (80041f4 <xTaskIncrementTick+0x164>)
 8004176:	441a      	add	r2, r3
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	3304      	adds	r3, #4
 800417c:	4619      	mov	r1, r3
 800417e:	4610      	mov	r0, r2
 8004180:	f7fe ff1b 	bl	8002fba <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004184:	68bb      	ldr	r3, [r7, #8]
 8004186:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004188:	4b1b      	ldr	r3, [pc, #108]	; (80041f8 <xTaskIncrementTick+0x168>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800418e:	429a      	cmp	r2, r3
 8004190:	d3b8      	bcc.n	8004104 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8004192:	2301      	movs	r3, #1
 8004194:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004196:	e7b5      	b.n	8004104 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004198:	4b17      	ldr	r3, [pc, #92]	; (80041f8 <xTaskIncrementTick+0x168>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800419e:	4915      	ldr	r1, [pc, #84]	; (80041f4 <xTaskIncrementTick+0x164>)
 80041a0:	4613      	mov	r3, r2
 80041a2:	009b      	lsls	r3, r3, #2
 80041a4:	4413      	add	r3, r2
 80041a6:	009b      	lsls	r3, r3, #2
 80041a8:	440b      	add	r3, r1
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	2b01      	cmp	r3, #1
 80041ae:	d901      	bls.n	80041b4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80041b0:	2301      	movs	r3, #1
 80041b2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80041b4:	4b11      	ldr	r3, [pc, #68]	; (80041fc <xTaskIncrementTick+0x16c>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d007      	beq.n	80041cc <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80041bc:	2301      	movs	r3, #1
 80041be:	617b      	str	r3, [r7, #20]
 80041c0:	e004      	b.n	80041cc <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80041c2:	4b0f      	ldr	r3, [pc, #60]	; (8004200 <xTaskIncrementTick+0x170>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	3301      	adds	r3, #1
 80041c8:	4a0d      	ldr	r2, [pc, #52]	; (8004200 <xTaskIncrementTick+0x170>)
 80041ca:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80041cc:	697b      	ldr	r3, [r7, #20]
}
 80041ce:	4618      	mov	r0, r3
 80041d0:	3718      	adds	r7, #24
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd80      	pop	{r7, pc}
 80041d6:	bf00      	nop
 80041d8:	20000be8 	.word	0x20000be8
 80041dc:	20000bc4 	.word	0x20000bc4
 80041e0:	20000b78 	.word	0x20000b78
 80041e4:	20000b7c 	.word	0x20000b7c
 80041e8:	20000bd8 	.word	0x20000bd8
 80041ec:	20000be0 	.word	0x20000be0
 80041f0:	20000bc8 	.word	0x20000bc8
 80041f4:	200006f0 	.word	0x200006f0
 80041f8:	200006ec 	.word	0x200006ec
 80041fc:	20000bd4 	.word	0x20000bd4
 8004200:	20000bd0 	.word	0x20000bd0

08004204 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004204:	b480      	push	{r7}
 8004206:	b085      	sub	sp, #20
 8004208:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800420a:	4b28      	ldr	r3, [pc, #160]	; (80042ac <vTaskSwitchContext+0xa8>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d003      	beq.n	800421a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004212:	4b27      	ldr	r3, [pc, #156]	; (80042b0 <vTaskSwitchContext+0xac>)
 8004214:	2201      	movs	r2, #1
 8004216:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004218:	e041      	b.n	800429e <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800421a:	4b25      	ldr	r3, [pc, #148]	; (80042b0 <vTaskSwitchContext+0xac>)
 800421c:	2200      	movs	r2, #0
 800421e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004220:	4b24      	ldr	r3, [pc, #144]	; (80042b4 <vTaskSwitchContext+0xb0>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	60fb      	str	r3, [r7, #12]
 8004226:	e010      	b.n	800424a <vTaskSwitchContext+0x46>
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d10a      	bne.n	8004244 <vTaskSwitchContext+0x40>
	__asm volatile
 800422e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004232:	f383 8811 	msr	BASEPRI, r3
 8004236:	f3bf 8f6f 	isb	sy
 800423a:	f3bf 8f4f 	dsb	sy
 800423e:	607b      	str	r3, [r7, #4]
}
 8004240:	bf00      	nop
 8004242:	e7fe      	b.n	8004242 <vTaskSwitchContext+0x3e>
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	3b01      	subs	r3, #1
 8004248:	60fb      	str	r3, [r7, #12]
 800424a:	491b      	ldr	r1, [pc, #108]	; (80042b8 <vTaskSwitchContext+0xb4>)
 800424c:	68fa      	ldr	r2, [r7, #12]
 800424e:	4613      	mov	r3, r2
 8004250:	009b      	lsls	r3, r3, #2
 8004252:	4413      	add	r3, r2
 8004254:	009b      	lsls	r3, r3, #2
 8004256:	440b      	add	r3, r1
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d0e4      	beq.n	8004228 <vTaskSwitchContext+0x24>
 800425e:	68fa      	ldr	r2, [r7, #12]
 8004260:	4613      	mov	r3, r2
 8004262:	009b      	lsls	r3, r3, #2
 8004264:	4413      	add	r3, r2
 8004266:	009b      	lsls	r3, r3, #2
 8004268:	4a13      	ldr	r2, [pc, #76]	; (80042b8 <vTaskSwitchContext+0xb4>)
 800426a:	4413      	add	r3, r2
 800426c:	60bb      	str	r3, [r7, #8]
 800426e:	68bb      	ldr	r3, [r7, #8]
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	685a      	ldr	r2, [r3, #4]
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	605a      	str	r2, [r3, #4]
 8004278:	68bb      	ldr	r3, [r7, #8]
 800427a:	685a      	ldr	r2, [r3, #4]
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	3308      	adds	r3, #8
 8004280:	429a      	cmp	r2, r3
 8004282:	d104      	bne.n	800428e <vTaskSwitchContext+0x8a>
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	685a      	ldr	r2, [r3, #4]
 800428a:	68bb      	ldr	r3, [r7, #8]
 800428c:	605a      	str	r2, [r3, #4]
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	68db      	ldr	r3, [r3, #12]
 8004294:	4a09      	ldr	r2, [pc, #36]	; (80042bc <vTaskSwitchContext+0xb8>)
 8004296:	6013      	str	r3, [r2, #0]
 8004298:	4a06      	ldr	r2, [pc, #24]	; (80042b4 <vTaskSwitchContext+0xb0>)
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	6013      	str	r3, [r2, #0]
}
 800429e:	bf00      	nop
 80042a0:	3714      	adds	r7, #20
 80042a2:	46bd      	mov	sp, r7
 80042a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a8:	4770      	bx	lr
 80042aa:	bf00      	nop
 80042ac:	20000be8 	.word	0x20000be8
 80042b0:	20000bd4 	.word	0x20000bd4
 80042b4:	20000bc8 	.word	0x20000bc8
 80042b8:	200006f0 	.word	0x200006f0
 80042bc:	200006ec 	.word	0x200006ec

080042c0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b084      	sub	sp, #16
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]
 80042c8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d10a      	bne.n	80042e6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80042d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042d4:	f383 8811 	msr	BASEPRI, r3
 80042d8:	f3bf 8f6f 	isb	sy
 80042dc:	f3bf 8f4f 	dsb	sy
 80042e0:	60fb      	str	r3, [r7, #12]
}
 80042e2:	bf00      	nop
 80042e4:	e7fe      	b.n	80042e4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80042e6:	4b07      	ldr	r3, [pc, #28]	; (8004304 <vTaskPlaceOnEventList+0x44>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	3318      	adds	r3, #24
 80042ec:	4619      	mov	r1, r3
 80042ee:	6878      	ldr	r0, [r7, #4]
 80042f0:	f7fe fe87 	bl	8003002 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80042f4:	2101      	movs	r1, #1
 80042f6:	6838      	ldr	r0, [r7, #0]
 80042f8:	f000 fa7c 	bl	80047f4 <prvAddCurrentTaskToDelayedList>
}
 80042fc:	bf00      	nop
 80042fe:	3710      	adds	r7, #16
 8004300:	46bd      	mov	sp, r7
 8004302:	bd80      	pop	{r7, pc}
 8004304:	200006ec 	.word	0x200006ec

08004308 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004308:	b580      	push	{r7, lr}
 800430a:	b086      	sub	sp, #24
 800430c:	af00      	add	r7, sp, #0
 800430e:	60f8      	str	r0, [r7, #12]
 8004310:	60b9      	str	r1, [r7, #8]
 8004312:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d10a      	bne.n	8004330 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800431a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800431e:	f383 8811 	msr	BASEPRI, r3
 8004322:	f3bf 8f6f 	isb	sy
 8004326:	f3bf 8f4f 	dsb	sy
 800432a:	617b      	str	r3, [r7, #20]
}
 800432c:	bf00      	nop
 800432e:	e7fe      	b.n	800432e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004330:	4b0a      	ldr	r3, [pc, #40]	; (800435c <vTaskPlaceOnEventListRestricted+0x54>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	3318      	adds	r3, #24
 8004336:	4619      	mov	r1, r3
 8004338:	68f8      	ldr	r0, [r7, #12]
 800433a:	f7fe fe3e 	bl	8002fba <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d002      	beq.n	800434a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8004344:	f04f 33ff 	mov.w	r3, #4294967295
 8004348:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800434a:	6879      	ldr	r1, [r7, #4]
 800434c:	68b8      	ldr	r0, [r7, #8]
 800434e:	f000 fa51 	bl	80047f4 <prvAddCurrentTaskToDelayedList>
	}
 8004352:	bf00      	nop
 8004354:	3718      	adds	r7, #24
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}
 800435a:	bf00      	nop
 800435c:	200006ec 	.word	0x200006ec

08004360 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b086      	sub	sp, #24
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	68db      	ldr	r3, [r3, #12]
 800436c:	68db      	ldr	r3, [r3, #12]
 800436e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d10a      	bne.n	800438c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8004376:	f04f 0350 	mov.w	r3, #80	; 0x50
 800437a:	f383 8811 	msr	BASEPRI, r3
 800437e:	f3bf 8f6f 	isb	sy
 8004382:	f3bf 8f4f 	dsb	sy
 8004386:	60fb      	str	r3, [r7, #12]
}
 8004388:	bf00      	nop
 800438a:	e7fe      	b.n	800438a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	3318      	adds	r3, #24
 8004390:	4618      	mov	r0, r3
 8004392:	f7fe fe6f 	bl	8003074 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004396:	4b1e      	ldr	r3, [pc, #120]	; (8004410 <xTaskRemoveFromEventList+0xb0>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d11d      	bne.n	80043da <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800439e:	693b      	ldr	r3, [r7, #16]
 80043a0:	3304      	adds	r3, #4
 80043a2:	4618      	mov	r0, r3
 80043a4:	f7fe fe66 	bl	8003074 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80043a8:	693b      	ldr	r3, [r7, #16]
 80043aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043ac:	4b19      	ldr	r3, [pc, #100]	; (8004414 <xTaskRemoveFromEventList+0xb4>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	429a      	cmp	r2, r3
 80043b2:	d903      	bls.n	80043bc <xTaskRemoveFromEventList+0x5c>
 80043b4:	693b      	ldr	r3, [r7, #16]
 80043b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043b8:	4a16      	ldr	r2, [pc, #88]	; (8004414 <xTaskRemoveFromEventList+0xb4>)
 80043ba:	6013      	str	r3, [r2, #0]
 80043bc:	693b      	ldr	r3, [r7, #16]
 80043be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043c0:	4613      	mov	r3, r2
 80043c2:	009b      	lsls	r3, r3, #2
 80043c4:	4413      	add	r3, r2
 80043c6:	009b      	lsls	r3, r3, #2
 80043c8:	4a13      	ldr	r2, [pc, #76]	; (8004418 <xTaskRemoveFromEventList+0xb8>)
 80043ca:	441a      	add	r2, r3
 80043cc:	693b      	ldr	r3, [r7, #16]
 80043ce:	3304      	adds	r3, #4
 80043d0:	4619      	mov	r1, r3
 80043d2:	4610      	mov	r0, r2
 80043d4:	f7fe fdf1 	bl	8002fba <vListInsertEnd>
 80043d8:	e005      	b.n	80043e6 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	3318      	adds	r3, #24
 80043de:	4619      	mov	r1, r3
 80043e0:	480e      	ldr	r0, [pc, #56]	; (800441c <xTaskRemoveFromEventList+0xbc>)
 80043e2:	f7fe fdea 	bl	8002fba <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043ea:	4b0d      	ldr	r3, [pc, #52]	; (8004420 <xTaskRemoveFromEventList+0xc0>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043f0:	429a      	cmp	r2, r3
 80043f2:	d905      	bls.n	8004400 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80043f4:	2301      	movs	r3, #1
 80043f6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80043f8:	4b0a      	ldr	r3, [pc, #40]	; (8004424 <xTaskRemoveFromEventList+0xc4>)
 80043fa:	2201      	movs	r2, #1
 80043fc:	601a      	str	r2, [r3, #0]
 80043fe:	e001      	b.n	8004404 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8004400:	2300      	movs	r3, #0
 8004402:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004404:	697b      	ldr	r3, [r7, #20]
}
 8004406:	4618      	mov	r0, r3
 8004408:	3718      	adds	r7, #24
 800440a:	46bd      	mov	sp, r7
 800440c:	bd80      	pop	{r7, pc}
 800440e:	bf00      	nop
 8004410:	20000be8 	.word	0x20000be8
 8004414:	20000bc8 	.word	0x20000bc8
 8004418:	200006f0 	.word	0x200006f0
 800441c:	20000b80 	.word	0x20000b80
 8004420:	200006ec 	.word	0x200006ec
 8004424:	20000bd4 	.word	0x20000bd4

08004428 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004428:	b480      	push	{r7}
 800442a:	b083      	sub	sp, #12
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004430:	4b06      	ldr	r3, [pc, #24]	; (800444c <vTaskInternalSetTimeOutState+0x24>)
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004438:	4b05      	ldr	r3, [pc, #20]	; (8004450 <vTaskInternalSetTimeOutState+0x28>)
 800443a:	681a      	ldr	r2, [r3, #0]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	605a      	str	r2, [r3, #4]
}
 8004440:	bf00      	nop
 8004442:	370c      	adds	r7, #12
 8004444:	46bd      	mov	sp, r7
 8004446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444a:	4770      	bx	lr
 800444c:	20000bd8 	.word	0x20000bd8
 8004450:	20000bc4 	.word	0x20000bc4

08004454 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b088      	sub	sp, #32
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
 800445c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d10a      	bne.n	800447a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8004464:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004468:	f383 8811 	msr	BASEPRI, r3
 800446c:	f3bf 8f6f 	isb	sy
 8004470:	f3bf 8f4f 	dsb	sy
 8004474:	613b      	str	r3, [r7, #16]
}
 8004476:	bf00      	nop
 8004478:	e7fe      	b.n	8004478 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d10a      	bne.n	8004496 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8004480:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004484:	f383 8811 	msr	BASEPRI, r3
 8004488:	f3bf 8f6f 	isb	sy
 800448c:	f3bf 8f4f 	dsb	sy
 8004490:	60fb      	str	r3, [r7, #12]
}
 8004492:	bf00      	nop
 8004494:	e7fe      	b.n	8004494 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8004496:	f000 fe7d 	bl	8005194 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800449a:	4b1d      	ldr	r3, [pc, #116]	; (8004510 <xTaskCheckForTimeOut+0xbc>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	69ba      	ldr	r2, [r7, #24]
 80044a6:	1ad3      	subs	r3, r2, r3
 80044a8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044b2:	d102      	bne.n	80044ba <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80044b4:	2300      	movs	r3, #0
 80044b6:	61fb      	str	r3, [r7, #28]
 80044b8:	e023      	b.n	8004502 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681a      	ldr	r2, [r3, #0]
 80044be:	4b15      	ldr	r3, [pc, #84]	; (8004514 <xTaskCheckForTimeOut+0xc0>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	429a      	cmp	r2, r3
 80044c4:	d007      	beq.n	80044d6 <xTaskCheckForTimeOut+0x82>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	69ba      	ldr	r2, [r7, #24]
 80044cc:	429a      	cmp	r2, r3
 80044ce:	d302      	bcc.n	80044d6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80044d0:	2301      	movs	r3, #1
 80044d2:	61fb      	str	r3, [r7, #28]
 80044d4:	e015      	b.n	8004502 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	697a      	ldr	r2, [r7, #20]
 80044dc:	429a      	cmp	r2, r3
 80044de:	d20b      	bcs.n	80044f8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	681a      	ldr	r2, [r3, #0]
 80044e4:	697b      	ldr	r3, [r7, #20]
 80044e6:	1ad2      	subs	r2, r2, r3
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80044ec:	6878      	ldr	r0, [r7, #4]
 80044ee:	f7ff ff9b 	bl	8004428 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80044f2:	2300      	movs	r3, #0
 80044f4:	61fb      	str	r3, [r7, #28]
 80044f6:	e004      	b.n	8004502 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	2200      	movs	r2, #0
 80044fc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80044fe:	2301      	movs	r3, #1
 8004500:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004502:	f000 fe77 	bl	80051f4 <vPortExitCritical>

	return xReturn;
 8004506:	69fb      	ldr	r3, [r7, #28]
}
 8004508:	4618      	mov	r0, r3
 800450a:	3720      	adds	r7, #32
 800450c:	46bd      	mov	sp, r7
 800450e:	bd80      	pop	{r7, pc}
 8004510:	20000bc4 	.word	0x20000bc4
 8004514:	20000bd8 	.word	0x20000bd8

08004518 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004518:	b480      	push	{r7}
 800451a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800451c:	4b03      	ldr	r3, [pc, #12]	; (800452c <vTaskMissedYield+0x14>)
 800451e:	2201      	movs	r2, #1
 8004520:	601a      	str	r2, [r3, #0]
}
 8004522:	bf00      	nop
 8004524:	46bd      	mov	sp, r7
 8004526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452a:	4770      	bx	lr
 800452c:	20000bd4 	.word	0x20000bd4

08004530 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b082      	sub	sp, #8
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004538:	f000 f852 	bl	80045e0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800453c:	4b06      	ldr	r3, [pc, #24]	; (8004558 <prvIdleTask+0x28>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	2b01      	cmp	r3, #1
 8004542:	d9f9      	bls.n	8004538 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004544:	4b05      	ldr	r3, [pc, #20]	; (800455c <prvIdleTask+0x2c>)
 8004546:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800454a:	601a      	str	r2, [r3, #0]
 800454c:	f3bf 8f4f 	dsb	sy
 8004550:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004554:	e7f0      	b.n	8004538 <prvIdleTask+0x8>
 8004556:	bf00      	nop
 8004558:	200006f0 	.word	0x200006f0
 800455c:	e000ed04 	.word	0xe000ed04

08004560 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b082      	sub	sp, #8
 8004564:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004566:	2300      	movs	r3, #0
 8004568:	607b      	str	r3, [r7, #4]
 800456a:	e00c      	b.n	8004586 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800456c:	687a      	ldr	r2, [r7, #4]
 800456e:	4613      	mov	r3, r2
 8004570:	009b      	lsls	r3, r3, #2
 8004572:	4413      	add	r3, r2
 8004574:	009b      	lsls	r3, r3, #2
 8004576:	4a12      	ldr	r2, [pc, #72]	; (80045c0 <prvInitialiseTaskLists+0x60>)
 8004578:	4413      	add	r3, r2
 800457a:	4618      	mov	r0, r3
 800457c:	f7fe fcf0 	bl	8002f60 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	3301      	adds	r3, #1
 8004584:	607b      	str	r3, [r7, #4]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2b37      	cmp	r3, #55	; 0x37
 800458a:	d9ef      	bls.n	800456c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800458c:	480d      	ldr	r0, [pc, #52]	; (80045c4 <prvInitialiseTaskLists+0x64>)
 800458e:	f7fe fce7 	bl	8002f60 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004592:	480d      	ldr	r0, [pc, #52]	; (80045c8 <prvInitialiseTaskLists+0x68>)
 8004594:	f7fe fce4 	bl	8002f60 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004598:	480c      	ldr	r0, [pc, #48]	; (80045cc <prvInitialiseTaskLists+0x6c>)
 800459a:	f7fe fce1 	bl	8002f60 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800459e:	480c      	ldr	r0, [pc, #48]	; (80045d0 <prvInitialiseTaskLists+0x70>)
 80045a0:	f7fe fcde 	bl	8002f60 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80045a4:	480b      	ldr	r0, [pc, #44]	; (80045d4 <prvInitialiseTaskLists+0x74>)
 80045a6:	f7fe fcdb 	bl	8002f60 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80045aa:	4b0b      	ldr	r3, [pc, #44]	; (80045d8 <prvInitialiseTaskLists+0x78>)
 80045ac:	4a05      	ldr	r2, [pc, #20]	; (80045c4 <prvInitialiseTaskLists+0x64>)
 80045ae:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80045b0:	4b0a      	ldr	r3, [pc, #40]	; (80045dc <prvInitialiseTaskLists+0x7c>)
 80045b2:	4a05      	ldr	r2, [pc, #20]	; (80045c8 <prvInitialiseTaskLists+0x68>)
 80045b4:	601a      	str	r2, [r3, #0]
}
 80045b6:	bf00      	nop
 80045b8:	3708      	adds	r7, #8
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bd80      	pop	{r7, pc}
 80045be:	bf00      	nop
 80045c0:	200006f0 	.word	0x200006f0
 80045c4:	20000b50 	.word	0x20000b50
 80045c8:	20000b64 	.word	0x20000b64
 80045cc:	20000b80 	.word	0x20000b80
 80045d0:	20000b94 	.word	0x20000b94
 80045d4:	20000bac 	.word	0x20000bac
 80045d8:	20000b78 	.word	0x20000b78
 80045dc:	20000b7c 	.word	0x20000b7c

080045e0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b082      	sub	sp, #8
 80045e4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80045e6:	e019      	b.n	800461c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80045e8:	f000 fdd4 	bl	8005194 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80045ec:	4b10      	ldr	r3, [pc, #64]	; (8004630 <prvCheckTasksWaitingTermination+0x50>)
 80045ee:	68db      	ldr	r3, [r3, #12]
 80045f0:	68db      	ldr	r3, [r3, #12]
 80045f2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	3304      	adds	r3, #4
 80045f8:	4618      	mov	r0, r3
 80045fa:	f7fe fd3b 	bl	8003074 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80045fe:	4b0d      	ldr	r3, [pc, #52]	; (8004634 <prvCheckTasksWaitingTermination+0x54>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	3b01      	subs	r3, #1
 8004604:	4a0b      	ldr	r2, [pc, #44]	; (8004634 <prvCheckTasksWaitingTermination+0x54>)
 8004606:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004608:	4b0b      	ldr	r3, [pc, #44]	; (8004638 <prvCheckTasksWaitingTermination+0x58>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	3b01      	subs	r3, #1
 800460e:	4a0a      	ldr	r2, [pc, #40]	; (8004638 <prvCheckTasksWaitingTermination+0x58>)
 8004610:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004612:	f000 fdef 	bl	80051f4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004616:	6878      	ldr	r0, [r7, #4]
 8004618:	f000 f810 	bl	800463c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800461c:	4b06      	ldr	r3, [pc, #24]	; (8004638 <prvCheckTasksWaitingTermination+0x58>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d1e1      	bne.n	80045e8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004624:	bf00      	nop
 8004626:	bf00      	nop
 8004628:	3708      	adds	r7, #8
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}
 800462e:	bf00      	nop
 8004630:	20000b94 	.word	0x20000b94
 8004634:	20000bc0 	.word	0x20000bc0
 8004638:	20000ba8 	.word	0x20000ba8

0800463c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800463c:	b580      	push	{r7, lr}
 800463e:	b084      	sub	sp, #16
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800464a:	2b00      	cmp	r3, #0
 800464c:	d108      	bne.n	8004660 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004652:	4618      	mov	r0, r3
 8004654:	f000 ff8c 	bl	8005570 <vPortFree>
				vPortFree( pxTCB );
 8004658:	6878      	ldr	r0, [r7, #4]
 800465a:	f000 ff89 	bl	8005570 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800465e:	e018      	b.n	8004692 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004666:	2b01      	cmp	r3, #1
 8004668:	d103      	bne.n	8004672 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800466a:	6878      	ldr	r0, [r7, #4]
 800466c:	f000 ff80 	bl	8005570 <vPortFree>
	}
 8004670:	e00f      	b.n	8004692 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004678:	2b02      	cmp	r3, #2
 800467a:	d00a      	beq.n	8004692 <prvDeleteTCB+0x56>
	__asm volatile
 800467c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004680:	f383 8811 	msr	BASEPRI, r3
 8004684:	f3bf 8f6f 	isb	sy
 8004688:	f3bf 8f4f 	dsb	sy
 800468c:	60fb      	str	r3, [r7, #12]
}
 800468e:	bf00      	nop
 8004690:	e7fe      	b.n	8004690 <prvDeleteTCB+0x54>
	}
 8004692:	bf00      	nop
 8004694:	3710      	adds	r7, #16
 8004696:	46bd      	mov	sp, r7
 8004698:	bd80      	pop	{r7, pc}
	...

0800469c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800469c:	b480      	push	{r7}
 800469e:	b083      	sub	sp, #12
 80046a0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80046a2:	4b0c      	ldr	r3, [pc, #48]	; (80046d4 <prvResetNextTaskUnblockTime+0x38>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d104      	bne.n	80046b6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80046ac:	4b0a      	ldr	r3, [pc, #40]	; (80046d8 <prvResetNextTaskUnblockTime+0x3c>)
 80046ae:	f04f 32ff 	mov.w	r2, #4294967295
 80046b2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80046b4:	e008      	b.n	80046c8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80046b6:	4b07      	ldr	r3, [pc, #28]	; (80046d4 <prvResetNextTaskUnblockTime+0x38>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	68db      	ldr	r3, [r3, #12]
 80046bc:	68db      	ldr	r3, [r3, #12]
 80046be:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	685b      	ldr	r3, [r3, #4]
 80046c4:	4a04      	ldr	r2, [pc, #16]	; (80046d8 <prvResetNextTaskUnblockTime+0x3c>)
 80046c6:	6013      	str	r3, [r2, #0]
}
 80046c8:	bf00      	nop
 80046ca:	370c      	adds	r7, #12
 80046cc:	46bd      	mov	sp, r7
 80046ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d2:	4770      	bx	lr
 80046d4:	20000b78 	.word	0x20000b78
 80046d8:	20000be0 	.word	0x20000be0

080046dc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80046dc:	b480      	push	{r7}
 80046de:	b083      	sub	sp, #12
 80046e0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80046e2:	4b0b      	ldr	r3, [pc, #44]	; (8004710 <xTaskGetSchedulerState+0x34>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d102      	bne.n	80046f0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80046ea:	2301      	movs	r3, #1
 80046ec:	607b      	str	r3, [r7, #4]
 80046ee:	e008      	b.n	8004702 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80046f0:	4b08      	ldr	r3, [pc, #32]	; (8004714 <xTaskGetSchedulerState+0x38>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d102      	bne.n	80046fe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80046f8:	2302      	movs	r3, #2
 80046fa:	607b      	str	r3, [r7, #4]
 80046fc:	e001      	b.n	8004702 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80046fe:	2300      	movs	r3, #0
 8004700:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004702:	687b      	ldr	r3, [r7, #4]
	}
 8004704:	4618      	mov	r0, r3
 8004706:	370c      	adds	r7, #12
 8004708:	46bd      	mov	sp, r7
 800470a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470e:	4770      	bx	lr
 8004710:	20000bcc 	.word	0x20000bcc
 8004714:	20000be8 	.word	0x20000be8

08004718 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004718:	b580      	push	{r7, lr}
 800471a:	b086      	sub	sp, #24
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004724:	2300      	movs	r3, #0
 8004726:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d056      	beq.n	80047dc <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800472e:	4b2e      	ldr	r3, [pc, #184]	; (80047e8 <xTaskPriorityDisinherit+0xd0>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	693a      	ldr	r2, [r7, #16]
 8004734:	429a      	cmp	r2, r3
 8004736:	d00a      	beq.n	800474e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8004738:	f04f 0350 	mov.w	r3, #80	; 0x50
 800473c:	f383 8811 	msr	BASEPRI, r3
 8004740:	f3bf 8f6f 	isb	sy
 8004744:	f3bf 8f4f 	dsb	sy
 8004748:	60fb      	str	r3, [r7, #12]
}
 800474a:	bf00      	nop
 800474c:	e7fe      	b.n	800474c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800474e:	693b      	ldr	r3, [r7, #16]
 8004750:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004752:	2b00      	cmp	r3, #0
 8004754:	d10a      	bne.n	800476c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8004756:	f04f 0350 	mov.w	r3, #80	; 0x50
 800475a:	f383 8811 	msr	BASEPRI, r3
 800475e:	f3bf 8f6f 	isb	sy
 8004762:	f3bf 8f4f 	dsb	sy
 8004766:	60bb      	str	r3, [r7, #8]
}
 8004768:	bf00      	nop
 800476a:	e7fe      	b.n	800476a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800476c:	693b      	ldr	r3, [r7, #16]
 800476e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004770:	1e5a      	subs	r2, r3, #1
 8004772:	693b      	ldr	r3, [r7, #16]
 8004774:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800477a:	693b      	ldr	r3, [r7, #16]
 800477c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800477e:	429a      	cmp	r2, r3
 8004780:	d02c      	beq.n	80047dc <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004782:	693b      	ldr	r3, [r7, #16]
 8004784:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004786:	2b00      	cmp	r3, #0
 8004788:	d128      	bne.n	80047dc <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800478a:	693b      	ldr	r3, [r7, #16]
 800478c:	3304      	adds	r3, #4
 800478e:	4618      	mov	r0, r3
 8004790:	f7fe fc70 	bl	8003074 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004794:	693b      	ldr	r3, [r7, #16]
 8004796:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004798:	693b      	ldr	r3, [r7, #16]
 800479a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800479c:	693b      	ldr	r3, [r7, #16]
 800479e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047a0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80047a4:	693b      	ldr	r3, [r7, #16]
 80047a6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047ac:	4b0f      	ldr	r3, [pc, #60]	; (80047ec <xTaskPriorityDisinherit+0xd4>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	429a      	cmp	r2, r3
 80047b2:	d903      	bls.n	80047bc <xTaskPriorityDisinherit+0xa4>
 80047b4:	693b      	ldr	r3, [r7, #16]
 80047b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047b8:	4a0c      	ldr	r2, [pc, #48]	; (80047ec <xTaskPriorityDisinherit+0xd4>)
 80047ba:	6013      	str	r3, [r2, #0]
 80047bc:	693b      	ldr	r3, [r7, #16]
 80047be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047c0:	4613      	mov	r3, r2
 80047c2:	009b      	lsls	r3, r3, #2
 80047c4:	4413      	add	r3, r2
 80047c6:	009b      	lsls	r3, r3, #2
 80047c8:	4a09      	ldr	r2, [pc, #36]	; (80047f0 <xTaskPriorityDisinherit+0xd8>)
 80047ca:	441a      	add	r2, r3
 80047cc:	693b      	ldr	r3, [r7, #16]
 80047ce:	3304      	adds	r3, #4
 80047d0:	4619      	mov	r1, r3
 80047d2:	4610      	mov	r0, r2
 80047d4:	f7fe fbf1 	bl	8002fba <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80047d8:	2301      	movs	r3, #1
 80047da:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80047dc:	697b      	ldr	r3, [r7, #20]
	}
 80047de:	4618      	mov	r0, r3
 80047e0:	3718      	adds	r7, #24
 80047e2:	46bd      	mov	sp, r7
 80047e4:	bd80      	pop	{r7, pc}
 80047e6:	bf00      	nop
 80047e8:	200006ec 	.word	0x200006ec
 80047ec:	20000bc8 	.word	0x20000bc8
 80047f0:	200006f0 	.word	0x200006f0

080047f4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b084      	sub	sp, #16
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
 80047fc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80047fe:	4b21      	ldr	r3, [pc, #132]	; (8004884 <prvAddCurrentTaskToDelayedList+0x90>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004804:	4b20      	ldr	r3, [pc, #128]	; (8004888 <prvAddCurrentTaskToDelayedList+0x94>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	3304      	adds	r3, #4
 800480a:	4618      	mov	r0, r3
 800480c:	f7fe fc32 	bl	8003074 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004816:	d10a      	bne.n	800482e <prvAddCurrentTaskToDelayedList+0x3a>
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d007      	beq.n	800482e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800481e:	4b1a      	ldr	r3, [pc, #104]	; (8004888 <prvAddCurrentTaskToDelayedList+0x94>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	3304      	adds	r3, #4
 8004824:	4619      	mov	r1, r3
 8004826:	4819      	ldr	r0, [pc, #100]	; (800488c <prvAddCurrentTaskToDelayedList+0x98>)
 8004828:	f7fe fbc7 	bl	8002fba <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800482c:	e026      	b.n	800487c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800482e:	68fa      	ldr	r2, [r7, #12]
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	4413      	add	r3, r2
 8004834:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004836:	4b14      	ldr	r3, [pc, #80]	; (8004888 <prvAddCurrentTaskToDelayedList+0x94>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	68ba      	ldr	r2, [r7, #8]
 800483c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800483e:	68ba      	ldr	r2, [r7, #8]
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	429a      	cmp	r2, r3
 8004844:	d209      	bcs.n	800485a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004846:	4b12      	ldr	r3, [pc, #72]	; (8004890 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004848:	681a      	ldr	r2, [r3, #0]
 800484a:	4b0f      	ldr	r3, [pc, #60]	; (8004888 <prvAddCurrentTaskToDelayedList+0x94>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	3304      	adds	r3, #4
 8004850:	4619      	mov	r1, r3
 8004852:	4610      	mov	r0, r2
 8004854:	f7fe fbd5 	bl	8003002 <vListInsert>
}
 8004858:	e010      	b.n	800487c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800485a:	4b0e      	ldr	r3, [pc, #56]	; (8004894 <prvAddCurrentTaskToDelayedList+0xa0>)
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	4b0a      	ldr	r3, [pc, #40]	; (8004888 <prvAddCurrentTaskToDelayedList+0x94>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	3304      	adds	r3, #4
 8004864:	4619      	mov	r1, r3
 8004866:	4610      	mov	r0, r2
 8004868:	f7fe fbcb 	bl	8003002 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800486c:	4b0a      	ldr	r3, [pc, #40]	; (8004898 <prvAddCurrentTaskToDelayedList+0xa4>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	68ba      	ldr	r2, [r7, #8]
 8004872:	429a      	cmp	r2, r3
 8004874:	d202      	bcs.n	800487c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004876:	4a08      	ldr	r2, [pc, #32]	; (8004898 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004878:	68bb      	ldr	r3, [r7, #8]
 800487a:	6013      	str	r3, [r2, #0]
}
 800487c:	bf00      	nop
 800487e:	3710      	adds	r7, #16
 8004880:	46bd      	mov	sp, r7
 8004882:	bd80      	pop	{r7, pc}
 8004884:	20000bc4 	.word	0x20000bc4
 8004888:	200006ec 	.word	0x200006ec
 800488c:	20000bac 	.word	0x20000bac
 8004890:	20000b7c 	.word	0x20000b7c
 8004894:	20000b78 	.word	0x20000b78
 8004898:	20000be0 	.word	0x20000be0

0800489c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b08a      	sub	sp, #40	; 0x28
 80048a0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80048a2:	2300      	movs	r3, #0
 80048a4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80048a6:	f000 fb07 	bl	8004eb8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80048aa:	4b1c      	ldr	r3, [pc, #112]	; (800491c <xTimerCreateTimerTask+0x80>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d021      	beq.n	80048f6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80048b2:	2300      	movs	r3, #0
 80048b4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80048b6:	2300      	movs	r3, #0
 80048b8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80048ba:	1d3a      	adds	r2, r7, #4
 80048bc:	f107 0108 	add.w	r1, r7, #8
 80048c0:	f107 030c 	add.w	r3, r7, #12
 80048c4:	4618      	mov	r0, r3
 80048c6:	f7fe fb31 	bl	8002f2c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80048ca:	6879      	ldr	r1, [r7, #4]
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	68fa      	ldr	r2, [r7, #12]
 80048d0:	9202      	str	r2, [sp, #8]
 80048d2:	9301      	str	r3, [sp, #4]
 80048d4:	2302      	movs	r3, #2
 80048d6:	9300      	str	r3, [sp, #0]
 80048d8:	2300      	movs	r3, #0
 80048da:	460a      	mov	r2, r1
 80048dc:	4910      	ldr	r1, [pc, #64]	; (8004920 <xTimerCreateTimerTask+0x84>)
 80048de:	4811      	ldr	r0, [pc, #68]	; (8004924 <xTimerCreateTimerTask+0x88>)
 80048e0:	f7ff f8de 	bl	8003aa0 <xTaskCreateStatic>
 80048e4:	4603      	mov	r3, r0
 80048e6:	4a10      	ldr	r2, [pc, #64]	; (8004928 <xTimerCreateTimerTask+0x8c>)
 80048e8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80048ea:	4b0f      	ldr	r3, [pc, #60]	; (8004928 <xTimerCreateTimerTask+0x8c>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d001      	beq.n	80048f6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80048f2:	2301      	movs	r3, #1
 80048f4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80048f6:	697b      	ldr	r3, [r7, #20]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d10a      	bne.n	8004912 <xTimerCreateTimerTask+0x76>
	__asm volatile
 80048fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004900:	f383 8811 	msr	BASEPRI, r3
 8004904:	f3bf 8f6f 	isb	sy
 8004908:	f3bf 8f4f 	dsb	sy
 800490c:	613b      	str	r3, [r7, #16]
}
 800490e:	bf00      	nop
 8004910:	e7fe      	b.n	8004910 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004912:	697b      	ldr	r3, [r7, #20]
}
 8004914:	4618      	mov	r0, r3
 8004916:	3718      	adds	r7, #24
 8004918:	46bd      	mov	sp, r7
 800491a:	bd80      	pop	{r7, pc}
 800491c:	20000c1c 	.word	0x20000c1c
 8004920:	08005ad0 	.word	0x08005ad0
 8004924:	08004a61 	.word	0x08004a61
 8004928:	20000c20 	.word	0x20000c20

0800492c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b08a      	sub	sp, #40	; 0x28
 8004930:	af00      	add	r7, sp, #0
 8004932:	60f8      	str	r0, [r7, #12]
 8004934:	60b9      	str	r1, [r7, #8]
 8004936:	607a      	str	r2, [r7, #4]
 8004938:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800493a:	2300      	movs	r3, #0
 800493c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d10a      	bne.n	800495a <xTimerGenericCommand+0x2e>
	__asm volatile
 8004944:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004948:	f383 8811 	msr	BASEPRI, r3
 800494c:	f3bf 8f6f 	isb	sy
 8004950:	f3bf 8f4f 	dsb	sy
 8004954:	623b      	str	r3, [r7, #32]
}
 8004956:	bf00      	nop
 8004958:	e7fe      	b.n	8004958 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800495a:	4b1a      	ldr	r3, [pc, #104]	; (80049c4 <xTimerGenericCommand+0x98>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d02a      	beq.n	80049b8 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800496e:	68bb      	ldr	r3, [r7, #8]
 8004970:	2b05      	cmp	r3, #5
 8004972:	dc18      	bgt.n	80049a6 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004974:	f7ff feb2 	bl	80046dc <xTaskGetSchedulerState>
 8004978:	4603      	mov	r3, r0
 800497a:	2b02      	cmp	r3, #2
 800497c:	d109      	bne.n	8004992 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800497e:	4b11      	ldr	r3, [pc, #68]	; (80049c4 <xTimerGenericCommand+0x98>)
 8004980:	6818      	ldr	r0, [r3, #0]
 8004982:	f107 0110 	add.w	r1, r7, #16
 8004986:	2300      	movs	r3, #0
 8004988:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800498a:	f7fe fca1 	bl	80032d0 <xQueueGenericSend>
 800498e:	6278      	str	r0, [r7, #36]	; 0x24
 8004990:	e012      	b.n	80049b8 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004992:	4b0c      	ldr	r3, [pc, #48]	; (80049c4 <xTimerGenericCommand+0x98>)
 8004994:	6818      	ldr	r0, [r3, #0]
 8004996:	f107 0110 	add.w	r1, r7, #16
 800499a:	2300      	movs	r3, #0
 800499c:	2200      	movs	r2, #0
 800499e:	f7fe fc97 	bl	80032d0 <xQueueGenericSend>
 80049a2:	6278      	str	r0, [r7, #36]	; 0x24
 80049a4:	e008      	b.n	80049b8 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80049a6:	4b07      	ldr	r3, [pc, #28]	; (80049c4 <xTimerGenericCommand+0x98>)
 80049a8:	6818      	ldr	r0, [r3, #0]
 80049aa:	f107 0110 	add.w	r1, r7, #16
 80049ae:	2300      	movs	r3, #0
 80049b0:	683a      	ldr	r2, [r7, #0]
 80049b2:	f7fe fd8b 	bl	80034cc <xQueueGenericSendFromISR>
 80049b6:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80049b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80049ba:	4618      	mov	r0, r3
 80049bc:	3728      	adds	r7, #40	; 0x28
 80049be:	46bd      	mov	sp, r7
 80049c0:	bd80      	pop	{r7, pc}
 80049c2:	bf00      	nop
 80049c4:	20000c1c 	.word	0x20000c1c

080049c8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b088      	sub	sp, #32
 80049cc:	af02      	add	r7, sp, #8
 80049ce:	6078      	str	r0, [r7, #4]
 80049d0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80049d2:	4b22      	ldr	r3, [pc, #136]	; (8004a5c <prvProcessExpiredTimer+0x94>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	68db      	ldr	r3, [r3, #12]
 80049d8:	68db      	ldr	r3, [r3, #12]
 80049da:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80049dc:	697b      	ldr	r3, [r7, #20]
 80049de:	3304      	adds	r3, #4
 80049e0:	4618      	mov	r0, r3
 80049e2:	f7fe fb47 	bl	8003074 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80049e6:	697b      	ldr	r3, [r7, #20]
 80049e8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80049ec:	f003 0304 	and.w	r3, r3, #4
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d022      	beq.n	8004a3a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80049f4:	697b      	ldr	r3, [r7, #20]
 80049f6:	699a      	ldr	r2, [r3, #24]
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	18d1      	adds	r1, r2, r3
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	683a      	ldr	r2, [r7, #0]
 8004a00:	6978      	ldr	r0, [r7, #20]
 8004a02:	f000 f8d1 	bl	8004ba8 <prvInsertTimerInActiveList>
 8004a06:	4603      	mov	r3, r0
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d01f      	beq.n	8004a4c <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	9300      	str	r3, [sp, #0]
 8004a10:	2300      	movs	r3, #0
 8004a12:	687a      	ldr	r2, [r7, #4]
 8004a14:	2100      	movs	r1, #0
 8004a16:	6978      	ldr	r0, [r7, #20]
 8004a18:	f7ff ff88 	bl	800492c <xTimerGenericCommand>
 8004a1c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004a1e:	693b      	ldr	r3, [r7, #16]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d113      	bne.n	8004a4c <prvProcessExpiredTimer+0x84>
	__asm volatile
 8004a24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a28:	f383 8811 	msr	BASEPRI, r3
 8004a2c:	f3bf 8f6f 	isb	sy
 8004a30:	f3bf 8f4f 	dsb	sy
 8004a34:	60fb      	str	r3, [r7, #12]
}
 8004a36:	bf00      	nop
 8004a38:	e7fe      	b.n	8004a38 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004a3a:	697b      	ldr	r3, [r7, #20]
 8004a3c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004a40:	f023 0301 	bic.w	r3, r3, #1
 8004a44:	b2da      	uxtb	r2, r3
 8004a46:	697b      	ldr	r3, [r7, #20]
 8004a48:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004a4c:	697b      	ldr	r3, [r7, #20]
 8004a4e:	6a1b      	ldr	r3, [r3, #32]
 8004a50:	6978      	ldr	r0, [r7, #20]
 8004a52:	4798      	blx	r3
}
 8004a54:	bf00      	nop
 8004a56:	3718      	adds	r7, #24
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	bd80      	pop	{r7, pc}
 8004a5c:	20000c14 	.word	0x20000c14

08004a60 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b084      	sub	sp, #16
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004a68:	f107 0308 	add.w	r3, r7, #8
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	f000 f857 	bl	8004b20 <prvGetNextExpireTime>
 8004a72:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004a74:	68bb      	ldr	r3, [r7, #8]
 8004a76:	4619      	mov	r1, r3
 8004a78:	68f8      	ldr	r0, [r7, #12]
 8004a7a:	f000 f803 	bl	8004a84 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004a7e:	f000 f8d5 	bl	8004c2c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004a82:	e7f1      	b.n	8004a68 <prvTimerTask+0x8>

08004a84 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b084      	sub	sp, #16
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
 8004a8c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004a8e:	f7ff fa43 	bl	8003f18 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004a92:	f107 0308 	add.w	r3, r7, #8
 8004a96:	4618      	mov	r0, r3
 8004a98:	f000 f866 	bl	8004b68 <prvSampleTimeNow>
 8004a9c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004a9e:	68bb      	ldr	r3, [r7, #8]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d130      	bne.n	8004b06 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d10a      	bne.n	8004ac0 <prvProcessTimerOrBlockTask+0x3c>
 8004aaa:	687a      	ldr	r2, [r7, #4]
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	429a      	cmp	r2, r3
 8004ab0:	d806      	bhi.n	8004ac0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004ab2:	f7ff fa3f 	bl	8003f34 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004ab6:	68f9      	ldr	r1, [r7, #12]
 8004ab8:	6878      	ldr	r0, [r7, #4]
 8004aba:	f7ff ff85 	bl	80049c8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004abe:	e024      	b.n	8004b0a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d008      	beq.n	8004ad8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004ac6:	4b13      	ldr	r3, [pc, #76]	; (8004b14 <prvProcessTimerOrBlockTask+0x90>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d101      	bne.n	8004ad4 <prvProcessTimerOrBlockTask+0x50>
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	e000      	b.n	8004ad6 <prvProcessTimerOrBlockTask+0x52>
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004ad8:	4b0f      	ldr	r3, [pc, #60]	; (8004b18 <prvProcessTimerOrBlockTask+0x94>)
 8004ada:	6818      	ldr	r0, [r3, #0]
 8004adc:	687a      	ldr	r2, [r7, #4]
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	1ad3      	subs	r3, r2, r3
 8004ae2:	683a      	ldr	r2, [r7, #0]
 8004ae4:	4619      	mov	r1, r3
 8004ae6:	f7fe ffa7 	bl	8003a38 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004aea:	f7ff fa23 	bl	8003f34 <xTaskResumeAll>
 8004aee:	4603      	mov	r3, r0
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d10a      	bne.n	8004b0a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004af4:	4b09      	ldr	r3, [pc, #36]	; (8004b1c <prvProcessTimerOrBlockTask+0x98>)
 8004af6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004afa:	601a      	str	r2, [r3, #0]
 8004afc:	f3bf 8f4f 	dsb	sy
 8004b00:	f3bf 8f6f 	isb	sy
}
 8004b04:	e001      	b.n	8004b0a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004b06:	f7ff fa15 	bl	8003f34 <xTaskResumeAll>
}
 8004b0a:	bf00      	nop
 8004b0c:	3710      	adds	r7, #16
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	bd80      	pop	{r7, pc}
 8004b12:	bf00      	nop
 8004b14:	20000c18 	.word	0x20000c18
 8004b18:	20000c1c 	.word	0x20000c1c
 8004b1c:	e000ed04 	.word	0xe000ed04

08004b20 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004b20:	b480      	push	{r7}
 8004b22:	b085      	sub	sp, #20
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004b28:	4b0e      	ldr	r3, [pc, #56]	; (8004b64 <prvGetNextExpireTime+0x44>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d101      	bne.n	8004b36 <prvGetNextExpireTime+0x16>
 8004b32:	2201      	movs	r2, #1
 8004b34:	e000      	b.n	8004b38 <prvGetNextExpireTime+0x18>
 8004b36:	2200      	movs	r2, #0
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d105      	bne.n	8004b50 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004b44:	4b07      	ldr	r3, [pc, #28]	; (8004b64 <prvGetNextExpireTime+0x44>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	68db      	ldr	r3, [r3, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	60fb      	str	r3, [r7, #12]
 8004b4e:	e001      	b.n	8004b54 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004b50:	2300      	movs	r3, #0
 8004b52:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004b54:	68fb      	ldr	r3, [r7, #12]
}
 8004b56:	4618      	mov	r0, r3
 8004b58:	3714      	adds	r7, #20
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b60:	4770      	bx	lr
 8004b62:	bf00      	nop
 8004b64:	20000c14 	.word	0x20000c14

08004b68 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b084      	sub	sp, #16
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004b70:	f7ff fa7e 	bl	8004070 <xTaskGetTickCount>
 8004b74:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004b76:	4b0b      	ldr	r3, [pc, #44]	; (8004ba4 <prvSampleTimeNow+0x3c>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	68fa      	ldr	r2, [r7, #12]
 8004b7c:	429a      	cmp	r2, r3
 8004b7e:	d205      	bcs.n	8004b8c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004b80:	f000 f936 	bl	8004df0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2201      	movs	r2, #1
 8004b88:	601a      	str	r2, [r3, #0]
 8004b8a:	e002      	b.n	8004b92 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2200      	movs	r2, #0
 8004b90:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004b92:	4a04      	ldr	r2, [pc, #16]	; (8004ba4 <prvSampleTimeNow+0x3c>)
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004b98:	68fb      	ldr	r3, [r7, #12]
}
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	3710      	adds	r7, #16
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	bd80      	pop	{r7, pc}
 8004ba2:	bf00      	nop
 8004ba4:	20000c24 	.word	0x20000c24

08004ba8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b086      	sub	sp, #24
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	60f8      	str	r0, [r7, #12]
 8004bb0:	60b9      	str	r1, [r7, #8]
 8004bb2:	607a      	str	r2, [r7, #4]
 8004bb4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	68ba      	ldr	r2, [r7, #8]
 8004bbe:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	68fa      	ldr	r2, [r7, #12]
 8004bc4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004bc6:	68ba      	ldr	r2, [r7, #8]
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	429a      	cmp	r2, r3
 8004bcc:	d812      	bhi.n	8004bf4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004bce:	687a      	ldr	r2, [r7, #4]
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	1ad2      	subs	r2, r2, r3
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	699b      	ldr	r3, [r3, #24]
 8004bd8:	429a      	cmp	r2, r3
 8004bda:	d302      	bcc.n	8004be2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004bdc:	2301      	movs	r3, #1
 8004bde:	617b      	str	r3, [r7, #20]
 8004be0:	e01b      	b.n	8004c1a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004be2:	4b10      	ldr	r3, [pc, #64]	; (8004c24 <prvInsertTimerInActiveList+0x7c>)
 8004be4:	681a      	ldr	r2, [r3, #0]
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	3304      	adds	r3, #4
 8004bea:	4619      	mov	r1, r3
 8004bec:	4610      	mov	r0, r2
 8004bee:	f7fe fa08 	bl	8003002 <vListInsert>
 8004bf2:	e012      	b.n	8004c1a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004bf4:	687a      	ldr	r2, [r7, #4]
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	429a      	cmp	r2, r3
 8004bfa:	d206      	bcs.n	8004c0a <prvInsertTimerInActiveList+0x62>
 8004bfc:	68ba      	ldr	r2, [r7, #8]
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	429a      	cmp	r2, r3
 8004c02:	d302      	bcc.n	8004c0a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004c04:	2301      	movs	r3, #1
 8004c06:	617b      	str	r3, [r7, #20]
 8004c08:	e007      	b.n	8004c1a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004c0a:	4b07      	ldr	r3, [pc, #28]	; (8004c28 <prvInsertTimerInActiveList+0x80>)
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	3304      	adds	r3, #4
 8004c12:	4619      	mov	r1, r3
 8004c14:	4610      	mov	r0, r2
 8004c16:	f7fe f9f4 	bl	8003002 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004c1a:	697b      	ldr	r3, [r7, #20]
}
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	3718      	adds	r7, #24
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bd80      	pop	{r7, pc}
 8004c24:	20000c18 	.word	0x20000c18
 8004c28:	20000c14 	.word	0x20000c14

08004c2c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b08e      	sub	sp, #56	; 0x38
 8004c30:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004c32:	e0ca      	b.n	8004dca <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	da18      	bge.n	8004c6c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004c3a:	1d3b      	adds	r3, r7, #4
 8004c3c:	3304      	adds	r3, #4
 8004c3e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004c40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d10a      	bne.n	8004c5c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8004c46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c4a:	f383 8811 	msr	BASEPRI, r3
 8004c4e:	f3bf 8f6f 	isb	sy
 8004c52:	f3bf 8f4f 	dsb	sy
 8004c56:	61fb      	str	r3, [r7, #28]
}
 8004c58:	bf00      	nop
 8004c5a:	e7fe      	b.n	8004c5a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004c5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c62:	6850      	ldr	r0, [r2, #4]
 8004c64:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c66:	6892      	ldr	r2, [r2, #8]
 8004c68:	4611      	mov	r1, r2
 8004c6a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	f2c0 80aa 	blt.w	8004dc8 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004c78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c7a:	695b      	ldr	r3, [r3, #20]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d004      	beq.n	8004c8a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004c80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c82:	3304      	adds	r3, #4
 8004c84:	4618      	mov	r0, r3
 8004c86:	f7fe f9f5 	bl	8003074 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004c8a:	463b      	mov	r3, r7
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	f7ff ff6b 	bl	8004b68 <prvSampleTimeNow>
 8004c92:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2b09      	cmp	r3, #9
 8004c98:	f200 8097 	bhi.w	8004dca <prvProcessReceivedCommands+0x19e>
 8004c9c:	a201      	add	r2, pc, #4	; (adr r2, 8004ca4 <prvProcessReceivedCommands+0x78>)
 8004c9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ca2:	bf00      	nop
 8004ca4:	08004ccd 	.word	0x08004ccd
 8004ca8:	08004ccd 	.word	0x08004ccd
 8004cac:	08004ccd 	.word	0x08004ccd
 8004cb0:	08004d41 	.word	0x08004d41
 8004cb4:	08004d55 	.word	0x08004d55
 8004cb8:	08004d9f 	.word	0x08004d9f
 8004cbc:	08004ccd 	.word	0x08004ccd
 8004cc0:	08004ccd 	.word	0x08004ccd
 8004cc4:	08004d41 	.word	0x08004d41
 8004cc8:	08004d55 	.word	0x08004d55
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004ccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cce:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004cd2:	f043 0301 	orr.w	r3, r3, #1
 8004cd6:	b2da      	uxtb	r2, r3
 8004cd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cda:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004cde:	68ba      	ldr	r2, [r7, #8]
 8004ce0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ce2:	699b      	ldr	r3, [r3, #24]
 8004ce4:	18d1      	adds	r1, r2, r3
 8004ce6:	68bb      	ldr	r3, [r7, #8]
 8004ce8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004cec:	f7ff ff5c 	bl	8004ba8 <prvInsertTimerInActiveList>
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d069      	beq.n	8004dca <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004cf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cf8:	6a1b      	ldr	r3, [r3, #32]
 8004cfa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004cfc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004cfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d00:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004d04:	f003 0304 	and.w	r3, r3, #4
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d05e      	beq.n	8004dca <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004d0c:	68ba      	ldr	r2, [r7, #8]
 8004d0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d10:	699b      	ldr	r3, [r3, #24]
 8004d12:	441a      	add	r2, r3
 8004d14:	2300      	movs	r3, #0
 8004d16:	9300      	str	r3, [sp, #0]
 8004d18:	2300      	movs	r3, #0
 8004d1a:	2100      	movs	r1, #0
 8004d1c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004d1e:	f7ff fe05 	bl	800492c <xTimerGenericCommand>
 8004d22:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004d24:	6a3b      	ldr	r3, [r7, #32]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d14f      	bne.n	8004dca <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8004d2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d2e:	f383 8811 	msr	BASEPRI, r3
 8004d32:	f3bf 8f6f 	isb	sy
 8004d36:	f3bf 8f4f 	dsb	sy
 8004d3a:	61bb      	str	r3, [r7, #24]
}
 8004d3c:	bf00      	nop
 8004d3e:	e7fe      	b.n	8004d3e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004d40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d42:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004d46:	f023 0301 	bic.w	r3, r3, #1
 8004d4a:	b2da      	uxtb	r2, r3
 8004d4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d4e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8004d52:	e03a      	b.n	8004dca <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004d54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d56:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004d5a:	f043 0301 	orr.w	r3, r3, #1
 8004d5e:	b2da      	uxtb	r2, r3
 8004d60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d62:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004d66:	68ba      	ldr	r2, [r7, #8]
 8004d68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d6a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004d6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d6e:	699b      	ldr	r3, [r3, #24]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d10a      	bne.n	8004d8a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8004d74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d78:	f383 8811 	msr	BASEPRI, r3
 8004d7c:	f3bf 8f6f 	isb	sy
 8004d80:	f3bf 8f4f 	dsb	sy
 8004d84:	617b      	str	r3, [r7, #20]
}
 8004d86:	bf00      	nop
 8004d88:	e7fe      	b.n	8004d88 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004d8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d8c:	699a      	ldr	r2, [r3, #24]
 8004d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d90:	18d1      	adds	r1, r2, r3
 8004d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d96:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004d98:	f7ff ff06 	bl	8004ba8 <prvInsertTimerInActiveList>
					break;
 8004d9c:	e015      	b.n	8004dca <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004d9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004da0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004da4:	f003 0302 	and.w	r3, r3, #2
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d103      	bne.n	8004db4 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8004dac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004dae:	f000 fbdf 	bl	8005570 <vPortFree>
 8004db2:	e00a      	b.n	8004dca <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004db4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004db6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004dba:	f023 0301 	bic.w	r3, r3, #1
 8004dbe:	b2da      	uxtb	r2, r3
 8004dc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dc2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004dc6:	e000      	b.n	8004dca <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8004dc8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004dca:	4b08      	ldr	r3, [pc, #32]	; (8004dec <prvProcessReceivedCommands+0x1c0>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	1d39      	adds	r1, r7, #4
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	f7fe fc16 	bl	8003604 <xQueueReceive>
 8004dd8:	4603      	mov	r3, r0
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	f47f af2a 	bne.w	8004c34 <prvProcessReceivedCommands+0x8>
	}
}
 8004de0:	bf00      	nop
 8004de2:	bf00      	nop
 8004de4:	3730      	adds	r7, #48	; 0x30
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bd80      	pop	{r7, pc}
 8004dea:	bf00      	nop
 8004dec:	20000c1c 	.word	0x20000c1c

08004df0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b088      	sub	sp, #32
 8004df4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004df6:	e048      	b.n	8004e8a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004df8:	4b2d      	ldr	r3, [pc, #180]	; (8004eb0 <prvSwitchTimerLists+0xc0>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	68db      	ldr	r3, [r3, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e02:	4b2b      	ldr	r3, [pc, #172]	; (8004eb0 <prvSwitchTimerLists+0xc0>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	68db      	ldr	r3, [r3, #12]
 8004e08:	68db      	ldr	r3, [r3, #12]
 8004e0a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	3304      	adds	r3, #4
 8004e10:	4618      	mov	r0, r3
 8004e12:	f7fe f92f 	bl	8003074 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	6a1b      	ldr	r3, [r3, #32]
 8004e1a:	68f8      	ldr	r0, [r7, #12]
 8004e1c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004e24:	f003 0304 	and.w	r3, r3, #4
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d02e      	beq.n	8004e8a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	699b      	ldr	r3, [r3, #24]
 8004e30:	693a      	ldr	r2, [r7, #16]
 8004e32:	4413      	add	r3, r2
 8004e34:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004e36:	68ba      	ldr	r2, [r7, #8]
 8004e38:	693b      	ldr	r3, [r7, #16]
 8004e3a:	429a      	cmp	r2, r3
 8004e3c:	d90e      	bls.n	8004e5c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	68ba      	ldr	r2, [r7, #8]
 8004e42:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	68fa      	ldr	r2, [r7, #12]
 8004e48:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004e4a:	4b19      	ldr	r3, [pc, #100]	; (8004eb0 <prvSwitchTimerLists+0xc0>)
 8004e4c:	681a      	ldr	r2, [r3, #0]
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	3304      	adds	r3, #4
 8004e52:	4619      	mov	r1, r3
 8004e54:	4610      	mov	r0, r2
 8004e56:	f7fe f8d4 	bl	8003002 <vListInsert>
 8004e5a:	e016      	b.n	8004e8a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	9300      	str	r3, [sp, #0]
 8004e60:	2300      	movs	r3, #0
 8004e62:	693a      	ldr	r2, [r7, #16]
 8004e64:	2100      	movs	r1, #0
 8004e66:	68f8      	ldr	r0, [r7, #12]
 8004e68:	f7ff fd60 	bl	800492c <xTimerGenericCommand>
 8004e6c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d10a      	bne.n	8004e8a <prvSwitchTimerLists+0x9a>
	__asm volatile
 8004e74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e78:	f383 8811 	msr	BASEPRI, r3
 8004e7c:	f3bf 8f6f 	isb	sy
 8004e80:	f3bf 8f4f 	dsb	sy
 8004e84:	603b      	str	r3, [r7, #0]
}
 8004e86:	bf00      	nop
 8004e88:	e7fe      	b.n	8004e88 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004e8a:	4b09      	ldr	r3, [pc, #36]	; (8004eb0 <prvSwitchTimerLists+0xc0>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d1b1      	bne.n	8004df8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004e94:	4b06      	ldr	r3, [pc, #24]	; (8004eb0 <prvSwitchTimerLists+0xc0>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004e9a:	4b06      	ldr	r3, [pc, #24]	; (8004eb4 <prvSwitchTimerLists+0xc4>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4a04      	ldr	r2, [pc, #16]	; (8004eb0 <prvSwitchTimerLists+0xc0>)
 8004ea0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004ea2:	4a04      	ldr	r2, [pc, #16]	; (8004eb4 <prvSwitchTimerLists+0xc4>)
 8004ea4:	697b      	ldr	r3, [r7, #20]
 8004ea6:	6013      	str	r3, [r2, #0]
}
 8004ea8:	bf00      	nop
 8004eaa:	3718      	adds	r7, #24
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd80      	pop	{r7, pc}
 8004eb0:	20000c14 	.word	0x20000c14
 8004eb4:	20000c18 	.word	0x20000c18

08004eb8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b082      	sub	sp, #8
 8004ebc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004ebe:	f000 f969 	bl	8005194 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004ec2:	4b15      	ldr	r3, [pc, #84]	; (8004f18 <prvCheckForValidListAndQueue+0x60>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d120      	bne.n	8004f0c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004eca:	4814      	ldr	r0, [pc, #80]	; (8004f1c <prvCheckForValidListAndQueue+0x64>)
 8004ecc:	f7fe f848 	bl	8002f60 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004ed0:	4813      	ldr	r0, [pc, #76]	; (8004f20 <prvCheckForValidListAndQueue+0x68>)
 8004ed2:	f7fe f845 	bl	8002f60 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004ed6:	4b13      	ldr	r3, [pc, #76]	; (8004f24 <prvCheckForValidListAndQueue+0x6c>)
 8004ed8:	4a10      	ldr	r2, [pc, #64]	; (8004f1c <prvCheckForValidListAndQueue+0x64>)
 8004eda:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004edc:	4b12      	ldr	r3, [pc, #72]	; (8004f28 <prvCheckForValidListAndQueue+0x70>)
 8004ede:	4a10      	ldr	r2, [pc, #64]	; (8004f20 <prvCheckForValidListAndQueue+0x68>)
 8004ee0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	9300      	str	r3, [sp, #0]
 8004ee6:	4b11      	ldr	r3, [pc, #68]	; (8004f2c <prvCheckForValidListAndQueue+0x74>)
 8004ee8:	4a11      	ldr	r2, [pc, #68]	; (8004f30 <prvCheckForValidListAndQueue+0x78>)
 8004eea:	2110      	movs	r1, #16
 8004eec:	200a      	movs	r0, #10
 8004eee:	f7fe f953 	bl	8003198 <xQueueGenericCreateStatic>
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	4a08      	ldr	r2, [pc, #32]	; (8004f18 <prvCheckForValidListAndQueue+0x60>)
 8004ef6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004ef8:	4b07      	ldr	r3, [pc, #28]	; (8004f18 <prvCheckForValidListAndQueue+0x60>)
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d005      	beq.n	8004f0c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004f00:	4b05      	ldr	r3, [pc, #20]	; (8004f18 <prvCheckForValidListAndQueue+0x60>)
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	490b      	ldr	r1, [pc, #44]	; (8004f34 <prvCheckForValidListAndQueue+0x7c>)
 8004f06:	4618      	mov	r0, r3
 8004f08:	f7fe fd6c 	bl	80039e4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004f0c:	f000 f972 	bl	80051f4 <vPortExitCritical>
}
 8004f10:	bf00      	nop
 8004f12:	46bd      	mov	sp, r7
 8004f14:	bd80      	pop	{r7, pc}
 8004f16:	bf00      	nop
 8004f18:	20000c1c 	.word	0x20000c1c
 8004f1c:	20000bec 	.word	0x20000bec
 8004f20:	20000c00 	.word	0x20000c00
 8004f24:	20000c14 	.word	0x20000c14
 8004f28:	20000c18 	.word	0x20000c18
 8004f2c:	20000cc8 	.word	0x20000cc8
 8004f30:	20000c28 	.word	0x20000c28
 8004f34:	08005ad8 	.word	0x08005ad8

08004f38 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004f38:	b480      	push	{r7}
 8004f3a:	b085      	sub	sp, #20
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	60f8      	str	r0, [r7, #12]
 8004f40:	60b9      	str	r1, [r7, #8]
 8004f42:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	3b04      	subs	r3, #4
 8004f48:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004f50:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	3b04      	subs	r3, #4
 8004f56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	f023 0201 	bic.w	r2, r3, #1
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	3b04      	subs	r3, #4
 8004f66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004f68:	4a0c      	ldr	r2, [pc, #48]	; (8004f9c <pxPortInitialiseStack+0x64>)
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	3b14      	subs	r3, #20
 8004f72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004f74:	687a      	ldr	r2, [r7, #4]
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	3b04      	subs	r3, #4
 8004f7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	f06f 0202 	mvn.w	r2, #2
 8004f86:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	3b20      	subs	r3, #32
 8004f8c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
}
 8004f90:	4618      	mov	r0, r3
 8004f92:	3714      	adds	r7, #20
 8004f94:	46bd      	mov	sp, r7
 8004f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9a:	4770      	bx	lr
 8004f9c:	08004fa1 	.word	0x08004fa1

08004fa0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004fa0:	b480      	push	{r7}
 8004fa2:	b085      	sub	sp, #20
 8004fa4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004faa:	4b12      	ldr	r3, [pc, #72]	; (8004ff4 <prvTaskExitError+0x54>)
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fb2:	d00a      	beq.n	8004fca <prvTaskExitError+0x2a>
	__asm volatile
 8004fb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fb8:	f383 8811 	msr	BASEPRI, r3
 8004fbc:	f3bf 8f6f 	isb	sy
 8004fc0:	f3bf 8f4f 	dsb	sy
 8004fc4:	60fb      	str	r3, [r7, #12]
}
 8004fc6:	bf00      	nop
 8004fc8:	e7fe      	b.n	8004fc8 <prvTaskExitError+0x28>
	__asm volatile
 8004fca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fce:	f383 8811 	msr	BASEPRI, r3
 8004fd2:	f3bf 8f6f 	isb	sy
 8004fd6:	f3bf 8f4f 	dsb	sy
 8004fda:	60bb      	str	r3, [r7, #8]
}
 8004fdc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004fde:	bf00      	nop
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d0fc      	beq.n	8004fe0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004fe6:	bf00      	nop
 8004fe8:	bf00      	nop
 8004fea:	3714      	adds	r7, #20
 8004fec:	46bd      	mov	sp, r7
 8004fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff2:	4770      	bx	lr
 8004ff4:	2000000c 	.word	0x2000000c
	...

08005000 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005000:	4b07      	ldr	r3, [pc, #28]	; (8005020 <pxCurrentTCBConst2>)
 8005002:	6819      	ldr	r1, [r3, #0]
 8005004:	6808      	ldr	r0, [r1, #0]
 8005006:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800500a:	f380 8809 	msr	PSP, r0
 800500e:	f3bf 8f6f 	isb	sy
 8005012:	f04f 0000 	mov.w	r0, #0
 8005016:	f380 8811 	msr	BASEPRI, r0
 800501a:	4770      	bx	lr
 800501c:	f3af 8000 	nop.w

08005020 <pxCurrentTCBConst2>:
 8005020:	200006ec 	.word	0x200006ec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005024:	bf00      	nop
 8005026:	bf00      	nop

08005028 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005028:	4808      	ldr	r0, [pc, #32]	; (800504c <prvPortStartFirstTask+0x24>)
 800502a:	6800      	ldr	r0, [r0, #0]
 800502c:	6800      	ldr	r0, [r0, #0]
 800502e:	f380 8808 	msr	MSP, r0
 8005032:	f04f 0000 	mov.w	r0, #0
 8005036:	f380 8814 	msr	CONTROL, r0
 800503a:	b662      	cpsie	i
 800503c:	b661      	cpsie	f
 800503e:	f3bf 8f4f 	dsb	sy
 8005042:	f3bf 8f6f 	isb	sy
 8005046:	df00      	svc	0
 8005048:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800504a:	bf00      	nop
 800504c:	e000ed08 	.word	0xe000ed08

08005050 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b086      	sub	sp, #24
 8005054:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005056:	4b46      	ldr	r3, [pc, #280]	; (8005170 <xPortStartScheduler+0x120>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	4a46      	ldr	r2, [pc, #280]	; (8005174 <xPortStartScheduler+0x124>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d10a      	bne.n	8005076 <xPortStartScheduler+0x26>
	__asm volatile
 8005060:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005064:	f383 8811 	msr	BASEPRI, r3
 8005068:	f3bf 8f6f 	isb	sy
 800506c:	f3bf 8f4f 	dsb	sy
 8005070:	613b      	str	r3, [r7, #16]
}
 8005072:	bf00      	nop
 8005074:	e7fe      	b.n	8005074 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005076:	4b3e      	ldr	r3, [pc, #248]	; (8005170 <xPortStartScheduler+0x120>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4a3f      	ldr	r2, [pc, #252]	; (8005178 <xPortStartScheduler+0x128>)
 800507c:	4293      	cmp	r3, r2
 800507e:	d10a      	bne.n	8005096 <xPortStartScheduler+0x46>
	__asm volatile
 8005080:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005084:	f383 8811 	msr	BASEPRI, r3
 8005088:	f3bf 8f6f 	isb	sy
 800508c:	f3bf 8f4f 	dsb	sy
 8005090:	60fb      	str	r3, [r7, #12]
}
 8005092:	bf00      	nop
 8005094:	e7fe      	b.n	8005094 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005096:	4b39      	ldr	r3, [pc, #228]	; (800517c <xPortStartScheduler+0x12c>)
 8005098:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	781b      	ldrb	r3, [r3, #0]
 800509e:	b2db      	uxtb	r3, r3
 80050a0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	22ff      	movs	r2, #255	; 0xff
 80050a6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80050a8:	697b      	ldr	r3, [r7, #20]
 80050aa:	781b      	ldrb	r3, [r3, #0]
 80050ac:	b2db      	uxtb	r3, r3
 80050ae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80050b0:	78fb      	ldrb	r3, [r7, #3]
 80050b2:	b2db      	uxtb	r3, r3
 80050b4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80050b8:	b2da      	uxtb	r2, r3
 80050ba:	4b31      	ldr	r3, [pc, #196]	; (8005180 <xPortStartScheduler+0x130>)
 80050bc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80050be:	4b31      	ldr	r3, [pc, #196]	; (8005184 <xPortStartScheduler+0x134>)
 80050c0:	2207      	movs	r2, #7
 80050c2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80050c4:	e009      	b.n	80050da <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80050c6:	4b2f      	ldr	r3, [pc, #188]	; (8005184 <xPortStartScheduler+0x134>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	3b01      	subs	r3, #1
 80050cc:	4a2d      	ldr	r2, [pc, #180]	; (8005184 <xPortStartScheduler+0x134>)
 80050ce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80050d0:	78fb      	ldrb	r3, [r7, #3]
 80050d2:	b2db      	uxtb	r3, r3
 80050d4:	005b      	lsls	r3, r3, #1
 80050d6:	b2db      	uxtb	r3, r3
 80050d8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80050da:	78fb      	ldrb	r3, [r7, #3]
 80050dc:	b2db      	uxtb	r3, r3
 80050de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050e2:	2b80      	cmp	r3, #128	; 0x80
 80050e4:	d0ef      	beq.n	80050c6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80050e6:	4b27      	ldr	r3, [pc, #156]	; (8005184 <xPortStartScheduler+0x134>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f1c3 0307 	rsb	r3, r3, #7
 80050ee:	2b04      	cmp	r3, #4
 80050f0:	d00a      	beq.n	8005108 <xPortStartScheduler+0xb8>
	__asm volatile
 80050f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050f6:	f383 8811 	msr	BASEPRI, r3
 80050fa:	f3bf 8f6f 	isb	sy
 80050fe:	f3bf 8f4f 	dsb	sy
 8005102:	60bb      	str	r3, [r7, #8]
}
 8005104:	bf00      	nop
 8005106:	e7fe      	b.n	8005106 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005108:	4b1e      	ldr	r3, [pc, #120]	; (8005184 <xPortStartScheduler+0x134>)
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	021b      	lsls	r3, r3, #8
 800510e:	4a1d      	ldr	r2, [pc, #116]	; (8005184 <xPortStartScheduler+0x134>)
 8005110:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005112:	4b1c      	ldr	r3, [pc, #112]	; (8005184 <xPortStartScheduler+0x134>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800511a:	4a1a      	ldr	r2, [pc, #104]	; (8005184 <xPortStartScheduler+0x134>)
 800511c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	b2da      	uxtb	r2, r3
 8005122:	697b      	ldr	r3, [r7, #20]
 8005124:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005126:	4b18      	ldr	r3, [pc, #96]	; (8005188 <xPortStartScheduler+0x138>)
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	4a17      	ldr	r2, [pc, #92]	; (8005188 <xPortStartScheduler+0x138>)
 800512c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005130:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005132:	4b15      	ldr	r3, [pc, #84]	; (8005188 <xPortStartScheduler+0x138>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	4a14      	ldr	r2, [pc, #80]	; (8005188 <xPortStartScheduler+0x138>)
 8005138:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800513c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800513e:	f000 f8dd 	bl	80052fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005142:	4b12      	ldr	r3, [pc, #72]	; (800518c <xPortStartScheduler+0x13c>)
 8005144:	2200      	movs	r2, #0
 8005146:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005148:	f000 f8fc 	bl	8005344 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800514c:	4b10      	ldr	r3, [pc, #64]	; (8005190 <xPortStartScheduler+0x140>)
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4a0f      	ldr	r2, [pc, #60]	; (8005190 <xPortStartScheduler+0x140>)
 8005152:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005156:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005158:	f7ff ff66 	bl	8005028 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800515c:	f7ff f852 	bl	8004204 <vTaskSwitchContext>
	prvTaskExitError();
 8005160:	f7ff ff1e 	bl	8004fa0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005164:	2300      	movs	r3, #0
}
 8005166:	4618      	mov	r0, r3
 8005168:	3718      	adds	r7, #24
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}
 800516e:	bf00      	nop
 8005170:	e000ed00 	.word	0xe000ed00
 8005174:	410fc271 	.word	0x410fc271
 8005178:	410fc270 	.word	0x410fc270
 800517c:	e000e400 	.word	0xe000e400
 8005180:	20000d18 	.word	0x20000d18
 8005184:	20000d1c 	.word	0x20000d1c
 8005188:	e000ed20 	.word	0xe000ed20
 800518c:	2000000c 	.word	0x2000000c
 8005190:	e000ef34 	.word	0xe000ef34

08005194 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005194:	b480      	push	{r7}
 8005196:	b083      	sub	sp, #12
 8005198:	af00      	add	r7, sp, #0
	__asm volatile
 800519a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800519e:	f383 8811 	msr	BASEPRI, r3
 80051a2:	f3bf 8f6f 	isb	sy
 80051a6:	f3bf 8f4f 	dsb	sy
 80051aa:	607b      	str	r3, [r7, #4]
}
 80051ac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80051ae:	4b0f      	ldr	r3, [pc, #60]	; (80051ec <vPortEnterCritical+0x58>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	3301      	adds	r3, #1
 80051b4:	4a0d      	ldr	r2, [pc, #52]	; (80051ec <vPortEnterCritical+0x58>)
 80051b6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80051b8:	4b0c      	ldr	r3, [pc, #48]	; (80051ec <vPortEnterCritical+0x58>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	2b01      	cmp	r3, #1
 80051be:	d10f      	bne.n	80051e0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80051c0:	4b0b      	ldr	r3, [pc, #44]	; (80051f0 <vPortEnterCritical+0x5c>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	b2db      	uxtb	r3, r3
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d00a      	beq.n	80051e0 <vPortEnterCritical+0x4c>
	__asm volatile
 80051ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051ce:	f383 8811 	msr	BASEPRI, r3
 80051d2:	f3bf 8f6f 	isb	sy
 80051d6:	f3bf 8f4f 	dsb	sy
 80051da:	603b      	str	r3, [r7, #0]
}
 80051dc:	bf00      	nop
 80051de:	e7fe      	b.n	80051de <vPortEnterCritical+0x4a>
	}
}
 80051e0:	bf00      	nop
 80051e2:	370c      	adds	r7, #12
 80051e4:	46bd      	mov	sp, r7
 80051e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ea:	4770      	bx	lr
 80051ec:	2000000c 	.word	0x2000000c
 80051f0:	e000ed04 	.word	0xe000ed04

080051f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80051f4:	b480      	push	{r7}
 80051f6:	b083      	sub	sp, #12
 80051f8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80051fa:	4b12      	ldr	r3, [pc, #72]	; (8005244 <vPortExitCritical+0x50>)
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d10a      	bne.n	8005218 <vPortExitCritical+0x24>
	__asm volatile
 8005202:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005206:	f383 8811 	msr	BASEPRI, r3
 800520a:	f3bf 8f6f 	isb	sy
 800520e:	f3bf 8f4f 	dsb	sy
 8005212:	607b      	str	r3, [r7, #4]
}
 8005214:	bf00      	nop
 8005216:	e7fe      	b.n	8005216 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005218:	4b0a      	ldr	r3, [pc, #40]	; (8005244 <vPortExitCritical+0x50>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	3b01      	subs	r3, #1
 800521e:	4a09      	ldr	r2, [pc, #36]	; (8005244 <vPortExitCritical+0x50>)
 8005220:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005222:	4b08      	ldr	r3, [pc, #32]	; (8005244 <vPortExitCritical+0x50>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d105      	bne.n	8005236 <vPortExitCritical+0x42>
 800522a:	2300      	movs	r3, #0
 800522c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	f383 8811 	msr	BASEPRI, r3
}
 8005234:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005236:	bf00      	nop
 8005238:	370c      	adds	r7, #12
 800523a:	46bd      	mov	sp, r7
 800523c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005240:	4770      	bx	lr
 8005242:	bf00      	nop
 8005244:	2000000c 	.word	0x2000000c
	...

08005250 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005250:	f3ef 8009 	mrs	r0, PSP
 8005254:	f3bf 8f6f 	isb	sy
 8005258:	4b15      	ldr	r3, [pc, #84]	; (80052b0 <pxCurrentTCBConst>)
 800525a:	681a      	ldr	r2, [r3, #0]
 800525c:	f01e 0f10 	tst.w	lr, #16
 8005260:	bf08      	it	eq
 8005262:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005266:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800526a:	6010      	str	r0, [r2, #0]
 800526c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005270:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005274:	f380 8811 	msr	BASEPRI, r0
 8005278:	f3bf 8f4f 	dsb	sy
 800527c:	f3bf 8f6f 	isb	sy
 8005280:	f7fe ffc0 	bl	8004204 <vTaskSwitchContext>
 8005284:	f04f 0000 	mov.w	r0, #0
 8005288:	f380 8811 	msr	BASEPRI, r0
 800528c:	bc09      	pop	{r0, r3}
 800528e:	6819      	ldr	r1, [r3, #0]
 8005290:	6808      	ldr	r0, [r1, #0]
 8005292:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005296:	f01e 0f10 	tst.w	lr, #16
 800529a:	bf08      	it	eq
 800529c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80052a0:	f380 8809 	msr	PSP, r0
 80052a4:	f3bf 8f6f 	isb	sy
 80052a8:	4770      	bx	lr
 80052aa:	bf00      	nop
 80052ac:	f3af 8000 	nop.w

080052b0 <pxCurrentTCBConst>:
 80052b0:	200006ec 	.word	0x200006ec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80052b4:	bf00      	nop
 80052b6:	bf00      	nop

080052b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b082      	sub	sp, #8
 80052bc:	af00      	add	r7, sp, #0
	__asm volatile
 80052be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052c2:	f383 8811 	msr	BASEPRI, r3
 80052c6:	f3bf 8f6f 	isb	sy
 80052ca:	f3bf 8f4f 	dsb	sy
 80052ce:	607b      	str	r3, [r7, #4]
}
 80052d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80052d2:	f7fe fedd 	bl	8004090 <xTaskIncrementTick>
 80052d6:	4603      	mov	r3, r0
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d003      	beq.n	80052e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80052dc:	4b06      	ldr	r3, [pc, #24]	; (80052f8 <xPortSysTickHandler+0x40>)
 80052de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80052e2:	601a      	str	r2, [r3, #0]
 80052e4:	2300      	movs	r3, #0
 80052e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	f383 8811 	msr	BASEPRI, r3
}
 80052ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80052f0:	bf00      	nop
 80052f2:	3708      	adds	r7, #8
 80052f4:	46bd      	mov	sp, r7
 80052f6:	bd80      	pop	{r7, pc}
 80052f8:	e000ed04 	.word	0xe000ed04

080052fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80052fc:	b480      	push	{r7}
 80052fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005300:	4b0b      	ldr	r3, [pc, #44]	; (8005330 <vPortSetupTimerInterrupt+0x34>)
 8005302:	2200      	movs	r2, #0
 8005304:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005306:	4b0b      	ldr	r3, [pc, #44]	; (8005334 <vPortSetupTimerInterrupt+0x38>)
 8005308:	2200      	movs	r2, #0
 800530a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800530c:	4b0a      	ldr	r3, [pc, #40]	; (8005338 <vPortSetupTimerInterrupt+0x3c>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	4a0a      	ldr	r2, [pc, #40]	; (800533c <vPortSetupTimerInterrupt+0x40>)
 8005312:	fba2 2303 	umull	r2, r3, r2, r3
 8005316:	099b      	lsrs	r3, r3, #6
 8005318:	4a09      	ldr	r2, [pc, #36]	; (8005340 <vPortSetupTimerInterrupt+0x44>)
 800531a:	3b01      	subs	r3, #1
 800531c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800531e:	4b04      	ldr	r3, [pc, #16]	; (8005330 <vPortSetupTimerInterrupt+0x34>)
 8005320:	2207      	movs	r2, #7
 8005322:	601a      	str	r2, [r3, #0]
}
 8005324:	bf00      	nop
 8005326:	46bd      	mov	sp, r7
 8005328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532c:	4770      	bx	lr
 800532e:	bf00      	nop
 8005330:	e000e010 	.word	0xe000e010
 8005334:	e000e018 	.word	0xe000e018
 8005338:	20000000 	.word	0x20000000
 800533c:	10624dd3 	.word	0x10624dd3
 8005340:	e000e014 	.word	0xe000e014

08005344 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005344:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005354 <vPortEnableVFP+0x10>
 8005348:	6801      	ldr	r1, [r0, #0]
 800534a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800534e:	6001      	str	r1, [r0, #0]
 8005350:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005352:	bf00      	nop
 8005354:	e000ed88 	.word	0xe000ed88

08005358 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005358:	b480      	push	{r7}
 800535a:	b085      	sub	sp, #20
 800535c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800535e:	f3ef 8305 	mrs	r3, IPSR
 8005362:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	2b0f      	cmp	r3, #15
 8005368:	d914      	bls.n	8005394 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800536a:	4a17      	ldr	r2, [pc, #92]	; (80053c8 <vPortValidateInterruptPriority+0x70>)
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	4413      	add	r3, r2
 8005370:	781b      	ldrb	r3, [r3, #0]
 8005372:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005374:	4b15      	ldr	r3, [pc, #84]	; (80053cc <vPortValidateInterruptPriority+0x74>)
 8005376:	781b      	ldrb	r3, [r3, #0]
 8005378:	7afa      	ldrb	r2, [r7, #11]
 800537a:	429a      	cmp	r2, r3
 800537c:	d20a      	bcs.n	8005394 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800537e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005382:	f383 8811 	msr	BASEPRI, r3
 8005386:	f3bf 8f6f 	isb	sy
 800538a:	f3bf 8f4f 	dsb	sy
 800538e:	607b      	str	r3, [r7, #4]
}
 8005390:	bf00      	nop
 8005392:	e7fe      	b.n	8005392 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005394:	4b0e      	ldr	r3, [pc, #56]	; (80053d0 <vPortValidateInterruptPriority+0x78>)
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800539c:	4b0d      	ldr	r3, [pc, #52]	; (80053d4 <vPortValidateInterruptPriority+0x7c>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	429a      	cmp	r2, r3
 80053a2:	d90a      	bls.n	80053ba <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80053a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053a8:	f383 8811 	msr	BASEPRI, r3
 80053ac:	f3bf 8f6f 	isb	sy
 80053b0:	f3bf 8f4f 	dsb	sy
 80053b4:	603b      	str	r3, [r7, #0]
}
 80053b6:	bf00      	nop
 80053b8:	e7fe      	b.n	80053b8 <vPortValidateInterruptPriority+0x60>
	}
 80053ba:	bf00      	nop
 80053bc:	3714      	adds	r7, #20
 80053be:	46bd      	mov	sp, r7
 80053c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c4:	4770      	bx	lr
 80053c6:	bf00      	nop
 80053c8:	e000e3f0 	.word	0xe000e3f0
 80053cc:	20000d18 	.word	0x20000d18
 80053d0:	e000ed0c 	.word	0xe000ed0c
 80053d4:	20000d1c 	.word	0x20000d1c

080053d8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b08a      	sub	sp, #40	; 0x28
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80053e0:	2300      	movs	r3, #0
 80053e2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80053e4:	f7fe fd98 	bl	8003f18 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80053e8:	4b5b      	ldr	r3, [pc, #364]	; (8005558 <pvPortMalloc+0x180>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d101      	bne.n	80053f4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80053f0:	f000 f920 	bl	8005634 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80053f4:	4b59      	ldr	r3, [pc, #356]	; (800555c <pvPortMalloc+0x184>)
 80053f6:	681a      	ldr	r2, [r3, #0]
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	4013      	ands	r3, r2
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	f040 8093 	bne.w	8005528 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d01d      	beq.n	8005444 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005408:	2208      	movs	r2, #8
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	4413      	add	r3, r2
 800540e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	f003 0307 	and.w	r3, r3, #7
 8005416:	2b00      	cmp	r3, #0
 8005418:	d014      	beq.n	8005444 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	f023 0307 	bic.w	r3, r3, #7
 8005420:	3308      	adds	r3, #8
 8005422:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	f003 0307 	and.w	r3, r3, #7
 800542a:	2b00      	cmp	r3, #0
 800542c:	d00a      	beq.n	8005444 <pvPortMalloc+0x6c>
	__asm volatile
 800542e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005432:	f383 8811 	msr	BASEPRI, r3
 8005436:	f3bf 8f6f 	isb	sy
 800543a:	f3bf 8f4f 	dsb	sy
 800543e:	617b      	str	r3, [r7, #20]
}
 8005440:	bf00      	nop
 8005442:	e7fe      	b.n	8005442 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d06e      	beq.n	8005528 <pvPortMalloc+0x150>
 800544a:	4b45      	ldr	r3, [pc, #276]	; (8005560 <pvPortMalloc+0x188>)
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	687a      	ldr	r2, [r7, #4]
 8005450:	429a      	cmp	r2, r3
 8005452:	d869      	bhi.n	8005528 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005454:	4b43      	ldr	r3, [pc, #268]	; (8005564 <pvPortMalloc+0x18c>)
 8005456:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005458:	4b42      	ldr	r3, [pc, #264]	; (8005564 <pvPortMalloc+0x18c>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800545e:	e004      	b.n	800546a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005462:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800546a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800546c:	685b      	ldr	r3, [r3, #4]
 800546e:	687a      	ldr	r2, [r7, #4]
 8005470:	429a      	cmp	r2, r3
 8005472:	d903      	bls.n	800547c <pvPortMalloc+0xa4>
 8005474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d1f1      	bne.n	8005460 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800547c:	4b36      	ldr	r3, [pc, #216]	; (8005558 <pvPortMalloc+0x180>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005482:	429a      	cmp	r2, r3
 8005484:	d050      	beq.n	8005528 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005486:	6a3b      	ldr	r3, [r7, #32]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	2208      	movs	r2, #8
 800548c:	4413      	add	r3, r2
 800548e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005492:	681a      	ldr	r2, [r3, #0]
 8005494:	6a3b      	ldr	r3, [r7, #32]
 8005496:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800549a:	685a      	ldr	r2, [r3, #4]
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	1ad2      	subs	r2, r2, r3
 80054a0:	2308      	movs	r3, #8
 80054a2:	005b      	lsls	r3, r3, #1
 80054a4:	429a      	cmp	r2, r3
 80054a6:	d91f      	bls.n	80054e8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80054a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	4413      	add	r3, r2
 80054ae:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80054b0:	69bb      	ldr	r3, [r7, #24]
 80054b2:	f003 0307 	and.w	r3, r3, #7
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d00a      	beq.n	80054d0 <pvPortMalloc+0xf8>
	__asm volatile
 80054ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054be:	f383 8811 	msr	BASEPRI, r3
 80054c2:	f3bf 8f6f 	isb	sy
 80054c6:	f3bf 8f4f 	dsb	sy
 80054ca:	613b      	str	r3, [r7, #16]
}
 80054cc:	bf00      	nop
 80054ce:	e7fe      	b.n	80054ce <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80054d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054d2:	685a      	ldr	r2, [r3, #4]
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	1ad2      	subs	r2, r2, r3
 80054d8:	69bb      	ldr	r3, [r7, #24]
 80054da:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80054dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054de:	687a      	ldr	r2, [r7, #4]
 80054e0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80054e2:	69b8      	ldr	r0, [r7, #24]
 80054e4:	f000 f908 	bl	80056f8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80054e8:	4b1d      	ldr	r3, [pc, #116]	; (8005560 <pvPortMalloc+0x188>)
 80054ea:	681a      	ldr	r2, [r3, #0]
 80054ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	1ad3      	subs	r3, r2, r3
 80054f2:	4a1b      	ldr	r2, [pc, #108]	; (8005560 <pvPortMalloc+0x188>)
 80054f4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80054f6:	4b1a      	ldr	r3, [pc, #104]	; (8005560 <pvPortMalloc+0x188>)
 80054f8:	681a      	ldr	r2, [r3, #0]
 80054fa:	4b1b      	ldr	r3, [pc, #108]	; (8005568 <pvPortMalloc+0x190>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	429a      	cmp	r2, r3
 8005500:	d203      	bcs.n	800550a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005502:	4b17      	ldr	r3, [pc, #92]	; (8005560 <pvPortMalloc+0x188>)
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	4a18      	ldr	r2, [pc, #96]	; (8005568 <pvPortMalloc+0x190>)
 8005508:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800550a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800550c:	685a      	ldr	r2, [r3, #4]
 800550e:	4b13      	ldr	r3, [pc, #76]	; (800555c <pvPortMalloc+0x184>)
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	431a      	orrs	r2, r3
 8005514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005516:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800551a:	2200      	movs	r2, #0
 800551c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800551e:	4b13      	ldr	r3, [pc, #76]	; (800556c <pvPortMalloc+0x194>)
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	3301      	adds	r3, #1
 8005524:	4a11      	ldr	r2, [pc, #68]	; (800556c <pvPortMalloc+0x194>)
 8005526:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005528:	f7fe fd04 	bl	8003f34 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800552c:	69fb      	ldr	r3, [r7, #28]
 800552e:	f003 0307 	and.w	r3, r3, #7
 8005532:	2b00      	cmp	r3, #0
 8005534:	d00a      	beq.n	800554c <pvPortMalloc+0x174>
	__asm volatile
 8005536:	f04f 0350 	mov.w	r3, #80	; 0x50
 800553a:	f383 8811 	msr	BASEPRI, r3
 800553e:	f3bf 8f6f 	isb	sy
 8005542:	f3bf 8f4f 	dsb	sy
 8005546:	60fb      	str	r3, [r7, #12]
}
 8005548:	bf00      	nop
 800554a:	e7fe      	b.n	800554a <pvPortMalloc+0x172>
	return pvReturn;
 800554c:	69fb      	ldr	r3, [r7, #28]
}
 800554e:	4618      	mov	r0, r3
 8005550:	3728      	adds	r7, #40	; 0x28
 8005552:	46bd      	mov	sp, r7
 8005554:	bd80      	pop	{r7, pc}
 8005556:	bf00      	nop
 8005558:	200018e0 	.word	0x200018e0
 800555c:	200018f4 	.word	0x200018f4
 8005560:	200018e4 	.word	0x200018e4
 8005564:	200018d8 	.word	0x200018d8
 8005568:	200018e8 	.word	0x200018e8
 800556c:	200018ec 	.word	0x200018ec

08005570 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b086      	sub	sp, #24
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d04d      	beq.n	800561e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005582:	2308      	movs	r3, #8
 8005584:	425b      	negs	r3, r3
 8005586:	697a      	ldr	r2, [r7, #20]
 8005588:	4413      	add	r3, r2
 800558a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800558c:	697b      	ldr	r3, [r7, #20]
 800558e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005590:	693b      	ldr	r3, [r7, #16]
 8005592:	685a      	ldr	r2, [r3, #4]
 8005594:	4b24      	ldr	r3, [pc, #144]	; (8005628 <vPortFree+0xb8>)
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	4013      	ands	r3, r2
 800559a:	2b00      	cmp	r3, #0
 800559c:	d10a      	bne.n	80055b4 <vPortFree+0x44>
	__asm volatile
 800559e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055a2:	f383 8811 	msr	BASEPRI, r3
 80055a6:	f3bf 8f6f 	isb	sy
 80055aa:	f3bf 8f4f 	dsb	sy
 80055ae:	60fb      	str	r3, [r7, #12]
}
 80055b0:	bf00      	nop
 80055b2:	e7fe      	b.n	80055b2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80055b4:	693b      	ldr	r3, [r7, #16]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d00a      	beq.n	80055d2 <vPortFree+0x62>
	__asm volatile
 80055bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055c0:	f383 8811 	msr	BASEPRI, r3
 80055c4:	f3bf 8f6f 	isb	sy
 80055c8:	f3bf 8f4f 	dsb	sy
 80055cc:	60bb      	str	r3, [r7, #8]
}
 80055ce:	bf00      	nop
 80055d0:	e7fe      	b.n	80055d0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80055d2:	693b      	ldr	r3, [r7, #16]
 80055d4:	685a      	ldr	r2, [r3, #4]
 80055d6:	4b14      	ldr	r3, [pc, #80]	; (8005628 <vPortFree+0xb8>)
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	4013      	ands	r3, r2
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d01e      	beq.n	800561e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80055e0:	693b      	ldr	r3, [r7, #16]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d11a      	bne.n	800561e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80055e8:	693b      	ldr	r3, [r7, #16]
 80055ea:	685a      	ldr	r2, [r3, #4]
 80055ec:	4b0e      	ldr	r3, [pc, #56]	; (8005628 <vPortFree+0xb8>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	43db      	mvns	r3, r3
 80055f2:	401a      	ands	r2, r3
 80055f4:	693b      	ldr	r3, [r7, #16]
 80055f6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80055f8:	f7fe fc8e 	bl	8003f18 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80055fc:	693b      	ldr	r3, [r7, #16]
 80055fe:	685a      	ldr	r2, [r3, #4]
 8005600:	4b0a      	ldr	r3, [pc, #40]	; (800562c <vPortFree+0xbc>)
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4413      	add	r3, r2
 8005606:	4a09      	ldr	r2, [pc, #36]	; (800562c <vPortFree+0xbc>)
 8005608:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800560a:	6938      	ldr	r0, [r7, #16]
 800560c:	f000 f874 	bl	80056f8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005610:	4b07      	ldr	r3, [pc, #28]	; (8005630 <vPortFree+0xc0>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	3301      	adds	r3, #1
 8005616:	4a06      	ldr	r2, [pc, #24]	; (8005630 <vPortFree+0xc0>)
 8005618:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800561a:	f7fe fc8b 	bl	8003f34 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800561e:	bf00      	nop
 8005620:	3718      	adds	r7, #24
 8005622:	46bd      	mov	sp, r7
 8005624:	bd80      	pop	{r7, pc}
 8005626:	bf00      	nop
 8005628:	200018f4 	.word	0x200018f4
 800562c:	200018e4 	.word	0x200018e4
 8005630:	200018f0 	.word	0x200018f0

08005634 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005634:	b480      	push	{r7}
 8005636:	b085      	sub	sp, #20
 8005638:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800563a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800563e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005640:	4b27      	ldr	r3, [pc, #156]	; (80056e0 <prvHeapInit+0xac>)
 8005642:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	f003 0307 	and.w	r3, r3, #7
 800564a:	2b00      	cmp	r3, #0
 800564c:	d00c      	beq.n	8005668 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	3307      	adds	r3, #7
 8005652:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	f023 0307 	bic.w	r3, r3, #7
 800565a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800565c:	68ba      	ldr	r2, [r7, #8]
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	1ad3      	subs	r3, r2, r3
 8005662:	4a1f      	ldr	r2, [pc, #124]	; (80056e0 <prvHeapInit+0xac>)
 8005664:	4413      	add	r3, r2
 8005666:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800566c:	4a1d      	ldr	r2, [pc, #116]	; (80056e4 <prvHeapInit+0xb0>)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005672:	4b1c      	ldr	r3, [pc, #112]	; (80056e4 <prvHeapInit+0xb0>)
 8005674:	2200      	movs	r2, #0
 8005676:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	68ba      	ldr	r2, [r7, #8]
 800567c:	4413      	add	r3, r2
 800567e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005680:	2208      	movs	r2, #8
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	1a9b      	subs	r3, r3, r2
 8005686:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	f023 0307 	bic.w	r3, r3, #7
 800568e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	4a15      	ldr	r2, [pc, #84]	; (80056e8 <prvHeapInit+0xb4>)
 8005694:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005696:	4b14      	ldr	r3, [pc, #80]	; (80056e8 <prvHeapInit+0xb4>)
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	2200      	movs	r2, #0
 800569c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800569e:	4b12      	ldr	r3, [pc, #72]	; (80056e8 <prvHeapInit+0xb4>)
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	2200      	movs	r2, #0
 80056a4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	68fa      	ldr	r2, [r7, #12]
 80056ae:	1ad2      	subs	r2, r2, r3
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80056b4:	4b0c      	ldr	r3, [pc, #48]	; (80056e8 <prvHeapInit+0xb4>)
 80056b6:	681a      	ldr	r2, [r3, #0]
 80056b8:	683b      	ldr	r3, [r7, #0]
 80056ba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	685b      	ldr	r3, [r3, #4]
 80056c0:	4a0a      	ldr	r2, [pc, #40]	; (80056ec <prvHeapInit+0xb8>)
 80056c2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	685b      	ldr	r3, [r3, #4]
 80056c8:	4a09      	ldr	r2, [pc, #36]	; (80056f0 <prvHeapInit+0xbc>)
 80056ca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80056cc:	4b09      	ldr	r3, [pc, #36]	; (80056f4 <prvHeapInit+0xc0>)
 80056ce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80056d2:	601a      	str	r2, [r3, #0]
}
 80056d4:	bf00      	nop
 80056d6:	3714      	adds	r7, #20
 80056d8:	46bd      	mov	sp, r7
 80056da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056de:	4770      	bx	lr
 80056e0:	20000d20 	.word	0x20000d20
 80056e4:	200018d8 	.word	0x200018d8
 80056e8:	200018e0 	.word	0x200018e0
 80056ec:	200018e8 	.word	0x200018e8
 80056f0:	200018e4 	.word	0x200018e4
 80056f4:	200018f4 	.word	0x200018f4

080056f8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80056f8:	b480      	push	{r7}
 80056fa:	b085      	sub	sp, #20
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005700:	4b28      	ldr	r3, [pc, #160]	; (80057a4 <prvInsertBlockIntoFreeList+0xac>)
 8005702:	60fb      	str	r3, [r7, #12]
 8005704:	e002      	b.n	800570c <prvInsertBlockIntoFreeList+0x14>
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	60fb      	str	r3, [r7, #12]
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	687a      	ldr	r2, [r7, #4]
 8005712:	429a      	cmp	r2, r3
 8005714:	d8f7      	bhi.n	8005706 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	685b      	ldr	r3, [r3, #4]
 800571e:	68ba      	ldr	r2, [r7, #8]
 8005720:	4413      	add	r3, r2
 8005722:	687a      	ldr	r2, [r7, #4]
 8005724:	429a      	cmp	r2, r3
 8005726:	d108      	bne.n	800573a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	685a      	ldr	r2, [r3, #4]
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	441a      	add	r2, r3
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	685b      	ldr	r3, [r3, #4]
 8005742:	68ba      	ldr	r2, [r7, #8]
 8005744:	441a      	add	r2, r3
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	429a      	cmp	r2, r3
 800574c:	d118      	bne.n	8005780 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681a      	ldr	r2, [r3, #0]
 8005752:	4b15      	ldr	r3, [pc, #84]	; (80057a8 <prvInsertBlockIntoFreeList+0xb0>)
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	429a      	cmp	r2, r3
 8005758:	d00d      	beq.n	8005776 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	685a      	ldr	r2, [r3, #4]
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	685b      	ldr	r3, [r3, #4]
 8005764:	441a      	add	r2, r3
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	681a      	ldr	r2, [r3, #0]
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	601a      	str	r2, [r3, #0]
 8005774:	e008      	b.n	8005788 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005776:	4b0c      	ldr	r3, [pc, #48]	; (80057a8 <prvInsertBlockIntoFreeList+0xb0>)
 8005778:	681a      	ldr	r2, [r3, #0]
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	601a      	str	r2, [r3, #0]
 800577e:	e003      	b.n	8005788 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681a      	ldr	r2, [r3, #0]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005788:	68fa      	ldr	r2, [r7, #12]
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	429a      	cmp	r2, r3
 800578e:	d002      	beq.n	8005796 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	687a      	ldr	r2, [r7, #4]
 8005794:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005796:	bf00      	nop
 8005798:	3714      	adds	r7, #20
 800579a:	46bd      	mov	sp, r7
 800579c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a0:	4770      	bx	lr
 80057a2:	bf00      	nop
 80057a4:	200018d8 	.word	0x200018d8
 80057a8:	200018e0 	.word	0x200018e0

080057ac <IIM42652_ReadRegister>:




HAL_StatusTypeDef IIM42652_ReadRegister( IIM42652 *dev, uint8_t reg, uint8_t *data )
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b088      	sub	sp, #32
 80057b0:	af04      	add	r7, sp, #16
 80057b2:	60f8      	str	r0, [r7, #12]
 80057b4:	460b      	mov	r3, r1
 80057b6:	607a      	str	r2, [r7, #4]
 80057b8:	72fb      	strb	r3, [r7, #11]
	return HAL_I2C_Mem_Read( dev->i2cHandle, IIM42652_I2C_ADDRESS, reg, I2C_MEMADD_SIZE_8BIT, data, 1, HAL_MAX_DELAY);
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	6818      	ldr	r0, [r3, #0]
 80057be:	7afb      	ldrb	r3, [r7, #11]
 80057c0:	b29a      	uxth	r2, r3
 80057c2:	f04f 33ff 	mov.w	r3, #4294967295
 80057c6:	9302      	str	r3, [sp, #8]
 80057c8:	2301      	movs	r3, #1
 80057ca:	9301      	str	r3, [sp, #4]
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	9300      	str	r3, [sp, #0]
 80057d0:	2301      	movs	r3, #1
 80057d2:	21d2      	movs	r1, #210	; 0xd2
 80057d4:	f7fb fd00 	bl	80011d8 <HAL_I2C_Mem_Read>
 80057d8:	4603      	mov	r3, r0
}
 80057da:	4618      	mov	r0, r3
 80057dc:	3710      	adds	r7, #16
 80057de:	46bd      	mov	sp, r7
 80057e0:	bd80      	pop	{r7, pc}

080057e2 <IIM42652_Init>:
	return HAL_I2C_Mem_Write( dev->i2cHandle, IIM42652_I2C_ADDRESS, reg, I2C_MEMADD_SIZE_8BIT, data, 1, HAL_MAX_DELAY);
}


uint8_t IIM42652_Init( IIM42652 *dev, I2C_HandleTypeDef *i2cHandle )
{
 80057e2:	b580      	push	{r7, lr}
 80057e4:	b084      	sub	sp, #16
 80057e6:	af00      	add	r7, sp, #0
 80057e8:	6078      	str	r0, [r7, #4]
 80057ea:	6039      	str	r1, [r7, #0]

	/* Initialise structure parameters */
	dev->i2cHandle = i2cHandle;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	683a      	ldr	r2, [r7, #0]
 80057f0:	601a      	str	r2, [r3, #0]

	dev->acc[0] = 0.0f;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	f04f 0200 	mov.w	r2, #0
 80057f8:	605a      	str	r2, [r3, #4]
	dev->acc[1] = 0.0f;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	f04f 0200 	mov.w	r2, #0
 8005800:	609a      	str	r2, [r3, #8]
	dev->acc[2] = 0.0f;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	f04f 0200 	mov.w	r2, #0
 8005808:	60da      	str	r2, [r3, #12]

	dev->gyr[0] = 0.0f;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	f04f 0200 	mov.w	r2, #0
 8005810:	611a      	str	r2, [r3, #16]
	dev->gyr[1] = 0.0f;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	f04f 0200 	mov.w	r2, #0
 8005818:	615a      	str	r2, [r3, #20]
	dev->gyr[2] = 0.0f;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	f04f 0200 	mov.w	r2, #0
 8005820:	619a      	str	r2, [r3, #24]

	dev->temp_c = 0.0f;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	f04f 0200 	mov.w	r2, #0
 8005828:	61da      	str	r2, [r3, #28]

	/* I2C transaction errors */
	uint8_t errNum = 0;
 800582a:	2300      	movs	r3, #0
 800582c:	73fb      	strb	r3, [r7, #15]
	HAL_StatusTypeDef status;

	/* Check for device ID */
	uint8_t regDataID;

	status = IIM42652_ReadRegister(dev, WHO_AM_I_ADD, &regDataID);
 800582e:	f107 030d 	add.w	r3, r7, #13
 8005832:	461a      	mov	r2, r3
 8005834:	2175      	movs	r1, #117	; 0x75
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	f7ff ffb8 	bl	80057ac <IIM42652_ReadRegister>
 800583c:	4603      	mov	r3, r0
 800583e:	73bb      	strb	r3, [r7, #14]
	errNum += ( status != HAL_OK );
 8005840:	7bbb      	ldrb	r3, [r7, #14]
 8005842:	2b00      	cmp	r3, #0
 8005844:	bf14      	ite	ne
 8005846:	2301      	movne	r3, #1
 8005848:	2300      	moveq	r3, #0
 800584a:	b2db      	uxtb	r3, r3
 800584c:	461a      	mov	r2, r3
 800584e:	7bfb      	ldrb	r3, [r7, #15]
 8005850:	4413      	add	r3, r2
 8005852:	73fb      	strb	r3, [r7, #15]

	/* If ID not equal to IIM42652_I2C_ID, Init returns with an error code */
	if( regDataID != IIM42652_I2C_ID ) return HAL_ERROR;
 8005854:	7b7b      	ldrb	r3, [r7, #13]
 8005856:	2b6f      	cmp	r3, #111	; 0x6f
 8005858:	d001      	beq.n	800585e <IIM42652_Init+0x7c>
 800585a:	2301      	movs	r3, #1
 800585c:	e000      	b.n	8005860 <IIM42652_Init+0x7e>


	return 0;
 800585e:	2300      	movs	r3, #0
}
 8005860:	4618      	mov	r0, r3
 8005862:	3710      	adds	r7, #16
 8005864:	46bd      	mov	sp, r7
 8005866:	bd80      	pop	{r7, pc}

08005868 <MLX90393_WR>:
}


/* Write Register command, writes a word size register directly into volatile RAM */
uint8_t MLX90393_WR	( MLX90393 *dev, uint16_t *data, uint8_t regAddress )
{
 8005868:	b580      	push	{r7, lr}
 800586a:	b088      	sub	sp, #32
 800586c:	af02      	add	r7, sp, #8
 800586e:	60f8      	str	r0, [r7, #12]
 8005870:	60b9      	str	r1, [r7, #8]
 8005872:	4613      	mov	r3, r2
 8005874:	71fb      	strb	r3, [r7, #7]
	uint8_t status;
	uint8_t sendBuffer[4];
	HAL_StatusTypeDef i2c_status = HAL_OK;
 8005876:	2300      	movs	r3, #0
 8005878:	75fb      	strb	r3, [r7, #23]

	/* Constructs send buffer with Command + dataHI + dataLO + address */
	sendBuffer[0] = MLX90393_REG_WR;
 800587a:	2360      	movs	r3, #96	; 0x60
 800587c:	743b      	strb	r3, [r7, #16]
	sendBuffer[1] = (*data >> 8);
 800587e:	68bb      	ldr	r3, [r7, #8]
 8005880:	881b      	ldrh	r3, [r3, #0]
 8005882:	0a1b      	lsrs	r3, r3, #8
 8005884:	b29b      	uxth	r3, r3
 8005886:	b2db      	uxtb	r3, r3
 8005888:	747b      	strb	r3, [r7, #17]
	sendBuffer[2] = (*data & 0xFF);
 800588a:	68bb      	ldr	r3, [r7, #8]
 800588c:	881b      	ldrh	r3, [r3, #0]
 800588e:	b2db      	uxtb	r3, r3
 8005890:	74bb      	strb	r3, [r7, #18]
	sendBuffer[3] = regAddress;
 8005892:	79fb      	ldrb	r3, [r7, #7]
 8005894:	74fb      	strb	r3, [r7, #19]

	i2c_status = sendI2C( dev->i2cHandle, &status, sendBuffer, WR_DATA_LENGHT, 1 );
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	6818      	ldr	r0, [r3, #0]
 800589a:	f107 0210 	add.w	r2, r7, #16
 800589e:	f107 0116 	add.w	r1, r7, #22
 80058a2:	2301      	movs	r3, #1
 80058a4:	9300      	str	r3, [sp, #0]
 80058a6:	2304      	movs	r3, #4
 80058a8:	f000 f828 	bl	80058fc <sendI2C>
 80058ac:	4603      	mov	r3, r0
 80058ae:	75fb      	strb	r3, [r7, #23]

	/* Checks the HAL status of i2c transaction */
	if(i2c_status != HAL_OK) return MLX90393_STATUS_ERROR;
 80058b0:	7dfb      	ldrb	r3, [r7, #23]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d001      	beq.n	80058ba <MLX90393_WR+0x52>
 80058b6:	23ff      	movs	r3, #255	; 0xff
 80058b8:	e000      	b.n	80058bc <MLX90393_WR+0x54>
	else{
		return status;
 80058ba:	7dbb      	ldrb	r3, [r7, #22]
	}
}
 80058bc:	4618      	mov	r0, r3
 80058be:	3718      	adds	r7, #24
 80058c0:	46bd      	mov	sp, r7
 80058c2:	bd80      	pop	{r7, pc}

080058c4 <MLX90393_RT>:


/* Reset command, is used to reset the device, if device is runnning it will reset to idle mode */
uint8_t MLX90393_RT	( MLX90393 *dev )
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b086      	sub	sp, #24
 80058c8:	af02      	add	r7, sp, #8
 80058ca:	6078      	str	r0, [r7, #4]
	uint8_t status;
	HAL_StatusTypeDef i2c_status = HAL_OK;
 80058cc:	2300      	movs	r3, #0
 80058ce:	73fb      	strb	r3, [r7, #15]

	i2c_status = sendI2C( dev->i2cHandle, &status, (uint8_t*)MLX90393_REG_RT, 1, 1 );
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6818      	ldr	r0, [r3, #0]
 80058d4:	f107 010e 	add.w	r1, r7, #14
 80058d8:	2301      	movs	r3, #1
 80058da:	9300      	str	r3, [sp, #0]
 80058dc:	2301      	movs	r3, #1
 80058de:	22f0      	movs	r2, #240	; 0xf0
 80058e0:	f000 f80c 	bl	80058fc <sendI2C>
 80058e4:	4603      	mov	r3, r0
 80058e6:	73fb      	strb	r3, [r7, #15]

	/* Checks the HAL status of i2c transaction */
	if(i2c_status != HAL_OK) return MLX90393_STATUS_ERROR;
 80058e8:	7bfb      	ldrb	r3, [r7, #15]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d001      	beq.n	80058f2 <MLX90393_RT+0x2e>
 80058ee:	23ff      	movs	r3, #255	; 0xff
 80058f0:	e000      	b.n	80058f4 <MLX90393_RT+0x30>
	else{
		return status;
 80058f2:	7bbb      	ldrb	r3, [r7, #14]
	}
}
 80058f4:	4618      	mov	r0, r3
 80058f6:	3710      	adds	r7, #16
 80058f8:	46bd      	mov	sp, r7
 80058fa:	bd80      	pop	{r7, pc}

080058fc <sendI2C>:
}


/* Function that communicates with MLX90393, first sending the command and waiting for the response */
HAL_StatusTypeDef sendI2C( I2C_HandleTypeDef *hi2c, uint8_t *receiveBuffer, uint8_t *sendBuffer, uint8_t sendMessageLength, uint8_t receiveMessageLength )
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b088      	sub	sp, #32
 8005900:	af02      	add	r7, sp, #8
 8005902:	60f8      	str	r0, [r7, #12]
 8005904:	60b9      	str	r1, [r7, #8]
 8005906:	607a      	str	r2, [r7, #4]
 8005908:	70fb      	strb	r3, [r7, #3]
    HAL_StatusTypeDef i2c_status = HAL_OK;
 800590a:	2300      	movs	r3, #0
 800590c:	75fb      	strb	r3, [r7, #23]

	i2c_status |= HAL_I2C_Master_Transmit( hi2c, MLX90393_I2C_ADDRESS, sendBuffer, sendMessageLength, HAL_MAX_DELAY );
 800590e:	78fb      	ldrb	r3, [r7, #3]
 8005910:	b29b      	uxth	r3, r3
 8005912:	f04f 32ff 	mov.w	r2, #4294967295
 8005916:	9200      	str	r2, [sp, #0]
 8005918:	687a      	ldr	r2, [r7, #4]
 800591a:	211c      	movs	r1, #28
 800591c:	68f8      	ldr	r0, [r7, #12]
 800591e:	f7fb fa71 	bl	8000e04 <HAL_I2C_Master_Transmit>
 8005922:	4603      	mov	r3, r0
 8005924:	461a      	mov	r2, r3
 8005926:	7dfb      	ldrb	r3, [r7, #23]
 8005928:	4313      	orrs	r3, r2
 800592a:	75fb      	strb	r3, [r7, #23]
	i2c_status |= HAL_I2C_Master_Receive ( hi2c, MLX90393_I2C_ADDRESS, receiveBuffer, receiveMessageLength, HAL_MAX_DELAY );
 800592c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005930:	b29b      	uxth	r3, r3
 8005932:	f04f 32ff 	mov.w	r2, #4294967295
 8005936:	9200      	str	r2, [sp, #0]
 8005938:	68ba      	ldr	r2, [r7, #8]
 800593a:	211c      	movs	r1, #28
 800593c:	68f8      	ldr	r0, [r7, #12]
 800593e:	f7fb fb55 	bl	8000fec <HAL_I2C_Master_Receive>
 8005942:	4603      	mov	r3, r0
 8005944:	461a      	mov	r2, r3
 8005946:	7dfb      	ldrb	r3, [r7, #23]
 8005948:	4313      	orrs	r3, r2
 800594a:	75fb      	strb	r3, [r7, #23]

    return i2c_status;
 800594c:	7dfb      	ldrb	r3, [r7, #23]
}
 800594e:	4618      	mov	r0, r3
 8005950:	3718      	adds	r7, #24
 8005952:	46bd      	mov	sp, r7
 8005954:	bd80      	pop	{r7, pc}

08005956 <MLX90393_Init>:


/* Initialization of sensor */
uint8_t MLX90393_Init ( MLX90393 *dev, I2C_HandleTypeDef *i2cHandle )
{
 8005956:	b580      	push	{r7, lr}
 8005958:	b086      	sub	sp, #24
 800595a:	af00      	add	r7, sp, #0
 800595c:	6078      	str	r0, [r7, #4]
 800595e:	6039      	str	r1, [r7, #0]
	/* Initialize structure parameters */
	dev->i2cHandle = i2cHandle;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	683a      	ldr	r2, [r7, #0]
 8005964:	601a      	str	r2, [r3, #0]

	dev->mag[0] = 0.0f;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	f04f 0200 	mov.w	r2, #0
 800596c:	605a      	str	r2, [r3, #4]
	dev->mag[1] = 0.0f;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	f04f 0200 	mov.w	r2, #0
 8005974:	609a      	str	r2, [r3, #8]
	dev->mag[2] = 0.0f;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	f04f 0200 	mov.w	r2, #0
 800597c:	60da      	str	r2, [r3, #12]

	dev->temp_c = 0.0f;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	f04f 0200 	mov.w	r2, #0
 8005984:	611a      	str	r2, [r3, #16]

	/* Performs a NOP command to get the status of the device, returns HAL status */
	uint8_t status = 0;
 8005986:	2300      	movs	r3, #0
 8005988:	75fb      	strb	r3, [r7, #23]
	status = MLX90393_RT( dev );
 800598a:	6878      	ldr	r0, [r7, #4]
 800598c:	f7ff ff9a 	bl	80058c4 <MLX90393_RT>
 8005990:	4603      	mov	r3, r0
 8005992:	75fb      	strb	r3, [r7, #23]

	if( status == MLX90393_STATUS_ERROR ) return HAL_ERROR;
 8005994:	7dfb      	ldrb	r3, [r7, #23]
 8005996:	2bff      	cmp	r3, #255	; 0xff
 8005998:	d101      	bne.n	800599e <MLX90393_Init+0x48>
 800599a:	2301      	movs	r3, #1
 800599c:	e040      	b.n	8005a20 <MLX90393_Init+0xca>
		/* Configure registers,  */
		MLX90393_CONF_1 configWord1;
		MLX90393_CONF_2 configWord2;
		MLX90393_CONF_3 configWord3;

		configWord1.data = 0x0000;
 800599e:	2300      	movs	r3, #0
 80059a0:	823b      	strh	r3, [r7, #16]
		configWord2.data = 0x0000;
 80059a2:	2300      	movs	r3, #0
 80059a4:	81bb      	strh	r3, [r7, #12]
		configWord3.data = 0x0000;
 80059a6:	2300      	movs	r3, #0
 80059a8:	813b      	strh	r3, [r7, #8]

		configWord1.GAINSEL = 0x07;		/* Gain Select 7 */
 80059aa:	7c3b      	ldrb	r3, [r7, #16]
 80059ac:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 80059b0:	743b      	strb	r3, [r7, #16]

		configWord3.RESX 	= 0x00; 	/* X resolution 0 */
 80059b2:	7a3b      	ldrb	r3, [r7, #8]
 80059b4:	f36f 1346 	bfc	r3, #5, #2
 80059b8:	723b      	strb	r3, [r7, #8]
		configWord3.RESY 	= 0x00; 	/* Y resolution 0 */
 80059ba:	893b      	ldrh	r3, [r7, #8]
 80059bc:	f36f 13c8 	bfc	r3, #7, #2
 80059c0:	813b      	strh	r3, [r7, #8]
		configWord3.RESZ 	= 0x00; 	/* Z resolution 0 */
 80059c2:	7a7b      	ldrb	r3, [r7, #9]
 80059c4:	f36f 0342 	bfc	r3, #1, #2
 80059c8:	727b      	strb	r3, [r7, #9]
		configWord3.OSR 	= 0x03; 	/* OSR to 3 */
 80059ca:	7a3b      	ldrb	r3, [r7, #8]
 80059cc:	f043 0303 	orr.w	r3, r3, #3
 80059d0:	723b      	strb	r3, [r7, #8]
		configWord3.DIGFIL 	= 0x07; 	/* Digital filter to 3 */
 80059d2:	7a3b      	ldrb	r3, [r7, #8]
 80059d4:	f043 031c 	orr.w	r3, r3, #28
 80059d8:	723b      	strb	r3, [r7, #8]


		/* Write registers and returns status */
		uint8_t status1 = MLX90393_WR ( dev, &configWord1.data, MLX90393_CONF1 );
 80059da:	f107 0310 	add.w	r3, r7, #16
 80059de:	2200      	movs	r2, #0
 80059e0:	4619      	mov	r1, r3
 80059e2:	6878      	ldr	r0, [r7, #4]
 80059e4:	f7ff ff40 	bl	8005868 <MLX90393_WR>
 80059e8:	4603      	mov	r3, r0
 80059ea:	75bb      	strb	r3, [r7, #22]
		uint8_t status2 = MLX90393_WR ( dev, &configWord2.data, MLX90393_CONF2 );
 80059ec:	f107 030c 	add.w	r3, r7, #12
 80059f0:	2201      	movs	r2, #1
 80059f2:	4619      	mov	r1, r3
 80059f4:	6878      	ldr	r0, [r7, #4]
 80059f6:	f7ff ff37 	bl	8005868 <MLX90393_WR>
 80059fa:	4603      	mov	r3, r0
 80059fc:	757b      	strb	r3, [r7, #21]
		uint8_t status3 = MLX90393_WR ( dev, &configWord3.data, MLX90393_CONF3 );
 80059fe:	f107 0308 	add.w	r3, r7, #8
 8005a02:	2202      	movs	r2, #2
 8005a04:	4619      	mov	r1, r3
 8005a06:	6878      	ldr	r0, [r7, #4]
 8005a08:	f7ff ff2e 	bl	8005868 <MLX90393_WR>
 8005a0c:	4603      	mov	r3, r0
 8005a0e:	753b      	strb	r3, [r7, #20]

		status = status1 | status2 | status3;
 8005a10:	7dba      	ldrb	r2, [r7, #22]
 8005a12:	7d7b      	ldrb	r3, [r7, #21]
 8005a14:	4313      	orrs	r3, r2
 8005a16:	b2da      	uxtb	r2, r3
 8005a18:	7d3b      	ldrb	r3, [r7, #20]
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	75fb      	strb	r3, [r7, #23]

		return status;
 8005a1e:	7dfb      	ldrb	r3, [r7, #23]
	}

}
 8005a20:	4618      	mov	r0, r3
 8005a22:	3718      	adds	r7, #24
 8005a24:	46bd      	mov	sp, r7
 8005a26:	bd80      	pop	{r7, pc}

08005a28 <__libc_init_array>:
 8005a28:	b570      	push	{r4, r5, r6, lr}
 8005a2a:	4d0d      	ldr	r5, [pc, #52]	; (8005a60 <__libc_init_array+0x38>)
 8005a2c:	4c0d      	ldr	r4, [pc, #52]	; (8005a64 <__libc_init_array+0x3c>)
 8005a2e:	1b64      	subs	r4, r4, r5
 8005a30:	10a4      	asrs	r4, r4, #2
 8005a32:	2600      	movs	r6, #0
 8005a34:	42a6      	cmp	r6, r4
 8005a36:	d109      	bne.n	8005a4c <__libc_init_array+0x24>
 8005a38:	4d0b      	ldr	r5, [pc, #44]	; (8005a68 <__libc_init_array+0x40>)
 8005a3a:	4c0c      	ldr	r4, [pc, #48]	; (8005a6c <__libc_init_array+0x44>)
 8005a3c:	f000 f82e 	bl	8005a9c <_init>
 8005a40:	1b64      	subs	r4, r4, r5
 8005a42:	10a4      	asrs	r4, r4, #2
 8005a44:	2600      	movs	r6, #0
 8005a46:	42a6      	cmp	r6, r4
 8005a48:	d105      	bne.n	8005a56 <__libc_init_array+0x2e>
 8005a4a:	bd70      	pop	{r4, r5, r6, pc}
 8005a4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a50:	4798      	blx	r3
 8005a52:	3601      	adds	r6, #1
 8005a54:	e7ee      	b.n	8005a34 <__libc_init_array+0xc>
 8005a56:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a5a:	4798      	blx	r3
 8005a5c:	3601      	adds	r6, #1
 8005a5e:	e7f2      	b.n	8005a46 <__libc_init_array+0x1e>
 8005a60:	08005b44 	.word	0x08005b44
 8005a64:	08005b44 	.word	0x08005b44
 8005a68:	08005b44 	.word	0x08005b44
 8005a6c:	08005b48 	.word	0x08005b48

08005a70 <memcpy>:
 8005a70:	440a      	add	r2, r1
 8005a72:	4291      	cmp	r1, r2
 8005a74:	f100 33ff 	add.w	r3, r0, #4294967295
 8005a78:	d100      	bne.n	8005a7c <memcpy+0xc>
 8005a7a:	4770      	bx	lr
 8005a7c:	b510      	push	{r4, lr}
 8005a7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005a82:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005a86:	4291      	cmp	r1, r2
 8005a88:	d1f9      	bne.n	8005a7e <memcpy+0xe>
 8005a8a:	bd10      	pop	{r4, pc}

08005a8c <memset>:
 8005a8c:	4402      	add	r2, r0
 8005a8e:	4603      	mov	r3, r0
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d100      	bne.n	8005a96 <memset+0xa>
 8005a94:	4770      	bx	lr
 8005a96:	f803 1b01 	strb.w	r1, [r3], #1
 8005a9a:	e7f9      	b.n	8005a90 <memset+0x4>

08005a9c <_init>:
 8005a9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a9e:	bf00      	nop
 8005aa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005aa2:	bc08      	pop	{r3}
 8005aa4:	469e      	mov	lr, r3
 8005aa6:	4770      	bx	lr

08005aa8 <_fini>:
 8005aa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005aaa:	bf00      	nop
 8005aac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005aae:	bc08      	pop	{r3}
 8005ab0:	469e      	mov	lr, r3
 8005ab2:	4770      	bx	lr
