$date
	Sat Nov 16 19:20:39 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_divide2 $end
$var wire 1 ! clk_out $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module m1 $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 1 ! clk_out $end
$var reg 2 $ count [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
1#
0"
x!
$end
#10
b0 $
0#
0!
1"
#20
0"
#30
b1 $
1"
#40
0"
#50
b10 $
1"
#60
0"
#70
b11 $
1"
#80
0"
#90
b0 $
1!
1"
#100
0"
#110
b1 $
1"
#120
0"
#130
b10 $
1"
#140
0"
#150
b11 $
1"
#160
0"
#170
b0 $
0!
1"
#180
0"
#190
b1 $
1"
#200
0"
#210
b10 $
1"
