TEX_DST_SEL_Z	,	F_26
ring	,	V_8
TEX_DST_SEL_Y	,	F_25
CB_SF_EXPORT_NORM	,	V_13
sq_tex_resource_word1	,	V_51
TEX_DST_SEL_X	,	F_24
sq_tex_resource_word0	,	V_50
TEX_DST_SEL_W	,	F_27
num_ps_gprs	,	V_78
vs_offset	,	V_29
upper_32_bits	,	F_12
num_es_stack_entries	,	V_94
dev	,	V_141
num_ls_stack_entries	,	V_96
PACKET2	,	F_60
PACKET3	,	F_7
sq_tex_resource_word4	,	V_52
NUM_HS_THREADS	,	F_49
sq_tex_resource_word7	,	V_53
unlikely	,	F_65
num_vs_gprs	,	V_79
num_es_gprs	,	V_82
EXPORT_SRC_C	,	V_106
SQ_ENDIAN_8IN32	,	V_36
size	,	V_19
sq_gpr_resource_mgmt_3	,	V_72
sq_gpr_resource_mgmt_2	,	V_71
sq_gpr_resource_mgmt_1	,	V_70
SQ_DYN_GPR_CNTL_PS_FLUSH_REQ	,	V_107
"evergreen failed to allocate shader\n"	,	L_1
NUM_ES_GPRS	,	F_42
shader_obj	,	V_124
PACKET3_INDIRECT_BUFFER	,	V_113
NUM_LS_GPRS	,	F_44
num_es_threads	,	V_88
radeon_bo_pin	,	F_70
mutex_init	,	F_58
SQ_LDS_RESOURCE_MGMT	,	V_108
PA_SC_SCREEN_SCISSOR_TL	,	V_59
CS_PRIO	,	F_31
PACKET3_SH_ACTION_ENA	,	V_33
rdev	,	V_2
NUM_VS_THREADS	,	F_46
cp_set_surface_sync	,	F_8
PACKET3_MODE_CONTROL	,	V_110
sq_thread_resource_mgmt	,	V_73
SQ_VTXC_ENDIAN_SWAP	,	F_15
memcpy_toio	,	F_67
num_gs_threads	,	V_87
h	,	V_5
real_vram_size	,	V_143
i	,	V_115
num_ls_threads	,	V_90
r	,	V_116
num_temp_gprs	,	V_80
NUM_GS_STACK_ENTRIES	,	F_53
w	,	V_4
PACKET3_SET_CONFIG_REG	,	V_24
cayman_vs	,	V_139
ring_size_per_loop	,	V_122
TEX_DIM	,	F_22
CHIP_BARTS	,	V_103
radeon_bo_kmap	,	F_66
SQ_PGM_START_VS	,	V_30
radeon_device	,	V_1
NUM_ES_THREADS	,	F_48
ES_PRIO	,	F_37
NUM_GS_GPRS	,	F_41
PACKET3_SET_RESOURCE	,	V_41
CB_FORMAT	,	F_3
set_tex_resource	,	F_21
CB_ARRAY_MODE	,	F_5
ARRAY_1D_TILED_THIN1	,	V_14
radeon_ring	,	V_7
num_vs_threads	,	V_86
VGT_PRIMITIVE_TYPE	,	V_62
HS_PRIO	,	F_33
DI_SRC_SEL_AUTO_INDEX	,	V_68
mc_addr	,	V_20
CB_COLOR0_BASE	,	V_16
VS_PRIO	,	F_35
NUM_LS_THREADS	,	F_50
DRM_ERROR	,	F_62
num_ls_gprs	,	V_84
ring_size_common	,	V_121
evergreen_vs	,	V_136
SQ_TEX_VTX_VALID_BUFFER	,	V_42
x1	,	V_56
x2	,	V_57
CHIP_HEMLOCK	,	V_102
CHIP_JUNIPER	,	V_100
RADEON_GEM_DOMAIN_VRAM	,	V_134
num_ps_stack_entries	,	V_91
sq_vtx_constant_word2	,	V_34
sq_vtx_constant_word3	,	V_35
gpu_addr	,	V_6
"evergreen blit allocated bo %08x vs %08x ps %08x\n"	,	L_2
GS_PRIO	,	F_36
PACKET3_DRAW_INDEX_AUTO	,	V_67
SQ_VTXC_BASE_ADDR_HI	,	F_11
SQ_VTXC_STRIDE	,	F_13
PA_SC_GENERIC_SCISSOR_TL	,	V_60
DI_PT_RECTLIST	,	V_63
S__SQ_CONSTANT_TYPE	,	F_20
cayman_default_state	,	V_138
PACKET3_VC_ACTION_ENA	,	V_49
dev_err	,	F_71
sq_thread_resource_mgmt_2	,	V_74
shader_gpu_addr	,	V_28
cpu_to_le32	,	F_59
state_len	,	V_111
y2	,	V_58
num_hs_threads	,	V_89
NUM_VS_GPRS	,	F_39
evergreen_ps_size	,	V_131
radeon_ttm_set_active_vram_size	,	F_72
SQ_TEX_VTX_VALID_TEXTURE	,	V_55
sq_stack_resource_mgmt_2	,	V_76
sq_stack_resource_mgmt_1	,	V_75
sq_stack_resource_mgmt_3	,	V_77
NUM_PS_THREADS	,	F_45
cayman_ps_size	,	V_132
NUM_CLAUSE_TEMP_GPRS	,	F_40
ptr	,	V_117
ps_offset	,	V_31
__BIG_ENDIAN	,	F_14
CHIP_CAICOS	,	V_47
PACKET3_TC_ACTION_ENA	,	V_48
SQ_CONFIG	,	V_109
DRM_DEBUG	,	F_63
family	,	V_22
evergreen_default_size	,	V_127
cayman_default_size	,	V_128
PA_SC_WINDOW_SCISSOR_TL	,	V_61
"failed to map blit object %d\n"	,	L_3
CHIP_SUMO2	,	V_46
PACKET3_CLEAR_STATE	,	V_98
set_render_target	,	F_1
num_vs_stack_entries	,	V_92
CHIP_CAYMAN	,	V_23
slice	,	V_12
SQ_VTCX_SEL_W	,	F_19
SQ_VTCX_SEL_X	,	F_16
CHIP_CYPRESS	,	V_101
PACKET3_SURFACE_SYNC	,	V_26
SQ_VTCX_SEL_Y	,	F_17
SQ_VTCX_SEL_Z	,	F_18
pitch	,	V_11
radeon_bo_create	,	F_61
RADEON_RING_TYPE_GFX_INDEX	,	V_9
radeon_bo_kunmap	,	F_68
sync_type	,	V_18
NUM_GS_THREADS	,	F_47
r600_blit	,	V_27
PACKET3_SET_CONFIG_REG_START	,	V_25
DI_INDEX_SIZE_16_BIT	,	V_65
NUM_HS_GPRS	,	F_43
PAGE_SIZE	,	V_133
evergreen_default_state	,	V_135
"(%d) pin blit object failed\n"	,	L_4
LS_PRIO	,	F_32
mutex	,	V_126
TEX_ARRAY_MODE	,	F_23
ALIGN	,	F_2
num_hs_stack_entries	,	V_95
num_hs_gprs	,	V_83
CHIP_SUMO	,	V_45
obj_size	,	V_114
SQ_TEX_DIM_2D	,	V_54
num_gs_gprs	,	V_81
CB_SOURCE_FORMAT	,	F_4
PACKET3_SET_CONTEXT_REG	,	V_15
max_dim	,	V_123
NUM_PS_STACK_ENTRIES	,	F_51
draw_auto	,	F_29
cayman_ps	,	V_140
NUM_VS_STACK_ENTRIES	,	F_52
num_gs_stack_entries	,	V_93
CHIP_PALM	,	V_44
cb_color_info	,	V_10
sq_config	,	V_69
PS_PRIO	,	F_34
u32	,	T_2
mc	,	V_142
PACKET3_NUM_INSTANCES	,	V_66
dwords	,	V_97
num_ps_threads	,	V_85
NUM_ES_STACK_ENTRIES	,	F_54
format	,	V_3
radeon_ring_write	,	F_6
CHIP_CEDAR	,	V_43
done	,	V_125
CHIP_REDWOOD	,	V_99
NUM_LS_STACK_ENTRIES	,	F_56
NUM_HS_STACK_ENTRIES	,	F_55
state_offset	,	V_112
set_vtx_resource	,	F_10
evergreen_blit_init	,	F_57
evergreen_vs_size	,	V_129
SQ_PGM_START_PS	,	V_32
packet2s	,	V_118
set_scissors	,	F_28
PACKET3_INDEX_TYPE	,	V_64
VC_ENABLE	,	V_105
primitives	,	V_120
SQ_SEL_W	,	V_40
SQ_SEL_X	,	V_37
radeon_bo_reserve	,	F_64
SQ_SEL_Y	,	V_38
SQ_SEL_Z	,	V_39
CHIP_TURKS	,	V_104
set_shaders	,	F_9
NUM_PS_GPRS	,	F_38
num_packet2s	,	V_119
u64	,	T_1
evergreen_ps	,	V_137
cp_coher_size	,	V_21
radeon_bo_unreserve	,	F_69
cayman_vs_size	,	V_130
set_default_state	,	F_30
PACKET3_SET_CONTEXT_REG_START	,	V_17
