// Seed: 1998864925
module module_0;
  wire id_1;
  assign module_1.id_8 = 0;
  wire id_2 = id_1;
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    input tri1 id_2,
    input supply0 id_3,
    input tri1 id_4,
    input tri0 id_5,
    output tri id_6,
    output tri0 id_7,
    input tri0 id_8,
    output tri0 id_9,
    output wand id_10
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input uwire id_0,
    output wand id_1,
    output supply0 id_2,
    input wand id_3,
    output wor id_4,
    input supply0 id_5,
    input tri id_6,
    output wire id_7,
    input supply1 id_8,
    input tri id_9,
    input wor id_10,
    output supply1 id_11,
    input supply1 id_12,
    input wand id_13,
    input supply0 id_14,
    output supply0 id_15,
    input wor id_16,
    input uwire id_17,
    input tri0 id_18,
    output wand id_19
);
  module_0 modCall_1 ();
  wire [-1 : -1] id_21, id_22;
endmodule
