{"vcs1":{"timestamp_begin":1747218365.802378016, "rt":8.10, "ut":8.20, "st":0.61}}
{"vcselab":{"timestamp_begin":1747218373.986513082, "rt":0.38, "ut":0.26, "st":0.11}}
{"link":{"timestamp_begin":1747218374.427990853, "rt":0.42, "ut":0.18, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747218365.157759962}
{"VCS_COMP_START_TIME": 1747218365.157759962}
{"VCS_COMP_END_TIME": 1747218374.991871196}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 482940}}
{"vcselab": {"peak_mem": 183884}}
