
<EDKSYSTEM EDKVERSION="13.1" EDWVERSION="1.2" TIMESTAMP="Sat Dec 10 17:46:41 2011">

  <SYSTEMINFO ARCH="virtex5" DEVICE="xc5vfx70t" PACKAGE="ff1136" PART="xc5vfx70tff1136-1" SOURCE="C:/git/h3dge2/src/hdl/system/system.xmp" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" MHS_INDEX="0" NAME="fpga_0_RS232_Uart_1_RX_pin" SIGNAME="fpga_0_RS232_Uart_1_RX_pin"/>
    <PORT DIR="O" MHS_INDEX="1" NAME="fpga_0_RS232_Uart_1_TX_pin" SIGNAME="fpga_0_RS232_Uart_1_TX_pin"/>
    <PORT DIR="IO" ENDIAN="BIG" LEFT="0" LSB="7" MHS_INDEX="2" MSB="0" NAME="fpga_0_LEDs_8Bit_GPIO_IO_pin" RIGHT="7" SIGNAME="fpga_0_LEDs_8Bit_GPIO_IO_pin"/>
    <PORT DIR="IO" ENDIAN="BIG" LEFT="0" LSB="4" MHS_INDEX="3" MSB="0" NAME="fpga_0_LEDs_Positions_GPIO_IO_pin" RIGHT="4" SIGNAME="fpga_0_LEDs_Positions_GPIO_IO_pin"/>
    <PORT DIR="IO" ENDIAN="BIG" LEFT="0" LSB="4" MHS_INDEX="4" MSB="0" NAME="fpga_0_Push_Buttons_5Bit_GPIO_IO_pin" RIGHT="4" SIGNAME="fpga_0_Push_Buttons_5Bit_GPIO_IO_pin"/>
    <PORT DIR="IO" ENDIAN="BIG" LEFT="0" LSB="7" MHS_INDEX="5" MSB="0" NAME="fpga_0_DIP_Switches_8Bit_GPIO_IO_pin" RIGHT="7" SIGNAME="fpga_0_DIP_Switches_8Bit_GPIO_IO_pin"/>
    <PORT DIR="O" ENDIAN="BIG" LEFT="7" LSB="30" MHS_INDEX="6" MSB="7" NAME="fpga_0_SRAM_Mem_A_pin" RIGHT="30" SIGNAME="fpga_0_SRAM_Mem_A_pin_vslice_7_30_concat"/>
    <PORT DIR="O" MHS_INDEX="7" NAME="fpga_0_SRAM_Mem_CEN_pin" SIGNAME="fpga_0_SRAM_Mem_CEN_pin"/>
    <PORT DIR="O" MHS_INDEX="8" NAME="fpga_0_SRAM_Mem_OEN_pin" SIGNAME="fpga_0_SRAM_Mem_OEN_pin"/>
    <PORT DIR="O" MHS_INDEX="9" NAME="fpga_0_SRAM_Mem_WEN_pin" SIGNAME="fpga_0_SRAM_Mem_WEN_pin"/>
    <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MHS_INDEX="10" MSB="0" NAME="fpga_0_SRAM_Mem_BEN_pin" RIGHT="3" SIGNAME="fpga_0_SRAM_Mem_BEN_pin"/>
    <PORT DIR="O" MHS_INDEX="11" NAME="fpga_0_SRAM_Mem_ADV_LDN_pin" SIGNAME="fpga_0_SRAM_Mem_ADV_LDN_pin"/>
    <PORT DIR="IO" ENDIAN="BIG" LEFT="0" LSB="31" MHS_INDEX="12" MSB="0" NAME="fpga_0_SRAM_Mem_DQ_pin" RIGHT="31" SIGNAME="fpga_0_SRAM_Mem_DQ_pin"/>
    <PORT DIR="O" MHS_INDEX="13" NAME="fpga_0_SRAM_ZBT_CLK_OUT_pin" SIGIS="CLK" SIGNAME="SRAM_CLK_OUT_s"/>
    <PORT CLKFREQUENCY="100000000" DIR="I" MHS_INDEX="14" NAME="fpga_0_SRAM_ZBT_CLK_FB_pin" SIGIS="CLK" SIGNAME="SRAM_CLK_FB_s"/>
    <PORT DIR="IO" ENDIAN="LITTLE" LEFT="63" LSB="0" MHS_INDEX="15" MSB="63" NAME="fpga_0_DDR2_SDRAM_DDR2_DQ_pin" RIGHT="0" SIGNAME="fpga_0_DDR2_SDRAM_DDR2_DQ_pin"/>
    <PORT DIR="IO" ENDIAN="LITTLE" LEFT="7" LSB="0" MHS_INDEX="16" MSB="7" NAME="fpga_0_DDR2_SDRAM_DDR2_DQS_pin" RIGHT="0" SIGNAME="fpga_0_DDR2_SDRAM_DDR2_DQS_pin"/>
    <PORT DIR="IO" ENDIAN="LITTLE" LEFT="7" LSB="0" MHS_INDEX="17" MSB="7" NAME="fpga_0_DDR2_SDRAM_DDR2_DQS_N_pin" RIGHT="0" SIGNAME="fpga_0_DDR2_SDRAM_DDR2_DQS_N_pin"/>
    <PORT DIR="O" ENDIAN="LITTLE" LEFT="12" LSB="0" MHS_INDEX="18" MSB="12" NAME="fpga_0_DDR2_SDRAM_DDR2_A_pin" RIGHT="0" SIGNAME="fpga_0_DDR2_SDRAM_DDR2_A_pin"/>
    <PORT DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MHS_INDEX="19" MSB="1" NAME="fpga_0_DDR2_SDRAM_DDR2_BA_pin" RIGHT="0" SIGNAME="fpga_0_DDR2_SDRAM_DDR2_BA_pin"/>
    <PORT DIR="O" MHS_INDEX="20" NAME="fpga_0_DDR2_SDRAM_DDR2_RAS_N_pin" SIGNAME="fpga_0_DDR2_SDRAM_DDR2_RAS_N_pin"/>
    <PORT DIR="O" MHS_INDEX="21" NAME="fpga_0_DDR2_SDRAM_DDR2_CAS_N_pin" SIGNAME="fpga_0_DDR2_SDRAM_DDR2_CAS_N_pin"/>
    <PORT DIR="O" MHS_INDEX="22" NAME="fpga_0_DDR2_SDRAM_DDR2_WE_N_pin" SIGNAME="fpga_0_DDR2_SDRAM_DDR2_WE_N_pin"/>
    <PORT DIR="O" MHS_INDEX="23" NAME="fpga_0_DDR2_SDRAM_DDR2_CS_N_pin" SIGNAME="fpga_0_DDR2_SDRAM_DDR2_CS_N_pin"/>
    <PORT DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MHS_INDEX="24" MSB="1" NAME="fpga_0_DDR2_SDRAM_DDR2_ODT_pin" RIGHT="0" SIGNAME="fpga_0_DDR2_SDRAM_DDR2_ODT_pin"/>
    <PORT DIR="O" MHS_INDEX="25" NAME="fpga_0_DDR2_SDRAM_DDR2_CKE_pin" SIGNAME="fpga_0_DDR2_SDRAM_DDR2_CKE_pin"/>
    <PORT DIR="O" ENDIAN="LITTLE" LEFT="7" LSB="0" MHS_INDEX="26" MSB="7" NAME="fpga_0_DDR2_SDRAM_DDR2_DM_pin" RIGHT="0" SIGNAME="fpga_0_DDR2_SDRAM_DDR2_DM_pin"/>
    <PORT DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MHS_INDEX="27" MSB="1" NAME="fpga_0_DDR2_SDRAM_DDR2_CK_pin" RIGHT="0" SIGNAME="fpga_0_DDR2_SDRAM_DDR2_CK_pin"/>
    <PORT DIR="O" ENDIAN="LITTLE" LEFT="1" LSB="0" MHS_INDEX="28" MSB="1" NAME="fpga_0_DDR2_SDRAM_DDR2_CK_N_pin" RIGHT="0" SIGNAME="fpga_0_DDR2_SDRAM_DDR2_CK_N_pin"/>
    <PORT CLKFREQUENCY="100000000" DIR="I" MHS_INDEX="29" NAME="fpga_0_clk_1_sys_clk_pin" SIGIS="CLK" SIGNAME="CLK_S"/>
    <PORT DIR="I" MHS_INDEX="30" NAME="fpga_0_rst_1_sys_rst_pin" RSTPOLARITY="0" SIGIS="RST" SIGNAME="sys_rst_s"/>
    <PORT DIR="O" MHS_INDEX="31" NAME="xps_tft_0_TFT_VSYNC_pin" SIGNAME="xps_tft_0_TFT_VSYNC"/>
    <PORT DIR="O" MHS_INDEX="32" NAME="xps_tft_0_TFT_HSYNC_pin" SIGNAME="xps_tft_0_TFT_HSYNC"/>
    <PORT DIR="O" MHS_INDEX="33" NAME="xps_tft_0_TFT_DE_pin" SIGNAME="xps_tft_0_TFT_DE"/>
    <PORT DIR="O" MHS_INDEX="34" NAME="xps_tft_0_TFT_DVI_CLK_P_pin" SIGNAME="xps_tft_0_TFT_DVI_CLK_P"/>
    <PORT DIR="O" MHS_INDEX="35" NAME="xps_tft_0_TFT_DVI_CLK_N_pin" SIGNAME="xps_tft_0_TFT_DVI_CLK_N"/>
    <PORT DIR="O" ENDIAN="LITTLE" LEFT="11" LSB="0" MHS_INDEX="36" MSB="11" NAME="xps_tft_0_TFT_DVI_DATA_pin" RIGHT="0" SIGNAME="xps_tft_0_TFT_DVI_DATA"/>
    <PORT DIR="IO" MHS_INDEX="37" NAME="xps_tft_0_TFT_IIC_SCL" SIGNAME="xps_tft_0_TFT_IIC_SCL"/>
    <PORT DIR="IO" MHS_INDEX="38" NAME="xps_tft_0_TFT_IIC_SDA" SIGNAME="xps_tft_0_TFT_IIC_SDA"/>
    <PORT DIR="O" MHS_INDEX="39" NAME="vga_reset_pin" RSTPOLARITY="0" SIGIS="RST" SIGNAME="sys_periph_reset_n"/>
  </EXTERNALPORTS>

  <MODULES>
    <MODULE HWVERSION="1.01.a" INSTANCE="ppc440_0" IPTYPE="PROCESSOR" MHS_INDEX="0" MODCLASS="PROCESSOR" MODTYPE="ppc440_virtex5" PROCTYPE="PPC440">
      <DESCRIPTION TYPE="SHORT">PowerPC 440 Virtex-5</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">A wrapper to instantiate the PowerPC 440 Processor Block primitive</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/doc/ppc440_virtex5.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ENDIAN="BIG" LSB="31" MPD_INDEX="0" MSB="28" NAME="C_PIR" TYPE="std_logic_vector" VALUE="0b1111">
          <DESCRIPTION>Unique Processor ID</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="1" NAME="C_ENDIAN_RESET" TYPE="std_logic" VALUE="0">
          <DESCRIPTION>Reset Value for Endian Storage Byte Ordering</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="3" MPD_INDEX="2" MSB="0" NAME="C_USER_RESET" TYPE="std_logic_vector" VALUE="0b0000">
          <DESCRIPTION>Reset Value for User Defined Storage Attributes: Tattribute[4:7]</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="31" MPD_INDEX="3" MSB="0" NAME="C_INTERCONNECT_IMASK" TYPE="BIT_VECTOR" VALUE="0xffffffff">
          <DESCRIPTION>Interrupt Mask for Crossbar-related Interrupts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="1" MPD_INDEX="4" MSB="0" NAME="C_ICU_RD_FETCH_PLB_PRIO" TYPE="std_logic_vector" VALUE="0b00">
          <DESCRIPTION>Arbitration Priority for all CPU Fetch Requests</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="1" MPD_INDEX="5" MSB="0" NAME="C_ICU_RD_SPEC_PLB_PRIO" TYPE="std_logic_vector" VALUE="0b00">
          <DESCRIPTION>Arbitration Priority for all Speculative CPU Fetch Requests</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="1" MPD_INDEX="6" MSB="0" NAME="C_ICU_RD_TOUCH_PLB_PRIO" TYPE="std_logic_vector" VALUE="0b00">
          <DESCRIPTION>Arbitration Priority for all CPU Fetch Requests Initiated by ICBT Instructions</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="1" MPD_INDEX="7" MSB="0" NAME="C_DCU_RD_LD_CACHE_PLB_PRIO" TYPE="std_logic_vector" VALUE="0b00">
          <DESCRIPTION>Arbitration Priority for all CPU Cacheable Load Requests</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="1" MPD_INDEX="8" MSB="0" NAME="C_DCU_RD_NONCACHE_PLB_PRIO" TYPE="std_logic_vector" VALUE="0b00">
          <DESCRIPTION>Arbitration Priority for CPU Non-cacheable Load Requests</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="1" MPD_INDEX="9" MSB="0" NAME="C_DCU_RD_TOUCH_PLB_PRIO" TYPE="std_logic_vector" VALUE="0b00">
          <DESCRIPTION>Arbitration Priority for all CPU Load Requests Initiated by DCBT Instructions</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="1" MPD_INDEX="10" MSB="0" NAME="C_DCU_RD_URGENT_PLB_PRIO" TYPE="std_logic_vector" VALUE="0b00">
          <DESCRIPTION>Arbitration Priority for an Urgent CPU Load Request</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="1" MPD_INDEX="11" MSB="0" NAME="C_DCU_WR_FLUSH_PLB_PRIO" TYPE="std_logic_vector" VALUE="0b00">
          <DESCRIPTION>Arbitration Priority for CPU Write Requests Initiated by flush Instruction</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="1" MPD_INDEX="12" MSB="0" NAME="C_DCU_WR_STORE_PLB_PRIO" TYPE="std_logic_vector" VALUE="0b00">
          <DESCRIPTION>Arbitration Priority for CPU Write Requests Initiated by store Instructions</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="1" MPD_INDEX="13" MSB="0" NAME="C_DCU_WR_URGENT_PLB_PRIO" TYPE="std_logic_vector" VALUE="0b00">
          <DESCRIPTION>Arbitration Priority for an Urgent CPU Write Request</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="1" MPD_INDEX="14" MSB="0" NAME="C_DMA0_PLB_PRIO" TYPE="bit_vector" VALUE="0b00">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="1" MPD_INDEX="15" MSB="0" NAME="C_DMA1_PLB_PRIO" TYPE="bit_vector" VALUE="0b00">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="1" MPD_INDEX="16" MSB="0" NAME="C_DMA2_PLB_PRIO" TYPE="bit_vector" VALUE="0b00">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="1" MPD_INDEX="17" MSB="0" NAME="C_DMA3_PLB_PRIO" TYPE="bit_vector" VALUE="0b00">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="9" MHS_INDEX="1" MPD_INDEX="18" MSB="0" NAME="C_IDCR_BASEADDR" TYPE="std_logic_vector" VALUE="0b0000000000">
          <DESCRIPTION>Internal DCR Register Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="9" MHS_INDEX="2" MPD_INDEX="19" MSB="0" NAME="C_IDCR_HIGHADDR" TYPE="std_logic_vector" VALUE="0b0011111111">
          <DESCRIPTION>Internal DCR Register High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="16" MHS_INDEX="3" MPD_INDEX="20" MSB="0" NAME="C_APU_CONTROL" TYPE="BIT_VECTOR" VALUE="0b00000010000000001">
          <DESCRIPTION>APU Controller Configuration Register Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="23" MPD_INDEX="21" MSB="0" NAME="C_APU_UDI_0" TYPE="BIT_VECTOR" VALUE="0b000000000000000000000000">
          <DESCRIPTION>UDI Configuration Register 0 Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="23" MPD_INDEX="22" MSB="0" NAME="C_APU_UDI_1" TYPE="BIT_VECTOR" VALUE="0b000000000000000000000000">
          <DESCRIPTION>UDI Configuration Register 1 Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="23" MPD_INDEX="23" MSB="0" NAME="C_APU_UDI_2" TYPE="BIT_VECTOR" VALUE="0b000000000000000000000000">
          <DESCRIPTION>UDI Configuration Register 2 Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="23" MPD_INDEX="24" MSB="0" NAME="C_APU_UDI_3" TYPE="BIT_VECTOR" VALUE="0b000000000000000000000000">
          <DESCRIPTION>UDI Configuration Register 3 Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="23" MPD_INDEX="25" MSB="0" NAME="C_APU_UDI_4" TYPE="BIT_VECTOR" VALUE="0b000000000000000000000000">
          <DESCRIPTION>UDI Configuration Register 4 Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="23" MPD_INDEX="26" MSB="0" NAME="C_APU_UDI_5" TYPE="BIT_VECTOR" VALUE="0b000000000000000000000000">
          <DESCRIPTION>UDI Configuration Register 5 Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="23" MPD_INDEX="27" MSB="0" NAME="C_APU_UDI_6" TYPE="BIT_VECTOR" VALUE="0b000000000000000000000000">
          <DESCRIPTION>UDI Configuration Register 6 Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="23" MPD_INDEX="28" MSB="0" NAME="C_APU_UDI_7" TYPE="BIT_VECTOR" VALUE="0b000000000000000000000000">
          <DESCRIPTION>UDI Configuration Register 7 Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="23" MPD_INDEX="29" MSB="0" NAME="C_APU_UDI_8" TYPE="BIT_VECTOR" VALUE="0b000000000000000000000000">
          <DESCRIPTION>UDI Configuration Register 8 Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="23" MPD_INDEX="30" MSB="0" NAME="C_APU_UDI_9" TYPE="BIT_VECTOR" VALUE="0b000000000000000000000000">
          <DESCRIPTION>UDI Configuration Register 9 Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="23" MPD_INDEX="31" MSB="0" NAME="C_APU_UDI_10" TYPE="BIT_VECTOR" VALUE="0b000000000000000000000000">
          <DESCRIPTION>UDI Configuration Register 10 Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="23" MPD_INDEX="32" MSB="0" NAME="C_APU_UDI_11" TYPE="BIT_VECTOR" VALUE="0b000000000000000000000000">
          <DESCRIPTION>UDI Configuration Register 11 Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="23" MPD_INDEX="33" MSB="0" NAME="C_APU_UDI_12" TYPE="BIT_VECTOR" VALUE="0b000000000000000000000000">
          <DESCRIPTION>UDI Configuration Register 12 Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="23" MPD_INDEX="34" MSB="0" NAME="C_APU_UDI_13" TYPE="BIT_VECTOR" VALUE="0b000000000000000000000000">
          <DESCRIPTION>UDI Configuration Register 13 Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="23" MPD_INDEX="35" MSB="0" NAME="C_APU_UDI_14" TYPE="BIT_VECTOR" VALUE="0b000000000000000000000000">
          <DESCRIPTION>UDI Configuration Register 14 Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="23" MPD_INDEX="36" MSB="0" NAME="C_APU_UDI_15" TYPE="BIT_VECTOR" VALUE="0b000000000000000000000000">
          <DESCRIPTION>UDI Configuration Register 15 Value</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" ENDIAN="BIG" LSB="31" MPD_INDEX="37" MSB="0" NAME="C_PPC440MC_ADDR_BASE" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Base Address of Memory</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" ENDIAN="BIG" LSB="31" MPD_INDEX="38" MSB="0" NAME="C_PPC440MC_ADDR_HIGH" TYPE="std_logic_vector" VALUE="0x0fffffff">
          <DESCRIPTION>High Address of Memory </DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="4" MPD_INDEX="39" MSB="0" NAME="C_PPC440MC_ROW_CONFLICT_MASK" TYPE="BIT_VECTOR" VALUE="0x003FFE00">
          <DESCRIPTION>Mask Used to Determine a Row Conflict</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="5" MPD_INDEX="40" MSB="0" NAME="C_PPC440MC_BANK_CONFLICT_MASK" TYPE="BIT_VECTOR" VALUE="0x00C00000">
          <DESCRIPTION>Mask Used to Determine a Bank Conflict</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="6" MPD_INDEX="41" MSB="0" NAME="C_PPC440MC_CONTROL" TYPE="BIT_VECTOR" VALUE="0xF810008F">
          <DESCRIPTION>Control and Configuration for the MC Interface</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="42" NAME="C_PPC440MC_PRIO_ICU" TYPE="integer" VALUE="4">
          <DESCRIPTION>Secondary Arbitration Priority for all Instruction Fetches from CPU</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="43" NAME="C_PPC440MC_PRIO_DCUW" TYPE="integer" VALUE="3">
          <DESCRIPTION>Secondary Arbitration Priority for all Data Writes from CPU</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="44" NAME="C_PPC440MC_PRIO_DCUR" TYPE="integer" VALUE="2">
          <DESCRIPTION>Secondary Arbitration Priority for all Data Reads from CPU</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="45" NAME="C_PPC440MC_PRIO_SPLB1" TYPE="integer" VALUE="0">
          <DESCRIPTION>Secondary Arbitration Priority for SPLB1, DMA2 and DMA3</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="46" NAME="C_PPC440MC_PRIO_SPLB0" TYPE="integer" VALUE="1">
          <DESCRIPTION>Secondary Arbitration Priority for SPLB0, DMA0 and DMA1</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="47" NAME="C_PPC440MC_ARB_MODE" TYPE="integer" VALUE="0">
          <DESCRIPTION>Memory Control Interface Arbitration Mode</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="48" NAME="C_PPC440MC_MAX_BURST" TYPE="integer" VALUE="8">
          <DESCRIPTION>Max Number of Quad-words per Burst thru Xbar to MC Interface</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="49" NAME="C_MPLB_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>C_MPLB_AWIDTH</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="50" NAME="C_MPLB_DWIDTH" TYPE="integer" VALUE="128">
          <DESCRIPTION>C_MPLB_DWIDTH</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="51" NAME="C_MPLB_NATIVE_DWIDTH" TYPE="integer" VALUE="128">
          <DESCRIPTION>C_MPLB_NATIVE_DWIDTH</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="31" MPD_INDEX="52" MSB="0" NAME="C_MPLB_COUNTER" TYPE="BIT_VECTOR" VALUE="0x00000500">
          <DESCRIPTION>Watchdog Counter Threshold</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="53" NAME="C_MPLB_PRIO_ICU" TYPE="integer" VALUE="4">
          <DESCRIPTION>Secondary Arbitration Prio for Instr Fetches</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="54" NAME="C_MPLB_PRIO_DCUW" TYPE="integer" VALUE="3">
          <DESCRIPTION>Secondary Arbitration Prio for Data Writes</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="55" NAME="C_MPLB_PRIO_DCUR" TYPE="integer" VALUE="2">
          <DESCRIPTION>Secondary Arbitration Prio for Data Reads</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="56" NAME="C_MPLB_PRIO_SPLB1" TYPE="integer" VALUE="0">
          <DESCRIPTION>Secondary Arbitration Prio for SPLB1, DMA2, DMA3</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="57" NAME="C_MPLB_PRIO_SPLB0" TYPE="integer" VALUE="1">
          <DESCRIPTION>Secondary Arbitration Prio for SPLB0, DMA0, DMA1</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="58" NAME="C_MPLB_ARB_MODE" TYPE="integer" VALUE="0">
          <DESCRIPTION>MPLB Arbitration Mode</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="59" NAME="C_MPLB_SYNC_TATTRIBUTE" TYPE="integer" VALUE="0">
          <DESCRIPTION>Allow MBusy to Block MPLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="60" NAME="C_MPLB_MAX_BURST" TYPE="integer" VALUE="8">
          <DESCRIPTION>Max Num of Quad-words in Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="61" NAME="C_MPLB_ALLOW_LOCK_XFER" TYPE="integer" VALUE="1">
          <DESCRIPTION>Allow Locked Transfer</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="62" NAME="C_MPLB_READ_PIPE_ENABLE" TYPE="integer" VALUE="1">
          <DESCRIPTION>Allow Read Addr Pipelining</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="63" NAME="C_MPLB_WRITE_PIPE_ENABLE" TYPE="integer" VALUE="1">
          <DESCRIPTION>Allow Write Addr Pipelining</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="64" NAME="C_MPLB_WRITE_POST_ENABLE" TYPE="integer" VALUE="1">
          <DESCRIPTION>Allow Posted Writes</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="65" NAME="C_MPLB_P2P" TYPE="integer" VALUE="0">
          <DESCRIPTION>C_MPLB_P2P</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="66" NAME="C_MPLB_WDOG_ENABLE" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable Watchdog Timer</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="67" NAME="C_SPLB0_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>C_SPLB0_AWIDTH</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="68" NAME="C_SPLB0_DWIDTH" TYPE="integer" VALUE="128">
          <DESCRIPTION>C_SPLB0_DWIDTH</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="69" NAME="C_SPLB0_NATIVE_DWIDTH" TYPE="integer" VALUE="128">
          <DESCRIPTION>C_SPLB0_NATIVE_DWIDTH</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="70" NAME="C_SPLB0_SUPPORT_BURSTS" TYPE="integer" VALUE="1">
          <DESCRIPTION>SPLB Support Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="71" NAME="C_SPLB0_USE_MPLB_ADDR" TYPE="integer" VALUE="1">
          <DESCRIPTION>Allow SPLB0 to Access MPLB Addr</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="72" NAME="C_SPLB0_NUM_MPLB_ADDR_RNG" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of MPLB Addr Ranges</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="13" MPD_INDEX="73" MSB="0" NAME="C_SPLB0_RNG_MC_BASEADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Base Addr       </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="14" MPD_INDEX="74" MSB="0" NAME="C_SPLB0_RNG_MC_HIGHADDR" TYPE="std_logic_vector" VALUE="0x0fffffff">
          <DESCRIPTION>High Addr </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" BRIDGE_TO="MPLB" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="11" MPD_INDEX="75" MSB="0" NAME="C_SPLB0_RNG0_MPLB_BASEADDR" TYPE="std_logic_vector" VALUE="0x90000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="12" MPD_INDEX="76" MSB="0" NAME="C_SPLB0_RNG0_MPLB_HIGHADDR" TYPE="std_logic_vector" VALUE="0x9fffffff">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" BRIDGE_TO="MPLB" ENDIAN="BIG" LSB="31" MPD_INDEX="77" MSB="0" NAME="C_SPLB0_RNG1_MPLB_BASEADDR" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ENDIAN="BIG" LSB="31" MPD_INDEX="78" MSB="0" NAME="C_SPLB0_RNG1_MPLB_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" BRIDGE_TO="MPLB" ENDIAN="BIG" LSB="31" MPD_INDEX="79" MSB="0" NAME="C_SPLB0_RNG2_MPLB_BASEADDR" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ENDIAN="BIG" LSB="31" MPD_INDEX="80" MSB="0" NAME="C_SPLB0_RNG2_MPLB_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" BRIDGE_TO="MPLB" ENDIAN="BIG" LSB="31" MPD_INDEX="81" MSB="0" NAME="C_SPLB0_RNG3_MPLB_BASEADDR" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ENDIAN="BIG" LSB="31" MPD_INDEX="82" MSB="0" NAME="C_SPLB0_RNG3_MPLB_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="83" NAME="C_SPLB0_NUM_MASTERS" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>Number of Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="84" NAME="C_SPLB0_MID_WIDTH" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Mid Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="85" NAME="C_SPLB0_ALLOW_LOCK_XFER" TYPE="integer" VALUE="1">
          <DESCRIPTION>SPLB Allow Locked Transfer</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="86" NAME="C_SPLB0_READ_PIPE_ENABLE" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable SPLB Read Pipeline</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="87" NAME="C_SPLB0_PROPAGATE_MIRQ" TYPE="integer" VALUE="0">
          <DESCRIPTION>Propagate MIRQ Signals from Xbar onto SPLB           </DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="88" NAME="C_SPLB0_P2P" TYPE="integer" VALUE="0">
          <DESCRIPTION>Use P2P</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="89" NAME="C_SPLB1_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>C_SPLB1_AWIDTH</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="90" NAME="C_SPLB1_DWIDTH" TYPE="integer" VALUE="128">
          <DESCRIPTION>C_SPLB1_DWIDTH</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="91" NAME="C_SPLB1_NATIVE_DWIDTH" TYPE="integer" VALUE="128">
          <DESCRIPTION>C_SPLB1_NATIVE_DWIDTH</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="92" NAME="C_SPLB1_SUPPORT_BURSTS" TYPE="integer" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="93" NAME="C_SPLB1_USE_MPLB_ADDR" TYPE="integer" VALUE="0">
          <DESCRIPTION>Allow SPLB1 to Access MPLB Addr</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="94" NAME="C_SPLB1_NUM_MPLB_ADDR_RNG" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of MPLB Address Ranges</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" ENDIAN="BIG" LSB="31" MPD_INDEX="95" MSB="0" NAME="C_SPLB1_RNG_MC_BASEADDR" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>Base Addr        </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" ENDIAN="BIG" LSB="31" MPD_INDEX="96" MSB="0" NAME="C_SPLB1_RNG_MC_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>High Addr</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" BRIDGE_TO="MPLB" ENDIAN="BIG" LSB="31" MPD_INDEX="97" MSB="0" NAME="C_SPLB1_RNG0_MPLB_BASEADDR" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ENDIAN="BIG" LSB="31" MPD_INDEX="98" MSB="0" NAME="C_SPLB1_RNG0_MPLB_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" BRIDGE_TO="MPLB" ENDIAN="BIG" LSB="31" MPD_INDEX="99" MSB="0" NAME="C_SPLB1_RNG1_MPLB_BASEADDR" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ENDIAN="BIG" LSB="31" MPD_INDEX="100" MSB="0" NAME="C_SPLB1_RNG1_MPLB_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" BRIDGE_TO="MPLB" ENDIAN="BIG" LSB="31" MPD_INDEX="101" MSB="0" NAME="C_SPLB1_RNG2_MPLB_BASEADDR" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ENDIAN="BIG" LSB="31" MPD_INDEX="102" MSB="0" NAME="C_SPLB1_RNG2_MPLB_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="BRIDGE" BRIDGE_TO="MPLB" ENDIAN="BIG" LSB="31" MPD_INDEX="103" MSB="0" NAME="C_SPLB1_RNG3_MPLB_BASEADDR" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="BRIDGE" ENDIAN="BIG" LSB="31" MPD_INDEX="104" MSB="0" NAME="C_SPLB1_RNG3_MPLB_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="105" NAME="C_SPLB1_NUM_MASTERS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Number of Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="106" NAME="C_SPLB1_MID_WIDTH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Mid Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="107" NAME="C_SPLB1_ALLOW_LOCK_XFER" TYPE="integer" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="108" NAME="C_SPLB1_READ_PIPE_ENABLE" TYPE="integer" VALUE="1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="109" NAME="C_SPLB1_PROPAGATE_MIRQ" TYPE="integer" VALUE="0">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="110" NAME="C_SPLB1_P2P" TYPE="integer" VALUE="-1">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="111" NAME="C_NUM_DMA" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Number of DMA Channel</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="31" MPD_INDEX="112" MSB="0" NAME="C_DMA0_TXCHANNELCTRL" TYPE="BIT_VECTOR" VALUE="0x01010000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="31" MPD_INDEX="113" MSB="0" NAME="C_DMA0_RXCHANNELCTRL" TYPE="BIT_VECTOR" VALUE="0x01010000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="7" MPD_INDEX="114" MSB="0" NAME="C_DMA0_CONTROL" TYPE="BIT_VECTOR" VALUE="0b00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="9" MPD_INDEX="115" MSB="0" NAME="C_DMA0_TXIRQTIMER" TYPE="BIT_VECTOR" VALUE="0b1111111111">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="9" MPD_INDEX="116" MSB="0" NAME="C_DMA0_RXIRQTIMER" TYPE="BIT_VECTOR" VALUE="0b1111111111">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="31" MPD_INDEX="117" MSB="0" NAME="C_DMA1_TXCHANNELCTRL" TYPE="BIT_VECTOR" VALUE="0x01010000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="31" MPD_INDEX="118" MSB="0" NAME="C_DMA1_RXCHANNELCTRL" TYPE="BIT_VECTOR" VALUE="0x01010000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="7" MPD_INDEX="119" MSB="0" NAME="C_DMA1_CONTROL" TYPE="BIT_VECTOR" VALUE="0b00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="9" MPD_INDEX="120" MSB="0" NAME="C_DMA1_TXIRQTIMER" TYPE="BIT_VECTOR" VALUE="0b1111111111">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="9" MPD_INDEX="121" MSB="0" NAME="C_DMA1_RXIRQTIMER" TYPE="BIT_VECTOR" VALUE="0b1111111111">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="31" MPD_INDEX="122" MSB="0" NAME="C_DMA2_TXCHANNELCTRL" TYPE="BIT_VECTOR" VALUE="0x01010000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="31" MPD_INDEX="123" MSB="0" NAME="C_DMA2_RXCHANNELCTRL" TYPE="BIT_VECTOR" VALUE="0x01010000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="7" MPD_INDEX="124" MSB="0" NAME="C_DMA2_CONTROL" TYPE="BIT_VECTOR" VALUE="0b00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="9" MPD_INDEX="125" MSB="0" NAME="C_DMA2_TXIRQTIMER" TYPE="BIT_VECTOR" VALUE="0b1111111111">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="9" MPD_INDEX="126" MSB="0" NAME="C_DMA2_RXIRQTIMER" TYPE="BIT_VECTOR" VALUE="0b1111111111">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="31" MPD_INDEX="127" MSB="0" NAME="C_DMA3_TXCHANNELCTRL" TYPE="BIT_VECTOR" VALUE="0x01010000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="31" MPD_INDEX="128" MSB="0" NAME="C_DMA3_RXCHANNELCTRL" TYPE="BIT_VECTOR" VALUE="0x01010000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="7" MPD_INDEX="129" MSB="0" NAME="C_DMA3_CONTROL" TYPE="BIT_VECTOR" VALUE="0b00000000">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="9" MPD_INDEX="130" MSB="0" NAME="C_DMA3_TXIRQTIMER" TYPE="BIT_VECTOR" VALUE="0b1111111111">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER ENDIAN="BIG" LSB="9" MPD_INDEX="131" MSB="0" NAME="C_DMA3_RXIRQTIMER" TYPE="BIT_VECTOR" VALUE="0b1111111111">
          <DESCRIPTION></DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="132" NAME="C_DCR_AUTOLOCK_ENABLE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Enable the Auto-lock Feature for the DCR Indirect Mode</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="133" NAME="C_PPCDM_ASYNCMODE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Synchronization Mode for the External MDCR Interface</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="134" NAME="C_PPCDS_ASYNCMODE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Synchronization Mode for the External SDCR Interface</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="135" NAME="C_GENERATE_PLB_TIMESPECS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Generate Timing Constraint to Resynchronize SPLB MBusy Outputs</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="400000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="CPMC440CLK" SIGIS="CLK" SIGNAME="clk_400_0000MHzPLL0"/>
        <PORT CLKFREQUENCY="200000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="2" NAME="CPMINTERCONNECTCLK" SIGIS="CLK" SIGNAME="clk_200_0000MHzPLL0"/>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="4" NAME="CPMINTERCONNECTCLKNTO1" SIGNAME="net_vcc"/>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="24" NAME="EICC440EXTIRQ" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ppc440_0_EICC440EXTIRQ"/>
        <PORT CLKFREQUENCY="200000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="78" NAME="CPMMCCLK" SIGIS="CLK" SIGNAME="clk_200_0000MHzPLL0_ADJUST"/>
        <PORT DIR="I" MPD_INDEX="1" NAME="CPMC440CLKEN" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="3" NAME="CPMINTERCONNECTCLKEN" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="5" NAME="CPMC440CORECLOCKINACTIVE" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="6" NAME="CPMC440TIMERCLOCK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="7" NAME="C440MACHINECHECK" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="8" NAME="C440CPMCORESLEEPREQ" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="9" NAME="C440CPMDECIRPTREQ" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="10" NAME="C440CPMFITIRPTREQ" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="11" NAME="C440CPMMSRCE" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="12" NAME="C440CPMMSREE" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="13" NAME="C440CPMTIMERRESETREQ" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="14" NAME="C440CPMWDIRPTREQ" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="15" NAME="PPCCPMINTERCONNECTBUSY" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="cpudbg_0" MPD_INDEX="16" NAME="DBGC440DEBUGHALT" SIGNAME="__NOC__">
          <DESCRIPTION>JTAG HALT</DESCRIPTION>
        </PORT>
        <PORT DIR="I" IOS="cpudbg_0" MPD_INDEX="17" NAME="DBGC440DEBUGHALTNEG" SIGNAME="__NOC__">
          <DESCRIPTION>JTAG HALT INV</DESCRIPTION>
        </PORT>
        <PORT DIR="I" ENDIAN="BIG" LEFT="0" LSB="4" MPD_INDEX="18" MSB="0" NAME="DBGC440SYSTEMSTATUS" RIGHT="4" SIGNAME="__NOC__" VECFORMULA="[0:4]"/>
        <PORT DIR="I" MPD_INDEX="19" NAME="DBGC440UNCONDDEBUGEVENT" SIGNAME="__NOC__"/>
        <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="20" MSB="0" NAME="C440DBGSYSTEMCONTROL" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:7]"/>
        <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="21" MSB="0" NAME="SPLB0_Error" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="22" MSB="0" NAME="SPLB1_Error" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT DIR="I" MPD_INDEX="23" NAME="EICC440CRITIRQ" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="25" NAME="PPCEICINTERCONNECTIRQ" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="26" NAME="CPMDCRCLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="MDCR" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="27" NAME="DCRPPCDMACK" SIGNAME="__NOC__"/>
        <PORT BUS="MDCR" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="28" MSB="0" NAME="DCRPPCDMDBUSIN" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="MDCR" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="29" NAME="DCRPPCDMTIMEOUTWAIT" SIGNAME="__NOC__"/>
        <PORT BUS="MDCR" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="30" NAME="PPCDMDCRREAD" SIGNAME="__NOC__"/>
        <PORT BUS="MDCR" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="31" NAME="PPCDMDCRWRITE" SIGNAME="__NOC__"/>
        <PORT BUS="MDCR" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="9" MPD_INDEX="32" MSB="0" NAME="PPCDMDCRABUS" RIGHT="9" SIGNAME="__NOC__" VECFORMULA="[0:9]"/>
        <PORT BUS="MDCR" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="33" MSB="0" NAME="PPCDMDCRDBUSOUT" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="34" NAME="DCRPPCDSREAD" SIGNAME="__NOC__"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="35" NAME="DCRPPCDSWRITE" SIGNAME="__NOC__"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="9" MPD_INDEX="36" MSB="0" NAME="DCRPPCDSABUS" RIGHT="9" SIGNAME="__NOC__" VECFORMULA="[0:9]"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="37" MSB="0" NAME="DCRPPCDSDBUSOUT" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="38" NAME="PPCDSDCRACK" SIGNAME="__NOC__"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="39" MSB="0" NAME="PPCDSDCRDBUSIN" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="40" NAME="PPCDSDCRTIMEOUTWAIT" SIGNAME="__NOC__"/>
        <PORT BUS="MFCB" CLKFREQUENCY="133333333" DEF_SIGNAME="clk_133_3333MHzPLL0_ADJUST" DIR="I" MPD_INDEX="41" NAME="CPMFCMCLK" SIGIS="CLK" SIGNAME="clk_133_3333MHzPLL0_ADJUST"/>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="ppc440_0_fcb_v20_FCMAPUCR" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="42" MSB="0" NAME="FCMAPUCR" RIGHT="3" SIGNAME="ppc440_0_fcb_v20_FCMAPUCR" VECFORMULA="[0:3]"/>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="ppc440_0_fcb_v20_FCMAPUDONE" DIR="I" MPD_INDEX="43" NAME="FCMAPUDONE" SIGNAME="ppc440_0_fcb_v20_FCMAPUDONE"/>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="ppc440_0_fcb_v20_FCMAPUEXCEPTION" DIR="I" MPD_INDEX="44" NAME="FCMAPUEXCEPTION" SIGNAME="ppc440_0_fcb_v20_FCMAPUEXCEPTION"/>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="ppc440_0_fcb_v20_FCMAPUFPSCRFEX" DIR="I" MPD_INDEX="45" NAME="FCMAPUFPSCRFEX" SIGNAME="ppc440_0_fcb_v20_FCMAPUFPSCRFEX"/>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="ppc440_0_fcb_v20_FCMAPURESULT" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="46" MSB="0" NAME="FCMAPURESULT" RIGHT="31" SIGNAME="ppc440_0_fcb_v20_FCMAPURESULT" VECFORMULA="[0:31]"/>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="ppc440_0_fcb_v20_FCMAPURESULTVALID" DIR="I" MPD_INDEX="47" NAME="FCMAPURESULTVALID" SIGNAME="ppc440_0_fcb_v20_FCMAPURESULTVALID"/>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="ppc440_0_fcb_v20_FCMAPUSLEEPNOTREADY" DIR="I" MPD_INDEX="48" NAME="FCMAPUSLEEPNOTREADY" SIGNAME="ppc440_0_fcb_v20_FCMAPUSLEEPNOTREADY"/>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="ppc440_0_fcb_v20_FCMAPUCONFIRMINSTR" DIR="I" MPD_INDEX="49" NAME="FCMAPUCONFIRMINSTR" SIGNAME="ppc440_0_fcb_v20_FCMAPUCONFIRMINSTR"/>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="ppc440_0_fcb_v20_FCMAPUSTOREDATA" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="50" MSB="0" NAME="FCMAPUSTOREDATA" RIGHT="127" SIGNAME="ppc440_0_fcb_v20_FCMAPUSTOREDATA" VECFORMULA="[0:127]"/>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMDECNONAUTON" DIR="O" MPD_INDEX="51" NAME="APUFCMDECNONAUTON" SIGNAME="ppc440_0_fcb_v20_APUFCMDECNONAUTON"/>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMDECFPUOP" DIR="O" MPD_INDEX="52" NAME="APUFCMDECFPUOP" SIGNAME="ppc440_0_fcb_v20_APUFCMDECFPUOP"/>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMDECLDSTXFERSIZE" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="53" MSB="0" NAME="APUFCMDECLDSTXFERSIZE" RIGHT="2" SIGNAME="ppc440_0_fcb_v20_APUFCMDECLDSTXFERSIZE" VECFORMULA="[0:2]"/>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMDECLOAD" DIR="O" MPD_INDEX="54" NAME="APUFCMDECLOAD" SIGNAME="ppc440_0_fcb_v20_APUFCMDECLOAD"/>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMNEXTINSTRREADY" DIR="O" MPD_INDEX="55" NAME="APUFCMNEXTINSTRREADY" SIGNAME="ppc440_0_fcb_v20_APUFCMNEXTINSTRREADY"/>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMDECSTORE" DIR="O" MPD_INDEX="56" NAME="APUFCMDECSTORE" SIGNAME="ppc440_0_fcb_v20_APUFCMDECSTORE"/>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMDECUDI" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="57" MSB="0" NAME="APUFCMDECUDI" RIGHT="3" SIGNAME="ppc440_0_fcb_v20_APUFCMDECUDI" VECFORMULA="[0:3]"/>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMDECUDIVALID" DIR="O" MPD_INDEX="58" NAME="APUFCMDECUDIVALID" SIGNAME="ppc440_0_fcb_v20_APUFCMDECUDIVALID"/>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMENDIAN" DIR="O" MPD_INDEX="59" NAME="APUFCMENDIAN" SIGNAME="ppc440_0_fcb_v20_APUFCMENDIAN"/>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMFLUSH" DIR="O" MPD_INDEX="60" NAME="APUFCMFLUSH" SIGNAME="ppc440_0_fcb_v20_APUFCMFLUSH"/>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMINSTRUCTION" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="61" MSB="0" NAME="APUFCMINSTRUCTION" RIGHT="31" SIGNAME="ppc440_0_fcb_v20_APUFCMINSTRUCTION" VECFORMULA="[0:31]"/>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMINSTRVALID" DIR="O" MPD_INDEX="62" NAME="APUFCMINSTRVALID" SIGNAME="ppc440_0_fcb_v20_APUFCMINSTRVALID"/>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMLOADBYTEADDR" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="63" MSB="0" NAME="APUFCMLOADBYTEADDR" RIGHT="3" SIGNAME="ppc440_0_fcb_v20_APUFCMLOADBYTEADDR" VECFORMULA="[0:3]"/>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMLOADDATA" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="64" MSB="0" NAME="APUFCMLOADDATA" RIGHT="127" SIGNAME="ppc440_0_fcb_v20_APUFCMLOADDATA" VECFORMULA="[0:127]"/>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMLOADDVALID" DIR="O" MPD_INDEX="65" NAME="APUFCMLOADDVALID" SIGNAME="ppc440_0_fcb_v20_APUFCMLOADDVALID"/>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMOPERANDVALID" DIR="O" MPD_INDEX="66" NAME="APUFCMOPERANDVALID" SIGNAME="ppc440_0_fcb_v20_APUFCMOPERANDVALID"/>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMRADATA" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="67" MSB="0" NAME="APUFCMRADATA" RIGHT="31" SIGNAME="ppc440_0_fcb_v20_APUFCMRADATA" VECFORMULA="[0:31]"/>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMRBDATA" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="68" MSB="0" NAME="APUFCMRBDATA" RIGHT="31" SIGNAME="ppc440_0_fcb_v20_APUFCMRBDATA" VECFORMULA="[0:31]"/>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMWRITEBACKOK" DIR="O" MPD_INDEX="69" NAME="APUFCMWRITEBACKOK" SIGNAME="ppc440_0_fcb_v20_APUFCMWRITEBACKOK"/>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMMSRFE0" DIR="O" MPD_INDEX="70" NAME="APUFCMMSRFE0" SIGNAME="ppc440_0_fcb_v20_APUFCMMSRFE0"/>
        <PORT BUS="MFCM:MFCB" DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMMSRFE1" DIR="O" MPD_INDEX="71" NAME="APUFCMMSRFE1" SIGNAME="ppc440_0_fcb_v20_APUFCMMSRFE1"/>
        <PORT BUS="JTAGPPC" DEF_SIGNAME="ppc440_0_jtagppc_bus_JTGC405TCK" DIR="I" IOS="cpudbg_0" MPD_INDEX="72" NAME="JTGC440TCK" SIGNAME="ppc440_0_jtagppc_bus_JTGC405TCK">
          <DESCRIPTION>JTAG TCK</DESCRIPTION>
        </PORT>
        <PORT BUS="JTAGPPC" DEF_SIGNAME="ppc440_0_jtagppc_bus_JTGC405TDI" DIR="I" IOS="cpudbg_0" MPD_INDEX="73" NAME="JTGC440TDI" SIGNAME="ppc440_0_jtagppc_bus_JTGC405TDI">
          <DESCRIPTION>JTAG TDI</DESCRIPTION>
        </PORT>
        <PORT BUS="JTAGPPC" DEF_SIGNAME="ppc440_0_jtagppc_bus_JTGC405TMS" DIR="I" IOS="cpudbg_0" MPD_INDEX="74" NAME="JTGC440TMS" SIGNAME="ppc440_0_jtagppc_bus_JTGC405TMS">
          <DESCRIPTION>JTAG TMS</DESCRIPTION>
        </PORT>
        <PORT BUS="JTAGPPC" DEF_SIGNAME="ppc440_0_jtagppc_bus_JTGC405TRSTNEG" DIR="I" IOS="cpudbg_0" MPD_INDEX="75" NAME="JTGC440TRSTNEG" SIGNAME="ppc440_0_jtagppc_bus_JTGC405TRSTNEG">
          <DESCRIPTION>JTAG TRST</DESCRIPTION>
        </PORT>
        <PORT BUS="JTAGPPC" DEF_SIGNAME="ppc440_0_jtagppc_bus_C405JTGTDO" DIR="O" IOS="cpudbg_0" MPD_INDEX="76" NAME="C440JTGTDO" SIGNAME="ppc440_0_jtagppc_bus_C405JTGTDO">
          <DESCRIPTION>JTAG TDO</DESCRIPTION>
        </PORT>
        <PORT BUS="JTAGPPC" DEF_SIGNAME="ppc440_0_jtagppc_bus_C405JTGTDOEN" DIR="O" MPD_INDEX="77" NAME="C440JTGTDOEN" SIGNAME="ppc440_0_jtagppc_bus_C405JTGTDOEN"/>
        <PORT BUS="PPC440MC" DEF_SIGNAME="ppc440_0_PPC440MC_MCMIREADDATA" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="79" MSB="0" NAME="MCMIREADDATA" RIGHT="127" SIGNAME="ppc440_0_PPC440MC_MCMIREADDATA" VECFORMULA="[0:127]"/>
        <PORT BUS="PPC440MC" DEF_SIGNAME="ppc440_0_PPC440MC_MCMIREADDATAVALID" DIR="I" MPD_INDEX="80" NAME="MCMIREADDATAVALID" SIGNAME="ppc440_0_PPC440MC_MCMIREADDATAVALID"/>
        <PORT BUS="PPC440MC" DEF_SIGNAME="ppc440_0_PPC440MC_MCMIREADDATAERR" DIR="I" MPD_INDEX="81" NAME="MCMIREADDATAERR" SIGNAME="ppc440_0_PPC440MC_MCMIREADDATAERR"/>
        <PORT BUS="PPC440MC" DEF_SIGNAME="ppc440_0_PPC440MC_MCMIADDRREADYTOACCEPT" DIR="I" MPD_INDEX="82" NAME="MCMIADDRREADYTOACCEPT" SIGNAME="ppc440_0_PPC440MC_MCMIADDRREADYTOACCEPT"/>
        <PORT BUS="PPC440MC" DEF_SIGNAME="ppc440_0_PPC440MC_MIMCREADNOTWRITE" DIR="O" MPD_INDEX="83" NAME="MIMCREADNOTWRITE" SIGNAME="ppc440_0_PPC440MC_MIMCREADNOTWRITE"/>
        <PORT BUS="PPC440MC" DEF_SIGNAME="ppc440_0_PPC440MC_MIMCADDRESS" DIR="O" ENDIAN="BIG" LEFT="0" LSB="35" MPD_INDEX="84" MSB="0" NAME="MIMCADDRESS" RIGHT="35" SIGNAME="ppc440_0_PPC440MC_MIMCADDRESS" VECFORMULA="[0:35]"/>
        <PORT BUS="PPC440MC" DEF_SIGNAME="ppc440_0_PPC440MC_MIMCADDRESSVALID" DIR="O" MPD_INDEX="85" NAME="MIMCADDRESSVALID" SIGNAME="ppc440_0_PPC440MC_MIMCADDRESSVALID"/>
        <PORT BUS="PPC440MC" DEF_SIGNAME="ppc440_0_PPC440MC_MIMCWRITEDATA" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="86" MSB="0" NAME="MIMCWRITEDATA" RIGHT="127" SIGNAME="ppc440_0_PPC440MC_MIMCWRITEDATA" VECFORMULA="[0:127]"/>
        <PORT BUS="PPC440MC" DEF_SIGNAME="ppc440_0_PPC440MC_MIMCWRITEDATAVALID" DIR="O" MPD_INDEX="87" NAME="MIMCWRITEDATAVALID" SIGNAME="ppc440_0_PPC440MC_MIMCWRITEDATAVALID"/>
        <PORT BUS="PPC440MC" DEF_SIGNAME="ppc440_0_PPC440MC_MIMCBYTEENABLE" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="88" MSB="0" NAME="MIMCBYTEENABLE" RIGHT="15" SIGNAME="ppc440_0_PPC440MC_MIMCBYTEENABLE" VECFORMULA="[0:15]"/>
        <PORT BUS="PPC440MC" DEF_SIGNAME="ppc440_0_PPC440MC_MIMCBANKCONFLICT" DIR="O" MPD_INDEX="89" NAME="MIMCBANKCONFLICT" SIGNAME="ppc440_0_PPC440MC_MIMCBANKCONFLICT"/>
        <PORT BUS="PPC440MC" DEF_SIGNAME="ppc440_0_PPC440MC_MIMCROWCONFLICT" DIR="O" MPD_INDEX="90" NAME="MIMCROWCONFLICT" SIGNAME="ppc440_0_PPC440MC_MIMCROWCONFLICT"/>
        <PORT BUS="MPLB" CLKFREQUENCY="100000000" DEF_SIGNAME="clk_100_0000MHzPLL0_ADJUST" DIR="I" MPD_INDEX="91" NAME="CPMPPCMPLBCLK" SIGIS="CLK" SIGNAME="clk_100_0000MHzPLL0_ADJUST"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MBusy" DIR="I" MPD_INDEX="92" NAME="PLBPPCMMBUSY" SIGNAME="plb_v46_0_PLB_MBusy"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MIRQ" DIR="I" MPD_INDEX="93" NAME="PLBPPCMMIRQ" SIGNAME="plb_v46_0_PLB_MIRQ"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MRdErr" DIR="I" MPD_INDEX="94" NAME="PLBPPCMMRDERR" SIGNAME="plb_v46_0_PLB_MRdErr"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MWrErr" DIR="I" MPD_INDEX="95" NAME="PLBPPCMMWRERR" SIGNAME="plb_v46_0_PLB_MWrErr"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MAddrAck" DIR="I" MPD_INDEX="96" NAME="PLBPPCMADDRACK" SIGNAME="plb_v46_0_PLB_MAddrAck"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MRdBTerm" DIR="I" MPD_INDEX="97" NAME="PLBPPCMRDBTERM" SIGNAME="plb_v46_0_PLB_MRdBTerm"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MRdDAck" DIR="I" MPD_INDEX="98" NAME="PLBPPCMRDDACK" SIGNAME="plb_v46_0_PLB_MRdDAck"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MRdDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="99" MSB="0" NAME="PLBPPCMRDDBUS" RIGHT="127" SIGNAME="plb_v46_0_PLB_MRdDBus" VECFORMULA="[0:127]"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MRdWdAddr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="100" MSB="0" NAME="PLBPPCMRDWDADDR" RIGHT="3" SIGNAME="plb_v46_0_PLB_MRdWdAddr" VECFORMULA="[0:3]"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MRearbitrate" DIR="I" MPD_INDEX="101" NAME="PLBPPCMREARBITRATE" SIGNAME="plb_v46_0_PLB_MRearbitrate"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MSSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="102" MSB="0" NAME="PLBPPCMSSIZE" RIGHT="1" SIGNAME="plb_v46_0_PLB_MSSize" VECFORMULA="[0:1]"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MTimeout" DIR="I" MPD_INDEX="103" NAME="PLBPPCMTIMEOUT" SIGNAME="plb_v46_0_PLB_MTimeout"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MWrBTerm" DIR="I" MPD_INDEX="104" NAME="PLBPPCMWRBTERM" SIGNAME="plb_v46_0_PLB_MWrBTerm"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MWrDAck" DIR="I" MPD_INDEX="105" NAME="PLBPPCMWRDACK" SIGNAME="plb_v46_0_PLB_MWrDAck"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="106" MSB="0" NAME="PLBPPCMRDPENDPRI" RIGHT="1" SIGNAME="plb_v46_0_PLB_rdPendPri" VECFORMULA="[0:1]"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_rdPendReq" DIR="I" MPD_INDEX="107" NAME="PLBPPCMRDPENDREQ" SIGNAME="plb_v46_0_PLB_rdPendReq"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="108" MSB="0" NAME="PLBPPCMREQPRI" RIGHT="1" SIGNAME="plb_v46_0_PLB_reqPri" VECFORMULA="[0:1]"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="109" MSB="0" NAME="PLBPPCMWRPENDPRI" RIGHT="1" SIGNAME="plb_v46_0_PLB_wrPendPri" VECFORMULA="[0:1]"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_wrPendReq" DIR="I" MPD_INDEX="110" NAME="PLBPPCMWRPENDREQ" SIGNAME="plb_v46_0_PLB_wrPendReq"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_abort" DIR="O" MPD_INDEX="111" NAME="PPCMPLBABORT" SIGNAME="plb_v46_0_M_abort"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_ABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="112" MSB="0" NAME="PPCMPLBABUS" RIGHT="31" SIGNAME="plb_v46_0_M_ABus" VECFORMULA="[0:31]"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_BE" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="113" MSB="0" NAME="PPCMPLBBE" RIGHT="15" SIGNAME="plb_v46_0_M_BE" VECFORMULA="[0:15]"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_busLock" DIR="O" MPD_INDEX="114" NAME="PPCMPLBBUSLOCK" SIGNAME="plb_v46_0_M_busLock"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_lockErr" DIR="O" MPD_INDEX="115" NAME="PPCMPLBLOCKERR" SIGNAME="plb_v46_0_M_lockErr"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_MSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="116" MSB="0" NAME="PPCMPLBMSIZE" RIGHT="1" SIGNAME="plb_v46_0_M_MSize" VECFORMULA="[0:1]"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_priority" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="117" MSB="0" NAME="PPCMPLBPRIORITY" RIGHT="1" SIGNAME="plb_v46_0_M_priority" VECFORMULA="[0:1]"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_rdBurst" DIR="O" MPD_INDEX="118" NAME="PPCMPLBRDBURST" SIGNAME="plb_v46_0_M_rdBurst"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_request" DIR="O" MPD_INDEX="119" NAME="PPCMPLBREQUEST" SIGNAME="plb_v46_0_M_request"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_RNW" DIR="O" MPD_INDEX="120" NAME="PPCMPLBRNW" SIGNAME="plb_v46_0_M_RNW"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_size" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="121" MSB="0" NAME="PPCMPLBSIZE" RIGHT="3" SIGNAME="plb_v46_0_M_size" VECFORMULA="[0:3]"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_TAttribute" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="122" MSB="0" NAME="PPCMPLBTATTRIBUTE" RIGHT="15" SIGNAME="plb_v46_0_M_TAttribute" VECFORMULA="[0:15]"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_type" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="123" MSB="0" NAME="PPCMPLBTYPE" RIGHT="2" SIGNAME="plb_v46_0_M_type" VECFORMULA="[0:2]"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_UABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="124" MSB="0" NAME="PPCMPLBUABUS" RIGHT="31" SIGNAME="plb_v46_0_M_UABus" VECFORMULA="[0:31]"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_wrBurst" DIR="O" MPD_INDEX="125" NAME="PPCMPLBWRBURST" SIGNAME="plb_v46_0_M_wrBurst"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_wrDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="126" MSB="0" NAME="PPCMPLBWRDBUS" RIGHT="127" SIGNAME="plb_v46_0_M_wrDBus" VECFORMULA="[0:127]"/>
        <PORT BUS="SPLB0" CLKFREQUENCY="100000000" DEF_SIGNAME="clk_100_0000MHzPLL0_ADJUST" DIR="I" MPD_INDEX="127" NAME="CPMPPCS0PLBCLK" SIGIS="CLK" SIGNAME="clk_100_0000MHzPLL0_ADJUST"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_PLB_masterID" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="128" MSB="0" NAME="PLBPPCS0MASTERID" RIGHT="1" SIGNAME="plb_v46_0_PLB_masterID" VECFORMULA="[0:(C_SPLB0_MID_WIDTH-1)]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_PLB_PAValid" DIR="I" MPD_INDEX="129" NAME="PLBPPCS0PAVALID" SIGNAME="plb_v46_0_PLB_PAValid"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_PLB_SAValid" DIR="I" MPD_INDEX="130" NAME="PLBPPCS0SAVALID" SIGNAME="plb_v46_0_PLB_SAValid"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_PLB_rdPendReq" DIR="I" MPD_INDEX="131" NAME="PLBPPCS0RDPENDREQ" SIGNAME="plb_v46_0_PLB_rdPendReq"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_PLB_wrPendReq" DIR="I" MPD_INDEX="132" NAME="PLBPPCS0WRPENDREQ" SIGNAME="plb_v46_0_PLB_wrPendReq"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="133" MSB="0" NAME="PLBPPCS0RDPENDPRI" RIGHT="1" SIGNAME="plb_v46_0_PLB_rdPendPri" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="134" MSB="0" NAME="PLBPPCS0WRPENDPRI" RIGHT="1" SIGNAME="plb_v46_0_PLB_wrPendPri" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="135" MSB="0" NAME="PLBPPCS0REQPRI" RIGHT="1" SIGNAME="plb_v46_0_PLB_reqPri" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_PLB_rdPrim" DIR="I" MPD_INDEX="136" NAME="PLBPPCS0RDPRIM" SIGNAME="plb_v46_0_PLB_rdPrim"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_PLB_wrPrim" DIR="I" MPD_INDEX="137" NAME="PLBPPCS0WRPRIM" SIGNAME="plb_v46_0_PLB_wrPrim"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_PLB_busLock" DIR="I" MPD_INDEX="138" NAME="PLBPPCS0BUSLOCK" SIGNAME="plb_v46_0_PLB_busLock"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_PLB_abort" DIR="I" MPD_INDEX="139" NAME="PLBPPCS0ABORT" SIGNAME="plb_v46_0_PLB_abort"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_PLB_RNW" DIR="I" MPD_INDEX="140" NAME="PLBPPCS0RNW" SIGNAME="plb_v46_0_PLB_RNW"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="141" MSB="0" NAME="PLBPPCS0BE" RIGHT="15" SIGNAME="plb_v46_0_PLB_BE" VECFORMULA="[0:15]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="142" MSB="0" NAME="PLBPPCS0SIZE" RIGHT="3" SIGNAME="plb_v46_0_PLB_size" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="143" MSB="0" NAME="PLBPPCS0TYPE" RIGHT="2" SIGNAME="plb_v46_0_PLB_type" VECFORMULA="[0:2]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="144" MSB="0" NAME="PLBPPCS0TATTRIBUTE" RIGHT="15" SIGNAME="plb_v46_0_PLB_TAttribute" VECFORMULA="[0:15]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_PLB_lockErr" DIR="I" MPD_INDEX="145" NAME="PLBPPCS0LOCKERR" SIGNAME="plb_v46_0_PLB_lockErr"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="146" MSB="0" NAME="PLBPPCS0MSIZE" RIGHT="1" SIGNAME="plb_v46_0_PLB_MSize" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="147" MSB="0" NAME="PLBPPCS0UABUS" RIGHT="31" SIGNAME="plb_v46_0_PLB_UABus" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="148" MSB="0" NAME="PLBPPCS0ABUS" RIGHT="31" SIGNAME="plb_v46_0_PLB_ABus" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="149" MSB="0" NAME="PLBPPCS0WRDBUS" RIGHT="127" SIGNAME="plb_v46_0_PLB_wrDBus" VECFORMULA="[0:127]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_PLB_wrBurst" DIR="I" MPD_INDEX="150" NAME="PLBPPCS0WRBURST" SIGNAME="plb_v46_0_PLB_wrBurst"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_PLB_rdBurst" DIR="I" MPD_INDEX="151" NAME="PLBPPCS0RDBURST" SIGNAME="plb_v46_0_PLB_rdBurst"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_Sl_addrAck" DIR="O" MPD_INDEX="152" NAME="PPCS0PLBADDRACK" SIGNAME="plb_v46_0_Sl_addrAck"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_Sl_wait" DIR="O" MPD_INDEX="153" NAME="PPCS0PLBWAIT" SIGNAME="plb_v46_0_Sl_wait"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_Sl_rearbitrate" DIR="O" MPD_INDEX="154" NAME="PPCS0PLBREARBITRATE" SIGNAME="plb_v46_0_Sl_rearbitrate"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_Sl_wrDAck" DIR="O" MPD_INDEX="155" NAME="PPCS0PLBWRDACK" SIGNAME="plb_v46_0_Sl_wrDAck"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_Sl_wrComp" DIR="O" MPD_INDEX="156" NAME="PPCS0PLBWRCOMP" SIGNAME="plb_v46_0_Sl_wrComp"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="157" MSB="0" NAME="PPCS0PLBRDDBUS" RIGHT="127" SIGNAME="plb_v46_0_Sl_rdDBus" VECFORMULA="[0:127]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="158" MSB="0" NAME="PPCS0PLBRDWDADDR" RIGHT="3" SIGNAME="plb_v46_0_Sl_rdWdAddr" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_Sl_rdDAck" DIR="O" MPD_INDEX="159" NAME="PPCS0PLBRDDACK" SIGNAME="plb_v46_0_Sl_rdDAck"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_Sl_rdComp" DIR="O" MPD_INDEX="160" NAME="PPCS0PLBRDCOMP" SIGNAME="plb_v46_0_Sl_rdComp"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_Sl_rdBTerm" DIR="O" MPD_INDEX="161" NAME="PPCS0PLBRDBTERM" SIGNAME="plb_v46_0_Sl_rdBTerm"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_Sl_wrBTerm" DIR="O" MPD_INDEX="162" NAME="PPCS0PLBWRBTERM" SIGNAME="plb_v46_0_Sl_wrBTerm"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="163" MSB="0" NAME="PPCS0PLBMBUSY" RIGHT="2" SIGNAME="plb_v46_0_Sl_MBusy" VECFORMULA="[0:(C_SPLB0_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="164" MSB="0" NAME="PPCS0PLBMRDERR" RIGHT="2" SIGNAME="plb_v46_0_Sl_MRdErr" VECFORMULA="[0:(C_SPLB0_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="165" MSB="0" NAME="PPCS0PLBMWRERR" RIGHT="2" SIGNAME="plb_v46_0_Sl_MWrErr" VECFORMULA="[0:(C_SPLB0_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="166" MSB="0" NAME="PPCS0PLBMIRQ" RIGHT="2" SIGNAME="plb_v46_0_Sl_MIRQ" VECFORMULA="[0:(C_SPLB0_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB0" DEF_SIGNAME="plb_v46_0_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="167" MSB="0" NAME="PPCS0PLBSSIZE" RIGHT="1" SIGNAME="plb_v46_0_Sl_SSize" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="168" NAME="CPMPPCS1PLBCLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="169" NAME="PLBPPCS1MASTERID" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB1_MID_WIDTH-1)]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="170" NAME="PLBPPCS1PAVALID" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="171" NAME="PLBPPCS1SAVALID" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="172" NAME="PLBPPCS1RDPENDREQ" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="173" NAME="PLBPPCS1WRPENDREQ" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="174" MSB="0" NAME="PLBPPCS1RDPENDPRI" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="175" MSB="0" NAME="PLBPPCS1WRPENDPRI" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="176" MSB="0" NAME="PLBPPCS1REQPRI" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="177" NAME="PLBPPCS1RDPRIM" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="178" NAME="PLBPPCS1WRPRIM" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="179" NAME="PLBPPCS1BUSLOCK" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="180" NAME="PLBPPCS1ABORT" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="181" NAME="PLBPPCS1RNW" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="182" MSB="0" NAME="PLBPPCS1BE" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="183" MSB="0" NAME="PLBPPCS1SIZE" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="184" MSB="0" NAME="PLBPPCS1TYPE" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:2]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="185" MSB="0" NAME="PLBPPCS1TATTRIBUTE" RIGHT="15" SIGNAME="__NOC__" VECFORMULA="[0:15]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="186" NAME="PLBPPCS1LOCKERR" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="187" MSB="0" NAME="PLBPPCS1MSIZE" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="188" MSB="0" NAME="PLBPPCS1UABUS" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="189" MSB="0" NAME="PLBPPCS1ABUS" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="190" MSB="0" NAME="PLBPPCS1WRDBUS" RIGHT="127" SIGNAME="__NOC__" VECFORMULA="[0:127]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="191" NAME="PLBPPCS1WRBURST" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="192" NAME="PLBPPCS1RDBURST" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="193" NAME="PPCS1PLBADDRACK" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="194" NAME="PPCS1PLBWAIT" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="195" NAME="PPCS1PLBREARBITRATE" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="196" NAME="PPCS1PLBWRDACK" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="197" NAME="PPCS1PLBWRCOMP" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="198" MSB="0" NAME="PPCS1PLBRDDBUS" RIGHT="127" SIGNAME="__NOC__" VECFORMULA="[0:127]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="199" MSB="0" NAME="PPCS1PLBRDWDADDR" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="200" NAME="PPCS1PLBRDDACK" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="201" NAME="PPCS1PLBRDCOMP" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="202" NAME="PPCS1PLBRDBTERM" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="203" NAME="PPCS1PLBWRBTERM" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="204" NAME="PPCS1PLBMBUSY" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB1_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="205" NAME="PPCS1PLBMRDERR" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB1_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="206" NAME="PPCS1PLBMWRERR" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB1_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="207" NAME="PPCS1PLBMIRQ" SIGNAME="__NOC__" VECFORMULA="[0:(C_SPLB1_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="208" MSB="0" NAME="PPCS1PLBSSIZE" RIGHT="1" SIGNAME="__NOC__" VECFORMULA="[0:1]"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="209" NAME="CPMDMA0LLCLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="210" NAME="LLDMA0TXDSTRDYN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="211" MSB="0" NAME="LLDMA0RXD" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="LLDMA0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="212" MSB="0" NAME="LLDMA0RXREM" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="LLDMA0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="213" NAME="LLDMA0RXSOFN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="214" NAME="LLDMA0RXEOFN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="215" NAME="LLDMA0RXSOPN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="216" NAME="LLDMA0RXEOPN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="217" NAME="LLDMA0RXSRCRDYN" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="218" NAME="LLDMA0RSTENGINEREQ" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA0" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="219" MSB="0" NAME="DMA0LLTXD" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="LLDMA0" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="220" MSB="0" NAME="DMA0LLTXREM" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="LLDMA0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="221" NAME="DMA0LLTXSOFN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="222" NAME="DMA0LLTXEOFN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="223" NAME="DMA0LLTXSOPN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="224" NAME="DMA0LLTXEOPN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="225" NAME="DMA0LLTXSRCRDYN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="226" NAME="DMA0LLRXDSTRDYN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA0" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="227" NAME="DMA0LLRSTENGINEACK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="228" NAME="DMA0TXIRQ" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="229" NAME="DMA0RXIRQ" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="230" NAME="CPMDMA1LLCLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="231" NAME="LLDMA1TXDSTRDYN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="232" MSB="0" NAME="LLDMA1RXD" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="LLDMA1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="233" MSB="0" NAME="LLDMA1RXREM" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="LLDMA1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="234" NAME="LLDMA1RXSOFN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="235" NAME="LLDMA1RXEOFN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="236" NAME="LLDMA1RXSOPN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="237" NAME="LLDMA1RXEOPN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="238" NAME="LLDMA1RXSRCRDYN" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="239" NAME="LLDMA1RSTENGINEREQ" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="240" MSB="0" NAME="DMA1LLTXD" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="LLDMA1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="241" MSB="0" NAME="DMA1LLTXREM" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="LLDMA1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="242" NAME="DMA1LLTXSOFN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="243" NAME="DMA1LLTXEOFN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="244" NAME="DMA1LLTXSOPN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="245" NAME="DMA1LLTXEOPN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="246" NAME="DMA1LLTXSRCRDYN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="247" NAME="DMA1LLRXDSTRDYN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA1" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="248" NAME="DMA1LLRSTENGINEACK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="249" NAME="DMA1TXIRQ" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="250" NAME="DMA1RXIRQ" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="251" NAME="CPMDMA2LLCLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="252" NAME="LLDMA2TXDSTRDYN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="253" MSB="0" NAME="LLDMA2RXD" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="LLDMA2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="254" MSB="0" NAME="LLDMA2RXREM" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="LLDMA2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="255" NAME="LLDMA2RXSOFN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="256" NAME="LLDMA2RXEOFN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="257" NAME="LLDMA2RXSOPN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="258" NAME="LLDMA2RXEOPN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="259" NAME="LLDMA2RXSRCRDYN" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="260" NAME="LLDMA2RSTENGINEREQ" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA2" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="261" MSB="0" NAME="DMA2LLTXD" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="LLDMA2" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="262" MSB="0" NAME="DMA2LLTXREM" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="LLDMA2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="263" NAME="DMA2LLTXSOFN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="264" NAME="DMA2LLTXEOFN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="265" NAME="DMA2LLTXSOPN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="266" NAME="DMA2LLTXEOPN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="267" NAME="DMA2LLTXSRCRDYN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="268" NAME="DMA2LLRXDSTRDYN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA2" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="269" NAME="DMA2LLRSTENGINEACK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="270" NAME="DMA2TXIRQ" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="271" NAME="DMA2RXIRQ" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="272" NAME="CPMDMA3LLCLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="273" NAME="LLDMA3TXDSTRDYN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="274" MSB="0" NAME="LLDMA3RXD" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="LLDMA3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="275" MSB="0" NAME="LLDMA3RXREM" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="LLDMA3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="276" NAME="LLDMA3RXSOFN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="277" NAME="LLDMA3RXEOFN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="278" NAME="LLDMA3RXSOPN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="279" NAME="LLDMA3RXEOPN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="280" NAME="LLDMA3RXSRCRDYN" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="281" NAME="LLDMA3RSTENGINEREQ" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA3" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="282" MSB="0" NAME="DMA3LLTXD" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="LLDMA3" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="283" MSB="0" NAME="DMA3LLTXREM" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:3]"/>
        <PORT BUS="LLDMA3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="284" NAME="DMA3LLTXSOFN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="285" NAME="DMA3LLTXEOFN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="286" NAME="DMA3LLTXSOPN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="287" NAME="DMA3LLTXEOPN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="288" NAME="DMA3LLTXSRCRDYN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="289" NAME="DMA3LLRXDSTRDYN" SIGNAME="__NOC__"/>
        <PORT BUS="LLDMA3" DEF_SIGNAME="__BUS__" DIR="O" IS_VALID="FALSE" MPD_INDEX="290" NAME="DMA3LLRSTENGINEACK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="291" NAME="DMA3TXIRQ" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="292" NAME="DMA3RXIRQ" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC" DEF_SIGNAME="ppc_reset_bus_RstcPPCresetcore" DIR="I" MPD_INDEX="293" NAME="RSTC440RESETCORE" SIGIS="RST" SIGNAME="ppc_reset_bus_RstcPPCresetcore"/>
        <PORT BUS="RESETPPC" DEF_SIGNAME="ppc_reset_bus_RstsPPCresetchip" DIR="I" MPD_INDEX="294" NAME="RSTC440RESETCHIP" SIGIS="RST" SIGNAME="ppc_reset_bus_RstsPPCresetchip"/>
        <PORT BUS="RESETPPC" DEF_SIGNAME="ppc_reset_bus_RstcPPCresetsys" DIR="I" MPD_INDEX="295" NAME="RSTC440RESETSYSTEM" SIGIS="RST" SIGNAME="ppc_reset_bus_RstcPPCresetsys"/>
        <PORT BUS="RESETPPC" DEF_SIGNAME="ppc_reset_bus_Core_Reset_Req" DIR="O" MPD_INDEX="296" NAME="C440RSTCORERESETREQ" SIGIS="RST" SIGNAME="ppc_reset_bus_Core_Reset_Req"/>
        <PORT BUS="RESETPPC" DEF_SIGNAME="ppc_reset_bus_Chip_Reset_Req" DIR="O" MPD_INDEX="297" NAME="C440RSTCHIPRESETREQ" SIGIS="RST" SIGNAME="ppc_reset_bus_Chip_Reset_Req"/>
        <PORT BUS="RESETPPC" DEF_SIGNAME="ppc_reset_bus_System_Reset_Req" DIR="O" MPD_INDEX="298" NAME="C440RSTSYSTEMRESETREQ" SIGIS="RST" SIGNAME="ppc_reset_bus_System_Reset_Req"/>
        <PORT DIR="I" MPD_INDEX="299" NAME="TRCC440TRACEDISABLE" SIGNAME="__NOC__"/>
        <PORT DIR="I" IOS="trace_0" MPD_INDEX="300" NAME="TRCC440TRIGGEREVENTIN" SIGNAME="__NOC__">
          <DESCRIPTION>Trace Trigger Event In</DESCRIPTION>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IOS="trace_0" LEFT="0" LSB="2" MPD_INDEX="301" MSB="0" NAME="C440TRCBRANCHSTATUS" RIGHT="2" SIGNAME="__NOC__" VECFORMULA="[0:2]">
          <DESCRIPTION>Trace Branch Status</DESCRIPTION>
        </PORT>
        <PORT DIR="O" IOS="trace_0" MPD_INDEX="302" NAME="C440TRCCYCLE" SIGNAME="__NOC__">
          <DESCRIPTION>Trace Clock</DESCRIPTION>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IOS="trace_0" LEFT="0" LSB="4" MPD_INDEX="303" MSB="0" NAME="C440TRCEXECUTIONSTATUS" RIGHT="4" SIGNAME="__NOC__" VECFORMULA="[0:4]">
          <DESCRIPTION>Trace Execution Status</DESCRIPTION>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IOS="trace_0" LEFT="0" LSB="6" MPD_INDEX="304" MSB="0" NAME="C440TRCTRACESTATUS" RIGHT="6" SIGNAME="__NOC__" VECFORMULA="[0:6]">
          <DESCRIPTION>Trace Status</DESCRIPTION>
        </PORT>
        <PORT DIR="O" IOS="trace_0" MPD_INDEX="305" NAME="C440TRCTRIGGEREVENTOUT" SIGNAME="__NOC__">
          <DESCRIPTION>Trace Trigger Event Out</DESCRIPTION>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="13" MPD_INDEX="306" MSB="0" NAME="C440TRCTRIGGEREVENTTYPE" RIGHT="13" SIGNAME="__NOC__" VECFORMULA="[0:13]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="DCR" BUSSTD_PSF="DCR" MPD_INDEX="8" NAME="MDCR" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="DCRPPCDMACK"/>
            <PORTMAP DIR="I" PHYSICAL="DCRPPCDMDBUSIN"/>
            <PORTMAP DIR="I" PHYSICAL="DCRPPCDMTIMEOUTWAIT"/>
            <PORTMAP DIR="O" PHYSICAL="PPCDMDCRREAD"/>
            <PORTMAP DIR="O" PHYSICAL="PPCDMDCRWRITE"/>
            <PORTMAP DIR="O" PHYSICAL="PPCDMDCRABUS"/>
            <PORTMAP DIR="O" PHYSICAL="PPCDMDCRDBUSOUT"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="DCR" BUSSTD_PSF="DCR" MPD_INDEX="9" NAME="SDCR" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="DCRPPCDSREAD"/>
            <PORTMAP DIR="I" PHYSICAL="DCRPPCDSWRITE"/>
            <PORTMAP DIR="I" PHYSICAL="DCRPPCDSABUS"/>
            <PORTMAP DIR="I" PHYSICAL="DCRPPCDSDBUSOUT"/>
            <PORTMAP DIR="O" PHYSICAL="PPCDSDCRACK"/>
            <PORTMAP DIR="O" PHYSICAL="PPCDSDCRDBUSIN"/>
            <PORTMAP DIR="O" PHYSICAL="PPCDSDCRTIMEOUTWAIT"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ppc440_0_fcb_v20" BUSSTD="FCB" BUSSTD_PSF="FCB2" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="10" NAME="MFCB" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CPMFCMCLK"/>
            <PORTMAP DIR="I" PHYSICAL="FCMAPUCR"/>
            <PORTMAP DIR="I" PHYSICAL="FCMAPUDONE"/>
            <PORTMAP DIR="I" PHYSICAL="FCMAPUEXCEPTION"/>
            <PORTMAP DIR="I" PHYSICAL="FCMAPUFPSCRFEX"/>
            <PORTMAP DIR="I" PHYSICAL="FCMAPURESULT"/>
            <PORTMAP DIR="I" PHYSICAL="FCMAPURESULTVALID"/>
            <PORTMAP DIR="I" PHYSICAL="FCMAPUSLEEPNOTREADY"/>
            <PORTMAP DIR="I" PHYSICAL="FCMAPUCONFIRMINSTR"/>
            <PORTMAP DIR="I" PHYSICAL="FCMAPUSTOREDATA"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMDECNONAUTON"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMDECFPUOP"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMDECLDSTXFERSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMDECLOAD"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMNEXTINSTRREADY"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMDECSTORE"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMDECUDI"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMDECUDIVALID"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMENDIAN"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMFLUSH"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMINSTRUCTION"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMINSTRVALID"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMLOADBYTEADDR"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMLOADDATA"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMLOADDVALID"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMOPERANDVALID"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMRADATA"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMRBDATA"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMWRITEBACKOK"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMMSRFE0"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMMSRFE1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_FCM2" MPD_INDEX="11" NAME="MFCM" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="FCMAPUCR"/>
            <PORTMAP DIR="I" PHYSICAL="FCMAPUDONE"/>
            <PORTMAP DIR="I" PHYSICAL="FCMAPUEXCEPTION"/>
            <PORTMAP DIR="I" PHYSICAL="FCMAPUFPSCRFEX"/>
            <PORTMAP DIR="I" PHYSICAL="FCMAPURESULT"/>
            <PORTMAP DIR="I" PHYSICAL="FCMAPURESULTVALID"/>
            <PORTMAP DIR="I" PHYSICAL="FCMAPUSLEEPNOTREADY"/>
            <PORTMAP DIR="I" PHYSICAL="FCMAPUCONFIRMINSTR"/>
            <PORTMAP DIR="I" PHYSICAL="FCMAPUSTOREDATA"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMDECNONAUTON"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMDECFPUOP"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMDECLDSTXFERSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMDECLOAD"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMNEXTINSTRREADY"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMDECSTORE"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMDECUDI"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMDECUDIVALID"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMENDIAN"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMFLUSH"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMINSTRUCTION"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMINSTRVALID"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMLOADBYTEADDR"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMLOADDATA"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMLOADDVALID"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMOPERANDVALID"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMRADATA"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMRBDATA"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMWRITEBACKOK"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMMSRFE0"/>
            <PORTMAP DIR="O" PHYSICAL="APUFCMMSRFE1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ppc440_0_jtagppc_bus" BUSSTD="XIL" BUSSTD_PSF="XIL_JTAGPPC" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="12" NAME="JTAGPPC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="JTGC440TCK"/>
            <PORTMAP DIR="I" PHYSICAL="JTGC440TDI"/>
            <PORTMAP DIR="I" PHYSICAL="JTGC440TMS"/>
            <PORTMAP DIR="I" PHYSICAL="JTGC440TRSTNEG"/>
            <PORTMAP DIR="O" PHYSICAL="C440JTGTDO"/>
            <PORTMAP DIR="O" PHYSICAL="C440JTGTDOEN"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ppc440_0_PPC440MC" BUSSTD="XIL" BUSSTD_PSF="XIL_PPC440MC" IS_DATA="TRUE" IS_INSTANTIATED="TRUE" IS_INSTRUCTION="TRUE" MHS_INDEX="1" MPD_INDEX="3" NAME="PPC440MC" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="MCMIREADDATA"/>
            <PORTMAP DIR="I" PHYSICAL="MCMIREADDATAVALID"/>
            <PORTMAP DIR="I" PHYSICAL="MCMIREADDATAERR"/>
            <PORTMAP DIR="I" PHYSICAL="MCMIADDRREADYTOACCEPT"/>
            <PORTMAP DIR="O" PHYSICAL="MIMCREADNOTWRITE"/>
            <PORTMAP DIR="O" PHYSICAL="MIMCADDRESS"/>
            <PORTMAP DIR="O" PHYSICAL="MIMCADDRESSVALID"/>
            <PORTMAP DIR="O" PHYSICAL="MIMCWRITEDATA"/>
            <PORTMAP DIR="O" PHYSICAL="MIMCWRITEDATAVALID"/>
            <PORTMAP DIR="O" PHYSICAL="MIMCBYTEENABLE"/>
            <PORTMAP DIR="O" PHYSICAL="MIMCBANKCONFLICT"/>
            <PORTMAP DIR="O" PHYSICAL="MIMCROWCONFLICT"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="plb_v46_0" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_DATA="TRUE" IS_INSTANTIATED="TRUE" IS_INSTRUCTION="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="MPLB" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CPMPPCMPLBCLK"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCMMBUSY"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCMMIRQ"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCMMRDERR"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCMMWRERR"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCMADDRACK"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCMRDBTERM"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCMRDDACK"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCMRDDBUS"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCMRDWDADDR"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCMREARBITRATE"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCMSSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCMTIMEOUT"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCMWRBTERM"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCMWRDACK"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCMRDPENDPRI"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCMRDPENDREQ"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCMREQPRI"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCMWRPENDPRI"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCMWRPENDREQ"/>
            <PORTMAP DIR="O" PHYSICAL="PPCMPLBABORT"/>
            <PORTMAP DIR="O" PHYSICAL="PPCMPLBABUS"/>
            <PORTMAP DIR="O" PHYSICAL="PPCMPLBBE"/>
            <PORTMAP DIR="O" PHYSICAL="PPCMPLBBUSLOCK"/>
            <PORTMAP DIR="O" PHYSICAL="PPCMPLBLOCKERR"/>
            <PORTMAP DIR="O" PHYSICAL="PPCMPLBMSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="PPCMPLBPRIORITY"/>
            <PORTMAP DIR="O" PHYSICAL="PPCMPLBRDBURST"/>
            <PORTMAP DIR="O" PHYSICAL="PPCMPLBREQUEST"/>
            <PORTMAP DIR="O" PHYSICAL="PPCMPLBRNW"/>
            <PORTMAP DIR="O" PHYSICAL="PPCMPLBSIZE"/>
            <PORTMAP DIR="O" PHYSICAL="PPCMPLBTATTRIBUTE"/>
            <PORTMAP DIR="O" PHYSICAL="PPCMPLBTYPE"/>
            <PORTMAP DIR="O" PHYSICAL="PPCMPLBUABUS"/>
            <PORTMAP DIR="O" PHYSICAL="PPCMPLBWRBURST"/>
            <PORTMAP DIR="O" PHYSICAL="PPCMPLBWRDBUS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="plb_v46_0" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="1" NAME="SPLB0" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CPMPPCS0PLBCLK"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0MASTERID"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0PAVALID"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0SAVALID"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0RDPENDREQ"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0WRPENDREQ"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0RDPENDPRI"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0WRPENDPRI"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0REQPRI"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0RDPRIM"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0WRPRIM"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0BUSLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0ABORT"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0SIZE"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0TYPE"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0TATTRIBUTE"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0LOCKERR"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0MSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0UABUS"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0ABUS"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0WRDBUS"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0WRBURST"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS0RDBURST"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS0PLBADDRACK"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS0PLBWAIT"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS0PLBREARBITRATE"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS0PLBWRDACK"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS0PLBWRCOMP"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS0PLBRDDBUS"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS0PLBRDWDADDR"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS0PLBRDDACK"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS0PLBRDCOMP"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS0PLBRDBTERM"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS0PLBWRBTERM"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS0PLBMBUSY"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS0PLBMRDERR"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS0PLBMWRERR"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS0PLBMIRQ"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS0PLBSSIZE"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" MPD_INDEX="2" NAME="SPLB1" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="CPMPPCS1PLBCLK"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1MASTERID"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1PAVALID"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1SAVALID"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1RDPENDREQ"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1WRPENDREQ"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1RDPENDPRI"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1WRPENDPRI"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1REQPRI"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1RDPRIM"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1WRPRIM"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1BUSLOCK"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1ABORT"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1SIZE"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1TYPE"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1TATTRIBUTE"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1LOCKERR"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1MSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1UABUS"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1ABUS"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1WRDBUS"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1WRBURST"/>
            <PORTMAP DIR="I" PHYSICAL="PLBPPCS1RDBURST"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS1PLBADDRACK"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS1PLBWAIT"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS1PLBREARBITRATE"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS1PLBWRDACK"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS1PLBWRCOMP"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS1PLBRDDBUS"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS1PLBRDWDADDR"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS1PLBRDDACK"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS1PLBRDCOMP"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS1PLBRDBTERM"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS1PLBWRBTERM"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS1PLBMBUSY"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS1PLBMRDERR"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS1PLBMWRERR"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS1PLBMIRQ"/>
            <PORTMAP DIR="O" PHYSICAL="PPCS1PLBSSIZE"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_LL_DMA" IS_VALID="FALSE" MPD_INDEX="4" NAME="LLDMA0" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="LLDMA0TXDSTRDYN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA0RXD"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA0RXREM"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA0RXSOFN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA0RXEOFN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA0RXSOPN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA0RXEOPN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA0RXSRCRDYN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA0LLTXD"/>
            <PORTMAP DIR="O" PHYSICAL="DMA0LLTXREM"/>
            <PORTMAP DIR="O" PHYSICAL="DMA0LLTXSOFN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA0LLTXEOFN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA0LLTXSOPN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA0LLTXEOPN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA0LLTXSRCRDYN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA0LLRXDSTRDYN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA0LLRSTENGINEACK"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_LL_DMA" IS_VALID="FALSE" MPD_INDEX="5" NAME="LLDMA1" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="LLDMA1TXDSTRDYN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA1RXD"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA1RXREM"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA1RXSOFN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA1RXEOFN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA1RXSOPN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA1RXEOPN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA1RXSRCRDYN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA1LLTXD"/>
            <PORTMAP DIR="O" PHYSICAL="DMA1LLTXREM"/>
            <PORTMAP DIR="O" PHYSICAL="DMA1LLTXSOFN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA1LLTXEOFN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA1LLTXSOPN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA1LLTXEOPN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA1LLTXSRCRDYN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA1LLRXDSTRDYN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA1LLRSTENGINEACK"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_LL_DMA" IS_VALID="FALSE" MPD_INDEX="6" NAME="LLDMA2" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="LLDMA2TXDSTRDYN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA2RXD"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA2RXREM"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA2RXSOFN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA2RXEOFN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA2RXSOPN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA2RXEOPN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA2RXSRCRDYN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA2LLTXD"/>
            <PORTMAP DIR="O" PHYSICAL="DMA2LLTXREM"/>
            <PORTMAP DIR="O" PHYSICAL="DMA2LLTXSOFN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA2LLTXEOFN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA2LLTXSOPN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA2LLTXEOPN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA2LLTXSRCRDYN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA2LLRXDSTRDYN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA2LLRSTENGINEACK"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_LL_DMA" IS_VALID="FALSE" MPD_INDEX="7" NAME="LLDMA3" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="LLDMA3TXDSTRDYN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA3RXD"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA3RXREM"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA3RXSOFN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA3RXEOFN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA3RXSOPN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA3RXEOPN"/>
            <PORTMAP DIR="I" PHYSICAL="LLDMA3RXSRCRDYN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA3LLTXD"/>
            <PORTMAP DIR="O" PHYSICAL="DMA3LLTXREM"/>
            <PORTMAP DIR="O" PHYSICAL="DMA3LLTXSOFN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA3LLTXEOFN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA3LLTXSOPN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA3LLTXEOPN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA3LLTXSRCRDYN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA3LLRXDSTRDYN"/>
            <PORTMAP DIR="O" PHYSICAL="DMA3LLRSTENGINEACK"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ppc_reset_bus" BUSSTD="XIL" BUSSTD_PSF="XIL_RESETPPC" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="13" NAME="RESETPPC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="RSTC440RESETCORE"/>
            <PORTMAP DIR="I" PHYSICAL="RSTC440RESETCHIP"/>
            <PORTMAP DIR="I" PHYSICAL="RSTC440RESETSYSTEM"/>
            <PORTMAP DIR="O" PHYSICAL="C440RSTCORERESETREQ"/>
            <PORTMAP DIR="O" PHYSICAL="C440RSTCHIPRESETREQ"/>
            <PORTMAP DIR="O" PHYSICAL="C440RSTSYSTEMRESETREQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="cpudbg_0" TYPE="XIL_CPUDEBUG_V1">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="DBGC440DEBUGHALT"/>
            <PORTMAP DIR="I" PHYSICAL="DBGC440DEBUGHALTNEG"/>
            <PORTMAP DIR="I" PHYSICAL="JTGC440TCK"/>
            <PORTMAP DIR="I" PHYSICAL="JTGC440TDI"/>
            <PORTMAP DIR="I" PHYSICAL="JTGC440TMS"/>
            <PORTMAP DIR="I" PHYSICAL="JTGC440TRSTNEG"/>
            <PORTMAP DIR="O" PHYSICAL="C440JTGTDO"/>
          </PORTMAPS>
        </IOINTERFACE>
        <IOINTERFACE MPD_INDEX="1" NAME="trace_0" TYPE="XIL_TRACE_V1">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="TRCC440TRIGGEREVENTIN"/>
            <PORTMAP DIR="O" PHYSICAL="C440TRCBRANCHSTATUS"/>
            <PORTMAP DIR="O" PHYSICAL="C440TRCCYCLE"/>
            <PORTMAP DIR="O" PHYSICAL="C440TRCEXECUTIONSTATUS"/>
            <PORTMAP DIR="O" PHYSICAL="C440TRCTRACESTATUS"/>
            <PORTMAP DIR="O" PHYSICAL="C440TRCTRIGGEREVENTOUT"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="0" BASENAME="C_IDCR_BASEADDR" BASEVALUE="0b0000000000" HIGHDECIMAL="255" HIGHNAME="C_IDCR_HIGHADDR" HIGHVALUE="0b0011111111" INSTANCE="ppc440_0" MEMTYPE="REGISTER" MINSIZE="0x100" SIZE="256" SIZEABRV="256">
          <SLAVES>
            <SLAVE BUSINTERFACE="SDCR"/>
            <SLAVE BUSINTERFACE="MDCR"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="0" BASENAME="C_SPLB0_RNG_MC_BASEADDR" BASEVALUE="0x00000000" HIGHDECIMAL="268435455" HIGHNAME="C_SPLB0_RNG_MC_HIGHADDR" HIGHVALUE="0x0fffffff" INSTANCE="ppc440_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" MINSIZE="0x08000000" SIZE="268435456" SIZEABRV="256M">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB0"/>
          </SLAVES>
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_v46_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="2415919104" BASENAME="C_SPLB0_RNG0_MPLB_BASEADDR" BASEVALUE="0x90000000" BRIDGE_TO="MPLB" HIGHDECIMAL="2684354559" HIGHNAME="C_SPLB0_RNG0_MPLB_HIGHADDR" HIGHVALUE="0x9fffffff" INSTANCE="ppc440_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="BRIDGE" MINSIZE="0x08000000" SIZE="268435456" SIZEABRV="256M">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB0"/>
          </SLAVES>
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_v46_0"/>
          </ACCESSROUTE>
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_v46_0"/>
            <ROUTEPNT INDEX="1" INSTANCE="ppc440_0"/>
            <ROUTEPNT INDEX="2" INSTANCE="plb_v46_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_SPLB0_RNG1_MPLB_BASEADDR" BASEVALUE="0xffffffff" BRIDGE_TO="MPLB" HIGHDECIMAL="0" HIGHNAME="C_SPLB0_RNG1_MPLB_HIGHADDR" HIGHVALUE="0x00000000" INSTANCE="ppc440_0" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x08000000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB0"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_SPLB0_RNG2_MPLB_BASEADDR" BASEVALUE="0xffffffff" BRIDGE_TO="MPLB" HIGHDECIMAL="0" HIGHNAME="C_SPLB0_RNG2_MPLB_HIGHADDR" HIGHVALUE="0x00000000" INSTANCE="ppc440_0" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x08000000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB0"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_SPLB0_RNG3_MPLB_BASEADDR" BASEVALUE="0xffffffff" BRIDGE_TO="MPLB" HIGHDECIMAL="0" HIGHNAME="C_SPLB0_RNG3_MPLB_HIGHADDR" HIGHVALUE="0x00000000" INSTANCE="ppc440_0" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x08000000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB0"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_SPLB1_RNG_MC_BASEADDR" BASEVALUE="0xffffffff" HIGHDECIMAL="0" HIGHNAME="C_SPLB1_RNG_MC_HIGHADDR" HIGHVALUE="0x00000000" INSTANCE="ppc440_0" MEMTYPE="REGISTER" MINSIZE="0x08000000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB1"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_SPLB1_RNG0_MPLB_BASEADDR" BASEVALUE="0xffffffff" BRIDGE_TO="MPLB" HIGHDECIMAL="0" HIGHNAME="C_SPLB1_RNG0_MPLB_HIGHADDR" HIGHVALUE="0x00000000" INSTANCE="ppc440_0" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x08000000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB1"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_SPLB1_RNG1_MPLB_BASEADDR" BASEVALUE="0xffffffff" BRIDGE_TO="MPLB" HIGHDECIMAL="0" HIGHNAME="C_SPLB1_RNG1_MPLB_HIGHADDR" HIGHVALUE="0x00000000" INSTANCE="ppc440_0" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x08000000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB1"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_SPLB1_RNG2_MPLB_BASEADDR" BASEVALUE="0xffffffff" BRIDGE_TO="MPLB" HIGHDECIMAL="0" HIGHNAME="C_SPLB1_RNG2_MPLB_HIGHADDR" HIGHVALUE="0x00000000" INSTANCE="ppc440_0" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x08000000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB1"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_SPLB1_RNG3_MPLB_BASEADDR" BASEVALUE="0xffffffff" BRIDGE_TO="MPLB" HIGHDECIMAL="0" HIGHNAME="C_SPLB1_RNG3_MPLB_HIGHADDR" HIGHVALUE="0x00000000" INSTANCE="ppc440_0" IS_VALID="FALSE" MEMTYPE="BRIDGE" MINSIZE="0x08000000" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB1"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294959104" BASENAME="C_BASEADDR" BASEVALUE="0xffffe000" HIGHDECIMAL="4294967295" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xffffffff" INSTANCE="xps_bram_if_cntlr_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="MEMORY" SIZE="8192" SIZEABRV="8K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_v46_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="2214592512" BASENAME="C_BASEADDR" BASEVALUE="0x84000000" HIGHDECIMAL="2214658047" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8400ffff" INSTANCE="RS232_Uart_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_v46_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="2168717312" BASENAME="C_BASEADDR" BASEVALUE="0x81440000" HIGHDECIMAL="2168782847" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8144ffff" INSTANCE="LEDs_8Bit" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_v46_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="2168586240" BASENAME="C_BASEADDR" BASEVALUE="0x81420000" HIGHDECIMAL="2168651775" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8142ffff" INSTANCE="LEDs_Positions" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_v46_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="2168455168" BASENAME="C_BASEADDR" BASEVALUE="0x81400000" HIGHDECIMAL="2168520703" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8140ffff" INSTANCE="Push_Buttons_5Bit" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_v46_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="2168848384" BASENAME="C_BASEADDR" BASEVALUE="0x81460000" HIGHDECIMAL="2168913919" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8146ffff" INSTANCE="DIP_Switches_8Bit" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_v46_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="2211446784" BASENAME="C_MEM0_BASEADDR" BASEVALUE="0x83d00000" HIGHDECIMAL="2212495359" HIGHNAME="C_MEM0_HIGHADDR" HIGHVALUE="0x83dfffff" INSTANCE="SRAM" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="MEMORY" SIZE="1048576" SIZEABRV="1M">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_v46_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="2210398208" BASENAME="C_BASEADDR" BASEVALUE="0x83c00000" HIGHDECIMAL="2210463743" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x83c0ffff" INSTANCE="xps_timer_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_v46_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="2172649472" BASENAME="C_BASEADDR" BASEVALUE="0x81800000" HIGHDECIMAL="2172715007" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8180ffff" INSTANCE="xps_intc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_v46_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="2262827008" BASENAME="C_SPLB_BASEADDR" BASEVALUE="0x86e00000" HIGHDECIMAL="2262892543" HIGHNAME="C_SPLB_HIGHADDR" HIGHVALUE="0x86e0ffff" INSTANCE="xps_tft_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_v46_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="3263168512" BASENAME="C_BASEADDR" BASEVALUE="0xc2800000" HIGHDECIMAL="3263234047" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xc280ffff" INSTANCE="h3dge_coproc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="REGISTER" SIZE="65536" SIZEABRV="64K">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="plb_v46_0"/>
          </ACCESSROUTE>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="0" BASENAME="C_MEM_BASEADDR" BASEVALUE="0x00000000" HIGHDECIMAL="268435455" HIGHNAME="C_MEM_HIGHADDR" HIGHVALUE="0x0fffffff" INSTANCE="DDR2_SDRAM" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" IS_VALID="TRUE" MEMTYPE="MEMORY" SIZE="268435456" SIZEABRV="256M">
          <ACCESSROUTE>
            <ROUTEPNT INDEX="0" INSTANCE="ppc440_0_PPC440MC"/>
          </ACCESSROUTE>
        </MEMRANGE>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="xps_bram_if_cntlr_1"/>
        <PERIPHERAL INSTANCE="RS232_Uart_1"/>
        <PERIPHERAL INSTANCE="LEDs_8Bit"/>
        <PERIPHERAL INSTANCE="LEDs_Positions"/>
        <PERIPHERAL INSTANCE="Push_Buttons_5Bit"/>
        <PERIPHERAL INSTANCE="DIP_Switches_8Bit"/>
        <PERIPHERAL INSTANCE="SRAM"/>
        <PERIPHERAL INSTANCE="xps_timer_0"/>
        <PERIPHERAL INSTANCE="xps_intc_0"/>
        <PERIPHERAL INSTANCE="xps_tft_0"/>
        <PERIPHERAL INSTANCE="h3dge_coproc_0"/>
        <PERIPHERAL INSTANCE="DDR2_SDRAM"/>
        <PERIPHERAL INSTANCE="ppc440_0_apu_fpu_virtex5"/>
      </PERIPHERALS>
      <INTERRUPTINFO TYPE="TARGET">
        <SOURCE INSTANCE="xps_intc_0" INTC_INDEX="0"/>
      </INTERRUPTINFO>
      <RESOURCES>
        <RESOURCE PERCENT="0" TOTAL="44800" TYPE="Slice Registers" USED="4"/>
        <RESOURCE PERCENT="0" TOTAL="44800" TYPE="Slice LUTs" USED="5"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="LUT Flip Flop pairs used" USED="9"/>
        <RESOURCE PERCENT="0" TOTAL="9" TYPE="fully used LUT-FF pairs" USED="0"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="unique control sets" USED="2"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="2543"/>
        <RESOURCE PERCENT="0" TOTAL="640" TYPE="bonded IOBs" USED="0"/>
        <RESOURCE PERCENT="100" TOTAL="1" TYPE="PPC440s" USED="1"/>
      </RESOURCES>
    </MODULE>
    <MODULE BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" HWVERSION="1.05.a" INSTANCE="plb_v46_0" IPTYPE="BUS" MHS_INDEX="1" MODCLASS="BUS" MODTYPE="plb_v46">
      <DESCRIPTION TYPE="SHORT">Processor Local Bus (PLB) 4.6</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">'Xilinx 64-bit Processor Local Bus (PLB) consists of a bus control unit, a watchdog timer, and separate address, write, and read data path units with a a three-cycle only arbitration feature'</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/doc/plb_v46.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_PLBV46_NUM_MASTERS" TYPE="integer" VALUE="3">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_PLBV46_NUM_SLAVES" TYPE="integer" VALUE="12">
          <DESCRIPTION>Number of PLB Slaves</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="2" NAME="C_PLBV46_MID_WIDTH" TYPE="integer" VALUE="2">
          <DESCRIPTION>PLB Master ID Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="3" NAME="C_PLBV46_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_PLBV46_DWIDTH" TYPE="integer" VALUE="128">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="5" NAME="C_DCR_INTFCE" TYPE="integer" VALUE="0">
          <DESCRIPTION>Include DCR Interface and Error Registers</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" MPD_INDEX="6" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0b1111111111">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" MPD_INDEX="7" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0b0000000000">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="8" NAME="C_DCR_AWIDTH" TYPE="integer" VALUE="10">
          <DESCRIPTION>DCR Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="9" NAME="C_DCR_DWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>DCR Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="10" NAME="C_EXT_RESET_HIGH" TYPE="integer" VALUE="1">
          <DESCRIPTION>External Reset Active High </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="11" NAME="C_IRQ_ACTIVE" TYPE="std_logic" VALUE="1">
          <DESCRIPTION>IRQ Active State </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="12" NAME="C_NUM_CLK_PLB2OPB_REARB" TYPE="integer" VALUE="5">
          <DESCRIPTION>&lt;qt&gt;Number of PLB Clock Periods a PLB Master that Received a Rearbitrate from an OPB2PLB Bridge on a Read Operation is Denied Grant on the PLB Bus&lt;/qt&gt;</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="13" NAME="C_ADDR_PIPELINING_TYPE" TYPE="integer" VALUE="1">
          <DESCRIPTION>Enable Address Pipelining Type</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="14" NAME="C_FAMILY" TYPE="string" VALUE="virtex5">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="15" NAME="C_P2P" TYPE="integer" VALUE="0">
          <DESCRIPTION>Optimize PLB for Point-to-point Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="16" NAME="C_ARB_TYPE" TYPE="integer" VALUE="0">
          <DESCRIPTION>Selects the Arbitration Scheme</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="PLB_Clk" SIGIS="CLK" SIGNAME="clk_100_0000MHzPLL0_ADJUST"/>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="SYS_Rst" SIGIS="RST" SIGNAME="sys_bus_reset"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_Rst" DIR="O" MPD_INDEX="2" NAME="PLB_Rst" SIGIS="RST" SIGNAME="plb_v46_0_PLB_Rst"/>
        <PORT DEF_SIGNAME="plb_v46_0_SPLB_Rst" DIR="O" ENDIAN="BIG" LEFT="0" LSB="11" MPD_INDEX="3" MSB="0" NAME="SPLB_Rst" RIGHT="11" SIGIS="RST" SIGNAME="plb_v46_0_SPLB_Rst" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_MPLB_Rst" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="4" MSB="0" NAME="MPLB_Rst" RIGHT="2" SIGIS="RST" SIGNAME="plb_v46_0_MPLB_Rst" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="5" NAME="PLB_dcrAck" SIGNAME="__NOC__"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="6" MSB="0" NAME="PLB_dcrDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_DCR_DWIDTH-1]"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="9" MPD_INDEX="7" MSB="0" NAME="DCR_ABus" RIGHT="9" SIGNAME="__NOC__" VECFORMULA="[0:C_DCR_AWIDTH-1]"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="8" MSB="0" NAME="DCR_DBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_DCR_DWIDTH-1]"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="9" NAME="DCR_Read" SIGNAME="__NOC__"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="10" NAME="DCR_Write" SIGNAME="__NOC__"/>
        <PORT DEF_SIGNAME="plb_v46_0_M_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="95" MPD_INDEX="11" MSB="0" NAME="M_ABus" RIGHT="95" SIGNAME="plb_v46_0_M_ABus" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*32)-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_M_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="95" MPD_INDEX="12" MSB="0" NAME="M_UABus" RIGHT="95" SIGNAME="plb_v46_0_M_UABus" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*32)-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_M_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="47" MPD_INDEX="13" MSB="0" NAME="M_BE" RIGHT="47" SIGNAME="plb_v46_0_M_BE" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*(C_PLBV46_DWIDTH/8))-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_M_RNW" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="14" MSB="0" NAME="M_RNW" RIGHT="2" SIGNAME="plb_v46_0_M_RNW" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_M_abort" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="15" MSB="0" NAME="M_abort" RIGHT="2" SIGNAME="plb_v46_0_M_abort" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_M_busLock" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="16" MSB="0" NAME="M_busLock" RIGHT="2" SIGNAME="plb_v46_0_M_busLock" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_M_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="47" MPD_INDEX="17" MSB="0" NAME="M_TAttribute" RIGHT="47" SIGNAME="plb_v46_0_M_TAttribute" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*16)-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_M_lockErr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="18" MSB="0" NAME="M_lockErr" RIGHT="2" SIGNAME="plb_v46_0_M_lockErr" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_M_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="5" MPD_INDEX="19" MSB="0" NAME="M_MSize" RIGHT="5" SIGNAME="plb_v46_0_M_MSize" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*2)-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_M_priority" DIR="I" ENDIAN="BIG" LEFT="0" LSB="5" MPD_INDEX="20" MSB="0" NAME="M_priority" RIGHT="5" SIGNAME="plb_v46_0_M_priority" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*2)-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_M_rdBurst" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="21" MSB="0" NAME="M_rdBurst" RIGHT="2" SIGNAME="plb_v46_0_M_rdBurst" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_M_request" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="22" MSB="0" NAME="M_request" RIGHT="2" SIGNAME="plb_v46_0_M_request" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_M_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="11" MPD_INDEX="23" MSB="0" NAME="M_size" RIGHT="11" SIGNAME="plb_v46_0_M_size" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*4)-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_M_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="8" MPD_INDEX="24" MSB="0" NAME="M_type" RIGHT="8" SIGNAME="plb_v46_0_M_type" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*3)-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_M_wrBurst" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="25" MSB="0" NAME="M_wrBurst" RIGHT="2" SIGNAME="plb_v46_0_M_wrBurst" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_M_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="383" MPD_INDEX="26" MSB="0" NAME="M_wrDBus" RIGHT="383" SIGNAME="plb_v46_0_M_wrDBus" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*C_PLBV46_DWIDTH)-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_Sl_addrAck" DIR="I" ENDIAN="BIG" LEFT="0" LSB="11" MPD_INDEX="27" MSB="0" NAME="Sl_addrAck" RIGHT="11" SIGNAME="plb_v46_0_Sl_addrAck" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_Sl_MRdErr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="35" MPD_INDEX="28" MSB="0" NAME="Sl_MRdErr" RIGHT="35" SIGNAME="plb_v46_0_Sl_MRdErr" VECFORMULA="[0:(C_PLBV46_NUM_SLAVES*C_PLBV46_NUM_MASTERS)-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_Sl_MWrErr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="35" MPD_INDEX="29" MSB="0" NAME="Sl_MWrErr" RIGHT="35" SIGNAME="plb_v46_0_Sl_MWrErr" VECFORMULA="[0:(C_PLBV46_NUM_SLAVES*C_PLBV46_NUM_MASTERS)-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_Sl_MBusy" DIR="I" ENDIAN="BIG" LEFT="0" LSB="35" MPD_INDEX="30" MSB="0" NAME="Sl_MBusy" RIGHT="35" SIGNAME="plb_v46_0_Sl_MBusy" VECFORMULA="[0:C_PLBV46_NUM_SLAVES*C_PLBV46_NUM_MASTERS - 1 ]"/>
        <PORT DEF_SIGNAME="plb_v46_0_Sl_rdBTerm" DIR="I" ENDIAN="BIG" LEFT="0" LSB="11" MPD_INDEX="31" MSB="0" NAME="Sl_rdBTerm" RIGHT="11" SIGNAME="plb_v46_0_Sl_rdBTerm" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_Sl_rdComp" DIR="I" ENDIAN="BIG" LEFT="0" LSB="11" MPD_INDEX="32" MSB="0" NAME="Sl_rdComp" RIGHT="11" SIGNAME="plb_v46_0_Sl_rdComp" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_Sl_rdDAck" DIR="I" ENDIAN="BIG" LEFT="0" LSB="11" MPD_INDEX="33" MSB="0" NAME="Sl_rdDAck" RIGHT="11" SIGNAME="plb_v46_0_Sl_rdDAck" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_Sl_rdDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1535" MPD_INDEX="34" MSB="0" NAME="Sl_rdDBus" RIGHT="1535" SIGNAME="plb_v46_0_Sl_rdDBus" VECFORMULA="[0:C_PLBV46_NUM_SLAVES*C_PLBV46_DWIDTH-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_Sl_rdWdAddr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="47" MPD_INDEX="35" MSB="0" NAME="Sl_rdWdAddr" RIGHT="47" SIGNAME="plb_v46_0_Sl_rdWdAddr" VECFORMULA="[0:C_PLBV46_NUM_SLAVES*4-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_Sl_rearbitrate" DIR="I" ENDIAN="BIG" LEFT="0" LSB="11" MPD_INDEX="36" MSB="0" NAME="Sl_rearbitrate" RIGHT="11" SIGNAME="plb_v46_0_Sl_rearbitrate" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_Sl_SSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="23" MPD_INDEX="37" MSB="0" NAME="Sl_SSize" RIGHT="23" SIGNAME="plb_v46_0_Sl_SSize" VECFORMULA="[0:C_PLBV46_NUM_SLAVES*2-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_Sl_wait" DIR="I" ENDIAN="BIG" LEFT="0" LSB="11" MPD_INDEX="38" MSB="0" NAME="Sl_wait" RIGHT="11" SIGNAME="plb_v46_0_Sl_wait" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_Sl_wrBTerm" DIR="I" ENDIAN="BIG" LEFT="0" LSB="11" MPD_INDEX="39" MSB="0" NAME="Sl_wrBTerm" RIGHT="11" SIGNAME="plb_v46_0_Sl_wrBTerm" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_Sl_wrComp" DIR="I" ENDIAN="BIG" LEFT="0" LSB="11" MPD_INDEX="40" MSB="0" NAME="Sl_wrComp" RIGHT="11" SIGNAME="plb_v46_0_Sl_wrComp" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_Sl_wrDAck" DIR="I" ENDIAN="BIG" LEFT="0" LSB="11" MPD_INDEX="41" MSB="0" NAME="Sl_wrDAck" RIGHT="11" SIGNAME="plb_v46_0_Sl_wrDAck" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_Sl_MIRQ" DIR="I" ENDIAN="BIG" LEFT="0" LSB="35" MPD_INDEX="42" MSB="0" NAME="Sl_MIRQ" RIGHT="35" SIGNAME="plb_v46_0_Sl_MIRQ" VECFORMULA="[0:C_PLBV46_NUM_SLAVES*C_PLBV46_NUM_MASTERS-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="43" MSB="0" NAME="PLB_MIRQ" RIGHT="2" SIGNAME="plb_v46_0_PLB_MIRQ" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_ABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="44" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_v46_0_PLB_ABus" VECFORMULA="[0:31]"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_UABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="45" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_v46_0_PLB_UABus" VECFORMULA="[0:31]"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_BE" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="46" MSB="0" NAME="PLB_BE" RIGHT="15" SIGNAME="plb_v46_0_PLB_BE" VECFORMULA="[0:(C_PLBV46_DWIDTH/8)-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_MAddrAck" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="47" MSB="0" NAME="PLB_MAddrAck" RIGHT="2" SIGNAME="plb_v46_0_PLB_MAddrAck" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_MTimeout" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="48" MSB="0" NAME="PLB_MTimeout" RIGHT="2" SIGNAME="plb_v46_0_PLB_MTimeout" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="49" MSB="0" NAME="PLB_MBusy" RIGHT="2" SIGNAME="plb_v46_0_PLB_MBusy" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="50" MSB="0" NAME="PLB_MRdErr" RIGHT="2" SIGNAME="plb_v46_0_PLB_MRdErr" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="51" MSB="0" NAME="PLB_MWrErr" RIGHT="2" SIGNAME="plb_v46_0_PLB_MWrErr" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_MRdBTerm" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="52" MSB="0" NAME="PLB_MRdBTerm" RIGHT="2" SIGNAME="plb_v46_0_PLB_MRdBTerm" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_MRdDAck" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="53" MSB="0" NAME="PLB_MRdDAck" RIGHT="2" SIGNAME="plb_v46_0_PLB_MRdDAck" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_MRdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="383" MPD_INDEX="54" MSB="0" NAME="PLB_MRdDBus" RIGHT="383" SIGNAME="plb_v46_0_PLB_MRdDBus" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*C_PLBV46_DWIDTH)-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_MRdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="11" MPD_INDEX="55" MSB="0" NAME="PLB_MRdWdAddr" RIGHT="11" SIGNAME="plb_v46_0_PLB_MRdWdAddr" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*4)-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_MRearbitrate" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="56" MSB="0" NAME="PLB_MRearbitrate" RIGHT="2" SIGNAME="plb_v46_0_PLB_MRearbitrate" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_MWrBTerm" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="57" MSB="0" NAME="PLB_MWrBTerm" RIGHT="2" SIGNAME="plb_v46_0_PLB_MWrBTerm" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_MWrDAck" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="58" MSB="0" NAME="PLB_MWrDAck" RIGHT="2" SIGNAME="plb_v46_0_PLB_MWrDAck" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_MSSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="5" MPD_INDEX="59" MSB="0" NAME="PLB_MSSize" RIGHT="5" SIGNAME="plb_v46_0_PLB_MSSize" VECFORMULA="[0:(C_PLBV46_NUM_MASTERS*2)-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_PAValid" DIR="O" MPD_INDEX="60" NAME="PLB_PAValid" SIGNAME="plb_v46_0_PLB_PAValid"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_RNW" DIR="O" MPD_INDEX="61" NAME="PLB_RNW" SIGNAME="plb_v46_0_PLB_RNW"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_SAValid" DIR="O" MPD_INDEX="62" NAME="PLB_SAValid" SIGNAME="plb_v46_0_PLB_SAValid"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_abort" DIR="O" MPD_INDEX="63" NAME="PLB_abort" SIGNAME="plb_v46_0_PLB_abort"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_busLock" DIR="O" MPD_INDEX="64" NAME="PLB_busLock" SIGNAME="plb_v46_0_PLB_busLock"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_TAttribute" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="65" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_v46_0_PLB_TAttribute" VECFORMULA="[0:15]"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_lockErr" DIR="O" MPD_INDEX="66" NAME="PLB_lockErr" SIGNAME="plb_v46_0_PLB_lockErr"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_masterID" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="67" MSB="0" NAME="PLB_masterID" RIGHT="1" SIGNAME="plb_v46_0_PLB_masterID" VECFORMULA="[0:C_PLBV46_MID_WIDTH-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_MSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="68" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_v46_0_PLB_MSize" VECFORMULA="[0:1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_rdPendPri" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="69" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_v46_0_PLB_rdPendPri" VECFORMULA="[0:1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_wrPendPri" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="70" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_v46_0_PLB_wrPendPri" VECFORMULA="[0:1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_rdPendReq" DIR="O" MPD_INDEX="71" NAME="PLB_rdPendReq" SIGNAME="plb_v46_0_PLB_rdPendReq"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_wrPendReq" DIR="O" MPD_INDEX="72" NAME="PLB_wrPendReq" SIGNAME="plb_v46_0_PLB_wrPendReq"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_rdBurst" DIR="O" MPD_INDEX="73" NAME="PLB_rdBurst" SIGNAME="plb_v46_0_PLB_rdBurst"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_rdPrim" DIR="O" ENDIAN="BIG" LEFT="0" LSB="11" MPD_INDEX="74" MSB="0" NAME="PLB_rdPrim" RIGHT="11" SIGNAME="plb_v46_0_PLB_rdPrim" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_reqPri" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="75" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_v46_0_PLB_reqPri" VECFORMULA="[0:1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_size" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="76" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_v46_0_PLB_size" VECFORMULA="[0:3]"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_type" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="77" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_v46_0_PLB_type" VECFORMULA="[0:2]"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_wrBurst" DIR="O" MPD_INDEX="78" NAME="PLB_wrBurst" SIGNAME="plb_v46_0_PLB_wrBurst"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_wrDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="79" MSB="0" NAME="PLB_wrDBus" RIGHT="127" SIGNAME="plb_v46_0_PLB_wrDBus" VECFORMULA="[0:C_PLBV46_DWIDTH-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_wrPrim" DIR="O" ENDIAN="BIG" LEFT="0" LSB="11" MPD_INDEX="80" MSB="0" NAME="PLB_wrPrim" RIGHT="11" SIGNAME="plb_v46_0_PLB_wrPrim" VECFORMULA="[0:C_PLBV46_NUM_SLAVES-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_SaddrAck" DIR="O" MPD_INDEX="81" NAME="PLB_SaddrAck" SIGNAME="plb_v46_0_PLB_SaddrAck"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_SMRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="82" MSB="0" NAME="PLB_SMRdErr" RIGHT="2" SIGNAME="plb_v46_0_PLB_SMRdErr" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_SMWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="83" MSB="0" NAME="PLB_SMWrErr" RIGHT="2" SIGNAME="plb_v46_0_PLB_SMWrErr" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_SMBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="84" MSB="0" NAME="PLB_SMBusy" RIGHT="2" SIGNAME="plb_v46_0_PLB_SMBusy" VECFORMULA="[0:C_PLBV46_NUM_MASTERS-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_SrdBTerm" DIR="O" MPD_INDEX="85" NAME="PLB_SrdBTerm" SIGNAME="plb_v46_0_PLB_SrdBTerm"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_SrdComp" DIR="O" MPD_INDEX="86" NAME="PLB_SrdComp" SIGNAME="plb_v46_0_PLB_SrdComp"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_SrdDAck" DIR="O" MPD_INDEX="87" NAME="PLB_SrdDAck" SIGNAME="plb_v46_0_PLB_SrdDAck"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_SrdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="88" MSB="0" NAME="PLB_SrdDBus" RIGHT="127" SIGNAME="plb_v46_0_PLB_SrdDBus" VECFORMULA="[0:C_PLBV46_DWIDTH-1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_SrdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="89" MSB="0" NAME="PLB_SrdWdAddr" RIGHT="3" SIGNAME="plb_v46_0_PLB_SrdWdAddr" VECFORMULA="[0:3]"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_Srearbitrate" DIR="O" MPD_INDEX="90" NAME="PLB_Srearbitrate" SIGNAME="plb_v46_0_PLB_Srearbitrate"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_Sssize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="91" MSB="0" NAME="PLB_Sssize" RIGHT="1" SIGNAME="plb_v46_0_PLB_Sssize" VECFORMULA="[0:1]"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_Swait" DIR="O" MPD_INDEX="92" NAME="PLB_Swait" SIGNAME="plb_v46_0_PLB_Swait"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_SwrBTerm" DIR="O" MPD_INDEX="93" NAME="PLB_SwrBTerm" SIGNAME="plb_v46_0_PLB_SwrBTerm"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_SwrComp" DIR="O" MPD_INDEX="94" NAME="PLB_SwrComp" SIGNAME="plb_v46_0_PLB_SwrComp"/>
        <PORT DEF_SIGNAME="plb_v46_0_PLB_SwrDAck" DIR="O" MPD_INDEX="95" NAME="PLB_SwrDAck" SIGNAME="plb_v46_0_PLB_SwrDAck"/>
        <PORT DIR="O" MPD_INDEX="96" NAME="Bus_Error_Det" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="DCR" BUSSTD_PSF="DCR" IS_VALID="FALSE" MPD_INDEX="0" NAME="SDCR" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="PLB_dcrAck"/>
            <PORTMAP DIR="O" PHYSICAL="PLB_dcrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="DCR_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="DCR_DBus"/>
            <PORTMAP DIR="I" PHYSICAL="DCR_Read"/>
            <PORTMAP DIR="I" PHYSICAL="DCR_Write"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1023" BASENAME="C_BASEADDR" BASEVALUE="0b1111111111" HIGHDECIMAL="0" HIGHNAME="C_HIGHADDR" HIGHVALUE="0b0000000000" IS_VALID="FALSE" MEMTYPE="REGISTER" MINSIZE="0x08" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SDCR"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
      <RESOURCES>
        <RESOURCE PERCENT="0" TOTAL="44800" TYPE="Slice Registers" USED="182"/>
        <RESOURCE PERCENT="1" TOTAL="44800" TYPE="Slice LUTs" USED="886"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="LUT Flip Flop pairs used" USED="917"/>
        <RESOURCE PERCENT="16" TOTAL="917" TYPE="fully used LUT-FF pairs" USED="151"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="unique control sets" USED="18"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="3544"/>
        <RESOURCE PERCENT="0" TOTAL="640" TYPE="bonded IOBs" USED="0"/>
      </RESOURCES>
      <TIMING FREQUNITS="MHz" MAXFREQ="300.752">
        <TIMECLK SIGNAME="PLB_Clk"/>
      </TIMING>
    </MODULE>
    <MODULE HWVERSION="1.00.b" INSTANCE="xps_bram_if_cntlr_1" IPTYPE="PERIPHERAL" MHS_INDEX="2" MODCLASS="MEMORY_CNTLR" MODTYPE="xps_bram_if_cntlr">
      <DESCRIPTION TYPE="SHORT">XPS BRAM Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Attaches BRAM to the PLBV46</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_b/doc/xps_bram_if_cntlr.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0xffffe000">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="1" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="2" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="integer" VALUE="64">
          <DESCRIPTION>Native Data Bus Width of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="3" NAME="C_SPLB_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_SPLB_DWIDTH" TYPE="integer" VALUE="128">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="5" NAME="C_SPLB_NUM_MASTERS" TYPE="integer" VALUE="3">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="6" NAME="C_SPLB_MID_WIDTH" TYPE="integer" VALUE="2">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="7" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="integer" VALUE="1">
          <DESCRIPTION>PLB Slave is Capable of Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="8" NAME="C_SPLB_P2P" TYPE="integer" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="9" NAME="C_SPLB_SMALLEST_MASTER" TYPE="integer" VALUE="32">
          <DESCRIPTION>Smallest Master Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="10" NAME="C_FAMILY" TYPE="string" VALUE="virtex5">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="SPLB" CLKFREQUENCY="100000000" DEF_SIGNAME="clk_100_0000MHzPLL0_ADJUST" DIR="I" MPD_INDEX="0" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_100_0000MHzPLL0_ADJUST"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_SPLB_Rst" DIR="I" MPD_INDEX="1" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_v46_0_SPLB_Rst"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_v46_0_PLB_ABus" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_v46_0_PLB_UABus" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_PAValid" DIR="I" MPD_INDEX="4" NAME="PLB_PAValid" SIGNAME="plb_v46_0_PLB_PAValid"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_SAValid" DIR="I" MPD_INDEX="5" NAME="PLB_SAValid" SIGNAME="plb_v46_0_PLB_SAValid"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdPrim" DIR="I" MPD_INDEX="6" NAME="PLB_rdPrim" SIGNAME="plb_v46_0_PLB_rdPrim"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrPrim" DIR="I" MPD_INDEX="7" NAME="PLB_wrPrim" SIGNAME="plb_v46_0_PLB_wrPrim"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_masterID" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="8" MSB="0" NAME="PLB_masterID" RIGHT="1" SIGNAME="plb_v46_0_PLB_masterID" VECFORMULA="[0:C_SPLB_MID_WIDTH-1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_abort" DIR="I" MPD_INDEX="9" NAME="PLB_abort" SIGNAME="plb_v46_0_PLB_abort"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_busLock" DIR="I" MPD_INDEX="10" NAME="PLB_busLock" SIGNAME="plb_v46_0_PLB_busLock"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_RNW" DIR="I" MPD_INDEX="11" NAME="PLB_RNW" SIGNAME="plb_v46_0_PLB_RNW"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="12" MSB="0" NAME="PLB_BE" RIGHT="15" SIGNAME="plb_v46_0_PLB_BE" VECFORMULA="[0:(C_SPLB_DWIDTH/8)-1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="13" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_v46_0_PLB_MSize" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="14" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_v46_0_PLB_size" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="15" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_v46_0_PLB_type" VECFORMULA="[0:2]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_lockErr" DIR="I" MPD_INDEX="16" NAME="PLB_lockErr" SIGNAME="plb_v46_0_PLB_lockErr"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="17" MSB="0" NAME="PLB_wrDBus" RIGHT="127" SIGNAME="plb_v46_0_PLB_wrDBus" VECFORMULA="[0:C_SPLB_DWIDTH-1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrBurst" DIR="I" MPD_INDEX="18" NAME="PLB_wrBurst" SIGNAME="plb_v46_0_PLB_wrBurst"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdBurst" DIR="I" MPD_INDEX="19" NAME="PLB_rdBurst" SIGNAME="plb_v46_0_PLB_rdBurst"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrPendReq" DIR="I" MPD_INDEX="20" NAME="PLB_wrPendReq" SIGNAME="plb_v46_0_PLB_wrPendReq"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdPendReq" DIR="I" MPD_INDEX="21" NAME="PLB_rdPendReq" SIGNAME="plb_v46_0_PLB_rdPendReq"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="22" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_v46_0_PLB_wrPendPri" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="23" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_v46_0_PLB_rdPendPri" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="24" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_v46_0_PLB_reqPri" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="25" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_v46_0_PLB_TAttribute" VECFORMULA="[0:15]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_addrAck" DIR="O" MPD_INDEX="26" NAME="Sl_addrAck" SIGNAME="plb_v46_0_Sl_addrAck"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="27" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_v46_0_Sl_SSize" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wait" DIR="O" MPD_INDEX="28" NAME="Sl_wait" SIGNAME="plb_v46_0_Sl_wait"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rearbitrate" DIR="O" MPD_INDEX="29" NAME="Sl_rearbitrate" SIGNAME="plb_v46_0_Sl_rearbitrate"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wrDAck" DIR="O" MPD_INDEX="30" NAME="Sl_wrDAck" SIGNAME="plb_v46_0_Sl_wrDAck"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wrComp" DIR="O" MPD_INDEX="31" NAME="Sl_wrComp" SIGNAME="plb_v46_0_Sl_wrComp"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wrBTerm" DIR="O" MPD_INDEX="32" NAME="Sl_wrBTerm" SIGNAME="plb_v46_0_Sl_wrBTerm"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="33" MSB="0" NAME="Sl_rdDBus" RIGHT="127" SIGNAME="plb_v46_0_Sl_rdDBus" VECFORMULA="[0:C_SPLB_DWIDTH-1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="34" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_v46_0_Sl_rdWdAddr" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdDAck" DIR="O" MPD_INDEX="35" NAME="Sl_rdDAck" SIGNAME="plb_v46_0_Sl_rdDAck"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdComp" DIR="O" MPD_INDEX="36" NAME="Sl_rdComp" SIGNAME="plb_v46_0_Sl_rdComp"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdBTerm" DIR="O" MPD_INDEX="37" NAME="Sl_rdBTerm" SIGNAME="plb_v46_0_Sl_rdBTerm"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="38" MSB="0" NAME="Sl_MBusy" RIGHT="2" SIGNAME="plb_v46_0_Sl_MBusy" VECFORMULA="[0:C_SPLB_NUM_MASTERS-1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="39" MSB="0" NAME="Sl_MWrErr" RIGHT="2" SIGNAME="plb_v46_0_Sl_MWrErr" VECFORMULA="[0:C_SPLB_NUM_MASTERS-1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="40" MSB="0" NAME="Sl_MRdErr" RIGHT="2" SIGNAME="plb_v46_0_Sl_MRdErr" VECFORMULA="[0:C_SPLB_NUM_MASTERS-1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="41" MSB="0" NAME="Sl_MIRQ" RIGHT="2" SIGNAME="plb_v46_0_Sl_MIRQ" VECFORMULA="[0:C_SPLB_NUM_MASTERS-1]"/>
        <PORT BUS="PORTA" DEF_SIGNAME="xps_bram_if_cntlr_1_port_BRAM_Rst" DIR="O" MPD_INDEX="42" NAME="BRAM_Rst" SIGNAME="xps_bram_if_cntlr_1_port_BRAM_Rst"/>
        <PORT BUS="PORTA" CLKFREQUENCY="100000000" DEF_SIGNAME="xps_bram_if_cntlr_1_port_BRAM_Clk" DIR="O" MPD_INDEX="43" NAME="BRAM_Clk" SIGNAME="xps_bram_if_cntlr_1_port_BRAM_Clk"/>
        <PORT BUS="PORTA" DEF_SIGNAME="xps_bram_if_cntlr_1_port_BRAM_EN" DIR="O" MPD_INDEX="44" NAME="BRAM_EN" SIGNAME="xps_bram_if_cntlr_1_port_BRAM_EN"/>
        <PORT BUS="PORTA" DEF_SIGNAME="xps_bram_if_cntlr_1_port_BRAM_WEN" DIR="O" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="45" MSB="0" NAME="BRAM_WEN" RIGHT="7" SIGNAME="xps_bram_if_cntlr_1_port_BRAM_WEN" VECFORMULA="[0:(C_SPLB_NATIVE_DWIDTH/8)-1]"/>
        <PORT BUS="PORTA" DEF_SIGNAME="xps_bram_if_cntlr_1_port_BRAM_Addr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="46" MSB="0" NAME="BRAM_Addr" RIGHT="31" SIGNAME="xps_bram_if_cntlr_1_port_BRAM_Addr" VECFORMULA="[0:C_SPLB_AWIDTH-1]"/>
        <PORT BUS="PORTA" DEF_SIGNAME="xps_bram_if_cntlr_1_port_BRAM_Din" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="47" MSB="0" NAME="BRAM_Din" RIGHT="63" SIGNAME="xps_bram_if_cntlr_1_port_BRAM_Din" VECFORMULA="[0:C_SPLB_NATIVE_DWIDTH-1]"/>
        <PORT BUS="PORTA" DEF_SIGNAME="xps_bram_if_cntlr_1_port_BRAM_Dout" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="48" MSB="0" NAME="BRAM_Dout" RIGHT="63" SIGNAME="xps_bram_if_cntlr_1_port_BRAM_Dout" VECFORMULA="[0:C_SPLB_NATIVE_DWIDTH-1]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb_v46_0" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="xps_bram_if_cntlr_1_port" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="PORTA" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Rst"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Clk"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_EN"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_WEN"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Addr"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Din"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Dout"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="4294959104" BASENAME="C_BASEADDR" BASEVALUE="0xffffe000" HIGHDECIMAL="4294967295" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xffffffff" IS_CACHEABLE="TRUE" MEMTYPE="MEMORY" SIZE="8192" SIZEABRV="8K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
      <RESOURCES>
        <RESOURCE PERCENT="0" TOTAL="44800" TYPE="Slice Registers" USED="261"/>
        <RESOURCE PERCENT="0" TOTAL="44800" TYPE="Slice LUTs" USED="213"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="LUT Flip Flop pairs used" USED="331"/>
        <RESOURCE PERCENT="43" TOTAL="331" TYPE="fully used LUT-FF pairs" USED="143"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="unique control sets" USED="29"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="581"/>
        <RESOURCE PERCENT="0" TOTAL="640" TYPE="bonded IOBs" USED="0"/>
      </RESOURCES>
      <TIMING FREQUNITS="MHz" MAXFREQ="280.685">
        <TIMECLK SIGNAME="BRAM_Clk"/>
      </TIMING>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="xps_bram_if_cntlr_1_bram" IPTYPE="PERIPHERAL" MHS_INDEX="3" MODCLASS="MEMORY" MODTYPE="bram_block">
      <DESCRIPTION TYPE="SHORT">Block RAM (BRAM) Block</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">The BRAM Block is a configurable memory module that attaches to a variety of BRAM Interface Controllers.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/doc/bram_block.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_MEMSIZE" TYPE="integer" VALUE="0x2000">
          <DESCRIPTION>Size of BRAM(s) in Bytes</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_PORT_DWIDTH" TYPE="integer" VALUE="64">
          <DESCRIPTION>Data Width of Port A and B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="2" NAME="C_PORT_AWIDTH" TYPE="integer" VALUE="32">
          <DESCRIPTION>Address Width of Port A and B</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_NUM_WE" TYPE="integer" VALUE="8">
          <DESCRIPTION>Number of Byte Write Enables</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_FAMILY" TYPE="string" VALUE="virtex5">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="PORTA" DEF_SIGNAME="xps_bram_if_cntlr_1_port_BRAM_Rst" DIR="I" MPD_INDEX="0" NAME="BRAM_Rst_A" SIGNAME="xps_bram_if_cntlr_1_port_BRAM_Rst"/>
        <PORT BUS="PORTA" CLKFREQUENCY="100000000" DEF_SIGNAME="xps_bram_if_cntlr_1_port_BRAM_Clk" DIR="I" MPD_INDEX="1" NAME="BRAM_Clk_A" SIGIS="CLK" SIGNAME="xps_bram_if_cntlr_1_port_BRAM_Clk"/>
        <PORT BUS="PORTA" DEF_SIGNAME="xps_bram_if_cntlr_1_port_BRAM_EN" DIR="I" MPD_INDEX="2" NAME="BRAM_EN_A" SIGNAME="xps_bram_if_cntlr_1_port_BRAM_EN"/>
        <PORT BUS="PORTA" DEF_SIGNAME="xps_bram_if_cntlr_1_port_BRAM_WEN" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="3" MSB="0" NAME="BRAM_WEN_A" RIGHT="7" SIGNAME="xps_bram_if_cntlr_1_port_BRAM_WEN" VECFORMULA="[0:C_NUM_WE-1]"/>
        <PORT BUS="PORTA" DEF_SIGNAME="xps_bram_if_cntlr_1_port_BRAM_Addr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="4" MSB="0" NAME="BRAM_Addr_A" RIGHT="31" SIGNAME="xps_bram_if_cntlr_1_port_BRAM_Addr" VECFORMULA="[0:C_PORT_AWIDTH-1]"/>
        <PORT BUS="PORTA" DEF_SIGNAME="xps_bram_if_cntlr_1_port_BRAM_Din" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="5" MSB="0" NAME="BRAM_Din_A" RIGHT="63" SIGNAME="xps_bram_if_cntlr_1_port_BRAM_Din" VECFORMULA="[0:C_PORT_DWIDTH-1]"/>
        <PORT BUS="PORTA" DEF_SIGNAME="xps_bram_if_cntlr_1_port_BRAM_Dout" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="6" MSB="0" NAME="BRAM_Dout_A" RIGHT="63" SIGNAME="xps_bram_if_cntlr_1_port_BRAM_Dout" VECFORMULA="[0:C_PORT_DWIDTH-1]"/>
        <PORT BUS="PORTB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="7" NAME="BRAM_Rst_B" SIGNAME="__NOC__"/>
        <PORT BUS="PORTB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="8" NAME="BRAM_Clk_B" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT BUS="PORTB" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="9" NAME="BRAM_EN_B" SIGNAME="__NOC__"/>
        <PORT BUS="PORTB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="7" MPD_INDEX="10" MSB="0" NAME="BRAM_WEN_B" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:C_NUM_WE-1]"/>
        <PORT BUS="PORTB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="11" MSB="0" NAME="BRAM_Addr_B" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:C_PORT_AWIDTH-1]"/>
        <PORT BUS="PORTB" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="12" MSB="0" NAME="BRAM_Din_B" RIGHT="63" SIGNAME="__NOC__" VECFORMULA="[0:C_PORT_DWIDTH-1]"/>
        <PORT BUS="PORTB" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="63" MPD_INDEX="13" MSB="0" NAME="BRAM_Dout_B" RIGHT="63" SIGNAME="__NOC__" VECFORMULA="[0:C_PORT_DWIDTH-1]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="xps_bram_if_cntlr_1_port" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="PORTA" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Rst_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Clk_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_EN_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_WEN_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Addr_A"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Din_A"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Dout_A"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_BRAM" MPD_INDEX="1" NAME="PORTB" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Rst_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Clk_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_EN_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_WEN_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Addr_B"/>
            <PORTMAP DIR="O" PHYSICAL="BRAM_Din_B"/>
            <PORTMAP DIR="I" PHYSICAL="BRAM_Dout_B"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <RESOURCES>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="LUT Flip Flop pairs used" USED="0"/>
        <RESOURCE PERCENT="NA" TOTAL="0" TYPE="fully used LUT-FF pairs" USED="0"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="unique control sets" USED="0"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="342"/>
        <RESOURCE PERCENT="0" TOTAL="640" TYPE="bonded IOBs" USED="0"/>
        <RESOURCE PERCENT="1" TOTAL="148" TYPE="Block RAM/FIFO" USED="2"/>
      </RESOURCES>
    </MODULE>
    <MODULE HWVERSION="1.01.a" INSTANCE="RS232_Uart_1" IPTYPE="PERIPHERAL" MHS_INDEX="4" MODCLASS="PERIPHERAL" MODTYPE="xps_uartlite">
      <DESCRIPTION TYPE="SHORT">XPS UART (Lite)</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Generic UART (Universal Asynchronous Receiver/Transmitter) for PLBV46 bus.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01_a/doc/xps_uartlite.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex5">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="1" NAME="C_SPLB_CLK_FREQ_HZ" TYPE="INTEGER" VALUE="100000000">
          <DESCRIPTION>Clock Frequency of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="6" MPD_INDEX="2" MSB="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x84000000">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="7" MPD_INDEX="3" MSB="0" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x8400ffff">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="4" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="5" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="128">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="6" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="7" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="8" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="9" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave is Capable of Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="10" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Native Data Bus Width of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="11" NAME="C_BAUDRATE" TYPE="INTEGER" VALUE="115200">
          <DESCRIPTION>UART Lite Baud Rate </DESCRIPTION>
          <DESCRIPTION>Baud Rate</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="12" NAME="C_DATA_BITS" TYPE="INTEGER" VALUE="8">
          <DESCRIPTION>Number of Data Bits in a Serial Frame</DESCRIPTION>
          <DESCRIPTION>Data Bits</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="13" NAME="C_USE_PARITY" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Use Parity </DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="14" NAME="C_ODD_PARITY" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Parity Type </DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IOS="uart_0" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="42" NAME="RX" SIGNAME="fpga_0_RS232_Uart_1_RX_pin">
          <DESCRIPTION>Serial Data In</DESCRIPTION>
        </PORT>
        <PORT DIR="O" IOS="uart_0" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="43" NAME="TX" SIGNAME="fpga_0_RS232_Uart_1_TX_pin">
          <DESCRIPTION>Serial Data Out</DESCRIPTION>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="44" NAME="Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="RS232_Uart_1_Interrupt"/>
        <PORT BUS="SPLB" CLKFREQUENCY="100000000" DEF_SIGNAME="clk_100_0000MHzPLL0_ADJUST" DIR="I" MPD_INDEX="0" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_100_0000MHzPLL0_ADJUST"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_SPLB_Rst" DIR="I" MPD_INDEX="1" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_v46_0_SPLB_Rst"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_v46_0_PLB_ABus" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_PAValid" DIR="I" MPD_INDEX="3" NAME="PLB_PAValid" SIGNAME="plb_v46_0_PLB_PAValid"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_masterID" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="4" MSB="0" NAME="PLB_masterID" RIGHT="1" SIGNAME="plb_v46_0_PLB_masterID" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_RNW" DIR="I" MPD_INDEX="5" NAME="PLB_RNW" SIGNAME="plb_v46_0_PLB_RNW"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="6" MSB="0" NAME="PLB_BE" RIGHT="15" SIGNAME="plb_v46_0_PLB_BE" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="7" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_v46_0_PLB_size" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="8" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_v46_0_PLB_type" VECFORMULA="[0:2]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="9" MSB="0" NAME="PLB_wrDBus" RIGHT="127" SIGNAME="plb_v46_0_PLB_wrDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="10" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_v46_0_PLB_UABus" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_SAValid" DIR="I" MPD_INDEX="11" NAME="PLB_SAValid" SIGNAME="plb_v46_0_PLB_SAValid"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdPrim" DIR="I" MPD_INDEX="12" NAME="PLB_rdPrim" SIGNAME="plb_v46_0_PLB_rdPrim"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrPrim" DIR="I" MPD_INDEX="13" NAME="PLB_wrPrim" SIGNAME="plb_v46_0_PLB_wrPrim"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_abort" DIR="I" MPD_INDEX="14" NAME="PLB_abort" SIGNAME="plb_v46_0_PLB_abort"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_busLock" DIR="I" MPD_INDEX="15" NAME="PLB_busLock" SIGNAME="plb_v46_0_PLB_busLock"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="16" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_v46_0_PLB_MSize" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_lockErr" DIR="I" MPD_INDEX="17" NAME="PLB_lockErr" SIGNAME="plb_v46_0_PLB_lockErr"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrBurst" DIR="I" MPD_INDEX="18" NAME="PLB_wrBurst" SIGNAME="plb_v46_0_PLB_wrBurst"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdBurst" DIR="I" MPD_INDEX="19" NAME="PLB_rdBurst" SIGNAME="plb_v46_0_PLB_rdBurst"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrPendReq" DIR="I" MPD_INDEX="20" NAME="PLB_wrPendReq" SIGNAME="plb_v46_0_PLB_wrPendReq"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdPendReq" DIR="I" MPD_INDEX="21" NAME="PLB_rdPendReq" SIGNAME="plb_v46_0_PLB_rdPendReq"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="22" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_v46_0_PLB_wrPendPri" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="23" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_v46_0_PLB_rdPendPri" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="24" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_v46_0_PLB_reqPri" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="25" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_v46_0_PLB_TAttribute" VECFORMULA="[0:15]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_addrAck" DIR="O" MPD_INDEX="26" NAME="Sl_addrAck" SIGNAME="plb_v46_0_Sl_addrAck"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="27" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_v46_0_Sl_SSize" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wait" DIR="O" MPD_INDEX="28" NAME="Sl_wait" SIGNAME="plb_v46_0_Sl_wait"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rearbitrate" DIR="O" MPD_INDEX="29" NAME="Sl_rearbitrate" SIGNAME="plb_v46_0_Sl_rearbitrate"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wrDAck" DIR="O" MPD_INDEX="30" NAME="Sl_wrDAck" SIGNAME="plb_v46_0_Sl_wrDAck"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wrComp" DIR="O" MPD_INDEX="31" NAME="Sl_wrComp" SIGNAME="plb_v46_0_Sl_wrComp"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="32" MSB="0" NAME="Sl_rdDBus" RIGHT="127" SIGNAME="plb_v46_0_Sl_rdDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdDAck" DIR="O" MPD_INDEX="33" NAME="Sl_rdDAck" SIGNAME="plb_v46_0_Sl_rdDAck"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdComp" DIR="O" MPD_INDEX="34" NAME="Sl_rdComp" SIGNAME="plb_v46_0_Sl_rdComp"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="35" MSB="0" NAME="Sl_MBusy" RIGHT="2" SIGNAME="plb_v46_0_Sl_MBusy" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="36" MSB="0" NAME="Sl_MWrErr" RIGHT="2" SIGNAME="plb_v46_0_Sl_MWrErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="37" MSB="0" NAME="Sl_MRdErr" RIGHT="2" SIGNAME="plb_v46_0_Sl_MRdErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wrBTerm" DIR="O" MPD_INDEX="38" NAME="Sl_wrBTerm" SIGNAME="plb_v46_0_Sl_wrBTerm"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="39" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_v46_0_Sl_rdWdAddr" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdBTerm" DIR="O" MPD_INDEX="40" NAME="Sl_rdBTerm" SIGNAME="plb_v46_0_Sl_rdBTerm"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="41" MSB="0" NAME="Sl_MIRQ" RIGHT="2" SIGNAME="plb_v46_0_Sl_MIRQ" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb_v46_0" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="uart_0" TYPE="XIL_UART_V1">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="RX"/>
            <PORTMAP DIR="O" PHYSICAL="TX"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="2214592512" BASENAME="C_BASEADDR" BASEVALUE="0x84000000" HIGHDECIMAL="2214658047" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8400ffff" MEMTYPE="REGISTER" MINSIZE="0x10" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
      <INTERRUPTINFO TYPE="SOURCE">
        <TARGET INSTANCE="xps_intc_0" INTC_INDEX="0" PRIORITY="0"/>
      </INTERRUPTINFO>
      <RESOURCES>
        <RESOURCE PERCENT="0" TOTAL="44800" TYPE="Slice Registers" USED="148"/>
        <RESOURCE PERCENT="0" TOTAL="44800" TYPE="Slice LUTs" USED="125"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="LUT Flip Flop pairs used" USED="201"/>
        <RESOURCE PERCENT="35" TOTAL="201" TYPE="fully used LUT-FF pairs" USED="72"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="unique control sets" USED="36"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="413"/>
        <RESOURCE PERCENT="0" TOTAL="640" TYPE="bonded IOBs" USED="0"/>
      </RESOURCES>
      <TIMING FREQUNITS="MHz" MAXFREQ="310.849">
        <TIMECLK SIGNAME="SPLB_Clk"/>
      </TIMING>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="LEDs_8Bit" IPTYPE="PERIPHERAL" MHS_INDEX="5" MODCLASS="PERIPHERAL" MODTYPE="xps_gpio">
      <DESCRIPTION TYPE="SHORT">XPS General Purpose IO</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">General Purpose Input/Output (GPIO) core for the PLBV46 bus.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/doc/xps_gpio.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="6" MPD_INDEX="0" MSB="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x81440000">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="7" MPD_INDEX="1" MSB="0" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x8144ffff">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="2" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="128">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="4" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="5" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="6" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="7" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Native Data Bus Width of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="8" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave is Capable of Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="9" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex5">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="10" NAME="C_ALL_INPUTS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Channel 1 is Input Only </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="11" NAME="C_ALL_INPUTS_2" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Channel 2 is Input Only </DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="12" NAME="C_GPIO_WIDTH" TYPE="INTEGER" VALUE="8">
          <DESCRIPTION>GPIO Data Channel Width</DESCRIPTION>
          <DESCRIPTION>GPIO Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="13" NAME="C_GPIO2_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>GPIO2 Data Channel Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="14" NAME="C_INTERRUPT_PRESENT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>GPIO Supports Interrupts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="15" NAME="C_DOUT_DEFAULT" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Channel 1 Data Out Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="16" NAME="C_TRI_DEFAULT" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>Channel 1 Tri-state Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="17" NAME="C_IS_DUAL" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable Channel 2 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="18" NAME="C_DOUT_DEFAULT_2" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Channel 2 Data Out Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="19" NAME="C_TRI_DEFAULT_2" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>Channel 2 Tri-state Default Value </DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="IO" ENDIAN="BIG" IOS="gpio_0" IS_INSTANTIATED="TRUE" IS_THREE_STATE="TRUE" LEFT="0" LSB="7" MHS_INDEX="0" MPD_INDEX="49" MSB="0" NAME="GPIO_IO" RIGHT="7" SIGNAME="fpga_0_LEDs_8Bit_GPIO_IO_pin" TRI_I="GPIO_IO_I" TRI_O="GPIO_IO_O" TRI_T="GPIO_IO_T" VECFORMULA="[0:(C_GPIO_WIDTH-1)]">
          <DESCRIPTION>GPIO1 Data IO</DESCRIPTION>
        </PORT>
        <PORT BUS="SPLB" CLKFREQUENCY="100000000" DEF_SIGNAME="clk_100_0000MHzPLL0_ADJUST" DIR="I" MPD_INDEX="0" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_100_0000MHzPLL0_ADJUST"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_SPLB_Rst" DIR="I" MPD_INDEX="1" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_v46_0_SPLB_Rst"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_v46_0_PLB_ABus" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_v46_0_PLB_UABus" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_PAValid" DIR="I" MPD_INDEX="4" NAME="PLB_PAValid" SIGNAME="plb_v46_0_PLB_PAValid"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_SAValid" DIR="I" MPD_INDEX="5" NAME="PLB_SAValid" SIGNAME="plb_v46_0_PLB_SAValid"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdPrim" DIR="I" MPD_INDEX="6" NAME="PLB_rdPrim" SIGNAME="plb_v46_0_PLB_rdPrim"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrPrim" DIR="I" MPD_INDEX="7" NAME="PLB_wrPrim" SIGNAME="plb_v46_0_PLB_wrPrim"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_masterID" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="8" MSB="0" NAME="PLB_masterID" RIGHT="1" SIGNAME="plb_v46_0_PLB_masterID" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_abort" DIR="I" MPD_INDEX="9" NAME="PLB_abort" SIGNAME="plb_v46_0_PLB_abort"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_busLock" DIR="I" MPD_INDEX="10" NAME="PLB_busLock" SIGNAME="plb_v46_0_PLB_busLock"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_RNW" DIR="I" MPD_INDEX="11" NAME="PLB_RNW" SIGNAME="plb_v46_0_PLB_RNW"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="12" MSB="0" NAME="PLB_BE" RIGHT="15" SIGNAME="plb_v46_0_PLB_BE" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="13" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_v46_0_PLB_MSize" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="14" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_v46_0_PLB_size" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="15" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_v46_0_PLB_type" VECFORMULA="[0:2]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_lockErr" DIR="I" MPD_INDEX="16" NAME="PLB_lockErr" SIGNAME="plb_v46_0_PLB_lockErr"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="17" MSB="0" NAME="PLB_wrDBus" RIGHT="127" SIGNAME="plb_v46_0_PLB_wrDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrBurst" DIR="I" MPD_INDEX="18" NAME="PLB_wrBurst" SIGNAME="plb_v46_0_PLB_wrBurst"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdBurst" DIR="I" MPD_INDEX="19" NAME="PLB_rdBurst" SIGNAME="plb_v46_0_PLB_rdBurst"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrPendReq" DIR="I" MPD_INDEX="20" NAME="PLB_wrPendReq" SIGNAME="plb_v46_0_PLB_wrPendReq"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdPendReq" DIR="I" MPD_INDEX="21" NAME="PLB_rdPendReq" SIGNAME="plb_v46_0_PLB_rdPendReq"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="22" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_v46_0_PLB_wrPendPri" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="23" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_v46_0_PLB_rdPendPri" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="24" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_v46_0_PLB_reqPri" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="25" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_v46_0_PLB_TAttribute" VECFORMULA="[0:15]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_addrAck" DIR="O" MPD_INDEX="26" NAME="Sl_addrAck" SIGNAME="plb_v46_0_Sl_addrAck"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="27" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_v46_0_Sl_SSize" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wait" DIR="O" MPD_INDEX="28" NAME="Sl_wait" SIGNAME="plb_v46_0_Sl_wait"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rearbitrate" DIR="O" MPD_INDEX="29" NAME="Sl_rearbitrate" SIGNAME="plb_v46_0_Sl_rearbitrate"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wrDAck" DIR="O" MPD_INDEX="30" NAME="Sl_wrDAck" SIGNAME="plb_v46_0_Sl_wrDAck"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wrComp" DIR="O" MPD_INDEX="31" NAME="Sl_wrComp" SIGNAME="plb_v46_0_Sl_wrComp"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wrBTerm" DIR="O" MPD_INDEX="32" NAME="Sl_wrBTerm" SIGNAME="plb_v46_0_Sl_wrBTerm"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="33" MSB="0" NAME="Sl_rdDBus" RIGHT="127" SIGNAME="plb_v46_0_Sl_rdDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="34" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_v46_0_Sl_rdWdAddr" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdDAck" DIR="O" MPD_INDEX="35" NAME="Sl_rdDAck" SIGNAME="plb_v46_0_Sl_rdDAck"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdComp" DIR="O" MPD_INDEX="36" NAME="Sl_rdComp" SIGNAME="plb_v46_0_Sl_rdComp"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdBTerm" DIR="O" MPD_INDEX="37" NAME="Sl_rdBTerm" SIGNAME="plb_v46_0_Sl_rdBTerm"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="38" MSB="0" NAME="Sl_MBusy" RIGHT="2" SIGNAME="plb_v46_0_Sl_MBusy" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="39" MSB="0" NAME="Sl_MWrErr" RIGHT="2" SIGNAME="plb_v46_0_Sl_MWrErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="40" MSB="0" NAME="Sl_MRdErr" RIGHT="2" SIGNAME="plb_v46_0_Sl_MRdErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="41" MSB="0" NAME="Sl_MIRQ" RIGHT="2" SIGNAME="plb_v46_0_Sl_MIRQ" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="42" NAME="IP2INTC_Irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="BIG" IOS="gpio_0" LEFT="0" LSB="7" MPD_INDEX="43" MSB="0" NAME="GPIO_IO_I" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:(C_GPIO_WIDTH-1)]"/>
        <PORT DIR="O" ENDIAN="BIG" IOS="gpio_0" LEFT="0" LSB="7" MPD_INDEX="44" MSB="0" NAME="GPIO_IO_O" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:(C_GPIO_WIDTH-1)]"/>
        <PORT DIR="O" ENDIAN="BIG" IOS="gpio_0" LEFT="0" LSB="7" MPD_INDEX="45" MSB="0" NAME="GPIO_IO_T" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:(C_GPIO_WIDTH-1)]"/>
        <PORT DIR="I" ENDIAN="BIG" IOS="gpio_0" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="46" MSB="0" NAME="GPIO2_IO_I" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_GPIO2_WIDTH-1)]"/>
        <PORT DIR="O" ENDIAN="BIG" IOS="gpio_0" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="47" MSB="0" NAME="GPIO2_IO_O" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_GPIO2_WIDTH-1)]"/>
        <PORT DIR="O" ENDIAN="BIG" IOS="gpio_0" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="48" MSB="0" NAME="GPIO2_IO_T" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_GPIO2_WIDTH-1)]"/>
        <PORT DIR="IO" ENDIAN="BIG" IOS="gpio_0" IS_THREE_STATE="TRUE" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="50" MSB="0" NAME="GPIO2_IO" RIGHT="31" SIGNAME="__NOC__" TRI_I="GPIO2_IO_I" TRI_O="GPIO2_IO_O" TRI_T="GPIO2_IO_T" VECFORMULA="[0:(C_GPIO2_WIDTH-1)]">
          <DESCRIPTION>GPIO2 Data IO</DESCRIPTION>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb_v46_0" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="gpio_0" TYPE="XIL_GPIO_V1">
          <PORTMAPS>
            <PORTMAP DIR="IO" PHYSICAL="GPIO_IO"/>
            <PORTMAP DIR="I" PHYSICAL="GPIO_IO_I"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO_IO_O"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO_IO_T"/>
            <PORTMAP DIR="I" PHYSICAL="GPIO2_IO_I"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO2_IO_O"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO2_IO_T"/>
            <PORTMAP DIR="IO" PHYSICAL="GPIO2_IO"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="2168717312" BASENAME="C_BASEADDR" BASEVALUE="0x81440000" HIGHDECIMAL="2168782847" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8144ffff" MEMTYPE="REGISTER" MINSIZE="0x200" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
      <RESOURCES>
        <RESOURCE PERCENT="0" TOTAL="44800" TYPE="Slice Registers" USED="128"/>
        <RESOURCE PERCENT="0" TOTAL="44800" TYPE="Slice LUTs" USED="66"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="LUT Flip Flop pairs used" USED="145"/>
        <RESOURCE PERCENT="33" TOTAL="145" TYPE="fully used LUT-FF pairs" USED="49"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="unique control sets" USED="21"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="531"/>
        <RESOURCE PERCENT="0" TOTAL="640" TYPE="bonded IOBs" USED="0"/>
      </RESOURCES>
      <TIMING FREQUNITS="MHz" MAXFREQ="312.402">
        <TIMECLK SIGNAME="SPLB_Clk"/>
      </TIMING>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="LEDs_Positions" IPTYPE="PERIPHERAL" MHS_INDEX="6" MODCLASS="PERIPHERAL" MODTYPE="xps_gpio">
      <DESCRIPTION TYPE="SHORT">XPS General Purpose IO</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">General Purpose Input/Output (GPIO) core for the PLBV46 bus.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/doc/xps_gpio.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="6" MPD_INDEX="0" MSB="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x81420000">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="7" MPD_INDEX="1" MSB="0" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x8142ffff">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="2" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="128">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="4" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="5" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="6" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="7" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Native Data Bus Width of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="8" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave is Capable of Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="9" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex5">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="10" NAME="C_ALL_INPUTS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Channel 1 is Input Only </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="11" NAME="C_ALL_INPUTS_2" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Channel 2 is Input Only </DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="12" NAME="C_GPIO_WIDTH" TYPE="INTEGER" VALUE="5">
          <DESCRIPTION>GPIO Data Channel Width</DESCRIPTION>
          <DESCRIPTION>GPIO Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="13" NAME="C_GPIO2_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>GPIO2 Data Channel Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="14" NAME="C_INTERRUPT_PRESENT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>GPIO Supports Interrupts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="15" NAME="C_DOUT_DEFAULT" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Channel 1 Data Out Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="16" NAME="C_TRI_DEFAULT" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>Channel 1 Tri-state Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="17" NAME="C_IS_DUAL" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable Channel 2 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="18" NAME="C_DOUT_DEFAULT_2" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Channel 2 Data Out Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="19" NAME="C_TRI_DEFAULT_2" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>Channel 2 Tri-state Default Value </DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="IO" ENDIAN="BIG" IOS="gpio_0" IS_INSTANTIATED="TRUE" IS_THREE_STATE="TRUE" LEFT="0" LSB="4" MHS_INDEX="0" MPD_INDEX="49" MSB="0" NAME="GPIO_IO" RIGHT="4" SIGNAME="fpga_0_LEDs_Positions_GPIO_IO_pin" TRI_I="GPIO_IO_I" TRI_O="GPIO_IO_O" TRI_T="GPIO_IO_T" VECFORMULA="[0:(C_GPIO_WIDTH-1)]">
          <DESCRIPTION>GPIO1 Data IO</DESCRIPTION>
        </PORT>
        <PORT BUS="SPLB" CLKFREQUENCY="100000000" DEF_SIGNAME="clk_100_0000MHzPLL0_ADJUST" DIR="I" MPD_INDEX="0" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_100_0000MHzPLL0_ADJUST"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_SPLB_Rst" DIR="I" MPD_INDEX="1" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_v46_0_SPLB_Rst"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_v46_0_PLB_ABus" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_v46_0_PLB_UABus" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_PAValid" DIR="I" MPD_INDEX="4" NAME="PLB_PAValid" SIGNAME="plb_v46_0_PLB_PAValid"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_SAValid" DIR="I" MPD_INDEX="5" NAME="PLB_SAValid" SIGNAME="plb_v46_0_PLB_SAValid"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdPrim" DIR="I" MPD_INDEX="6" NAME="PLB_rdPrim" SIGNAME="plb_v46_0_PLB_rdPrim"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrPrim" DIR="I" MPD_INDEX="7" NAME="PLB_wrPrim" SIGNAME="plb_v46_0_PLB_wrPrim"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_masterID" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="8" MSB="0" NAME="PLB_masterID" RIGHT="1" SIGNAME="plb_v46_0_PLB_masterID" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_abort" DIR="I" MPD_INDEX="9" NAME="PLB_abort" SIGNAME="plb_v46_0_PLB_abort"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_busLock" DIR="I" MPD_INDEX="10" NAME="PLB_busLock" SIGNAME="plb_v46_0_PLB_busLock"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_RNW" DIR="I" MPD_INDEX="11" NAME="PLB_RNW" SIGNAME="plb_v46_0_PLB_RNW"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="12" MSB="0" NAME="PLB_BE" RIGHT="15" SIGNAME="plb_v46_0_PLB_BE" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="13" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_v46_0_PLB_MSize" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="14" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_v46_0_PLB_size" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="15" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_v46_0_PLB_type" VECFORMULA="[0:2]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_lockErr" DIR="I" MPD_INDEX="16" NAME="PLB_lockErr" SIGNAME="plb_v46_0_PLB_lockErr"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="17" MSB="0" NAME="PLB_wrDBus" RIGHT="127" SIGNAME="plb_v46_0_PLB_wrDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrBurst" DIR="I" MPD_INDEX="18" NAME="PLB_wrBurst" SIGNAME="plb_v46_0_PLB_wrBurst"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdBurst" DIR="I" MPD_INDEX="19" NAME="PLB_rdBurst" SIGNAME="plb_v46_0_PLB_rdBurst"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrPendReq" DIR="I" MPD_INDEX="20" NAME="PLB_wrPendReq" SIGNAME="plb_v46_0_PLB_wrPendReq"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdPendReq" DIR="I" MPD_INDEX="21" NAME="PLB_rdPendReq" SIGNAME="plb_v46_0_PLB_rdPendReq"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="22" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_v46_0_PLB_wrPendPri" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="23" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_v46_0_PLB_rdPendPri" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="24" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_v46_0_PLB_reqPri" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="25" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_v46_0_PLB_TAttribute" VECFORMULA="[0:15]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_addrAck" DIR="O" MPD_INDEX="26" NAME="Sl_addrAck" SIGNAME="plb_v46_0_Sl_addrAck"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="27" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_v46_0_Sl_SSize" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wait" DIR="O" MPD_INDEX="28" NAME="Sl_wait" SIGNAME="plb_v46_0_Sl_wait"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rearbitrate" DIR="O" MPD_INDEX="29" NAME="Sl_rearbitrate" SIGNAME="plb_v46_0_Sl_rearbitrate"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wrDAck" DIR="O" MPD_INDEX="30" NAME="Sl_wrDAck" SIGNAME="plb_v46_0_Sl_wrDAck"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wrComp" DIR="O" MPD_INDEX="31" NAME="Sl_wrComp" SIGNAME="plb_v46_0_Sl_wrComp"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wrBTerm" DIR="O" MPD_INDEX="32" NAME="Sl_wrBTerm" SIGNAME="plb_v46_0_Sl_wrBTerm"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="33" MSB="0" NAME="Sl_rdDBus" RIGHT="127" SIGNAME="plb_v46_0_Sl_rdDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="34" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_v46_0_Sl_rdWdAddr" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdDAck" DIR="O" MPD_INDEX="35" NAME="Sl_rdDAck" SIGNAME="plb_v46_0_Sl_rdDAck"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdComp" DIR="O" MPD_INDEX="36" NAME="Sl_rdComp" SIGNAME="plb_v46_0_Sl_rdComp"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdBTerm" DIR="O" MPD_INDEX="37" NAME="Sl_rdBTerm" SIGNAME="plb_v46_0_Sl_rdBTerm"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="38" MSB="0" NAME="Sl_MBusy" RIGHT="2" SIGNAME="plb_v46_0_Sl_MBusy" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="39" MSB="0" NAME="Sl_MWrErr" RIGHT="2" SIGNAME="plb_v46_0_Sl_MWrErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="40" MSB="0" NAME="Sl_MRdErr" RIGHT="2" SIGNAME="plb_v46_0_Sl_MRdErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="41" MSB="0" NAME="Sl_MIRQ" RIGHT="2" SIGNAME="plb_v46_0_Sl_MIRQ" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="42" NAME="IP2INTC_Irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="BIG" IOS="gpio_0" LEFT="0" LSB="4" MPD_INDEX="43" MSB="0" NAME="GPIO_IO_I" RIGHT="4" SIGNAME="__NOC__" VECFORMULA="[0:(C_GPIO_WIDTH-1)]"/>
        <PORT DIR="O" ENDIAN="BIG" IOS="gpio_0" LEFT="0" LSB="4" MPD_INDEX="44" MSB="0" NAME="GPIO_IO_O" RIGHT="4" SIGNAME="__NOC__" VECFORMULA="[0:(C_GPIO_WIDTH-1)]"/>
        <PORT DIR="O" ENDIAN="BIG" IOS="gpio_0" LEFT="0" LSB="4" MPD_INDEX="45" MSB="0" NAME="GPIO_IO_T" RIGHT="4" SIGNAME="__NOC__" VECFORMULA="[0:(C_GPIO_WIDTH-1)]"/>
        <PORT DIR="I" ENDIAN="BIG" IOS="gpio_0" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="46" MSB="0" NAME="GPIO2_IO_I" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_GPIO2_WIDTH-1)]"/>
        <PORT DIR="O" ENDIAN="BIG" IOS="gpio_0" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="47" MSB="0" NAME="GPIO2_IO_O" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_GPIO2_WIDTH-1)]"/>
        <PORT DIR="O" ENDIAN="BIG" IOS="gpio_0" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="48" MSB="0" NAME="GPIO2_IO_T" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_GPIO2_WIDTH-1)]"/>
        <PORT DIR="IO" ENDIAN="BIG" IOS="gpio_0" IS_THREE_STATE="TRUE" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="50" MSB="0" NAME="GPIO2_IO" RIGHT="31" SIGNAME="__NOC__" TRI_I="GPIO2_IO_I" TRI_O="GPIO2_IO_O" TRI_T="GPIO2_IO_T" VECFORMULA="[0:(C_GPIO2_WIDTH-1)]">
          <DESCRIPTION>GPIO2 Data IO</DESCRIPTION>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb_v46_0" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="gpio_0" TYPE="XIL_GPIO_V1">
          <PORTMAPS>
            <PORTMAP DIR="IO" PHYSICAL="GPIO_IO"/>
            <PORTMAP DIR="I" PHYSICAL="GPIO_IO_I"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO_IO_O"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO_IO_T"/>
            <PORTMAP DIR="I" PHYSICAL="GPIO2_IO_I"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO2_IO_O"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO2_IO_T"/>
            <PORTMAP DIR="IO" PHYSICAL="GPIO2_IO"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="2168586240" BASENAME="C_BASEADDR" BASEVALUE="0x81420000" HIGHDECIMAL="2168651775" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8142ffff" MEMTYPE="REGISTER" MINSIZE="0x200" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
      <RESOURCES>
        <RESOURCE PERCENT="0" TOTAL="44800" TYPE="Slice Registers" USED="107"/>
        <RESOURCE PERCENT="0" TOTAL="44800" TYPE="Slice LUTs" USED="57"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="LUT Flip Flop pairs used" USED="124"/>
        <RESOURCE PERCENT="32" TOTAL="124" TYPE="fully used LUT-FF pairs" USED="40"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="unique control sets" USED="21"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="522"/>
        <RESOURCE PERCENT="0" TOTAL="640" TYPE="bonded IOBs" USED="0"/>
      </RESOURCES>
      <TIMING FREQUNITS="MHz" MAXFREQ="312.402">
        <TIMECLK SIGNAME="SPLB_Clk"/>
      </TIMING>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="Push_Buttons_5Bit" IPTYPE="PERIPHERAL" MHS_INDEX="7" MODCLASS="PERIPHERAL" MODTYPE="xps_gpio">
      <DESCRIPTION TYPE="SHORT">XPS General Purpose IO</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">General Purpose Input/Output (GPIO) core for the PLBV46 bus.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/doc/xps_gpio.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="6" MPD_INDEX="0" MSB="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x81400000">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="7" MPD_INDEX="1" MSB="0" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x8140ffff">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="2" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="128">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="4" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="5" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="6" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="7" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Native Data Bus Width of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="8" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave is Capable of Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="9" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex5">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="10" NAME="C_ALL_INPUTS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Channel 1 is Input Only </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="11" NAME="C_ALL_INPUTS_2" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Channel 2 is Input Only </DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="12" NAME="C_GPIO_WIDTH" TYPE="INTEGER" VALUE="5">
          <DESCRIPTION>GPIO Data Channel Width</DESCRIPTION>
          <DESCRIPTION>GPIO Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="13" NAME="C_GPIO2_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>GPIO2 Data Channel Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="14" NAME="C_INTERRUPT_PRESENT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>GPIO Supports Interrupts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="15" NAME="C_DOUT_DEFAULT" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Channel 1 Data Out Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="16" NAME="C_TRI_DEFAULT" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>Channel 1 Tri-state Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="17" NAME="C_IS_DUAL" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable Channel 2 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="18" NAME="C_DOUT_DEFAULT_2" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Channel 2 Data Out Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="19" NAME="C_TRI_DEFAULT_2" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>Channel 2 Tri-state Default Value </DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="IO" ENDIAN="BIG" IOS="gpio_0" IS_INSTANTIATED="TRUE" IS_THREE_STATE="TRUE" LEFT="0" LSB="4" MHS_INDEX="0" MPD_INDEX="49" MSB="0" NAME="GPIO_IO" RIGHT="4" SIGNAME="fpga_0_Push_Buttons_5Bit_GPIO_IO_pin" TRI_I="GPIO_IO_I" TRI_O="GPIO_IO_O" TRI_T="GPIO_IO_T" VECFORMULA="[0:(C_GPIO_WIDTH-1)]">
          <DESCRIPTION>GPIO1 Data IO</DESCRIPTION>
        </PORT>
        <PORT BUS="SPLB" CLKFREQUENCY="100000000" DEF_SIGNAME="clk_100_0000MHzPLL0_ADJUST" DIR="I" MPD_INDEX="0" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_100_0000MHzPLL0_ADJUST"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_SPLB_Rst" DIR="I" MPD_INDEX="1" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_v46_0_SPLB_Rst"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_v46_0_PLB_ABus" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_v46_0_PLB_UABus" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_PAValid" DIR="I" MPD_INDEX="4" NAME="PLB_PAValid" SIGNAME="plb_v46_0_PLB_PAValid"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_SAValid" DIR="I" MPD_INDEX="5" NAME="PLB_SAValid" SIGNAME="plb_v46_0_PLB_SAValid"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdPrim" DIR="I" MPD_INDEX="6" NAME="PLB_rdPrim" SIGNAME="plb_v46_0_PLB_rdPrim"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrPrim" DIR="I" MPD_INDEX="7" NAME="PLB_wrPrim" SIGNAME="plb_v46_0_PLB_wrPrim"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_masterID" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="8" MSB="0" NAME="PLB_masterID" RIGHT="1" SIGNAME="plb_v46_0_PLB_masterID" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_abort" DIR="I" MPD_INDEX="9" NAME="PLB_abort" SIGNAME="plb_v46_0_PLB_abort"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_busLock" DIR="I" MPD_INDEX="10" NAME="PLB_busLock" SIGNAME="plb_v46_0_PLB_busLock"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_RNW" DIR="I" MPD_INDEX="11" NAME="PLB_RNW" SIGNAME="plb_v46_0_PLB_RNW"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="12" MSB="0" NAME="PLB_BE" RIGHT="15" SIGNAME="plb_v46_0_PLB_BE" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="13" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_v46_0_PLB_MSize" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="14" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_v46_0_PLB_size" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="15" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_v46_0_PLB_type" VECFORMULA="[0:2]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_lockErr" DIR="I" MPD_INDEX="16" NAME="PLB_lockErr" SIGNAME="plb_v46_0_PLB_lockErr"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="17" MSB="0" NAME="PLB_wrDBus" RIGHT="127" SIGNAME="plb_v46_0_PLB_wrDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrBurst" DIR="I" MPD_INDEX="18" NAME="PLB_wrBurst" SIGNAME="plb_v46_0_PLB_wrBurst"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdBurst" DIR="I" MPD_INDEX="19" NAME="PLB_rdBurst" SIGNAME="plb_v46_0_PLB_rdBurst"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrPendReq" DIR="I" MPD_INDEX="20" NAME="PLB_wrPendReq" SIGNAME="plb_v46_0_PLB_wrPendReq"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdPendReq" DIR="I" MPD_INDEX="21" NAME="PLB_rdPendReq" SIGNAME="plb_v46_0_PLB_rdPendReq"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="22" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_v46_0_PLB_wrPendPri" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="23" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_v46_0_PLB_rdPendPri" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="24" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_v46_0_PLB_reqPri" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="25" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_v46_0_PLB_TAttribute" VECFORMULA="[0:15]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_addrAck" DIR="O" MPD_INDEX="26" NAME="Sl_addrAck" SIGNAME="plb_v46_0_Sl_addrAck"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="27" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_v46_0_Sl_SSize" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wait" DIR="O" MPD_INDEX="28" NAME="Sl_wait" SIGNAME="plb_v46_0_Sl_wait"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rearbitrate" DIR="O" MPD_INDEX="29" NAME="Sl_rearbitrate" SIGNAME="plb_v46_0_Sl_rearbitrate"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wrDAck" DIR="O" MPD_INDEX="30" NAME="Sl_wrDAck" SIGNAME="plb_v46_0_Sl_wrDAck"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wrComp" DIR="O" MPD_INDEX="31" NAME="Sl_wrComp" SIGNAME="plb_v46_0_Sl_wrComp"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wrBTerm" DIR="O" MPD_INDEX="32" NAME="Sl_wrBTerm" SIGNAME="plb_v46_0_Sl_wrBTerm"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="33" MSB="0" NAME="Sl_rdDBus" RIGHT="127" SIGNAME="plb_v46_0_Sl_rdDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="34" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_v46_0_Sl_rdWdAddr" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdDAck" DIR="O" MPD_INDEX="35" NAME="Sl_rdDAck" SIGNAME="plb_v46_0_Sl_rdDAck"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdComp" DIR="O" MPD_INDEX="36" NAME="Sl_rdComp" SIGNAME="plb_v46_0_Sl_rdComp"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdBTerm" DIR="O" MPD_INDEX="37" NAME="Sl_rdBTerm" SIGNAME="plb_v46_0_Sl_rdBTerm"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="38" MSB="0" NAME="Sl_MBusy" RIGHT="2" SIGNAME="plb_v46_0_Sl_MBusy" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="39" MSB="0" NAME="Sl_MWrErr" RIGHT="2" SIGNAME="plb_v46_0_Sl_MWrErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="40" MSB="0" NAME="Sl_MRdErr" RIGHT="2" SIGNAME="plb_v46_0_Sl_MRdErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="41" MSB="0" NAME="Sl_MIRQ" RIGHT="2" SIGNAME="plb_v46_0_Sl_MIRQ" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="42" NAME="IP2INTC_Irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="BIG" IOS="gpio_0" LEFT="0" LSB="4" MPD_INDEX="43" MSB="0" NAME="GPIO_IO_I" RIGHT="4" SIGNAME="__NOC__" VECFORMULA="[0:(C_GPIO_WIDTH-1)]"/>
        <PORT DIR="O" ENDIAN="BIG" IOS="gpio_0" LEFT="0" LSB="4" MPD_INDEX="44" MSB="0" NAME="GPIO_IO_O" RIGHT="4" SIGNAME="__NOC__" VECFORMULA="[0:(C_GPIO_WIDTH-1)]"/>
        <PORT DIR="O" ENDIAN="BIG" IOS="gpio_0" LEFT="0" LSB="4" MPD_INDEX="45" MSB="0" NAME="GPIO_IO_T" RIGHT="4" SIGNAME="__NOC__" VECFORMULA="[0:(C_GPIO_WIDTH-1)]"/>
        <PORT DIR="I" ENDIAN="BIG" IOS="gpio_0" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="46" MSB="0" NAME="GPIO2_IO_I" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_GPIO2_WIDTH-1)]"/>
        <PORT DIR="O" ENDIAN="BIG" IOS="gpio_0" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="47" MSB="0" NAME="GPIO2_IO_O" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_GPIO2_WIDTH-1)]"/>
        <PORT DIR="O" ENDIAN="BIG" IOS="gpio_0" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="48" MSB="0" NAME="GPIO2_IO_T" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_GPIO2_WIDTH-1)]"/>
        <PORT DIR="IO" ENDIAN="BIG" IOS="gpio_0" IS_THREE_STATE="TRUE" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="50" MSB="0" NAME="GPIO2_IO" RIGHT="31" SIGNAME="__NOC__" TRI_I="GPIO2_IO_I" TRI_O="GPIO2_IO_O" TRI_T="GPIO2_IO_T" VECFORMULA="[0:(C_GPIO2_WIDTH-1)]">
          <DESCRIPTION>GPIO2 Data IO</DESCRIPTION>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb_v46_0" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="gpio_0" TYPE="XIL_GPIO_V1">
          <PORTMAPS>
            <PORTMAP DIR="IO" PHYSICAL="GPIO_IO"/>
            <PORTMAP DIR="I" PHYSICAL="GPIO_IO_I"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO_IO_O"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO_IO_T"/>
            <PORTMAP DIR="I" PHYSICAL="GPIO2_IO_I"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO2_IO_O"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO2_IO_T"/>
            <PORTMAP DIR="IO" PHYSICAL="GPIO2_IO"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="2168455168" BASENAME="C_BASEADDR" BASEVALUE="0x81400000" HIGHDECIMAL="2168520703" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8140ffff" MEMTYPE="REGISTER" MINSIZE="0x200" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
      <RESOURCES>
        <RESOURCE PERCENT="0" TOTAL="44800" TYPE="Slice Registers" USED="107"/>
        <RESOURCE PERCENT="0" TOTAL="44800" TYPE="Slice LUTs" USED="57"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="LUT Flip Flop pairs used" USED="124"/>
        <RESOURCE PERCENT="32" TOTAL="124" TYPE="fully used LUT-FF pairs" USED="40"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="unique control sets" USED="21"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="522"/>
        <RESOURCE PERCENT="0" TOTAL="640" TYPE="bonded IOBs" USED="0"/>
      </RESOURCES>
      <TIMING FREQUNITS="MHz" MAXFREQ="312.402">
        <TIMECLK SIGNAME="SPLB_Clk"/>
      </TIMING>
    </MODULE>
    <MODULE HWVERSION="2.00.a" INSTANCE="DIP_Switches_8Bit" IPTYPE="PERIPHERAL" MHS_INDEX="8" MODCLASS="PERIPHERAL" MODTYPE="xps_gpio">
      <DESCRIPTION TYPE="SHORT">XPS General Purpose IO</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">General Purpose Input/Output (GPIO) core for the PLBV46 bus.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/doc/xps_gpio.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="6" MPD_INDEX="0" MSB="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x81460000">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="7" MPD_INDEX="1" MSB="0" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x8146ffff">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="2" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="128">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="4" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="5" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="6" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="7" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Native Data Bus Width of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="8" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave is Capable of Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="9" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex5">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="10" NAME="C_ALL_INPUTS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Channel 1 is Input Only </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="11" NAME="C_ALL_INPUTS_2" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Channel 2 is Input Only </DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="12" NAME="C_GPIO_WIDTH" TYPE="INTEGER" VALUE="8">
          <DESCRIPTION>GPIO Data Channel Width</DESCRIPTION>
          <DESCRIPTION>GPIO Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="13" NAME="C_GPIO2_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>GPIO2 Data Channel Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="14" NAME="C_INTERRUPT_PRESENT" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>GPIO Supports Interrupts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="15" NAME="C_DOUT_DEFAULT" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Channel 1 Data Out Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="16" NAME="C_TRI_DEFAULT" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>Channel 1 Tri-state Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="17" NAME="C_IS_DUAL" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Enable Channel 2 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="18" NAME="C_DOUT_DEFAULT_2" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>Channel 2 Data Out Default Value </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="19" NAME="C_TRI_DEFAULT_2" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>Channel 2 Tri-state Default Value </DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="IO" ENDIAN="BIG" IOS="gpio_0" IS_INSTANTIATED="TRUE" IS_THREE_STATE="TRUE" LEFT="0" LSB="7" MHS_INDEX="0" MPD_INDEX="49" MSB="0" NAME="GPIO_IO" RIGHT="7" SIGNAME="fpga_0_DIP_Switches_8Bit_GPIO_IO_pin" TRI_I="GPIO_IO_I" TRI_O="GPIO_IO_O" TRI_T="GPIO_IO_T" VECFORMULA="[0:(C_GPIO_WIDTH-1)]">
          <DESCRIPTION>GPIO1 Data IO</DESCRIPTION>
        </PORT>
        <PORT BUS="SPLB" CLKFREQUENCY="100000000" DEF_SIGNAME="clk_100_0000MHzPLL0_ADJUST" DIR="I" MPD_INDEX="0" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_100_0000MHzPLL0_ADJUST"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_SPLB_Rst" DIR="I" MPD_INDEX="1" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_v46_0_SPLB_Rst"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_v46_0_PLB_ABus" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_v46_0_PLB_UABus" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_PAValid" DIR="I" MPD_INDEX="4" NAME="PLB_PAValid" SIGNAME="plb_v46_0_PLB_PAValid"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_SAValid" DIR="I" MPD_INDEX="5" NAME="PLB_SAValid" SIGNAME="plb_v46_0_PLB_SAValid"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdPrim" DIR="I" MPD_INDEX="6" NAME="PLB_rdPrim" SIGNAME="plb_v46_0_PLB_rdPrim"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrPrim" DIR="I" MPD_INDEX="7" NAME="PLB_wrPrim" SIGNAME="plb_v46_0_PLB_wrPrim"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_masterID" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="8" MSB="0" NAME="PLB_masterID" RIGHT="1" SIGNAME="plb_v46_0_PLB_masterID" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_abort" DIR="I" MPD_INDEX="9" NAME="PLB_abort" SIGNAME="plb_v46_0_PLB_abort"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_busLock" DIR="I" MPD_INDEX="10" NAME="PLB_busLock" SIGNAME="plb_v46_0_PLB_busLock"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_RNW" DIR="I" MPD_INDEX="11" NAME="PLB_RNW" SIGNAME="plb_v46_0_PLB_RNW"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="12" MSB="0" NAME="PLB_BE" RIGHT="15" SIGNAME="plb_v46_0_PLB_BE" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="13" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_v46_0_PLB_MSize" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="14" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_v46_0_PLB_size" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="15" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_v46_0_PLB_type" VECFORMULA="[0:2]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_lockErr" DIR="I" MPD_INDEX="16" NAME="PLB_lockErr" SIGNAME="plb_v46_0_PLB_lockErr"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="17" MSB="0" NAME="PLB_wrDBus" RIGHT="127" SIGNAME="plb_v46_0_PLB_wrDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrBurst" DIR="I" MPD_INDEX="18" NAME="PLB_wrBurst" SIGNAME="plb_v46_0_PLB_wrBurst"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdBurst" DIR="I" MPD_INDEX="19" NAME="PLB_rdBurst" SIGNAME="plb_v46_0_PLB_rdBurst"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrPendReq" DIR="I" MPD_INDEX="20" NAME="PLB_wrPendReq" SIGNAME="plb_v46_0_PLB_wrPendReq"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdPendReq" DIR="I" MPD_INDEX="21" NAME="PLB_rdPendReq" SIGNAME="plb_v46_0_PLB_rdPendReq"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="22" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_v46_0_PLB_wrPendPri" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="23" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_v46_0_PLB_rdPendPri" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="24" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_v46_0_PLB_reqPri" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="25" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_v46_0_PLB_TAttribute" VECFORMULA="[0:15]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_addrAck" DIR="O" MPD_INDEX="26" NAME="Sl_addrAck" SIGNAME="plb_v46_0_Sl_addrAck"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="27" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_v46_0_Sl_SSize" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wait" DIR="O" MPD_INDEX="28" NAME="Sl_wait" SIGNAME="plb_v46_0_Sl_wait"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rearbitrate" DIR="O" MPD_INDEX="29" NAME="Sl_rearbitrate" SIGNAME="plb_v46_0_Sl_rearbitrate"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wrDAck" DIR="O" MPD_INDEX="30" NAME="Sl_wrDAck" SIGNAME="plb_v46_0_Sl_wrDAck"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wrComp" DIR="O" MPD_INDEX="31" NAME="Sl_wrComp" SIGNAME="plb_v46_0_Sl_wrComp"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wrBTerm" DIR="O" MPD_INDEX="32" NAME="Sl_wrBTerm" SIGNAME="plb_v46_0_Sl_wrBTerm"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="33" MSB="0" NAME="Sl_rdDBus" RIGHT="127" SIGNAME="plb_v46_0_Sl_rdDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="34" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_v46_0_Sl_rdWdAddr" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdDAck" DIR="O" MPD_INDEX="35" NAME="Sl_rdDAck" SIGNAME="plb_v46_0_Sl_rdDAck"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdComp" DIR="O" MPD_INDEX="36" NAME="Sl_rdComp" SIGNAME="plb_v46_0_Sl_rdComp"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdBTerm" DIR="O" MPD_INDEX="37" NAME="Sl_rdBTerm" SIGNAME="plb_v46_0_Sl_rdBTerm"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="38" MSB="0" NAME="Sl_MBusy" RIGHT="2" SIGNAME="plb_v46_0_Sl_MBusy" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="39" MSB="0" NAME="Sl_MWrErr" RIGHT="2" SIGNAME="plb_v46_0_Sl_MWrErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="40" MSB="0" NAME="Sl_MRdErr" RIGHT="2" SIGNAME="plb_v46_0_Sl_MRdErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="41" MSB="0" NAME="Sl_MIRQ" RIGHT="2" SIGNAME="plb_v46_0_Sl_MIRQ" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="42" NAME="IP2INTC_Irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT DIR="I" ENDIAN="BIG" IOS="gpio_0" LEFT="0" LSB="7" MPD_INDEX="43" MSB="0" NAME="GPIO_IO_I" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:(C_GPIO_WIDTH-1)]"/>
        <PORT DIR="O" ENDIAN="BIG" IOS="gpio_0" LEFT="0" LSB="7" MPD_INDEX="44" MSB="0" NAME="GPIO_IO_O" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:(C_GPIO_WIDTH-1)]"/>
        <PORT DIR="O" ENDIAN="BIG" IOS="gpio_0" LEFT="0" LSB="7" MPD_INDEX="45" MSB="0" NAME="GPIO_IO_T" RIGHT="7" SIGNAME="__NOC__" VECFORMULA="[0:(C_GPIO_WIDTH-1)]"/>
        <PORT DIR="I" ENDIAN="BIG" IOS="gpio_0" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="46" MSB="0" NAME="GPIO2_IO_I" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_GPIO2_WIDTH-1)]"/>
        <PORT DIR="O" ENDIAN="BIG" IOS="gpio_0" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="47" MSB="0" NAME="GPIO2_IO_O" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_GPIO2_WIDTH-1)]"/>
        <PORT DIR="O" ENDIAN="BIG" IOS="gpio_0" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="48" MSB="0" NAME="GPIO2_IO_T" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_GPIO2_WIDTH-1)]"/>
        <PORT DIR="IO" ENDIAN="BIG" IOS="gpio_0" IS_THREE_STATE="TRUE" IS_VALID="FALSE" LEFT="0" LSB="31" MPD_INDEX="50" MSB="0" NAME="GPIO2_IO" RIGHT="31" SIGNAME="__NOC__" TRI_I="GPIO2_IO_I" TRI_O="GPIO2_IO_O" TRI_T="GPIO2_IO_T" VECFORMULA="[0:(C_GPIO2_WIDTH-1)]">
          <DESCRIPTION>GPIO2 Data IO</DESCRIPTION>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb_v46_0" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="gpio_0" TYPE="XIL_GPIO_V1">
          <PORTMAPS>
            <PORTMAP DIR="IO" PHYSICAL="GPIO_IO"/>
            <PORTMAP DIR="I" PHYSICAL="GPIO_IO_I"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO_IO_O"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO_IO_T"/>
            <PORTMAP DIR="I" PHYSICAL="GPIO2_IO_I"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO2_IO_O"/>
            <PORTMAP DIR="O" PHYSICAL="GPIO2_IO_T"/>
            <PORTMAP DIR="IO" PHYSICAL="GPIO2_IO"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="2168848384" BASENAME="C_BASEADDR" BASEVALUE="0x81460000" HIGHDECIMAL="2168913919" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8146ffff" MEMTYPE="REGISTER" MINSIZE="0x200" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
      <RESOURCES>
        <RESOURCE PERCENT="0" TOTAL="44800" TYPE="Slice Registers" USED="128"/>
        <RESOURCE PERCENT="0" TOTAL="44800" TYPE="Slice LUTs" USED="66"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="LUT Flip Flop pairs used" USED="145"/>
        <RESOURCE PERCENT="33" TOTAL="145" TYPE="fully used LUT-FF pairs" USED="49"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="unique control sets" USED="21"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="531"/>
        <RESOURCE PERCENT="0" TOTAL="640" TYPE="bonded IOBs" USED="0"/>
      </RESOURCES>
      <TIMING FREQUNITS="MHz" MAXFREQ="312.402">
        <TIMECLK SIGNAME="SPLB_Clk"/>
      </TIMING>
    </MODULE>
    <MODULE HWVERSION="3.01.a" INSTANCE="SRAM" IPTYPE="PERIPHERAL" MHS_INDEX="9" MODCLASS="MEMORY_CNTLR" MODTYPE="xps_mch_emc">
      <DESCRIPTION TYPE="SHORT">XPS Multi-Channel External Memory Controller(SRAM/Flash)</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Xilinx Multi-CHannel (MCH) PLBV46 external memory controller</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_a/doc/xps_mch_emc.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex5">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="C_NUM_BANKS_MEM" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Number of Memory Banks </DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="C_NUM_CHANNELS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Number of MCH Channels </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="3" NAME="C_PRIORITY_MODE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Arbitration Mode Between PLB and MCH Interface </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="4" NAME="C_INCLUDE_PLB_IPIF" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Include PLB Slave Interface </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="5" NAME="C_INCLUDE_WRBUF" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Include Write Buffer</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="6" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="7" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="8" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="9" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="128">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="10" NAME="C_MCH_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>MCH and PLB Address Bus Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="11" NAME="C_SPLB_SMALLEST_MASTER" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Smallest Master Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="12" NAME="C_MCH_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Data Bus Width of MCH</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="13" NAME="C_MCH_SPLB_CLK_PERIOD_PS" TYPE="INTEGER" VALUE="10000">
          <DESCRIPTION>MCH and PLB Clock Period </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="15" MPD_INDEX="14" NAME="C_MEM0_BASEADDR" TYPE="std_logic_vector" VALUE="0x83d00000">
          <DESCRIPTION>Base Address of Bank 0 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="16" MPD_INDEX="15" NAME="C_MEM0_HIGHADDR" TYPE="std_logic_vector" VALUE="0x83dfffff">
          <DESCRIPTION>High Address of Bank 0 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" MPD_INDEX="16" NAME="C_MEM1_BASEADDR" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>Base Address of Bank 1 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" MPD_INDEX="17" NAME="C_MEM1_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>High Address of Bank 1 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" MPD_INDEX="18" NAME="C_MEM2_BASEADDR" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>Base Address of Bank 2 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" MPD_INDEX="19" NAME="C_MEM2_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>High Address of Bank 2 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" MPD_INDEX="20" NAME="C_MEM3_BASEADDR" TYPE="std_logic_vector" VALUE="0xffffffff">
          <DESCRIPTION>Base Address of Bank 3 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" MPD_INDEX="21" NAME="C_MEM3_HIGHADDR" TYPE="std_logic_vector" VALUE="0x00000000">
          <DESCRIPTION>High Address of Bank 3 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="22" NAME="C_PAGEMODE_FLASH_0" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Page mode flash enable of Bank 0 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="23" NAME="C_PAGEMODE_FLASH_1" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Page mode flash enable of Bank 1 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="24" NAME="C_PAGEMODE_FLASH_2" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Page mode flash enable of Bank 2 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="25" NAME="C_PAGEMODE_FLASH_3" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Page mode flash enable of Bank 3 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="26" NAME="C_INCLUDE_NEGEDGE_IOREGS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Use Falling Edge IO Register in Interface Signals </DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="27" NAME="C_MEM0_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Data Bus Width of Bank 0 </DESCRIPTION>
          <DESCRIPTION>Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="28" NAME="C_MEM1_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Data Bus Width of Bank 1 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="29" NAME="C_MEM2_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Data Bus Width of Bank 2 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="30" NAME="C_MEM3_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Data Bus Width of Bank 3 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="31" NAME="C_MAX_MEM_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Maximum Data Bus Width </DESCRIPTION>
          <DESCRIPTION>Maximum Data Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="32" NAME="C_INCLUDE_DATAWIDTH_MATCHING_0" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Execute Multiple Memory Accesses To Match Bank 0 Data Bus Width To PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="33" NAME="C_INCLUDE_DATAWIDTH_MATCHING_1" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION> Execute Multiple Memory Accesses To Match Bank 1 Data Bus Width To PLB Data Bus Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="34" NAME="C_INCLUDE_DATAWIDTH_MATCHING_2" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION> Execute Multiple Memory Accesses To Match Bank 2 Data Bus Width To PLB Data Bus Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="35" NAME="C_INCLUDE_DATAWIDTH_MATCHING_3" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION> Execute Multiple Memory Accesses To Match Bank 3 Data Bus Width To PLB Data Bus Width </DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="36" NAME="C_SYNCH_MEM_0" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Bank 0 is Synchronous </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="37" NAME="C_SYNCH_PIPEDELAY_0" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Pipeline Latency of Bank 0 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="38" NAME="C_TCEDV_PS_MEM_0" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>TCEDV of Bank 0 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="39" NAME="C_TAVDV_PS_MEM_0" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>TAVDV of Bank 0 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="40" NAME="C_TPACC_PS_FLASH_0" TYPE="INTEGER" VALUE="25000">
          <DESCRIPTION>TPACC of Bank 0 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="41" NAME="C_THZCE_PS_MEM_0" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>THZCE of Bank 0 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="42" NAME="C_THZOE_PS_MEM_0" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>THZOE of Bank 0 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="43" NAME="C_TWC_PS_MEM_0" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>TWC of Bank 0 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="44" NAME="C_TWP_PS_MEM_0" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>TWP of Bank 0 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="45" NAME="C_TLZWE_PS_MEM_0" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>TLZWE of Bank 0 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="46" NAME="C_SYNCH_MEM_1" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Bank 1 is Synchronous </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="47" NAME="C_SYNCH_PIPEDELAY_1" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Pipeline Latency of Bank 1 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="48" NAME="C_TCEDV_PS_MEM_1" TYPE="INTEGER" VALUE="15000">
          <DESCRIPTION>TCEDV of Bank 1 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="49" NAME="C_TAVDV_PS_MEM_1" TYPE="INTEGER" VALUE="15000">
          <DESCRIPTION>TAVDV of Bank 1 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="50" NAME="C_TPACC_PS_FLASH_1" TYPE="INTEGER" VALUE="25000">
          <DESCRIPTION>TPACC of Bank 1 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="51" NAME="C_THZCE_PS_MEM_1" TYPE="INTEGER" VALUE="7000">
          <DESCRIPTION>THZCE of Bank 1 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="52" NAME="C_THZOE_PS_MEM_1" TYPE="INTEGER" VALUE="7000">
          <DESCRIPTION>THZOE of Bank 1 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="53" NAME="C_TWC_PS_MEM_1" TYPE="INTEGER" VALUE="15000">
          <DESCRIPTION>TWC of Bank 1 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="54" NAME="C_TWP_PS_MEM_1" TYPE="INTEGER" VALUE="12000">
          <DESCRIPTION>TWP of Bank 1 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="55" NAME="C_TLZWE_PS_MEM_1" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>TLZWE of Bank 1 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="56" NAME="C_SYNCH_MEM_2" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Bank 2 is Synchronous </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="57" NAME="C_SYNCH_PIPEDELAY_2" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Pipeline Latency of Bank 2 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="58" NAME="C_TCEDV_PS_MEM_2" TYPE="INTEGER" VALUE="15000">
          <DESCRIPTION>TCEDV of Bank 2 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="59" NAME="C_TAVDV_PS_MEM_2" TYPE="INTEGER" VALUE="15000">
          <DESCRIPTION>TAVDV of Bank 2 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="60" NAME="C_TPACC_PS_FLASH_2" TYPE="INTEGER" VALUE="25000">
          <DESCRIPTION>TPACC of Bank 2 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="61" NAME="C_THZCE_PS_MEM_2" TYPE="INTEGER" VALUE="7000">
          <DESCRIPTION>THZCE of Bank 2 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="62" NAME="C_THZOE_PS_MEM_2" TYPE="INTEGER" VALUE="7000">
          <DESCRIPTION>THZOE of Bank 2 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="63" NAME="C_TWC_PS_MEM_2" TYPE="INTEGER" VALUE="15000">
          <DESCRIPTION>TWC of Bank 2 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="64" NAME="C_TWP_PS_MEM_2" TYPE="INTEGER" VALUE="12000">
          <DESCRIPTION>TWP of Bank 2 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="65" NAME="C_TLZWE_PS_MEM_2" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>TLZWE of Bank 2 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="66" NAME="C_SYNCH_MEM_3" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Bank 3 is Synchronous </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="67" NAME="C_SYNCH_PIPEDELAY_3" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Pipeline Latency of Bank 3 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="68" NAME="C_TCEDV_PS_MEM_3" TYPE="INTEGER" VALUE="15000">
          <DESCRIPTION>TCEDV of Bank 3 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="69" NAME="C_TAVDV_PS_MEM_3" TYPE="INTEGER" VALUE="15000">
          <DESCRIPTION>TAVDV of Bank 3 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="70" NAME="C_TPACC_PS_FLASH_3" TYPE="INTEGER" VALUE="25000">
          <DESCRIPTION>TPACC of Bank 3 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="71" NAME="C_THZCE_PS_MEM_3" TYPE="INTEGER" VALUE="7000">
          <DESCRIPTION>THZCE of Bank 3 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="72" NAME="C_THZOE_PS_MEM_3" TYPE="INTEGER" VALUE="7000">
          <DESCRIPTION>THZOE of Bank 3 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="73" NAME="C_TWC_PS_MEM_3" TYPE="INTEGER" VALUE="15000">
          <DESCRIPTION>TWC of Bank 3 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="74" NAME="C_TWP_PS_MEM_3" TYPE="INTEGER" VALUE="12000">
          <DESCRIPTION>TWP of Bank 3 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="75" NAME="C_TLZWE_PS_MEM_3" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>TLZWE of Bank 3 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="76" NAME="C_MCH0_PROTOCOL" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Interface Protocol of Ch 0 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="77" NAME="C_MCH0_ACCESSBUF_DEPTH" TYPE="INTEGER" VALUE="16">
          <DESCRIPTION>Depth of Access Buffer of Ch 0 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="78" NAME="C_MCH0_RDDATABUF_DEPTH" TYPE="INTEGER" VALUE="16">
          <DESCRIPTION>Depth of Read Data Buffer Depath of Ch 0 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="79" NAME="C_MCH1_PROTOCOL" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Interface Protocol of Ch 1 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="80" NAME="C_MCH1_ACCESSBUF_DEPTH" TYPE="INTEGER" VALUE="16">
          <DESCRIPTION>Depth of Access Buffer of Ch 1 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="81" NAME="C_MCH1_RDDATABUF_DEPTH" TYPE="INTEGER" VALUE="16">
          <DESCRIPTION>Depth of Read Data Buffer of Ch 1 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="82" NAME="C_MCH2_PROTOCOL" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Interface Protocol of Ch 2 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="83" NAME="C_MCH2_ACCESSBUF_DEPTH" TYPE="INTEGER" VALUE="16">
          <DESCRIPTION>Depth of Access Buffer of Ch 2 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="84" NAME="C_MCH2_RDDATABUF_DEPTH" TYPE="INTEGER" VALUE="16">
          <DESCRIPTION>Depth of Read Data Buffer of Ch 2 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="85" NAME="C_MCH3_PROTOCOL" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Interface Protocol of Ch 3 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="86" NAME="C_MCH3_ACCESSBUF_DEPTH" TYPE="INTEGER" VALUE="16">
          <DESCRIPTION>Depth of Access Buffer of Ch 3 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="87" NAME="C_MCH3_RDDATABUF_DEPTH" TYPE="INTEGER" VALUE="16">
          <DESCRIPTION>Depth of Read Data Buffer of Ch 3 </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="88" NAME="C_XCL0_LINESIZE" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Cacheline Size of Ch0</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="89" NAME="C_XCL0_WRITEXFER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Write Transfer Type of Ch0</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="90" NAME="C_XCL1_LINESIZE" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Cacheline Size of Ch1</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="91" NAME="C_XCL1_WRITEXFER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Write Transfer Type of Ch1</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="92" NAME="C_XCL2_LINESIZE" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Cacheline Size of Ch2</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="93" NAME="C_XCL2_WRITEXFER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Write Transfer Type of Ch2</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="94" NAME="C_XCL3_LINESIZE" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Cacheline Size of Ch3</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="95" NAME="C_XCL3_WRITEXFER" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Write Transfer Type of Ch3</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="1" NAME="RdClk" SIGIS="CLK" SIGNAME="clk_100_0000MHzPLL0_ADJUST"/>
        <PORT DIR="O" ENDIAN="BIG" IOS="emc_0" IS_INSTANTIATED="TRUE" LEFT="0" LSB="31" MHS_INDEX="1" MPD_INDEX="78" MSB="0" NAME="Mem_A" RIGHT="31" SIGNAME="0b0000000 &amp; fpga_0_SRAM_Mem_A_pin_vslice_7_30_concat &amp; 0b0" VECFORMULA="[0:(C_MCH_SPLB_AWIDTH-1)]">
          <SIGNALS>
            <SIGNAL NAME="0b0000000"/>
            <SIGNAL NAME="fpga_0_SRAM_Mem_A_pin_vslice_7_30_concat"/>
            <SIGNAL NAME="0b0"/>
          </SIGNALS>
          <DESCRIPTION>Memory Address Bus</DESCRIPTION>
        </PORT>
        <PORT DIR="O" IOS="emc_0" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="80" NAME="Mem_CEN" SIGNAME="fpga_0_SRAM_Mem_CEN_pin" VECFORMULA="[0:(C_NUM_BANKS_MEM-1)]">
          <DESCRIPTION>Memory Chip Enable Active Low</DESCRIPTION>
        </PORT>
        <PORT DIR="O" IOS="emc_0" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="81" NAME="Mem_OEN" SIGNAME="fpga_0_SRAM_Mem_OEN_pin" VECFORMULA="[0:(C_NUM_BANKS_MEM-1)]">
          <DESCRIPTION>Memory Output Enable</DESCRIPTION>
        </PORT>
        <PORT DIR="O" IOS="emc_0" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="82" NAME="Mem_WEN" SIGNAME="fpga_0_SRAM_Mem_WEN_pin">
          <DESCRIPTION>Memory Write Enable</DESCRIPTION>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" IOS="emc_0" IS_INSTANTIATED="TRUE" LEFT="0" LSB="3" MHS_INDEX="5" MPD_INDEX="84" MSB="0" NAME="Mem_BEN" RIGHT="3" SIGNAME="fpga_0_SRAM_Mem_BEN_pin" VECFORMULA="[0:((C_MAX_MEM_WIDTH/8)-1)]">
          <DESCRIPTION>Memory Byte Enable</DESCRIPTION>
        </PORT>
        <PORT DIR="O" IOS="emc_0" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="86" NAME="Mem_ADV_LDN" SIGNAME="fpga_0_SRAM_Mem_ADV_LDN_pin">
          <DESCRIPTION>Memory Advanced Burst Address/Load New Address</DESCRIPTION>
        </PORT>
        <PORT DIR="IO" ENDIAN="BIG" IOS="emc_0" IS_INSTANTIATED="TRUE" IS_THREE_STATE="TRUE" LEFT="0" LSB="31" MHS_INDEX="7" MPD_INDEX="90" MSB="0" NAME="Mem_DQ" RIGHT="31" SIGNAME="fpga_0_SRAM_Mem_DQ_pin" TRI_I="Mem_DQ_I" TRI_O="Mem_DQ_O" TRI_T="Mem_DQ_T" VECFORMULA="[0:(C_MAX_MEM_WIDTH-1)]">
          <DESCRIPTION>Memory Data Bus</DESCRIPTION>
        </PORT>
        <PORT BUS="SPLB" CLKFREQUENCY="100000000" DEF_SIGNAME="clk_100_0000MHzPLL0_ADJUST" DIR="I" MPD_INDEX="0" NAME="MCH_SPLB_Clk" SIGIS="CLK" SIGNAME="clk_100_0000MHzPLL0_ADJUST"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_SPLB_Rst" DIR="I" MPD_INDEX="2" NAME="MCH_SPLB_Rst" SIGIS="RST" SIGNAME="plb_v46_0_SPLB_Rst"/>
        <PORT BUS="MCH0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="3" NAME="MCH0_Access_Control" SIGNAME="__NOC__"/>
        <PORT BUS="MCH0" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="4" MSB="0" NAME="MCH0_Access_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_MCH_NATIVE_DWIDTH-1)]"/>
        <PORT BUS="MCH0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="5" NAME="MCH0_Access_Write" SIGNAME="__NOC__"/>
        <PORT BUS="MCH0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="6" NAME="MCH0_Access_Full" SIGNAME="__NOC__"/>
        <PORT BUS="MCH0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="7" NAME="MCH0_ReadData_Control" SIGNAME="__NOC__"/>
        <PORT BUS="MCH0" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="8" MSB="0" NAME="MCH0_ReadData_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_MCH_NATIVE_DWIDTH-1)]"/>
        <PORT BUS="MCH0" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="9" NAME="MCH0_ReadData_Read" SIGNAME="__NOC__"/>
        <PORT BUS="MCH0" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="10" NAME="MCH0_ReadData_Exists" SIGNAME="__NOC__"/>
        <PORT BUS="MCH1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="11" NAME="MCH1_Access_Control" SIGNAME="__NOC__"/>
        <PORT BUS="MCH1" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="12" MSB="0" NAME="MCH1_Access_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_MCH_NATIVE_DWIDTH-1)]"/>
        <PORT BUS="MCH1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="13" NAME="MCH1_Access_Write" SIGNAME="__NOC__"/>
        <PORT BUS="MCH1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="14" NAME="MCH1_Access_Full" SIGNAME="__NOC__"/>
        <PORT BUS="MCH1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="15" NAME="MCH1_ReadData_Control" SIGNAME="__NOC__"/>
        <PORT BUS="MCH1" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="16" MSB="0" NAME="MCH1_ReadData_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_MCH_NATIVE_DWIDTH-1)]"/>
        <PORT BUS="MCH1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="17" NAME="MCH1_ReadData_Read" SIGNAME="__NOC__"/>
        <PORT BUS="MCH1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="18" NAME="MCH1_ReadData_Exists" SIGNAME="__NOC__"/>
        <PORT BUS="MCH2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="19" NAME="MCH2_Access_Control" SIGNAME="__NOC__"/>
        <PORT BUS="MCH2" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="20" MSB="0" NAME="MCH2_Access_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_MCH_NATIVE_DWIDTH-1)]"/>
        <PORT BUS="MCH2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="21" NAME="MCH2_Access_Write" SIGNAME="__NOC__"/>
        <PORT BUS="MCH2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="22" NAME="MCH2_Access_Full" SIGNAME="__NOC__"/>
        <PORT BUS="MCH2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="23" NAME="MCH2_ReadData_Control" SIGNAME="__NOC__"/>
        <PORT BUS="MCH2" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="24" MSB="0" NAME="MCH2_ReadData_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_MCH_NATIVE_DWIDTH-1)]"/>
        <PORT BUS="MCH2" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="25" NAME="MCH2_ReadData_Read" SIGNAME="__NOC__"/>
        <PORT BUS="MCH2" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="26" NAME="MCH2_ReadData_Exists" SIGNAME="__NOC__"/>
        <PORT BUS="MCH3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="27" NAME="MCH3_Access_Control" SIGNAME="__NOC__"/>
        <PORT BUS="MCH3" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="28" MSB="0" NAME="MCH3_Access_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_MCH_NATIVE_DWIDTH-1)]"/>
        <PORT BUS="MCH3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="29" NAME="MCH3_Access_Write" SIGNAME="__NOC__"/>
        <PORT BUS="MCH3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="30" NAME="MCH3_Access_Full" SIGNAME="__NOC__"/>
        <PORT BUS="MCH3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="31" NAME="MCH3_ReadData_Control" SIGNAME="__NOC__"/>
        <PORT BUS="MCH3" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="32" MSB="0" NAME="MCH3_ReadData_Data" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_MCH_NATIVE_DWIDTH-1)]"/>
        <PORT BUS="MCH3" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="33" NAME="MCH3_ReadData_Read" SIGNAME="__NOC__"/>
        <PORT BUS="MCH3" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="34" NAME="MCH3_ReadData_Exists" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="35" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_v46_0_PLB_ABus" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="36" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_v46_0_PLB_UABus" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_PAValid" DIR="I" MPD_INDEX="37" NAME="PLB_PAValid" SIGNAME="plb_v46_0_PLB_PAValid"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_SAValid" DIR="I" MPD_INDEX="38" NAME="PLB_SAValid" SIGNAME="plb_v46_0_PLB_SAValid"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdPrim" DIR="I" MPD_INDEX="39" NAME="PLB_rdPrim" SIGNAME="plb_v46_0_PLB_rdPrim"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrPrim" DIR="I" MPD_INDEX="40" NAME="PLB_wrPrim" SIGNAME="plb_v46_0_PLB_wrPrim"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_masterID" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="41" MSB="0" NAME="PLB_masterID" RIGHT="1" SIGNAME="plb_v46_0_PLB_masterID" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_abort" DIR="I" MPD_INDEX="42" NAME="PLB_abort" SIGNAME="plb_v46_0_PLB_abort"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_busLock" DIR="I" MPD_INDEX="43" NAME="PLB_busLock" SIGNAME="plb_v46_0_PLB_busLock"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_RNW" DIR="I" MPD_INDEX="44" NAME="PLB_RNW" SIGNAME="plb_v46_0_PLB_RNW"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="45" MSB="0" NAME="PLB_BE" RIGHT="15" SIGNAME="plb_v46_0_PLB_BE" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="46" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_v46_0_PLB_MSize" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="47" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_v46_0_PLB_size" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="48" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_v46_0_PLB_type" VECFORMULA="[0:2]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_lockErr" DIR="I" MPD_INDEX="49" NAME="PLB_lockErr" SIGNAME="plb_v46_0_PLB_lockErr"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="50" MSB="0" NAME="PLB_wrDBus" RIGHT="127" SIGNAME="plb_v46_0_PLB_wrDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrBurst" DIR="I" MPD_INDEX="51" NAME="PLB_wrBurst" SIGNAME="plb_v46_0_PLB_wrBurst"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdBurst" DIR="I" MPD_INDEX="52" NAME="PLB_rdBurst" SIGNAME="plb_v46_0_PLB_rdBurst"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrPendReq" DIR="I" MPD_INDEX="53" NAME="PLB_wrPendReq" SIGNAME="plb_v46_0_PLB_wrPendReq"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdPendReq" DIR="I" MPD_INDEX="54" NAME="PLB_rdPendReq" SIGNAME="plb_v46_0_PLB_rdPendReq"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="55" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_v46_0_PLB_wrPendPri" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="56" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_v46_0_PLB_rdPendPri" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="57" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_v46_0_PLB_reqPri" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="58" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_v46_0_PLB_TAttribute" VECFORMULA="[0:15]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_addrAck" DIR="O" MPD_INDEX="59" NAME="Sl_addrAck" SIGNAME="plb_v46_0_Sl_addrAck"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="60" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_v46_0_Sl_SSize" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wait" DIR="O" MPD_INDEX="61" NAME="Sl_wait" SIGNAME="plb_v46_0_Sl_wait"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rearbitrate" DIR="O" MPD_INDEX="62" NAME="Sl_rearbitrate" SIGNAME="plb_v46_0_Sl_rearbitrate"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wrDAck" DIR="O" MPD_INDEX="63" NAME="Sl_wrDAck" SIGNAME="plb_v46_0_Sl_wrDAck"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wrComp" DIR="O" MPD_INDEX="64" NAME="Sl_wrComp" SIGNAME="plb_v46_0_Sl_wrComp"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wrBTerm" DIR="O" MPD_INDEX="65" NAME="Sl_wrBTerm" SIGNAME="plb_v46_0_Sl_wrBTerm"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="66" MSB="0" NAME="Sl_rdDBus" RIGHT="127" SIGNAME="plb_v46_0_Sl_rdDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="67" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_v46_0_Sl_rdWdAddr" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdDAck" DIR="O" MPD_INDEX="68" NAME="Sl_rdDAck" SIGNAME="plb_v46_0_Sl_rdDAck"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdComp" DIR="O" MPD_INDEX="69" NAME="Sl_rdComp" SIGNAME="plb_v46_0_Sl_rdComp"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdBTerm" DIR="O" MPD_INDEX="70" NAME="Sl_rdBTerm" SIGNAME="plb_v46_0_Sl_rdBTerm"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="71" MSB="0" NAME="Sl_MBusy" RIGHT="2" SIGNAME="plb_v46_0_Sl_MBusy" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="72" MSB="0" NAME="Sl_MWrErr" RIGHT="2" SIGNAME="plb_v46_0_Sl_MWrErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="73" MSB="0" NAME="Sl_MRdErr" RIGHT="2" SIGNAME="plb_v46_0_Sl_MRdErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="74" MSB="0" NAME="Sl_MIRQ" RIGHT="2" SIGNAME="plb_v46_0_Sl_MIRQ" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT DIR="I" ENDIAN="BIG" IOS="emc_0" LEFT="0" LSB="31" MPD_INDEX="75" MSB="0" NAME="Mem_DQ_I" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_MAX_MEM_WIDTH-1)]"/>
        <PORT DIR="O" ENDIAN="BIG" IOS="emc_0" LEFT="0" LSB="31" MPD_INDEX="76" MSB="0" NAME="Mem_DQ_O" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_MAX_MEM_WIDTH-1)]"/>
        <PORT DIR="O" ENDIAN="BIG" IOS="emc_0" LEFT="0" LSB="31" MPD_INDEX="77" MSB="0" NAME="Mem_DQ_T" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:(C_MAX_MEM_WIDTH-1)]"/>
        <PORT DIR="O" IOS="emc_0" MPD_INDEX="79" NAME="Mem_RPN" SIGNAME="__NOC__">
          <DESCRIPTION>Memory Reset/Power Down</DESCRIPTION>
        </PORT>
        <PORT DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="83" MSB="0" NAME="Mem_QWEN" RIGHT="3" SIGNAME="__NOC__" VECFORMULA="[0:((C_MAX_MEM_WIDTH/8)-1)]">
          <DESCRIPTION>Memory Qualified Write Enable</DESCRIPTION>
        </PORT>
        <PORT DIR="O" IOS="emc_0" MPD_INDEX="85" NAME="Mem_CE" SIGNAME="__NOC__" VECFORMULA="[0:(C_NUM_BANKS_MEM-1)]">
          <DESCRIPTION>Memory Chip Enable Active High</DESCRIPTION>
        </PORT>
        <PORT DIR="O" MPD_INDEX="87" NAME="Mem_LBON" SIGNAME="__NOC__">
          <DESCRIPTION>Memory Linear/Interleaved Burst Order</DESCRIPTION>
        </PORT>
        <PORT DIR="O" IOS="emc_0" MPD_INDEX="88" NAME="Mem_CKEN" SIGNAME="__NOC__">
          <DESCRIPTION>Memory Clock Enable</DESCRIPTION>
        </PORT>
        <PORT DIR="O" MPD_INDEX="89" NAME="Mem_RNW" SIGNAME="__NOC__">
          <DESCRIPTION>Memory Read Not Write</DESCRIPTION>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb_v46_0" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="MCH_SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="MCH_SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MEMORY_CHANNEL" IS_VALID="FALSE" MPD_INDEX="1" NAME="MCH0" PROTOCOL="0" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="MCH0_Access_Control"/>
            <PORTMAP DIR="I" PHYSICAL="MCH0_Access_Data"/>
            <PORTMAP DIR="I" PHYSICAL="MCH0_Access_Write"/>
            <PORTMAP DIR="O" PHYSICAL="MCH0_Access_Full"/>
            <PORTMAP DIR="O" PHYSICAL="MCH0_ReadData_Control"/>
            <PORTMAP DIR="O" PHYSICAL="MCH0_ReadData_Data"/>
            <PORTMAP DIR="I" PHYSICAL="MCH0_ReadData_Read"/>
            <PORTMAP DIR="O" PHYSICAL="MCH0_ReadData_Exists"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MEMORY_CHANNEL" IS_VALID="FALSE" MPD_INDEX="2" NAME="MCH1" PROTOCOL="0" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="MCH1_Access_Control"/>
            <PORTMAP DIR="I" PHYSICAL="MCH1_Access_Data"/>
            <PORTMAP DIR="I" PHYSICAL="MCH1_Access_Write"/>
            <PORTMAP DIR="O" PHYSICAL="MCH1_Access_Full"/>
            <PORTMAP DIR="O" PHYSICAL="MCH1_ReadData_Control"/>
            <PORTMAP DIR="O" PHYSICAL="MCH1_ReadData_Data"/>
            <PORTMAP DIR="I" PHYSICAL="MCH1_ReadData_Read"/>
            <PORTMAP DIR="O" PHYSICAL="MCH1_ReadData_Exists"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MEMORY_CHANNEL" IS_VALID="FALSE" MPD_INDEX="3" NAME="MCH2" PROTOCOL="0" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="MCH2_Access_Control"/>
            <PORTMAP DIR="I" PHYSICAL="MCH2_Access_Data"/>
            <PORTMAP DIR="I" PHYSICAL="MCH2_Access_Write"/>
            <PORTMAP DIR="O" PHYSICAL="MCH2_Access_Full"/>
            <PORTMAP DIR="O" PHYSICAL="MCH2_ReadData_Control"/>
            <PORTMAP DIR="O" PHYSICAL="MCH2_ReadData_Data"/>
            <PORTMAP DIR="I" PHYSICAL="MCH2_ReadData_Read"/>
            <PORTMAP DIR="O" PHYSICAL="MCH2_ReadData_Exists"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_MEMORY_CHANNEL" IS_VALID="FALSE" MPD_INDEX="4" NAME="MCH3" PROTOCOL="0" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="MCH3_Access_Control"/>
            <PORTMAP DIR="I" PHYSICAL="MCH3_Access_Data"/>
            <PORTMAP DIR="I" PHYSICAL="MCH3_Access_Write"/>
            <PORTMAP DIR="O" PHYSICAL="MCH3_Access_Full"/>
            <PORTMAP DIR="O" PHYSICAL="MCH3_ReadData_Control"/>
            <PORTMAP DIR="O" PHYSICAL="MCH3_ReadData_Data"/>
            <PORTMAP DIR="I" PHYSICAL="MCH3_ReadData_Read"/>
            <PORTMAP DIR="O" PHYSICAL="MCH3_ReadData_Exists"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="emc_0" TYPE="XIL_EMC_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="Mem_A"/>
            <PORTMAP DIR="O" PHYSICAL="Mem_CEN"/>
            <PORTMAP DIR="O" PHYSICAL="Mem_OEN"/>
            <PORTMAP DIR="O" PHYSICAL="Mem_WEN"/>
            <PORTMAP DIR="O" PHYSICAL="Mem_BEN"/>
            <PORTMAP DIR="O" PHYSICAL="Mem_ADV_LDN"/>
            <PORTMAP DIR="IO" PHYSICAL="Mem_DQ"/>
            <PORTMAP DIR="I" PHYSICAL="Mem_DQ_I"/>
            <PORTMAP DIR="O" PHYSICAL="Mem_DQ_O"/>
            <PORTMAP DIR="O" PHYSICAL="Mem_DQ_T"/>
            <PORTMAP DIR="O" PHYSICAL="Mem_RPN"/>
            <PORTMAP DIR="O" PHYSICAL="Mem_CE"/>
            <PORTMAP DIR="O" PHYSICAL="Mem_CKEN"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="2211446784" BASENAME="C_MEM0_BASEADDR" BASEVALUE="0x83d00000" HIGHDECIMAL="2212495359" HIGHNAME="C_MEM0_HIGHADDR" HIGHVALUE="0x83dfffff" IS_CACHEABLE="TRUE" MEMTYPE="MEMORY" SIZE="1048576" SIZEABRV="1M">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
            <SLAVE BUSINTERFACE="MCH0"/>
            <SLAVE BUSINTERFACE="MCH1"/>
            <SLAVE BUSINTERFACE="MCH2"/>
            <SLAVE BUSINTERFACE="MCH3"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_MEM1_BASEADDR" BASEVALUE="0xffffffff" HIGHDECIMAL="0" HIGHNAME="C_MEM1_HIGHADDR" HIGHVALUE="0x00000000" IS_CACHEABLE="TRUE" IS_VALID="FALSE" MEMTYPE="MEMORY" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
            <SLAVE BUSINTERFACE="MCH0"/>
            <SLAVE BUSINTERFACE="MCH1"/>
            <SLAVE BUSINTERFACE="MCH2"/>
            <SLAVE BUSINTERFACE="MCH3"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_MEM2_BASEADDR" BASEVALUE="0xffffffff" HIGHDECIMAL="0" HIGHNAME="C_MEM2_HIGHADDR" HIGHVALUE="0x00000000" IS_CACHEABLE="TRUE" IS_VALID="FALSE" MEMTYPE="MEMORY" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
            <SLAVE BUSINTERFACE="MCH0"/>
            <SLAVE BUSINTERFACE="MCH1"/>
            <SLAVE BUSINTERFACE="MCH2"/>
            <SLAVE BUSINTERFACE="MCH3"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="4294967295" BASENAME="C_MEM3_BASEADDR" BASEVALUE="0xffffffff" HIGHDECIMAL="0" HIGHNAME="C_MEM3_HIGHADDR" HIGHVALUE="0x00000000" IS_CACHEABLE="TRUE" IS_VALID="FALSE" MEMTYPE="MEMORY" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
            <SLAVE BUSINTERFACE="MCH0"/>
            <SLAVE BUSINTERFACE="MCH1"/>
            <SLAVE BUSINTERFACE="MCH2"/>
            <SLAVE BUSINTERFACE="MCH3"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
      <RESOURCES>
        <RESOURCE PERCENT="1" TOTAL="44800" TYPE="Slice Registers" USED="548"/>
        <RESOURCE PERCENT="0" TOTAL="44800" TYPE="Slice LUTs" USED="319"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="LUT Flip Flop pairs used" USED="666"/>
        <RESOURCE PERCENT="30" TOTAL="666" TYPE="fully used LUT-FF pairs" USED="201"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="unique control sets" USED="51"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="836"/>
        <RESOURCE PERCENT="0" TOTAL="640" TYPE="bonded IOBs" USED="0"/>
      </RESOURCES>
      <TIMING FREQUNITS="MHz" MAXFREQ="208.247">
        <TIMECLK SIGNAME="MCH_SPLB_Clk"/>
        <TIMECLK SIGNAME="RdClk"/>
      </TIMING>
    </MODULE>
    <MODULE HWVERSION="3.00.c" INSTANCE="DDR2_SDRAM" IPTYPE="PERIPHERAL" MHS_INDEX="10" MODCLASS="MEMORY_CNTLR" MODTYPE="ppc440mc_ddr2">
      <DESCRIPTION TYPE="SHORT">PowerPC 440 DDR2 Memory Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">A wrapper to instantiate the PowerPC 440 DDR2 Memory Controller</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_c/doc/ppc440mc_ddr2.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="C_DDR_BAWIDTH" TYPE="integer" VALUE="2">
          <DESCRIPTION>Bank Address Width of DDR Memory </DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="1" NAME="C_NUM_CLK_PAIRS" TYPE="integer" VALUE="2">
          <DESCRIPTION>Number of Generated DDR Clock Pairs.</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="2" NAME="C_DDR_DWIDTH" TYPE="integer" VALUE="64">
          <DESCRIPTION>Data Bus Width of DDR </DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="3" NAME="C_DDR_CAWIDTH" TYPE="integer" VALUE="10">
          <DESCRIPTION>Column Address Width of DDR Memory </DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="4" NAME="C_NUM_RANKS_MEM" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of DDR2 Memory Ranks</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="5" NAME="C_CS_BITS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Number of Chip Select in DDR2 Memory Rank (a.k.a log2C_NUM_RANKS_MEM)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="6" NAME="C_DDR_DM_WIDTH" TYPE="integer" VALUE="8">
          <DESCRIPTION>DDR2 Data Mask Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="7" NAME="C_DQ_BITS" TYPE="integer" VALUE="6">
          <DESCRIPTION>C_DQ_BITS</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="8" NAME="C_DDR2_ODT_WIDTH" TYPE="integer" VALUE="2">
          <DESCRIPTION>DDR2 On Die Termination Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="9" NAME="C_DDR2_ADDT_LAT" TYPE="integer" VALUE="0">
          <DESCRIPTION>Additive Latency of DDR2 Memory </DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="10" NAME="C_INCLUDE_ECC_SUPPORT" TYPE="integer" VALUE="0">
          <DESCRIPTION>Support ECC Logic </DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="11" NAME="C_DDR2_ODT_SETTING" TYPE="integer" VALUE="1">
          <DESCRIPTION>Setting for On Die Termination</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="12" NAME="C_DQS_BITS" TYPE="integer" VALUE="3">
          <DESCRIPTION>DQS Bit Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="14" MPD_INDEX="13" NAME="C_DDR_DQS_WIDTH" TYPE="integer" VALUE="8">
          <DESCRIPTION>DDR2 Strobe Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="15" MPD_INDEX="14" NAME="C_DDR_RAWIDTH" TYPE="integer" VALUE="13">
          <DESCRIPTION>Row Address Width of DDR Memory </DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="16" MPD_INDEX="15" NAME="C_DDR_BURST_LENGTH" TYPE="integer" VALUE="4">
          <DESCRIPTION>Burst Length of DDR Memory</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="17" MPD_INDEX="16" NAME="C_DDR_CAS_LAT" TYPE="integer" VALUE="4">
          <DESCRIPTION>CAS Latency of DDR Memory </DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="18" MPD_INDEX="17" NAME="C_REG_DIMM" TYPE="integer" VALUE="0">
          <DESCRIPTION>Include Support for Registered DIMMs.</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="19" MPD_INDEX="18" NAME="C_MIB_MC_CLOCK_RATIO" TYPE="integer" VALUE="1">
          <DESCRIPTION>Clock Ratio between CPMINTERCONNECTCLK to DDR2 Clock</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="MEMORY" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="31" MPD_INDEX="19" NAME="C_MEM_BASEADDR" VALUE="0x00000000">
          <DESCRIPTION>Memory Base Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="MEMORY" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="32" MPD_INDEX="20" NAME="C_MEM_HIGHADDR" VALUE="0x0fffffff">
          <DESCRIPTION>Memory High Address </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="21" NAME="C_REDUCE_DRV" TYPE="integer" VALUE="0">
          <DESCRIPTION>Reduce drive strength of DDR I/O (=1 yes) </DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="20" MPD_INDEX="22" NAME="C_DDR_TREFI" TYPE="integer" VALUE="3900">
          <DESCRIPTION>TREFI of DDR </DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="21" MPD_INDEX="23" NAME="C_DDR_TRAS" TYPE="integer" VALUE="40000">
          <DESCRIPTION>TRAS of DDR </DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="22" MPD_INDEX="24" NAME="C_DDR_TRCD" TYPE="integer" VALUE="15000">
          <DESCRIPTION>TRCD of DDR </DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="23" MPD_INDEX="25" NAME="C_DDR_TRFC" TYPE="integer" VALUE="75000">
          <DESCRIPTION>TRFC of DDR </DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="24" MPD_INDEX="26" NAME="C_DDR_TRP" TYPE="integer" VALUE="15000">
          <DESCRIPTION>TRP of DDR </DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="25" MPD_INDEX="27" NAME="C_DDR_TRTP" TYPE="integer" VALUE="7500">
          <DESCRIPTION>TRTP of DDR </DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="26" MPD_INDEX="28" NAME="C_DDR_TWR" TYPE="integer" VALUE="15000">
          <DESCRIPTION>TWR of DDR </DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="27" MPD_INDEX="29" NAME="C_DDR_TWTR" TYPE="integer" VALUE="7500">
          <DESCRIPTION>TWTR of DDR </DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="30" NAME="C_MC_MIBCLK_PERIOD_PS" TYPE="integer" VALUE="5000">
          <DESCRIPTION>Clock Period(ps) of MIB Clock</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="28" MPD_INDEX="31" NAME="C_IDEL_HIGH_PERF" TYPE="string" VALUE="TRUE">
          <DESCRIPTION>IDELAY High Performance Mode</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="32" NAME="C_SIM_ONLY" TYPE="integer" VALUE="0">
          <DESCRIPTION>SKip 200us Power-up Time for Simulation</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="29" MPD_INDEX="33" NAME="C_NUM_IDELAYCTRL" TYPE="integer" VALUE="3">
          <DESCRIPTION>Number of IDELAYCTRL Primitives (V4 only) that are explicitly instantiated</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="34" NAME="C_IODELAY_GRP" TYPE="STRING" VALUE="DDR2_SDRAM">
          <DESCRIPTION>IODELAY_GROUP constraint </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="35" NAME="C_READ_DATA_PIPELINE" TYPE="integer" VALUE="0">
          <DESCRIPTION>Read Data Pipeline</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="36" NAME="C_FPGA_SPEED_GRADE" TYPE="integer" VALUE="1">
          <DESCRIPTION>FPGA device speed grade </DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="mc_mibclk" SIGIS="CLK" SIGNAME="clk_200_0000MHzPLL0_ADJUST"/>
        <PORT CLKFREQUENCY="200000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="mi_mcclk90" SIGIS="CLK" SIGNAME="clk_200_0000MHz90PLL0_ADJUST"/>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="mi_mcreset" SIGIS="RST" SIGNAME="sys_bus_reset"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="3" NAME="mi_mcclkdiv2" SIGIS="CLK" SIGNAME="clk_100_0000MHzPLL0_ADJUST"/>
        <PORT CLKFREQUENCY="200000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="4" NAME="mi_mcclk_200" SIGIS="CLK" SIGNAME="clk_200_0000MHzPLL0_ADJUST"/>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="memory_0" IS_INSTANTIATED="TRUE" IS_THREE_STATE="FALSE" LEFT="63" LSB="0" MHS_INDEX="5" MPD_INDEX="19" MSB="63" NAME="DDR2_DQ" RIGHT="0" SIGNAME="fpga_0_DDR2_SDRAM_DDR2_DQ_pin" VECFORMULA="[(C_DDR_DWIDTH-1):0]"/>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="memory_0" IS_INSTANTIATED="TRUE" IS_THREE_STATE="FALSE" LEFT="7" LSB="0" MHS_INDEX="6" MPD_INDEX="20" MSB="7" NAME="DDR2_DQS" RIGHT="0" SIGNAME="fpga_0_DDR2_SDRAM_DDR2_DQS_pin" VECFORMULA="[(C_DDR_DQS_WIDTH-1):0]"/>
        <PORT DIR="IO" ENDIAN="LITTLE" IOS="memory_0" IS_INSTANTIATED="TRUE" IS_THREE_STATE="FALSE" LEFT="7" LSB="0" MHS_INDEX="7" MPD_INDEX="21" MSB="7" NAME="DDR2_DQS_N" RIGHT="0" SIGNAME="fpga_0_DDR2_SDRAM_DDR2_DQS_N_pin" VECFORMULA="[(C_DDR_DQS_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="memory_0" IS_INSTANTIATED="TRUE" LEFT="12" LSB="0" MHS_INDEX="8" MPD_INDEX="22" MSB="12" NAME="DDR2_A" RIGHT="0" SIGNAME="fpga_0_DDR2_SDRAM_DDR2_A_pin" VECFORMULA="[(C_DDR_RAWIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="memory_0" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="9" MPD_INDEX="23" MSB="1" NAME="DDR2_BA" RIGHT="0" SIGNAME="fpga_0_DDR2_SDRAM_DDR2_BA_pin" VECFORMULA="[(C_DDR_BAWIDTH-1):0]"/>
        <PORT DIR="O" IOS="memory_0" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="24" NAME="DDR2_RAS_N" SIGNAME="fpga_0_DDR2_SDRAM_DDR2_RAS_N_pin"/>
        <PORT DIR="O" IOS="memory_0" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="25" NAME="DDR2_CAS_N" SIGNAME="fpga_0_DDR2_SDRAM_DDR2_CAS_N_pin"/>
        <PORT DIR="O" IOS="memory_0" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="26" NAME="DDR2_WE_N" SIGNAME="fpga_0_DDR2_SDRAM_DDR2_WE_N_pin"/>
        <PORT DIR="O" IOS="memory_0" IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="27" NAME="DDR2_CS_N" SIGNAME="fpga_0_DDR2_SDRAM_DDR2_CS_N_pin" VECFORMULA="[(C_NUM_RANKS_MEM-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="memory_0" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="14" MPD_INDEX="28" MSB="1" NAME="DDR2_ODT" RIGHT="0" SIGNAME="fpga_0_DDR2_SDRAM_DDR2_ODT_pin" VECFORMULA="[(C_DDR2_ODT_WIDTH-1):0]"/>
        <PORT DIR="O" IOS="memory_0" IS_INSTANTIATED="TRUE" MHS_INDEX="15" MPD_INDEX="29" NAME="DDR2_CKE" SIGNAME="fpga_0_DDR2_SDRAM_DDR2_CKE_pin" VECFORMULA="[(C_NUM_RANKS_MEM-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="memory_0" IS_INSTANTIATED="TRUE" LEFT="7" LSB="0" MHS_INDEX="16" MPD_INDEX="30" MSB="7" NAME="DDR2_DM" RIGHT="0" SIGNAME="fpga_0_DDR2_SDRAM_DDR2_DM_pin" VECFORMULA="[(C_DDR_DM_WIDTH-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="memory_0" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="17" MPD_INDEX="31" MSB="1" NAME="DDR2_CK" RIGHT="0" SIGNAME="fpga_0_DDR2_SDRAM_DDR2_CK_pin" VECFORMULA="[(C_NUM_CLK_PAIRS-1):0]"/>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="memory_0" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="18" MPD_INDEX="32" MSB="1" NAME="DDR2_CK_N" RIGHT="0" SIGNAME="fpga_0_DDR2_SDRAM_DDR2_CK_N_pin" VECFORMULA="[(C_NUM_CLK_PAIRS-1):0]"/>
        <PORT BUS="PPC440MC" DEF_SIGNAME="ppc440_0_PPC440MC_mimcaddressvalid" DIR="I" MPD_INDEX="5" NAME="mi_mcaddressvalid" SIGNAME="ppc440_0_PPC440MC_mimcaddressvalid"/>
        <PORT BUS="PPC440MC" DEF_SIGNAME="ppc440_0_PPC440MC_mimcaddress" DIR="I" ENDIAN="BIG" LEFT="0" LSB="35" MPD_INDEX="6" MSB="0" NAME="mi_mcaddress" RIGHT="35" SIGNAME="ppc440_0_PPC440MC_mimcaddress" VECFORMULA="[0:35]"/>
        <PORT BUS="PPC440MC" DEF_SIGNAME="ppc440_0_PPC440MC_mimcbankconflict" DIR="I" MPD_INDEX="7" NAME="mi_mcbankconflict" SIGNAME="ppc440_0_PPC440MC_mimcbankconflict"/>
        <PORT BUS="PPC440MC" DEF_SIGNAME="ppc440_0_PPC440MC_mimcrowconflict" DIR="I" MPD_INDEX="8" NAME="mi_mcrowconflict" SIGNAME="ppc440_0_PPC440MC_mimcrowconflict"/>
        <PORT BUS="PPC440MC" DEF_SIGNAME="ppc440_0_PPC440MC_mimcbyteenable" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="9" MSB="0" NAME="mi_mcbyteenable" RIGHT="15" SIGNAME="ppc440_0_PPC440MC_mimcbyteenable" VECFORMULA="[0:15]"/>
        <PORT BUS="PPC440MC" DEF_SIGNAME="ppc440_0_PPC440MC_mimcwritedata" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="10" MSB="0" NAME="mi_mcwritedata" RIGHT="127" SIGNAME="ppc440_0_PPC440MC_mimcwritedata" VECFORMULA="[0:127]"/>
        <PORT BUS="PPC440MC" DEF_SIGNAME="ppc440_0_PPC440MC_mimcreadnotwrite" DIR="I" MPD_INDEX="11" NAME="mi_mcreadnotwrite" SIGNAME="ppc440_0_PPC440MC_mimcreadnotwrite"/>
        <PORT BUS="PPC440MC" DEF_SIGNAME="ppc440_0_PPC440MC_mimcwritedatavalid" DIR="I" MPD_INDEX="12" NAME="mi_mcwritedatavalid" SIGNAME="ppc440_0_PPC440MC_mimcwritedatavalid"/>
        <PORT BUS="PPC440MC" DEF_SIGNAME="ppc440_0_PPC440MC_mcmiaddrreadytoaccept" DIR="O" MPD_INDEX="13" NAME="mc_miaddrreadytoaccept" SIGNAME="ppc440_0_PPC440MC_mcmiaddrreadytoaccept"/>
        <PORT BUS="PPC440MC" DEF_SIGNAME="ppc440_0_PPC440MC_mcmireaddata" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="14" MSB="0" NAME="mc_mireaddata" RIGHT="127" SIGNAME="ppc440_0_PPC440MC_mcmireaddata" VECFORMULA="[0:127]"/>
        <PORT BUS="PPC440MC" DEF_SIGNAME="ppc440_0_PPC440MC_mcmireaddataerr" DIR="O" MPD_INDEX="15" NAME="mc_mireaddataerr" SIGNAME="ppc440_0_PPC440MC_mcmireaddataerr"/>
        <PORT BUS="PPC440MC" DEF_SIGNAME="ppc440_0_PPC440MC_mcmireaddatavalid" DIR="O" MPD_INDEX="16" NAME="mc_mireaddatavalid" SIGNAME="ppc440_0_PPC440MC_mcmireaddatavalid"/>
        <PORT DIR="I" IOS="memory_0" MPD_INDEX="17" NAME="idelay_ctrl_rdy_i" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="memory_0" MPD_INDEX="18" NAME="idelay_ctrl_rdy" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ppc440_0_PPC440MC" BUSSTD="XIL" BUSSTD_PSF="XIL_PPC440MC" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="PPC440MC" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="mi_mcaddressvalid"/>
            <PORTMAP DIR="I" PHYSICAL="mi_mcaddress"/>
            <PORTMAP DIR="I" PHYSICAL="mi_mcbankconflict"/>
            <PORTMAP DIR="I" PHYSICAL="mi_mcrowconflict"/>
            <PORTMAP DIR="I" PHYSICAL="mi_mcbyteenable"/>
            <PORTMAP DIR="I" PHYSICAL="mi_mcwritedata"/>
            <PORTMAP DIR="I" PHYSICAL="mi_mcreadnotwrite"/>
            <PORTMAP DIR="I" PHYSICAL="mi_mcwritedatavalid"/>
            <PORTMAP DIR="O" PHYSICAL="mc_miaddrreadytoaccept"/>
            <PORTMAP DIR="O" PHYSICAL="mc_mireaddata"/>
            <PORTMAP DIR="O" PHYSICAL="mc_mireaddataerr"/>
            <PORTMAP DIR="O" PHYSICAL="mc_mireaddatavalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="memory_0" TYPE="XIL_MEMORY_V1">
          <PORTMAPS>
            <PORTMAP DIR="IO" PHYSICAL="DDR2_DQ"/>
            <PORTMAP DIR="IO" PHYSICAL="DDR2_DQS"/>
            <PORTMAP DIR="IO" PHYSICAL="DDR2_DQS_N"/>
            <PORTMAP DIR="O" PHYSICAL="DDR2_A"/>
            <PORTMAP DIR="O" PHYSICAL="DDR2_BA"/>
            <PORTMAP DIR="O" PHYSICAL="DDR2_RAS_N"/>
            <PORTMAP DIR="O" PHYSICAL="DDR2_CAS_N"/>
            <PORTMAP DIR="O" PHYSICAL="DDR2_WE_N"/>
            <PORTMAP DIR="O" PHYSICAL="DDR2_CS_N"/>
            <PORTMAP DIR="O" PHYSICAL="DDR2_ODT"/>
            <PORTMAP DIR="O" PHYSICAL="DDR2_CKE"/>
            <PORTMAP DIR="O" PHYSICAL="DDR2_DM"/>
            <PORTMAP DIR="O" PHYSICAL="DDR2_CK"/>
            <PORTMAP DIR="O" PHYSICAL="DDR2_CK_N"/>
            <PORTMAP DIR="I" PHYSICAL="idelay_ctrl_rdy_i"/>
            <PORTMAP DIR="O" PHYSICAL="idelay_ctrl_rdy"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="0" BASENAME="C_MEM_BASEADDR" BASEVALUE="0x00000000" HIGHDECIMAL="268435455" HIGHNAME="C_MEM_HIGHADDR" HIGHVALUE="0x0fffffff" IS_CACHEABLE="TRUE" MEMTYPE="MEMORY" SIZE="268435456" SIZEABRV="256M">
          <SLAVES>
            <SLAVE BUSINTERFACE="PPC440MC"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
      <RESOURCES>
        <RESOURCE PERCENT="5" TOTAL="44800" TYPE="Slice Registers" USED="2355"/>
        <RESOURCE PERCENT="3" TOTAL="44800" TYPE="Slice LUTs" USED="1767"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="LUT Flip Flop pairs used" USED="2975"/>
        <RESOURCE PERCENT="38" TOTAL="2975" TYPE="fully used LUT-FF pairs" USED="1147"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="unique control sets" USED="281"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="437"/>
        <RESOURCE PERCENT="14" TOTAL="640" TYPE="bonded IOBs" USED="92"/>
        <RESOURCE PERCENT="1" TOTAL="148" TYPE="Block RAM/FIFO" USED="2"/>
      </RESOURCES>
      <TIMING FREQUNITS="MHz" MAXFREQ="266.099"/>
    </MODULE>
    <MODULE HWVERSION="1.02.a" INSTANCE="xps_timer_0" IPTYPE="PERIPHERAL" MHS_INDEX="11" MODCLASS="PERIPHERAL" MODTYPE="xps_timer">
      <DESCRIPTION TYPE="SHORT">XPS Timer/Counter</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Timer counter with PLBV46 interface</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/doc/xps_timer.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex5">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="C_COUNT_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>The Width of Counter in Timer</DESCRIPTION>
          <DESCRIPTION>Count Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="C_ONE_TIMER_ONLY" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Only One Timer is present</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="3" NAME="C_TRIG0_ASSERT" TYPE="std_logic" VALUE="1">
          <DESCRIPTION>TRIG0 Active Level</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="4" NAME="C_TRIG1_ASSERT" TYPE="std_logic" VALUE="1">
          <DESCRIPTION>TRIG1 Active Level</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="5" NAME="C_GEN0_ASSERT" TYPE="std_logic" VALUE="1">
          <DESCRIPTION>GEN0 Active Level</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="6" NAME="C_GEN1_ASSERT" TYPE="std_logic" VALUE="1">
          <DESCRIPTION>GEN1 Active Level</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="7" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x83c00000">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="8" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x83c0ffff">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="9" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="10" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="128">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="11" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="12" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="13" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="14" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave is Capable of Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="15" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Native Data Bus Width of PLB Slave</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="5" NAME="Interrupt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="xps_timer_0_Interrupt"/>
        <PORT DIR="I" MPD_INDEX="0" NAME="CaptureTrig0" SIGNAME="__NOC__">
          <DESCRIPTION>Capture Trig 0</DESCRIPTION>
        </PORT>
        <PORT DIR="I" MPD_INDEX="1" NAME="CaptureTrig1" SIGNAME="__NOC__">
          <DESCRIPTION>Capture Trig 1</DESCRIPTION>
        </PORT>
        <PORT DIR="O" MPD_INDEX="2" NAME="GenerateOut0" SIGNAME="__NOC__">
          <DESCRIPTION>Generate Out 0</DESCRIPTION>
        </PORT>
        <PORT DIR="O" MPD_INDEX="3" NAME="GenerateOut1" SIGNAME="__NOC__">
          <DESCRIPTION>Generate Out 1</DESCRIPTION>
        </PORT>
        <PORT DIR="O" MPD_INDEX="4" NAME="PWM0" SIGNAME="__NOC__">
          <DESCRIPTION>Pulse Width Modulation 0</DESCRIPTION>
        </PORT>
        <PORT DIR="I" MPD_INDEX="6" NAME="Freeze" SIGNAME="__NOC__"/>
        <PORT BUS="SPLB" CLKFREQUENCY="100000000" DEF_SIGNAME="clk_100_0000MHzPLL0_ADJUST" DIR="I" MPD_INDEX="7" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_100_0000MHzPLL0_ADJUST"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_SPLB_Rst" DIR="I" MPD_INDEX="8" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_v46_0_SPLB_Rst"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="9" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_v46_0_PLB_ABus" VECFORMULA="[0:C_SPLB_AWIDTH-1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_PAValid" DIR="I" MPD_INDEX="10" NAME="PLB_PAValid" SIGNAME="plb_v46_0_PLB_PAValid"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_masterID" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="11" MSB="0" NAME="PLB_masterID" RIGHT="1" SIGNAME="plb_v46_0_PLB_masterID" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_RNW" DIR="I" MPD_INDEX="12" NAME="PLB_RNW" SIGNAME="plb_v46_0_PLB_RNW"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="13" MSB="0" NAME="PLB_BE" RIGHT="15" SIGNAME="plb_v46_0_PLB_BE" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="14" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_v46_0_PLB_size" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="15" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_v46_0_PLB_type" VECFORMULA="[0:2]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="16" MSB="0" NAME="PLB_wrDBus" RIGHT="127" SIGNAME="plb_v46_0_PLB_wrDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_addrAck" DIR="O" MPD_INDEX="17" NAME="Sl_addrAck" SIGNAME="plb_v46_0_Sl_addrAck"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="18" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_v46_0_Sl_SSize" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wait" DIR="O" MPD_INDEX="19" NAME="Sl_wait" SIGNAME="plb_v46_0_Sl_wait"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rearbitrate" DIR="O" MPD_INDEX="20" NAME="Sl_rearbitrate" SIGNAME="plb_v46_0_Sl_rearbitrate"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wrDAck" DIR="O" MPD_INDEX="21" NAME="Sl_wrDAck" SIGNAME="plb_v46_0_Sl_wrDAck"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wrComp" DIR="O" MPD_INDEX="22" NAME="Sl_wrComp" SIGNAME="plb_v46_0_Sl_wrComp"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="23" MSB="0" NAME="Sl_rdDBus" RIGHT="127" SIGNAME="plb_v46_0_Sl_rdDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdDAck" DIR="O" MPD_INDEX="24" NAME="Sl_rdDAck" SIGNAME="plb_v46_0_Sl_rdDAck"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdComp" DIR="O" MPD_INDEX="25" NAME="Sl_rdComp" SIGNAME="plb_v46_0_Sl_rdComp"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="26" MSB="0" NAME="Sl_MBusy" RIGHT="2" SIGNAME="plb_v46_0_Sl_MBusy" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="27" MSB="0" NAME="Sl_MWrErr" RIGHT="2" SIGNAME="plb_v46_0_Sl_MWrErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="28" MSB="0" NAME="Sl_MRdErr" RIGHT="2" SIGNAME="plb_v46_0_Sl_MRdErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="29" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_v46_0_PLB_UABus" VECFORMULA="[0:C_SPLB_AWIDTH-1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_SAValid" DIR="I" MPD_INDEX="30" NAME="PLB_SAValid" SIGNAME="plb_v46_0_PLB_SAValid"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdPrim" DIR="I" MPD_INDEX="31" NAME="PLB_rdPrim" SIGNAME="plb_v46_0_PLB_rdPrim"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrPrim" DIR="I" MPD_INDEX="32" NAME="PLB_wrPrim" SIGNAME="plb_v46_0_PLB_wrPrim"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_abort" DIR="I" MPD_INDEX="33" NAME="PLB_abort" SIGNAME="plb_v46_0_PLB_abort"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_busLock" DIR="I" MPD_INDEX="34" NAME="PLB_busLock" SIGNAME="plb_v46_0_PLB_busLock"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="35" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_v46_0_PLB_MSize" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_lockErr" DIR="I" MPD_INDEX="36" NAME="PLB_lockErr" SIGNAME="plb_v46_0_PLB_lockErr"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrBurst" DIR="I" MPD_INDEX="37" NAME="PLB_wrBurst" SIGNAME="plb_v46_0_PLB_wrBurst"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdBurst" DIR="I" MPD_INDEX="38" NAME="PLB_rdBurst" SIGNAME="plb_v46_0_PLB_rdBurst"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrPendReq" DIR="I" MPD_INDEX="39" NAME="PLB_wrPendReq" SIGNAME="plb_v46_0_PLB_wrPendReq"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdPendReq" DIR="I" MPD_INDEX="40" NAME="PLB_rdPendReq" SIGNAME="plb_v46_0_PLB_rdPendReq"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="41" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_v46_0_PLB_wrPendPri" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="42" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_v46_0_PLB_rdPendPri" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="43" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_v46_0_PLB_reqPri" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="44" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_v46_0_PLB_TAttribute" VECFORMULA="[0:15]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wrBTerm" DIR="O" MPD_INDEX="45" NAME="Sl_wrBTerm" SIGNAME="plb_v46_0_Sl_wrBTerm"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="46" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_v46_0_Sl_rdWdAddr" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdBTerm" DIR="O" MPD_INDEX="47" NAME="Sl_rdBTerm" SIGNAME="plb_v46_0_Sl_rdBTerm"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="48" MSB="0" NAME="Sl_MIRQ" RIGHT="2" SIGNAME="plb_v46_0_Sl_MIRQ" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb_v46_0" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="2210398208" BASENAME="C_BASEADDR" BASEVALUE="0x83c00000" HIGHDECIMAL="2210463743" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x83c0ffff" MEMTYPE="REGISTER" MINSIZE="0x100" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
      <INTERRUPTINFO TYPE="SOURCE">
        <TARGET INSTANCE="xps_intc_0" INTC_INDEX="0" PRIORITY="1"/>
      </INTERRUPTINFO>
      <RESOURCES>
        <RESOURCE PERCENT="0" TOTAL="44800" TYPE="Slice Registers" USED="361"/>
        <RESOURCE PERCENT="0" TOTAL="44800" TYPE="Slice LUTs" USED="292"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="LUT Flip Flop pairs used" USED="476"/>
        <RESOURCE PERCENT="37" TOTAL="476" TYPE="fully used LUT-FF pairs" USED="177"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="unique control sets" USED="43"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="417"/>
        <RESOURCE PERCENT="0" TOTAL="640" TYPE="bonded IOBs" USED="0"/>
      </RESOURCES>
      <TIMING FREQUNITS="MHz" MAXFREQ="255.580">
        <TIMECLK SIGNAME="SPLB_Clk"/>
      </TIMING>
    </MODULE>
    <MODULE BUSSTD="FCB" BUSSTD_PSF="FCB2" HWVERSION="1.00.a" INSTANCE="ppc440_0_fcb_v20" IPTYPE="BUS" MHS_INDEX="12" MODCLASS="BUS" MODTYPE="fcb_v20">
      <DESCRIPTION TYPE="SHORT">Fabric Co-processor Bus V2.0(FCB)</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Fabric Co-processor Bus (FCB) connects one or more FPGA fabric accelerator slaves to the Auxiliary Processor Unit (APU) controller in a Virtex-4 PowerPC 405.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/fcb_v20_v1_00_a/doc/fcb_v20.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER MPD_INDEX="0" NAME="C_FCB2_NUM_MASTERS" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Number of FCB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="1" NAME="C_FCB2_NUM_SLAVES" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Number of FCB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="2" NAME="C_DATA_WIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>FCB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="3" NAME="C_EXT_RESET_HIGH" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Level of External Reset</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="4" NAME="C_DECUDI_WIDTH" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>Width of UDI Decoder</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="5" NAME="C_LBA_WIDTH" TYPE="INTEGER" VALUE="4">
          <DESCRIPTION>LOADBYTEADDR Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="6" NAME="C_LDSDATA_WIDTH" TYPE="INTEGER" VALUE="128">
          <DESCRIPTION>Load and Store Data Bus Width</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="133333333" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="FCB_CLK" SIGIS="CLK" SIGNAME="clk_133_3333MHzPLL0_ADJUST"/>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="SYS_RST" SIGIS="RST" SIGNAME="sys_bus_reset"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_FCB_Rst" DIR="O" MPD_INDEX="2" NAME="FCB_RST" SIGIS="RST" SIGNAME="ppc440_0_fcb_v20_FCB_Rst"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMDECUDI" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="3" MSB="0" NAME="M_DECUDI" RIGHT="3" SIGNAME="ppc440_0_fcb_v20_APUFCMDECUDI" VECFORMULA="[0:(C_DECUDI_WIDTH-1)]"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMDECUDIVALID" DIR="I" MPD_INDEX="4" NAME="M_DECUDIVALID" SIGNAME="ppc440_0_fcb_v20_APUFCMDECUDIVALID" VECFORMULA="[0:(C_FCB2_NUM_MASTERS-1)]"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMENDIAN" DIR="I" MPD_INDEX="5" NAME="M_ENDIAN" SIGNAME="ppc440_0_fcb_v20_APUFCMENDIAN" VECFORMULA="[0:(C_FCB2_NUM_MASTERS-1)]"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMFLUSH" DIR="I" MPD_INDEX="6" NAME="M_FLUSH" SIGNAME="ppc440_0_fcb_v20_APUFCMFLUSH" VECFORMULA="[0:(C_FCB2_NUM_MASTERS-1)]"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMINSTRUCTION" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="7" MSB="0" NAME="M_INSTRUCTION" RIGHT="31" SIGNAME="ppc440_0_fcb_v20_APUFCMINSTRUCTION" VECFORMULA="[0:((C_DATA_WIDTH*C_FCB2_NUM_MASTERS)-1)]"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMINSTRVALID" DIR="I" MPD_INDEX="8" NAME="M_INSTRVALID" SIGNAME="ppc440_0_fcb_v20_APUFCMINSTRVALID"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMLOADBYTEADDR" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="9" MSB="0" NAME="M_LOADBYTEADDR" RIGHT="3" SIGNAME="ppc440_0_fcb_v20_APUFCMLOADBYTEADDR" VECFORMULA="[0:(C_LBA_WIDTH-1)]"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMLOADDATA" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="10" MSB="0" NAME="M_LOADDATA" RIGHT="127" SIGNAME="ppc440_0_fcb_v20_APUFCMLOADDATA" VECFORMULA="[0:(C_LDSDATA_WIDTH-1)]"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMLOADDVALID" DIR="I" MPD_INDEX="11" NAME="M_LOADDVALID" SIGNAME="ppc440_0_fcb_v20_APUFCMLOADDVALID"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMOPERANDVALID" DIR="I" MPD_INDEX="12" NAME="M_OPERANDVALID" SIGNAME="ppc440_0_fcb_v20_APUFCMOPERANDVALID" VECFORMULA="[0:(C_FCB2_NUM_MASTERS-1)]"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMRADATA" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="13" MSB="0" NAME="M_RADATA" RIGHT="31" SIGNAME="ppc440_0_fcb_v20_APUFCMRADATA" VECFORMULA="[0:((C_DATA_WIDTH*C_FCB2_NUM_MASTERS)-1)]"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMRBDATA" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="14" MSB="0" NAME="M_RBDATA" RIGHT="31" SIGNAME="ppc440_0_fcb_v20_APUFCMRBDATA" VECFORMULA="[0:((C_DATA_WIDTH*C_FCB2_NUM_MASTERS)-1)]"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMWRITEBACKOK" DIR="I" MPD_INDEX="15" NAME="M_WRITEBACKOK" SIGNAME="ppc440_0_fcb_v20_APUFCMWRITEBACKOK" VECFORMULA="[0:(C_FCB2_NUM_MASTERS-1)]"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMDECFPUOP" DIR="I" MPD_INDEX="16" NAME="M_DECFPUOP" SIGNAME="ppc440_0_fcb_v20_APUFCMDECFPUOP"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMDECLOAD" DIR="I" MPD_INDEX="17" NAME="M_DECLOAD" SIGNAME="ppc440_0_fcb_v20_APUFCMDECLOAD"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMDECSTORE" DIR="I" MPD_INDEX="18" NAME="M_DECSTORE" SIGNAME="ppc440_0_fcb_v20_APUFCMDECSTORE"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMDECLDSTXFERSIZE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="19" MSB="0" NAME="M_DECLDSTXFERSIZE" RIGHT="2" SIGNAME="ppc440_0_fcb_v20_APUFCMDECLDSTXFERSIZE" VECFORMULA="[0:2]"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMDECNONAUTON" DIR="I" MPD_INDEX="20" NAME="M_DECNONAUTON" SIGNAME="ppc440_0_fcb_v20_APUFCMDECNONAUTON"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMNEXTINSTRREADY" DIR="I" MPD_INDEX="21" NAME="M_NEXTINSTRREADY" SIGNAME="ppc440_0_fcb_v20_APUFCMNEXTINSTRREADY"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMMSRFE0" DIR="I" MPD_INDEX="22" NAME="M_MSRFE0" SIGNAME="ppc440_0_fcb_v20_APUFCMMSRFE0"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_APUFCMMSRFE1" DIR="I" MPD_INDEX="23" NAME="M_MSRFE1" SIGNAME="ppc440_0_fcb_v20_APUFCMMSRFE1"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_FCMAPUCR" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="24" MSB="0" NAME="FCB_CR" RIGHT="3" SIGNAME="ppc440_0_fcb_v20_FCMAPUCR" VECFORMULA="[0:3]"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_FCMAPUDONE" DIR="O" MPD_INDEX="25" NAME="FCB_DONE" SIGNAME="ppc440_0_fcb_v20_FCMAPUDONE"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_FCMAPUEXCEPTION" DIR="O" MPD_INDEX="26" NAME="FCB_EXCEPTION" SIGNAME="ppc440_0_fcb_v20_FCMAPUEXCEPTION"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_FCMAPURESULT" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="27" MSB="0" NAME="FCB_RESULT" RIGHT="31" SIGNAME="ppc440_0_fcb_v20_FCMAPURESULT" VECFORMULA="[0:C_DATA_WIDTH-1]"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_FCMAPURESULTVALID" DIR="O" MPD_INDEX="28" NAME="FCB_RESULTVALID" SIGNAME="ppc440_0_fcb_v20_FCMAPURESULTVALID"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_FCMAPUSLEEPNOTREADY" DIR="O" MPD_INDEX="29" NAME="FCB_SLEEPNOTREADY" SIGNAME="ppc440_0_fcb_v20_FCMAPUSLEEPNOTREADY"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_FCMAPUSTOREDATA" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="30" MSB="0" NAME="FCB_STOREDATA" RIGHT="127" SIGNAME="ppc440_0_fcb_v20_FCMAPUSTOREDATA" VECFORMULA="[0:(C_LDSDATA_WIDTH-1)]"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_FCMAPUCONFIRMINSTR" DIR="O" MPD_INDEX="31" NAME="FCB_CONFIRMINSTR" SIGNAME="ppc440_0_fcb_v20_FCMAPUCONFIRMINSTR"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_FCMAPUFPSCRFEX" DIR="O" MPD_INDEX="32" NAME="FCB_FPSCRFEX" SIGNAME="ppc440_0_fcb_v20_FCMAPUFPSCRFEX"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_FCB_DECUDI" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="33" MSB="0" NAME="FCB_DECUDI" RIGHT="3" SIGNAME="ppc440_0_fcb_v20_FCB_DECUDI" VECFORMULA="[0:3]"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_FCB_DECUDIVALID" DIR="O" MPD_INDEX="34" NAME="FCB_DECUDIVALID" SIGNAME="ppc440_0_fcb_v20_FCB_DECUDIVALID"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_FCB_ENDIAN" DIR="O" MPD_INDEX="35" NAME="FCB_ENDIAN" SIGNAME="ppc440_0_fcb_v20_FCB_ENDIAN"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_FCB_FLUSH" DIR="O" MPD_INDEX="36" NAME="FCB_FLUSH" SIGNAME="ppc440_0_fcb_v20_FCB_FLUSH"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_FCB_INSTRUCTION" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="37" MSB="0" NAME="FCB_INSTRUCTION" RIGHT="31" SIGNAME="ppc440_0_fcb_v20_FCB_INSTRUCTION" VECFORMULA="[0:C_DATA_WIDTH-1]"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_FCB_INSTRVALID" DIR="O" MPD_INDEX="38" NAME="FCB_INSTRVALID" SIGNAME="ppc440_0_fcb_v20_FCB_INSTRVALID"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_FCB_LOADBYTEADDR" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="39" MSB="0" NAME="FCB_LOADBYTEADDR" RIGHT="3" SIGNAME="ppc440_0_fcb_v20_FCB_LOADBYTEADDR" VECFORMULA="[0:C_DATA_WIDTH/8-1]"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_FCB_LOADDATA" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="40" MSB="0" NAME="FCB_LOADDATA" RIGHT="127" SIGNAME="ppc440_0_fcb_v20_FCB_LOADDATA" VECFORMULA="[0:C_LDSDATA_WIDTH-1]"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_FCB_LOADDVALID" DIR="O" MPD_INDEX="41" NAME="FCB_LOADDVALID" SIGNAME="ppc440_0_fcb_v20_FCB_LOADDVALID"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_FCB_OPERANDVALID" DIR="O" MPD_INDEX="42" NAME="FCB_OPERANDVALID" SIGNAME="ppc440_0_fcb_v20_FCB_OPERANDVALID"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_FCB_RADATA" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="43" MSB="0" NAME="FCB_RADATA" RIGHT="31" SIGNAME="ppc440_0_fcb_v20_FCB_RADATA" VECFORMULA="[0:C_DATA_WIDTH-1]"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_FCB_RBDATA" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="44" MSB="0" NAME="FCB_RBDATA" RIGHT="31" SIGNAME="ppc440_0_fcb_v20_FCB_RBDATA" VECFORMULA="[0:C_DATA_WIDTH-1]"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_FCB_WRITEBACKOK" DIR="O" MPD_INDEX="45" NAME="FCB_WRITEBACKOK" SIGNAME="ppc440_0_fcb_v20_FCB_WRITEBACKOK"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_FCB_DECFPUOP" DIR="O" MPD_INDEX="46" NAME="FCB_DECFPUOP" SIGNAME="ppc440_0_fcb_v20_FCB_DECFPUOP"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_FCB_DECLOAD" DIR="O" MPD_INDEX="47" NAME="FCB_DECLOAD" SIGNAME="ppc440_0_fcb_v20_FCB_DECLOAD"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_FCB_DECSTORE" DIR="O" MPD_INDEX="48" NAME="FCB_DECSTORE" SIGNAME="ppc440_0_fcb_v20_FCB_DECSTORE"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_FCB_DECLDSTXFERSIZE" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="49" MSB="0" NAME="FCB_DECLDSTXFERSIZE" RIGHT="2" SIGNAME="ppc440_0_fcb_v20_FCB_DECLDSTXFERSIZE" VECFORMULA="[0:2]"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_FCB_DECNONAUTON" DIR="O" MPD_INDEX="50" NAME="FCB_DECNONAUTON" SIGNAME="ppc440_0_fcb_v20_FCB_DECNONAUTON"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_FCB_NEXTINSTRREADY" DIR="O" MPD_INDEX="51" NAME="FCB_NEXTINSTRREADY" SIGNAME="ppc440_0_fcb_v20_FCB_NEXTINSTRREADY"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_FCB_MSRFE0" DIR="O" MPD_INDEX="52" NAME="FCB_MSRFE0" SIGNAME="ppc440_0_fcb_v20_FCB_MSRFE0"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_FCB_MSRFE1" DIR="O" MPD_INDEX="53" NAME="FCB_MSRFE1" SIGNAME="ppc440_0_fcb_v20_FCB_MSRFE1"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_Sl_CR" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="54" MSB="0" NAME="Sl_CR" RIGHT="3" SIGNAME="ppc440_0_fcb_v20_Sl_CR" VECFORMULA="[0:((4*C_FCB2_NUM_SLAVES)-1)]"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_Sl_DONE" DIR="I" MPD_INDEX="55" NAME="Sl_DONE" SIGNAME="ppc440_0_fcb_v20_Sl_DONE" VECFORMULA="[0:(C_FCB2_NUM_SLAVES-1)]"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_Sl_EXCEPTION" DIR="I" MPD_INDEX="56" NAME="Sl_EXCEPTION" SIGNAME="ppc440_0_fcb_v20_Sl_EXCEPTION" VECFORMULA="[0:(C_FCB2_NUM_SLAVES-1)]"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_Sl_RESULT" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="57" MSB="0" NAME="Sl_RESULT" RIGHT="31" SIGNAME="ppc440_0_fcb_v20_Sl_RESULT" VECFORMULA="[0:((C_DATA_WIDTH*C_FCB2_NUM_SLAVES)-1)]"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_Sl_RESULTVALID" DIR="I" MPD_INDEX="58" NAME="Sl_RESULTVALID" SIGNAME="ppc440_0_fcb_v20_Sl_RESULTVALID" VECFORMULA="[0:(C_FCB2_NUM_SLAVES-1)]"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_Sl_SLEEPNOTREADY" DIR="I" MPD_INDEX="59" NAME="Sl_SLEEPNOTREADY" SIGNAME="ppc440_0_fcb_v20_Sl_SLEEPNOTREADY" VECFORMULA="[0:(C_FCB2_NUM_SLAVES-1)]"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_Sl_STOREDATA" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="60" MSB="0" NAME="Sl_STOREDATA" RIGHT="127" SIGNAME="ppc440_0_fcb_v20_Sl_STOREDATA" VECFORMULA="[0:((C_LDSDATA_WIDTH*C_FCB2_NUM_SLAVES)-1)]"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_Sl_CONFIRMINSTR" DIR="I" MPD_INDEX="61" NAME="Sl_CONFIRMINSTR" SIGNAME="ppc440_0_fcb_v20_Sl_CONFIRMINSTR" VECFORMULA="[0:(C_FCB2_NUM_SLAVES-1)]"/>
        <PORT DEF_SIGNAME="ppc440_0_fcb_v20_Sl_FPSCRFEX" DIR="I" MPD_INDEX="62" NAME="Sl_FPSCRFEX" SIGNAME="ppc440_0_fcb_v20_Sl_FPSCRFEX" VECFORMULA="[0:(C_FCB2_NUM_SLAVES-1)]"/>
      </PORTS>
      <BUSINTERFACES/>
      <RESOURCES>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="LUT Flip Flop pairs used" USED="0"/>
        <RESOURCE PERCENT="NA" TOTAL="0" TYPE="fully used LUT-FF pairs" USED="0"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="unique control sets" USED="0"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="841"/>
        <RESOURCE PERCENT="0" TOTAL="640" TYPE="bonded IOBs" USED="0"/>
      </RESOURCES>
    </MODULE>
    <MODULE HWVERSION="1.01.a" INSTANCE="ppc440_0_apu_fpu_virtex5" IPTYPE="PERIPHERAL" MHS_INDEX="13" MODCLASS="PERIPHERAL" MODTYPE="apu_fpu_virtex5">
      <DESCRIPTION TYPE="SHORT">V5 APU Floating Point Unit</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Floating Point Unit via Auxilary Processor Unit. for Virtex5</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/apu_fpu_virtex5_v1_01_a/doc/apu_fpu_virtex5.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="0" NAME="C_USE_RLOCS" TYPE="integer" VALUE="0">
          <DESCRIPTION>Use pre-placed FPU</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="1" NAME="C_DOUBLE_PRECISION" TYPE="integer" VALUE="1">
          <DESCRIPTION>FPU Precision</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="2" NAME="C_LATENCY_CONF" TYPE="integer" VALUE="1">
          <DESCRIPTION>Configure FPU for high speed or low latency</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="SFCB2" CLKFREQUENCY="133333333" DEF_SIGNAME="clk_133_3333MHzPLL0_ADJUST" DIR="I" MPD_INDEX="0" NAME="FCB_CLK" SIGIS="CLK" SIGNAME="clk_133_3333MHzPLL0_ADJUST"/>
        <PORT BUS="SFCB2" DEF_SIGNAME="ppc440_0_fcb_v20_FCB_RST" DIR="I" MPD_INDEX="1" NAME="FCB_RST" SIGNAME="ppc440_0_fcb_v20_FCB_RST"/>
        <PORT BUS="SFCB2" DEF_SIGNAME="ppc440_0_fcb_v20_Sl_RESULT" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="FCMAPURESULT" RIGHT="31" SIGNAME="ppc440_0_fcb_v20_Sl_RESULT" VECFORMULA="[0:31]"/>
        <PORT BUS="SFCB2" DEF_SIGNAME="ppc440_0_fcb_v20_Sl_DONE" DIR="O" MPD_INDEX="3" NAME="FCMAPUDONE" SIGNAME="ppc440_0_fcb_v20_Sl_DONE"/>
        <PORT BUS="SFCB2" DEF_SIGNAME="ppc440_0_fcb_v20_Sl_SLEEPNOTREADY" DIR="O" MPD_INDEX="4" NAME="FCMAPUSLEEPNOTREADY" SIGNAME="ppc440_0_fcb_v20_Sl_SLEEPNOTREADY"/>
        <PORT BUS="SFCB2" DEF_SIGNAME="ppc440_0_fcb_v20_Sl_RESULTVALID" DIR="O" MPD_INDEX="5" NAME="FCMAPURESULTVALID" SIGNAME="ppc440_0_fcb_v20_Sl_RESULTVALID"/>
        <PORT BUS="SFCB2" DEF_SIGNAME="ppc440_0_fcb_v20_Sl_CR" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="6" MSB="0" NAME="FCMAPUCR" RIGHT="3" SIGNAME="ppc440_0_fcb_v20_Sl_CR" VECFORMULA="[0:3]"/>
        <PORT BUS="SFCB2" DEF_SIGNAME="ppc440_0_fcb_v20_Sl_EXCEPTION" DIR="O" MPD_INDEX="7" NAME="FCMAPUEXCEPTION" SIGNAME="ppc440_0_fcb_v20_Sl_EXCEPTION"/>
        <PORT BUS="SFCB2" DEF_SIGNAME="ppc440_0_fcb_v20_Sl_STOREDATA" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="8" MSB="0" NAME="FCMAPUSTOREDATA" RIGHT="127" SIGNAME="ppc440_0_fcb_v20_Sl_STOREDATA" VECFORMULA="[0:127]"/>
        <PORT BUS="SFCB2" DEF_SIGNAME="ppc440_0_fcb_v20_Sl_CONFIRMINSTR" DIR="O" MPD_INDEX="9" NAME="FCMAPUCONFIRMINSTR" SIGNAME="ppc440_0_fcb_v20_Sl_CONFIRMINSTR"/>
        <PORT BUS="SFCB2" DEF_SIGNAME="ppc440_0_fcb_v20_Sl_FPSCRFEX" DIR="O" MPD_INDEX="10" NAME="FCMAPUFPSCRFEX" SIGNAME="ppc440_0_fcb_v20_Sl_FPSCRFEX"/>
        <PORT BUS="SFCB2" DEF_SIGNAME="ppc440_0_fcb_v20_FCB_INSTRUCTION" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="11" MSB="0" NAME="APUFCMINSTRUCTION" RIGHT="31" SIGNAME="ppc440_0_fcb_v20_FCB_INSTRUCTION" VECFORMULA="[0:31]"/>
        <PORT BUS="SFCB2" DEF_SIGNAME="ppc440_0_fcb_v20_FCB_INSTRVALID" DIR="I" MPD_INDEX="12" NAME="APUFCMINSTRVALID" SIGNAME="ppc440_0_fcb_v20_FCB_INSTRVALID"/>
        <PORT BUS="SFCB2" DEF_SIGNAME="ppc440_0_fcb_v20_FCB_RADATA" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="13" MSB="0" NAME="APUFCMRADATA" RIGHT="31" SIGNAME="ppc440_0_fcb_v20_FCB_RADATA" VECFORMULA="[0:31]"/>
        <PORT BUS="SFCB2" DEF_SIGNAME="ppc440_0_fcb_v20_FCB_RBDATA" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="14" MSB="0" NAME="APUFCMRBDATA" RIGHT="31" SIGNAME="ppc440_0_fcb_v20_FCB_RBDATA" VECFORMULA="[0:31]"/>
        <PORT BUS="SFCB2" DEF_SIGNAME="ppc440_0_fcb_v20_FCB_OPERANDVALID" DIR="I" MPD_INDEX="15" NAME="APUFCMOPERANDVALID" SIGNAME="ppc440_0_fcb_v20_FCB_OPERANDVALID"/>
        <PORT BUS="SFCB2" DEF_SIGNAME="ppc440_0_fcb_v20_FCB_FLUSH" DIR="I" MPD_INDEX="16" NAME="APUFCMFLUSH" SIGNAME="ppc440_0_fcb_v20_FCB_FLUSH"/>
        <PORT BUS="SFCB2" DEF_SIGNAME="ppc440_0_fcb_v20_FCB_WRITEBACKOK" DIR="I" MPD_INDEX="17" NAME="APUFCMWRITEBACKOK" SIGNAME="ppc440_0_fcb_v20_FCB_WRITEBACKOK"/>
        <PORT BUS="SFCB2" DEF_SIGNAME="ppc440_0_fcb_v20_FCB_LOADDATA" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="18" MSB="0" NAME="APUFCMLOADDATA" RIGHT="127" SIGNAME="ppc440_0_fcb_v20_FCB_LOADDATA" VECFORMULA="[0:127]"/>
        <PORT BUS="SFCB2" DEF_SIGNAME="ppc440_0_fcb_v20_FCB_LOADDVALID" DIR="I" MPD_INDEX="19" NAME="APUFCMLOADDVALID" SIGNAME="ppc440_0_fcb_v20_FCB_LOADDVALID"/>
        <PORT BUS="SFCB2" DEF_SIGNAME="ppc440_0_fcb_v20_FCB_LOADBYTEADDR" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="20" MSB="0" NAME="APUFCMLOADBYTEADDR" RIGHT="3" SIGNAME="ppc440_0_fcb_v20_FCB_LOADBYTEADDR" VECFORMULA="[0:3]"/>
        <PORT BUS="SFCB2" DEF_SIGNAME="ppc440_0_fcb_v20_FCB_ENDIAN" DIR="I" MPD_INDEX="21" NAME="APUFCMENDIAN" SIGNAME="ppc440_0_fcb_v20_FCB_ENDIAN"/>
        <PORT BUS="SFCB2" DEF_SIGNAME="ppc440_0_fcb_v20_FCB_DECUDI" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="22" MSB="0" NAME="APUFCMDECUDI" RIGHT="3" SIGNAME="ppc440_0_fcb_v20_FCB_DECUDI" VECFORMULA="[0:3]"/>
        <PORT BUS="SFCB2" DEF_SIGNAME="ppc440_0_fcb_v20_FCB_DECUDIVALID" DIR="I" MPD_INDEX="23" NAME="APUFCMDECUDIVALID" SIGNAME="ppc440_0_fcb_v20_FCB_DECUDIVALID"/>
        <PORT BUS="SFCB2" DEF_SIGNAME="ppc440_0_fcb_v20_FCB_DECFPUOP" DIR="I" MPD_INDEX="24" NAME="APUFCMDECFPUOP" SIGNAME="ppc440_0_fcb_v20_FCB_DECFPUOP"/>
        <PORT BUS="SFCB2" DEF_SIGNAME="ppc440_0_fcb_v20_FCB_DECLOAD" DIR="I" MPD_INDEX="25" NAME="APUFCMDECLOAD" SIGNAME="ppc440_0_fcb_v20_FCB_DECLOAD"/>
        <PORT BUS="SFCB2" DEF_SIGNAME="ppc440_0_fcb_v20_FCB_DECSTORE" DIR="I" MPD_INDEX="26" NAME="APUFCMDECSTORE" SIGNAME="ppc440_0_fcb_v20_FCB_DECSTORE"/>
        <PORT BUS="SFCB2" DEF_SIGNAME="ppc440_0_fcb_v20_FCB_DECLDSTXFERSIZE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="27" MSB="0" NAME="APUFCMDECLDSTXFERSIZE" RIGHT="2" SIGNAME="ppc440_0_fcb_v20_FCB_DECLDSTXFERSIZE" VECFORMULA="[0:2]"/>
        <PORT BUS="SFCB2" DEF_SIGNAME="ppc440_0_fcb_v20_FCB_DECNONAUTON" DIR="I" MPD_INDEX="28" NAME="APUFCMDECNONAUTON" SIGNAME="ppc440_0_fcb_v20_FCB_DECNONAUTON"/>
        <PORT BUS="SFCB2" DEF_SIGNAME="ppc440_0_fcb_v20_FCB_NEXTINSTRREADY" DIR="I" MPD_INDEX="29" NAME="APUFCMNEXTINSTRREADY" SIGNAME="ppc440_0_fcb_v20_FCB_NEXTINSTRREADY"/>
        <PORT BUS="SFCB2" DEF_SIGNAME="ppc440_0_fcb_v20_FCB_MSRFE0" DIR="I" MPD_INDEX="30" NAME="APUFCMMSRFE0" SIGNAME="ppc440_0_fcb_v20_FCB_MSRFE0"/>
        <PORT BUS="SFCB2" DEF_SIGNAME="ppc440_0_fcb_v20_FCB_MSRFE1" DIR="I" MPD_INDEX="31" NAME="APUFCMMSRFE1" SIGNAME="ppc440_0_fcb_v20_FCB_MSRFE1"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ppc440_0_fcb_v20" BUSSTD="FCB" BUSSTD_PSF="FCB2" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SFCB2" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="FCB_CLK"/>
            <PORTMAP DIR="I" PHYSICAL="FCB_RST"/>
            <PORTMAP DIR="O" PHYSICAL="FCMAPURESULT"/>
            <PORTMAP DIR="O" PHYSICAL="FCMAPUDONE"/>
            <PORTMAP DIR="O" PHYSICAL="FCMAPUSLEEPNOTREADY"/>
            <PORTMAP DIR="O" PHYSICAL="FCMAPURESULTVALID"/>
            <PORTMAP DIR="O" PHYSICAL="FCMAPUCR"/>
            <PORTMAP DIR="O" PHYSICAL="FCMAPUEXCEPTION"/>
            <PORTMAP DIR="O" PHYSICAL="FCMAPUSTOREDATA"/>
            <PORTMAP DIR="O" PHYSICAL="FCMAPUCONFIRMINSTR"/>
            <PORTMAP DIR="O" PHYSICAL="FCMAPUFPSCRFEX"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMINSTRUCTION"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMINSTRVALID"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMRADATA"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMRBDATA"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMOPERANDVALID"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMFLUSH"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMWRITEBACKOK"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMLOADDATA"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMLOADDVALID"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMLOADBYTEADDR"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMENDIAN"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMDECUDI"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMDECUDIVALID"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMDECFPUOP"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMDECLOAD"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMDECSTORE"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMDECLDSTXFERSIZE"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMDECNONAUTON"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMNEXTINSTRREADY"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMMSRFE0"/>
            <PORTMAP DIR="I" PHYSICAL="APUFCMMSRFE1"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <RESOURCES>
        <RESOURCE PERCENT="5" TOTAL="44800" TYPE="Slice Registers" USED="2629"/>
        <RESOURCE PERCENT="9" TOTAL="44800" TYPE="Slice LUTs" USED="4204"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="LUT Flip Flop pairs used" USED="5021"/>
        <RESOURCE PERCENT="36" TOTAL="5021" TYPE="fully used LUT-FF pairs" USED="1812"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="unique control sets" USED="125"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="421"/>
        <RESOURCE PERCENT="0" TOTAL="640" TYPE="bonded IOBs" USED="0"/>
        <RESOURCE PERCENT="10" TOTAL="128" TYPE="DSP48Es" USED="13"/>
      </RESOURCES>
      <TIMING FREQUNITS="MHz" MAXFREQ="143.518">
        <TIMECLK SIGNAME="FCB_CLK"/>
      </TIMING>
    </MODULE>
    <MODULE HWVERSION="4.01.a" INSTANCE="clock_generator_0" IPTYPE="PERIPHERAL" MHS_INDEX="14" MODCLASS="IP" MODTYPE="clock_generator">
      <DESCRIPTION TYPE="SHORT">Clock Generator</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Clock generator for processor system.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/clock_generator_v4_01_a/doc/clock_generator.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex5">
          <DESCRIPTION>Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_DEVICE" TYPE="STRING" VALUE="5vfx70t">
          <DESCRIPTION>Device</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="2" NAME="C_PACKAGE" TYPE="STRING" VALUE="ff1136">
          <DESCRIPTION>Package</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="3" NAME="C_SPEEDGRADE" TYPE="STRING" VALUE="-1">
          <DESCRIPTION>Speed Grade</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="4" NAME="C_CLKIN_FREQ" TYPE="INTEGER" VALUE="100000000">
          <DESCRIPTION>Input Clock Frequency (Hz) </DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="5" NAME="C_CLKOUT0_FREQ" TYPE="INTEGER" VALUE="100000000">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="6" NAME="C_CLKOUT0_PHASE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Phase </DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="7" NAME="C_CLKOUT0_GROUP" TYPE="STRING" VALUE="PLL0_ADJUST">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="8" NAME="C_CLKOUT0_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="9" NAME="C_CLKOUT0_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="10" NAME="C_CLKOUT1_FREQ" TYPE="INTEGER" VALUE="133333333">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="11" NAME="C_CLKOUT1_PHASE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="12" NAME="C_CLKOUT1_GROUP" TYPE="STRING" VALUE="PLL0_ADJUST">
          <DESCRIPTION>Required Group </DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="13" NAME="C_CLKOUT1_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="14" NAME="C_CLKOUT1_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="15" NAME="C_CLKOUT2_FREQ" TYPE="INTEGER" VALUE="200000000">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="16" NAME="C_CLKOUT2_PHASE" TYPE="INTEGER" VALUE="90">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="12" MPD_INDEX="17" NAME="C_CLKOUT2_GROUP" TYPE="STRING" VALUE="PLL0_ADJUST">
          <DESCRIPTION>Required Group </DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="13" MPD_INDEX="18" NAME="C_CLKOUT2_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="19" NAME="C_CLKOUT2_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Varaible Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="14" MPD_INDEX="20" NAME="C_CLKOUT3_FREQ" TYPE="INTEGER" VALUE="200000000">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="15" MPD_INDEX="21" NAME="C_CLKOUT3_PHASE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="16" MPD_INDEX="22" NAME="C_CLKOUT3_GROUP" TYPE="STRING" VALUE="PLL0">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="17" MPD_INDEX="23" NAME="C_CLKOUT3_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="24" NAME="C_CLKOUT3_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="18" MPD_INDEX="25" NAME="C_CLKOUT4_FREQ" TYPE="INTEGER" VALUE="200000000">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="19" MPD_INDEX="26" NAME="C_CLKOUT4_PHASE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="20" MPD_INDEX="27" NAME="C_CLKOUT4_GROUP" TYPE="STRING" VALUE="PLL0_ADJUST">
          <DESCRIPTION>Required Group </DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="21" MPD_INDEX="28" NAME="C_CLKOUT4_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="29" NAME="C_CLKOUT4_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="22" MPD_INDEX="30" NAME="C_CLKOUT5_FREQ" TYPE="INTEGER" VALUE="400000000">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="23" MPD_INDEX="31" NAME="C_CLKOUT5_PHASE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="24" MPD_INDEX="32" NAME="C_CLKOUT5_GROUP" TYPE="STRING" VALUE="PLL0">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="25" MPD_INDEX="33" NAME="C_CLKOUT5_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="34" NAME="C_CLKOUT5_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="31" MPD_INDEX="35" NAME="C_CLKOUT6_FREQ" TYPE="INTEGER" VALUE="25000000">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="32" MPD_INDEX="36" NAME="C_CLKOUT6_PHASE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Phase </DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="33" MPD_INDEX="37" NAME="C_CLKOUT6_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="34" MPD_INDEX="38" NAME="C_CLKOUT6_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="39" NAME="C_CLKOUT6_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="40" NAME="C_CLKOUT7_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="41" NAME="C_CLKOUT7_PHASE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="42" NAME="C_CLKOUT7_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="43" NAME="C_CLKOUT7_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="44" NAME="C_CLKOUT7_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="45" NAME="C_CLKOUT8_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="46" NAME="C_CLKOUT8_PHASE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="47" NAME="C_CLKOUT8_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="48" NAME="C_CLKOUT8_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="49" NAME="C_CLKOUT8_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="50" NAME="C_CLKOUT9_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="51" NAME="C_CLKOUT9_PHASE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="52" NAME="C_CLKOUT9_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="53" NAME="C_CLKOUT9_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="54" NAME="C_CLKOUT9_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION> Varaible Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="55" NAME="C_CLKOUT10_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="56" NAME="C_CLKOUT10_PHASE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="57" NAME="C_CLKOUT10_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="58" NAME="C_CLKOUT10_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="59" NAME="C_CLKOUT10_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="60" NAME="C_CLKOUT11_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="61" NAME="C_CLKOUT11_PHASE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="62" NAME="C_CLKOUT11_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="63" NAME="C_CLKOUT11_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="64" NAME="C_CLKOUT11_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="65" NAME="C_CLKOUT12_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="66" NAME="C_CLKOUT12_PHASE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="67" NAME="C_CLKOUT12_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="68" NAME="C_CLKOUT12_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="69" NAME="C_CLKOUT12_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION> Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="70" NAME="C_CLKOUT13_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="71" NAME="C_CLKOUT13_PHASE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="72" NAME="C_CLKOUT13_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="73" NAME="C_CLKOUT13_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="74" NAME="C_CLKOUT13_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="75" NAME="C_CLKOUT14_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="76" NAME="C_CLKOUT14_PHASE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="77" NAME="C_CLKOUT14_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="78" NAME="C_CLKOUT14_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="79" NAME="C_CLKOUT14_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="80" NAME="C_CLKOUT15_FREQ" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="81" NAME="C_CLKOUT15_PHASE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="82" NAME="C_CLKOUT15_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="83" NAME="C_CLKOUT15_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="84" NAME="C_CLKOUT15_VARIABLE_PHASE" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION> Variable Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="26" MPD_INDEX="85" NAME="C_CLKFBIN_FREQ" TYPE="INTEGER" VALUE="100000000">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="86" NAME="C_CLKFBIN_DESKEW" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Clock Deskew</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="27" MPD_INDEX="87" NAME="C_CLKFBOUT_FREQ" TYPE="INTEGER" VALUE="100000000">
          <DESCRIPTION>Required Frequency (Hz)</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="88" NAME="C_CLKFBOUT_PHASE" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>Required Phase</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="89" NAME="C_CLKFBOUT_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Required Group</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="28" MPD_INDEX="90" NAME="C_CLKFBOUT_BUF" TYPE="BOOLEAN" VALUE="TRUE">
          <DESCRIPTION>Buffered</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="91" NAME="C_PSDONE_GROUP" TYPE="STRING" VALUE="NONE">
          <DESCRIPTION>Variable Phase Shift</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="29" MPD_INDEX="92" NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER MPD_INDEX="93" NAME="C_CLK_PRIMITIVE_FEEDBACK_BUF" TYPE="BOOLEAN" VALUE="FALSE">
          <DESCRIPTION>Clock Primitive Feedback Buffer</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="94" NAME="C_CLK_GEN" VALUE="UPDATE"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="CLKIN" SIGIS="CLK" SIGNAME="CLK_S"/>
        <PORT CLKFREQUENCY="100000000" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="CLKOUT0" SIGIS="CLK" SIGNAME="clk_100_0000MHzPLL0_ADJUST"/>
        <PORT CLKFREQUENCY="133333333" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="2" NAME="CLKOUT1" SIGIS="CLK" SIGNAME="clk_133_3333MHzPLL0_ADJUST"/>
        <PORT CLKFREQUENCY="200000000" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="3" NAME="CLKOUT2" SIGIS="CLK" SIGNAME="clk_200_0000MHz90PLL0_ADJUST"/>
        <PORT CLKFREQUENCY="200000000" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="4" NAME="CLKOUT3" SIGIS="CLK" SIGNAME="clk_200_0000MHzPLL0"/>
        <PORT CLKFREQUENCY="200000000" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="5" NAME="CLKOUT4" SIGIS="CLK" SIGNAME="clk_200_0000MHzPLL0_ADJUST"/>
        <PORT CLKFREQUENCY="400000000" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="6" NAME="CLKOUT5" SIGIS="CLK" SIGNAME="clk_400_0000MHzPLL0"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="17" NAME="CLKFBIN" SIGIS="CLK" SIGNAME="SRAM_CLK_FB_s"/>
        <PORT CLKFREQUENCY="100000000" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="8" MPD_INDEX="18" NAME="CLKFBOUT" SIGIS="CLK" SIGNAME="SRAM_CLK_OUT_s"/>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="9" MPD_INDEX="23" NAME="RST" SIGIS="RST" SIGNAME="sys_rst_s"/>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="10" MPD_INDEX="24" NAME="LOCKED" SIGNAME="Dcm_all_locked"/>
        <PORT CLKFREQUENCY="25000000" DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="11" MPD_INDEX="7" NAME="CLKOUT6" SIGIS="CLK" SIGNAME="clk_25_0000MHz"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="8" NAME="CLKOUT7" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="9" NAME="CLKOUT8" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="10" NAME="CLKOUT9" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="11" NAME="CLKOUT10" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="12" NAME="CLKOUT11" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="13" NAME="CLKOUT12" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="14" NAME="CLKOUT13" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="15" NAME="CLKOUT14" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="O" IS_VALID="FALSE" MPD_INDEX="16" NAME="CLKOUT15" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="19" NAME="PSCLK" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="20" NAME="PSEN" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="21" NAME="PSINCDEC" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="22" NAME="PSDONE" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES/>
      <RESOURCES>
        <RESOURCE PERCENT="0" TOTAL="44800" TYPE="Slice Registers" USED="4"/>
        <RESOURCE PERCENT="0" TOTAL="44800" TYPE="Slice LUTs" USED="3"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="LUT Flip Flop pairs used" USED="7"/>
        <RESOURCE PERCENT="0" TOTAL="7" TYPE="fully used LUT-FF pairs" USED="0"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="unique control sets" USED="1"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="25"/>
        <RESOURCE PERCENT="0" TOTAL="640" TYPE="bonded IOBs" USED="0"/>
        <RESOURCE PERCENT="31" TOTAL="32" TYPE="BUFG/BUFGCTRLs" USED="10"/>
        <RESOURCE PERCENT="8" TOTAL="12" TYPE="DCM_ADVs" USED="1"/>
        <RESOURCE PERCENT="33" TOTAL="6" TYPE="PLL_ADVs" USED="2"/>
      </RESOURCES>
      <TIMING FREQUNITS="MHz" MAXFREQ="1239.157">
        <TIMECLK SIGNAME="clock_generator_0/SIG_PLL0_CLKOUT0"/>
      </TIMING>
    </MODULE>
    <MODULE HWVERSION="2.01.c" INSTANCE="jtagppc_cntlr_inst" IPTYPE="PERIPHERAL" MHS_INDEX="15" MODCLASS="PERIPHERAL" MODTYPE="jtagppc_cntlr">
      <DESCRIPTION TYPE="SHORT">PowerPC JTAG Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">JTAGPPC wrapper allows the PowerPC to connect to the JTAG chain of the FPGA.</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_01_c/doc/jtagppc_cntlr.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_DEVICE" TYPE="string" VALUE="5vfx70t"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="1" NAME="C_NUM_PPC_USED" TYPE="integer" VALUE="1"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" MPD_INDEX="0" NAME="TRSTNEG" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="1" NAME="HALTNEG0" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="2" NAME="DBGC405DEBUGHALT0" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="3" NAME="HALTNEG1" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="4" NAME="DBGC405DEBUGHALT1" SIGNAME="__NOC__"/>
        <PORT BUS="JTAGPPC0" DEF_SIGNAME="ppc440_0_jtagppc_bus_C405JTGTDO" DIR="I" MPD_INDEX="5" NAME="C405JTGTDO0" SIGNAME="ppc440_0_jtagppc_bus_C405JTGTDO"/>
        <PORT BUS="JTAGPPC0" DEF_SIGNAME="ppc440_0_jtagppc_bus_C405JTGTDOEN" DIR="I" MPD_INDEX="6" NAME="C405JTGTDOEN0" SIGNAME="ppc440_0_jtagppc_bus_C405JTGTDOEN"/>
        <PORT BUS="JTAGPPC0" DEF_SIGNAME="ppc440_0_jtagppc_bus_JTGC405TCK" DIR="O" MPD_INDEX="7" NAME="JTGC405TCK0" SIGNAME="ppc440_0_jtagppc_bus_JTGC405TCK"/>
        <PORT BUS="JTAGPPC0" DEF_SIGNAME="ppc440_0_jtagppc_bus_JTGC405TDI" DIR="O" MPD_INDEX="8" NAME="JTGC405TDI0" SIGNAME="ppc440_0_jtagppc_bus_JTGC405TDI"/>
        <PORT BUS="JTAGPPC0" DEF_SIGNAME="ppc440_0_jtagppc_bus_JTGC405TMS" DIR="O" MPD_INDEX="9" NAME="JTGC405TMS0" SIGNAME="ppc440_0_jtagppc_bus_JTGC405TMS"/>
        <PORT BUS="JTAGPPC0" DEF_SIGNAME="ppc440_0_jtagppc_bus_JTGC405TRSTNEG" DIR="O" MPD_INDEX="10" NAME="JTGC405TRSTNEG0" SIGNAME="ppc440_0_jtagppc_bus_JTGC405TRSTNEG"/>
        <PORT BUS="JTAGPPC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="11" NAME="C405JTGTDO1" SIGNAME="__NOC__"/>
        <PORT BUS="JTAGPPC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="12" NAME="C405JTGTDOEN1" SIGNAME="__NOC__"/>
        <PORT BUS="JTAGPPC1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="13" NAME="JTGC405TCK1" SIGNAME="__NOC__"/>
        <PORT BUS="JTAGPPC1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="14" NAME="JTGC405TDI1" SIGNAME="__NOC__"/>
        <PORT BUS="JTAGPPC1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="15" NAME="JTGC405TMS1" SIGNAME="__NOC__"/>
        <PORT BUS="JTAGPPC1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="16" NAME="JTGC405TRSTNEG1" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ppc440_0_jtagppc_bus" BUSSTD="XIL" BUSSTD_PSF="XIL_JTAGPPC" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="JTAGPPC0" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="C405JTGTDO0"/>
            <PORTMAP DIR="I" PHYSICAL="C405JTGTDOEN0"/>
            <PORTMAP DIR="O" PHYSICAL="JTGC405TCK0"/>
            <PORTMAP DIR="O" PHYSICAL="JTGC405TDI0"/>
            <PORTMAP DIR="O" PHYSICAL="JTGC405TMS0"/>
            <PORTMAP DIR="O" PHYSICAL="JTGC405TRSTNEG0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_JTAGPPC" IS_VALID="FALSE" MPD_INDEX="1" NAME="JTAGPPC1" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="C405JTGTDO1"/>
            <PORTMAP DIR="I" PHYSICAL="C405JTGTDOEN1"/>
            <PORTMAP DIR="O" PHYSICAL="JTGC405TCK1"/>
            <PORTMAP DIR="O" PHYSICAL="JTGC405TDI1"/>
            <PORTMAP DIR="O" PHYSICAL="JTGC405TMS1"/>
            <PORTMAP DIR="O" PHYSICAL="JTGC405TRSTNEG1"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <RESOURCES>
        <RESOURCE PERCENT="0" TOTAL="44800" TYPE="Slice LUTs" USED="2"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="LUT Flip Flop pairs used" USED="2"/>
        <RESOURCE PERCENT="0" TOTAL="2" TYPE="fully used LUT-FF pairs" USED="0"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="unique control sets" USED="0"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="17"/>
        <RESOURCE PERCENT="0" TOTAL="640" TYPE="bonded IOBs" USED="0"/>
      </RESOURCES>
    </MODULE>
    <MODULE HWVERSION="3.00.a" INSTANCE="proc_sys_reset_0" IPTYPE="PERIPHERAL" MHS_INDEX="16" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset">
      <DESCRIPTION TYPE="SHORT">Processor System Reset Module</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Reset management module</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_sys_reset_v3_00_a/doc/proc_sys_reset.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="0" NAME="C_SUBFAMILY" TYPE="string" VALUE="fx">
          <DESCRIPTION>Device Subfamily</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="1" NAME="C_EXT_RST_WIDTH" TYPE="integer" VALUE="4">
          <DESCRIPTION>Number of Clocks Before Input Change is Recognized On The External Reset Input </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="2" NAME="C_AUX_RST_WIDTH" TYPE="integer" VALUE="4">
          <DESCRIPTION>Number of Clocks Before Input Change is Recognized On The Auxiliary Reset Input </DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="3" NAME="C_EXT_RESET_HIGH" TYPE="std_logic" VALUE="0">
          <DESCRIPTION>External Reset Active High </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="4" NAME="C_AUX_RESET_HIGH" TYPE="std_logic" VALUE="1">
          <DESCRIPTION>Auxiliary Reset Active High </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="5" NAME="C_NUM_BUS_RST" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of Bus Structure Reset Registered Outputs </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="6" NAME="C_NUM_PERP_RST" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of Peripheral Reset Registered Outputs </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="7" NAME="C_NUM_INTERCONNECT_ARESETN" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of Active Low Interconnect Reset Registered Outputs </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="8" NAME="C_NUM_PERP_ARESETN" TYPE="integer" VALUE="1">
          <DESCRIPTION>Number of Active Low Peripheral Reset Registered Outputs </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="9" NAME="C_FAMILY" VALUE="virtex5">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="25000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="Slowest_sync_clk" SIGIS="CLK" SIGNAME="clk_25_0000MHz"/>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="Ext_Reset_In" SIGIS="RST" SIGNAME="sys_rst_s"/>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="10" NAME="Dcm_locked" SIGNAME="Dcm_all_locked"/>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="18" NAME="Bus_Struct_Reset" SIGIS="RST" SIGNAME="sys_bus_reset" VECFORMULA="[0:C_NUM_BUS_RST-1]"/>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="19" NAME="Peripheral_Reset" SIGIS="RST" SIGNAME="sys_periph_reset" VECFORMULA="[0:C_NUM_PERP_RST-1]"/>
        <PORT DIR="I" MPD_INDEX="2" NAME="Aux_Reset_In" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="3" NAME="MB_Debug_Sys_Rst" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC0" DEF_SIGNAME="ppc_reset_bus_Core_Reset_Req" DIR="I" MPD_INDEX="4" NAME="Core_Reset_Req_0" SIGIS="RST" SIGNAME="ppc_reset_bus_Core_Reset_Req"/>
        <PORT BUS="RESETPPC0" DEF_SIGNAME="ppc_reset_bus_Chip_Reset_Req" DIR="I" MPD_INDEX="5" NAME="Chip_Reset_Req_0" SIGIS="RST" SIGNAME="ppc_reset_bus_Chip_Reset_Req"/>
        <PORT BUS="RESETPPC0" DEF_SIGNAME="ppc_reset_bus_System_Reset_Req" DIR="I" MPD_INDEX="6" NAME="System_Reset_Req_0" SIGIS="RST" SIGNAME="ppc_reset_bus_System_Reset_Req"/>
        <PORT BUS="RESETPPC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="7" NAME="Core_Reset_Req_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="8" NAME="Chip_Reset_Req_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC1" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="9" NAME="System_Reset_Req_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC0" DEF_SIGNAME="ppc_reset_bus_RstcPPCresetcore" DIR="O" MPD_INDEX="11" NAME="RstcPPCresetcore_0" SIGIS="RST" SIGNAME="ppc_reset_bus_RstcPPCresetcore"/>
        <PORT BUS="RESETPPC0" DEF_SIGNAME="ppc_reset_bus_RstsPPCresetchip" DIR="O" MPD_INDEX="12" NAME="RstcPPCresetchip_0" SIGIS="RST" SIGNAME="ppc_reset_bus_RstsPPCresetchip"/>
        <PORT BUS="RESETPPC0" DEF_SIGNAME="ppc_reset_bus_RstcPPCresetsys" DIR="O" MPD_INDEX="13" NAME="RstcPPCresetsys_0" SIGIS="RST" SIGNAME="ppc_reset_bus_RstcPPCresetsys"/>
        <PORT BUS="RESETPPC1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="14" NAME="RstcPPCresetcore_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="15" NAME="RstcPPCresetchip_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="RESETPPC1" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="16" NAME="RstcPPCresetsys_1" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="17" NAME="MB_Reset" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="20" NAME="Interconnect_aresetn" SIGIS="RST" SIGNAME="__NOC__" VECFORMULA="[0:C_NUM_INTERCONNECT_ARESETN-1]"/>
        <PORT DIR="O" MPD_INDEX="21" NAME="Peripheral_aresetn" SIGIS="RST" SIGNAME="__NOC__" VECFORMULA="[0:C_NUM_PERP_ARESETN-1]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ppc_reset_bus" BUSSTD="XIL" BUSSTD_PSF="XIL_RESETPPC" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="RESETPPC0" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="Core_Reset_Req_0"/>
            <PORTMAP DIR="I" PHYSICAL="Chip_Reset_Req_0"/>
            <PORTMAP DIR="I" PHYSICAL="System_Reset_Req_0"/>
            <PORTMAP DIR="O" PHYSICAL="RstcPPCresetcore_0"/>
            <PORTMAP DIR="O" PHYSICAL="RstcPPCresetchip_0"/>
            <PORTMAP DIR="O" PHYSICAL="RstcPPCresetsys_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="XIL" BUSSTD_PSF="XIL_RESETPPC" MPD_INDEX="1" NAME="RESETPPC1" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="Core_Reset_Req_1"/>
            <PORTMAP DIR="I" PHYSICAL="Chip_Reset_Req_1"/>
            <PORTMAP DIR="I" PHYSICAL="System_Reset_Req_1"/>
            <PORTMAP DIR="O" PHYSICAL="RstcPPCresetcore_1"/>
            <PORTMAP DIR="O" PHYSICAL="RstcPPCresetchip_1"/>
            <PORTMAP DIR="O" PHYSICAL="RstcPPCresetsys_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="reset_0"/>
      </IOINTERFACES>
      <RESOURCES>
        <RESOURCE PERCENT="0" TOTAL="44800" TYPE="Slice Registers" USED="69"/>
        <RESOURCE PERCENT="0" TOTAL="44800" TYPE="Slice LUTs" USED="53"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="LUT Flip Flop pairs used" USED="74"/>
        <RESOURCE PERCENT="64" TOTAL="74" TYPE="fully used LUT-FF pairs" USED="48"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="unique control sets" USED="29"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="22"/>
        <RESOURCE PERCENT="0" TOTAL="640" TYPE="bonded IOBs" USED="0"/>
      </RESOURCES>
      <TIMING FREQUNITS="MHz" MAXFREQ="406.009">
        <TIMECLK SIGNAME="Slowest_sync_clk"/>
      </TIMING>
    </MODULE>
    <MODULE HWVERSION="2.01.a" INSTANCE="xps_intc_0" IPTYPE="PERIPHERAL" MHS_INDEX="17" MODCLASS="INTERRUPT_CNTLR" MODTYPE="xps_intc">
      <DESCRIPTION TYPE="SHORT">XPS Interrupt Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">intc core attached to the PLBV46</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/doc/xps_intc.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex5">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="2" MPD_INDEX="1" MSB="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0x81800000">
          <DESCRIPTION>Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" ENDIAN="BIG" IS_INSTANTIATED="TRUE" LSB="31" MHS_INDEX="3" MPD_INDEX="2" MSB="0" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0x8180ffff">
          <DESCRIPTION>High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="3" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="128">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="5" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="6" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="7" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="8" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Native Data Bus Width of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="9" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave is Capable of Bursts</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="10" NAME="C_NUM_INTR_INPUTS" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Number of Interrupt Inputs </DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="11" NAME="C_KIND_OF_INTR" TYPE="std_logic_vector" VALUE="0b11111111111111111111111111111111">
          <DESCRIPTION>Type of Interrupt for Each Input </DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="12" NAME="C_KIND_OF_EDGE" TYPE="std_logic_vector" VALUE="0b11111111111111111111111111111111">
          <DESCRIPTION>Type of Each Edge Senstive Interrupt </DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="13" NAME="C_KIND_OF_LVL" TYPE="std_logic_vector" VALUE="0b11111111111111111111111111111111">
          <DESCRIPTION>Type of Each Level Sensitive Interrupt </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="14" NAME="C_HAS_IPR" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Support IPR </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="15" NAME="C_HAS_SIE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Support SIE </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="16" NAME="C_HAS_CIE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Support CIE </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="17" NAME="C_HAS_IVR" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Support IVR </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="18" NAME="C_IRQ_IS_LEVEL" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>IRQ Output Use Level </DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="19" NAME="C_IRQ_ACTIVE" TYPE="std_logic" VALUE="1">
          <DESCRIPTION>The Sense of IRQ Output </DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" ENDIAN="LITTLE" IS_INSTANTIATED="TRUE" LEFT="1" LSB="0" MHS_INDEX="0" MPD_INDEX="42" MSB="1" NAME="Intr" RIGHT="0" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="RS232_Uart_1_Interrupt &amp; xps_timer_0_Interrupt" VECFORMULA="[(C_NUM_INTR_INPUTS-1):0]">
          <SIGNALS>
            <SIGNAL NAME="RS232_Uart_1_Interrupt"/>
            <SIGNAL NAME="xps_timer_0_Interrupt"/>
          </SIGNALS>
        </PORT>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="43" NAME="Irq" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="ppc440_0_EICC440EXTIRQ"/>
        <PORT BUS="SPLB" CLKFREQUENCY="100000000" DEF_SIGNAME="clk_100_0000MHzPLL0_ADJUST" DIR="I" MPD_INDEX="0" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_100_0000MHzPLL0_ADJUST"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_SPLB_Rst" DIR="I" MPD_INDEX="1" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_v46_0_SPLB_Rst"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_v46_0_PLB_ABus" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_PAValid" DIR="I" MPD_INDEX="3" NAME="PLB_PAValid" SIGNAME="plb_v46_0_PLB_PAValid"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_masterID" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="4" MSB="0" NAME="PLB_masterID" RIGHT="1" SIGNAME="plb_v46_0_PLB_masterID" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_RNW" DIR="I" MPD_INDEX="5" NAME="PLB_RNW" SIGNAME="plb_v46_0_PLB_RNW"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="6" MSB="0" NAME="PLB_BE" RIGHT="15" SIGNAME="plb_v46_0_PLB_BE" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="7" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_v46_0_PLB_size" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="8" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_v46_0_PLB_type" VECFORMULA="[0:2]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="9" MSB="0" NAME="PLB_wrDBus" RIGHT="127" SIGNAME="plb_v46_0_PLB_wrDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="10" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_v46_0_PLB_UABus" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_SAValid" DIR="I" MPD_INDEX="11" NAME="PLB_SAValid" SIGNAME="plb_v46_0_PLB_SAValid"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdPrim" DIR="I" MPD_INDEX="12" NAME="PLB_rdPrim" SIGNAME="plb_v46_0_PLB_rdPrim"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrPrim" DIR="I" MPD_INDEX="13" NAME="PLB_wrPrim" SIGNAME="plb_v46_0_PLB_wrPrim"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_abort" DIR="I" MPD_INDEX="14" NAME="PLB_abort" SIGNAME="plb_v46_0_PLB_abort"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_busLock" DIR="I" MPD_INDEX="15" NAME="PLB_busLock" SIGNAME="plb_v46_0_PLB_busLock"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="16" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_v46_0_PLB_MSize" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_lockErr" DIR="I" MPD_INDEX="17" NAME="PLB_lockErr" SIGNAME="plb_v46_0_PLB_lockErr"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrBurst" DIR="I" MPD_INDEX="18" NAME="PLB_wrBurst" SIGNAME="plb_v46_0_PLB_wrBurst"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdBurst" DIR="I" MPD_INDEX="19" NAME="PLB_rdBurst" SIGNAME="plb_v46_0_PLB_rdBurst"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrPendReq" DIR="I" MPD_INDEX="20" NAME="PLB_wrPendReq" SIGNAME="plb_v46_0_PLB_wrPendReq"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdPendReq" DIR="I" MPD_INDEX="21" NAME="PLB_rdPendReq" SIGNAME="plb_v46_0_PLB_rdPendReq"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="22" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_v46_0_PLB_wrPendPri" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="23" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_v46_0_PLB_rdPendPri" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="24" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_v46_0_PLB_reqPri" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="25" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_v46_0_PLB_TAttribute" VECFORMULA="[0:15]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_addrAck" DIR="O" MPD_INDEX="26" NAME="Sl_addrAck" SIGNAME="plb_v46_0_Sl_addrAck"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="27" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_v46_0_Sl_SSize" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wait" DIR="O" MPD_INDEX="28" NAME="Sl_wait" SIGNAME="plb_v46_0_Sl_wait"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rearbitrate" DIR="O" MPD_INDEX="29" NAME="Sl_rearbitrate" SIGNAME="plb_v46_0_Sl_rearbitrate"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wrDAck" DIR="O" MPD_INDEX="30" NAME="Sl_wrDAck" SIGNAME="plb_v46_0_Sl_wrDAck"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wrComp" DIR="O" MPD_INDEX="31" NAME="Sl_wrComp" SIGNAME="plb_v46_0_Sl_wrComp"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="32" MSB="0" NAME="Sl_rdDBus" RIGHT="127" SIGNAME="plb_v46_0_Sl_rdDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdDAck" DIR="O" MPD_INDEX="33" NAME="Sl_rdDAck" SIGNAME="plb_v46_0_Sl_rdDAck"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdComp" DIR="O" MPD_INDEX="34" NAME="Sl_rdComp" SIGNAME="plb_v46_0_Sl_rdComp"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="35" MSB="0" NAME="Sl_MBusy" RIGHT="2" SIGNAME="plb_v46_0_Sl_MBusy" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="36" MSB="0" NAME="Sl_MWrErr" RIGHT="2" SIGNAME="plb_v46_0_Sl_MWrErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="37" MSB="0" NAME="Sl_MRdErr" RIGHT="2" SIGNAME="plb_v46_0_Sl_MRdErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wrBTerm" DIR="O" MPD_INDEX="38" NAME="Sl_wrBTerm" SIGNAME="plb_v46_0_Sl_wrBTerm"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="39" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_v46_0_Sl_rdWdAddr" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdBTerm" DIR="O" MPD_INDEX="40" NAME="Sl_rdBTerm" SIGNAME="plb_v46_0_Sl_rdBTerm"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="41" MSB="0" NAME="Sl_MIRQ" RIGHT="2" SIGNAME="plb_v46_0_Sl_MIRQ" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb_v46_0" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="2172649472" BASENAME="C_BASEADDR" BASEVALUE="0x81800000" HIGHDECIMAL="2172715007" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x8180ffff" MEMTYPE="REGISTER" MINSIZE="0x20" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
      <INTERRUPTINFO INTC_INDEX="0" TYPE="CONTROLLER">
        <SOURCE INSTANCE="RS232_Uart_1" PRIORITY="0" SIGNAME="RS232_Uart_1_Interrupt"/>
        <SOURCE INSTANCE="xps_timer_0" PRIORITY="1" SIGNAME="xps_timer_0_Interrupt"/>
        <TARGET INSTANCE="ppc440_0"/>
      </INTERRUPTINFO>
      <RESOURCES>
        <RESOURCE PERCENT="0" TOTAL="44800" TYPE="Slice Registers" USED="137"/>
        <RESOURCE PERCENT="0" TOTAL="44800" TYPE="Slice LUTs" USED="95"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="LUT Flip Flop pairs used" USED="176"/>
        <RESOURCE PERCENT="31" TOTAL="176" TYPE="fully used LUT-FF pairs" USED="56"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="unique control sets" USED="41"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="413"/>
        <RESOURCE PERCENT="0" TOTAL="640" TYPE="bonded IOBs" USED="0"/>
      </RESOURCES>
      <TIMING FREQUNITS="MHz" MAXFREQ="317.360">
        <TIMECLK SIGNAME="SPLB_Clk"/>
        <TIMECLK SIGNAME="Intr&lt;1>"/>
        <TIMECLK SIGNAME="Intr&lt;0>"/>
      </TIMING>
    </MODULE>
    <MODULE HWVERSION="2.01.a" INSTANCE="xps_tft_0" IPTYPE="PERIPHERAL" MHS_INDEX="18" MODCLASS="PERIPHERAL" MODTYPE="xps_tft">
      <DESCRIPTION TYPE="SHORT">XPS TFT</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">XPS TFT</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/doc/xps_tft.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER MPD_INDEX="0" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex5">
          <DESCRIPTION>Device Family</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="1" NAME="C_DCR_SPLB_SLAVE_IF" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Select Controller Register Access Interface</DESCRIPTION>
        </PARAMETER>
        <PARAMETER IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="2" NAME="C_TFT_INTERFACE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Select TFT Interface</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="NONE" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="3" NAME="C_I2C_SLAVE_ADDR" TYPE="std_logic_vector" VALUE="0b1110110">
          <DESCRIPTION>I2C Slave Address of External Chrontel DVI Transmitter</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="NONE" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="4" NAME="C_DEFAULT_TFT_BASE_ADDR" TYPE="std_logic_vector" VALUE="0x0d000000">
          <DESCRIPTION>Base Address of PLB Attached Video Memory</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" MPD_INDEX="5" NAME="C_DCR_BASEADDR" TYPE="std_logic_vector" VALUE="0b1111111111">
          <DESCRIPTION>DCR Bus Base Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" MPD_INDEX="6" NAME="C_DCR_HIGHADDR" TYPE="std_logic_vector" VALUE="0b0000000000">
          <DESCRIPTION>DCR Bus High Address</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="7" NAME="C_MPLB_AWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Master Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="8" NAME="C_MPLB_DWIDTH" TYPE="INTEGER" VALUE="128">
          <DESCRIPTION>Master Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="9" NAME="C_MPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="64">
          <DESCRIPTION>Native Data Bus Width of PLB Master</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="10" NAME="C_MPLB_SMALLEST_SLAVE" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Smallest Master Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="11" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>PLB Address Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="12" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="128">
          <DESCRIPTION>PLB Data Bus Width</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="13" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0">
          <DESCRIPTION>PLB Slave Uses P2P Topology</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="14" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="2">
          <DESCRIPTION>Master ID Bus Width of PLB</DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="15" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="3">
          <DESCRIPTION>Number of PLB Masters</DESCRIPTION>
        </PARAMETER>
        <PARAMETER MPD_INDEX="16" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32">
          <DESCRIPTION>Native Data Bus Width of PLB Slave</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="6" MPD_INDEX="17" NAME="C_SPLB_BASEADDR" TYPE="std_logic_vector" VALUE="0x86e00000">
          <DESCRIPTION>Base Address of XPS TFT Controller</DESCRIPTION>
        </PARAMETER>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="7" MPD_INDEX="18" NAME="C_SPLB_HIGHADDR" TYPE="std_logic_vector" VALUE="0x86e0ffff">
          <DESCRIPTION>High Address of XPS TFT Controller</DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="25000000" DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="84" NAME="SYS_TFT_Clk" SIGIS="CLK" SIGNAME="clk_25_0000MHz"/>
        <PORT DIR="O" IOS="tft_0" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="86" NAME="TFT_VSYNC" SIGNAME="xps_tft_0_TFT_VSYNC">
          <DESCRIPTION>TFT Verical Sync</DESCRIPTION>
        </PORT>
        <PORT DIR="O" IOS="tft_0" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="85" NAME="TFT_HSYNC" SIGNAME="xps_tft_0_TFT_HSYNC">
          <DESCRIPTION>TFT Horizontal Sync</DESCRIPTION>
        </PORT>
        <PORT DIR="O" IOS="tft_0" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="87" NAME="TFT_DE" SIGNAME="xps_tft_0_TFT_DE">
          <DESCRIPTION>TFT Data Enable Sync</DESCRIPTION>
        </PORT>
        <PORT DIR="O" IOS="tft_0" IS_INSTANTIATED="TRUE" MHS_INDEX="4" MPD_INDEX="93" NAME="TFT_DVI_CLK_P" SIGNAME="xps_tft_0_TFT_DVI_CLK_P">
          <DESCRIPTION>TFT DVI Clock</DESCRIPTION>
        </PORT>
        <PORT DIR="O" IOS="tft_0" IS_INSTANTIATED="TRUE" MHS_INDEX="5" MPD_INDEX="94" NAME="TFT_DVI_CLK_N" SIGNAME="xps_tft_0_TFT_DVI_CLK_N">
          <DESCRIPTION>TFT DVI Clock</DESCRIPTION>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="tft_0" IS_INSTANTIATED="TRUE" LEFT="11" LSB="0" MHS_INDEX="6" MPD_INDEX="95" MSB="11" NAME="TFT_DVI_DATA" RIGHT="0" SIGNAME="xps_tft_0_TFT_DVI_DATA" VECFORMULA="[11:0]">
          <DESCRIPTION>TFT DVI data</DESCRIPTION>
        </PORT>
        <PORT DIR="IO" IOS="tft_0" IS_INSTANTIATED="TRUE" IS_THREE_STATE="TRUE" MHS_INDEX="7" MPD_INDEX="102" NAME="TFT_IIC_SCL" SIGNAME="xps_tft_0_TFT_IIC_SCL" TRI_I="TFT_IIC_SCL_I" TRI_O="TFT_IIC_SCL_O" TRI_T="TFT_IIC_SCL_T">
          <DESCRIPTION>Chrontel I2C Clock</DESCRIPTION>
        </PORT>
        <PORT DIR="IO" IOS="tft_0" IS_INSTANTIATED="TRUE" IS_THREE_STATE="TRUE" MHS_INDEX="8" MPD_INDEX="103" NAME="TFT_IIC_SDA" SIGNAME="xps_tft_0_TFT_IIC_SDA" TRI_I="TFT_IIC_SDA_I" TRI_O="TFT_IIC_SDA_O" TRI_T="TFT_IIC_SDA_T">
          <DESCRIPTION>Chrontel I2C Data</DESCRIPTION>
        </PORT>
        <PORT BUS="SPLB" CLKFREQUENCY="100000000" DEF_SIGNAME="clk_100_0000MHzPLL0_ADJUST" DIR="I" MPD_INDEX="0" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_100_0000MHzPLL0_ADJUST"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_SPLB_Rst" DIR="I" MPD_INDEX="1" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_v46_0_SPLB_Rst"/>
        <PORT BUS="MPLB" CLKFREQUENCY="100000000" DEF_SIGNAME="clk_100_0000MHzPLL0_ADJUST" DIR="I" MPD_INDEX="2" NAME="MPLB_Clk" SIGIS="CLK" SIGNAME="clk_100_0000MHzPLL0_ADJUST"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_MPLB_Rst" DIR="I" MPD_INDEX="3" NAME="MPLB_Rst" SIGIS="RST" SIGNAME="plb_v46_0_MPLB_Rst"/>
        <PORT DIR="O" MPD_INDEX="4" NAME="MD_error" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="5" NAME="IP2INTC_Irpt" SENSITIVITY="EDGE_RISING" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_request" DIR="O" MPD_INDEX="6" NAME="M_request" SIGNAME="plb_v46_0_M_request"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_priority" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="7" MSB="0" NAME="M_priority" RIGHT="1" SIGNAME="plb_v46_0_M_priority" VECFORMULA="[0:1]"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_busLock" DIR="O" MPD_INDEX="8" NAME="M_busLock" SIGNAME="plb_v46_0_M_busLock"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_RNW" DIR="O" MPD_INDEX="9" NAME="M_RNW" SIGNAME="plb_v46_0_M_RNW"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_BE" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="10" MSB="0" NAME="M_BE" RIGHT="15" SIGNAME="plb_v46_0_M_BE" VECFORMULA="[0:((C_MPLB_DWIDTH/8)-1)]"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_MSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="11" MSB="0" NAME="M_MSize" RIGHT="1" SIGNAME="plb_v46_0_M_MSize" VECFORMULA="[0:1]"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_size" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="12" MSB="0" NAME="M_size" RIGHT="3" SIGNAME="plb_v46_0_M_size" VECFORMULA="[0:3]"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_type" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="13" MSB="0" NAME="M_type" RIGHT="2" SIGNAME="plb_v46_0_M_type" VECFORMULA="[0:2]"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_ABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="14" MSB="0" NAME="M_ABus" RIGHT="31" SIGNAME="plb_v46_0_M_ABus" VECFORMULA="[0:31]"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_wrBurst" DIR="O" MPD_INDEX="15" NAME="M_wrBurst" SIGNAME="plb_v46_0_M_wrBurst"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_rdBurst" DIR="O" MPD_INDEX="16" NAME="M_rdBurst" SIGNAME="plb_v46_0_M_rdBurst"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_wrDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="17" MSB="0" NAME="M_wrDBus" RIGHT="127" SIGNAME="plb_v46_0_M_wrDBus" VECFORMULA="[0:(C_MPLB_DWIDTH-1)]"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MSSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="18" MSB="0" NAME="PLB_MSSize" RIGHT="1" SIGNAME="plb_v46_0_PLB_MSSize" VECFORMULA="[0:1]"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MAddrAck" DIR="I" MPD_INDEX="19" NAME="PLB_MAddrAck" SIGNAME="plb_v46_0_PLB_MAddrAck"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MRearbitrate" DIR="I" MPD_INDEX="20" NAME="PLB_MRearbitrate" SIGNAME="plb_v46_0_PLB_MRearbitrate"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MTimeout" DIR="I" MPD_INDEX="21" NAME="PLB_MTimeout" SIGNAME="plb_v46_0_PLB_MTimeout"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MRdErr" DIR="I" MPD_INDEX="22" NAME="PLB_MRdErr" SIGNAME="plb_v46_0_PLB_MRdErr"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MWrErr" DIR="I" MPD_INDEX="23" NAME="PLB_MWrErr" SIGNAME="plb_v46_0_PLB_MWrErr"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MRdDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="24" MSB="0" NAME="PLB_MRdDBus" RIGHT="127" SIGNAME="plb_v46_0_PLB_MRdDBus" VECFORMULA="[0:(C_MPLB_DWIDTH-1)]"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MRdDAck" DIR="I" MPD_INDEX="25" NAME="PLB_MRdDAck" SIGNAME="plb_v46_0_PLB_MRdDAck"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MWrDAck" DIR="I" MPD_INDEX="26" NAME="PLB_MWrDAck" SIGNAME="plb_v46_0_PLB_MWrDAck"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MRdBTerm" DIR="I" MPD_INDEX="27" NAME="PLB_MRdBTerm" SIGNAME="plb_v46_0_PLB_MRdBTerm"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MWrBTerm" DIR="I" MPD_INDEX="28" NAME="PLB_MWrBTerm" SIGNAME="plb_v46_0_PLB_MWrBTerm"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_TAttribute" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="29" MSB="0" NAME="M_TAttribute" RIGHT="15" SIGNAME="plb_v46_0_M_TAttribute" VECFORMULA="[0:15]"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_lockErr" DIR="O" MPD_INDEX="30" NAME="M_lockErr" SIGNAME="plb_v46_0_M_lockErr"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_abort" DIR="O" MPD_INDEX="31" NAME="M_abort" SIGNAME="plb_v46_0_M_abort"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_UABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="32" MSB="0" NAME="M_UABus" RIGHT="31" SIGNAME="plb_v46_0_M_UABus" VECFORMULA="[0:31]"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MBusy" DIR="I" MPD_INDEX="33" NAME="PLB_MBusy" SIGNAME="plb_v46_0_PLB_MBusy"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MIRQ" DIR="I" MPD_INDEX="34" NAME="PLB_MIRQ" SIGNAME="plb_v46_0_PLB_MIRQ"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MRdWdAddr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="35" MSB="0" NAME="PLB_MRdWdAddr" RIGHT="3" SIGNAME="plb_v46_0_PLB_MRdWdAddr" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="36" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_v46_0_PLB_ABus" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_PAValid" DIR="I" MPD_INDEX="37" NAME="PLB_PAValid" SIGNAME="plb_v46_0_PLB_PAValid"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_masterID" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="38" MSB="0" NAME="PLB_masterID" RIGHT="1" SIGNAME="plb_v46_0_PLB_masterID" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_RNW" DIR="I" MPD_INDEX="39" NAME="PLB_RNW" SIGNAME="plb_v46_0_PLB_RNW"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="40" MSB="0" NAME="PLB_BE" RIGHT="15" SIGNAME="plb_v46_0_PLB_BE" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="41" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_v46_0_PLB_size" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="42" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_v46_0_PLB_type" VECFORMULA="[0:2]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="43" MSB="0" NAME="PLB_wrDBus" RIGHT="127" SIGNAME="plb_v46_0_PLB_wrDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_addrAck" DIR="O" MPD_INDEX="44" NAME="Sl_addrAck" SIGNAME="plb_v46_0_Sl_addrAck"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="45" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_v46_0_Sl_SSize" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wait" DIR="O" MPD_INDEX="46" NAME="Sl_wait" SIGNAME="plb_v46_0_Sl_wait"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rearbitrate" DIR="O" MPD_INDEX="47" NAME="Sl_rearbitrate" SIGNAME="plb_v46_0_Sl_rearbitrate"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wrDAck" DIR="O" MPD_INDEX="48" NAME="Sl_wrDAck" SIGNAME="plb_v46_0_Sl_wrDAck"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wrComp" DIR="O" MPD_INDEX="49" NAME="Sl_wrComp" SIGNAME="plb_v46_0_Sl_wrComp"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="50" MSB="0" NAME="Sl_rdDBus" RIGHT="127" SIGNAME="plb_v46_0_Sl_rdDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdDAck" DIR="O" MPD_INDEX="51" NAME="Sl_rdDAck" SIGNAME="plb_v46_0_Sl_rdDAck"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdComp" DIR="O" MPD_INDEX="52" NAME="Sl_rdComp" SIGNAME="plb_v46_0_Sl_rdComp"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="53" MSB="0" NAME="Sl_MBusy" RIGHT="2" SIGNAME="plb_v46_0_Sl_MBusy" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="54" MSB="0" NAME="Sl_MWrErr" RIGHT="2" SIGNAME="plb_v46_0_Sl_MWrErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="55" MSB="0" NAME="Sl_MRdErr" RIGHT="2" SIGNAME="plb_v46_0_Sl_MRdErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="56" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_v46_0_PLB_UABus" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_SAValid" DIR="I" MPD_INDEX="57" NAME="PLB_SAValid" SIGNAME="plb_v46_0_PLB_SAValid"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdPrim" DIR="I" MPD_INDEX="58" NAME="PLB_rdPrim" SIGNAME="plb_v46_0_PLB_rdPrim"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrPrim" DIR="I" MPD_INDEX="59" NAME="PLB_wrPrim" SIGNAME="plb_v46_0_PLB_wrPrim"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_abort" DIR="I" MPD_INDEX="60" NAME="PLB_abort" SIGNAME="plb_v46_0_PLB_abort"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_busLock" DIR="I" MPD_INDEX="61" NAME="PLB_busLock" SIGNAME="plb_v46_0_PLB_busLock"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="62" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_v46_0_PLB_MSize" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_lockErr" DIR="I" MPD_INDEX="63" NAME="PLB_lockErr" SIGNAME="plb_v46_0_PLB_lockErr"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrBurst" DIR="I" MPD_INDEX="64" NAME="PLB_wrBurst" SIGNAME="plb_v46_0_PLB_wrBurst"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdBurst" DIR="I" MPD_INDEX="65" NAME="PLB_rdBurst" SIGNAME="plb_v46_0_PLB_rdBurst"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrPendReq" DIR="I" MPD_INDEX="66" NAME="PLB_wrPendReq" SIGNAME="plb_v46_0_PLB_wrPendReq"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdPendReq" DIR="I" MPD_INDEX="67" NAME="PLB_rdPendReq" SIGNAME="plb_v46_0_PLB_rdPendReq"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="68" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_v46_0_PLB_wrPendPri" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="69" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_v46_0_PLB_rdPendPri" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="70" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_v46_0_PLB_reqPri" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="71" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_v46_0_PLB_TAttribute" VECFORMULA="[0:15]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wrBTerm" DIR="O" MPD_INDEX="72" NAME="Sl_wrBTerm" SIGNAME="plb_v46_0_Sl_wrBTerm"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="73" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_v46_0_Sl_rdWdAddr" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdBTerm" DIR="O" MPD_INDEX="74" NAME="Sl_rdBTerm" SIGNAME="plb_v46_0_Sl_rdBTerm"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="75" MSB="0" NAME="Sl_MIRQ" RIGHT="2" SIGNAME="plb_v46_0_Sl_MIRQ" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="76" NAME="DCR_Clk" SIGIS="CLK" SIGNAME="__NOC__"/>
        <PORT DIR="I" IS_VALID="FALSE" MPD_INDEX="77" NAME="DCR_Rst" SIGIS="RST" SIGNAME="__NOC__"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="78" NAME="DCR_Read" SIGNAME="__NOC__"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="I" MPD_INDEX="79" NAME="DCR_Write" SIGNAME="__NOC__"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="9" MPD_INDEX="80" MSB="0" NAME="DCR_ABus" RIGHT="9" SIGNAME="__NOC__" VECFORMULA="[0:9]"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="81" MSB="0" NAME="DCR_Sl_DBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="82" MSB="0" NAME="Sl_DCRDBus" RIGHT="31" SIGNAME="__NOC__" VECFORMULA="[0:31]"/>
        <PORT BUS="SDCR" DEF_SIGNAME="__BUS__" DIR="O" MPD_INDEX="83" NAME="Sl_DCRAck" SIGNAME="__NOC__"/>
        <PORT DIR="O" IOS="tft_0" MPD_INDEX="88" NAME="TFT_DPS" SIGNAME="__NOC__">
          <DESCRIPTION>TFT Display scan method</DESCRIPTION>
        </PORT>
        <PORT DIR="O" IOS="tft_0" MPD_INDEX="89" NAME="TFT_VGA_CLK" SIGNAME="__NOC__">
          <DESCRIPTION>TFT VGA clock output</DESCRIPTION>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="tft_0" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="90" MSB="5" NAME="TFT_VGA_R" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[5:0]">
          <DESCRIPTION>TFT VGA RED data</DESCRIPTION>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="tft_0" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="91" MSB="5" NAME="TFT_VGA_G" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[5:0]">
          <DESCRIPTION>TFT VGA GREEN data</DESCRIPTION>
        </PORT>
        <PORT DIR="O" ENDIAN="LITTLE" IOS="tft_0" IS_VALID="FALSE" LEFT="5" LSB="0" MPD_INDEX="92" MSB="5" NAME="TFT_VGA_B" RIGHT="0" SIGNAME="__NOC__" VECFORMULA="[5:0]">
          <DESCRIPTION>TFT VGA BLUE data</DESCRIPTION>
        </PORT>
        <PORT DIR="I" MPD_INDEX="96" NAME="TFT_IIC_SCL_I" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="97" NAME="TFT_IIC_SCL_O" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="98" NAME="TFT_IIC_SCL_T" SIGNAME="__NOC__"/>
        <PORT DIR="I" MPD_INDEX="99" NAME="TFT_IIC_SDA_I" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="100" NAME="TFT_IIC_SDA_O" SIGNAME="__NOC__"/>
        <PORT DIR="O" MPD_INDEX="101" NAME="TFT_IIC_SDA_T" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb_v46_0" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="plb_v46_0" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="MPLB" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="MPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="MPLB_Rst"/>
            <PORTMAP DIR="O" PHYSICAL="M_request"/>
            <PORTMAP DIR="O" PHYSICAL="M_priority"/>
            <PORTMAP DIR="O" PHYSICAL="M_busLock"/>
            <PORTMAP DIR="O" PHYSICAL="M_RNW"/>
            <PORTMAP DIR="O" PHYSICAL="M_BE"/>
            <PORTMAP DIR="O" PHYSICAL="M_MSize"/>
            <PORTMAP DIR="O" PHYSICAL="M_size"/>
            <PORTMAP DIR="O" PHYSICAL="M_type"/>
            <PORTMAP DIR="O" PHYSICAL="M_ABus"/>
            <PORTMAP DIR="O" PHYSICAL="M_wrBurst"/>
            <PORTMAP DIR="O" PHYSICAL="M_rdBurst"/>
            <PORTMAP DIR="O" PHYSICAL="M_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MAddrAck"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MRearbitrate"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MTimeout"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MRdErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MWrErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MRdDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MRdDAck"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MWrDAck"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MRdBTerm"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MWrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="M_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="M_lockErr"/>
            <PORTMAP DIR="O" PHYSICAL="M_abort"/>
            <PORTMAP DIR="O" PHYSICAL="M_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MBusy"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MIRQ"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MRdWdAddr"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" BUSSTD="DCR" BUSSTD_PSF="DCR" IS_VALID="FALSE" MPD_INDEX="2" NAME="SDCR" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="DCR_Read"/>
            <PORTMAP DIR="I" PHYSICAL="DCR_Write"/>
            <PORTMAP DIR="I" PHYSICAL="DCR_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="DCR_Sl_DBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_DCRDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_DCRAck"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <IOINTERFACES>
        <IOINTERFACE MPD_INDEX="0" NAME="tft_0" TYPE="XIL_TFT_V1">
          <PORTMAPS>
            <PORTMAP DIR="O" PHYSICAL="TFT_VSYNC"/>
            <PORTMAP DIR="O" PHYSICAL="TFT_HSYNC"/>
            <PORTMAP DIR="O" PHYSICAL="TFT_DE"/>
            <PORTMAP DIR="O" PHYSICAL="TFT_DVI_CLK_P"/>
            <PORTMAP DIR="O" PHYSICAL="TFT_DVI_CLK_N"/>
            <PORTMAP DIR="O" PHYSICAL="TFT_DVI_DATA"/>
            <PORTMAP DIR="IO" PHYSICAL="TFT_IIC_SCL"/>
            <PORTMAP DIR="IO" PHYSICAL="TFT_IIC_SDA"/>
            <PORTMAP DIR="O" PHYSICAL="TFT_DPS"/>
            <PORTMAP DIR="O" PHYSICAL="TFT_VGA_CLK"/>
            <PORTMAP DIR="O" PHYSICAL="TFT_VGA_R"/>
            <PORTMAP DIR="O" PHYSICAL="TFT_VGA_G"/>
            <PORTMAP DIR="O" PHYSICAL="TFT_VGA_B"/>
          </PORTMAPS>
        </IOINTERFACE>
      </IOINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="1023" BASENAME="C_DCR_BASEADDR" BASEVALUE="0b1111111111" HIGHDECIMAL="0" HIGHNAME="C_DCR_HIGHADDR" HIGHVALUE="0b0000000000" IS_VALID="FALSE" MEMTYPE="REGISTER" MINSIZE="4" SIZE="0" SIZEABRV="U">
          <SLAVES>
            <SLAVE BUSINTERFACE="SDCR"/>
          </SLAVES>
        </MEMRANGE>
        <MEMRANGE BASEDECIMAL="2262827008" BASENAME="C_SPLB_BASEADDR" BASEVALUE="0x86e00000" HIGHDECIMAL="2262892543" HIGHNAME="C_SPLB_HIGHADDR" HIGHVALUE="0x86e0ffff" MEMTYPE="REGISTER" MINSIZE="0x10" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
      <RESOURCES>
        <RESOURCE PERCENT="1" TOTAL="44800" TYPE="Slice Registers" USED="759"/>
        <RESOURCE PERCENT="1" TOTAL="44800" TYPE="Slice LUTs" USED="610"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="LUT Flip Flop pairs used" USED="967"/>
        <RESOURCE PERCENT="41" TOTAL="967" TYPE="fully used LUT-FF pairs" USED="402"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="unique control sets" USED="122"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="924"/>
        <RESOURCE PERCENT="0" TOTAL="640" TYPE="bonded IOBs" USED="0"/>
        <RESOURCE PERCENT="0" TOTAL="148" TYPE="Block RAM/FIFO" USED="1"/>
      </RESOURCES>
      <TIMING FREQUNITS="MHz" MAXFREQ="226.040">
        <TIMECLK SIGNAME="MPLB_Clk"/>
        <TIMECLK SIGNAME="SYS_TFT_Clk"/>
        <TIMECLK SIGNAME="SPLB_Clk"/>
      </TIMING>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="util_vector_logic_0" IPTYPE="PERIPHERAL" MHS_INDEX="19" MODCLASS="IP" MODTYPE="util_vector_logic">
      <DESCRIPTION TYPE="SHORT">Utility Vector Logic</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">'Simple logic functions, and, or, xor, not.'</DESCRIPTION>
      <DOCUMENTATION>
        <DOCUMENT SOURCE="C:/Xilinx/13.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/util_vector_logic_v1_00_a/doc/util_vector_logic.pdf" TYPE="IP"/>
      </DOCUMENTATION>
      <LICENSEINFO ICON_NAME="ps_core_preferred"/>
      <PARAMETERS>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="0" NAME="C_OPERATION" TYPE="string" VALUE="not">
          <DESCRIPTION>Type of Vector Operation To Perform </DESCRIPTION>
        </PARAMETER>
        <PARAMETER CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="1" NAME="C_SIZE" TYPE="INTEGER" VALUE="1">
          <DESCRIPTION>Size of The Vector </DESCRIPTION>
        </PARAMETER>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="Op1" SIGNAME="sys_periph_reset" VECFORMULA="[0:C_SIZE-1]"/>
        <PORT DIR="O" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="2" NAME="Res" SIGNAME="sys_periph_reset_n" VECFORMULA="[0:C_SIZE-1]"/>
        <PORT DIR="I" MPD_INDEX="1" NAME="Op2" SIGNAME="__NOC__" VECFORMULA="[0:C_SIZE-1]"/>
      </PORTS>
      <BUSINTERFACES/>
      <RESOURCES>
        <RESOURCE PERCENT="0" TOTAL="44800" TYPE="Slice LUTs" USED="1"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="LUT Flip Flop pairs used" USED="1"/>
        <RESOURCE PERCENT="0" TOTAL="1" TYPE="fully used LUT-FF pairs" USED="0"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="unique control sets" USED="0"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="3"/>
        <RESOURCE PERCENT="0" TOTAL="640" TYPE="bonded IOBs" USED="0"/>
      </RESOURCES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="h3dge_coproc_0" IPTYPE="PERIPHERAL" MHS_INDEX="20" MODCLASS="PERIPHERAL" MODTYPE="h3dge_coproc">
      <DESCRIPTION TYPE="SHORT">H3DGE_COPROC</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">h3dge project ray tracing co-processor.</DESCRIPTION>
      <LICENSEINFO ICON_NAME="ps_core_local"/>
      <PARAMETERS>
        <PARAMETER ADDRESS="BASE" ADDR_TYPE="REGISTER" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="2" MPD_INDEX="0" NAME="C_BASEADDR" TYPE="std_logic_vector" VALUE="0xc2800000"/>
        <PARAMETER ADDRESS="HIGH" ADDR_TYPE="REGISTER" CHANGEDBY="USER" IS_INSTANTIATED="TRUE" MHS_INDEX="3" MPD_INDEX="1" NAME="C_HIGHADDR" TYPE="std_logic_vector" VALUE="0xc280ffff"/>
        <PARAMETER MPD_INDEX="2" NAME="C_SPLB_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="3" NAME="C_SPLB_DWIDTH" TYPE="INTEGER" VALUE="128"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="4" NAME="C_SPLB_NUM_MASTERS" TYPE="INTEGER" VALUE="3"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="5" NAME="C_SPLB_MID_WIDTH" TYPE="INTEGER" VALUE="2"/>
        <PARAMETER MPD_INDEX="6" NAME="C_SPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="7" NAME="C_SPLB_P2P" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="8" NAME="C_SPLB_SUPPORT_BURSTS" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="9" NAME="C_SPLB_SMALLEST_MASTER" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="10" NAME="C_SPLB_CLK_PERIOD_PS" TYPE="INTEGER" VALUE="10000"/>
        <PARAMETER MPD_INDEX="11" NAME="C_INCLUDE_DPHASE_TIMER" TYPE="INTEGER" VALUE="1"/>
        <PARAMETER CHANGEDBY="SYSTEM" MPD_INDEX="12" NAME="C_FAMILY" TYPE="STRING" VALUE="virtex5"/>
        <PARAMETER MPD_INDEX="13" NAME="C_MPLB_AWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="14" NAME="C_MPLB_DWIDTH" TYPE="INTEGER" VALUE="128"/>
        <PARAMETER MPD_INDEX="15" NAME="C_MPLB_NATIVE_DWIDTH" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="16" NAME="C_MPLB_P2P" TYPE="INTEGER" VALUE="0"/>
        <PARAMETER MPD_INDEX="17" NAME="C_MPLB_SMALLEST_SLAVE" TYPE="INTEGER" VALUE="32"/>
        <PARAMETER MPD_INDEX="18" NAME="C_MPLB_CLK_PERIOD_PS" TYPE="INTEGER" VALUE="10000"/>
      </PARAMETERS>
      <PORTS>
        <PORT BUS="SPLB" CLKFREQUENCY="100000000" DEF_SIGNAME="clk_100_0000MHzPLL0_ADJUST" DIR="I" MPD_INDEX="0" NAME="SPLB_Clk" SIGIS="CLK" SIGNAME="clk_100_0000MHzPLL0_ADJUST"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_SPLB_Rst" DIR="I" MPD_INDEX="1" NAME="SPLB_Rst" SIGIS="RST" SIGNAME="plb_v46_0_SPLB_Rst"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_ABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="2" MSB="0" NAME="PLB_ABus" RIGHT="31" SIGNAME="plb_v46_0_PLB_ABus" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_UABus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="3" MSB="0" NAME="PLB_UABus" RIGHT="31" SIGNAME="plb_v46_0_PLB_UABus" VECFORMULA="[0:31]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_PAValid" DIR="I" MPD_INDEX="4" NAME="PLB_PAValid" SIGNAME="plb_v46_0_PLB_PAValid"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_SAValid" DIR="I" MPD_INDEX="5" NAME="PLB_SAValid" SIGNAME="plb_v46_0_PLB_SAValid"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdPrim" DIR="I" MPD_INDEX="6" NAME="PLB_rdPrim" SIGNAME="plb_v46_0_PLB_rdPrim"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrPrim" DIR="I" MPD_INDEX="7" NAME="PLB_wrPrim" SIGNAME="plb_v46_0_PLB_wrPrim"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_masterID" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="8" MSB="0" NAME="PLB_masterID" RIGHT="1" SIGNAME="plb_v46_0_PLB_masterID" VECFORMULA="[0:(C_SPLB_MID_WIDTH-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_abort" DIR="I" MPD_INDEX="9" NAME="PLB_abort" SIGNAME="plb_v46_0_PLB_abort"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_busLock" DIR="I" MPD_INDEX="10" NAME="PLB_busLock" SIGNAME="plb_v46_0_PLB_busLock"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_RNW" DIR="I" MPD_INDEX="11" NAME="PLB_RNW" SIGNAME="plb_v46_0_PLB_RNW"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_BE" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="12" MSB="0" NAME="PLB_BE" RIGHT="15" SIGNAME="plb_v46_0_PLB_BE" VECFORMULA="[0:((C_SPLB_DWIDTH/8)-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_MSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="13" MSB="0" NAME="PLB_MSize" RIGHT="1" SIGNAME="plb_v46_0_PLB_MSize" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_size" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="14" MSB="0" NAME="PLB_size" RIGHT="3" SIGNAME="plb_v46_0_PLB_size" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_type" DIR="I" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="15" MSB="0" NAME="PLB_type" RIGHT="2" SIGNAME="plb_v46_0_PLB_type" VECFORMULA="[0:2]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_lockErr" DIR="I" MPD_INDEX="16" NAME="PLB_lockErr" SIGNAME="plb_v46_0_PLB_lockErr"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="17" MSB="0" NAME="PLB_wrDBus" RIGHT="127" SIGNAME="plb_v46_0_PLB_wrDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrBurst" DIR="I" MPD_INDEX="18" NAME="PLB_wrBurst" SIGNAME="plb_v46_0_PLB_wrBurst"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdBurst" DIR="I" MPD_INDEX="19" NAME="PLB_rdBurst" SIGNAME="plb_v46_0_PLB_rdBurst"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrPendReq" DIR="I" MPD_INDEX="20" NAME="PLB_wrPendReq" SIGNAME="plb_v46_0_PLB_wrPendReq"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdPendReq" DIR="I" MPD_INDEX="21" NAME="PLB_rdPendReq" SIGNAME="plb_v46_0_PLB_rdPendReq"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_wrPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="22" MSB="0" NAME="PLB_wrPendPri" RIGHT="1" SIGNAME="plb_v46_0_PLB_wrPendPri" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_rdPendPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="23" MSB="0" NAME="PLB_rdPendPri" RIGHT="1" SIGNAME="plb_v46_0_PLB_rdPendPri" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_reqPri" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="24" MSB="0" NAME="PLB_reqPri" RIGHT="1" SIGNAME="plb_v46_0_PLB_reqPri" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_PLB_TAttribute" DIR="I" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="25" MSB="0" NAME="PLB_TAttribute" RIGHT="15" SIGNAME="plb_v46_0_PLB_TAttribute" VECFORMULA="[0:15]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_addrAck" DIR="O" MPD_INDEX="26" NAME="Sl_addrAck" SIGNAME="plb_v46_0_Sl_addrAck"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_SSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="27" MSB="0" NAME="Sl_SSize" RIGHT="1" SIGNAME="plb_v46_0_Sl_SSize" VECFORMULA="[0:1]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wait" DIR="O" MPD_INDEX="28" NAME="Sl_wait" SIGNAME="plb_v46_0_Sl_wait"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rearbitrate" DIR="O" MPD_INDEX="29" NAME="Sl_rearbitrate" SIGNAME="plb_v46_0_Sl_rearbitrate"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wrDAck" DIR="O" MPD_INDEX="30" NAME="Sl_wrDAck" SIGNAME="plb_v46_0_Sl_wrDAck"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wrComp" DIR="O" MPD_INDEX="31" NAME="Sl_wrComp" SIGNAME="plb_v46_0_Sl_wrComp"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_wrBTerm" DIR="O" MPD_INDEX="32" NAME="Sl_wrBTerm" SIGNAME="plb_v46_0_Sl_wrBTerm"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="33" MSB="0" NAME="Sl_rdDBus" RIGHT="127" SIGNAME="plb_v46_0_Sl_rdDBus" VECFORMULA="[0:(C_SPLB_DWIDTH-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdWdAddr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="34" MSB="0" NAME="Sl_rdWdAddr" RIGHT="3" SIGNAME="plb_v46_0_Sl_rdWdAddr" VECFORMULA="[0:3]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdDAck" DIR="O" MPD_INDEX="35" NAME="Sl_rdDAck" SIGNAME="plb_v46_0_Sl_rdDAck"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdComp" DIR="O" MPD_INDEX="36" NAME="Sl_rdComp" SIGNAME="plb_v46_0_Sl_rdComp"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_rdBTerm" DIR="O" MPD_INDEX="37" NAME="Sl_rdBTerm" SIGNAME="plb_v46_0_Sl_rdBTerm"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MBusy" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="38" MSB="0" NAME="Sl_MBusy" RIGHT="2" SIGNAME="plb_v46_0_Sl_MBusy" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MWrErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="39" MSB="0" NAME="Sl_MWrErr" RIGHT="2" SIGNAME="plb_v46_0_Sl_MWrErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MRdErr" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="40" MSB="0" NAME="Sl_MRdErr" RIGHT="2" SIGNAME="plb_v46_0_Sl_MRdErr" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="SPLB" DEF_SIGNAME="plb_v46_0_Sl_MIRQ" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="41" MSB="0" NAME="Sl_MIRQ" RIGHT="2" SIGNAME="plb_v46_0_Sl_MIRQ" VECFORMULA="[0:(C_SPLB_NUM_MASTERS-1)]"/>
        <PORT BUS="MPLB" CLKFREQUENCY="100000000" DEF_SIGNAME="clk_100_0000MHzPLL0_ADJUST" DIR="I" MPD_INDEX="42" NAME="MPLB_Clk" SIGIS="CLK" SIGNAME="clk_100_0000MHzPLL0_ADJUST"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_MPLB_Rst" DIR="I" MPD_INDEX="43" NAME="MPLB_Rst" SIGIS="RST" SIGNAME="plb_v46_0_MPLB_Rst"/>
        <PORT DIR="O" MPD_INDEX="44" NAME="MD_error" SIGNAME="__NOC__"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_request" DIR="O" MPD_INDEX="45" NAME="M_request" SIGNAME="plb_v46_0_M_request"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_priority" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="46" MSB="0" NAME="M_priority" RIGHT="1" SIGNAME="plb_v46_0_M_priority" VECFORMULA="[0:1]"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_busLock" DIR="O" MPD_INDEX="47" NAME="M_busLock" SIGNAME="plb_v46_0_M_busLock"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_RNW" DIR="O" MPD_INDEX="48" NAME="M_RNW" SIGNAME="plb_v46_0_M_RNW"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_BE" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="49" MSB="0" NAME="M_BE" RIGHT="15" SIGNAME="plb_v46_0_M_BE" VECFORMULA="[0:((C_MPLB_DWIDTH/8)-1)]"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_MSize" DIR="O" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="50" MSB="0" NAME="M_MSize" RIGHT="1" SIGNAME="plb_v46_0_M_MSize" VECFORMULA="[0:1]"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_size" DIR="O" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="51" MSB="0" NAME="M_size" RIGHT="3" SIGNAME="plb_v46_0_M_size" VECFORMULA="[0:3]"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_type" DIR="O" ENDIAN="BIG" LEFT="0" LSB="2" MPD_INDEX="52" MSB="0" NAME="M_type" RIGHT="2" SIGNAME="plb_v46_0_M_type" VECFORMULA="[0:2]"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_TAttribute" DIR="O" ENDIAN="BIG" LEFT="0" LSB="15" MPD_INDEX="53" MSB="0" NAME="M_TAttribute" RIGHT="15" SIGNAME="plb_v46_0_M_TAttribute" VECFORMULA="[0:15]"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_lockErr" DIR="O" MPD_INDEX="54" NAME="M_lockErr" SIGNAME="plb_v46_0_M_lockErr"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_abort" DIR="O" MPD_INDEX="55" NAME="M_abort" SIGNAME="plb_v46_0_M_abort"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_UABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="56" MSB="0" NAME="M_UABus" RIGHT="31" SIGNAME="plb_v46_0_M_UABus" VECFORMULA="[0:31]"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_ABus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="31" MPD_INDEX="57" MSB="0" NAME="M_ABus" RIGHT="31" SIGNAME="plb_v46_0_M_ABus" VECFORMULA="[0:31]"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_wrDBus" DIR="O" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="58" MSB="0" NAME="M_wrDBus" RIGHT="127" SIGNAME="plb_v46_0_M_wrDBus" VECFORMULA="[0:(C_MPLB_DWIDTH-1)]"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_wrBurst" DIR="O" MPD_INDEX="59" NAME="M_wrBurst" SIGNAME="plb_v46_0_M_wrBurst"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_M_rdBurst" DIR="O" MPD_INDEX="60" NAME="M_rdBurst" SIGNAME="plb_v46_0_M_rdBurst"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MAddrAck" DIR="I" MPD_INDEX="61" NAME="PLB_MAddrAck" SIGNAME="plb_v46_0_PLB_MAddrAck"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MSSize" DIR="I" ENDIAN="BIG" LEFT="0" LSB="1" MPD_INDEX="62" MSB="0" NAME="PLB_MSSize" RIGHT="1" SIGNAME="plb_v46_0_PLB_MSSize" VECFORMULA="[0:1]"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MRearbitrate" DIR="I" MPD_INDEX="63" NAME="PLB_MRearbitrate" SIGNAME="plb_v46_0_PLB_MRearbitrate"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MTimeout" DIR="I" MPD_INDEX="64" NAME="PLB_MTimeout" SIGNAME="plb_v46_0_PLB_MTimeout"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MBusy" DIR="I" MPD_INDEX="65" NAME="PLB_MBusy" SIGNAME="plb_v46_0_PLB_MBusy"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MRdErr" DIR="I" MPD_INDEX="66" NAME="PLB_MRdErr" SIGNAME="plb_v46_0_PLB_MRdErr"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MWrErr" DIR="I" MPD_INDEX="67" NAME="PLB_MWrErr" SIGNAME="plb_v46_0_PLB_MWrErr"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MIRQ" DIR="I" MPD_INDEX="68" NAME="PLB_MIRQ" SIGNAME="plb_v46_0_PLB_MIRQ"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MRdDBus" DIR="I" ENDIAN="BIG" LEFT="0" LSB="127" MPD_INDEX="69" MSB="0" NAME="PLB_MRdDBus" RIGHT="127" SIGNAME="plb_v46_0_PLB_MRdDBus" VECFORMULA="[0:(C_MPLB_DWIDTH-1)]"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MRdWdAddr" DIR="I" ENDIAN="BIG" LEFT="0" LSB="3" MPD_INDEX="70" MSB="0" NAME="PLB_MRdWdAddr" RIGHT="3" SIGNAME="plb_v46_0_PLB_MRdWdAddr" VECFORMULA="[0:3]"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MRdDAck" DIR="I" MPD_INDEX="71" NAME="PLB_MRdDAck" SIGNAME="plb_v46_0_PLB_MRdDAck"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MRdBTerm" DIR="I" MPD_INDEX="72" NAME="PLB_MRdBTerm" SIGNAME="plb_v46_0_PLB_MRdBTerm"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MWrDAck" DIR="I" MPD_INDEX="73" NAME="PLB_MWrDAck" SIGNAME="plb_v46_0_PLB_MWrDAck"/>
        <PORT BUS="MPLB" DEF_SIGNAME="plb_v46_0_PLB_MWrBTerm" DIR="I" MPD_INDEX="74" NAME="PLB_MWrBTerm" SIGNAME="plb_v46_0_PLB_MWrBTerm"/>
        <PORT DIR="O" MPD_INDEX="75" NAME="IP2INTC_Irpt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="plb_v46_0" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="1" MPD_INDEX="1" NAME="SPLB" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="SPLB_Rst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_ABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_UABus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_PAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_SAValid"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPrim"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_masterID"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_abort"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_busLock"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_RNW"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_BE"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_size"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_type"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_lockErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendReq"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_wrPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_rdPendPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_reqPri"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_addrAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_SSize"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wait"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rearbitrate"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_wrBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDBus"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdWdAddr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdDAck"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdComp"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_rdBTerm"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MBusy"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MWrErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MRdErr"/>
            <PORTMAP DIR="O" PHYSICAL="Sl_MIRQ"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="plb_v46_0" BUSSTD="PLBV46" BUSSTD_PSF="PLBV46" IS_INSTANTIATED="TRUE" MHS_INDEX="0" MPD_INDEX="0" NAME="MPLB" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP DIR="I" PHYSICAL="MPLB_Clk"/>
            <PORTMAP DIR="I" PHYSICAL="MPLB_Rst"/>
            <PORTMAP DIR="O" PHYSICAL="M_request"/>
            <PORTMAP DIR="O" PHYSICAL="M_priority"/>
            <PORTMAP DIR="O" PHYSICAL="M_busLock"/>
            <PORTMAP DIR="O" PHYSICAL="M_RNW"/>
            <PORTMAP DIR="O" PHYSICAL="M_BE"/>
            <PORTMAP DIR="O" PHYSICAL="M_MSize"/>
            <PORTMAP DIR="O" PHYSICAL="M_size"/>
            <PORTMAP DIR="O" PHYSICAL="M_type"/>
            <PORTMAP DIR="O" PHYSICAL="M_TAttribute"/>
            <PORTMAP DIR="O" PHYSICAL="M_lockErr"/>
            <PORTMAP DIR="O" PHYSICAL="M_abort"/>
            <PORTMAP DIR="O" PHYSICAL="M_UABus"/>
            <PORTMAP DIR="O" PHYSICAL="M_ABus"/>
            <PORTMAP DIR="O" PHYSICAL="M_wrDBus"/>
            <PORTMAP DIR="O" PHYSICAL="M_wrBurst"/>
            <PORTMAP DIR="O" PHYSICAL="M_rdBurst"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MAddrAck"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MSSize"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MRearbitrate"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MTimeout"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MBusy"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MRdErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MWrErr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MIRQ"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MRdDBus"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MRdWdAddr"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MRdDAck"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MRdBTerm"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MWrDAck"/>
            <PORTMAP DIR="I" PHYSICAL="PLB_MWrBTerm"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASEDECIMAL="3263168512" BASENAME="C_BASEADDR" BASEVALUE="0xc2800000" HIGHDECIMAL="3263234047" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xc280ffff" MEMTYPE="REGISTER" MINSIZE="0x400" SIZE="65536" SIZEABRV="64K">
          <SLAVES>
            <SLAVE BUSINTERFACE="MPLB"/>
            <SLAVE BUSINTERFACE="SPLB"/>
          </SLAVES>
        </MEMRANGE>
      </MEMORYMAP>
      <RESOURCES>
        <RESOURCE PERCENT="2" TOTAL="44800" TYPE="Slice Registers" USED="911"/>
        <RESOURCE PERCENT="2" TOTAL="44800" TYPE="Slice LUTs" USED="913"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="LUT Flip Flop pairs used" USED="1518"/>
        <RESOURCE PERCENT="20" TOTAL="1518" TYPE="fully used LUT-FF pairs" USED="306"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="unique control sets" USED="110"/>
        <RESOURCE PERCENT="NA" TOTAL="NA" TYPE="IOs" USED="801"/>
        <RESOURCE PERCENT="0" TOTAL="640" TYPE="bonded IOBs" USED="0"/>
      </RESOURCES>
      <TIMING FREQUNITS="MHz" MAXFREQ="241.505">
        <TIMECLK SIGNAME="SPLB_Clk"/>
        <TIMECLK SIGNAME="MPLB_Clk"/>
      </TIMING>
    </MODULE>
  </MODULES>

</EDKSYSTEM>