// Generated by CIRCT 42e53322a
module BCD_to_7segment(	// /tmp/tmp.sUg87DbYqi/323_100DaysofRTL_Day042-BCDto7-SegmentConverter_BCD_to_7segment.cleaned.mlir:2:3
  input  [3:0] BCD,	// /tmp/tmp.sUg87DbYqi/323_100DaysofRTL_Day042-BCDto7-SegmentConverter_BCD_to_7segment.cleaned.mlir:2:33
  output [6:0] segment7	// /tmp/tmp.sUg87DbYqi/323_100DaysofRTL_Day042-BCDto7-SegmentConverter_BCD_to_7segment.cleaned.mlir:2:48
);

  wire _GEN = BCD[2] & ~(BCD[1]);	// /tmp/tmp.sUg87DbYqi/323_100DaysofRTL_Day042-BCDto7-SegmentConverter_BCD_to_7segment.cleaned.mlir:5:10, :6:10, :13:10, :23:11
  assign segment7 =
    {BCD[3] | BCD[1] | BCD[2] ^ ~(BCD[0]),
     ~(BCD[2]) | BCD[1] ^ ~(BCD[0]),
     BCD[2] | ~(BCD[1]) | BCD[0],
     BCD[3] | ~(BCD[2]) & ~(BCD[0]) | ~(BCD[2]) & BCD[1] | BCD[1] & ~(BCD[0]) | _GEN
       & BCD[0],
     ~(BCD[0]) & (~(BCD[2]) | BCD[1]),
     BCD[3] | BCD[2] & (~(BCD[1]) | ~(BCD[0])) | ~(BCD[1]) & ~(BCD[0]),
     BCD[3] | _GEN | BCD[1] & (~(BCD[2]) | ~(BCD[0]))};	// /tmp/tmp.sUg87DbYqi/323_100DaysofRTL_Day042-BCDto7-SegmentConverter_BCD_to_7segment.cleaned.mlir:4:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :13:10, :14:11, :15:11, :17:11, :19:11, :21:11, :23:11, :24:11, :25:11, :27:11, :29:11, :32:11, :33:11, :36:11, :37:11, :40:11, :41:11, :42:11, :43:11, :44:5
endmodule

