Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vitis/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 8be848a6781048e2aee97b1e52ebce01 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOPtest_behav xil_defaultlib.TOPtest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Syscall' [D:/Long_Teng/Long_Teng/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MIPS_CPU_TOP.v:100]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Instruction_write_table
Compiling module xil_defaultlib.ID_Controller
Compiling module xil_defaultlib.CP0
Compiling module xil_defaultlib.Instruction_fetch
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IF_ID_registers
Compiling module xil_defaultlib.InstructionDecoder
Compiling module xil_defaultlib.syscall_table
Compiling module xil_defaultlib.PC_next_add4
Compiling module xil_defaultlib.Register_wirte_address_selection
Compiling module xil_defaultlib.Immediate_dealing
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.ID_EXE_var_convert
Compiling module xil_defaultlib.ID_EXE_registers
Compiling module xil_defaultlib.ALU_input_selection
Compiling module xil_defaultlib.ALU_module
Compiling module xil_defaultlib.ALU_Flag_Handler
Compiling module xil_defaultlib.EXCEPTION_Handler
Compiling module xil_defaultlib.EXE_MEM_var_convert
Compiling module xil_defaultlib.EXE_MEM_registers
Compiling module xil_defaultlib.Datamemory_addr_translater
Compiling module xil_defaultlib.DataMem_dataselection
Compiling module xil_defaultlib.IO_cache
Compiling module xil_defaultlib.DataMemoryFile
Compiling module xil_defaultlib.MEM_WB_var_converter
Compiling module xil_defaultlib.MEM_WB_registers
Compiling module xil_defaultlib.writeback_data_selection
Compiling module xil_defaultlib.MIPS_CPU_TOP
Compiling module xil_defaultlib.TOPtest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOPtest_behav
