

================================================================
== Vivado HLS Report for 'ethernet_bridge'
================================================================
* Date:           Wed Aug 12 00:43:00 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        ethernet_bridge
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      4.33|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+-----+-----+-----+-----+----------+
        |                         |                      |  Latency  |  Interval | Pipeline |
        |         Instance        |        Module        | min | max | min | max |   Type   |
        +-------------------------+----------------------+-----+-----+-----+-----+----------+
        |eth_to_app_U0            |eth_to_app            |    1|    1|    1|    1| function |
        |app_to_eth_U0            |app_to_eth            |    1|    1|    1|    1| function |
        |ethernet_bridge_entr_U0  |ethernet_bridge_entr  |    0|    0|    0|    0|   none   |
        +-------------------------+----------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        -|       -|
|FIFO                 |        0|      -|       10|     120|
|Instance             |        -|      -|      450|     287|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|       -|
|Register             |        -|      -|        1|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|      0|      461|     407|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |app_to_eth_U0            |app_to_eth            |        0|      0|  310|  125|
    |eth_to_app_U0            |eth_to_app            |        0|      0|  138|  133|
    |ethernet_bridge_entr_U0  |ethernet_bridge_entr  |        0|      0|    2|   29|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      0|  450|  287|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------+---------+---+----+------+-----+---------+
    |       Name       | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +------------------+---------+---+----+------+-----+---------+
    |mac_addr_V_c42_U  |        0|  5|  60|     2|   48|       96|
    |mac_addr_V_c_U    |        0|  5|  60|     2|   48|       96|
    +------------------+---------+---+----+------+-----+---------+
    |Total             |        0| 10| 120|     4|   96|      192|
    +------------------+---------+---+----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +------------------------+---+----+-----+-----------+
    |          Name          | FF| LUT| Bits| Const Bits|
    +------------------------+---+----+-----+-----------+
    |eth_to_app_U0_ap_start  |  1|   0|    1|          0|
    +------------------------+---+----+-----+-----------+
    |Total                   |  1|   0|    1|          0|
    +------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+--------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|   Protocol   |     Source Object     |    C Type    |
+------------------------------+-----+-----+--------------+-----------------------+--------------+
|to_app_V_din                  | out |   81|    ap_fifo   |        to_app_V       |    pointer   |
|to_app_V_full_n               |  in |    1|    ap_fifo   |        to_app_V       |    pointer   |
|to_app_V_write                | out |    1|    ap_fifo   |        to_app_V       |    pointer   |
|from_eth_V_dout               |  in |   73|    ap_fifo   |       from_eth_V      |    pointer   |
|from_eth_V_empty_n            |  in |    1|    ap_fifo   |       from_eth_V      |    pointer   |
|from_eth_V_read               | out |    1|    ap_fifo   |       from_eth_V      |    pointer   |
|from_app_V_dout               |  in |   81|    ap_fifo   |       from_app_V      |    pointer   |
|from_app_V_empty_n            |  in |    1|    ap_fifo   |       from_app_V      |    pointer   |
|from_app_V_read               | out |    1|    ap_fifo   |       from_app_V      |    pointer   |
|to_eth_V_din                  | out |   73|    ap_fifo   |        to_eth_V       |    pointer   |
|to_eth_V_full_n               |  in |    1|    ap_fifo   |        to_eth_V       |    pointer   |
|to_eth_V_write                | out |    1|    ap_fifo   |        to_eth_V       |    pointer   |
|mac_addr_V                    |  in |   48|    ap_none   |       mac_addr_V      |    scalar    |
|observedAddress_out_V         | out |   48|    ap_vld    | observedAddress_out_V |    pointer   |
|observedAddress_out_V_ap_vld  | out |    1|    ap_vld    | observedAddress_out_V |    pointer   |
|mac_table_V_address0          | out |    8|   ap_memory  |      mac_table_V      |     array    |
|mac_table_V_ce0               | out |    1|   ap_memory  |      mac_table_V      |     array    |
|mac_table_V_d0                | out |   48|   ap_memory  |      mac_table_V      |     array    |
|mac_table_V_q0                |  in |   48|   ap_memory  |      mac_table_V      |     array    |
|mac_table_V_we0               | out |    1|   ap_memory  |      mac_table_V      |     array    |
|mac_table_V_address1          | out |    8|   ap_memory  |      mac_table_V      |     array    |
|mac_table_V_ce1               | out |    1|   ap_memory  |      mac_table_V      |     array    |
|mac_table_V_d1                | out |   48|   ap_memory  |      mac_table_V      |     array    |
|mac_table_V_q1                |  in |   48|   ap_memory  |      mac_table_V      |     array    |
|mac_table_V_we1               | out |    1|   ap_memory  |      mac_table_V      |     array    |
|ap_clk                        |  in |    1| ap_ctrl_none |    ethernet_bridge    | return value |
|ap_rst                        |  in |    1| ap_ctrl_none |    ethernet_bridge    | return value |
+------------------------------+-----+-----+--------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 3, States = { 1 2 3 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

 <State 1> : 1.75ns
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%mac_addr_V_read = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %mac_addr_V)"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%mac_addr_V_c42 = alloca i48, align 8"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%mac_addr_V_c = alloca i48, align 8"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (1.75ns)   --->   "call fastcc void @ethernet_bridge.entr(i48 %mac_addr_V_read, i48* %mac_addr_V_c, i48* %mac_addr_V_c42)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 2> : 0.00ns
ST_2 : Operation 8 [2/2] (0.00ns)   --->   "call fastcc void @eth_to_app(i73* %from_eth_V, i81* %to_app_V, i48* nocapture %mac_addr_V_c, i48* nocapture %observedAddress_out_V)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 9 [2/2] (0.00ns)   --->   "call fastcc void @app_to_eth(i81* %from_app_V, i73* %to_eth_V, i48* nocapture %mac_addr_V_c42)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 3> : 0.00ns
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind" [/home/user/galapagos/middleware/hls/network_bridge_ethernet/src/ethernet_bridge.cpp:246]
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i73* %to_eth_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i81* %from_app_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i73* %from_eth_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i81* %to_app_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i73* %to_eth_V), !map !176"
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i81* %from_app_V), !map !186"
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i73* %from_eth_V), !map !199"
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i81* %to_app_V), !map !209"
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i48 %mac_addr_V), !map !222"
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i48* %observedAddress_out_V), !map !228"
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @ethernet_bridge_str) nounwind"
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i81* %to_app_V, [1 x i8]* @p_str, [11 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i73* %from_eth_V, [1 x i8]* @p_str, [11 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i81* %from_app_V, [1 x i8]* @p_str, [11 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i73* %to_eth_V, [1 x i8]* @p_str, [11 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [/home/user/galapagos/middleware/hls/network_bridge_ethernet/src/ethernet_bridge.cpp:271]
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @mac_addr_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i48* %mac_addr_V_c, i48* %mac_addr_V_c)"
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i48* %mac_addr_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @mac_addr_OC_V_c42_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i48* %mac_addr_V_c42, i48* %mac_addr_V_c42)"
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i48* %mac_addr_V_c42, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_3 : Operation 31 [1/2] (0.00ns)   --->   "call fastcc void @eth_to_app(i73* %from_eth_V, i81* %to_app_V, i48* nocapture %mac_addr_V_c, i48* nocapture %observedAddress_out_V)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 32 [1/2] (0.00ns)   --->   "call fastcc void @app_to_eth(i81* %from_app_V, i73* %to_eth_V, i48* nocapture %mac_addr_V_c42)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "ret void" [/home/user/galapagos/middleware/hls/network_bridge_ethernet/src/ethernet_bridge.cpp:281]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ to_app_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ from_eth_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ from_app_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ to_eth_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mac_addr_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ observedAddress_out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ state_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ dest_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ app_packet_out_last_s]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ eth_dst_src_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ state_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ app_packet_in_last_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ dest_mac_address_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ app_packet_in_tkeep_s]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ app_packet_in_data_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ app_packet_in_tdest_s]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mac_table_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mac_addr_V_read (read                ) [ 0000]
mac_addr_V_c42  (alloca              ) [ 0111]
mac_addr_V_c    (alloca              ) [ 0111]
StgValue_7      (call                ) [ 0000]
StgValue_10     (specdataflowpipeline) [ 0000]
StgValue_11     (specinterface       ) [ 0000]
StgValue_12     (specinterface       ) [ 0000]
StgValue_13     (specinterface       ) [ 0000]
StgValue_14     (specinterface       ) [ 0000]
StgValue_15     (specbitsmap         ) [ 0000]
StgValue_16     (specbitsmap         ) [ 0000]
StgValue_17     (specbitsmap         ) [ 0000]
StgValue_18     (specbitsmap         ) [ 0000]
StgValue_19     (specbitsmap         ) [ 0000]
StgValue_20     (specbitsmap         ) [ 0000]
StgValue_21     (spectopmodule       ) [ 0000]
StgValue_22     (specifcore          ) [ 0000]
StgValue_23     (specifcore          ) [ 0000]
StgValue_24     (specifcore          ) [ 0000]
StgValue_25     (specifcore          ) [ 0000]
StgValue_26     (specinterface       ) [ 0000]
empty           (specchannel         ) [ 0000]
StgValue_28     (specinterface       ) [ 0000]
empty_13        (specchannel         ) [ 0000]
StgValue_30     (specinterface       ) [ 0000]
StgValue_31     (call                ) [ 0000]
StgValue_32     (call                ) [ 0000]
StgValue_33     (ret                 ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="to_app_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="to_app_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="from_eth_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="from_eth_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="from_app_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="from_app_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="to_eth_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="to_eth_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mac_addr_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_addr_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="observedAddress_out_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="observedAddress_out_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="state_V_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_V_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="app_packet_out_last_s">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="app_packet_out_last_s"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="eth_dst_src_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eth_dst_src_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="state_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="app_packet_in_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="app_packet_in_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dest_mac_address_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dest_mac_address_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="app_packet_in_tkeep_s">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="app_packet_in_tkeep_s"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="app_packet_in_data_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="app_packet_in_data_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="app_packet_in_tdest_s">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="app_packet_in_tdest_s"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="mac_table_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_table_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i48"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ethernet_bridge.entr"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eth_to_app"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="app_to_eth"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ethernet_bridge_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_addr_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_addr_OC_V_c42_st"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="mac_addr_V_c42_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mac_addr_V_c42/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="mac_addr_V_c_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mac_addr_V_c/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="mac_addr_V_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="48" slack="0"/>
<pin id="90" dir="0" index="1" bw="48" slack="0"/>
<pin id="91" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mac_addr_V_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_eth_to_app_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="73" slack="0"/>
<pin id="97" dir="0" index="2" bw="81" slack="0"/>
<pin id="98" dir="0" index="3" bw="48" slack="1"/>
<pin id="99" dir="0" index="4" bw="48" slack="0"/>
<pin id="100" dir="0" index="5" bw="3" slack="0"/>
<pin id="101" dir="0" index="6" bw="8" slack="0"/>
<pin id="102" dir="0" index="7" bw="1" slack="0"/>
<pin id="103" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_8/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_app_to_eth_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="0" slack="0"/>
<pin id="113" dir="0" index="1" bw="81" slack="0"/>
<pin id="114" dir="0" index="2" bw="73" slack="0"/>
<pin id="115" dir="0" index="3" bw="48" slack="1"/>
<pin id="116" dir="0" index="4" bw="96" slack="0"/>
<pin id="117" dir="0" index="5" bw="3" slack="0"/>
<pin id="118" dir="0" index="6" bw="1" slack="0"/>
<pin id="119" dir="0" index="7" bw="48" slack="0"/>
<pin id="120" dir="0" index="8" bw="8" slack="0"/>
<pin id="121" dir="0" index="9" bw="64" slack="0"/>
<pin id="122" dir="0" index="10" bw="8" slack="0"/>
<pin id="123" dir="0" index="11" bw="48" slack="0"/>
<pin id="124" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_9/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="StgValue_7_ethernet_bridge_entr_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="48" slack="0"/>
<pin id="139" dir="0" index="2" bw="48" slack="0"/>
<pin id="140" dir="0" index="3" bw="48" slack="0"/>
<pin id="141" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_7/1 "/>
</bind>
</comp>

<comp id="144" class="1005" name="mac_addr_V_c42_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="48" slack="0"/>
<pin id="146" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opset="mac_addr_V_c42 "/>
</bind>
</comp>

<comp id="150" class="1005" name="mac_addr_V_c_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="48" slack="0"/>
<pin id="152" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opset="mac_addr_V_c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="36" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="36" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="34" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="104"><net_src comp="40" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="94" pin=4"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="94" pin=5"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="94" pin=6"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="94" pin=7"/></net>

<net id="125"><net_src comp="42" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="126"><net_src comp="4" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="111" pin=4"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="111" pin=5"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="111" pin=6"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="111" pin=7"/></net>

<net id="132"><net_src comp="26" pin="0"/><net_sink comp="111" pin=8"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="111" pin=9"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="111" pin=10"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="111" pin=11"/></net>

<net id="142"><net_src comp="38" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="88" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="80" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="136" pin=3"/></net>

<net id="149"><net_src comp="144" pin="1"/><net_sink comp="111" pin=3"/></net>

<net id="153"><net_src comp="84" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="155"><net_src comp="150" pin="1"/><net_sink comp="94" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: to_app_V | {3 }
	Port: to_eth_V | {3 }
	Port: observedAddress_out_V | {3 }
	Port: state_V_1 | {2 }
	Port: dest_V | {2 }
	Port: app_packet_out_last_s | {2 }
	Port: eth_dst_src_V | {3 }
	Port: state_V | {2 }
	Port: app_packet_in_last_V | {2 }
	Port: dest_mac_address_V | {3 }
	Port: app_packet_in_tkeep_s | {3 }
	Port: app_packet_in_data_V | {2 }
	Port: app_packet_in_tdest_s | {2 }
 - Input state : 
	Port: ethernet_bridge : from_eth_V | {2 }
	Port: ethernet_bridge : from_app_V | {2 }
	Port: ethernet_bridge : mac_addr_V | {1 }
	Port: ethernet_bridge : state_V_1 | {2 }
	Port: ethernet_bridge : dest_V | {3 }
	Port: ethernet_bridge : app_packet_out_last_s | {2 }
	Port: ethernet_bridge : eth_dst_src_V | {3 }
	Port: ethernet_bridge : state_V | {2 }
	Port: ethernet_bridge : app_packet_in_last_V | {2 }
	Port: ethernet_bridge : dest_mac_address_V | {3 }
	Port: ethernet_bridge : app_packet_in_tkeep_s | {3 }
	Port: ethernet_bridge : app_packet_in_data_V | {3 }
	Port: ethernet_bridge : app_packet_in_tdest_s | {3 }
	Port: ethernet_bridge : mac_table_V | {2 3 }
  - Chain level:
	State 1
		StgValue_7 : 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit            |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|
|          |          grp_eth_to_app_fu_94          |    0    |   176   |    32   |
|   call   |          grp_app_to_eth_fu_111         |  1.837  |    87   |    36   |
|          | StgValue_7_ethernet_bridge_entr_fu_136 |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   read   |       mac_addr_V_read_read_fu_88       |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   Total  |                                        |  1.837  |   263   |    68   |
|----------|----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|mac_addr_V_c42_reg_144|   48   |
| mac_addr_V_c_reg_150 |   48   |
+----------------------+--------+
|         Total        |   96   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   263  |   68   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   96   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   359  |   68   |
+-----------+--------+--------+--------+
