// Seed: 1531725409
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8;
endmodule
module module_1 (
    output wand id_0,
    input tri1 id_1,
    input tri0 id_2,
    input supply0 id_3,
    input wire id_4,
    output tri1 id_5,
    input supply1 id_6,
    input supply1 id_7,
    output supply1 id_8,
    input wand id_9,
    input wire id_10,
    input tri0 id_11,
    output logic id_12,
    output uwire id_13,
    input uwire id_14,
    input tri0 id_15,
    input tri0 id_16,
    input tri id_17,
    input tri0 id_18,
    input wand id_19,
    input wor id_20,
    input tri id_21
    , id_61,
    input wand id_22
    , id_62,
    output supply1 id_23,
    output uwire id_24,
    input tri1 id_25,
    input supply1 id_26,
    output tri1 id_27,
    input wand id_28,
    input tri1 id_29,
    input uwire id_30,
    input tri0 id_31,
    output tri1 id_32,
    output wor id_33,
    input tri id_34,
    output tri1 id_35,
    output tri0 id_36,
    input wor id_37,
    input wor id_38,
    input tri1 id_39,
    output uwire id_40,
    input uwire id_41,
    output tri id_42,
    output wand id_43,
    input wire id_44,
    input uwire id_45,
    output uwire id_46,
    input wand id_47,
    input supply1 id_48,
    input supply1 id_49,
    input tri id_50,
    output uwire id_51,
    input tri0 id_52,
    input wire id_53,
    output tri1 id_54,
    output uwire id_55,
    input tri1 id_56,
    input supply0 id_57,
    input wire id_58,
    input wor id_59
);
  assign id_55 = id_45;
  wire id_63;
  tri0 id_64;
  module_0 modCall_1 (
      id_63,
      id_63,
      id_61,
      id_63,
      id_63,
      id_62,
      id_61
  );
  wire id_65;
  always @(posedge 1) begin : LABEL_0
    id_12 <= 1'b0;
  end
  assign id_51 = 1'b0;
  wire id_66;
  wire id_67;
  id_68(
      .id_0((id_40)), .id_1(1), .id_2(id_67), .id_3(id_19)
  );
  assign id_64 = id_44;
endmodule
