// Seed: 2807255136
module module_0 (
    input  supply0 id_0,
    input  supply1 id_1,
    input  supply0 id_2,
    output supply1 id_3
);
  wire id_5;
  assign module_1.type_11 = 0;
  wire id_6;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input logic id_2,
    output logic id_3,
    output supply0 id_4,
    input wire id_5
);
  reg id_7;
  assign id_4 = 1;
  always id_3 <= id_7;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_5,
      id_4
  );
  reg id_8;
  always id_8 <= id_2;
  assign id_8 = 1;
  wire id_9;
endmodule
