{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509248504078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509248504079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 09:11:43 2017 " "Processing started: Sun Oct 29 09:11:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509248504079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509248504079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sign_ext7 -c sign_ext7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off sign_ext7 -c sign_ext7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509248504079 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1509248504350 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1509248504351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Behavioral " "Found design unit 1: alu-Behavioral" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509248517840 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509248517840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509248517840 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1509248517920 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_c alu.vhd(27) " "VHDL Process Statement warning at alu.vhd(27): signal \"en_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509248517943 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_z alu.vhd(31) " "VHDL Process Statement warning at alu.vhd(31): signal \"en_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509248517944 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_z alu.vhd(38) " "VHDL Process Statement warning at alu.vhd(38): signal \"en_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509248517945 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_c alu.vhd(41) " "VHDL Process Statement warning at alu.vhd(41): signal \"en_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509248517945 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_z alu.vhd(51) " "VHDL Process Statement warning at alu.vhd(51): signal \"en_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509248517946 "|alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_z alu.vhd(58) " "VHDL Process Statement warning at alu.vhd(58): signal \"en_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1509248517947 "|alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_c alu.vhd(21) " "VHDL Process Statement warning at alu.vhd(21): inferring latch(es) for signal or variable \"reg_c\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509248517948 "|alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c alu.vhd(21) " "VHDL Process Statement warning at alu.vhd(21): inferring latch(es) for signal or variable \"c\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509248517949 "|alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "z alu.vhd(21) " "VHDL Process Statement warning at alu.vhd(21): inferring latch(es) for signal or variable \"z\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1509248517949 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z alu.vhd(21) " "Inferred latch for \"z\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509248517953 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c alu.vhd(21) " "Inferred latch for \"c\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509248517953 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_c\[0\] alu.vhd(21) " "Inferred latch for \"reg_c\[0\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509248517954 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_c\[1\] alu.vhd(21) " "Inferred latch for \"reg_c\[1\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509248517954 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_c\[2\] alu.vhd(21) " "Inferred latch for \"reg_c\[2\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509248517954 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_c\[3\] alu.vhd(21) " "Inferred latch for \"reg_c\[3\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509248517955 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_c\[4\] alu.vhd(21) " "Inferred latch for \"reg_c\[4\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509248517955 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_c\[5\] alu.vhd(21) " "Inferred latch for \"reg_c\[5\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509248517955 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_c\[6\] alu.vhd(21) " "Inferred latch for \"reg_c\[6\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509248517956 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_c\[7\] alu.vhd(21) " "Inferred latch for \"reg_c\[7\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509248517956 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_c\[8\] alu.vhd(21) " "Inferred latch for \"reg_c\[8\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509248517956 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_c\[9\] alu.vhd(21) " "Inferred latch for \"reg_c\[9\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509248517957 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_c\[10\] alu.vhd(21) " "Inferred latch for \"reg_c\[10\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509248517957 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_c\[11\] alu.vhd(21) " "Inferred latch for \"reg_c\[11\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509248517957 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_c\[12\] alu.vhd(21) " "Inferred latch for \"reg_c\[12\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509248517957 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_c\[13\] alu.vhd(21) " "Inferred latch for \"reg_c\[13\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509248517958 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_c\[14\] alu.vhd(21) " "Inferred latch for \"reg_c\[14\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509248517958 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_c\[15\] alu.vhd(21) " "Inferred latch for \"reg_c\[15\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1509248517958 "|alu"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_c\[0\]\$latch " "Latch reg_c\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[1\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[1\]" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509248518518 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509248518518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_c\[1\]\$latch " "Latch reg_c\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[2\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[2\]" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509248518518 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509248518518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_c\[2\]\$latch " "Latch reg_c\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[2\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[2\]" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509248518518 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509248518518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_c\[3\]\$latch " "Latch reg_c\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[2\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[2\]" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509248518518 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509248518518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_c\[4\]\$latch " "Latch reg_c\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[2\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[2\]" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509248518518 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509248518518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_c\[5\]\$latch " "Latch reg_c\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[2\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[2\]" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509248518518 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509248518518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_c\[6\]\$latch " "Latch reg_c\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[2\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[2\]" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509248518518 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509248518518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_c\[7\]\$latch " "Latch reg_c\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[2\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[2\]" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509248518518 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509248518518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_c\[8\]\$latch " "Latch reg_c\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[2\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[2\]" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509248518518 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509248518518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_c\[9\]\$latch " "Latch reg_c\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[2\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[2\]" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509248518519 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509248518519 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_c\[10\]\$latch " "Latch reg_c\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[2\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[2\]" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509248518519 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509248518519 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_c\[11\]\$latch " "Latch reg_c\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[2\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[2\]" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509248518519 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509248518519 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_c\[12\]\$latch " "Latch reg_c\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[2\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[2\]" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509248518519 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509248518519 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_c\[13\]\$latch " "Latch reg_c\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[2\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[2\]" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509248518519 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509248518519 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_c\[14\]\$latch " "Latch reg_c\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[2\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[2\]" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509248518519 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509248518519 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reg_c\[15\]\$latch " "Latch reg_c\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[2\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[2\]" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509248518519 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509248518519 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "z\$latch " "Latch z\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op_sel\[0\] " "Ports D and ENA on the latch are fed by the same signal op_sel\[0\]" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1509248518519 ""}  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 21 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1509248518519 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "c VCC " "Pin \"c\" is stuck at VCC" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1509248518618 "|alu|c"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1509248518618 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "en_c " "No output dependent on input pin \"en_c\"" {  } { { "alu.vhd" "" { Text "/home/mohit/microlab337/Components/alu.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509248518804 "|alu|en_c"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1509248518804 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "178 " "Implemented 178 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1509248518805 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1509248518805 ""} { "Info" "ICUT_CUT_TM_LCELLS" "123 " "Implemented 123 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1509248518805 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1509248518805 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "939 " "Peak virtual memory: 939 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509248518940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 09:11:58 2017 " "Processing ended: Sun Oct 29 09:11:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509248518940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509248518940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509248518940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1509248518940 ""}
