 
****************************************
Report : qor
Design : Ripple4bit
Version: U-2022.12-SP7
Date   : Tue Dec 12 19:55:49 2023
****************************************


  Timing Path Group 'vsysclk'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          2.04
  Critical Path Slack:          16.46
  Critical Path Clk Period:     20.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                 19
  Buf/Inv Cell Count:               1
  Buf Cell Count:                   0
  Inv Cell Count:                   1
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        19
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      239.616003
  Noncombinational Area:     0.000000
  Buf/Inv Area:              5.529600
  Total Buffer Area:             0.00
  Total Inverter Area:           5.53
  Macro/Black Box Area:      0.000000
  Net Area:                  8.722857
  -----------------------------------
  Cell Area:               239.616003
  Design Area:             248.338860


  Design Rules
  -----------------------------------
  Total Number of Nets:            28
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ip-172-31-17-209.ec2.internal

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.12
  Logic Optimization:                  0.03
  Mapping Optimization:                0.09
  -----------------------------------------
  Overall Compile Time:                0.54
  Overall Compile Wall Clock Time:     0.77

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
