$date
	Thu Feb 12 22:49:00 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_sum $end
$var reg 4 ! a [3:0] $end
$var reg 4 " b [3:0] $end
$var reg 5 # out [4:0] $end
$scope task sum $end
$var reg 5 $ sum [4:0] $end
$var reg 4 % x [3:0] $end
$var reg 4 & y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1011 &
b10 %
b1101 $
b1101 #
b1011 "
b10 !
$end
#10
b1010 &
b11 %
b1010 "
b11 !
#20
b110 #
b110 $
b101 &
b1 %
b101 "
b1 !
#30
