#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Jan  2 16:16:17 2022
# Process ID: 175304
# Current directory: E:/VIVADO/My_Mips_CPU/lab_4/lab_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent181944 E:\VIVADO\My_Mips_CPU\lab_4\lab_4\lab_4.xpr
# Log file: E:/VIVADO/My_Mips_CPU/lab_4/lab_4/vivado.log
# Journal file: E:/VIVADO/My_Mips_CPU/lab_4/lab_4\vivado.jou
# Running On: Y7000P-2019, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 17095 MB
#-----------------------------------------------------------
start_gui
open_project E:/VIVADO/My_Mips_CPU/lab_4/lab_4/lab_4.xpr
update_compile_order -fileset sources_1
generate_target all [get_files E:/VIVADO/My_Mips_CPU/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/data_mem.xci]
export_ip_user_files -of_objects [get_files E:/VIVADO/My_Mips_CPU/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/data_mem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/VIVADO/My_Mips_CPU/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/data_mem.xci] -directory E:/VIVADO/My_Mips_CPU/lab_4/lab_4/lab_4.ip_user_files/sim_scripts -ip_user_files_dir E:/VIVADO/My_Mips_CPU/lab_4/lab_4/lab_4.ip_user_files -ipstatic_source_dir E:/VIVADO/My_Mips_CPU/lab_4/lab_4/lab_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/VIVADO/My_Mips_CPU/lab_4/lab_4/lab_4.cache/compile_simlib/modelsim} {questa=E:/VIVADO/My_Mips_CPU/lab_4/lab_4/lab_4.cache/compile_simlib/questa} {riviera=E:/VIVADO/My_Mips_CPU/lab_4/lab_4/lab_4.cache/compile_simlib/riviera} {activehdl=E:/VIVADO/My_Mips_CPU/lab_4/lab_4/lab_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset data_mem
set_property top data_mem [get_fileset data_mem]
move_files -fileset [get_fileset data_mem] [get_files -of_objects [get_fileset sources_1] E:/VIVADO/My_Mips_CPU/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/data_mem.xci]
generate_target all [get_files E:/VIVADO/My_Mips_CPU/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.xci]
export_ip_user_files -of_objects [get_files E:/VIVADO/My_Mips_CPU/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/VIVADO/My_Mips_CPU/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.xci] -directory E:/VIVADO/My_Mips_CPU/lab_4/lab_4/lab_4.ip_user_files/sim_scripts -ip_user_files_dir E:/VIVADO/My_Mips_CPU/lab_4/lab_4/lab_4.ip_user_files -ipstatic_source_dir E:/VIVADO/My_Mips_CPU/lab_4/lab_4/lab_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/VIVADO/My_Mips_CPU/lab_4/lab_4/lab_4.cache/compile_simlib/modelsim} {questa=E:/VIVADO/My_Mips_CPU/lab_4/lab_4/lab_4.cache/compile_simlib/questa} {riviera=E:/VIVADO/My_Mips_CPU/lab_4/lab_4/lab_4.cache/compile_simlib/riviera} {activehdl=E:/VIVADO/My_Mips_CPU/lab_4/lab_4/lab_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_run {data_mem_synth_1 inst_mem_synth_1}
wait_on_run data_mem_synth_1

wait_on_run data_mem_synth_1
wait_on_run inst_mem_synth_1

launch_simulation
source testbench.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_bp {E:/VIVADO/My_Mips_CPU/lab_4/rtl/datapath.v} 122
remove_bps -file {E:/VIVADO/My_Mips_CPU/lab_4/rtl/datapath.v} -line 122
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
run all
relaunch_sim
close_sim
launch_simulation
source testbench.tcl
relaunch_sim
close_sim
launch_simulation
source testbench.tcl
relaunch_sim
relaunch_sim
