// Seed: 1931585475
module module_0 (
    input tri1 id_0,
    input tri1 id_1
    , id_60,
    input tri0 id_2,
    output wor id_3,
    input uwire id_4,
    input supply0 id_5,
    input uwire id_6,
    input supply0 id_7,
    output supply0 id_8,
    input wor id_9,
    input tri1 id_10,
    input wor id_11,
    input supply1 id_12,
    input wor id_13,
    output tri1 id_14,
    output tri1 id_15,
    input tri id_16,
    output wor id_17,
    output uwire id_18,
    output tri0 id_19,
    output wand id_20,
    input wor id_21,
    output supply1 id_22,
    output tri0 id_23,
    output tri0 id_24,
    output tri0 id_25,
    input uwire id_26
    , id_61,
    input supply1 id_27,
    input tri1 id_28,
    output supply0 id_29,
    input supply0 id_30,
    output supply0 id_31,
    input supply1 id_32,
    input tri id_33,
    input wire id_34,
    output wire id_35,
    input tri1 id_36,
    output wor id_37,
    input wor id_38,
    output tri id_39,
    output supply1 id_40,
    output wor id_41,
    input uwire id_42,
    output supply1 id_43
    , id_62,
    input wor id_44,
    input tri1 id_45,
    input uwire id_46,
    output tri id_47,
    output supply1 id_48,
    output supply0 id_49,
    input uwire id_50,
    input tri id_51,
    output supply0 id_52,
    input supply1 id_53,
    input tri0 id_54,
    output wand id_55,
    input tri id_56,
    output tri1 id_57,
    input uwire id_58
);
  assign id_8 = id_33 == -1;
  id_63 :
  assert property (@(negedge id_34 or posedge id_33) id_13)
  else;
  localparam \id_64 = 1'b0;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    output supply1 id_2,
    input wire id_3,
    output uwire id_4,
    input uwire id_5,
    input tri0 id_6,
    input wor id_7
    , id_20,
    output supply1 id_8,
    input wand id_9,
    input tri0 id_10,
    input tri1 id_11,
    output wire id_12,
    input tri1 id_13,
    input tri0 id_14
    , id_21,
    input supply0 id_15,
    input tri1 id_16,
    output tri1 id_17,
    output uwire id_18
);
  assign id_17 = 1;
  module_0 modCall_1 (
      id_7,
      id_15,
      id_7,
      id_8,
      id_3,
      id_3,
      id_14,
      id_7,
      id_0,
      id_16,
      id_14,
      id_15,
      id_9,
      id_13,
      id_0,
      id_17,
      id_11,
      id_4,
      id_4,
      id_8,
      id_8,
      id_6,
      id_18,
      id_4,
      id_4,
      id_4,
      id_6,
      id_6,
      id_15,
      id_0,
      id_9,
      id_2,
      id_11,
      id_11,
      id_10,
      id_18,
      id_6,
      id_4,
      id_15,
      id_2,
      id_2,
      id_0,
      id_9,
      id_12,
      id_14,
      id_9,
      id_16,
      id_12,
      id_8,
      id_17,
      id_6,
      id_7,
      id_4,
      id_13,
      id_5,
      id_12,
      id_14,
      id_17,
      id_9
  );
  assign modCall_1.id_22 = 0;
endmodule
