{
  "Top": "runge_kutta_45",
  "RtlTop": "runge_kutta_45",
  "RtlPrefix": "",
  "RtlSubPrefix": "runge_kutta_45_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "yy": {
      "index": "0",
      "direction": "inout",
      "srcType": "double*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_X_BUS",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "yy_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "yy_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "tt": {
      "index": "1",
      "direction": "inout",
      "srcType": "double*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_T_BUS",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "tt_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "tt_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "tf": {
      "index": "2",
      "direction": "in",
      "srcType": "double const ",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "tf_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "tf_2",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "h0": {
      "index": "3",
      "direction": "in",
      "srcType": "double const ",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "h0_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "h0_2",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "atol": {
      "index": "4",
      "direction": "in",
      "srcType": "double const ",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "atol_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "atol_2",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "h_max": {
      "index": "5",
      "direction": "in",
      "srcType": "double const ",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "h_max_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "h_max_2",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "h_min": {
      "index": "6",
      "direction": "in",
      "srcType": "double const ",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "h_min_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "h_min_2",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "mu": {
      "index": "7",
      "direction": "in",
      "srcType": "double const ",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "mu_1",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "mu_2",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "size": {
      "index": "8",
      "direction": "out",
      "srcType": "unsigned int&",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "size",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "size_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_interface -m_axi_alignment_byte_size=64",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_top -name runge_kutta_45 \"runge_kutta_45\""],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "runge_kutta_45"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "50",
    "Uncertainty": "13.5",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 50.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "runge_kutta_45",
    "Version": "1.0",
    "DisplayName": "Runge_kutta_45",
    "Revision": "2113041993",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_runge_kutta_45_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/src\/runge_kutta_45.cpp"],
    "Vhdl": [
      "impl\/vhdl\/runge_kutta_45_A_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/runge_kutta_45_ap_fixed_base.vhd",
      "impl\/vhdl\/runge_kutta_45_B_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/runge_kutta_45_c_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/runge_kutta_45_control_s_axi.vhd",
      "impl\/vhdl\/runge_kutta_45_division.vhd",
      "impl\/vhdl\/runge_kutta_45_E1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/runge_kutta_45_e_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/runge_kutta_45_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/runge_kutta_45_k_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/runge_kutta_45_macply.vhd",
      "impl\/vhdl\/runge_kutta_45_mul_61ns_80s_140_1_1.vhd",
      "impl\/vhdl\/runge_kutta_45_mul_80s_80s_140_1_1.vhd",
      "impl\/vhdl\/runge_kutta_45_mul_80s_80s_160_1_1.vhd",
      "impl\/vhdl\/runge_kutta_45_mul_140s_140s_140_1_1.vhd",
      "impl\/vhdl\/runge_kutta_45_multiply.vhd",
      "impl\/vhdl\/runge_kutta_45_mux_32_80_1_1.vhd",
      "impl\/vhdl\/runge_kutta_45_ode_fpga.vhd",
      "impl\/vhdl\/runge_kutta_45_ode_fpga_Pipeline_1.vhd",
      "impl\/vhdl\/runge_kutta_45_ode_fpga_Pipeline_2.vhd",
      "impl\/vhdl\/runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t.vhd",
      "impl\/vhdl\/runge_kutta_45_runge_kutta_45_Pipeline_last_copy_y.vhd",
      "impl\/vhdl\/runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop.vhd",
      "impl\/vhdl\/runge_kutta_45_runge_kutta_45_Pipeline_sqrt_loop.vhd",
      "impl\/vhdl\/runge_kutta_45_runge_kutta_45_Pipeline_update.vhd",
      "impl\/vhdl\/runge_kutta_45_runge_kutta_45_Pipeline_VITIS_LOOP_160_1.vhd",
      "impl\/vhdl\/runge_kutta_45_runge_kutta_45_Pipeline_VITIS_LOOP_177_2.vhd",
      "impl\/vhdl\/runge_kutta_45_runge_kutta_45_Pipeline_VITIS_LOOP_180_3.vhd",
      "impl\/vhdl\/runge_kutta_45_sdiv_200ns_163ns_140_204_seq_1.vhd",
      "impl\/vhdl\/runge_kutta_45_T_BUS_m_axi.vhd",
      "impl\/vhdl\/runge_kutta_45_tt_loc_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/runge_kutta_45_vel_der.vhd",
      "impl\/vhdl\/runge_kutta_45_vel_der_Pipeline_sq_sum_loop.vhd",
      "impl\/vhdl\/runge_kutta_45_vel_der_Pipeline_sqrt_loop.vhd",
      "impl\/vhdl\/runge_kutta_45_vel_der_Pipeline_VITIS_LOOP_70_1.vhd",
      "impl\/vhdl\/runge_kutta_45_X_BUS_m_axi.vhd",
      "impl\/vhdl\/runge_kutta_45_yy_loc_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/runge_kutta_45.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/runge_kutta_45_A_ROM_AUTO_1R.dat",
      "impl\/verilog\/runge_kutta_45_A_ROM_AUTO_1R.v",
      "impl\/verilog\/runge_kutta_45_ap_fixed_base.v",
      "impl\/verilog\/runge_kutta_45_B_ROM_AUTO_1R.dat",
      "impl\/verilog\/runge_kutta_45_B_ROM_AUTO_1R.v",
      "impl\/verilog\/runge_kutta_45_c_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/runge_kutta_45_control_s_axi.v",
      "impl\/verilog\/runge_kutta_45_division.v",
      "impl\/verilog\/runge_kutta_45_E1_ROM_AUTO_1R.dat",
      "impl\/verilog\/runge_kutta_45_E1_ROM_AUTO_1R.v",
      "impl\/verilog\/runge_kutta_45_e_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/runge_kutta_45_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/runge_kutta_45_k_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/runge_kutta_45_macply.v",
      "impl\/verilog\/runge_kutta_45_mul_61ns_80s_140_1_1.v",
      "impl\/verilog\/runge_kutta_45_mul_80s_80s_140_1_1.v",
      "impl\/verilog\/runge_kutta_45_mul_80s_80s_160_1_1.v",
      "impl\/verilog\/runge_kutta_45_mul_140s_140s_140_1_1.v",
      "impl\/verilog\/runge_kutta_45_multiply.v",
      "impl\/verilog\/runge_kutta_45_mux_32_80_1_1.v",
      "impl\/verilog\/runge_kutta_45_ode_fpga.v",
      "impl\/verilog\/runge_kutta_45_ode_fpga_Pipeline_1.v",
      "impl\/verilog\/runge_kutta_45_ode_fpga_Pipeline_2.v",
      "impl\/verilog\/runge_kutta_45_runge_kutta_45_Pipeline_last_copy_t.v",
      "impl\/verilog\/runge_kutta_45_runge_kutta_45_Pipeline_last_copy_y.v",
      "impl\/verilog\/runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop.v",
      "impl\/verilog\/runge_kutta_45_runge_kutta_45_Pipeline_sqrt_loop.v",
      "impl\/verilog\/runge_kutta_45_runge_kutta_45_Pipeline_update.v",
      "impl\/verilog\/runge_kutta_45_runge_kutta_45_Pipeline_VITIS_LOOP_160_1.v",
      "impl\/verilog\/runge_kutta_45_runge_kutta_45_Pipeline_VITIS_LOOP_177_2.v",
      "impl\/verilog\/runge_kutta_45_runge_kutta_45_Pipeline_VITIS_LOOP_180_3.v",
      "impl\/verilog\/runge_kutta_45_sdiv_200ns_163ns_140_204_seq_1.v",
      "impl\/verilog\/runge_kutta_45_T_BUS_m_axi.v",
      "impl\/verilog\/runge_kutta_45_tt_loc_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/runge_kutta_45_vel_der.v",
      "impl\/verilog\/runge_kutta_45_vel_der_Pipeline_sq_sum_loop.v",
      "impl\/verilog\/runge_kutta_45_vel_der_Pipeline_sqrt_loop.v",
      "impl\/verilog\/runge_kutta_45_vel_der_Pipeline_VITIS_LOOP_70_1.v",
      "impl\/verilog\/runge_kutta_45_X_BUS_m_axi.v",
      "impl\/verilog\/runge_kutta_45_yy_loc_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/runge_kutta_45.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/runge_kutta_45_v1_0\/data\/runge_kutta_45.mdd",
      "impl\/misc\/drivers\/runge_kutta_45_v1_0\/data\/runge_kutta_45.tcl",
      "impl\/misc\/drivers\/runge_kutta_45_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/runge_kutta_45_v1_0\/src\/xrunge_kutta_45.c",
      "impl\/misc\/drivers\/runge_kutta_45_v1_0\/src\/xrunge_kutta_45.h",
      "impl\/misc\/drivers\/runge_kutta_45_v1_0\/src\/xrunge_kutta_45_hw.h",
      "impl\/misc\/drivers\/runge_kutta_45_v1_0\/src\/xrunge_kutta_45_linux.c",
      "impl\/misc\/drivers\/runge_kutta_45_v1_0\/src\/xrunge_kutta_45_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/runge_kutta_45.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_T_BUS",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "R",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "R",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "yy_1",
          "access": "W",
          "description": "Data signal of yy",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "yy",
              "access": "W",
              "description": "Bit 31 to 0 of yy"
            }]
        },
        {
          "offset": "0x14",
          "name": "yy_2",
          "access": "W",
          "description": "Data signal of yy",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "yy",
              "access": "W",
              "description": "Bit 63 to 32 of yy"
            }]
        },
        {
          "offset": "0x1c",
          "name": "tt_1",
          "access": "W",
          "description": "Data signal of tt",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "tt",
              "access": "W",
              "description": "Bit 31 to 0 of tt"
            }]
        },
        {
          "offset": "0x20",
          "name": "tt_2",
          "access": "W",
          "description": "Data signal of tt",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "tt",
              "access": "W",
              "description": "Bit 63 to 32 of tt"
            }]
        },
        {
          "offset": "0x28",
          "name": "tf_1",
          "access": "W",
          "description": "Data signal of tf",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "tf",
              "access": "W",
              "description": "Bit 31 to 0 of tf"
            }]
        },
        {
          "offset": "0x2c",
          "name": "tf_2",
          "access": "W",
          "description": "Data signal of tf",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "tf",
              "access": "W",
              "description": "Bit 63 to 32 of tf"
            }]
        },
        {
          "offset": "0x34",
          "name": "h0_1",
          "access": "W",
          "description": "Data signal of h0",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "h0",
              "access": "W",
              "description": "Bit 31 to 0 of h0"
            }]
        },
        {
          "offset": "0x38",
          "name": "h0_2",
          "access": "W",
          "description": "Data signal of h0",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "h0",
              "access": "W",
              "description": "Bit 63 to 32 of h0"
            }]
        },
        {
          "offset": "0x40",
          "name": "atol_1",
          "access": "W",
          "description": "Data signal of atol",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "atol",
              "access": "W",
              "description": "Bit 31 to 0 of atol"
            }]
        },
        {
          "offset": "0x44",
          "name": "atol_2",
          "access": "W",
          "description": "Data signal of atol",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "atol",
              "access": "W",
              "description": "Bit 63 to 32 of atol"
            }]
        },
        {
          "offset": "0x4c",
          "name": "h_max_1",
          "access": "W",
          "description": "Data signal of h_max",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "h_max",
              "access": "W",
              "description": "Bit 31 to 0 of h_max"
            }]
        },
        {
          "offset": "0x50",
          "name": "h_max_2",
          "access": "W",
          "description": "Data signal of h_max",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "h_max",
              "access": "W",
              "description": "Bit 63 to 32 of h_max"
            }]
        },
        {
          "offset": "0x58",
          "name": "h_min_1",
          "access": "W",
          "description": "Data signal of h_min",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "h_min",
              "access": "W",
              "description": "Bit 31 to 0 of h_min"
            }]
        },
        {
          "offset": "0x5c",
          "name": "h_min_2",
          "access": "W",
          "description": "Data signal of h_min",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "h_min",
              "access": "W",
              "description": "Bit 63 to 32 of h_min"
            }]
        },
        {
          "offset": "0x64",
          "name": "mu_1",
          "access": "W",
          "description": "Data signal of mu",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "mu",
              "access": "W",
              "description": "Bit 31 to 0 of mu"
            }]
        },
        {
          "offset": "0x68",
          "name": "mu_2",
          "access": "W",
          "description": "Data signal of mu",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "mu",
              "access": "W",
              "description": "Bit 63 to 32 of mu"
            }]
        },
        {
          "offset": "0x70",
          "name": "size",
          "access": "R",
          "description": "Data signal of size",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "size",
              "access": "R",
              "description": "Bit 31 to 0 of size"
            }]
        },
        {
          "offset": "0x74",
          "name": "size_ctrl",
          "access": "R",
          "description": "Control signal of size",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "size_ap_vld",
              "access": "R",
              "description": "Control signal size_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "yy"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "tt"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "tf"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "h0"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "atol"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "76",
          "argName": "h_max"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "88",
          "argName": "h_min"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "100",
          "argName": "mu"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "112",
          "argName": "size"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_X_BUS:m_axi_T_BUS",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_X_BUS": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_X_BUS_",
      "paramPrefix": "C_M_AXI_X_BUS_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_X_BUS_ARADDR",
        "m_axi_X_BUS_ARBURST",
        "m_axi_X_BUS_ARCACHE",
        "m_axi_X_BUS_ARID",
        "m_axi_X_BUS_ARLEN",
        "m_axi_X_BUS_ARLOCK",
        "m_axi_X_BUS_ARPROT",
        "m_axi_X_BUS_ARQOS",
        "m_axi_X_BUS_ARREADY",
        "m_axi_X_BUS_ARREGION",
        "m_axi_X_BUS_ARSIZE",
        "m_axi_X_BUS_ARUSER",
        "m_axi_X_BUS_ARVALID",
        "m_axi_X_BUS_AWADDR",
        "m_axi_X_BUS_AWBURST",
        "m_axi_X_BUS_AWCACHE",
        "m_axi_X_BUS_AWID",
        "m_axi_X_BUS_AWLEN",
        "m_axi_X_BUS_AWLOCK",
        "m_axi_X_BUS_AWPROT",
        "m_axi_X_BUS_AWQOS",
        "m_axi_X_BUS_AWREADY",
        "m_axi_X_BUS_AWREGION",
        "m_axi_X_BUS_AWSIZE",
        "m_axi_X_BUS_AWUSER",
        "m_axi_X_BUS_AWVALID",
        "m_axi_X_BUS_BID",
        "m_axi_X_BUS_BREADY",
        "m_axi_X_BUS_BRESP",
        "m_axi_X_BUS_BUSER",
        "m_axi_X_BUS_BVALID",
        "m_axi_X_BUS_RDATA",
        "m_axi_X_BUS_RID",
        "m_axi_X_BUS_RLAST",
        "m_axi_X_BUS_RREADY",
        "m_axi_X_BUS_RRESP",
        "m_axi_X_BUS_RUSER",
        "m_axi_X_BUS_RVALID",
        "m_axi_X_BUS_WDATA",
        "m_axi_X_BUS_WID",
        "m_axi_X_BUS_WLAST",
        "m_axi_X_BUS_WREADY",
        "m_axi_X_BUS_WSTRB",
        "m_axi_X_BUS_WUSER",
        "m_axi_X_BUS_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "yy"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "64",
          "final_bitwidth": "512",
          "argName": "yy"
        }
      ]
    },
    "m_axi_T_BUS": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_T_BUS_",
      "paramPrefix": "C_M_AXI_T_BUS_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_T_BUS_ARADDR",
        "m_axi_T_BUS_ARBURST",
        "m_axi_T_BUS_ARCACHE",
        "m_axi_T_BUS_ARID",
        "m_axi_T_BUS_ARLEN",
        "m_axi_T_BUS_ARLOCK",
        "m_axi_T_BUS_ARPROT",
        "m_axi_T_BUS_ARQOS",
        "m_axi_T_BUS_ARREADY",
        "m_axi_T_BUS_ARREGION",
        "m_axi_T_BUS_ARSIZE",
        "m_axi_T_BUS_ARUSER",
        "m_axi_T_BUS_ARVALID",
        "m_axi_T_BUS_AWADDR",
        "m_axi_T_BUS_AWBURST",
        "m_axi_T_BUS_AWCACHE",
        "m_axi_T_BUS_AWID",
        "m_axi_T_BUS_AWLEN",
        "m_axi_T_BUS_AWLOCK",
        "m_axi_T_BUS_AWPROT",
        "m_axi_T_BUS_AWQOS",
        "m_axi_T_BUS_AWREADY",
        "m_axi_T_BUS_AWREGION",
        "m_axi_T_BUS_AWSIZE",
        "m_axi_T_BUS_AWUSER",
        "m_axi_T_BUS_AWVALID",
        "m_axi_T_BUS_BID",
        "m_axi_T_BUS_BREADY",
        "m_axi_T_BUS_BRESP",
        "m_axi_T_BUS_BUSER",
        "m_axi_T_BUS_BVALID",
        "m_axi_T_BUS_RDATA",
        "m_axi_T_BUS_RID",
        "m_axi_T_BUS_RLAST",
        "m_axi_T_BUS_RREADY",
        "m_axi_T_BUS_RRESP",
        "m_axi_T_BUS_RUSER",
        "m_axi_T_BUS_RVALID",
        "m_axi_T_BUS_WDATA",
        "m_axi_T_BUS_WID",
        "m_axi_T_BUS_WLAST",
        "m_axi_T_BUS_WREADY",
        "m_axi_T_BUS_WSTRB",
        "m_axi_T_BUS_WUSER",
        "m_axi_T_BUS_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "tt"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "64",
          "final_bitwidth": "512",
          "argName": "tt"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_X_BUS_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_X_BUS_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_X_BUS_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_X_BUS_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_X_BUS_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_X_BUS_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_X_BUS_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_X_BUS_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_X_BUS_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_X_BUS_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_X_BUS_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_X_BUS_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_X_BUS_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_X_BUS_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_X_BUS_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_X_BUS_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_X_BUS_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_X_BUS_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_X_BUS_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_X_BUS_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_X_BUS_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_X_BUS_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_X_BUS_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_X_BUS_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_X_BUS_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_X_BUS_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_X_BUS_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_X_BUS_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_X_BUS_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_X_BUS_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_X_BUS_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_X_BUS_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_X_BUS_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_X_BUS_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_X_BUS_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_X_BUS_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_X_BUS_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_X_BUS_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_X_BUS_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_X_BUS_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_X_BUS_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_X_BUS_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_X_BUS_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_X_BUS_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_X_BUS_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_T_BUS_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_T_BUS_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_T_BUS_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_T_BUS_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_T_BUS_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_T_BUS_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_T_BUS_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_T_BUS_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_T_BUS_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_T_BUS_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_T_BUS_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_T_BUS_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_T_BUS_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_T_BUS_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_T_BUS_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_T_BUS_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_T_BUS_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_T_BUS_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_T_BUS_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_T_BUS_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_T_BUS_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_T_BUS_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_T_BUS_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_T_BUS_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_T_BUS_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_T_BUS_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_T_BUS_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_T_BUS_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_T_BUS_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_T_BUS_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_T_BUS_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_T_BUS_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_T_BUS_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_T_BUS_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_T_BUS_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_T_BUS_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_T_BUS_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_T_BUS_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_T_BUS_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_T_BUS_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_T_BUS_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_T_BUS_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_T_BUS_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_T_BUS_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_T_BUS_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "runge_kutta_45",
      "Instances": [
        {
          "ModuleName": "ap_fixed_base",
          "InstanceName": "grp_ap_fixed_base_fu_989"
        },
        {
          "ModuleName": "ap_fixed_base",
          "InstanceName": "atol_loc_V_ap_fixed_base_fu_994"
        },
        {
          "ModuleName": "ap_fixed_base",
          "InstanceName": "tf_loc_V_ap_fixed_base_fu_999"
        },
        {
          "ModuleName": "runge_kutta_45_Pipeline_VITIS_LOOP_160_1",
          "InstanceName": "grp_runge_kutta_45_Pipeline_VITIS_LOOP_160_1_fu_1005",
          "Instances": [{
              "ModuleName": "ap_fixed_base",
              "InstanceName": "ref_tmp1_ap_fixed_base_fu_136"
            }]
        },
        {
          "ModuleName": "runge_kutta_45_Pipeline_VITIS_LOOP_177_2",
          "InstanceName": "grp_runge_kutta_45_Pipeline_VITIS_LOOP_177_2_fu_1014"
        },
        {
          "ModuleName": "runge_kutta_45_Pipeline_VITIS_LOOP_180_3",
          "InstanceName": "grp_runge_kutta_45_Pipeline_VITIS_LOOP_180_3_fu_1022"
        },
        {
          "ModuleName": "ode_fpga",
          "InstanceName": "grp_ode_fpga_fu_868",
          "Instances": [
            {
              "ModuleName": "vel_der",
              "InstanceName": "grp_vel_der_fu_208",
              "Instances": [
                {
                  "ModuleName": "vel_der_Pipeline_VITIS_LOOP_70_1",
                  "InstanceName": "grp_vel_der_Pipeline_VITIS_LOOP_70_1_fu_112"
                },
                {
                  "ModuleName": "vel_der_Pipeline_sq_sum_loop",
                  "InstanceName": "grp_vel_der_Pipeline_sq_sum_loop_fu_131"
                },
                {
                  "ModuleName": "vel_der_Pipeline_sqrt_loop",
                  "InstanceName": "grp_vel_der_Pipeline_sqrt_loop_fu_139"
                },
                {
                  "ModuleName": "division",
                  "InstanceName": "grp_division_fu_145"
                }
              ]
            },
            {
              "ModuleName": "ode_fpga_Pipeline_1",
              "InstanceName": "grp_ode_fpga_Pipeline_1_fu_220"
            },
            {
              "ModuleName": "ode_fpga_Pipeline_2",
              "InstanceName": "grp_ode_fpga_Pipeline_2_fu_230"
            }
          ]
        },
        {
          "ModuleName": "macply",
          "InstanceName": "grp_macply_fu_900"
        },
        {
          "ModuleName": "multiply",
          "InstanceName": "grp_multiply_fu_962"
        },
        {
          "ModuleName": "runge_kutta_45_Pipeline_sq_sum_loop",
          "InstanceName": "grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1030"
        },
        {
          "ModuleName": "runge_kutta_45_Pipeline_sqrt_loop",
          "InstanceName": "grp_runge_kutta_45_Pipeline_sqrt_loop_fu_1036"
        },
        {
          "ModuleName": "runge_kutta_45_Pipeline_update",
          "InstanceName": "grp_runge_kutta_45_Pipeline_update_fu_1042"
        },
        {
          "ModuleName": "runge_kutta_45_Pipeline_last_copy_y",
          "InstanceName": "grp_runge_kutta_45_Pipeline_last_copy_y_fu_1051"
        },
        {
          "ModuleName": "runge_kutta_45_Pipeline_last_copy_t",
          "InstanceName": "grp_runge_kutta_45_Pipeline_last_copy_t_fu_1062"
        }
      ]
    },
    "Info": {
      "ap_fixed_base": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "runge_kutta_45_Pipeline_VITIS_LOOP_160_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "runge_kutta_45_Pipeline_VITIS_LOOP_177_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "runge_kutta_45_Pipeline_VITIS_LOOP_180_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "vel_der_Pipeline_VITIS_LOOP_70_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "vel_der_Pipeline_sq_sum_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "vel_der_Pipeline_sqrt_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "division": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "vel_der": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ode_fpga_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ode_fpga_Pipeline_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ode_fpga": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "macply": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "multiply": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "runge_kutta_45_Pipeline_sq_sum_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "runge_kutta_45_Pipeline_sqrt_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "runge_kutta_45_Pipeline_update": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "runge_kutta_45_Pipeline_last_copy_y": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "runge_kutta_45_Pipeline_last_copy_t": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "runge_kutta_45": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "ap_fixed_base": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "17.470"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "106400",
          "UTIL_FF": "0",
          "LUT": "984",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "runge_kutta_45_Pipeline_VITIS_LOOP_160_1": {
        "Latency": {
          "LatencyBest": "16",
          "LatencyAvg": "16",
          "LatencyWorst": "16",
          "PipelineII": "16",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "36.500"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_160_1",
            "TripCount": "6",
            "Latency": "14",
            "PipelineII": "1",
            "PipelineDepth": "10"
          }],
        "Area": {
          "FF": "923",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "2492",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "runge_kutta_45_Pipeline_VITIS_LOOP_177_2": {
        "Latency": {
          "LatencyBest": "12291",
          "LatencyAvg": "12291",
          "LatencyWorst": "12291",
          "PipelineII": "12291",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "36.500"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_177_2",
            "TripCount": "12288",
            "Latency": "12289",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "534",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "2142",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "runge_kutta_45_Pipeline_VITIS_LOOP_180_3": {
        "Latency": {
          "LatencyBest": "2051",
          "LatencyAvg": "2051",
          "LatencyWorst": "2051",
          "PipelineII": "2051",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "36.500"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_180_3",
            "TripCount": "2048",
            "Latency": "2049",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "532",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "2137",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "vel_der_Pipeline_VITIS_LOOP_70_1": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "5.685"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_70_1",
            "TripCount": "3",
            "Latency": "3",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "244",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "160",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "vel_der_Pipeline_sq_sum_loop": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "23.745"
        },
        "Loops": [{
            "Name": "sq_sum_loop",
            "TripCount": "3",
            "Latency": "3",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "DSP": "15",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "6",
          "FF": "166",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "329",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "vel_der_Pipeline_sqrt_loop": {
        "Latency": {
          "LatencyBest": "83",
          "LatencyAvg": "83",
          "LatencyWorst": "83",
          "PipelineII": "83",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "9.219"
        },
        "Loops": [{
            "Name": "sqrt_loop",
            "TripCount": "81",
            "Latency": "81",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "413",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "490",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "division": {
        "Latency": {
          "LatencyBest": "203",
          "LatencyAvg": "203",
          "LatencyWorst": "203",
          "PipelineII": "203",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "5.071"
        },
        "Area": {
          "FF": "1123",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "1570",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "vel_der": {
        "Latency": {
          "LatencyBest": "423",
          "LatencyAvg": "423",
          "LatencyWorst": "423",
          "PipelineII": "423",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "31.057"
        },
        "Area": {
          "DSP": "36",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "16",
          "FF": "2339",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "6639",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "12",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "ode_fpga_Pipeline_1": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "5.079"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "3",
            "Latency": "3",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "4",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "73",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "ode_fpga_Pipeline_2": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "6.729"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "3",
            "Latency": "3",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "4",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "84",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "ode_fpga": {
        "Latency": {
          "LatencyBest": "1317",
          "LatencyAvg": "1317",
          "LatencyWorst": "1317",
          "PipelineII": "1317",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "31.057"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "3",
            "Latency": "6",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 2",
            "TripCount": "3",
            "Latency": "6",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 3",
            "TripCount": "3",
            "Latency": "6",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 4",
            "TripCount": "3",
            "Latency": "6",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "update_vel_pos",
            "TripCount": "3",
            "Latency": "1275",
            "PipelineII": "",
            "PipelineDepth": "425"
          }
        ],
        "Area": {
          "DSP": "36",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "16",
          "FF": "3852",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "7282",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "13",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "macply": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "19.834"
        },
        "Area": {
          "DSP": "15",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "6",
          "FF": "0",
          "AVAIL_FF": "106400",
          "UTIL_FF": "0",
          "LUT": "238",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "multiply": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "14.130"
        },
        "Area": {
          "DSP": "15",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "6",
          "FF": "0",
          "AVAIL_FF": "106400",
          "UTIL_FF": "0",
          "LUT": "91",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "runge_kutta_45_Pipeline_sq_sum_loop": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "8",
          "LatencyWorst": "8",
          "PipelineII": "8",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "24.380"
        },
        "Loops": [{
            "Name": "sq_sum_loop",
            "TripCount": "6",
            "Latency": "6",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP": "15",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "6",
          "FF": "168",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "326",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "runge_kutta_45_Pipeline_sqrt_loop": {
        "Latency": {
          "LatencyBest": "83",
          "LatencyAvg": "83",
          "LatencyWorst": "83",
          "PipelineII": "83",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "9.219"
        },
        "Loops": [{
            "Name": "sqrt_loop",
            "TripCount": "81",
            "Latency": "81",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "413",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "490",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "runge_kutta_45_Pipeline_update": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "8",
          "LatencyWorst": "8",
          "PipelineII": "8",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "10.486"
        },
        "Loops": [{
            "Name": "update",
            "TripCount": "6",
            "Latency": "6",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "20",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "178",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "runge_kutta_45_Pipeline_last_copy_y": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "36.500"
        },
        "Loops": [{
            "Name": "last_copy_y",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "FF": "812",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "4329",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "8",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "runge_kutta_45_Pipeline_last_copy_t": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "36.500"
        },
        "Loops": [{
            "Name": "last_copy_t",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "8"
          }],
        "Area": {
          "FF": "684",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "4218",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "7",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "runge_kutta_45": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "50.00",
          "Uncertainty": "13.50",
          "Estimate": "36.500"
        },
        "Loops": [{
            "Name": "main_loop",
            "TripCount": "",
            "LatencyMin": "9519",
            "LatencyMax": "22005999999",
            "Latency": "9519 ~ 22005999999",
            "PipelineII": "",
            "PipelineDepthMin": "9520",
            "PipelineDepthMax": "22006",
            "PipelineDepth": "9520 ~ 22006",
            "Loops": [
              {
                "Name": "k_outer",
                "TripCount": "5",
                "LatencyMin": "6659",
                "LatencyMax": "6839",
                "Latency": "6659 ~ 6839",
                "PipelineII": "",
                "PipelineDepthMin": "1332",
                "PipelineDepthMax": "1368",
                "PipelineDepth": "1332 ~ 1368",
                "Loops": [{
                    "Name": "k_middle",
                    "TripCount": "6",
                    "LatencyMin": "11",
                    "LatencyMax": "47",
                    "Latency": "11 ~ 47",
                    "PipelineII": "",
                    "PipelineDepthMin": "2",
                    "PipelineDepthMax": "8",
                    "PipelineDepth": "2 ~ 8",
                    "Loops": [{
                        "Name": "k_inner",
                        "TripCount": "",
                        "LatencyMin": "1",
                        "LatencyMax": "5",
                        "Latency": "1 ~ 5",
                        "PipelineII": "1",
                        "PipelineDepth": "2"
                      }]
                  }]
              },
              {
                "Name": "y_new_outer",
                "TripCount": "6",
                "Latency": "59",
                "PipelineII": "",
                "PipelineDepth": "10",
                "Loops": [{
                    "Name": "y_new_inner",
                    "TripCount": "7",
                    "Latency": "7",
                    "PipelineII": "1",
                    "PipelineDepth": "2"
                  }]
              },
              {
                "Name": "err_outer",
                "TripCount": "6",
                "Latency": "59",
                "PipelineII": "",
                "PipelineDepth": "10",
                "Loops": [{
                    "Name": "err_inner",
                    "TripCount": "7",
                    "Latency": "7",
                    "PipelineII": "1",
                    "PipelineDepth": "2"
                  }]
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "94",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "33",
          "DSP": "92",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "41",
          "FF": "15059",
          "AVAIL_FF": "106400",
          "UTIL_FF": "14",
          "LUT": "38589",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "72",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-05-22 17:33:04 CDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
