<module name="MCU_FSS0_OSPI0_CTRL" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="OSPI_CONFIG_REG" acronym="OSPI_CONFIG_REG" offset="0x0" width="32" description="OSPI Configuration Register This register contains basic configuration fields of the controller. Some of the OSPI features described in this section may not be supported on this family of devices. For more information, see , OSPI Not Supported Features.">
    <bitfield id="IDLE_FLD" width="1" begin="31" end="31" resetval="0x1" description="Serial interface and low level SPI pipeline is IDLE." range="" rwaccess="R"/>
    <bitfield id="DUAL_BYTE_OPCODE_EN_FLD" width="1" begin="30" end="30" resetval="0x0" description="Dual-byte Opcode Mode enable bit." range="" rwaccess="RW"/>
    <bitfield id="CRC_ENABLE_FLD" width="1" begin="29" end="29" resetval="0x0" description="CRC enable bit." range="" rwaccess="RW"/>
    <bitfield id="CONFIG_RESV2_FLD" width="3" begin="28" end="26" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PIPELINE_PHY_FLD" width="1" begin="25" end="25" resetval="0x0" description="Pipeline PHY Mode enable." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_DTR_PROTOCOL_FLD" width="1" begin="24" end="24" resetval="0x0" description="Enable DTR Protocol." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_AHB_DECODER_FLD" width="1" begin="23" end="23" resetval="0x0" description="Enable AHB Decoder. 0h = Active slave is selected based on the OSPI_CONFIG_REG[13:10] PERIPH_CS_LINES_FLD. 1h = Active slave is selected based on actual data interface address (the partition is calculated with respect to bits OSPI_DEV_SIZE_CONFIG_REG[28:21])." range="" rwaccess="RW"/>
    <bitfield id="MSTR_BAUD_DIV_FLD" width="4" begin="22" end="19" resetval="0xF" description="Master mode baud rate divisor (2 to 32)," range="" rwaccess="RW"/>
    <bitfield id="ENTER_XIP_MODE_IMM_FLD" width="1" begin="18" end="18" resetval="0x0" description="Enter XIP Mode immediately.0h = If XIP is enabled, then setting to 0 will cause the controller to exit XIP mode on the next READ instruction Value=1h = Operate the device in XIP mode immediately. Use this register when the external device wakes up in XIP mode [as per the contents of its non-volatile configuration register]. The controller will assume the next READ instruction will be passed to the device as an XIP instruction, and therefore will not require the READ opcode to be transferred.Note: To exit XIP mode, this bit should be set to 0. This will take effect in the attached device only after the next READ instruction is executed. Software therefore should ensure that at least one READ instruction is requested after resetting this bit in order to be sure that XIP mode is exited." range="" rwaccess="RW"/>
    <bitfield id="ENTER_XIP_MODE_FLD" width="1" begin="17" end="17" resetval="0x0" description="Enter XIP Mode on next READ.0h = If XIP is enabled, then setting to 0 will cause the controller to exit XIP mode on the next READ instruction.1h = If XIP is disabled, then setting to 1 will inform the controller that the device is ready to enter XIP on the next READ instruction. The controller will therefore send the appropriate command sequence, including mode bits to cause the device to enter XIP mode. Use this register after the controller has ensured the FLASH device has been configured to be ready to enter XIP mode. Note: To exit XIP mode, this bit should be set to 0. This will take effect in the attached device only AFTER the next READ instruction is executed. Software should therefore ensure that at least one READ instruction is requested after resetting this bit before it can be sure XIP mode in the device is exited" range="" rwaccess="RW"/>
    <bitfield id="ENB_AHB_ADDR_REMAP_FLD" width="1" begin="16" end="16" resetval="0x0" description="Enable Data Interface Address Remapping [Direct Access Mode Only]" range="" rwaccess="RW"/>
    <bitfield id="ENB_DMA_IF_FLD" width="1" begin="15" end="15" resetval="0x0" description="Enable DMA Peripheral Interface." range="" rwaccess="RW"/>
    <bitfield id="WR_PROT_FLASH_FLD" width="1" begin="14" end="14" resetval="0x0" description="Write Protect Flash Pin." range="" rwaccess="RW"/>
    <bitfield id="PERIPH_CS_LINES_FLD" width="4" begin="13" end="10" resetval="0x0" description="Peripheral Chip Select Lines.If OSPI_CONFIG_REG[9] PERIPH_SEL_DEC_FLD = 0, ss[3:0] are output thus:ss[3:0]xxx0 xx01 x011 0111 1111 N_SS_OUT[3:0]11101101 1011 0111 1111 [no peripheral selected] . else ss[3:0] directly drives N_SS_OUT[3:0] ." range="" rwaccess="RW"/>
    <bitfield id="PERIPH_SEL_DEC_FLD" width="1" begin="9" end="9" resetval="0x0" description="Peripheral select decode.0h = only 1 of 4 selects N_SS_OUT[3:0] is active,1h = allow external 4-to-16 decode [N_SS_OUT = ss]" range="" rwaccess="RW"/>
    <bitfield id="ENB_LEGACY_IP_MODE_FLD" width="1" begin="8" end="8" resetval="0x0" description="Legacy IP Mode Enable.0h = Use Direct Access Controller/Indirect Access Controller 1h = Legacy Mode is enabled. In this mode, any write to the controller via the data interface is serialized and sent to the FLASH device. Any valid data read will pop the internal RX-FIFO, retrieving data that was forwarded by the external FLASH device on the SPI lines, 4, 2 or 1 byte transfers are permitted and controlled." range="" rwaccess="RW"/>
    <bitfield id="ENB_DIR_ACC_CTLR_FLD" width="1" begin="7" end="7" resetval="0x1" description="Enable Direct Access Controller.0h = Disable the Direct Access Controller once current transfer of the data word is complete.1h = Enable the Direct Access Controller. When the Direct Access Controller and Indirect Access Controller are both disabled, all data requests are completed with an error response." range="" rwaccess="RW"/>
    <bitfield id="RESET_CFG_FLD" width="1" begin="6" end="6" resetval="0x0" description="RESET pin configuration.0h = RESET feature on DQ3 pin of the device 1h = RESET feature on dedicated pin of the device [controlling of 5th bit influences on reset_out output]." range="" rwaccess="RW"/>
    <bitfield id="RESET_PIN_FLD" width="1" begin="5" end="5" resetval="0x0" description="Set to drive the RESET pin of the FLASH device and reset for de-activation of the RESET pin feature." range="" rwaccess="RW"/>
    <bitfield id="HOLD_PIN_FLD" width="1" begin="4" end="4" resetval="0x0" description="Set to drive the HOLD pin of the FLASH device and reset for de-activation of the HOLD pin feature." range="" rwaccess="RW"/>
    <bitfield id="PHY_MODE_ENABLE_FLD" width="1" begin="3" end="3" resetval="0x0" description="PHY mode enable." range="" rwaccess="RW"/>
    <bitfield id="SEL_CLK_PHASE_FLD" width="1" begin="2" end="2" resetval="0x0" description="Select Clock Phase.Selects whether the clock is in an active or inactive phase outside the SPI word 0h = The SPI clock is active outside the word 1h = The SPI clock is inactive outside the word" range="" rwaccess="RW"/>
    <bitfield id="SEL_CLK_POL_FLD" width="1" begin="1" end="1" resetval="0x0" description="Clock polarity outside SPI word.0h = The SPI clock is quiescent low 1h = The SPI clock is quiescent high" range="" rwaccess="RW"/>
    <bitfield id="ENB_SPI_FLD" width="1" begin="0" end="0" resetval="0x1" description="OSPI Enable.0h = Disable the OSPI, once current transfer of the data wordis complete.1h = Enable the OSPI, when this bit is set to 0, all output enables are inactive and all pins are set to input mode." range="" rwaccess="RW"/>
  </register>
  <register id="OSPI_DEV_INSTR_RD_CONFIG_REG" acronym="OSPI_DEV_INSTR_RD_CONFIG_REG" offset="0x4" width="32" description="Device Read Instruction Configuration Register. This register defines the configuration of Multiple-SPI READ instruction. This register should be setup while the controller is idle.">
    <bitfield id="RD_INSTR_RESV5_FLD" width="3" begin="31" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DUMMY_RD_CLK_CYCLES_FLD" width="5" begin="28" end="24" resetval="0x0" description="Dummy Read Clock Cycles." range="" rwaccess="RW"/>
    <bitfield id="RD_INSTR_RESV4_FLD" width="3" begin="23" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODE_BIT_ENABLE_FLD" width="1" begin="20" end="20" resetval="0x0" description="Mode Bit Enable." range="" rwaccess="RW"/>
    <bitfield id="RD_INSTR_RESV3_FLD" width="2" begin="19" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DATA_XFER_TYPE_EXT_MODE_FLD" width="2" begin="17" end="16" resetval="0x0" description="Data Transfer Type for Standard SPI modes.0h = SIO mode data is shifted to the device on DQ0 only and from the device on DQ1 only 1h = Used for Dual Input/Output instructions For data transfers, DQ0 and DQ1 are used as both inputs and outputs 2h = Used for Quad Input/Output instructions For data transfers, DQ0, DQ1, DQ2, and DQ3 are used as both inputs and outputs 3h = Used for Octal Input/Output instructions For data transfers, DQ[7:0] are used as both inputs and outputs" range="" rwaccess="RW"/>
    <bitfield id="RD_INSTR_RESV2_FLD" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ADDR_XFER_TYPE_STD_MODE_FLD" width="2" begin="13" end="12" resetval="0x0" description="Address Transfer Type for Standard SPI modes.0h = Addresses can be shifted to the device on DQ0 only 1h = Addresses can be shifted to the device on DQ0 and DQ1 only 2h = Addresses can be shifted to the device on DQ0, DQ1, DQ2, and DQ3 3h = Addresses can be shifted to the device on DQ[7:0]" range="" rwaccess="RW"/>
    <bitfield id="RD_INSTR_RESV1_FLD" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DDR_EN_FLD" width="1" begin="10" end="10" resetval="0x0" description="DDR Enable." range="" rwaccess="RW"/>
    <bitfield id="INSTR_TYPE_FLD" width="2" begin="9" end="8" resetval="0x0" description="Instruction Type.0h = Use Standard SPI mode [instruction always shifted into the device on DQ0 only] 1h = Use DIO-SPI mode [Instructions, Address and Data always sent on DQ0 and DQ1] 2h = Use QIO-SPI mode [Instructions, Address and Data always sent on DQ0, DQ1, DQ2, and DQ3] 3h = Use Octal-IO-SPI mode [Instructions, Address and Data always sent on DQ[7:0]]" range="" rwaccess="RW"/>
    <bitfield id="RD_OPCODE_NON_XIP_FLD" width="8" begin="7" end="0" resetval="0x3" description="Read Opcode in non-XIP mode: Read Opcode to use when not in XIP mode" range="" rwaccess="RW"/>
  </register>
  <register id="OSPI_DEV_INSTR_WR_CONFIG_REG" acronym="OSPI_DEV_INSTR_WR_CONFIG_REG" offset="0x8" width="32" description="Device Write Instruction Configuration Register. This register defines the configuration of Multiple-SPI WRITE (Program Page) instruction. This register should be setup while the controller is idle.">
    <bitfield id="WR_INSTR_RESV4_FLD" width="3" begin="31" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DUMMY_WR_CLK_CYCLES_FLD" width="5" begin="28" end="24" resetval="0x0" description="Dummy Write Clock Cycles." range="" rwaccess="RW"/>
    <bitfield id="WR_INSTR_RESV3_FLD" width="6" begin="23" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DATA_XFER_TYPE_EXT_MODE_FLD" width="2" begin="17" end="16" resetval="0x0" description="Data Transfer Type for Standard SPI modes.0h = SIO mode data is shifted to the device on DQ0 only and from the device on DQ1 only 1h = Used for Dual Input/Output instructions For data transfers, DQ0 and DQ1 are used as both inputs and outputs 2h = Used for Quad Input/Output instructions For data transfers, DQ0, DQ1, DQ2, and DQ3 are used as both inputs and outputs 3h = Used for Octal Input/Output instructions For data transfers, DQ[7:0] are used as both inputs and outputs" range="" rwaccess="RW"/>
    <bitfield id="WR_INSTR_RESV2_FLD" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ADDR_XFER_TYPE_STD_MODE_FLD" width="2" begin="13" end="12" resetval="0x0" description="Address Transfer Type for Standard SPI modes.0h = Addresses can be shifted to the device on DQ0 only 1h = Addresses can be shifted to the device on DQ0 and DQ1 only 2h = Addresses can be shifted to the device on DQ0, DQ1, DQ2. and DQ3 3h = Addresses can be shifted to the device on DQ[7:0]" range="" rwaccess="RW"/>
    <bitfield id="WR_INSTR_RESV1_FLD" width="3" begin="11" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WEL_DIS_FLD" width="1" begin="8" end="8" resetval="0x0" description="WEL Disable." range="" rwaccess="RW"/>
    <bitfield id="WR_OPCODE_FLD" width="8" begin="7" end="0" resetval="0x2" description="Write Opcode" range="" rwaccess="RW"/>
  </register>
  <register id="OSPI_DEV_DELAY_REG" acronym="OSPI_DEV_DELAY_REG" offset="0xC" width="32" description="OSPI Device Delay Register. This register is used to introduce relative delays into the generation of the master output signals. All timings are defined in cycles of the OSPI REFERENCE CLOCK/ext_clk, defined in this table as SPI master ref clock. This register should be setup while the controller is idle.">
    <bitfield id="D_NSS_FLD" width="8" begin="31" end="24" resetval="0x0" description="Clock Delay for Chip Select Deassert." range="" rwaccess="RW"/>
    <bitfield id="D_BTWN_FLD" width="8" begin="23" end="16" resetval="0x0" description="Clock Delay for Chip Select Deactivation." range="" rwaccess="RW"/>
    <bitfield id="D_AFTER_FLD" width="8" begin="15" end="8" resetval="0x0" description="Clock Delay for Last Transaction Bit." range="" rwaccess="RW"/>
    <bitfield id="D_INIT_FLD" width="8" begin="7" end="0" resetval="0x0" description="Clock Delay with N_SS_OUT." range="" rwaccess="RW"/>
  </register>
  <register id="OSPI_RD_DATA_CAPTURE_REG" acronym="OSPI_RD_DATA_CAPTURE_REG" offset="0x10" width="32" description="Read Data Capture Register. This register is used to adjust SPI transfer conditions in order to fetch and capture data reliably. This register should be setup while the controller is idle.">
    <bitfield id="RD_DATA_RESV3_FLD" width="12" begin="31" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DDR_READ_DELAY_FLD" width="4" begin="19" end="16" resetval="0x0" description="DDR read delay." range="" rwaccess="RW"/>
    <bitfield id="RD_DATA_RESV2_FLD" width="7" begin="15" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DQS_ENABLE_FLD" width="1" begin="8" end="8" resetval="0x0" description="DQS enable bit." range="" rwaccess="RW"/>
    <bitfield id="RD_DATA_RESV1_FLD" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SAMPLE_EDGE_SEL_FLD" width="1" begin="5" end="5" resetval="0x0" description="Sample edge selection." range="" rwaccess="RW"/>
    <bitfield id="DELAY_FLD" width="4" begin="4" end="1" resetval="0x0" description="Read Delay." range="" rwaccess="RW"/>
    <bitfield id="BYPASS_FLD" width="1" begin="0" end="0" resetval="0x1" description="Bypass." range="" rwaccess="RW"/>
  </register>
  <register id="OSPI_DEV_SIZE_CONFIG_REG" acronym="OSPI_DEV_SIZE_CONFIG_REG" offset="0x14" width="32" description="Device Size Configuration Register. This register allows to define the memory organization of using Flash Devices. This register should be setup while the controller is idle.">
    <bitfield id="DEV_SIZE_RESV_FLD" width="3" begin="31" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MEM_SIZE_ON_CS3_FLD" width="2" begin="28" end="27" resetval="0x0" description="Size of Flash Device connected to CS[3] pin:0h = size of 512Mb 1h = size of 1Gb2h = size of 2Gb 3h = size of 4Gb" range="" rwaccess="RW"/>
    <bitfield id="MEM_SIZE_ON_CS2_FLD" width="2" begin="26" end="25" resetval="0x0" description="Size of Flash Device connected to CS[2] pin:0h = size of 512Mb1h = size of 1Gb 2h = size of 2Gb 3h = size of 4Gb" range="" rwaccess="RW"/>
    <bitfield id="MEM_SIZE_ON_CS1_FLD" width="2" begin="24" end="23" resetval="0x0" description="Size of Flash Device connected to CS[1] pin:0h = size of 512Mb1h = size of 1Gb 2h = size of 2Gb 3h = size of 4Gb" range="" rwaccess="RW"/>
    <bitfield id="MEM_SIZE_ON_CS0_FLD" width="2" begin="22" end="21" resetval="0x0" description="Size of Flash Device connected to CS[0] pin:0h = size of 512Mb1h = size of 1Gb 2h = size of 2Gb 3h = size of 4Gb" range="" rwaccess="RW"/>
    <bitfield id="BYTES_PER_SUBSECTOR_FLD" width="5" begin="20" end="16" resetval="0x10" description="Number of bytes per Block." range="" rwaccess="RW"/>
    <bitfield id="BYTES_PER_DEVICE_PAGE_FLD" width="12" begin="15" end="4" resetval="0x100" description="Number of bytes per device page." range="" rwaccess="RW"/>
    <bitfield id="NUM_ADDR_BYTES_FLD" width="4" begin="3" end="0" resetval="0x2" description="Number of address bytes." range="" rwaccess="RW"/>
  </register>
  <register id="OSPI_SRAM_PARTITION_CFG_REG" acronym="OSPI_SRAM_PARTITION_CFG_REG" offset="0x18" width="32" description="SRAM Partition Configuration Register.">
    <bitfield id="SRAM_PARTITION_RESV_FLD" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ADDR_FLD" width="8" begin="7" end="0" resetval="0x80" description="Indirect Read Partition Size." range="" rwaccess="RW"/>
  </register>
  <register id="OSPI_IND_AHB_ADDR_TRIGGER_REG" acronym="OSPI_IND_AHB_ADDR_TRIGGER_REG" offset="0x1C" width="32" description="Indirect AHB Address Trigger Register. This register allowsto define the address distinguishing DAC access from triggered INDAC one. This register should be setup while the controller is idle.">
    <bitfield id="ADDR_FLD" width="32" begin="31" end="0" resetval="0x0" description="Indirect Trigger Address." range="" rwaccess="RW"/>
  </register>
  <register id="OSPI_DMA_PERIPH_CONFIG_REG" acronym="OSPI_DMA_PERIPH_CONFIG_REG" offset="0x20" width="32" description="DMA Peripheral Configuration Register. This register allows to define the parameters of DMA peripheral controller. This register should be setup while the controller is idle. Some of the OSPI features described in this section may not be supported on this family of devices. For more information, see , OSPI Not Supported Features.">
    <bitfield id="DMA_PERIPH_RESV2_FLD" width="20" begin="31" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NUM_BURST_REQ_BYTES_FLD" width="4" begin="11" end="8" resetval="0x0" description="Number of Burst Bytes." range="" rwaccess="RW"/>
    <bitfield id="DMA_PERIPH_RESV1_FLD" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NUM_SINGLE_REQ_BYTES_FLD" width="4" begin="3" end="0" resetval="0x0" description="Number of Single Bytes." range="" rwaccess="RW"/>
  </register>
  <register id="OSPI_REMAP_ADDR_REG" acronym="OSPI_REMAP_ADDR_REG" offset="0x24" width="32" description="Remap Address Register. This register allows to define the address offset for DAC accesses. This register should be setup while the controller is idle.">
    <bitfield id="VALUE_FLD" width="32" begin="31" end="0" resetval="0x0" description="This register is used to remap an incoming data address to a different address used by the FLASH device." range="" rwaccess="RW"/>
  </register>
  <register id="OSPI_MODE_BIT_CONFIG_REG" acronym="OSPI_MODE_BIT_CONFIG_REG" offset="0x28" width="32" description="Mode Bit Configuration Register. This register allows to define the mode bits for corresponding Flash Device. It also provides configuration for CRC aware SPI transfers. This register should be setup while the controller is idle.">
    <bitfield id="RX_CRC_DATA_LOW_FLD" width="8" begin="31" end="24" resetval="0x0" description="RX CRC data [lower]." range="" rwaccess="R"/>
    <bitfield id="RX_CRC_DATA_UP_FLD" width="8" begin="23" end="16" resetval="0x0" description="RX CRC data [upper]." range="" rwaccess="R"/>
    <bitfield id="CRC_OUT_ENABLE_FLD" width="1" begin="15" end="15" resetval="0x0" description="CRC# output enable bit." range="" rwaccess="RW"/>
    <bitfield id="MODE_BIT_RESV1_FLD" width="4" begin="14" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CHUNK_SIZE_FLD" width="3" begin="10" end="8" resetval="0x2" description="It defines size of chunk after which CRC data is expected to show up on the SPI interface for write and read data transfers." range="" rwaccess="RW"/>
    <bitfield id="MODE_FLD" width="8" begin="7" end="0" resetval="0x0" description="These are the 8 mode bits that are sent to the device following the address bytes if mode bit transmission has been enabled." range="" rwaccess="RW"/>
  </register>
  <register id="OSPI_SRAM_FILL_REG" acronym="OSPI_SRAM_FILL_REG" offset="0x2C" width="32" description="SRAM Fill Register. This register keeps the values of current fill levels of both SRAM partitions.">
    <bitfield id="SRAM_FILL_INDAC_WRITE_FLD" width="16" begin="31" end="16" resetval="0x0" description="SRAM Fill Level [Indirect Write Partition]." range="" rwaccess="R"/>
    <bitfield id="SRAM_FILL_INDAC_READ_FLD" width="16" begin="15" end="0" resetval="0x0" description="SRAM Fill Level [Indirect Read Partition]." range="" rwaccess="R"/>
  </register>
  <register id="OSPI_TX_THRESH_REG" acronym="OSPI_TX_THRESH_REG" offset="0x30" width="32" description="TX Threshold Register. This register allows to define the TX FIFO level arousing the corresponding interrupt. This register should be setup while the controller is idle.">
    <bitfield id="TX_THRESH_RESV_FLD" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LEVEL_FLD" width="5" begin="4" end="0" resetval="0x1" description="Defines the level at which the small TX FIFO not full interrupt is generated" range="" rwaccess="RW"/>
  </register>
  <register id="OSPI_RX_THRESH_REG" acronym="OSPI_RX_THRESH_REG" offset="0x34" width="32" description="RX Threshold Register. This register allows to define the RX FIFO level arousing the corresponding interrupt. This register should be setup while the controller is idle.">
    <bitfield id="RX_THRESH_RESV_FLD" width="27" begin="31" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LEVEL_FLD" width="5" begin="4" end="0" resetval="0x1" description="Defines the level at which the small RX FIFO not empty interrupt is generated." range="" rwaccess="RW"/>
  </register>
  <register id="OSPI_WRITE_COMPLETION_CTRL_REG" acronym="OSPI_WRITE_COMPLETION_CTRL_REG" offset="0x38" width="32" description="Write Completion Control Register. This register defines how the controller will poll the device following a write transfer.">
    <bitfield id="POLL_REP_DELAY_FLD" width="8" begin="31" end="24" resetval="0x0" description="Polling repetition delay." range="" rwaccess="RW"/>
    <bitfield id="POLL_COUNT_FLD" width="8" begin="23" end="16" resetval="0x1" description="Polling count." range="" rwaccess="RW"/>
    <bitfield id="ENABLE_POLLING_EXP_FLD" width="1" begin="15" end="15" resetval="0x0" description="Enable polling expiration." range="" rwaccess="RW"/>
    <bitfield id="DISABLE_POLLING_FLD" width="1" begin="14" end="14" resetval="0x0" description="Disable polling." range="" rwaccess="RW"/>
    <bitfield id="POLLING_POLARITY_FLD" width="1" begin="13" end="13" resetval="0x0" description="Polling polarity." range="" rwaccess="RW"/>
    <bitfield id="WR_COMP_CTRL_RESV1_FLD" width="2" begin="12" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="POLLING_BIT_INDEX_FLD" width="3" begin="10" end="8" resetval="0x0" description="Polling bit index." range="" rwaccess="RW"/>
    <bitfield id="OPCODE_FLD" width="8" begin="7" end="0" resetval="0x5" description="Polling opcode." range="" rwaccess="RW"/>
  </register>
  <register id="OSPI_NO_OF_POLLS_BEF_EXP_REG" acronym="OSPI_NO_OF_POLLS_BEF_EXP_REG" offset="0x3C" width="32" description="Polling Expiration Register. This register defines maximum number of poll cycles. If the expected value of the bit being polled is not gotten after number defined in this register, the auto-polling is done on the next phase.">
    <bitfield id="NO_OF_POLLS_BEF_EXP_FLD" width="32" begin="31" end="0" resetval="0xFFFFFFFF" description="Defines the numbers of poll cycles after which auto-polling phase terminates and polling expiration interrupt is generated." range="" rwaccess="RW"/>
  </register>
  <register id="OSPI_IRQ_STATUS_REG" acronym="OSPI_IRQ_STATUS_REG" offset="0x40" width="32" description="Interrupt Status Register. The status fields in this register are set when the described event occurs and the interrupt is enabled in the mask register. When any of these bit fields are set, the interrupt output is asserted high. The fields are each cleared by writing a 1 to the field. Note that bit fields 6 through 10 are only valid when legacy SPI mode is active.">
    <bitfield id="IRQ_STAT_RESV_FLD" width="12" begin="31" end="20" resetval="0x0" description="Reserved" range="" rwaccess="RW1C"/>
    <bitfield id="ECC_FAIL_FLD" width="1" begin="19" end="19" resetval="0x0" description="ECC failure." range="" rwaccess="RW1C"/>
    <bitfield id="TX_CRC_CHUNK_BRK_FLD" width="1" begin="18" end="18" resetval="0x0" description="TX CRC chunk was broken." range="" rwaccess="RW1C"/>
    <bitfield id="RX_CRC_DATA_VAL_FLD" width="1" begin="17" end="17" resetval="0x0" description="RX CRC data valid." range="" rwaccess="RW1C"/>
    <bitfield id="RX_CRC_DATA_ERR_FLD" width="1" begin="16" end="16" resetval="0x0" description="RX CRC data error." range="" rwaccess="RW1C"/>
    <bitfield id="IRQ_STAT_RESV1_FLD" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STIG_REQ_INT_FLD" width="1" begin="14" end="14" resetval="0x0" description="The controller is ready for getting another STIG request." range="" rwaccess="RW1C"/>
    <bitfield id="POLL_EXP_INT_FLD" width="1" begin="13" end="13" resetval="0x0" description="The maximum number of programmed polls cycles is expired." range="" rwaccess="RW1C"/>
    <bitfield id="INDRD_SRAM_FULL_FLD" width="1" begin="12" end="12" resetval="0x0" description="Indirect Read Partition overflow." range="" rwaccess="RW1C"/>
    <bitfield id="RX_FIFO_FULL_FLD" width="1" begin="11" end="11" resetval="0x0" description="Small RX FIFO full.Current FIFO status can be ignored in non-SPI legacy mode.0h = FIFO is not full 1h = FIFO is full" range="" rwaccess="RW1C"/>
    <bitfield id="RX_FIFO_NOT_EMPTY_FLD" width="1" begin="10" end="10" resetval="0x0" description="Small RX FIFO not empty. Current FIFO status can be ignored in non-SPI legacy mode. 0h = FIFO has less than RX THRESHOLD entries. 1h = FIFO has &amp;amp;gt;= THRESHOLD entries." range="" rwaccess="RW1C"/>
    <bitfield id="TX_FIFO_FULL_FLD" width="1" begin="9" end="9" resetval="0x0" description="Small TX FIFO full. Current FIFO status can be ignored in non-SPI legacy mode 0h = FIFO is not full 1h = FIFO is full" range="" rwaccess="RW1C"/>
    <bitfield id="TX_FIFO_NOT_FULL_FLD" width="1" begin="8" end="8" resetval="0x0" description="Small TX FIFO not full.Current FIFO status can be ignored in non-SPI legacy mode 0h = FIFO has &amp;amp;gt;= THRESHOLD entries.1h = FIFO has less than THRESHOLD entries." range="" rwaccess="RW1C"/>
    <bitfield id="RECV_OVERFLOW_FLD" width="1" begin="7" end="7" resetval="0x0" description="Receive Overflow. This should only occur in Legacy SPI mode. Set if an attempt is made to push the RX FIFO when it is full. This bit is reset only by a system reset and cleared only when this register is read If a new push to the RX FIFO occurs coincident with a register read this flag will remain set.0h = no overflow has been detected. 1h = an overflow has occurred." range="" rwaccess="RW1C"/>
    <bitfield id="INDIRECT_XFER_LEVEL_BREACH_FLD" width="1" begin="6" end="6" resetval="0x0" description="Indirect Transfer Watermark Level Breached." range="" rwaccess="RW1C"/>
    <bitfield id="ILLEGAL_ACCESS_DET_FLD" width="1" begin="5" end="5" resetval="0x0" description="Illegal AHB access has been detected AHB wrapping bursts and the use of SPLIT/RETRY accesses will cause this error interrupt to trigger." range="" rwaccess="RW1C"/>
    <bitfield id="PROT_WR_ATTEMPT_FLD" width="1" begin="4" end="4" resetval="0x0" description="Write to protected area was attempted and rejected." range="" rwaccess="RW1C"/>
    <bitfield id="INDIRECT_READ_REJECT_FLD" width="1" begin="3" end="3" resetval="0x0" description="Indirect operation was requested but could not be accepted. Two indirect operations already in storage." range="" rwaccess="RW1C"/>
    <bitfield id="INDIRECT_OP_DONE_FLD" width="1" begin="2" end="2" resetval="0x0" description="Indirect Operation Complete: Controller has completed last triggered indirect operation." range="" rwaccess="RW1C"/>
    <bitfield id="UNDERFLOW_DET_FLD" width="1" begin="1" end="1" resetval="0x0" description="Underflow Detected:0h = no underflow has been detected 1h = underflow is detected and an attempt to transfer data is made when the small TX FIFO is empty. This may occur when AHB write data is being supplied too slowly to keep up with the requested write operation. This bit is reset only by a system reset and cleared only when the register is read." range="" rwaccess="RW1C"/>
    <bitfield id="MODE_M_FAIL_FLD" width="1" begin="0" end="0" resetval="0x0" description="Mode M Failure. Mode M failure indicates the voltage on pin N_SS_IN is inconsistent with the SPI mode. Set =1 if N_SS_IN is low in master mode [multi-master contention]. These conditions will clear the spi_enable bit and disable the SPI. This bit is reset only by a system reset and cleared only when this register is: Read 0h = no mode fault has been detected.Read 1h = a mode fault has occurred." range="" rwaccess="RW1C"/>
  </register>
  <register id="OSPI_IRQ_MASK_REG" acronym="OSPI_IRQ_MASK_REG" offset="0x44" width="32" description="Interrupt Mask Register. This register allows the user to mask/unmask particular interrupt sources. This register should be setup while the controller is idle. 0h = the interrupt for the corresponding interrupt status register bit is disabled. 1h = the interrupt for the corresponding interrupt status register bit is enabled.">
    <bitfield id="IRQ_MASK_RESV_FLD" width="12" begin="31" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECC_FAIL_MASK_FLD" width="1" begin="19" end="19" resetval="0x0" description="ECC failure Mask" range="" rwaccess="RW"/>
    <bitfield id="TX_CRC_CHUNK_BRK_MASK_FLD" width="1" begin="18" end="18" resetval="0x0" description="TX CRC chunk was broken Mask" range="" rwaccess="RW"/>
    <bitfield id="RX_CRC_DATA_VAL_MASK_FLD" width="1" begin="17" end="17" resetval="0x0" description="RX CRC data valid Mask" range="" rwaccess="RW"/>
    <bitfield id="RX_CRC_DATA_ERR_MASK_FLD" width="1" begin="16" end="16" resetval="0x0" description="RX CRC data error Mask" range="" rwaccess="RW"/>
    <bitfield id="IRQ_MASK_RESV1_FLD" width="1" begin="15" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STIG_REQ_MASK_FLD" width="1" begin="14" end="14" resetval="0x0" description="STIG request completion Mask" range="" rwaccess="RW"/>
    <bitfield id="POLL_EXP_INT_MASK_FLD" width="1" begin="13" end="13" resetval="0x0" description="Polling expiration detected Mask" range="" rwaccess="RW"/>
    <bitfield id="INDRD_SRAM_FULL_MASK_FLD" width="1" begin="12" end="12" resetval="0x0" description="Indirect Read Partition overflow mask" range="" rwaccess="RW"/>
    <bitfield id="RX_FIFO_FULL_MASK_FLD" width="1" begin="11" end="11" resetval="0x0" description="Small RX FIFO full Mask" range="" rwaccess="RW"/>
    <bitfield id="RX_FIFO_NOT_EMPTY_MASK_FLD" width="1" begin="10" end="10" resetval="0x0" description="Small RX FIFO not empty Mask" range="" rwaccess="RW"/>
    <bitfield id="TX_FIFO_FULL_MASK_FLD" width="1" begin="9" end="9" resetval="0x0" description="Small TX FIFO full Mask" range="" rwaccess="RW"/>
    <bitfield id="TX_FIFO_NOT_FULL_MASK_FLD" width="1" begin="8" end="8" resetval="0x0" description="Small TX FIFO not full Mask" range="" rwaccess="RW"/>
    <bitfield id="RECV_OVERFLOW_MASK_FLD" width="1" begin="7" end="7" resetval="0x0" description="Receive Overflow Mask" range="" rwaccess="RW"/>
    <bitfield id="INDIRECT_XFER_LEVEL_BREACH_MASK_FLD" width="1" begin="6" end="6" resetval="0x0" description="Transfer Watermark Breach Mask" range="" rwaccess="RW"/>
    <bitfield id="ILLEGAL_ACCESS_DET_MASK_FLD" width="1" begin="5" end="5" resetval="0x0" description="Illegal Access Detected Mask" range="" rwaccess="RW"/>
    <bitfield id="PROT_WR_ATTEMPT_MASK_FLD" width="1" begin="4" end="4" resetval="0x0" description="Protected Area Write Attempt Mask" range="" rwaccess="RW"/>
    <bitfield id="INDIRECT_READ_REJECT_MASK_FLD" width="1" begin="3" end="3" resetval="0x0" description="Indirect Read Reject Mask" range="" rwaccess="RW"/>
    <bitfield id="INDIRECT_OP_DONE_MASK_FLD" width="1" begin="2" end="2" resetval="0x0" description="Indirect Complete Mask" range="" rwaccess="RW"/>
    <bitfield id="UNDERFLOW_DET_MASK_FLD" width="1" begin="1" end="1" resetval="0x0" description="Underflow Detected Mask" range="" rwaccess="RW"/>
    <bitfield id="MODE_M_FAIL_MASK_FLD" width="1" begin="0" end="0" resetval="0x0" description="Mode M Failure Mask" range="" rwaccess="RW"/>
  </register>
  <register id="OSPI_LOWER_WR_PROT_REG" acronym="OSPI_LOWER_WR_PROT_REG" offset="0x50" width="32" description="Lower Write Protection Register. This register allows to define lower boundary of the write protection area. This register should be setup while the controller is idle.">
    <bitfield id="SUBSECTOR_FLD" width="32" begin="31" end="0" resetval="0x0" description="Lower Block Number.The block number that defines the lower block in the range of blocks that is to be locked from writing." range="" rwaccess="RW"/>
  </register>
  <register id="OSPI_UPPER_WR_PROT_REG" acronym="OSPI_UPPER_WR_PROT_REG" offset="0x54" width="32" description="Upper Write Protection Register. This register allows to define upper boundary of the write protection area. This register should be setup while the controller is idle.">
    <bitfield id="SUBSECTOR_FLD" width="32" begin="31" end="0" resetval="0x0" description="Lower Block Number." range="" rwaccess="RW"/>
  </register>
  <register id="OSPI_WR_PROT_CTRL_REG" acronym="OSPI_WR_PROT_CTRL_REG" offset="0x58" width="32" description="Write Protection Control Register. This register allows to define the configuration of write protection settings. This register should be setup while the controller is idle.">
    <bitfield id="WR_PROT_CTRL_RESV_FLD" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ENB_FLD" width="1" begin="1" end="1" resetval="0x0" description="Write Protection Enable Bit." range="" rwaccess="RW"/>
    <bitfield id="INV_FLD" width="1" begin="0" end="0" resetval="0x0" description="Write Protection Inversion Bit." range="" rwaccess="RW"/>
  </register>
  <register id="OSPI_INDIRECT_READ_XFER_CTRL_REG" acronym="OSPI_INDIRECT_READ_XFER_CTRL_REG" offset="0x60" width="32" description="Indirect Read Transfer Control Register. This register allows control of the Indirect Read Transfer logic.">
    <bitfield id="INDIR_RD_XFER_RESV_FLD" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NUM_IND_OPS_DONE_FLD" width="2" begin="7" end="6" resetval="0x0" description="This field contains the number of indirect operations which have been completed." range="" rwaccess="R"/>
    <bitfield id="IND_OPS_DONE_STATUS_FLD" width="1" begin="5" end="5" resetval="0x0" description="Indirect Completion Status." range="" rwaccess="RW1C"/>
    <bitfield id="RD_QUEUED_FLD" width="1" begin="4" end="4" resetval="0x0" description="Queued Indirect Read Operations." range="" rwaccess="R"/>
    <bitfield id="SRAM_FULL_FLD" width="1" begin="3" end="3" resetval="0x0" description="SRAM Full. SRAM full and unable to immediately complete an indirect operation. Write a 1 to this field to clear it indirect operation [status]." range="" rwaccess="RW1C"/>
    <bitfield id="RD_STATUS_FLD" width="1" begin="2" end="2" resetval="0x0" description="Indirect Read Status." range="" rwaccess="R"/>
    <bitfield id="CANCEL_FLD" width="1" begin="1" end="1" resetval="0x0" description="Cancel Indirect Read." range="" rwaccess="W"/>
    <bitfield id="START_FLD" width="1" begin="0" end="0" resetval="0x0" description="Start Indirect Read." range="" rwaccess="W"/>
  </register>
  <register id="OSPI_INDIRECT_READ_XFER_WATERMARK_REG" acronym="OSPI_INDIRECT_READ_XFER_WATERMARK_REG" offset="0x64" width="32" description="Indirect Read Transfer Watermark Register. This register allows to define watermark level for Indirect read transfers. This register should be setup before an indirect read transfer is triggered. Some of the OSPI features described in this section may not be supported on this family of devices. For more information, see , OSPI Not Supported Features.">
    <bitfield id="LEVEL_FLD" width="32" begin="31" end="0" resetval="0x0" description="Watermark Value." range="" rwaccess="RW"/>
  </register>
  <register id="OSPI_INDIRECT_READ_XFER_START_REG" acronym="OSPI_INDIRECT_READ_XFER_START_REG" offset="0x68" width="32" description="Indirect Read Transfer Start Address Register. This register allows to define start address of indirect read transfer which is about to be triggered. This register should be setup before an indirect read transfer is triggered.">
    <bitfield id="ADDR_FLD" width="32" begin="31" end="0" resetval="0x0" description="Start of Indirect Access." range="" rwaccess="RW"/>
  </register>
  <register id="OSPI_INDIRECT_READ_XFER_NUM_BYTES_REG" acronym="OSPI_INDIRECT_READ_XFER_NUM_BYTES_REG" offset="0x6C" width="32" description="Indirect Read Transfer Number Bytes Register. This register allows to define number of bytes to be read of indirect read transfer which is about to be triggered. This register should be setup before an indirect read transfer is triggered.">
    <bitfield id="VALUE_FLD" width="32" begin="31" end="0" resetval="0x0" description="Indirect Number of Bytes." range="" rwaccess="RW"/>
  </register>
  <register id="OSPI_INDIRECT_WRITE_XFER_CTRL_REG" acronym="OSPI_INDIRECT_WRITE_XFER_CTRL_REG" offset="0x70" width="32" description="Indirect Write Transfer Control Register. This register allows control of the Indirect Write Transfer logic.">
    <bitfield id="INDIR_WR_XFER_RESV2_FLD" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NUM_IND_OPS_DONE_FLD" width="2" begin="7" end="6" resetval="0x0" description="This field contains the number of indirect operations which have been completed." range="" rwaccess="R"/>
    <bitfield id="IND_OPS_DONE_STATUS_FLD" width="1" begin="5" end="5" resetval="0x0" description="Indirect Completion Status." range="" rwaccess="RW1C"/>
    <bitfield id="WR_QUEUED_FLD" width="1" begin="4" end="4" resetval="0x0" description="Two indirect write operations have been queued." range="" rwaccess="R"/>
    <bitfield id="INDIR_WR_XFER_RESV1_FLD" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WR_STATUS_FLD" width="1" begin="2" end="2" resetval="0x0" description="Indirect Write Status." range="" rwaccess="R"/>
    <bitfield id="CANCEL_FLD" width="1" begin="1" end="1" resetval="0x0" description="Cancel Indirect Write." range="" rwaccess="W"/>
    <bitfield id="START_FLD" width="1" begin="0" end="0" resetval="0x0" description="Start Indirect Write." range="" rwaccess="W"/>
  </register>
  <register id="OSPI_INDIRECT_WRITE_XFER_WATERMARK_REG" acronym="OSPI_INDIRECT_WRITE_XFER_WATERMARK_REG" offset="0x74" width="32" description="Indirect Write Transfer Watermark Register. This register allows to define watermark level for Indirect write transfers. This register should be setup before an indirect write transfer is triggered. Some of the OSPI features described in this section may not be supported on this family of devices. For more information, see , OSPI Not Supported Features.">
    <bitfield id="LEVEL_FLD" width="32" begin="31" end="0" resetval="0xFFFFFFFF" description="Watermark Value." range="" rwaccess="RW"/>
  </register>
  <register id="OSPI_INDIRECT_WRITE_XFER_START_REG" acronym="OSPI_INDIRECT_WRITE_XFER_START_REG" offset="0x78" width="32" description="Indirect Write Transfer Start Address Register. This register allows to define start address of indirect write transfer which is about to be triggered. This register should be setup before an indirect write transfer is triggered.">
    <bitfield id="ADDR_FLD" width="32" begin="31" end="0" resetval="0x0" description="Start of Indirect Access." range="" rwaccess="RW"/>
  </register>
  <register id="OSPI_INDIRECT_WRITE_XFER_NUM_BYTES_REG" acronym="OSPI_INDIRECT_WRITE_XFER_NUM_BYTES_REG" offset="0x7C" width="32" description="Indirect Write Transfer Number Bytes Register. This register allows to define number of bytes to be written of indirect read transfer which is about to be triggered. This register should be setup before an indirect read transfer is triggered.">
    <bitfield id="VALUE_FLD" width="32" begin="31" end="0" resetval="0x0" description="Indirect Number of Bytes." range="" rwaccess="RW"/>
  </register>
  <register id="OSPI_INDIRECT_TRIGGER_ADDR_RANGE_REG" acronym="OSPI_INDIRECT_TRIGGER_ADDR_RANGE_REG" offset="0x80" width="32" description="Indirect Trigger Address Range Register. This register allows the user to define the indirect trigger address range. If the configured range exceeds number of bytes programmed for particular indirect transfer, there is no need to detect indirect trigger address boundaries by software. This register should be setup before an indirect read transfer is triggered.">
    <bitfield id="IND_RANGE_RESV1_FLD" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IND_RANGE_WIDTH_FLD" width="4" begin="3" end="0" resetval="0x4" description="Indirect Range Width." range="" rwaccess="RW"/>
  </register>
  <register id="OSPI_FLASH_COMMAND_CTRL_MEM_REG" acronym="OSPI_FLASH_COMMAND_CTRL_MEM_REG" offset="0x8C" width="32" description="Flash Command Control Memory Register. This register controls the Memory Bank accesses. It also defines the number of bytes intended to get by STIG access configured to use the STIG Memory Bank.">
    <bitfield id="FLASH_COMMAND_CTRL_MEM_RESV1_FLD" width="3" begin="31" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MEM_BANK_ADDR_FLD" width="9" begin="28" end="20" resetval="0x0" description="Memory Bank Address." range="" rwaccess="RW"/>
    <bitfield id="FLASH_COMMAND_CTRL_MEM_RESV2_FLD" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NB_OF_STIG_READ_BYTES_FLD" width="3" begin="18" end="16" resetval="0x0" description="Number of STIG Memory Bank Read Bytes." range="" rwaccess="RW"/>
    <bitfield id="MEM_BANK_READ_DATA_FLD" width="8" begin="15" end="8" resetval="0x0" description="Memory Bank Read Data." range="" rwaccess="R"/>
    <bitfield id="FLASH_COMMAND_CTRL_MEM_RESV3_FLD" width="6" begin="7" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MEM_BANK_REQ_IN_PROGRESS_FLD" width="1" begin="1" end="1" resetval="0x0" description="Memory Bank data request in progress." range="" rwaccess="R"/>
    <bitfield id="TRIGGER_MEM_BANK_REQ_FLD" width="1" begin="0" end="0" resetval="0x0" description="Trigger the Memory Bank data request." range="" rwaccess="W"/>
  </register>
  <register id="OSPI_FLASH_CMD_CTRL_REG" acronym="OSPI_FLASH_CMD_CTRL_REG" offset="0x90" width="32" description="Flash Command Control Register. This register controls SPI transactions generated by STIG. It allows to define corresponding SPI frame to particular command, triggering the transfer and polling for its completion.">
    <bitfield id="CMD_OPCODE_FLD" width="8" begin="31" end="24" resetval="0x0" description="Command Opcode." range="" rwaccess="RW"/>
    <bitfield id="ENB_READ_DATA_FLD" width="1" begin="23" end="23" resetval="0x0" description="Read Data Enable. Set to 1 if the command specified in the OSPI_FLASH_CMD_CTRL_REG[31-24] CMD_OPCODE_FLD requires read data bytes to be received from the device." range="" rwaccess="RW"/>
    <bitfield id="NUM_RD_DATA_BYTES_FLD" width="3" begin="22" end="20" resetval="0x0" description="Number of Read Data Bytes: Up to 8 data bytes may be read using this command Set to 0 for 1 byte and 7 for 8 bytes" range="" rwaccess="RW"/>
    <bitfield id="ENB_COMD_ADDR_FLD" width="1" begin="19" end="19" resetval="0x0" description="Command Address Enable.Set to 1 if the command specified in OSPI_FLASH_CMD_CTRL_REG[31-24] CMD_OPCODE_FLD requires an address This should be setup before triggering the command via writing a 1 to the execute field." range="" rwaccess="RW"/>
    <bitfield id="ENB_MODE_BIT_FLD" width="1" begin="18" end="18" resetval="0x0" description="Mode Bit Enable: Set to 1 to ensure the mode bits as defined in the Mode Bit Configuration register are sent following the address bytes" range="" rwaccess="RW"/>
    <bitfield id="NUM_ADDR_BYTES_FLD" width="2" begin="17" end="16" resetval="0x0" description="Number of Address Bytes. Set to the number of address bytes required [the address itself is programmed in the OSPI_FLASH_CMD_ADDR_REG. This should be setup before triggering the command via the OSPI_FLASH_CMD_CTRL_REG[0] CMD_EXEC_FLD:0h = 1 address byte 1h = 2 address bytes 2h = 3 address bytes 3h = 4 address bytes" range="" rwaccess="RW"/>
    <bitfield id="ENB_WRITE_DATA_FLD" width="1" begin="15" end="15" resetval="0x0" description="Write Data Enable." range="" rwaccess="RW"/>
    <bitfield id="NUM_WR_DATA_BYTES_FLD" width="3" begin="14" end="12" resetval="0x0" description="Number of Write Data Bytes." range="" rwaccess="RW"/>
    <bitfield id="NUM_DUMMY_CYCLES_FLD" width="5" begin="11" end="7" resetval="0x0" description="Number of Dummy cycles." range="" rwaccess="RW"/>
    <bitfield id="FLASH_CMD_CTRL_RESV1_FLD" width="4" begin="6" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STIG_MEM_BANK_EN_FLD" width="1" begin="2" end="2" resetval="0x0" description="STIG Memory Bank enable bit." range="" rwaccess="RW"/>
    <bitfield id="CMD_EXEC_STATUS_FLD" width="1" begin="1" end="1" resetval="0x0" description="Command execution in progress." range="" rwaccess="R"/>
    <bitfield id="CMD_EXEC_FLD" width="1" begin="0" end="0" resetval="0x0" description="Execute the command." range="" rwaccess="RW"/>
  </register>
  <register id="OSPI_FLASH_CMD_ADDR_REG" acronym="OSPI_FLASH_CMD_ADDR_REG" offset="0x94" width="32" description="Flash Command Address Register. This register allows to define the address of the command using by the STIG controller. This register should be setup while the controller is idle.">
    <bitfield id="ADDR_FLD" width="32" begin="31" end="0" resetval="0x0" description="Command Address." range="" rwaccess="RW"/>
  </register>
  <register id="OSPI_FLASH_RD_DATA_LOWER_REG" acronym="OSPI_FLASH_RD_DATA_LOWER_REG" offset="0xA0" width="32" description="Flash Command Read Data Register (Lower). This register keeps the last 4 bytes read by STIG SPI access.">
    <bitfield id="DATA_FLD" width="32" begin="31" end="0" resetval="0x0" description="Command Read Data (Lower)." range="" rwaccess="R"/>
  </register>
  <register id="OSPI_FLASH_RD_DATA_UPPER_REG" acronym="OSPI_FLASH_RD_DATA_UPPER_REG" offset="0xA4" width="32" description="Flash Command Read Data Register (Upper). This register keeps the last but 4 bytes read by STIG SPI access. This register in conjunction with the register enables the controller to keep 8 last bytes read from the Flash Device using STIG.">
    <bitfield id="DATA_FLD" width="32" begin="31" end="0" resetval="0x0" description="Command Read Data (Upper)." range="" rwaccess="R"/>
  </register>
  <register id="OSPI_FLASH_WR_DATA_LOWER_REG" acronym="OSPI_FLASH_WR_DATA_LOWER_REG" offset="0xA8" width="32" description="Flash Command Write Data Register (Lower). This register takes the first 4 bytes to be written by STIG.">
    <bitfield id="DATA_FLD" width="32" begin="31" end="0" resetval="0x0" description="Command Write Data Lower Byte." range="" rwaccess="RW"/>
  </register>
  <register id="OSPI_FLASH_WR_DATA_UPPER_REG" acronym="OSPI_FLASH_WR_DATA_UPPER_REG" offset="0xAC" width="32" description="Flash Command Write Data Register (Upper). This register takes the bytes ranging from 5 to 8 to be written by STIG.">
    <bitfield id="DATA_FLD" width="32" begin="31" end="0" resetval="0x0" description="Command Write Data Upper Byte." range="" rwaccess="RW"/>
  </register>
  <register id="OSPI_POLLING_FLASH_STATUS_REG" acronym="OSPI_POLLING_FLASH_STATUS_REG" offset="0xB0" width="32" description="Polling Flash Status Register. This register provides auto-polling data. It acts as the extension for the register where full status is not available and any action can be taken only relying on the indication of single bit being polled for.">
    <bitfield id="DEVICE_STATUS_RSVD_FLD2" width="12" begin="31" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEVICE_STATUS_NB_DUMMY" width="4" begin="19" end="16" resetval="0x0" description="Number of dummy cycles for auto-polling." range="" rwaccess="RW"/>
    <bitfield id="DEVICE_STATUS_RSVD_FLD1" width="7" begin="15" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEVICE_STATUS_VALID_FLD" width="1" begin="8" end="8" resetval="0x0" description="Device Status Valid." range="" rwaccess="R"/>
    <bitfield id="DEVICE_STATUS_FLD" width="8" begin="7" end="0" resetval="0x0" description="Defines actual Status Register of Device." range="" rwaccess="R"/>
  </register>
  <register id="OSPI_PHY_CONFIGURATION_REG" acronym="OSPI_PHY_CONFIGURATION_REG" offset="0xB4" width="32" description="PHY Configuration Register. This register defines the configuration of PHY Module and controls the internal DLL. This register should be setup while the controller is idle.">
    <bitfield id="PHY_CONFIG_RESYNC_FLD" width="1" begin="31" end="31" resetval="0x0" description="Re-synchronisation DLL." range="" rwaccess="W"/>
    <bitfield id="PHY_CONFIG_RESET_FLD" width="1" begin="30" end="30" resetval="0x1" description="DLL Reset." range="" rwaccess="W"/>
    <bitfield id="PHY_CONFIG_RX_DLL_BYPASS_FLD" width="1" begin="29" end="29" resetval="0x0" description="RX DLL Bypass." range="" rwaccess="RW"/>
    <bitfield id="PHY_CONFIG_RESV2_FLD" width="6" begin="28" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_CONFIG_TX_DLL_DELAY_FLD" width="7" begin="22" end="16" resetval="0x0" description="TX DLL Delay." range="" rwaccess="RW"/>
    <bitfield id="PHY_CONFIG_RESV1_FLD" width="9" begin="15" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_CONFIG_RX_DLL_DELAY_FLD" width="7" begin="6" end="0" resetval="0x0" description="RX DLL Delay." range="" rwaccess="RW"/>
  </register>
  <register id="OSPI_PHY_MASTER_CONTROL_REG" acronym="OSPI_PHY_MASTER_CONTROL_REG" offset="0xB8" width="32" description="PHY DLL Master Control Register. This register defines the configuration and control logic of DLL intended to work in DLL Master Mode.">
    <bitfield id="PHY_MASTER_CONTROL_RESV3_FLD" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_MASTER_LOCK_MODE_FLD" width="1" begin="24" end="24" resetval="0x0" description="Determines if the master delay line locks on a full cycle or half cycle of delay. This bit need not be written by software. If DLL does not lock in full cycle, it will automatically try to lock in half cycle mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_MASTER_BYPASS_MODE_FLD" width="1" begin="23" end="23" resetval="0x1" description="Controls the bypass mode of the master and slave DLLs.Master DLL is disabled with only 1 delay element in its delay line. The slave delay lines decode delays in absolute delay elements rather than as fractional delays.Delays are defined in" range="" rwaccess="RW"/>
    <bitfield id="PHY_MASTER_PHASE_DETECT_SELECTOR_FLD" width="3" begin="22" end="20" resetval="0x0" description="Selects the number of delay elements to be inserted between the phase detect flip-flops." range="" rwaccess="RW"/>
    <bitfield id="PHY_MASTER_CONTROL_RESV2_FLD" width="1" begin="19" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_MASTER_NB_INDICATIONS_FLD" width="3" begin="18" end="16" resetval="0x0" description="Holds the number of consecutive increment or decrement indications." range="" rwaccess="RW"/>
    <bitfield id="PHY_MASTER_CONTROL_RESV1_FLD" width="9" begin="15" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PHY_MASTER_INITIAL_DELAY_FLD" width="7" begin="6" end="0" resetval="0x0" description="This value is the initial delay value for the Master DLL." range="" rwaccess="RW"/>
  </register>
  <register id="OSPI_DLL_OBSERVABLE_LOWER_REG" acronym="OSPI_DLL_OBSERVABLE_LOWER_REG" offset="0xBC" width="32" description="DLL Observable Register Lower. This register allows to observe and debug DLL status.">
    <bitfield id="DLL_OBSERVABLE_LOWER_DLL_LOCK_INC_FLD" width="8" begin="31" end="24" resetval="0x0" description="Holds the state of the cumulative lock incremental steps when the" range="" rwaccess="R"/>
    <bitfield id="DLL_OBSERVABLE_LOWER_DLL_LOCK_DEC_FLD" width="8" begin="23" end="16" resetval="0x0" description="Holds the state of the cumulative lock decremental steps when the" range="" rwaccess="R"/>
    <bitfield id="DLL_OBSERVABLE_LOWER_LOOPBACK_LOCK_FLD" width="1" begin="15" end="15" resetval="0x0" description="This bit indicates that lock of loopback is done." range="" rwaccess="R"/>
    <bitfield id="DLL_OBSERVABLE_LOWER_LOCK_VALUE_FLD" width="7" begin="14" end="8" resetval="0x0" description="DLL Lock Value." range="" rwaccess="R"/>
    <bitfield id="DLL_OBSERVABLE_LOWER_UNLOCK_COUNTER_FLD" width="5" begin="7" end="3" resetval="0x0" description="DLL Unlock Counter." range="" rwaccess="R"/>
    <bitfield id="DLL_OBSERVABLE_LOWER_LOCK_MODE_FLD" width="2" begin="2" end="1" resetval="0x0" description="DLL Locked Mode." range="" rwaccess="R"/>
    <bitfield id="DLL_OBSERVABLE_LOWER_DLL_LOCK_FLD" width="1" begin="0" end="0" resetval="0x0" description="DLL Lock." range="" rwaccess="R"/>
  </register>
  <register id="OSPI_DLL_OBSERVABLE_UPPER_REG" acronym="OSPI_DLL_OBSERVABLE_UPPER_REG" offset="0xC0" width="32" description="DLL Observable Register Upper. This register allows to observe and debug DLL status.">
    <bitfield id="DLL_OBSERVABLE_UPPER_RESV2_FLD" width="9" begin="31" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DLL_OBSERVABLE_UPPER_TX_DECODER_OUTPUT_FLD" width="7" begin="22" end="16" resetval="0x0" description="TX DLL decoder output." range="" rwaccess="R"/>
    <bitfield id="DLL_OBSERVABLE_UPPER_RESV1_FLD" width="9" begin="15" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DLL_OBSERVABLE_UPPER_RX_DECODER_OUTPUT_FLD" width="7" begin="6" end="0" resetval="0x0" description="RX DLL decoder output." range="" rwaccess="R"/>
  </register>
  <register id="OSPI_OPCODE_EXT_LOWER_REG" acronym="OSPI_OPCODE_EXT_LOWER_REG" offset="0xE0" width="32" description="Opcode Extension Register (Lower). This register provides the supplementing opcodes for Dual Byte Opcode Mode activated by [30] DUAL_BYTE_OPCODE_EN_FLD bit.">
    <bitfield id="EXT_READ_OPCODE_FLD" width="8" begin="31" end="24" resetval="0x13" description="Supplement byte of any Read Opcoded defined in the" range="" rwaccess="RW"/>
    <bitfield id="EXT_WRITE_OPCODE_FLD" width="8" begin="23" end="16" resetval="0xED" description="Supplement byte of any Write Opcode defined in the" range="" rwaccess="RW"/>
    <bitfield id="EXT_POLL_OPCODE_FLD" width="8" begin="15" end="8" resetval="0xFA" description="Supplement byte of any Polling Opcode defined in the" range="" rwaccess="RW"/>
    <bitfield id="EXT_STIG_OPCODE_FLD" width="8" begin="7" end="0" resetval="0x0" description="Supplement byte of any STIG Opcode defined in the" range="" rwaccess="RW"/>
  </register>
  <register id="OSPI_OPCODE_EXT_UPPER_REG" acronym="OSPI_OPCODE_EXT_UPPER_REG" offset="0xE4" width="32" description="Opcode Extension Register (Upper). This register provides the supplementing opcodes for Dual Byte Opcode Mode activated by [30] DUAL_BYTE_OPCODE_EN_FLD bit.">
    <bitfield id="WEL_OPCODE_FLD" width="8" begin="31" end="24" resetval="0x6" description="WEL Opcode byte 1." range="" rwaccess="RW"/>
    <bitfield id="EXT_WEL_OPCODE_FLD" width="8" begin="23" end="16" resetval="0xF9" description="WEL Opcode byte 2 (Optional)." range="" rwaccess="RW"/>
    <bitfield id="OPCODE_EXT_UPPER_RESV1_FLD" width="16" begin="15" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="OSPI_MODULE_ID_REG" acronym="OSPI_MODULE_ID_REG" offset="0xFC" width="32" description="Module ID Register. This register provides the IP release number and the configuration data.">
    <bitfield id="FIX_PATCH_FLD" width="8" begin="31" end="24" resetval="0x3" description="Fix/path number related to revision described by 3 LSBs of this register" range="" rwaccess="R"/>
    <bitfield id="MODULE_ID_FLD" width="16" begin="23" end="8" resetval="0x3" description="Module/Revision ID number" range="" rwaccess="R"/>
    <bitfield id="MODULE_ID_RESV_FLD" width="6" begin="7" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CONF_FLD" width="2" begin="1" end="0" resetval="0x0" description="Configuration ID number:0h = OCTAL + PHY Configuration 1h = OCTAL Configuration 2h = QUAD + PHY Configuration 3h = QUAD Configuration" range="" rwaccess="R"/>
  </register>
</module>
