
STM32F3Discovery_BMP280.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000054b8  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f0  08005640  08005640  00015640  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08005730  08005730  00015730  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08005734  08005734  00015734  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001c0  20000000  08005738  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  000201c0  2**0
                  CONTENTS
  7 .bss          00001ae4  200001c0  200001c0  000201c0  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20001ca4  20001ca4  000201c0  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201c0  2**0
                  CONTENTS, READONLY
 10 .debug_info   00023d8c  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000443d  00000000  00000000  00043f7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000c34f  00000000  00000000  000483b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000e58  00000000  00000000  00054708  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001408  00000000  00000000  00055560  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000919b  00000000  00000000  00056968  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00005135  00000000  00000000  0005fb03  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00064c38  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002e38  00000000  00000000  00064cb4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001c0 	.word	0x200001c0
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08005628 	.word	0x08005628

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001c4 	.word	0x200001c4
 80001c4:	08005628 	.word	0x08005628

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f092 0f00 	teq	r2, #0
 80004b2:	bf14      	ite	ne
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	4770      	bxeq	lr
 80004ba:	b530      	push	{r4, r5, lr}
 80004bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004c8:	e720      	b.n	800030c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_ul2d>:
 80004cc:	ea50 0201 	orrs.w	r2, r0, r1
 80004d0:	bf08      	it	eq
 80004d2:	4770      	bxeq	lr
 80004d4:	b530      	push	{r4, r5, lr}
 80004d6:	f04f 0500 	mov.w	r5, #0
 80004da:	e00a      	b.n	80004f2 <__aeabi_l2d+0x16>

080004dc <__aeabi_l2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ea:	d502      	bpl.n	80004f2 <__aeabi_l2d+0x16>
 80004ec:	4240      	negs	r0, r0
 80004ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004fe:	f43f aedc 	beq.w	80002ba <__adddf3+0xe6>
 8000502:	f04f 0203 	mov.w	r2, #3
 8000506:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800050a:	bf18      	it	ne
 800050c:	3203      	addne	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800051a:	f1c2 0320 	rsb	r3, r2, #32
 800051e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000522:	fa20 f002 	lsr.w	r0, r0, r2
 8000526:	fa01 fe03 	lsl.w	lr, r1, r3
 800052a:	ea40 000e 	orr.w	r0, r0, lr
 800052e:	fa21 f102 	lsr.w	r1, r1, r2
 8000532:	4414      	add	r4, r2
 8000534:	e6c1      	b.n	80002ba <__adddf3+0xe6>
 8000536:	bf00      	nop

08000538 <__aeabi_dmul>:
 8000538:	b570      	push	{r4, r5, r6, lr}
 800053a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800053e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000542:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000546:	bf1d      	ittte	ne
 8000548:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800054c:	ea94 0f0c 	teqne	r4, ip
 8000550:	ea95 0f0c 	teqne	r5, ip
 8000554:	f000 f8de 	bleq	8000714 <__aeabi_dmul+0x1dc>
 8000558:	442c      	add	r4, r5
 800055a:	ea81 0603 	eor.w	r6, r1, r3
 800055e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000562:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000566:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800056a:	bf18      	it	ne
 800056c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000570:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000574:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000578:	d038      	beq.n	80005ec <__aeabi_dmul+0xb4>
 800057a:	fba0 ce02 	umull	ip, lr, r0, r2
 800057e:	f04f 0500 	mov.w	r5, #0
 8000582:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000586:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800058a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800058e:	f04f 0600 	mov.w	r6, #0
 8000592:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000596:	f09c 0f00 	teq	ip, #0
 800059a:	bf18      	it	ne
 800059c:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ac:	d204      	bcs.n	80005b8 <__aeabi_dmul+0x80>
 80005ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005b2:	416d      	adcs	r5, r5
 80005b4:	eb46 0606 	adc.w	r6, r6, r6
 80005b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d0:	bf88      	it	hi
 80005d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005d6:	d81e      	bhi.n	8000616 <__aeabi_dmul+0xde>
 80005d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005dc:	bf08      	it	eq
 80005de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005e2:	f150 0000 	adcs.w	r0, r0, #0
 80005e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f0:	ea46 0101 	orr.w	r1, r6, r1
 80005f4:	ea40 0002 	orr.w	r0, r0, r2
 80005f8:	ea81 0103 	eor.w	r1, r1, r3
 80005fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000600:	bfc2      	ittt	gt
 8000602:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000606:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800060a:	bd70      	popgt	{r4, r5, r6, pc}
 800060c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000610:	f04f 0e00 	mov.w	lr, #0
 8000614:	3c01      	subs	r4, #1
 8000616:	f300 80ab 	bgt.w	8000770 <__aeabi_dmul+0x238>
 800061a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800061e:	bfde      	ittt	le
 8000620:	2000      	movle	r0, #0
 8000622:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000626:	bd70      	pople	{r4, r5, r6, pc}
 8000628:	f1c4 0400 	rsb	r4, r4, #0
 800062c:	3c20      	subs	r4, #32
 800062e:	da35      	bge.n	800069c <__aeabi_dmul+0x164>
 8000630:	340c      	adds	r4, #12
 8000632:	dc1b      	bgt.n	800066c <__aeabi_dmul+0x134>
 8000634:	f104 0414 	add.w	r4, r4, #20
 8000638:	f1c4 0520 	rsb	r5, r4, #32
 800063c:	fa00 f305 	lsl.w	r3, r0, r5
 8000640:	fa20 f004 	lsr.w	r0, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea40 0002 	orr.w	r0, r0, r2
 800064c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000650:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000654:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000658:	fa21 f604 	lsr.w	r6, r1, r4
 800065c:	eb42 0106 	adc.w	r1, r2, r6
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 040c 	rsb	r4, r4, #12
 8000670:	f1c4 0520 	rsb	r5, r4, #32
 8000674:	fa00 f304 	lsl.w	r3, r0, r4
 8000678:	fa20 f005 	lsr.w	r0, r0, r5
 800067c:	fa01 f204 	lsl.w	r2, r1, r4
 8000680:	ea40 0002 	orr.w	r0, r0, r2
 8000684:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000688:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800068c:	f141 0100 	adc.w	r1, r1, #0
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 0520 	rsb	r5, r4, #32
 80006a0:	fa00 f205 	lsl.w	r2, r0, r5
 80006a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006a8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea43 0302 	orr.w	r3, r3, r2
 80006b4:	fa21 f004 	lsr.w	r0, r1, r4
 80006b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	fa21 f204 	lsr.w	r2, r1, r4
 80006c0:	ea20 0002 	bic.w	r0, r0, r2
 80006c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f094 0f00 	teq	r4, #0
 80006d8:	d10f      	bne.n	80006fa <__aeabi_dmul+0x1c2>
 80006da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006de:	0040      	lsls	r0, r0, #1
 80006e0:	eb41 0101 	adc.w	r1, r1, r1
 80006e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006e8:	bf08      	it	eq
 80006ea:	3c01      	subeq	r4, #1
 80006ec:	d0f7      	beq.n	80006de <__aeabi_dmul+0x1a6>
 80006ee:	ea41 0106 	orr.w	r1, r1, r6
 80006f2:	f095 0f00 	teq	r5, #0
 80006f6:	bf18      	it	ne
 80006f8:	4770      	bxne	lr
 80006fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006fe:	0052      	lsls	r2, r2, #1
 8000700:	eb43 0303 	adc.w	r3, r3, r3
 8000704:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000708:	bf08      	it	eq
 800070a:	3d01      	subeq	r5, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1c6>
 800070e:	ea43 0306 	orr.w	r3, r3, r6
 8000712:	4770      	bx	lr
 8000714:	ea94 0f0c 	teq	r4, ip
 8000718:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800071c:	bf18      	it	ne
 800071e:	ea95 0f0c 	teqne	r5, ip
 8000722:	d00c      	beq.n	800073e <__aeabi_dmul+0x206>
 8000724:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000728:	bf18      	it	ne
 800072a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800072e:	d1d1      	bne.n	80006d4 <__aeabi_dmul+0x19c>
 8000730:	ea81 0103 	eor.w	r1, r1, r3
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd70      	pop	{r4, r5, r6, pc}
 800073e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000742:	bf06      	itte	eq
 8000744:	4610      	moveq	r0, r2
 8000746:	4619      	moveq	r1, r3
 8000748:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074c:	d019      	beq.n	8000782 <__aeabi_dmul+0x24a>
 800074e:	ea94 0f0c 	teq	r4, ip
 8000752:	d102      	bne.n	800075a <__aeabi_dmul+0x222>
 8000754:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000758:	d113      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800075a:	ea95 0f0c 	teq	r5, ip
 800075e:	d105      	bne.n	800076c <__aeabi_dmul+0x234>
 8000760:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000764:	bf1c      	itt	ne
 8000766:	4610      	movne	r0, r2
 8000768:	4619      	movne	r1, r3
 800076a:	d10a      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800076c:	ea81 0103 	eor.w	r1, r1, r3
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000778:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800077c:	f04f 0000 	mov.w	r0, #0
 8000780:	bd70      	pop	{r4, r5, r6, pc}
 8000782:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000786:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800078a:	bd70      	pop	{r4, r5, r6, pc}

0800078c <__aeabi_ddiv>:
 800078c:	b570      	push	{r4, r5, r6, lr}
 800078e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000792:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000796:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800079a:	bf1d      	ittte	ne
 800079c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a0:	ea94 0f0c 	teqne	r4, ip
 80007a4:	ea95 0f0c 	teqne	r5, ip
 80007a8:	f000 f8a7 	bleq	80008fa <__aeabi_ddiv+0x16e>
 80007ac:	eba4 0405 	sub.w	r4, r4, r5
 80007b0:	ea81 0e03 	eor.w	lr, r1, r3
 80007b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007bc:	f000 8088 	beq.w	80008d0 <__aeabi_ddiv+0x144>
 80007c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007e4:	429d      	cmp	r5, r3
 80007e6:	bf08      	it	eq
 80007e8:	4296      	cmpeq	r6, r2
 80007ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007f2:	d202      	bcs.n	80007fa <__aeabi_ddiv+0x6e>
 80007f4:	085b      	lsrs	r3, r3, #1
 80007f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fa:	1ab6      	subs	r6, r6, r2
 80007fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800080a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000868:	ea55 0e06 	orrs.w	lr, r5, r6
 800086c:	d018      	beq.n	80008a0 <__aeabi_ddiv+0x114>
 800086e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000872:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000876:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800087a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800087e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000882:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000886:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800088a:	d1c0      	bne.n	800080e <__aeabi_ddiv+0x82>
 800088c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000890:	d10b      	bne.n	80008aa <__aeabi_ddiv+0x11e>
 8000892:	ea41 0100 	orr.w	r1, r1, r0
 8000896:	f04f 0000 	mov.w	r0, #0
 800089a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800089e:	e7b6      	b.n	800080e <__aeabi_ddiv+0x82>
 80008a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a4:	bf04      	itt	eq
 80008a6:	4301      	orreq	r1, r0
 80008a8:	2000      	moveq	r0, #0
 80008aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ae:	bf88      	it	hi
 80008b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008b4:	f63f aeaf 	bhi.w	8000616 <__aeabi_dmul+0xde>
 80008b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008bc:	bf04      	itt	eq
 80008be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008c6:	f150 0000 	adcs.w	r0, r0, #0
 80008ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ce:	bd70      	pop	{r4, r5, r6, pc}
 80008d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008dc:	bfc2      	ittt	gt
 80008de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	popgt	{r4, r5, r6, pc}
 80008e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008ec:	f04f 0e00 	mov.w	lr, #0
 80008f0:	3c01      	subs	r4, #1
 80008f2:	e690      	b.n	8000616 <__aeabi_dmul+0xde>
 80008f4:	ea45 0e06 	orr.w	lr, r5, r6
 80008f8:	e68d      	b.n	8000616 <__aeabi_dmul+0xde>
 80008fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008fe:	ea94 0f0c 	teq	r4, ip
 8000902:	bf08      	it	eq
 8000904:	ea95 0f0c 	teqeq	r5, ip
 8000908:	f43f af3b 	beq.w	8000782 <__aeabi_dmul+0x24a>
 800090c:	ea94 0f0c 	teq	r4, ip
 8000910:	d10a      	bne.n	8000928 <__aeabi_ddiv+0x19c>
 8000912:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000916:	f47f af34 	bne.w	8000782 <__aeabi_dmul+0x24a>
 800091a:	ea95 0f0c 	teq	r5, ip
 800091e:	f47f af25 	bne.w	800076c <__aeabi_dmul+0x234>
 8000922:	4610      	mov	r0, r2
 8000924:	4619      	mov	r1, r3
 8000926:	e72c      	b.n	8000782 <__aeabi_dmul+0x24a>
 8000928:	ea95 0f0c 	teq	r5, ip
 800092c:	d106      	bne.n	800093c <__aeabi_ddiv+0x1b0>
 800092e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000932:	f43f aefd 	beq.w	8000730 <__aeabi_dmul+0x1f8>
 8000936:	4610      	mov	r0, r2
 8000938:	4619      	mov	r1, r3
 800093a:	e722      	b.n	8000782 <__aeabi_dmul+0x24a>
 800093c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000940:	bf18      	it	ne
 8000942:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000946:	f47f aec5 	bne.w	80006d4 <__aeabi_dmul+0x19c>
 800094a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800094e:	f47f af0d 	bne.w	800076c <__aeabi_dmul+0x234>
 8000952:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000956:	f47f aeeb 	bne.w	8000730 <__aeabi_dmul+0x1f8>
 800095a:	e712      	b.n	8000782 <__aeabi_dmul+0x24a>

0800095c <__gedf2>:
 800095c:	f04f 3cff 	mov.w	ip, #4294967295
 8000960:	e006      	b.n	8000970 <__cmpdf2+0x4>
 8000962:	bf00      	nop

08000964 <__ledf2>:
 8000964:	f04f 0c01 	mov.w	ip, #1
 8000968:	e002      	b.n	8000970 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__cmpdf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000980:	bf18      	it	ne
 8000982:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000986:	d01b      	beq.n	80009c0 <__cmpdf2+0x54>
 8000988:	b001      	add	sp, #4
 800098a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800098e:	bf0c      	ite	eq
 8000990:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000994:	ea91 0f03 	teqne	r1, r3
 8000998:	bf02      	ittt	eq
 800099a:	ea90 0f02 	teqeq	r0, r2
 800099e:	2000      	moveq	r0, #0
 80009a0:	4770      	bxeq	lr
 80009a2:	f110 0f00 	cmn.w	r0, #0
 80009a6:	ea91 0f03 	teq	r1, r3
 80009aa:	bf58      	it	pl
 80009ac:	4299      	cmppl	r1, r3
 80009ae:	bf08      	it	eq
 80009b0:	4290      	cmpeq	r0, r2
 80009b2:	bf2c      	ite	cs
 80009b4:	17d8      	asrcs	r0, r3, #31
 80009b6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ba:	f040 0001 	orr.w	r0, r0, #1
 80009be:	4770      	bx	lr
 80009c0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c8:	d102      	bne.n	80009d0 <__cmpdf2+0x64>
 80009ca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009ce:	d107      	bne.n	80009e0 <__cmpdf2+0x74>
 80009d0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d1d6      	bne.n	8000988 <__cmpdf2+0x1c>
 80009da:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009de:	d0d3      	beq.n	8000988 <__cmpdf2+0x1c>
 80009e0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009e4:	4770      	bx	lr
 80009e6:	bf00      	nop

080009e8 <__aeabi_cdrcmple>:
 80009e8:	4684      	mov	ip, r0
 80009ea:	4610      	mov	r0, r2
 80009ec:	4662      	mov	r2, ip
 80009ee:	468c      	mov	ip, r1
 80009f0:	4619      	mov	r1, r3
 80009f2:	4663      	mov	r3, ip
 80009f4:	e000      	b.n	80009f8 <__aeabi_cdcmpeq>
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdcmpeq>:
 80009f8:	b501      	push	{r0, lr}
 80009fa:	f7ff ffb7 	bl	800096c <__cmpdf2>
 80009fe:	2800      	cmp	r0, #0
 8000a00:	bf48      	it	mi
 8000a02:	f110 0f00 	cmnmi.w	r0, #0
 8000a06:	bd01      	pop	{r0, pc}

08000a08 <__aeabi_dcmpeq>:
 8000a08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a0c:	f7ff fff4 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a10:	bf0c      	ite	eq
 8000a12:	2001      	moveq	r0, #1
 8000a14:	2000      	movne	r0, #0
 8000a16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1a:	bf00      	nop

08000a1c <__aeabi_dcmplt>:
 8000a1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a20:	f7ff ffea 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a24:	bf34      	ite	cc
 8000a26:	2001      	movcc	r0, #1
 8000a28:	2000      	movcs	r0, #0
 8000a2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2e:	bf00      	nop

08000a30 <__aeabi_dcmple>:
 8000a30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a34:	f7ff ffe0 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a38:	bf94      	ite	ls
 8000a3a:	2001      	movls	r0, #1
 8000a3c:	2000      	movhi	r0, #0
 8000a3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a42:	bf00      	nop

08000a44 <__aeabi_dcmpge>:
 8000a44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a48:	f7ff ffce 	bl	80009e8 <__aeabi_cdrcmple>
 8000a4c:	bf94      	ite	ls
 8000a4e:	2001      	movls	r0, #1
 8000a50:	2000      	movhi	r0, #0
 8000a52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a56:	bf00      	nop

08000a58 <__aeabi_dcmpgt>:
 8000a58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a5c:	f7ff ffc4 	bl	80009e8 <__aeabi_cdrcmple>
 8000a60:	bf34      	ite	cc
 8000a62:	2001      	movcc	r0, #1
 8000a64:	2000      	movcs	r0, #0
 8000a66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6a:	bf00      	nop

08000a6c <__aeabi_d2iz>:
 8000a6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a70:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a74:	d215      	bcs.n	8000aa2 <__aeabi_d2iz+0x36>
 8000a76:	d511      	bpl.n	8000a9c <__aeabi_d2iz+0x30>
 8000a78:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a80:	d912      	bls.n	8000aa8 <__aeabi_d2iz+0x3c>
 8000a82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a86:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a8e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a92:	fa23 f002 	lsr.w	r0, r3, r2
 8000a96:	bf18      	it	ne
 8000a98:	4240      	negne	r0, r0
 8000a9a:	4770      	bx	lr
 8000a9c:	f04f 0000 	mov.w	r0, #0
 8000aa0:	4770      	bx	lr
 8000aa2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aa6:	d105      	bne.n	8000ab4 <__aeabi_d2iz+0x48>
 8000aa8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000aac:	bf08      	it	eq
 8000aae:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ab2:	4770      	bx	lr
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop

08000abc <__aeabi_d2f>:
 8000abc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ac4:	bf24      	itt	cs
 8000ac6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ace:	d90d      	bls.n	8000aec <__aeabi_d2f+0x30>
 8000ad0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ad4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ad8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000adc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ae0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ae4:	bf08      	it	eq
 8000ae6:	f020 0001 	biceq.w	r0, r0, #1
 8000aea:	4770      	bx	lr
 8000aec:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000af0:	d121      	bne.n	8000b36 <__aeabi_d2f+0x7a>
 8000af2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000af6:	bfbc      	itt	lt
 8000af8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000afc:	4770      	bxlt	lr
 8000afe:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b02:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b06:	f1c2 0218 	rsb	r2, r2, #24
 8000b0a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b0e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b12:	fa20 f002 	lsr.w	r0, r0, r2
 8000b16:	bf18      	it	ne
 8000b18:	f040 0001 	orrne.w	r0, r0, #1
 8000b1c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b20:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b24:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b28:	ea40 000c 	orr.w	r0, r0, ip
 8000b2c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b30:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b34:	e7cc      	b.n	8000ad0 <__aeabi_d2f+0x14>
 8000b36:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b3a:	d107      	bne.n	8000b4c <__aeabi_d2f+0x90>
 8000b3c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b40:	bf1e      	ittt	ne
 8000b42:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b46:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b4a:	4770      	bxne	lr
 8000b4c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b54:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b58:	4770      	bx	lr
 8000b5a:	bf00      	nop

08000b5c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b5c:	b510      	push	{r4, lr}
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock / 1000U);
 8000b5e:	4b08      	ldr	r3, [pc, #32]	; (8000b80 <HAL_InitTick+0x24>)
{
 8000b60:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock / 1000U);
 8000b62:	6818      	ldr	r0, [r3, #0]
 8000b64:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b68:	fbb0 f0f3 	udiv	r0, r0, r3
 8000b6c:	f000 f88c 	bl	8000c88 <HAL_SYSTICK_Config>
 
  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000b70:	2200      	movs	r2, #0
 8000b72:	4621      	mov	r1, r4
 8000b74:	f04f 30ff 	mov.w	r0, #4294967295
 8000b78:	f000 f846 	bl	8000c08 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8000b7c:	2000      	movs	r0, #0
 8000b7e:	bd10      	pop	{r4, pc}
 8000b80:	20000110 	.word	0x20000110

08000b84 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b84:	4a07      	ldr	r2, [pc, #28]	; (8000ba4 <HAL_Init+0x20>)
{
 8000b86:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b88:	6813      	ldr	r3, [r2, #0]
 8000b8a:	f043 0310 	orr.w	r3, r3, #16
 8000b8e:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b90:	2003      	movs	r0, #3
 8000b92:	f000 f827 	bl	8000be4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b96:	2000      	movs	r0, #0
 8000b98:	f7ff ffe0 	bl	8000b5c <HAL_InitTick>
  HAL_MspInit();
 8000b9c:	f003 fbd8 	bl	8004350 <HAL_MspInit>
}
 8000ba0:	2000      	movs	r0, #0
 8000ba2:	bd08      	pop	{r3, pc}
 8000ba4:	40022000 	.word	0x40022000

08000ba8 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000ba8:	4a02      	ldr	r2, [pc, #8]	; (8000bb4 <HAL_IncTick+0xc>)
 8000baa:	6813      	ldr	r3, [r2, #0]
 8000bac:	3301      	adds	r3, #1
 8000bae:	6013      	str	r3, [r2, #0]
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop
 8000bb4:	20000404 	.word	0x20000404

08000bb8 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8000bb8:	4b01      	ldr	r3, [pc, #4]	; (8000bc0 <HAL_GetTick+0x8>)
 8000bba:	6818      	ldr	r0, [r3, #0]
}
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop
 8000bc0:	20000404 	.word	0x20000404

08000bc4 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000bc4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8000bc6:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bc8:	f7ff fff6 	bl	8000bb8 <HAL_GetTick>
  uint32_t wait = Delay;
 8000bcc:	9c01      	ldr	r4, [sp, #4]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bce:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8000bd0:	4605      	mov	r5, r0
  {
     wait++;
 8000bd2:	bf18      	it	ne
 8000bd4:	3401      	addne	r4, #1
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000bd6:	f7ff ffef 	bl	8000bb8 <HAL_GetTick>
 8000bda:	1b40      	subs	r0, r0, r5
 8000bdc:	42a0      	cmp	r0, r4
 8000bde:	d3fa      	bcc.n	8000bd6 <HAL_Delay+0x12>
  {
  }
}
 8000be0:	b003      	add	sp, #12
 8000be2:	bd30      	pop	{r4, r5, pc}

08000be4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000be4:	4a07      	ldr	r2, [pc, #28]	; (8000c04 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000be6:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000be8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000bec:	041b      	lsls	r3, r3, #16
 8000bee:	0c1b      	lsrs	r3, r3, #16
 8000bf0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000bf4:	0200      	lsls	r0, r0, #8
 8000bf6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bfa:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000bfe:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000c00:	60d3      	str	r3, [r2, #12]
 8000c02:	4770      	bx	lr
 8000c04:	e000ed00 	.word	0xe000ed00

08000c08 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c08:	4b17      	ldr	r3, [pc, #92]	; (8000c68 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c0a:	b530      	push	{r4, r5, lr}
 8000c0c:	68dc      	ldr	r4, [r3, #12]
 8000c0e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c12:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c16:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c18:	2b04      	cmp	r3, #4
 8000c1a:	bf28      	it	cs
 8000c1c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c1e:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c20:	f04f 0501 	mov.w	r5, #1
 8000c24:	fa05 f303 	lsl.w	r3, r5, r3
 8000c28:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c2c:	bf8c      	ite	hi
 8000c2e:	3c03      	subhi	r4, #3
 8000c30:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c32:	4019      	ands	r1, r3
 8000c34:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c36:	fa05 f404 	lsl.w	r4, r5, r4
 8000c3a:	3c01      	subs	r4, #1
 8000c3c:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000c3e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c40:	ea42 0201 	orr.w	r2, r2, r1
 8000c44:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c48:	bfaf      	iteee	ge
 8000c4a:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c4e:	f000 000f 	andlt.w	r0, r0, #15
 8000c52:	4b06      	ldrlt	r3, [pc, #24]	; (8000c6c <HAL_NVIC_SetPriority+0x64>)
 8000c54:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c56:	bfa5      	ittet	ge
 8000c58:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8000c5c:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c5e:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c60:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000c64:	bd30      	pop	{r4, r5, pc}
 8000c66:	bf00      	nop
 8000c68:	e000ed00 	.word	0xe000ed00
 8000c6c:	e000ed14 	.word	0xe000ed14

08000c70 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000c70:	0942      	lsrs	r2, r0, #5
 8000c72:	2301      	movs	r3, #1
 8000c74:	f000 001f 	and.w	r0, r0, #31
 8000c78:	fa03 f000 	lsl.w	r0, r3, r0
 8000c7c:	4b01      	ldr	r3, [pc, #4]	; (8000c84 <HAL_NVIC_EnableIRQ+0x14>)
 8000c7e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000c82:	4770      	bx	lr
 8000c84:	e000e100 	.word	0xe000e100

08000c88 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c88:	3801      	subs	r0, #1
 8000c8a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c8e:	d20a      	bcs.n	8000ca6 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c90:	4b06      	ldr	r3, [pc, #24]	; (8000cac <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c92:	4a07      	ldr	r2, [pc, #28]	; (8000cb0 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c94:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c96:	21f0      	movs	r1, #240	; 0xf0
 8000c98:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c9c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c9e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ca0:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ca2:	601a      	str	r2, [r3, #0]
 8000ca4:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000ca6:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000ca8:	4770      	bx	lr
 8000caa:	bf00      	nop
 8000cac:	e000e010 	.word	0xe000e010
 8000cb0:	e000ed00 	.word	0xe000ed00

08000cb4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000cb4:	4b04      	ldr	r3, [pc, #16]	; (8000cc8 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000cb6:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000cb8:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000cba:	bf0c      	ite	eq
 8000cbc:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000cc0:	f022 0204 	bicne.w	r2, r2, #4
 8000cc4:	601a      	str	r2, [r3, #0]
 8000cc6:	4770      	bx	lr
 8000cc8:	e000e010 	.word	0xe000e010

08000ccc <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000ccc:	4770      	bx	lr

08000cce <HAL_SYSTICK_IRQHandler>:
{
 8000cce:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000cd0:	f7ff fffc 	bl	8000ccc <HAL_SYSTICK_Callback>
 8000cd4:	bd08      	pop	{r3, pc}
	...

08000cd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000cd8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000cdc:	f8d1 8000 	ldr.w	r8, [r1]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ce0:	f8df 9174 	ldr.w	r9, [pc, #372]	; 8000e58 <HAL_GPIO_Init+0x180>
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000ce4:	4a5a      	ldr	r2, [pc, #360]	; (8000e50 <HAL_GPIO_Init+0x178>)
  uint32_t position = 0x00U;
 8000ce6:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000ce8:	fa38 f403 	lsrs.w	r4, r8, r3
 8000cec:	d102      	bne.n	8000cf4 <HAL_GPIO_Init+0x1c>
      }
    }
    
    position++;
  }
}
 8000cee:	b003      	add	sp, #12
 8000cf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000cf4:	2401      	movs	r4, #1
 8000cf6:	fa04 fa03 	lsl.w	sl, r4, r3
    if(iocurrent)
 8000cfa:	ea18 050a 	ands.w	r5, r8, sl
 8000cfe:	f000 809c 	beq.w	8000e3a <HAL_GPIO_Init+0x162>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d02:	684c      	ldr	r4, [r1, #4]
 8000d04:	f024 0b10 	bic.w	fp, r4, #16
 8000d08:	f1bb 0f02 	cmp.w	fp, #2
 8000d0c:	d114      	bne.n	8000d38 <HAL_GPIO_Init+0x60>
        temp = GPIOx->AFR[position >> 3];
 8000d0e:	ea4f 0ed3 	mov.w	lr, r3, lsr #3
 8000d12:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000d16:	f003 0c07 	and.w	ip, r3, #7
        temp = GPIOx->AFR[position >> 3];
 8000d1a:	f8de 6020 	ldr.w	r6, [lr, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000d1e:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000d22:	270f      	movs	r7, #15
 8000d24:	fa07 f70c 	lsl.w	r7, r7, ip
 8000d28:	ea26 0707 	bic.w	r7, r6, r7
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000d2c:	690e      	ldr	r6, [r1, #16]
 8000d2e:	fa06 f60c 	lsl.w	r6, r6, ip
 8000d32:	433e      	orrs	r6, r7
        GPIOx->AFR[position >> 3] = temp;
 8000d34:	f8ce 6020 	str.w	r6, [lr, #32]
 8000d38:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000d3c:	2703      	movs	r7, #3
      temp = GPIOx->MODER;
 8000d3e:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000d40:	fa07 f70c 	lsl.w	r7, r7, ip
 8000d44:	43ff      	mvns	r7, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d46:	f004 0e03 	and.w	lr, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000d4a:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d4c:	fa0e fe0c 	lsl.w	lr, lr, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d50:	f10b 3bff 	add.w	fp, fp, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d54:	ea4e 0606 	orr.w	r6, lr, r6
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d58:	f1bb 0f01 	cmp.w	fp, #1
      GPIOx->MODER = temp;
 8000d5c:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d5e:	d811      	bhi.n	8000d84 <HAL_GPIO_Init+0xac>
        temp = GPIOx->OSPEEDR;
 8000d60:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000d62:	ea06 0b07 	and.w	fp, r6, r7
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000d66:	68ce      	ldr	r6, [r1, #12]
 8000d68:	fa06 fe0c 	lsl.w	lr, r6, ip
 8000d6c:	ea4e 060b 	orr.w	r6, lr, fp
        GPIOx->OSPEEDR = temp;
 8000d70:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8000d72:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d74:	ea26 0a0a 	bic.w	sl, r6, sl
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000d78:	f3c4 1600 	ubfx	r6, r4, #4, #1
 8000d7c:	409e      	lsls	r6, r3
 8000d7e:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->OTYPER = temp;
 8000d82:	6046      	str	r6, [r0, #4]
      temp = GPIOx->PUPDR;
 8000d84:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000d86:	4037      	ands	r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000d88:	688e      	ldr	r6, [r1, #8]
 8000d8a:	fa06 f60c 	lsl.w	r6, r6, ip
 8000d8e:	4337      	orrs	r7, r6
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d90:	00e6      	lsls	r6, r4, #3
      GPIOx->PUPDR = temp;
 8000d92:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d94:	d551      	bpl.n	8000e3a <HAL_GPIO_Init+0x162>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d96:	f8d9 6018 	ldr.w	r6, [r9, #24]
 8000d9a:	f046 0601 	orr.w	r6, r6, #1
 8000d9e:	f8c9 6018 	str.w	r6, [r9, #24]
 8000da2:	f8d9 6018 	ldr.w	r6, [r9, #24]
 8000da6:	f023 0703 	bic.w	r7, r3, #3
 8000daa:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000dae:	f006 0601 	and.w	r6, r6, #1
 8000db2:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8000db6:	9601      	str	r6, [sp, #4]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000db8:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dbc:	9e01      	ldr	r6, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 8000dbe:	68be      	ldr	r6, [r7, #8]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000dc0:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000dc4:	f04f 0e0f 	mov.w	lr, #15
 8000dc8:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000dcc:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000dd0:	ea26 0e0e 	bic.w	lr, r6, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000dd4:	d033      	beq.n	8000e3e <HAL_GPIO_Init+0x166>
 8000dd6:	4e1f      	ldr	r6, [pc, #124]	; (8000e54 <HAL_GPIO_Init+0x17c>)
 8000dd8:	42b0      	cmp	r0, r6
 8000dda:	d032      	beq.n	8000e42 <HAL_GPIO_Init+0x16a>
 8000ddc:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000de0:	42b0      	cmp	r0, r6
 8000de2:	d030      	beq.n	8000e46 <HAL_GPIO_Init+0x16e>
 8000de4:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000de8:	42b0      	cmp	r0, r6
 8000dea:	d02e      	beq.n	8000e4a <HAL_GPIO_Init+0x172>
 8000dec:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000df0:	42b0      	cmp	r0, r6
 8000df2:	bf14      	ite	ne
 8000df4:	2605      	movne	r6, #5
 8000df6:	2604      	moveq	r6, #4
 8000df8:	fa06 f60c 	lsl.w	r6, r6, ip
 8000dfc:	ea46 060e 	orr.w	r6, r6, lr
        SYSCFG->EXTICR[position >> 2] = temp;
 8000e00:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR;
 8000e02:	6816      	ldr	r6, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000e04:	43ef      	mvns	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e06:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8000e0a:	bf0c      	ite	eq
 8000e0c:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8000e0e:	432e      	orrne	r6, r5
        EXTI->IMR = temp;
 8000e10:	6016      	str	r6, [r2, #0]
        temp = EXTI->EMR;
 8000e12:	6856      	ldr	r6, [r2, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e14:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8000e18:	bf0c      	ite	eq
 8000e1a:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8000e1c:	432e      	orrne	r6, r5
        EXTI->EMR = temp;
 8000e1e:	6056      	str	r6, [r2, #4]
        temp = EXTI->RTSR;
 8000e20:	6896      	ldr	r6, [r2, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e22:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8000e26:	bf0c      	ite	eq
 8000e28:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8000e2a:	432e      	orrne	r6, r5
        EXTI->RTSR = temp;
 8000e2c:	6096      	str	r6, [r2, #8]
        temp = EXTI->FTSR;
 8000e2e:	68d6      	ldr	r6, [r2, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e30:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8000e32:	bf54      	ite	pl
 8000e34:	403e      	andpl	r6, r7
          temp |= iocurrent;
 8000e36:	432e      	orrmi	r6, r5
        EXTI->FTSR = temp;
 8000e38:	60d6      	str	r6, [r2, #12]
    position++;
 8000e3a:	3301      	adds	r3, #1
 8000e3c:	e754      	b.n	8000ce8 <HAL_GPIO_Init+0x10>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000e3e:	2600      	movs	r6, #0
 8000e40:	e7da      	b.n	8000df8 <HAL_GPIO_Init+0x120>
 8000e42:	2601      	movs	r6, #1
 8000e44:	e7d8      	b.n	8000df8 <HAL_GPIO_Init+0x120>
 8000e46:	2602      	movs	r6, #2
 8000e48:	e7d6      	b.n	8000df8 <HAL_GPIO_Init+0x120>
 8000e4a:	2603      	movs	r6, #3
 8000e4c:	e7d4      	b.n	8000df8 <HAL_GPIO_Init+0x120>
 8000e4e:	bf00      	nop
 8000e50:	40010400 	.word	0x40010400
 8000e54:	48000400 	.word	0x48000400
 8000e58:	40021000 	.word	0x40021000

08000e5c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000e5c:	b10a      	cbz	r2, 8000e62 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000e5e:	6181      	str	r1, [r0, #24]
 8000e60:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000e62:	6281      	str	r1, [r0, #40]	; 0x28
 8000e64:	4770      	bx	lr

08000e66 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8000e66:	6803      	ldr	r3, [r0, #0]
 8000e68:	699a      	ldr	r2, [r3, #24]
 8000e6a:	0791      	lsls	r1, r2, #30
  {
    hi2c->Instance->TXDR = 0x00U;
 8000e6c:	bf44      	itt	mi
 8000e6e:	2200      	movmi	r2, #0
 8000e70:	629a      	strmi	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8000e72:	699a      	ldr	r2, [r3, #24]
 8000e74:	07d2      	lsls	r2, r2, #31
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8000e76:	bf5e      	ittt	pl
 8000e78:	699a      	ldrpl	r2, [r3, #24]
 8000e7a:	f042 0201 	orrpl.w	r2, r2, #1
 8000e7e:	619a      	strpl	r2, [r3, #24]
 8000e80:	4770      	bx	lr

08000e82 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8000e82:	b530      	push	{r4, r5, lr}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Get the CR2 register value */
  tmpreg = hi2c->Instance->CR2;
 8000e84:	6805      	ldr	r5, [r0, #0]

  /* clear tmpreg specific bits */
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));

  /* update tmpreg */
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16) & I2C_CR2_NBYTES) | \
 8000e86:	9c03      	ldr	r4, [sp, #12]
  tmpreg = hi2c->Instance->CR2;
 8000e88:	6868      	ldr	r0, [r5, #4]
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8000e8a:	f020 707f 	bic.w	r0, r0, #66846720	; 0x3fc0000
 8000e8e:	f420 3059 	bic.w	r0, r0, #222208	; 0x36400
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16) & I2C_CR2_NBYTES) | \
 8000e92:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8000e96:	4323      	orrs	r3, r4
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8000e98:	f420 707f 	bic.w	r0, r0, #1020	; 0x3fc
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16) & I2C_CR2_NBYTES) | \
 8000e9c:	4319      	orrs	r1, r3
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8000e9e:	f020 0003 	bic.w	r0, r0, #3
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16) & I2C_CR2_NBYTES) | \
 8000ea2:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8000ea6:	4301      	orrs	r1, r0
                       (uint32_t)Mode | (uint32_t)Request);

  /* update CR2 register */
  hi2c->Instance->CR2 = tmpreg;
 8000ea8:	6069      	str	r1, [r5, #4]
 8000eaa:	bd30      	pop	{r4, r5, pc}

08000eac <I2C_WaitOnFlagUntilTimeout>:
{
 8000eac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000eb0:	9f06      	ldr	r7, [sp, #24]
 8000eb2:	4604      	mov	r4, r0
 8000eb4:	4688      	mov	r8, r1
 8000eb6:	4616      	mov	r6, r2
 8000eb8:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8000eba:	6822      	ldr	r2, [r4, #0]
 8000ebc:	6993      	ldr	r3, [r2, #24]
 8000ebe:	ea38 0303 	bics.w	r3, r8, r3
 8000ec2:	bf0c      	ite	eq
 8000ec4:	2301      	moveq	r3, #1
 8000ec6:	2300      	movne	r3, #0
 8000ec8:	42b3      	cmp	r3, r6
 8000eca:	d002      	beq.n	8000ed2 <I2C_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8000ecc:	2000      	movs	r0, #0
}
 8000ece:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8000ed2:	1c6b      	adds	r3, r5, #1
 8000ed4:	d0f2      	beq.n	8000ebc <I2C_WaitOnFlagUntilTimeout+0x10>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000ed6:	b955      	cbnz	r5, 8000eee <I2C_WaitOnFlagUntilTimeout+0x42>
        hi2c->State = HAL_I2C_STATE_READY;
 8000ed8:	2320      	movs	r3, #32
 8000eda:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 8000ee4:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_TIMEOUT;
 8000ee8:	2003      	movs	r0, #3
 8000eea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000eee:	f7ff fe63 	bl	8000bb8 <HAL_GetTick>
 8000ef2:	1bc0      	subs	r0, r0, r7
 8000ef4:	4285      	cmp	r5, r0
 8000ef6:	d2e0      	bcs.n	8000eba <I2C_WaitOnFlagUntilTimeout+0xe>
 8000ef8:	e7ee      	b.n	8000ed8 <I2C_WaitOnFlagUntilTimeout+0x2c>

08000efa <I2C_IsAcknowledgeFailed>:
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8000efa:	6803      	ldr	r3, [r0, #0]
{
 8000efc:	b570      	push	{r4, r5, r6, lr}
 8000efe:	4604      	mov	r4, r0
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8000f00:	6998      	ldr	r0, [r3, #24]
 8000f02:	f010 0010 	ands.w	r0, r0, #16
{
 8000f06:	460d      	mov	r5, r1
 8000f08:	4616      	mov	r6, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8000f0a:	d112      	bne.n	8000f32 <I2C_IsAcknowledgeFailed+0x38>
 8000f0c:	bd70      	pop	{r4, r5, r6, pc}
      if (Timeout != HAL_MAX_DELAY)
 8000f0e:	1c69      	adds	r1, r5, #1
 8000f10:	d010      	beq.n	8000f34 <I2C_IsAcknowledgeFailed+0x3a>
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000f12:	b94d      	cbnz	r5, 8000f28 <I2C_IsAcknowledgeFailed+0x2e>
          hi2c->State = HAL_I2C_STATE_READY;
 8000f14:	2320      	movs	r3, #32
 8000f16:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 8000f20:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
          return HAL_TIMEOUT;
 8000f24:	2003      	movs	r0, #3
 8000f26:	bd70      	pop	{r4, r5, r6, pc}
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000f28:	f7ff fe46 	bl	8000bb8 <HAL_GetTick>
 8000f2c:	1b80      	subs	r0, r0, r6
 8000f2e:	4285      	cmp	r5, r0
 8000f30:	d3f0      	bcc.n	8000f14 <I2C_IsAcknowledgeFailed+0x1a>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8000f32:	6823      	ldr	r3, [r4, #0]
 8000f34:	6999      	ldr	r1, [r3, #24]
 8000f36:	068a      	lsls	r2, r1, #26
 8000f38:	d5e9      	bpl.n	8000f0e <I2C_IsAcknowledgeFailed+0x14>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000f3a:	2210      	movs	r2, #16
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000f3c:	2520      	movs	r5, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000f3e:	61da      	str	r2, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8000f40:	4620      	mov	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000f42:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8000f44:	f7ff ff8f 	bl	8000e66 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8000f48:	6822      	ldr	r2, [r4, #0]
 8000f4a:	6853      	ldr	r3, [r2, #4]
 8000f4c:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8000f50:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8000f54:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8000f58:	f023 0301 	bic.w	r3, r3, #1
 8000f5c:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8000f5e:	2304      	movs	r3, #4
 8000f60:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8000f62:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8000f64:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8000f68:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8000f6c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    return HAL_ERROR;
 8000f70:	2001      	movs	r0, #1
}
 8000f72:	bd70      	pop	{r4, r5, r6, pc}

08000f74 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8000f74:	b570      	push	{r4, r5, r6, lr}
 8000f76:	4604      	mov	r4, r0
 8000f78:	460d      	mov	r5, r1
 8000f7a:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8000f7c:	6823      	ldr	r3, [r4, #0]
 8000f7e:	699b      	ldr	r3, [r3, #24]
 8000f80:	079b      	lsls	r3, r3, #30
 8000f82:	d501      	bpl.n	8000f88 <I2C_WaitOnTXISFlagUntilTimeout+0x14>
  return HAL_OK;
 8000f84:	2000      	movs	r0, #0
 8000f86:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8000f88:	4632      	mov	r2, r6
 8000f8a:	4629      	mov	r1, r5
 8000f8c:	4620      	mov	r0, r4
 8000f8e:	f7ff ffb4 	bl	8000efa <I2C_IsAcknowledgeFailed>
 8000f92:	b9b0      	cbnz	r0, 8000fc2 <I2C_WaitOnTXISFlagUntilTimeout+0x4e>
    if (Timeout != HAL_MAX_DELAY)
 8000f94:	1c6a      	adds	r2, r5, #1
 8000f96:	d0f1      	beq.n	8000f7c <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000f98:	b96d      	cbnz	r5, 8000fb6 <I2C_WaitOnTXISFlagUntilTimeout+0x42>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000f9a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000f9c:	f043 0320 	orr.w	r3, r3, #32
 8000fa0:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8000fa2:	2320      	movs	r3, #32
 8000fa4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8000fae:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8000fb2:	2003      	movs	r0, #3
 8000fb4:	bd70      	pop	{r4, r5, r6, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000fb6:	f7ff fdff 	bl	8000bb8 <HAL_GetTick>
 8000fba:	1b80      	subs	r0, r0, r6
 8000fbc:	4285      	cmp	r5, r0
 8000fbe:	d2dd      	bcs.n	8000f7c <I2C_WaitOnTXISFlagUntilTimeout+0x8>
 8000fc0:	e7eb      	b.n	8000f9a <I2C_WaitOnTXISFlagUntilTimeout+0x26>
      return HAL_ERROR;
 8000fc2:	2001      	movs	r0, #1
}
 8000fc4:	bd70      	pop	{r4, r5, r6, pc}

08000fc6 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8000fc6:	b570      	push	{r4, r5, r6, lr}
 8000fc8:	4604      	mov	r4, r0
 8000fca:	460d      	mov	r5, r1
 8000fcc:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8000fce:	6823      	ldr	r3, [r4, #0]
 8000fd0:	699b      	ldr	r3, [r3, #24]
 8000fd2:	075b      	lsls	r3, r3, #29
 8000fd4:	d501      	bpl.n	8000fda <I2C_WaitOnRXNEFlagUntilTimeout+0x14>
  return HAL_OK;
 8000fd6:	2000      	movs	r0, #0
 8000fd8:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8000fda:	4632      	mov	r2, r6
 8000fdc:	4629      	mov	r1, r5
 8000fde:	4620      	mov	r0, r4
 8000fe0:	f7ff ff8b 	bl	8000efa <I2C_IsAcknowledgeFailed>
 8000fe4:	b9b0      	cbnz	r0, 8001014 <I2C_WaitOnRXNEFlagUntilTimeout+0x4e>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8000fe6:	6823      	ldr	r3, [r4, #0]
 8000fe8:	699a      	ldr	r2, [r3, #24]
 8000fea:	0692      	lsls	r2, r2, #26
 8000fec:	d514      	bpl.n	8001018 <I2C_WaitOnRXNEFlagUntilTimeout+0x52>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000fee:	2120      	movs	r1, #32
 8000ff0:	61d9      	str	r1, [r3, #28]
      I2C_RESET_CR2(hi2c);
 8000ff2:	685a      	ldr	r2, [r3, #4]
 8000ff4:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8000ff8:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8000ffc:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8001000:	f022 0201 	bic.w	r2, r2, #1
 8001004:	605a      	str	r2, [r3, #4]
      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001006:	6460      	str	r0, [r4, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8001008:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
      hi2c->State = HAL_I2C_STATE_READY;
 800100c:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001010:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
      return HAL_ERROR;
 8001014:	2001      	movs	r0, #1
}
 8001016:	bd70      	pop	{r4, r5, r6, pc}
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001018:	b95d      	cbnz	r5, 8001032 <I2C_WaitOnRXNEFlagUntilTimeout+0x6c>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800101a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800101c:	f043 0320 	orr.w	r3, r3, #32
 8001020:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001022:	2320      	movs	r3, #32
 8001024:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      __HAL_UNLOCK(hi2c);
 8001028:	2300      	movs	r3, #0
 800102a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800102e:	2003      	movs	r0, #3
 8001030:	bd70      	pop	{r4, r5, r6, pc}
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001032:	f7ff fdc1 	bl	8000bb8 <HAL_GetTick>
 8001036:	1b80      	subs	r0, r0, r6
 8001038:	4285      	cmp	r5, r0
 800103a:	d2c8      	bcs.n	8000fce <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
 800103c:	e7ed      	b.n	800101a <I2C_WaitOnRXNEFlagUntilTimeout+0x54>

0800103e <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 800103e:	b570      	push	{r4, r5, r6, lr}
 8001040:	4604      	mov	r4, r0
 8001042:	460d      	mov	r5, r1
 8001044:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001046:	6823      	ldr	r3, [r4, #0]
 8001048:	699b      	ldr	r3, [r3, #24]
 800104a:	069b      	lsls	r3, r3, #26
 800104c:	d501      	bpl.n	8001052 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
  return HAL_OK;
 800104e:	2000      	movs	r0, #0
 8001050:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001052:	4632      	mov	r2, r6
 8001054:	4629      	mov	r1, r5
 8001056:	4620      	mov	r0, r4
 8001058:	f7ff ff4f 	bl	8000efa <I2C_IsAcknowledgeFailed>
 800105c:	b9a0      	cbnz	r0, 8001088 <I2C_WaitOnSTOPFlagUntilTimeout+0x4a>
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800105e:	b96d      	cbnz	r5, 800107c <I2C_WaitOnSTOPFlagUntilTimeout+0x3e>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001060:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001062:	f043 0320 	orr.w	r3, r3, #32
 8001066:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001068:	2320      	movs	r3, #32
 800106a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800106e:	2300      	movs	r3, #0
 8001070:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8001074:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8001078:	2003      	movs	r0, #3
 800107a:	bd70      	pop	{r4, r5, r6, pc}
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800107c:	f7ff fd9c 	bl	8000bb8 <HAL_GetTick>
 8001080:	1b80      	subs	r0, r0, r6
 8001082:	4285      	cmp	r5, r0
 8001084:	d2df      	bcs.n	8001046 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
 8001086:	e7eb      	b.n	8001060 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
      return HAL_ERROR;
 8001088:	2001      	movs	r0, #1
}
 800108a:	bd70      	pop	{r4, r5, r6, pc}

0800108c <HAL_I2C_Init>:
{
 800108c:	b510      	push	{r4, lr}
  if (hi2c == NULL)
 800108e:	4604      	mov	r4, r0
 8001090:	2800      	cmp	r0, #0
 8001092:	d04a      	beq.n	800112a <HAL_I2C_Init+0x9e>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001094:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8001098:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800109c:	b91b      	cbnz	r3, 80010a6 <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 800109e:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 80010a2:	f003 f993 	bl	80043cc <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 80010a6:	2324      	movs	r3, #36	; 0x24
 80010a8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 80010ac:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80010ae:	68e1      	ldr	r1, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 80010b0:	681a      	ldr	r2, [r3, #0]
 80010b2:	f022 0201 	bic.w	r2, r2, #1
 80010b6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80010b8:	6862      	ldr	r2, [r4, #4]
 80010ba:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80010be:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80010c0:	689a      	ldr	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80010c2:	2901      	cmp	r1, #1
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80010c4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80010c8:	609a      	str	r2, [r3, #8]
 80010ca:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80010cc:	d124      	bne.n	8001118 <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80010ce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80010d2:	609a      	str	r2, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80010d4:	685a      	ldr	r2, [r3, #4]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80010d6:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80010d8:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80010dc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80010e0:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80010e2:	68da      	ldr	r2, [r3, #12]
 80010e4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80010e8:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80010ea:	6922      	ldr	r2, [r4, #16]
 80010ec:	430a      	orrs	r2, r1
 80010ee:	69a1      	ldr	r1, [r4, #24]
 80010f0:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80010f4:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80010f6:	6a21      	ldr	r1, [r4, #32]
 80010f8:	69e2      	ldr	r2, [r4, #28]
 80010fa:	430a      	orrs	r2, r1
 80010fc:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 80010fe:	681a      	ldr	r2, [r3, #0]
 8001100:	f042 0201 	orr.w	r2, r2, #1
 8001104:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001106:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8001108:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800110a:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800110c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001110:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001112:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  return HAL_OK;
 8001116:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001118:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800111c:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800111e:	609a      	str	r2, [r3, #8]
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001120:	bf04      	itt	eq
 8001122:	f44f 6200 	moveq.w	r2, #2048	; 0x800
 8001126:	605a      	streq	r2, [r3, #4]
 8001128:	e7d4      	b.n	80010d4 <HAL_I2C_Init+0x48>
    return HAL_ERROR;
 800112a:	2001      	movs	r0, #1
}
 800112c:	bd10      	pop	{r4, pc}

0800112e <HAL_I2C_Master_Transmit>:
{
 800112e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8001132:	4698      	mov	r8, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001134:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8001138:	2b20      	cmp	r3, #32
{
 800113a:	4604      	mov	r4, r0
 800113c:	460e      	mov	r6, r1
 800113e:	4691      	mov	r9, r2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001140:	f040 808c 	bne.w	800125c <HAL_I2C_Master_Transmit+0x12e>
    __HAL_LOCK(hi2c);
 8001144:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001148:	2b01      	cmp	r3, #1
 800114a:	f000 8087 	beq.w	800125c <HAL_I2C_Master_Transmit+0x12e>
 800114e:	2701      	movs	r7, #1
 8001150:	f880 7040 	strb.w	r7, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8001154:	f7ff fd30 	bl	8000bb8 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001158:	2319      	movs	r3, #25
    tickstart = HAL_GetTick();
 800115a:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800115c:	9000      	str	r0, [sp, #0]
 800115e:	463a      	mov	r2, r7
 8001160:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001164:	4620      	mov	r0, r4
 8001166:	f7ff fea1 	bl	8000eac <I2C_WaitOnFlagUntilTimeout>
 800116a:	2800      	cmp	r0, #0
 800116c:	d14b      	bne.n	8001206 <HAL_I2C_Master_Transmit+0xd8>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800116e:	2321      	movs	r3, #33	; 0x21
 8001170:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001174:	2310      	movs	r3, #16
 8001176:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800117a:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 800117c:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001180:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr  = pData;
 8001182:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001186:	b29b      	uxth	r3, r3
 8001188:	2bff      	cmp	r3, #255	; 0xff
    hi2c->XferISR   = NULL;
 800118a:	6360      	str	r0, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800118c:	d927      	bls.n	80011de <HAL_I2C_Master_Transmit+0xb0>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800118e:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001190:	f44f 5300 	mov.w	r3, #8192	; 0x2000
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001194:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001196:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001198:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800119c:	4631      	mov	r1, r6
 800119e:	4620      	mov	r0, r4
 80011a0:	f7ff fe6f 	bl	8000e82 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80011a4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80011a6:	990a      	ldr	r1, [sp, #40]	; 0x28
    while (hi2c->XferCount > 0U)
 80011a8:	b29b      	uxth	r3, r3
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80011aa:	462a      	mov	r2, r5
 80011ac:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 80011ae:	bb03      	cbnz	r3, 80011f2 <HAL_I2C_Master_Transmit+0xc4>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80011b0:	f7ff ff45 	bl	800103e <I2C_WaitOnSTOPFlagUntilTimeout>
 80011b4:	bb00      	cbnz	r0, 80011f8 <HAL_I2C_Master_Transmit+0xca>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80011b6:	6823      	ldr	r3, [r4, #0]
 80011b8:	2120      	movs	r1, #32
 80011ba:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80011bc:	685a      	ldr	r2, [r3, #4]
 80011be:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 80011c2:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 80011c6:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 80011ca:	f022 0201 	bic.w	r2, r2, #1
 80011ce:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80011d0:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80011d4:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80011d8:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 80011dc:	e010      	b.n	8001200 <HAL_I2C_Master_Transmit+0xd2>
      hi2c->XferSize = hi2c->XferCount;
 80011de:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 80011e0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
      hi2c->XferSize = hi2c->XferCount;
 80011e4:	b292      	uxth	r2, r2
 80011e6:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 80011e8:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80011ea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80011ee:	b2d2      	uxtb	r2, r2
 80011f0:	e7d4      	b.n	800119c <HAL_I2C_Master_Transmit+0x6e>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80011f2:	f7ff febf 	bl	8000f74 <I2C_WaitOnTXISFlagUntilTimeout>
 80011f6:	b140      	cbz	r0, 800120a <HAL_I2C_Master_Transmit+0xdc>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80011f8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80011fa:	2b04      	cmp	r3, #4
 80011fc:	d103      	bne.n	8001206 <HAL_I2C_Master_Transmit+0xd8>
          return HAL_ERROR;
 80011fe:	2001      	movs	r0, #1
}
 8001200:	b003      	add	sp, #12
 8001202:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          return HAL_TIMEOUT;
 8001206:	2003      	movs	r0, #3
 8001208:	e7fa      	b.n	8001200 <HAL_I2C_Master_Transmit+0xd2>
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 800120a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800120c:	6822      	ldr	r2, [r4, #0]
 800120e:	1c59      	adds	r1, r3, #1
 8001210:	6261      	str	r1, [r4, #36]	; 0x24
 8001212:	781b      	ldrb	r3, [r3, #0]
 8001214:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferCount--;
 8001216:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8001218:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 800121a:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 800121c:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 800121e:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8001220:	b292      	uxth	r2, r2
      hi2c->XferCount--;
 8001222:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8001224:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8001226:	2a00      	cmp	r2, #0
 8001228:	d1bc      	bne.n	80011a4 <HAL_I2C_Master_Transmit+0x76>
 800122a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800122c:	b29b      	uxth	r3, r3
 800122e:	2b00      	cmp	r3, #0
 8001230:	d0b8      	beq.n	80011a4 <HAL_I2C_Master_Transmit+0x76>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001232:	9500      	str	r5, [sp, #0]
 8001234:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001236:	2180      	movs	r1, #128	; 0x80
 8001238:	4620      	mov	r0, r4
 800123a:	f7ff fe37 	bl	8000eac <I2C_WaitOnFlagUntilTimeout>
 800123e:	2800      	cmp	r0, #0
 8001240:	d1e1      	bne.n	8001206 <HAL_I2C_Master_Transmit+0xd8>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001242:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001244:	b29b      	uxth	r3, r3
 8001246:	2bff      	cmp	r3, #255	; 0xff
 8001248:	d903      	bls.n	8001252 <HAL_I2C_Master_Transmit+0x124>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800124a:	22ff      	movs	r2, #255	; 0xff
 800124c:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800124e:	9000      	str	r0, [sp, #0]
 8001250:	e7a2      	b.n	8001198 <HAL_I2C_Master_Transmit+0x6a>
          hi2c->XferSize = hi2c->XferCount;
 8001252:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001254:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8001256:	b292      	uxth	r2, r2
 8001258:	8522      	strh	r2, [r4, #40]	; 0x28
 800125a:	e7c6      	b.n	80011ea <HAL_I2C_Master_Transmit+0xbc>
    return HAL_BUSY;
 800125c:	2002      	movs	r0, #2
 800125e:	e7cf      	b.n	8001200 <HAL_I2C_Master_Transmit+0xd2>

08001260 <HAL_I2C_Master_Receive>:
{
 8001260:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8001264:	4698      	mov	r8, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001266:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800126a:	2b20      	cmp	r3, #32
{
 800126c:	4604      	mov	r4, r0
 800126e:	460e      	mov	r6, r1
 8001270:	4691      	mov	r9, r2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001272:	f040 808c 	bne.w	800138e <HAL_I2C_Master_Receive+0x12e>
    __HAL_LOCK(hi2c);
 8001276:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800127a:	2b01      	cmp	r3, #1
 800127c:	f000 8087 	beq.w	800138e <HAL_I2C_Master_Receive+0x12e>
 8001280:	2701      	movs	r7, #1
 8001282:	f880 7040 	strb.w	r7, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8001286:	f7ff fc97 	bl	8000bb8 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800128a:	2319      	movs	r3, #25
    tickstart = HAL_GetTick();
 800128c:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800128e:	9000      	str	r0, [sp, #0]
 8001290:	463a      	mov	r2, r7
 8001292:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001296:	4620      	mov	r0, r4
 8001298:	f7ff fe08 	bl	8000eac <I2C_WaitOnFlagUntilTimeout>
 800129c:	2800      	cmp	r0, #0
 800129e:	d14b      	bne.n	8001338 <HAL_I2C_Master_Receive+0xd8>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80012a0:	2322      	movs	r3, #34	; 0x22
 80012a2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80012a6:	2310      	movs	r3, #16
 80012a8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80012ac:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 80012ae:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80012b2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr  = pData;
 80012b4:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80012b8:	b29b      	uxth	r3, r3
 80012ba:	2bff      	cmp	r3, #255	; 0xff
    hi2c->XferISR   = NULL;
 80012bc:	6360      	str	r0, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80012be:	d927      	bls.n	8001310 <HAL_I2C_Master_Receive+0xb0>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80012c0:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80012c2:	f44f 5310 	mov.w	r3, #9216	; 0x2400
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80012c6:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80012c8:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80012ca:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80012ce:	4631      	mov	r1, r6
 80012d0:	4620      	mov	r0, r4
 80012d2:	f7ff fdd6 	bl	8000e82 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80012d6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80012d8:	990a      	ldr	r1, [sp, #40]	; 0x28
    while (hi2c->XferCount > 0U)
 80012da:	b29b      	uxth	r3, r3
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80012dc:	462a      	mov	r2, r5
 80012de:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 80012e0:	bb03      	cbnz	r3, 8001324 <HAL_I2C_Master_Receive+0xc4>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80012e2:	f7ff feac 	bl	800103e <I2C_WaitOnSTOPFlagUntilTimeout>
 80012e6:	bb00      	cbnz	r0, 800132a <HAL_I2C_Master_Receive+0xca>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80012e8:	6823      	ldr	r3, [r4, #0]
 80012ea:	2120      	movs	r1, #32
 80012ec:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80012ee:	685a      	ldr	r2, [r3, #4]
 80012f0:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 80012f4:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 80012f8:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 80012fc:	f022 0201 	bic.w	r2, r2, #1
 8001300:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8001302:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001306:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800130a:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 800130e:	e010      	b.n	8001332 <HAL_I2C_Master_Receive+0xd2>
      hi2c->XferSize = hi2c->XferCount;
 8001310:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001312:	f44f 5310 	mov.w	r3, #9216	; 0x2400
      hi2c->XferSize = hi2c->XferCount;
 8001316:	b292      	uxth	r2, r2
 8001318:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800131a:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800131c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001320:	b2d2      	uxtb	r2, r2
 8001322:	e7d4      	b.n	80012ce <HAL_I2C_Master_Receive+0x6e>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001324:	f7ff fe4f 	bl	8000fc6 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001328:	b140      	cbz	r0, 800133c <HAL_I2C_Master_Receive+0xdc>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800132a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800132c:	2b04      	cmp	r3, #4
 800132e:	d103      	bne.n	8001338 <HAL_I2C_Master_Receive+0xd8>
          return HAL_ERROR;
 8001330:	2001      	movs	r0, #1
}
 8001332:	b003      	add	sp, #12
 8001334:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          return HAL_TIMEOUT;
 8001338:	2003      	movs	r0, #3
 800133a:	e7fa      	b.n	8001332 <HAL_I2C_Master_Receive+0xd2>
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 800133c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800133e:	1c5a      	adds	r2, r3, #1
 8001340:	6262      	str	r2, [r4, #36]	; 0x24
 8001342:	6822      	ldr	r2, [r4, #0]
 8001344:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001346:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 8001348:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 800134a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800134c:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 800134e:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 8001350:	b292      	uxth	r2, r2
      hi2c->XferCount--;
 8001352:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8001354:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8001356:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8001358:	2a00      	cmp	r2, #0
 800135a:	d1bc      	bne.n	80012d6 <HAL_I2C_Master_Receive+0x76>
 800135c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800135e:	b29b      	uxth	r3, r3
 8001360:	2b00      	cmp	r3, #0
 8001362:	d0b8      	beq.n	80012d6 <HAL_I2C_Master_Receive+0x76>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001364:	9500      	str	r5, [sp, #0]
 8001366:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001368:	2180      	movs	r1, #128	; 0x80
 800136a:	4620      	mov	r0, r4
 800136c:	f7ff fd9e 	bl	8000eac <I2C_WaitOnFlagUntilTimeout>
 8001370:	2800      	cmp	r0, #0
 8001372:	d1e1      	bne.n	8001338 <HAL_I2C_Master_Receive+0xd8>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001374:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001376:	b29b      	uxth	r3, r3
 8001378:	2bff      	cmp	r3, #255	; 0xff
 800137a:	d903      	bls.n	8001384 <HAL_I2C_Master_Receive+0x124>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800137c:	22ff      	movs	r2, #255	; 0xff
 800137e:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001380:	9000      	str	r0, [sp, #0]
 8001382:	e7a2      	b.n	80012ca <HAL_I2C_Master_Receive+0x6a>
          hi2c->XferSize = hi2c->XferCount;
 8001384:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001386:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8001388:	b292      	uxth	r2, r2
 800138a:	8522      	strh	r2, [r4, #40]	; 0x28
 800138c:	e7c6      	b.n	800131c <HAL_I2C_Master_Receive+0xbc>
    return HAL_BUSY;
 800138e:	2002      	movs	r0, #2
 8001390:	e7cf      	b.n	8001332 <HAL_I2C_Master_Receive+0xd2>

08001392 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001392:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8001396:	b2d2      	uxtb	r2, r2
 8001398:	2a20      	cmp	r2, #32
{
 800139a:	b510      	push	{r4, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 800139c:	d11d      	bne.n	80013da <HAL_I2CEx_ConfigAnalogFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800139e:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80013a2:	2b01      	cmp	r3, #1
 80013a4:	d019      	beq.n	80013da <HAL_I2CEx_ConfigAnalogFilter+0x48>

    hi2c->State = HAL_I2C_STATE_BUSY;
 80013a6:	2324      	movs	r3, #36	; 0x24
 80013a8:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80013ac:	6803      	ldr	r3, [r0, #0]
 80013ae:	681c      	ldr	r4, [r3, #0]
 80013b0:	f024 0401 	bic.w	r4, r4, #1
 80013b4:	601c      	str	r4, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80013b6:	681c      	ldr	r4, [r3, #0]
 80013b8:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 80013bc:	601c      	str	r4, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80013be:	681c      	ldr	r4, [r3, #0]
 80013c0:	4321      	orrs	r1, r4
 80013c2:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80013c4:	6819      	ldr	r1, [r3, #0]
 80013c6:	f041 0101 	orr.w	r1, r1, #1
 80013ca:	6019      	str	r1, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80013cc:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80013ce:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80013d2:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 80013d6:	4618      	mov	r0, r3
 80013d8:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 80013da:	2002      	movs	r0, #2
  }
}
 80013dc:	bd10      	pop	{r4, pc}

080013de <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80013de:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80013e0:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 80013e4:	b2e4      	uxtb	r4, r4
 80013e6:	2c20      	cmp	r4, #32
 80013e8:	d11c      	bne.n	8001424 <HAL_I2CEx_ConfigDigitalFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80013ea:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80013ee:	2b01      	cmp	r3, #1
 80013f0:	d018      	beq.n	8001424 <HAL_I2CEx_ConfigDigitalFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 80013f2:	2324      	movs	r3, #36	; 0x24
 80013f4:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80013f8:	6803      	ldr	r3, [r0, #0]
 80013fa:	681a      	ldr	r2, [r3, #0]
 80013fc:	f022 0201 	bic.w	r2, r2, #1
 8001400:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001402:	681a      	ldr	r2, [r3, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001404:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001408:	ea42 2101 	orr.w	r1, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800140c:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800140e:	681a      	ldr	r2, [r3, #0]
 8001410:	f042 0201 	orr.w	r2, r2, #1
 8001414:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001416:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8001418:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800141c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8001420:	4618      	mov	r0, r3
 8001422:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8001424:	2002      	movs	r0, #2
  }
}
 8001426:	bd10      	pop	{r4, pc}

08001428 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and create the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{ 
 8001428:	b538      	push	{r3, r4, r5, lr}
  uint32_t i = 0U;

  uint32_t wInterrupt_Mask = 0U;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 800142a:	4604      	mov	r4, r0
 800142c:	2800      	cmp	r0, #0
 800142e:	d04d      	beq.n	80014cc <HAL_PCD_Init+0xa4>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if(hpcd->State == HAL_PCD_STATE_RESET)
 8001430:	f890 3371 	ldrb.w	r3, [r0, #881]	; 0x371
 8001434:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001438:	b91b      	cbnz	r3, 8001442 <HAL_PCD_Init+0x1a>
  {  
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800143a:	f880 2370 	strb.w	r2, [r0, #880]	; 0x370
  
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800143e:	f003 f91b 	bl	8004678 <HAL_PCD_MspInit>
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001442:	2303      	movs	r3, #3
 
 /* Init endpoints structures */
 for (i = 0U; i < hpcd->Init.dev_endpoints ; i++)
 8001444:	2100      	movs	r1, #0
 8001446:	6860      	ldr	r0, [r4, #4]
  hpcd->State = HAL_PCD_STATE_BUSY;
 8001448:	f884 3371 	strb.w	r3, [r4, #881]	; 0x371
 800144c:	460a      	mov	r2, r1
 800144e:	f104 0328 	add.w	r3, r4, #40	; 0x28
 {
   /* Init ep structure */
   hpcd->IN_ep[i].is_in = 1U;
 8001452:	2501      	movs	r5, #1
 for (i = 0U; i < hpcd->Init.dev_endpoints ; i++)
 8001454:	4281      	cmp	r1, r0
 8001456:	f103 031c 	add.w	r3, r3, #28
 800145a:	d11b      	bne.n	8001494 <HAL_PCD_Init+0x6c>
 800145c:	2000      	movs	r0, #0
 800145e:	f504 72e6 	add.w	r2, r4, #460	; 0x1cc
 8001462:	4603      	mov	r3, r0
   hpcd->IN_ep[i].maxpacket =  0U;
   hpcd->IN_ep[i].xfer_buff = 0U;
   hpcd->IN_ep[i].xfer_len = 0U;
 }
 
 for (i = 0U; i < hpcd->Init.dev_endpoints ; i++)
 8001464:	4281      	cmp	r1, r0
 8001466:	f102 021c 	add.w	r2, r2, #28
 800146a:	d121      	bne.n	80014b0 <HAL_PCD_Init+0x88>
   hpcd->OUT_ep[i].xfer_len = 0U;
 }
  
 /* Init Device */
 /*CNTR_FRES = 1U*/
 hpcd->Instance->CNTR = USB_CNTR_FRES;
 800146c:	6822      	ldr	r2, [r4, #0]
 800146e:	2101      	movs	r1, #1
  /*set wInterrupt_Mask global variable*/
  wInterrupt_Mask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
  | USB_CNTR_SOFM | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /*Set interrupt mask*/
  hpcd->Instance->CNTR = wInterrupt_Mask;
 8001470:	f44f 403f 	mov.w	r0, #48896	; 0xbf00
 hpcd->Instance->CNTR = USB_CNTR_FRES;
 8001474:	f8a2 1040 	strh.w	r1, [r2, #64]	; 0x40
 hpcd->Instance->CNTR = 0U;
 8001478:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
 hpcd->Instance->ISTR = 0U;
 800147c:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
 hpcd->Instance->BTABLE = BTABLE_ADDRESS;
 8001480:	f8a2 3050 	strh.w	r3, [r2, #80]	; 0x50
  hpcd->Instance->CNTR = wInterrupt_Mask;
 8001484:	f8a2 0040 	strh.w	r0, [r2, #64]	; 0x40
  
  hpcd->USB_Address = 0U;
 8001488:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
  hpcd->State= HAL_PCD_STATE_READY;

 return HAL_OK;
 800148c:	2000      	movs	r0, #0
  hpcd->State= HAL_PCD_STATE_READY;
 800148e:	f884 1371 	strb.w	r1, [r4, #881]	; 0x371
 return HAL_OK;
 8001492:	bd38      	pop	{r3, r4, r5, pc}
   hpcd->IN_ep[i].num = i;
 8001494:	f803 1c1c 	strb.w	r1, [r3, #-28]
   hpcd->IN_ep[i].is_in = 1U;
 8001498:	f803 5c1b 	strb.w	r5, [r3, #-27]
   hpcd->IN_ep[i].type = PCD_EP_TYPE_CTRL;
 800149c:	f803 2c19 	strb.w	r2, [r3, #-25]
   hpcd->IN_ep[i].maxpacket =  0U;
 80014a0:	f843 2c10 	str.w	r2, [r3, #-16]
   hpcd->IN_ep[i].xfer_buff = 0U;
 80014a4:	f843 2c0c 	str.w	r2, [r3, #-12]
   hpcd->IN_ep[i].xfer_len = 0U;
 80014a8:	f843 2c08 	str.w	r2, [r3, #-8]
 for (i = 0U; i < hpcd->Init.dev_endpoints ; i++)
 80014ac:	3101      	adds	r1, #1
 80014ae:	e7d1      	b.n	8001454 <HAL_PCD_Init+0x2c>
   hpcd->OUT_ep[i].num = i;
 80014b0:	f802 0c1c 	strb.w	r0, [r2, #-28]
   hpcd->OUT_ep[i].is_in = 0U;
 80014b4:	f802 3c1b 	strb.w	r3, [r2, #-27]
   hpcd->OUT_ep[i].type = PCD_EP_TYPE_CTRL;
 80014b8:	f802 3c19 	strb.w	r3, [r2, #-25]
   hpcd->OUT_ep[i].maxpacket = 0U;
 80014bc:	f842 3c10 	str.w	r3, [r2, #-16]
   hpcd->OUT_ep[i].xfer_buff = 0U;
 80014c0:	f842 3c0c 	str.w	r3, [r2, #-12]
   hpcd->OUT_ep[i].xfer_len = 0U;
 80014c4:	f842 3c08 	str.w	r3, [r2, #-8]
 for (i = 0U; i < hpcd->Init.dev_endpoints ; i++)
 80014c8:	3001      	adds	r0, #1
 80014ca:	e7cb      	b.n	8001464 <HAL_PCD_Init+0x3c>
    return HAL_ERROR;
 80014cc:	2001      	movs	r0, #1
}
 80014ce:	bd38      	pop	{r3, r4, r5, pc}

080014d0 <HAL_PCD_Start>:
  * @brief  Start the USB device.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{ 
 80014d0:	b508      	push	{r3, lr}
  /*  DP Pull-Down is external */
  HAL_PCDEx_SetConnectionState (hpcd, 1U);
 80014d2:	2101      	movs	r1, #1
 80014d4:	f003 fa13 	bl	80048fe <HAL_PCDEx_SetConnectionState>
  
  return HAL_OK;
}
 80014d8:	2000      	movs	r0, #0
 80014da:	bd08      	pop	{r3, pc}

080014dc <HAL_PCD_SetAddress>:
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
   __HAL_LOCK(hpcd); 
 80014dc:	f890 3370 	ldrb.w	r3, [r0, #880]	; 0x370
 80014e0:	2b01      	cmp	r3, #1
 80014e2:	d00f      	beq.n	8001504 <HAL_PCD_SetAddress+0x28>
 80014e4:	2301      	movs	r3, #1
 80014e6:	f880 3370 	strb.w	r3, [r0, #880]	; 0x370

   if(address == 0U) 
 80014ea:	b941      	cbnz	r1, 80014fe <HAL_PCD_SetAddress+0x22>
   {
     /* set device address and enable function */
     hpcd->Instance->DADDR = USB_DADDR_EF;
 80014ec:	6803      	ldr	r3, [r0, #0]
 80014ee:	2280      	movs	r2, #128	; 0x80
 80014f0:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
   else /* USB Address will be applied later */
   {
     hpcd->USB_Address = address;
   }

  __HAL_UNLOCK(hpcd);   
 80014f4:	2300      	movs	r3, #0
 80014f6:	f880 3370 	strb.w	r3, [r0, #880]	; 0x370
 80014fa:	4618      	mov	r0, r3
 80014fc:	4770      	bx	lr
     hpcd->USB_Address = address;
 80014fe:	f880 1024 	strb.w	r1, [r0, #36]	; 0x24
 8001502:	e7f7      	b.n	80014f4 <HAL_PCD_SetAddress+0x18>
   __HAL_LOCK(hpcd); 
 8001504:	2002      	movs	r0, #2
  return HAL_OK;
}
 8001506:	4770      	bx	lr

08001508 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8001508:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef  ret = HAL_OK;
  PCD_EPTypeDef *ep;
  
  if ((ep_addr & 0x80U) == 0x80U)
 800150a:	b24c      	sxtb	r4, r1
 800150c:	2c00      	cmp	r4, #0
 800150e:	f001 067f 	and.w	r6, r1, #127	; 0x7f
 8001512:	f04f 051c 	mov.w	r5, #28
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8001516:	bfb5      	itete	lt
 8001518:	fb05 0106 	mlalt	r1, r5, r6, r0
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 800151c:	fb05 0101 	mlage	r1, r5, r1, r0
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8001520:	3128      	addlt	r1, #40	; 0x28
    ep = &hpcd->OUT_ep[ep_addr & 0x7FU];
 8001522:	f501 71e6 	addge.w	r1, r1, #460	; 0x1cc
  }
  ep->num   = ep_addr & 0x7FU;
  
  ep->is_in = (0x80U & ep_addr) != 0U;
 8001526:	0fe4      	lsrs	r4, r4, #31
  ep->num   = ep_addr & 0x7FU;
 8001528:	700e      	strb	r6, [r1, #0]
  ep->is_in = (0x80U & ep_addr) != 0U;
 800152a:	704c      	strb	r4, [r1, #1]
  ep->maxpacket = ep_mps;
  ep->type = ep_type;
 800152c:	70cb      	strb	r3, [r1, #3]
  
  __HAL_LOCK(hpcd); 
 800152e:	f890 3370 	ldrb.w	r3, [r0, #880]	; 0x370
  ep->maxpacket = ep_mps;
 8001532:	60ca      	str	r2, [r1, #12]
  __HAL_LOCK(hpcd); 
 8001534:	2b01      	cmp	r3, #1
 8001536:	f000 8160 	beq.w	80017fa <HAL_PCD_EP_Open+0x2f2>
 800153a:	2301      	movs	r3, #1
 800153c:	f880 3370 	strb.w	r3, [r0, #880]	; 0x370

  /* initialize Endpoint */
  switch (ep->type)
 8001540:	78cd      	ldrb	r5, [r1, #3]
 8001542:	780c      	ldrb	r4, [r1, #0]
 8001544:	6803      	ldr	r3, [r0, #0]
 8001546:	2d03      	cmp	r5, #3
 8001548:	d80e      	bhi.n	8001568 <HAL_PCD_EP_Open+0x60>
 800154a:	e8df f005 	tbb	[pc, r5]
 800154e:	6402      	.short	0x6402
 8001550:	5a52      	.short	0x5a52
  {
  case PCD_EP_TYPE_CTRL:
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_CONTROL);
 8001552:	b224      	sxth	r4, r4
 8001554:	f833 5024 	ldrh.w	r5, [r3, r4, lsl #2]
 8001558:	f425 45ec 	bic.w	r5, r5, #30208	; 0x7600
 800155c:	f025 0570 	bic.w	r5, r5, #112	; 0x70
 8001560:	f445 7500 	orr.w	r5, r5, #512	; 0x200
    break;
  case PCD_EP_TYPE_INTR:
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_INTERRUPT);
    break;
  case PCD_EP_TYPE_ISOC:
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_ISOCHRONOUS);
 8001564:	f823 5024 	strh.w	r5, [r3, r4, lsl #2]
    break;
  default:
    break;
  } 
  
  PCD_SET_EP_ADDRESS(hpcd->Instance, ep->num, ep->num);
 8001568:	780c      	ldrb	r4, [r1, #0]
 800156a:	b226      	sxth	r6, r4
 800156c:	f640 770f 	movw	r7, #3855	; 0xf0f
 8001570:	f833 5026 	ldrh.w	r5, [r3, r6, lsl #2]
 8001574:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 8001578:	403d      	ands	r5, r7
 800157a:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 800157e:	432c      	orrs	r4, r5
 8001580:	f823 4026 	strh.w	r4, [r3, r6, lsl #2]
  
  if (ep->doublebuffer == 0U) 
 8001584:	7a8c      	ldrb	r4, [r1, #10]
 8001586:	f891 e000 	ldrb.w	lr, [r1]
 800158a:	2c00      	cmp	r4, #0
 800158c:	f040 808d 	bne.w	80016aa <HAL_PCD_EP_Open+0x1a2>
  {
    if (ep->is_in)
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(hpcd->Instance, ep->num, ep->pmaadress);
 8001590:	f8b3 5050 	ldrh.w	r5, [r3, #80]	; 0x50
    if (ep->is_in)
 8001594:	784c      	ldrb	r4, [r1, #1]
 8001596:	888e      	ldrh	r6, [r1, #4]
      PCD_SET_EP_TX_ADDRESS(hpcd->Instance, ep->num, ep->pmaadress);
 8001598:	b2ad      	uxth	r5, r5
    if (ep->is_in)
 800159a:	2c00      	cmp	r4, #0
 800159c:	d045      	beq.n	800162a <HAL_PCD_EP_Open+0x122>
      PCD_SET_EP_TX_ADDRESS(hpcd->Instance, ep->num, ep->pmaadress);
 800159e:	eb05 05ce 	add.w	r5, r5, lr, lsl #3
 80015a2:	eb03 0545 	add.w	r5, r3, r5, lsl #1
 80015a6:	f026 0601 	bic.w	r6, r6, #1
 80015aa:	f8a5 6400 	strh.w	r6, [r5, #1024]	; 0x400
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num)
 80015ae:	780d      	ldrb	r5, [r1, #0]
 80015b0:	f833 2025 	ldrh.w	r2, [r3, r5, lsl #2]
 80015b4:	0654      	lsls	r4, r2, #25
 80015b6:	bf41      	itttt	mi
 80015b8:	ea02 0407 	andmi.w	r4, r2, r7
 80015bc:	f444 4400 	orrmi.w	r4, r4, #32768	; 0x8000
 80015c0:	f044 04c0 	orrmi.w	r4, r4, #192	; 0xc0
 80015c4:	f823 4025 	strhmi.w	r4, [r3, r5, lsl #2]
      /* Configure NAK status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK) 
 80015c8:	7809      	ldrb	r1, [r1, #0]
 80015ca:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 80015ce:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80015d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80015d6:	b292      	uxth	r2, r2
 80015d8:	f082 0220 	eor.w	r2, r2, #32
      PCD_SET_EP_RX_ADDRESS(hpcd->Instance, ep->num, ep->pmaadress);
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(hpcd->Instance, ep->num, ep->maxpacket)
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID)
 80015dc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80015e0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num)
      PCD_RX_DTOG(hpcd->Instance, ep->num);
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS)
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS)
 80015e4:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
    }
  } 
  
  __HAL_UNLOCK(hpcd);   
 80015e8:	2300      	movs	r3, #0
 80015ea:	f880 3370 	strb.w	r3, [r0, #880]	; 0x370
  return ret;
 80015ee:	4618      	mov	r0, r3
 80015f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_BULK);
 80015f2:	b224      	sxth	r4, r4
 80015f4:	f833 5024 	ldrh.w	r5, [r3, r4, lsl #2]
 80015f8:	f425 45ec 	bic.w	r5, r5, #30208	; 0x7600
 80015fc:	f025 0570 	bic.w	r5, r5, #112	; 0x70
 8001600:	e7b0      	b.n	8001564 <HAL_PCD_EP_Open+0x5c>
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_INTERRUPT);
 8001602:	b224      	sxth	r4, r4
 8001604:	f833 5024 	ldrh.w	r5, [r3, r4, lsl #2]
 8001608:	f425 45ec 	bic.w	r5, r5, #30208	; 0x7600
 800160c:	f025 0570 	bic.w	r5, r5, #112	; 0x70
 8001610:	f445 65c0 	orr.w	r5, r5, #1536	; 0x600
 8001614:	e7a6      	b.n	8001564 <HAL_PCD_EP_Open+0x5c>
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_ISOCHRONOUS);
 8001616:	b224      	sxth	r4, r4
 8001618:	f833 5024 	ldrh.w	r5, [r3, r4, lsl #2]
 800161c:	f425 45ec 	bic.w	r5, r5, #30208	; 0x7600
 8001620:	f025 0570 	bic.w	r5, r5, #112	; 0x70
 8001624:	f445 6580 	orr.w	r5, r5, #1024	; 0x400
 8001628:	e79c      	b.n	8001564 <HAL_PCD_EP_Open+0x5c>
      PCD_SET_EP_RX_ADDRESS(hpcd->Instance, ep->num, ep->pmaadress);
 800162a:	2408      	movs	r4, #8
 800162c:	fb14 550e 	smlabb	r5, r4, lr, r5
 8001630:	3504      	adds	r5, #4
 8001632:	f503 6780 	add.w	r7, r3, #1024	; 0x400
 8001636:	f026 0601 	bic.w	r6, r6, #1
 800163a:	f827 6015 	strh.w	r6, [r7, r5, lsl #1]
      PCD_SET_EP_RX_CNT(hpcd->Instance, ep->num, ep->maxpacket)
 800163e:	f8b3 5050 	ldrh.w	r5, [r3, #80]	; 0x50
 8001642:	780e      	ldrb	r6, [r1, #0]
 8001644:	b2ad      	uxth	r5, r5
 8001646:	fb14 5406 	smlabb	r4, r4, r6, r5
 800164a:	2a3e      	cmp	r2, #62	; 0x3e
 800164c:	f104 0406 	add.w	r4, r4, #6
 8001650:	d925      	bls.n	800169e <HAL_PCD_EP_Open+0x196>
 8001652:	0955      	lsrs	r5, r2, #5
 8001654:	06d2      	lsls	r2, r2, #27
 8001656:	bf08      	it	eq
 8001658:	f105 35ff 	addeq.w	r5, r5, #4294967295
 800165c:	4a68      	ldr	r2, [pc, #416]	; (8001800 <HAL_PCD_EP_Open+0x2f8>)
 800165e:	bf08      	it	eq
 8001660:	b2ad      	uxtheq	r5, r5
 8001662:	ea42 2585 	orr.w	r5, r2, r5, lsl #10
 8001666:	f827 5014 	strh.w	r5, [r7, r4, lsl #1]
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
 800166a:	780c      	ldrb	r4, [r1, #0]
 800166c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8001670:	0455      	lsls	r5, r2, #17
 8001672:	d509      	bpl.n	8001688 <HAL_PCD_EP_Open+0x180>
 8001674:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001678:	0512      	lsls	r2, r2, #20
 800167a:	0d12      	lsrs	r2, r2, #20
 800167c:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8001680:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001684:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID)
 8001688:	7809      	ldrb	r1, [r1, #0]
 800168a:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 800168e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001692:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001696:	b292      	uxth	r2, r2
 8001698:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 800169c:	e79e      	b.n	80015dc <HAL_PCD_EP_Open+0xd4>
      PCD_SET_EP_RX_CNT(hpcd->Instance, ep->num, ep->maxpacket)
 800169e:	0855      	lsrs	r5, r2, #1
 80016a0:	07d6      	lsls	r6, r2, #31
 80016a2:	bf48      	it	mi
 80016a4:	3501      	addmi	r5, #1
 80016a6:	02ad      	lsls	r5, r5, #10
 80016a8:	e7dd      	b.n	8001666 <HAL_PCD_EP_Open+0x15e>
    PCD_SET_EP_DBUF(hpcd->Instance, ep->num);
 80016aa:	fa0f f58e 	sxth.w	r5, lr
    PCD_SET_EP_DBUF_ADDR(hpcd->Instance, ep->num,ep->pmaaddr0, ep->pmaaddr1)
 80016ae:	2208      	movs	r2, #8
    PCD_SET_EP_DBUF(hpcd->Instance, ep->num);
 80016b0:	f833 6025 	ldrh.w	r6, [r3, r5, lsl #2]
 80016b4:	f426 76f8 	bic.w	r6, r6, #496	; 0x1f0
 80016b8:	0536      	lsls	r6, r6, #20
 80016ba:	0d36      	lsrs	r6, r6, #20
 80016bc:	f446 4601 	orr.w	r6, r6, #33024	; 0x8100
 80016c0:	f046 0680 	orr.w	r6, r6, #128	; 0x80
 80016c4:	f823 6025 	strh.w	r6, [r3, r5, lsl #2]
    PCD_SET_EP_DBUF_ADDR(hpcd->Instance, ep->num,ep->pmaaddr0, ep->pmaaddr1)
 80016c8:	f8b3 5050 	ldrh.w	r5, [r3, #80]	; 0x50
 80016cc:	b2ae      	uxth	r6, r5
 80016ce:	780d      	ldrb	r5, [r1, #0]
 80016d0:	fb12 6505 	smlabb	r5, r2, r5, r6
 80016d4:	88ce      	ldrh	r6, [r1, #6]
 80016d6:	f503 6480 	add.w	r4, r3, #1024	; 0x400
 80016da:	f026 0601 	bic.w	r6, r6, #1
 80016de:	f824 6015 	strh.w	r6, [r4, r5, lsl #1]
 80016e2:	f8b3 5050 	ldrh.w	r5, [r3, #80]	; 0x50
 80016e6:	780e      	ldrb	r6, [r1, #0]
 80016e8:	b2ad      	uxth	r5, r5
 80016ea:	fb12 5206 	smlabb	r2, r2, r6, r5
 80016ee:	890d      	ldrh	r5, [r1, #8]
 80016f0:	3204      	adds	r2, #4
 80016f2:	f025 0501 	bic.w	r5, r5, #1
 80016f6:	f824 5012 	strh.w	r5, [r4, r2, lsl #1]
 80016fa:	780a      	ldrb	r2, [r1, #0]
    if (ep->is_in==0U)
 80016fc:	784c      	ldrb	r4, [r1, #1]
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
 80016fe:	b212      	sxth	r2, r2
    if (ep->is_in==0U)
 8001700:	2c00      	cmp	r4, #0
 8001702:	d13f      	bne.n	8001784 <HAL_PCD_EP_Open+0x27c>
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
 8001704:	f833 5022 	ldrh.w	r5, [r3, r2, lsl #2]
 8001708:	046c      	lsls	r4, r5, #17
 800170a:	bf41      	itttt	mi
 800170c:	ea05 0407 	andmi.w	r4, r5, r7
 8001710:	f444 4440 	orrmi.w	r4, r4, #49152	; 0xc000
 8001714:	f044 0480 	orrmi.w	r4, r4, #128	; 0x80
 8001718:	f823 4022 	strhmi.w	r4, [r3, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num)
 800171c:	780c      	ldrb	r4, [r1, #0]
 800171e:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8001722:	0657      	lsls	r7, r2, #25
 8001724:	d509      	bpl.n	800173a <HAL_PCD_EP_Open+0x232>
 8001726:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800172a:	0512      	lsls	r2, r2, #20
 800172c:	0d12      	lsrs	r2, r2, #20
 800172e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001732:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8001736:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_TX_DTOG(hpcd->Instance, ep->num);
 800173a:	780c      	ldrb	r4, [r1, #0]
 800173c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8001740:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001744:	0512      	lsls	r2, r2, #20
 8001746:	0d12      	lsrs	r2, r2, #20
 8001748:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800174c:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8001750:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID)
 8001754:	780d      	ldrb	r5, [r1, #0]
 8001756:	f833 2025 	ldrh.w	r2, [r3, r5, lsl #2]
 800175a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800175e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001762:	b292      	uxth	r2, r2
 8001764:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 8001768:	f248 0480 	movw	r4, #32896	; 0x8080
 800176c:	4322      	orrs	r2, r4
 800176e:	f823 2025 	strh.w	r2, [r3, r5, lsl #2]
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS)
 8001772:	7809      	ldrb	r1, [r1, #0]
 8001774:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8001778:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800177c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS)
 8001780:	4322      	orrs	r2, r4
 8001782:	e72f      	b.n	80015e4 <HAL_PCD_EP_Open+0xdc>
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
 8001784:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 8001788:	0466      	lsls	r6, r4, #17
 800178a:	bf41      	itttt	mi
 800178c:	403c      	andmi	r4, r7
 800178e:	f444 4440 	orrmi.w	r4, r4, #49152	; 0xc000
 8001792:	f044 0480 	orrmi.w	r4, r4, #128	; 0x80
 8001796:	f823 4022 	strhmi.w	r4, [r3, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num)
 800179a:	780c      	ldrb	r4, [r1, #0]
 800179c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80017a0:	0655      	lsls	r5, r2, #25
 80017a2:	d509      	bpl.n	80017b8 <HAL_PCD_EP_Open+0x2b0>
 80017a4:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80017a8:	0512      	lsls	r2, r2, #20
 80017aa:	0d12      	lsrs	r2, r2, #20
 80017ac:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80017b0:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 80017b4:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_RX_DTOG(hpcd->Instance, ep->num);
 80017b8:	780c      	ldrb	r4, [r1, #0]
 80017ba:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80017be:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80017c2:	0512      	lsls	r2, r2, #20
 80017c4:	0d12      	lsrs	r2, r2, #20
 80017c6:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80017ca:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80017ce:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS)
 80017d2:	780d      	ldrb	r5, [r1, #0]
 80017d4:	f833 2025 	ldrh.w	r2, [r3, r5, lsl #2]
 80017d8:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80017dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80017e0:	f248 0480 	movw	r4, #32896	; 0x8080
 80017e4:	4322      	orrs	r2, r4
 80017e6:	f823 2025 	strh.w	r2, [r3, r5, lsl #2]
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS)
 80017ea:	7809      	ldrb	r1, [r1, #0]
 80017ec:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 80017f0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80017f4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80017f8:	e7c2      	b.n	8001780 <HAL_PCD_EP_Open+0x278>
  __HAL_LOCK(hpcd); 
 80017fa:	2002      	movs	r0, #2
}
 80017fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017fe:	bf00      	nop
 8001800:	ffff8000 	.word	0xffff8000

08001804 <HAL_PCD_EP_Close>:
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{  
  PCD_EPTypeDef *ep;
  
  if ((ep_addr & 0x80U) == 0x80U)
 8001804:	b24b      	sxtb	r3, r1
 8001806:	2b00      	cmp	r3, #0
{  
 8001808:	b530      	push	{r4, r5, lr}
 800180a:	f04f 021c 	mov.w	r2, #28
 800180e:	f001 047f 	and.w	r4, r1, #127	; 0x7f
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8001812:	bfb5      	itete	lt
 8001814:	fb02 0104 	mlalt	r1, r2, r4, r0
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8001818:	fb02 0101 	mlage	r1, r2, r1, r0
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 800181c:	3128      	addlt	r1, #40	; 0x28
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 800181e:	f501 71e6 	addge.w	r1, r1, #460	; 0x1cc
  }
  ep->num   = ep_addr & 0x7FU;
  
  ep->is_in = (0x80U & ep_addr) != 0U;
 8001822:	0fdb      	lsrs	r3, r3, #31
  ep->num   = ep_addr & 0x7FU;
 8001824:	700c      	strb	r4, [r1, #0]
  ep->is_in = (0x80U & ep_addr) != 0U;
 8001826:	704b      	strb	r3, [r1, #1]
  
  __HAL_LOCK(hpcd); 
 8001828:	f890 3370 	ldrb.w	r3, [r0, #880]	; 0x370
 800182c:	2b01      	cmp	r3, #1
 800182e:	f000 80bf 	beq.w	80019b0 <HAL_PCD_EP_Close+0x1ac>
 8001832:	2301      	movs	r3, #1
 8001834:	f880 3370 	strb.w	r3, [r0, #880]	; 0x370
 8001838:	780a      	ldrb	r2, [r1, #0]

  if (ep->doublebuffer == 0U) 
 800183a:	7a8d      	ldrb	r5, [r1, #10]
 800183c:	784c      	ldrb	r4, [r1, #1]
 800183e:	6803      	ldr	r3, [r0, #0]
  {
    if (ep->is_in)
    {
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num)
 8001840:	b212      	sxth	r2, r2
  if (ep->doublebuffer == 0U) 
 8001842:	bbb5      	cbnz	r5, 80018b2 <HAL_PCD_EP_Close+0xae>
    if (ep->is_in)
 8001844:	b1fc      	cbz	r4, 8001886 <HAL_PCD_EP_Close+0x82>
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num)
 8001846:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 800184a:	0665      	lsls	r5, r4, #25
 800184c:	d509      	bpl.n	8001862 <HAL_PCD_EP_Close+0x5e>
 800184e:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
 8001852:	0524      	lsls	r4, r4, #20
 8001854:	0d24      	lsrs	r4, r4, #20
 8001856:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 800185a:	f044 04c0 	orr.w	r4, r4, #192	; 0xc0
 800185e:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS) 
 8001862:	7809      	ldrb	r1, [r1, #0]
 8001864:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8001868:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800186c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
    }
    else
    {
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS)
 8001870:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001874:	f042 0280 	orr.w	r2, r2, #128	; 0x80
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num)
      PCD_RX_DTOG(hpcd->Instance, ep->num);
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS)
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS)
 8001878:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
    }
  } 
  
  __HAL_UNLOCK(hpcd);   
 800187c:	2300      	movs	r3, #0
 800187e:	f880 3370 	strb.w	r3, [r0, #880]	; 0x370
  return HAL_OK;
 8001882:	4618      	mov	r0, r3
 8001884:	bd30      	pop	{r4, r5, pc}
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
 8001886:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 800188a:	0465      	lsls	r5, r4, #17
 800188c:	d509      	bpl.n	80018a2 <HAL_PCD_EP_Close+0x9e>
 800188e:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
 8001892:	0524      	lsls	r4, r4, #20
 8001894:	0d24      	lsrs	r4, r4, #20
 8001896:	f444 4440 	orr.w	r4, r4, #49152	; 0xc000
 800189a:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 800189e:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS)
 80018a2:	7809      	ldrb	r1, [r1, #0]
 80018a4:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 80018a8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80018ac:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80018b0:	e7de      	b.n	8001870 <HAL_PCD_EP_Close+0x6c>
    if (ep->is_in==0U)
 80018b2:	2c00      	cmp	r4, #0
 80018b4:	d13e      	bne.n	8001934 <HAL_PCD_EP_Close+0x130>
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
 80018b6:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 80018ba:	0465      	lsls	r5, r4, #17
 80018bc:	d509      	bpl.n	80018d2 <HAL_PCD_EP_Close+0xce>
 80018be:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
 80018c2:	0524      	lsls	r4, r4, #20
 80018c4:	0d24      	lsrs	r4, r4, #20
 80018c6:	f444 4440 	orr.w	r4, r4, #49152	; 0xc000
 80018ca:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 80018ce:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num)
 80018d2:	780c      	ldrb	r4, [r1, #0]
 80018d4:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80018d8:	0655      	lsls	r5, r2, #25
 80018da:	d509      	bpl.n	80018f0 <HAL_PCD_EP_Close+0xec>
 80018dc:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80018e0:	0512      	lsls	r2, r2, #20
 80018e2:	0d12      	lsrs	r2, r2, #20
 80018e4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80018e8:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 80018ec:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_TX_DTOG(hpcd->Instance, ep->num);
 80018f0:	780c      	ldrb	r4, [r1, #0]
 80018f2:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80018f6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80018fa:	0512      	lsls	r2, r2, #20
 80018fc:	0d12      	lsrs	r2, r2, #20
 80018fe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001902:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8001906:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS)
 800190a:	780d      	ldrb	r5, [r1, #0]
 800190c:	f833 2025 	ldrh.w	r2, [r3, r5, lsl #2]
 8001910:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001914:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001918:	f248 0480 	movw	r4, #32896	; 0x8080
 800191c:	4322      	orrs	r2, r4
 800191e:	f823 2025 	strh.w	r2, [r3, r5, lsl #2]
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS)
 8001922:	7809      	ldrb	r1, [r1, #0]
 8001924:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8001928:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800192c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS)
 8001930:	4322      	orrs	r2, r4
 8001932:	e7a1      	b.n	8001878 <HAL_PCD_EP_Close+0x74>
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
 8001934:	f833 4022 	ldrh.w	r4, [r3, r2, lsl #2]
 8001938:	0465      	lsls	r5, r4, #17
 800193a:	d509      	bpl.n	8001950 <HAL_PCD_EP_Close+0x14c>
 800193c:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
 8001940:	0524      	lsls	r4, r4, #20
 8001942:	0d24      	lsrs	r4, r4, #20
 8001944:	f444 4440 	orr.w	r4, r4, #49152	; 0xc000
 8001948:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 800194c:	f823 4022 	strh.w	r4, [r3, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num)
 8001950:	780c      	ldrb	r4, [r1, #0]
 8001952:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8001956:	0655      	lsls	r5, r2, #25
 8001958:	d509      	bpl.n	800196e <HAL_PCD_EP_Close+0x16a>
 800195a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800195e:	0512      	lsls	r2, r2, #20
 8001960:	0d12      	lsrs	r2, r2, #20
 8001962:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001966:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 800196a:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_RX_DTOG(hpcd->Instance, ep->num);
 800196e:	780c      	ldrb	r4, [r1, #0]
 8001970:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8001974:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001978:	0512      	lsls	r2, r2, #20
 800197a:	0d12      	lsrs	r2, r2, #20
 800197c:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8001980:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001984:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS)
 8001988:	780d      	ldrb	r5, [r1, #0]
 800198a:	f833 2025 	ldrh.w	r2, [r3, r5, lsl #2]
 800198e:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8001992:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001996:	f248 0480 	movw	r4, #32896	; 0x8080
 800199a:	4322      	orrs	r2, r4
 800199c:	f823 2025 	strh.w	r2, [r3, r5, lsl #2]
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS)
 80019a0:	7809      	ldrb	r1, [r1, #0]
 80019a2:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 80019a6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80019aa:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80019ae:	e7bf      	b.n	8001930 <HAL_PCD_EP_Close+0x12c>
  __HAL_LOCK(hpcd); 
 80019b0:	2002      	movs	r0, #2
}
 80019b2:	bd30      	pop	{r4, r5, pc}

080019b4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer   
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80019b4:	b570      	push	{r4, r5, r6, lr}
 80019b6:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 PCD_EPTypeDef *ep;
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 80019ba:	241c      	movs	r4, #28
 80019bc:	fb04 0501 	mla	r5, r4, r1, r0
  ep->xfer_len = len;
  ep->xfer_count = 0U;
 80019c0:	2600      	movs	r6, #0
  ep->xfer_buff = pBuf;  
 80019c2:	f8c5 21dc 	str.w	r2, [r5, #476]	; 0x1dc
  ep->is_in = 0U;
  ep->num = ep_addr & 0x7FU;

  /* Multi packet transfer*/
  if (ep->xfer_len > ep->maxpacket)
 80019c6:	f8d5 21d8 	ldr.w	r2, [r5, #472]	; 0x1d8
  ep->xfer_len = len;
 80019ca:	f8c5 31e0 	str.w	r3, [r5, #480]	; 0x1e0
  if (ep->xfer_len > ep->maxpacket)
 80019ce:	4293      	cmp	r3, r2
  {
    len=ep->maxpacket;
    ep->xfer_len-=len; 
 80019d0:	bf86      	itte	hi
 80019d2:	1a9b      	subhi	r3, r3, r2
 80019d4:	f8c5 31e0 	strhi.w	r3, [r5, #480]	; 0x1e0
  }
  else
  {
    len=ep->xfer_len;
    ep->xfer_len =0U;
 80019d8:	461a      	movls	r2, r3
  }
  
  /* configure and validate Rx endpoint */
  if (ep->doublebuffer == 0U) 
 80019da:	fb04 0301 	mla	r3, r4, r1, r0
  ep->xfer_count = 0U;
 80019de:	f8c5 61e4 	str.w	r6, [r5, #484]	; 0x1e4
  ep->is_in = 0U;
 80019e2:	f885 61cd 	strb.w	r6, [r5, #461]	; 0x1cd
  ep->num = ep_addr & 0x7FU;
 80019e6:	f885 11cc 	strb.w	r1, [r5, #460]	; 0x1cc
    ep->xfer_len =0U;
 80019ea:	bf98      	it	ls
 80019ec:	f8c5 61e0 	strls.w	r6, [r5, #480]	; 0x1e0
  if (ep->doublebuffer == 0U) 
 80019f0:	f893 51d6 	ldrb.w	r5, [r3, #470]	; 0x1d6
 80019f4:	6804      	ldr	r4, [r0, #0]
 80019f6:	bb7d      	cbnz	r5, 8001a58 <HAL_PCD_EP_Receive+0xa4>
    PCD_SET_EP_RX_CNT(hpcd->Instance, ep->num, len)
  }
  else
  {
    /*Set the Double buffer counter*/
    PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len)
 80019f8:	f8b4 5050 	ldrh.w	r5, [r4, #80]	; 0x50
 80019fc:	f893 31cc 	ldrb.w	r3, [r3, #460]	; 0x1cc
 8001a00:	b2ad      	uxth	r5, r5
 8001a02:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8001a06:	2a3e      	cmp	r2, #62	; 0x3e
 8001a08:	f103 0306 	add.w	r3, r3, #6
 8001a0c:	f504 6680 	add.w	r6, r4, #1024	; 0x400
 8001a10:	d934      	bls.n	8001a7c <HAL_PCD_EP_Receive+0xc8>
 8001a12:	f3c2 154f 	ubfx	r5, r2, #5, #16
 8001a16:	06d2      	lsls	r2, r2, #27
 8001a18:	bf08      	it	eq
 8001a1a:	f105 35ff 	addeq.w	r5, r5, #4294967295
 8001a1e:	4a1b      	ldr	r2, [pc, #108]	; (8001a8c <HAL_PCD_EP_Receive+0xd8>)
 8001a20:	bf08      	it	eq
 8001a22:	b2ad      	uxtheq	r5, r5
 8001a24:	ea42 2585 	orr.w	r5, r2, r5, lsl #10
 8001a28:	f826 5013 	strh.w	r5, [r6, r3, lsl #1]
  } 
  
  PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID)
 8001a2c:	231c      	movs	r3, #28
 8001a2e:	fb03 0001 	mla	r0, r3, r1, r0
 8001a32:	f890 21cc 	ldrb.w	r2, [r0, #460]	; 0x1cc
 8001a36:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 8001a3a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001a3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001a42:	b29b      	uxth	r3, r3
 8001a44:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8001a48:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a50:	f824 3022 	strh.w	r3, [r4, r2, lsl #2]

  return HAL_OK;
}
 8001a54:	2000      	movs	r0, #0
 8001a56:	bd70      	pop	{r4, r5, r6, pc}
    PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len)
 8001a58:	f893 51cd 	ldrb.w	r5, [r3, #461]	; 0x1cd
 8001a5c:	2d00      	cmp	r5, #0
 8001a5e:	d0cb      	beq.n	80019f8 <HAL_PCD_EP_Receive+0x44>
 8001a60:	2d01      	cmp	r5, #1
 8001a62:	d1e3      	bne.n	8001a2c <HAL_PCD_EP_Receive+0x78>
 8001a64:	f8b4 5050 	ldrh.w	r5, [r4, #80]	; 0x50
 8001a68:	f893 31cc 	ldrb.w	r3, [r3, #460]	; 0x1cc
 8001a6c:	b2ad      	uxth	r5, r5
 8001a6e:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8001a72:	eb04 0343 	add.w	r3, r4, r3, lsl #1
 8001a76:	f8a3 240c 	strh.w	r2, [r3, #1036]	; 0x40c
 8001a7a:	e7d7      	b.n	8001a2c <HAL_PCD_EP_Receive+0x78>
 8001a7c:	f3c2 054f 	ubfx	r5, r2, #1, #16
 8001a80:	07d2      	lsls	r2, r2, #31
 8001a82:	bf44      	itt	mi
 8001a84:	3501      	addmi	r5, #1
 8001a86:	b2ad      	uxthmi	r5, r5
 8001a88:	02ad      	lsls	r5, r5, #10
 8001a8a:	e7cd      	b.n	8001a28 <HAL_PCD_EP_Receive+0x74>
 8001a8c:	ffff8000 	.word	0xffff8000

08001a90 <HAL_PCD_EP_GetRxCount>:
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint16_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  return hpcd->OUT_ep[ep_addr & 0x7F].xfer_count;
 8001a90:	231c      	movs	r3, #28
 8001a92:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8001a96:	fb03 0101 	mla	r1, r3, r1, r0
}
 8001a9a:	f8b1 01e4 	ldrh.w	r0, [r1, #484]	; 0x1e4
 8001a9e:	4770      	bx	lr

08001aa0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer   
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001aa2:	f001 077f 	and.w	r7, r1, #127	; 0x7f
  uint16_t pmabuffer = 0U;
    
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 8001aa6:	241c      	movs	r4, #28
 8001aa8:	fb04 0107 	mla	r1, r4, r7, r0
{
 8001aac:	4605      	mov	r5, r0
  ep->xfer_count = 0U;
  ep->is_in = 1U;
  ep->num = ep_addr & 0x7FU;

  /*Multi packet transfer*/
  if (ep->xfer_len > ep->maxpacket)
 8001aae:	6b4e      	ldr	r6, [r1, #52]	; 0x34
  ep->xfer_len = len;
 8001ab0:	63cb      	str	r3, [r1, #60]	; 0x3c
  if (ep->xfer_len > ep->maxpacket)
 8001ab2:	42b3      	cmp	r3, r6
  {
    len=ep->maxpacket;
    ep->xfer_len-=len; 
 8001ab4:	bf88      	it	hi
 8001ab6:	1b9b      	subhi	r3, r3, r6
  ep->xfer_buff = pBuf;  
 8001ab8:	638a      	str	r2, [r1, #56]	; 0x38
  ep->is_in = 1U;
 8001aba:	f04f 0001 	mov.w	r0, #1
  ep->xfer_count = 0U;
 8001abe:	f04f 0200 	mov.w	r2, #0
    len=ep->xfer_len;
    ep->xfer_len =0U;
  }
  
  /* configure and validate Tx endpoint */
  if (ep->doublebuffer == 0U) 
 8001ac2:	fb04 5407 	mla	r4, r4, r7, r5
  ep->xfer_count = 0U;
 8001ac6:	640a      	str	r2, [r1, #64]	; 0x40
  ep->is_in = 1U;
 8001ac8:	f881 0029 	strb.w	r0, [r1, #41]	; 0x29
  ep->num = ep_addr & 0x7FU;
 8001acc:	f881 7028 	strb.w	r7, [r1, #40]	; 0x28
    ep->xfer_len-=len; 
 8001ad0:	bf8e      	itee	hi
 8001ad2:	63cb      	strhi	r3, [r1, #60]	; 0x3c
    ep->xfer_len =0U;
 8001ad4:	63ca      	strls	r2, [r1, #60]	; 0x3c
 8001ad6:	461e      	movls	r6, r3
  if (ep->doublebuffer == 0U) 
 8001ad8:	f894 3032 	ldrb.w	r3, [r4, #50]	; 0x32
 8001adc:	b2b6      	uxth	r6, r6
 8001ade:	bb43      	cbnz	r3, 8001b32 <HAL_PCD_EP_Transmit+0x92>
  {
    PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, len);
 8001ae0:	4633      	mov	r3, r6
 8001ae2:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
 8001ae4:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8001ae6:	6828      	ldr	r0, [r5, #0]
 8001ae8:	f000 fb62 	bl	80021b0 <PCD_WritePMA>
    PCD_SET_EP_TX_CNT(hpcd->Instance, ep->num, len);
 8001aec:	682a      	ldr	r2, [r5, #0]
 8001aee:	f894 1028 	ldrb.w	r1, [r4, #40]	; 0x28
 8001af2:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 8001af6:	b29b      	uxth	r3, r3
 8001af8:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8001afc:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8001b00:	f8a3 6404 	strh.w	r6, [r3, #1028]	; 0x404
    }
    PCD_WritePMA(hpcd->Instance, ep->xfer_buff, pmabuffer, len);
    PCD_FreeUserBuffer(hpcd->Instance, ep->num, ep->is_in)
  }

  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID)
 8001b04:	231c      	movs	r3, #28
 8001b06:	fb03 5707 	mla	r7, r3, r7, r5
 8001b0a:	682a      	ldr	r2, [r5, #0]
 8001b0c:	f897 1028 	ldrb.w	r1, [r7, #40]	; 0x28
 8001b10:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8001b14:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001b18:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001b1c:	b29b      	uxth	r3, r3
 8001b1e:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 8001b22:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001b26:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b2a:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]

  return HAL_OK;
}
 8001b2e:	2000      	movs	r0, #0
 8001b30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num)& USB_EP_DTOG_TX) == USB_EP_DTOG_TX)
 8001b32:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8001b36:	6828      	ldr	r0, [r5, #0]
 8001b38:	f830 3023 	ldrh.w	r3, [r0, r3, lsl #2]
 8001b3c:	065b      	lsls	r3, r3, #25
      pmabuffer = ep->pmaaddr1;
 8001b3e:	bf4c      	ite	mi
 8001b40:	8e22      	ldrhmi	r2, [r4, #48]	; 0x30
      pmabuffer = ep->pmaaddr0;
 8001b42:	8de2      	ldrhpl	r2, [r4, #46]	; 0x2e
    PCD_WritePMA(hpcd->Instance, ep->xfer_buff, pmabuffer, len);
 8001b44:	241c      	movs	r4, #28
 8001b46:	fb04 5407 	mla	r4, r4, r7, r5
 8001b4a:	4633      	mov	r3, r6
 8001b4c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8001b4e:	f000 fb2f 	bl	80021b0 <PCD_WritePMA>
    PCD_FreeUserBuffer(hpcd->Instance, ep->num, ep->is_in)
 8001b52:	f894 3029 	ldrb.w	r3, [r4, #41]	; 0x29
 8001b56:	682a      	ldr	r2, [r5, #0]
 8001b58:	b973      	cbnz	r3, 8001b78 <HAL_PCD_EP_Transmit+0xd8>
 8001b5a:	f894 1028 	ldrb.w	r1, [r4, #40]	; 0x28
 8001b5e:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8001b62:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001b66:	051b      	lsls	r3, r3, #20
 8001b68:	0d1b      	lsrs	r3, r3, #20
 8001b6a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001b6e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001b72:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 8001b76:	e7c5      	b.n	8001b04 <HAL_PCD_EP_Transmit+0x64>
 8001b78:	2b01      	cmp	r3, #1
 8001b7a:	d1c3      	bne.n	8001b04 <HAL_PCD_EP_Transmit+0x64>
 8001b7c:	f894 1028 	ldrb.w	r1, [r4, #40]	; 0x28
 8001b80:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8001b84:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001b88:	051b      	lsls	r3, r3, #20
 8001b8a:	0d1b      	lsrs	r3, r3, #20
 8001b8c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001b90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b94:	e7ed      	b.n	8001b72 <HAL_PCD_EP_Transmit+0xd2>
	...

08001b98 <HAL_PCD_IRQHandler>:
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_CTR))
 8001b98:	6803      	ldr	r3, [r0, #0]
 8001b9a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001b9e:	041b      	lsls	r3, r3, #16
{
 8001ba0:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8001ba4:	4604      	mov	r4, r0
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_CTR))
 8001ba6:	d472      	bmi.n	8001c8e <HAL_PCD_IRQHandler+0xf6>
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_RESET))
 8001ba8:	6823      	ldr	r3, [r4, #0]
 8001baa:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8001bae:	0557      	lsls	r7, r2, #21
 8001bb0:	d50a      	bpl.n	8001bc8 <HAL_PCD_IRQHandler+0x30>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001bb2:	f64f 32ff 	movw	r2, #64511	; 0xfbff
    HAL_PCD_ResetCallback(hpcd);
 8001bb6:	4620      	mov	r0, r4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001bb8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    HAL_PCD_ResetCallback(hpcd);
 8001bbc:	f002 fda5 	bl	800470a <HAL_PCD_ResetCallback>
    HAL_PCD_SetAddress(hpcd, 0U);
 8001bc0:	2100      	movs	r1, #0
 8001bc2:	4620      	mov	r0, r4
 8001bc4:	f7ff fc8a 	bl	80014dc <HAL_PCD_SetAddress>
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_PMAOVR))
 8001bc8:	6823      	ldr	r3, [r4, #0]
 8001bca:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8001bce:	0452      	lsls	r2, r2, #17
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);    
 8001bd0:	bf44      	itt	mi
 8001bd2:	f64b 72ff 	movwmi	r2, #49151	; 0xbfff
 8001bd6:	f8a3 2044 	strhmi.w	r2, [r3, #68]	; 0x44
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ERR))
 8001bda:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8001bde:	0497      	lsls	r7, r2, #18
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR); 
 8001be0:	bf44      	itt	mi
 8001be2:	f64d 72ff 	movwmi	r2, #57343	; 0xdfff
 8001be6:	f8a3 2044 	strhmi.w	r2, [r3, #68]	; 0x44
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP))
 8001bea:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8001bee:	04d6      	lsls	r6, r2, #19
 8001bf0:	d517      	bpl.n	8001c22 <HAL_PCD_IRQHandler+0x8a>
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8001bf2:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 8001bf6:	f022 0204 	bic.w	r2, r2, #4
 8001bfa:	0412      	lsls	r2, r2, #16
 8001bfc:	0c12      	lsrs	r2, r2, #16
 8001bfe:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001c02:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 8001c06:	f022 0208 	bic.w	r2, r2, #8
 8001c0a:	0412      	lsls	r2, r2, #16
 8001c0c:	0c12      	lsrs	r2, r2, #16
 8001c0e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    HAL_PCD_ResumeCallback(hpcd);
 8001c12:	4620      	mov	r0, r4
 8001c14:	f002 fd96 	bl	8004744 <HAL_PCD_ResumeCallback>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);     
 8001c18:	6823      	ldr	r3, [r4, #0]
 8001c1a:	f64e 72ff 	movw	r2, #61439	; 0xefff
 8001c1e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SUSP))
 8001c22:	6823      	ldr	r3, [r4, #0]
 8001c24:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8001c28:	0515      	lsls	r5, r2, #20
 8001c2a:	d518      	bpl.n	8001c5e <HAL_PCD_IRQHandler+0xc6>
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8001c2c:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 8001c30:	b292      	uxth	r2, r2
 8001c32:	f042 0208 	orr.w	r2, r2, #8
 8001c36:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001c3a:	f24f 72ff 	movw	r2, #63487	; 0xf7ff
 8001c3e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    hpcd->Instance->CNTR |= USB_CNTR_LPMODE;
 8001c42:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 8001c46:	b292      	uxth	r2, r2
 8001c48:	f042 0204 	orr.w	r2, r2, #4
 8001c4c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP) == 0U)
 8001c50:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001c54:	04d8      	lsls	r0, r3, #19
 8001c56:	d402      	bmi.n	8001c5e <HAL_PCD_IRQHandler+0xc6>
      HAL_PCD_SuspendCallback(hpcd);
 8001c58:	4620      	mov	r0, r4
 8001c5a:	f002 fd63 	bl	8004724 <HAL_PCD_SuspendCallback>
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SOF))
 8001c5e:	6823      	ldr	r3, [r4, #0]
 8001c60:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8001c64:	0591      	lsls	r1, r2, #22
 8001c66:	d506      	bpl.n	8001c76 <HAL_PCD_IRQHandler+0xde>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF); 
 8001c68:	f64f 52ff 	movw	r2, #65023	; 0xfdff
 8001c6c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    HAL_PCD_SOFCallback(hpcd);
 8001c70:	4620      	mov	r0, r4
 8001c72:	f002 fd46 	bl	8004702 <HAL_PCD_SOFCallback>
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ESOF))
 8001c76:	6823      	ldr	r3, [r4, #0]
 8001c78:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8001c7c:	05d2      	lsls	r2, r2, #23
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF); 
 8001c7e:	bf44      	itt	mi
 8001c80:	f64f 62ff 	movwmi	r2, #65279	; 0xfeff
 8001c84:	f8a3 2044 	strhmi.w	r2, [r3, #68]	; 0x44
}
 8001c88:	b002      	add	sp, #8
 8001c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  __IO uint16_t wEPVal = 0U;
 8001c8e:	2300      	movs	r3, #0
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, EPindex);
 8001c90:	4fc3      	ldr	r7, [pc, #780]	; (8001fa0 <HAL_PCD_IRQHandler+0x408>)
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID)
 8001c92:	f8df 8310 	ldr.w	r8, [pc, #784]	; 8001fa4 <HAL_PCD_IRQHandler+0x40c>
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket)
 8001c96:	f8df 9310 	ldr.w	r9, [pc, #784]	; 8001fa8 <HAL_PCD_IRQHandler+0x410>
  __IO uint16_t wEPVal = 0U;
 8001c9a:	f8ad 3006 	strh.w	r3, [sp, #6]
  while (((wIstr = hpcd->Instance->ISTR) & USB_ISTR_CTR) != 0U)
 8001c9e:	6820      	ldr	r0, [r4, #0]
 8001ca0:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 8001ca4:	b29b      	uxth	r3, r3
 8001ca6:	0419      	lsls	r1, r3, #16
 8001ca8:	f8ad 3004 	strh.w	r3, [sp, #4]
 8001cac:	f57f af7c 	bpl.w	8001ba8 <HAL_PCD_IRQHandler+0x10>
    EPindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8001cb0:	f8bd 6004 	ldrh.w	r6, [sp, #4]
    if (EPindex == 0U)
 8001cb4:	f016 060f 	ands.w	r6, r6, #15
 8001cb8:	f040 80a9 	bne.w	8001e0e <HAL_PCD_IRQHandler+0x276>
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8001cbc:	f8bd 1004 	ldrh.w	r1, [sp, #4]
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001cc0:	8803      	ldrh	r3, [r0, #0]
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8001cc2:	f011 0110 	ands.w	r1, r1, #16
 8001cc6:	d126      	bne.n	8001d16 <HAL_PCD_IRQHandler+0x17e>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001cc8:	403b      	ands	r3, r7
 8001cca:	8003      	strh	r3, [r0, #0]
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001ccc:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8001cd0:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 8001cd4:	b29b      	uxth	r3, r3
 8001cd6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001cda:	eb00 0043 	add.w	r0, r0, r3, lsl #1
        ep->xfer_buff += ep->xfer_count;
 8001cde:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001ce0:	f8b0 3404 	ldrh.w	r3, [r0, #1028]	; 0x404
 8001ce4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001ce8:	6423      	str	r3, [r4, #64]	; 0x40
        ep->xfer_buff += ep->xfer_count;
 8001cea:	4413      	add	r3, r2
 8001cec:	63a3      	str	r3, [r4, #56]	; 0x38
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8001cee:	4620      	mov	r0, r4
 8001cf0:	f002 fcff 	bl	80046f2 <HAL_PCD_DataInStageCallback>
        if((hpcd->USB_Address > 0U)&& ( ep->xfer_len == 0U))
 8001cf4:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d0d0      	beq.n	8001c9e <HAL_PCD_IRQHandler+0x106>
 8001cfc:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001cfe:	2a00      	cmp	r2, #0
 8001d00:	d1cd      	bne.n	8001c9e <HAL_PCD_IRQHandler+0x106>
          hpcd->Instance->DADDR = (hpcd->USB_Address | USB_DADDR_EF);
 8001d02:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8001d06:	6821      	ldr	r1, [r4, #0]
 8001d08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d0c:	f8a1 304c 	strh.w	r3, [r1, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8001d10:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
 8001d14:	e7c3      	b.n	8001c9e <HAL_PCD_IRQHandler+0x106>
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001d16:	b29b      	uxth	r3, r3
 8001d18:	f8ad 3006 	strh.w	r3, [sp, #6]
        if ((wEPVal & USB_EP_SETUP) != 0U)
 8001d1c:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8001d20:	051e      	lsls	r6, r3, #20
 8001d22:	d51f      	bpl.n	8001d64 <HAL_PCD_IRQHandler+0x1cc>
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001d24:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8001d28:	f894 21cc 	ldrb.w	r2, [r4, #460]	; 0x1cc
 8001d2c:	b29b      	uxth	r3, r3
 8001d2e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001d32:	eb00 0343 	add.w	r3, r0, r3, lsl #1
          PCD_ReadPMA(hpcd->Instance, (uint8_t*)(void*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);
 8001d36:	f8b4 21d0 	ldrh.w	r2, [r4, #464]	; 0x1d0
 8001d3a:	f8b3 340c 	ldrh.w	r3, [r3, #1036]	; 0x40c
 8001d3e:	f3c3 0309 	ubfx	r3, r3, #0, #10
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001d42:	f8c4 31e4 	str.w	r3, [r4, #484]	; 0x1e4
          PCD_ReadPMA(hpcd->Instance, (uint8_t*)(void*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);
 8001d46:	f504 715d 	add.w	r1, r4, #884	; 0x374
 8001d4a:	f000 fa44 	bl	80021d6 <PCD_ReadPMA>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0); 
 8001d4e:	6822      	ldr	r2, [r4, #0]
 8001d50:	8813      	ldrh	r3, [r2, #0]
 8001d52:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001d56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001d5a:	8013      	strh	r3, [r2, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 8001d5c:	4620      	mov	r0, r4
 8001d5e:	f002 fcb9 	bl	80046d4 <HAL_PCD_SetupStageCallback>
 8001d62:	e79c      	b.n	8001c9e <HAL_PCD_IRQHandler+0x106>
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001d64:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8001d68:	041d      	lsls	r5, r3, #16
 8001d6a:	d598      	bpl.n	8001c9e <HAL_PCD_IRQHandler+0x106>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001d6c:	8803      	ldrh	r3, [r0, #0]
 8001d6e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001d72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001d76:	8003      	strh	r3, [r0, #0]
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001d78:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8001d7c:	f894 21cc 	ldrb.w	r2, [r4, #460]	; 0x1cc
 8001d80:	b29b      	uxth	r3, r3
 8001d82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001d86:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8001d8a:	f8b3 340c 	ldrh.w	r3, [r3, #1036]	; 0x40c
 8001d8e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001d92:	f8c4 31e4 	str.w	r3, [r4, #484]	; 0x1e4
          if (ep->xfer_count != 0U)
 8001d96:	b163      	cbz	r3, 8001db2 <HAL_PCD_IRQHandler+0x21a>
            PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 8001d98:	f8b4 21d0 	ldrh.w	r2, [r4, #464]	; 0x1d0
 8001d9c:	f8d4 11dc 	ldr.w	r1, [r4, #476]	; 0x1dc
 8001da0:	f000 fa19 	bl	80021d6 <PCD_ReadPMA>
            ep->xfer_buff+=ep->xfer_count;
 8001da4:	f8d4 31dc 	ldr.w	r3, [r4, #476]	; 0x1dc
 8001da8:	f8d4 21e4 	ldr.w	r2, [r4, #484]	; 0x1e4
 8001dac:	4413      	add	r3, r2
 8001dae:	f8c4 31dc 	str.w	r3, [r4, #476]	; 0x1dc
           HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8001db2:	2100      	movs	r1, #0
 8001db4:	4620      	mov	r0, r4
 8001db6:	f002 fc93 	bl	80046e0 <HAL_PCD_DataOutStageCallback>
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket)
 8001dba:	6822      	ldr	r2, [r4, #0]
 8001dbc:	f8d4 01d8 	ldr.w	r0, [r4, #472]	; 0x1d8
 8001dc0:	f8b2 1050 	ldrh.w	r1, [r2, #80]	; 0x50
 8001dc4:	283e      	cmp	r0, #62	; 0x3e
 8001dc6:	b289      	uxth	r1, r1
 8001dc8:	f101 0106 	add.w	r1, r1, #6
 8001dcc:	f502 6580 	add.w	r5, r2, #1024	; 0x400
 8001dd0:	d915      	bls.n	8001dfe <HAL_PCD_IRQHandler+0x266>
 8001dd2:	f3c0 134f 	ubfx	r3, r0, #5, #16
 8001dd6:	06c0      	lsls	r0, r0, #27
 8001dd8:	bf04      	itt	eq
 8001dda:	f103 33ff 	addeq.w	r3, r3, #4294967295
 8001dde:	b29b      	uxtheq	r3, r3
 8001de0:	ea49 2383 	orr.w	r3, r9, r3, lsl #10
 8001de4:	f825 3011 	strh.w	r3, [r5, r1, lsl #1]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID)
 8001de8:	8813      	ldrh	r3, [r2, #0]
 8001dea:	ea08 0303 	and.w	r3, r8, r3
 8001dee:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8001df2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001df6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001dfa:	8013      	strh	r3, [r2, #0]
 8001dfc:	e74f      	b.n	8001c9e <HAL_PCD_IRQHandler+0x106>
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket)
 8001dfe:	f3c0 034f 	ubfx	r3, r0, #1, #16
 8001e02:	07c6      	lsls	r6, r0, #31
 8001e04:	bf44      	itt	mi
 8001e06:	3301      	addmi	r3, #1
 8001e08:	b29b      	uxthmi	r3, r3
 8001e0a:	029b      	lsls	r3, r3, #10
 8001e0c:	e7ea      	b.n	8001de4 <HAL_PCD_IRQHandler+0x24c>
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, EPindex);
 8001e0e:	fa0f fa86 	sxth.w	sl, r6
 8001e12:	f830 302a 	ldrh.w	r3, [r0, sl, lsl #2]
 8001e16:	f8ad 3006 	strh.w	r3, [sp, #6]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001e1a:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8001e1e:	0415      	lsls	r5, r2, #16
 8001e20:	d53e      	bpl.n	8001ea0 <HAL_PCD_IRQHandler+0x308>
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, EPindex);
 8001e22:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001e26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
        if (ep->doublebuffer == 0U)
 8001e2a:	211c      	movs	r1, #28
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, EPindex);
 8001e2c:	f820 302a 	strh.w	r3, [r0, sl, lsl #2]
        if (ep->doublebuffer == 0U)
 8001e30:	fb01 4106 	mla	r1, r1, r6, r4
 8001e34:	f891 31d6 	ldrb.w	r3, [r1, #470]	; 0x1d6
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d172      	bne.n	8001f22 <HAL_PCD_IRQHandler+0x38a>
          count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001e3c:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8001e40:	f891 21cc 	ldrb.w	r2, [r1, #460]	; 0x1cc
 8001e44:	b29b      	uxth	r3, r3
 8001e46:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001e4a:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8001e4e:	f8b3 540c 	ldrh.w	r5, [r3, #1036]	; 0x40c
 8001e52:	f3c5 0509 	ubfx	r5, r5, #0, #10
          if (count != 0U)
 8001e56:	b135      	cbz	r5, 8001e66 <HAL_PCD_IRQHandler+0x2ce>
            PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8001e58:	f8b1 21d0 	ldrh.w	r2, [r1, #464]	; 0x1d0
 8001e5c:	f8d1 11dc 	ldr.w	r1, [r1, #476]	; 0x1dc
 8001e60:	462b      	mov	r3, r5
 8001e62:	f000 f9b8 	bl	80021d6 <PCD_ReadPMA>
        ep->xfer_count+=count;
 8001e66:	211c      	movs	r1, #28
 8001e68:	fb01 4106 	mla	r1, r1, r6, r4
 8001e6c:	f8d1 31e4 	ldr.w	r3, [r1, #484]	; 0x1e4
        ep->xfer_buff+=count;
 8001e70:	f8d1 21dc 	ldr.w	r2, [r1, #476]	; 0x1dc
        ep->xfer_count+=count;
 8001e74:	442b      	add	r3, r5
 8001e76:	f8c1 31e4 	str.w	r3, [r1, #484]	; 0x1e4
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8001e7a:	f8d1 31e0 	ldr.w	r3, [r1, #480]	; 0x1e0
        ep->xfer_buff+=count;
 8001e7e:	442a      	add	r2, r5
 8001e80:	f8c1 21dc 	str.w	r2, [r1, #476]	; 0x1dc
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8001e84:	b123      	cbz	r3, 8001e90 <HAL_PCD_IRQHandler+0x2f8>
 8001e86:	f8d1 01d8 	ldr.w	r0, [r1, #472]	; 0x1d8
 8001e8a:	4285      	cmp	r5, r0
 8001e8c:	f080 8082 	bcs.w	8001f94 <HAL_PCD_IRQHandler+0x3fc>
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8001e90:	231c      	movs	r3, #28
 8001e92:	fb03 4306 	mla	r3, r3, r6, r4
 8001e96:	4620      	mov	r0, r4
 8001e98:	f893 11cc 	ldrb.w	r1, [r3, #460]	; 0x1cc
 8001e9c:	f002 fc20 	bl	80046e0 <HAL_PCD_DataOutStageCallback>
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8001ea0:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8001ea4:	0618      	lsls	r0, r3, #24
 8001ea6:	f57f aefa 	bpl.w	8001c9e <HAL_PCD_IRQHandler+0x106>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, EPindex);
 8001eaa:	6820      	ldr	r0, [r4, #0]
 8001eac:	f830 302a 	ldrh.w	r3, [r0, sl, lsl #2]
        if (ep->doublebuffer == 0U)
 8001eb0:	211c      	movs	r1, #28
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, EPindex);
 8001eb2:	403b      	ands	r3, r7
 8001eb4:	f820 302a 	strh.w	r3, [r0, sl, lsl #2]
        if (ep->doublebuffer == 0U)
 8001eb8:	fb01 4106 	mla	r1, r1, r6, r4
 8001ebc:	f891 3032 	ldrb.w	r3, [r1, #50]	; 0x32
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d173      	bne.n	8001fac <HAL_PCD_IRQHandler+0x414>
          ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001ec4:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8001ec8:	f891 2028 	ldrb.w	r2, [r1, #40]	; 0x28
 8001ecc:	b29b      	uxth	r3, r3
 8001ece:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001ed2:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8001ed6:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	; 0x404
 8001eda:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001ede:	640b      	str	r3, [r1, #64]	; 0x40
          if (ep->xfer_count != 0U)
 8001ee0:	b11b      	cbz	r3, 8001eea <HAL_PCD_IRQHandler+0x352>
            PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 8001ee2:	8d8a      	ldrh	r2, [r1, #44]	; 0x2c
 8001ee4:	6b89      	ldr	r1, [r1, #56]	; 0x38
 8001ee6:	f000 f963 	bl	80021b0 <PCD_WritePMA>
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001eea:	6822      	ldr	r2, [r4, #0]
 8001eec:	211c      	movs	r1, #28
 8001eee:	fb01 4606 	mla	r6, r1, r6, r4
 8001ef2:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 8001ef6:	f896 1028 	ldrb.w	r1, [r6, #40]	; 0x28
 8001efa:	b29b      	uxth	r3, r3
 8001efc:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8001f00:	eb02 0343 	add.w	r3, r2, r3, lsl #1
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001f04:	4620      	mov	r0, r4
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001f06:	f8b3 2404 	ldrh.w	r2, [r3, #1028]	; 0x404
        ep->xfer_buff+=ep->xfer_count;
 8001f0a:	6bb3      	ldr	r3, [r6, #56]	; 0x38
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001f0c:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001f10:	6432      	str	r2, [r6, #64]	; 0x40
        ep->xfer_buff+=ep->xfer_count;
 8001f12:	441a      	add	r2, r3
        if (ep->xfer_len == 0U)
 8001f14:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
        ep->xfer_buff+=ep->xfer_count;
 8001f16:	63b2      	str	r2, [r6, #56]	; 0x38
        if (ep->xfer_len == 0U)
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d17d      	bne.n	8002018 <HAL_PCD_IRQHandler+0x480>
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001f1c:	f002 fbe9 	bl	80046f2 <HAL_PCD_DataInStageCallback>
 8001f20:	e6bd      	b.n	8001c9e <HAL_PCD_IRQHandler+0x106>
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num)& USB_EP_DTOG_RX) == USB_EP_DTOG_RX)
 8001f22:	f891 51cc 	ldrb.w	r5, [r1, #460]	; 0x1cc
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001f26:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num)& USB_EP_DTOG_RX) == USB_EP_DTOG_RX)
 8001f2a:	f830 3025 	ldrh.w	r3, [r0, r5, lsl #2]
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001f2e:	b292      	uxth	r2, r2
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num)& USB_EP_DTOG_RX) == USB_EP_DTOG_RX)
 8001f30:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8001f34:	f04f 0308 	mov.w	r3, #8
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001f38:	fb13 2305 	smlabb	r3, r3, r5, r2
 8001f3c:	eb00 0343 	add.w	r3, r0, r3, lsl #1
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num)& USB_EP_DTOG_RX) == USB_EP_DTOG_RX)
 8001f40:	d01e      	beq.n	8001f80 <HAL_PCD_IRQHandler+0x3e8>
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001f42:	f8b3 5404 	ldrh.w	r5, [r3, #1028]	; 0x404
 8001f46:	f3c5 0509 	ubfx	r5, r5, #0, #10
            if (count != 0U)
 8001f4a:	b135      	cbz	r5, 8001f5a <HAL_PCD_IRQHandler+0x3c2>
              PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8001f4c:	f8b1 21d2 	ldrh.w	r2, [r1, #466]	; 0x1d2
 8001f50:	462b      	mov	r3, r5
              PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8001f52:	f8d1 11dc 	ldr.w	r1, [r1, #476]	; 0x1dc
 8001f56:	f000 f93e 	bl	80021d6 <PCD_ReadPMA>
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT)  
 8001f5a:	231c      	movs	r3, #28
 8001f5c:	fb03 4306 	mla	r3, r3, r6, r4
 8001f60:	6822      	ldr	r2, [r4, #0]
 8001f62:	f893 11cc 	ldrb.w	r1, [r3, #460]	; 0x1cc
 8001f66:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8001f6a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001f6e:	051b      	lsls	r3, r3, #20
 8001f70:	0d1b      	lsrs	r3, r3, #20
 8001f72:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001f76:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001f7a:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 8001f7e:	e772      	b.n	8001e66 <HAL_PCD_IRQHandler+0x2ce>
            count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001f80:	f8b3 540c 	ldrh.w	r5, [r3, #1036]	; 0x40c
 8001f84:	f3c5 0509 	ubfx	r5, r5, #0, #10
            if (count != 0U)
 8001f88:	2d00      	cmp	r5, #0
 8001f8a:	d0e6      	beq.n	8001f5a <HAL_PCD_IRQHandler+0x3c2>
              PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8001f8c:	462b      	mov	r3, r5
 8001f8e:	f8b1 21d4 	ldrh.w	r2, [r1, #468]	; 0x1d4
 8001f92:	e7de      	b.n	8001f52 <HAL_PCD_IRQHandler+0x3ba>
          HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8001f94:	f891 11cc 	ldrb.w	r1, [r1, #460]	; 0x1cc
 8001f98:	4620      	mov	r0, r4
 8001f9a:	f7ff fd0b 	bl	80019b4 <HAL_PCD_EP_Receive>
 8001f9e:	e77f      	b.n	8001ea0 <HAL_PCD_IRQHandler+0x308>
 8001fa0:	ffff8f0f 	.word	0xffff8f0f
 8001fa4:	ffffbf8f 	.word	0xffffbf8f
 8001fa8:	ffff8000 	.word	0xffff8000
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num)& USB_EP_DTOG_TX) == USB_EP_DTOG_TX)
 8001fac:	f891 5028 	ldrb.w	r5, [r1, #40]	; 0x28
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001fb0:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num)& USB_EP_DTOG_TX) == USB_EP_DTOG_TX)
 8001fb4:	f830 3025 	ldrh.w	r3, [r0, r5, lsl #2]
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001fb8:	b292      	uxth	r2, r2
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num)& USB_EP_DTOG_TX) == USB_EP_DTOG_TX)
 8001fba:	f013 0f40 	tst.w	r3, #64	; 0x40
 8001fbe:	f04f 0308 	mov.w	r3, #8
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001fc2:	fb13 2305 	smlabb	r3, r3, r5, r2
 8001fc6:	eb00 0343 	add.w	r3, r0, r3, lsl #1
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num)& USB_EP_DTOG_TX) == USB_EP_DTOG_TX)
 8001fca:	d01c      	beq.n	8002006 <HAL_PCD_IRQHandler+0x46e>
 8001fcc:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	; 0x404
 8001fd0:	f3c3 0309 	ubfx	r3, r3, #0, #10
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001fd4:	640b      	str	r3, [r1, #64]	; 0x40
            if (ep->xfer_count != 0U)
 8001fd6:	b11b      	cbz	r3, 8001fe0 <HAL_PCD_IRQHandler+0x448>
              PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, ep->xfer_count);
 8001fd8:	8dca      	ldrh	r2, [r1, #46]	; 0x2e
              PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, ep->xfer_count);
 8001fda:	6b89      	ldr	r1, [r1, #56]	; 0x38
 8001fdc:	f000 f8e8 	bl	80021b0 <PCD_WritePMA>
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN)  
 8001fe0:	231c      	movs	r3, #28
 8001fe2:	fb03 4306 	mla	r3, r3, r6, r4
 8001fe6:	6822      	ldr	r2, [r4, #0]
 8001fe8:	f893 1028 	ldrb.w	r1, [r3, #40]	; 0x28
 8001fec:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8001ff0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001ff4:	051b      	lsls	r3, r3, #20
 8001ff6:	0d1b      	lsrs	r3, r3, #20
 8001ff8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001ffc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002000:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 8002004:	e771      	b.n	8001eea <HAL_PCD_IRQHandler+0x352>
 8002006:	f8b3 340c 	ldrh.w	r3, [r3, #1036]	; 0x40c
 800200a:	f3c3 0309 	ubfx	r3, r3, #0, #10
            ep->xfer_count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800200e:	640b      	str	r3, [r1, #64]	; 0x40
            if (ep->xfer_count != 0U)
 8002010:	2b00      	cmp	r3, #0
 8002012:	d0e5      	beq.n	8001fe0 <HAL_PCD_IRQHandler+0x448>
              PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, ep->xfer_count);
 8002014:	8e0a      	ldrh	r2, [r1, #48]	; 0x30
 8002016:	e7e0      	b.n	8001fda <HAL_PCD_IRQHandler+0x442>
          HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8002018:	f7ff fd42 	bl	8001aa0 <HAL_PCD_EP_Transmit>
 800201c:	e63f      	b.n	8001c9e <HAL_PCD_IRQHandler+0x106>
 800201e:	bf00      	nop

08002020 <HAL_PCD_EP_SetStall>:
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  PCD_EPTypeDef *ep;
   
  __HAL_LOCK(hpcd); 
 8002020:	f890 3370 	ldrb.w	r3, [r0, #880]	; 0x370
 8002024:	2b01      	cmp	r3, #1
{
 8002026:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd); 
 8002028:	d045      	beq.n	80020b6 <HAL_PCD_EP_SetStall+0x96>
   
  if ((0x80U & ep_addr) == 0x80U)
 800202a:	b24c      	sxtb	r4, r1
  __HAL_LOCK(hpcd); 
 800202c:	2301      	movs	r3, #1
 800202e:	221c      	movs	r2, #28
 8002030:	f880 3370 	strb.w	r3, [r0, #880]	; 0x370
  if ((0x80U & ep_addr) == 0x80U)
 8002034:	2c00      	cmp	r4, #0
 8002036:	f001 037f 	and.w	r3, r1, #127	; 0x7f
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 800203a:	bfb5      	itete	lt
 800203c:	fb02 0203 	mlalt	r2, r2, r3, r0
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002040:	fb02 0201 	mlage	r2, r2, r1, r0
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002044:	3228      	addlt	r2, #40	; 0x28
    ep = &hpcd->OUT_ep[ep_addr];
 8002046:	f502 72e6 	addge.w	r2, r2, #460	; 0x1cc
  }
  
  ep->is_stall = 1U;
 800204a:	2101      	movs	r1, #1
 800204c:	7091      	strb	r1, [r2, #2]
  ep->num   = ep_addr & 0x7FU;
 800204e:	b2d9      	uxtb	r1, r3
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 8002050:	0fe3      	lsrs	r3, r4, #31
  ep->num   = ep_addr & 0x7FU;
 8002052:	7011      	strb	r1, [r2, #0]
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 8002054:	7053      	strb	r3, [r2, #1]
 8002056:	6802      	ldr	r2, [r0, #0]
  
  if (ep->num == 0U)
 8002058:	b991      	cbnz	r1, 8002080 <HAL_PCD_EP_SetStall+0x60>
  {
    /* This macro sets STALL status for RX & TX*/ 
    PCD_SET_EP_TXRX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_STALL, USB_EP_TX_STALL) 
 800205a:	8813      	ldrh	r3, [r2, #0]
 800205c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002060:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002064:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8002068:	f083 0310 	eor.w	r3, r3, #16
 800206c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002070:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002074:	8013      	strh	r3, [r2, #0]
    else
    {
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num , USB_EP_RX_STALL)
    }
  }
  __HAL_UNLOCK(hpcd); 
 8002076:	2300      	movs	r3, #0
 8002078:	f880 3370 	strb.w	r3, [r0, #880]	; 0x370
  
  return HAL_OK;
 800207c:	4618      	mov	r0, r3
 800207e:	bd10      	pop	{r4, pc}
 8002080:	b209      	sxth	r1, r1
    if (ep->is_in)
 8002082:	2c00      	cmp	r4, #0
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num , USB_EP_TX_STALL) 
 8002084:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8002088:	bfb5      	itete	lt
 800208a:	f423 43e0 	biclt.w	r3, r3, #28672	; 0x7000
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num , USB_EP_RX_STALL)
 800208e:	f423 4380 	bicge.w	r3, r3, #16384	; 0x4000
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num , USB_EP_TX_STALL) 
 8002092:	f023 0340 	biclt.w	r3, r3, #64	; 0x40
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num , USB_EP_RX_STALL)
 8002096:	f023 0370 	bicge.w	r3, r3, #112	; 0x70
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num , USB_EP_TX_STALL) 
 800209a:	bfb5      	itete	lt
 800209c:	b29b      	uxthlt	r3, r3
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num , USB_EP_RX_STALL)
 800209e:	b29b      	uxthge	r3, r3
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num , USB_EP_TX_STALL) 
 80020a0:	f083 0310 	eorlt.w	r3, r3, #16
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num , USB_EP_RX_STALL)
 80020a4:	f483 5380 	eorge.w	r3, r3, #4096	; 0x1000
 80020a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80020ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80020b0:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 80020b4:	e7df      	b.n	8002076 <HAL_PCD_EP_SetStall+0x56>
  __HAL_LOCK(hpcd); 
 80020b6:	2002      	movs	r0, #2
}
 80020b8:	bd10      	pop	{r4, pc}

080020ba <HAL_PCD_EP_ClrStall>:
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  PCD_EPTypeDef *ep;
  
  if ((0x80U & ep_addr) == 0x80U)
 80020ba:	b24b      	sxtb	r3, r1
 80020bc:	2b00      	cmp	r3, #0
{
 80020be:	b510      	push	{r4, lr}
 80020c0:	f04f 021c 	mov.w	r2, #28
 80020c4:	f001 047f 	and.w	r4, r1, #127	; 0x7f
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80020c8:	bfb5      	itete	lt
 80020ca:	fb02 0104 	mlalt	r1, r2, r4, r0
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80020ce:	fb02 0101 	mlage	r1, r2, r1, r0
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80020d2:	3128      	addlt	r1, #40	; 0x28
    ep = &hpcd->OUT_ep[ep_addr];
 80020d4:	f501 71e6 	addge.w	r1, r1, #460	; 0x1cc
  }
  
  ep->is_stall = 0U;
  ep->num   = ep_addr & 0x7FU;
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 80020d8:	0fdb      	lsrs	r3, r3, #31
  ep->is_stall = 0U;
 80020da:	2200      	movs	r2, #0
 80020dc:	708a      	strb	r2, [r1, #2]
  ep->num   = ep_addr & 0x7FU;
 80020de:	700c      	strb	r4, [r1, #0]
  ep->is_in = ((ep_addr & 0x80U) == 0x80U);
 80020e0:	704b      	strb	r3, [r1, #1]
  
  __HAL_LOCK(hpcd); 
 80020e2:	f890 3370 	ldrb.w	r3, [r0, #880]	; 0x370
 80020e6:	2b01      	cmp	r3, #1
 80020e8:	d045      	beq.n	8002176 <HAL_PCD_EP_ClrStall+0xbc>
 80020ea:	2301      	movs	r3, #1
 80020ec:	f880 3370 	strb.w	r3, [r0, #880]	; 0x370
 80020f0:	780b      	ldrb	r3, [r1, #0]
  
  if (ep->is_in)
 80020f2:	784c      	ldrb	r4, [r1, #1]
 80020f4:	6802      	ldr	r2, [r0, #0]
  {
    PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num)
 80020f6:	b21b      	sxth	r3, r3
  if (ep->is_in)
 80020f8:	b31c      	cbz	r4, 8002142 <HAL_PCD_EP_ClrStall+0x88>
    PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num)
 80020fa:	f832 4023 	ldrh.w	r4, [r2, r3, lsl #2]
 80020fe:	f014 0f40 	tst.w	r4, #64	; 0x40
 8002102:	d009      	beq.n	8002118 <HAL_PCD_EP_ClrStall+0x5e>
 8002104:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
 8002108:	0524      	lsls	r4, r4, #20
 800210a:	0d24      	lsrs	r4, r4, #20
 800210c:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 8002110:	f044 04c0 	orr.w	r4, r4, #192	; 0xc0
 8002114:	f822 4023 	strh.w	r4, [r2, r3, lsl #2]
    PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID)
 8002118:	7809      	ldrb	r1, [r1, #0]
 800211a:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 800211e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002122:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002126:	b29b      	uxth	r3, r3
 8002128:	f083 0330 	eor.w	r3, r3, #48	; 0x30
  }
  else
  {
    PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
    PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID)
 800212c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002130:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002134:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
  }
  __HAL_UNLOCK(hpcd); 
 8002138:	2300      	movs	r3, #0
 800213a:	f880 3370 	strb.w	r3, [r0, #880]	; 0x370
    
  return HAL_OK;
 800213e:	4618      	mov	r0, r3
 8002140:	bd10      	pop	{r4, pc}
    PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num)
 8002142:	f832 4023 	ldrh.w	r4, [r2, r3, lsl #2]
 8002146:	f414 4f80 	tst.w	r4, #16384	; 0x4000
 800214a:	d009      	beq.n	8002160 <HAL_PCD_EP_ClrStall+0xa6>
 800214c:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
 8002150:	0524      	lsls	r4, r4, #20
 8002152:	0d24      	lsrs	r4, r4, #20
 8002154:	f444 4440 	orr.w	r4, r4, #49152	; 0xc000
 8002158:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 800215c:	f822 4023 	strh.w	r4, [r2, r3, lsl #2]
    PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID)
 8002160:	7809      	ldrb	r1, [r1, #0]
 8002162:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8002166:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800216a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800216e:	b29b      	uxth	r3, r3
 8002170:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8002174:	e7da      	b.n	800212c <HAL_PCD_EP_ClrStall+0x72>
  __HAL_LOCK(hpcd); 
 8002176:	2002      	movs	r0, #2
}
 8002178:	bd10      	pop	{r4, pc}

0800217a <HAL_PCDEx_PMAConfig>:

{
  PCD_EPTypeDef *ep;
  
  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800217a:	f011 0f80 	tst.w	r1, #128	; 0x80
{
 800217e:	b510      	push	{r4, lr}
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8002180:	bf18      	it	ne
 8002182:	f001 017f 	andne.w	r1, r1, #127	; 0x7f
 8002186:	f04f 041c 	mov.w	r4, #28
 800218a:	bf15      	itete	ne
 800218c:	fb04 0001 	mlane	r0, r4, r1, r0
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002190:	fb04 0001 	mlaeq	r0, r4, r1, r0
    ep = &hpcd->IN_ep[ep_addr & 0x7FU];
 8002194:	3028      	addne	r0, #40	; 0x28
    ep = &hpcd->OUT_ep[ep_addr];
 8002196:	f500 70e6 	addeq.w	r0, r0, #460	; 0x1cc
  }
  
  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800219a:	b91a      	cbnz	r2, 80021a4 <HAL_PCDEx_PMAConfig+0x2a>
  {
    /*Single Buffer*/
    ep->doublebuffer = 0U;
 800219c:	7282      	strb	r2, [r0, #10]
    /*Configure the PMA*/
    ep->pmaadress = (uint16_t)pmaadress;
 800219e:	8083      	strh	r3, [r0, #4]
    ep->pmaaddr0 =  pmaadress & 0xFFFFU;
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000U) >> 16U;
  }
  
  return HAL_OK; 
}
 80021a0:	2000      	movs	r0, #0
 80021a2:	bd10      	pop	{r4, pc}
    ep->doublebuffer = 1;
 80021a4:	2201      	movs	r2, #1
    ep->pmaaddr0 =  pmaadress & 0xFFFFU;
 80021a6:	80c3      	strh	r3, [r0, #6]
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000U) >> 16U;
 80021a8:	0c1b      	lsrs	r3, r3, #16
    ep->doublebuffer = 1;
 80021aa:	7282      	strb	r2, [r0, #10]
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000U) >> 16U;
 80021ac:	8103      	strh	r3, [r0, #8]
 80021ae:	e7f7      	b.n	80021a0 <HAL_PCDEx_PMAConfig+0x26>

080021b0 <PCD_WritePMA>:
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void PCD_WritePMA(USB_TypeDef  *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n =  ((uint32_t)((uint32_t)wNBytes + 1U)) >> 1U;
 80021b0:	3301      	adds	r3, #1
  
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)((uint32_t)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400U));
 80021b2:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 80021b6:	f023 0301 	bic.w	r3, r3, #1
{
 80021ba:	b530      	push	{r4, r5, lr}
  pdwVal = (uint16_t *)((uint32_t)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400U));
 80021bc:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 80021c0:	440b      	add	r3, r1
  
  for (i = n; i != 0; i--)
 80021c2:	460c      	mov	r4, r1
 80021c4:	429c      	cmp	r4, r3
 80021c6:	d100      	bne.n	80021ca <PCD_WritePMA+0x1a>
    temp2 = temp1 | ((uint16_t)((uint16_t)  * pbUsrBuf << 8U)) ;
    *pdwVal++ = temp2;
    pdwVal++;
    pbUsrBuf++;
  }
}
 80021c8:	bd30      	pop	{r4, r5, pc}
    *pdwVal++ = temp2;
 80021ca:	1a60      	subs	r0, r4, r1
 80021cc:	8825      	ldrh	r5, [r4, #0]
 80021ce:	f822 5010 	strh.w	r5, [r2, r0, lsl #1]
 80021d2:	3402      	adds	r4, #2
 80021d4:	e7f6      	b.n	80021c4 <PCD_WritePMA+0x14>

080021d6 <PCD_ReadPMA>:
  * @param   wPMABufAddr: address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void PCD_ReadPMA(USB_TypeDef  *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80021d6:	b570      	push	{r4, r5, r6, lr}
  uint32_t n = (uint32_t)wNBytes >> 1U;
  uint32_t i;
  uint16_t *pdwVal;
  uint32_t temp;
  pdwVal = (uint16_t *)((uint32_t)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400U));
 80021d8:	f500 6080 	add.w	r0, r0, #1024	; 0x400
  uint32_t n = (uint32_t)wNBytes >> 1U;
 80021dc:	085d      	lsrs	r5, r3, #1
  pdwVal = (uint16_t *)((uint32_t)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400U));
 80021de:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 80021e2:	1c8c      	adds	r4, r1, #2
  
  for (i = n; i != 0U; i--)
 80021e4:	462e      	mov	r6, r5
 80021e6:	b936      	cbnz	r6, 80021f6 <PCD_ReadPMA+0x20>
    *pbUsrBuf++ = ((temp >> 0) & 0xFF);
    *pbUsrBuf++ = ((temp >> 8) & 0xFF);
    pdwVal++;
  }

  if (wNBytes % 2)
 80021e8:	07db      	lsls	r3, r3, #31
  {
    temp = *pdwVal++;
    *pbUsrBuf++ = ((temp >> 0) & 0xFF);
 80021ea:	bf44      	itt	mi
 80021ec:	f832 3025 	ldrhmi.w	r3, [r2, r5, lsl #2]
 80021f0:	f801 3015 	strbmi.w	r3, [r1, r5, lsl #1]
 80021f4:	bd70      	pop	{r4, r5, r6, pc}
    temp = *pdwVal++;
 80021f6:	1a60      	subs	r0, r4, r1
 80021f8:	eb02 0040 	add.w	r0, r2, r0, lsl #1
  for (i = n; i != 0U; i--)
 80021fc:	3e01      	subs	r6, #1
    temp = *pdwVal++;
 80021fe:	f830 0c04 	ldrh.w	r0, [r0, #-4]
    *pbUsrBuf++ = ((temp >> 0) & 0xFF);
 8002202:	f804 0c02 	strb.w	r0, [r4, #-2]
    *pbUsrBuf++ = ((temp >> 8) & 0xFF);
 8002206:	0a00      	lsrs	r0, r0, #8
 8002208:	f804 0c01 	strb.w	r0, [r4, #-1]
 800220c:	3402      	adds	r4, #2
 800220e:	e7ea      	b.n	80021e6 <PCD_ReadPMA+0x10>

08002210 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002210:	6803      	ldr	r3, [r0, #0]
 8002212:	07da      	lsls	r2, r3, #31
{
 8002214:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8002218:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800221a:	d411      	bmi.n	8002240 <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800221c:	682b      	ldr	r3, [r5, #0]
 800221e:	079b      	lsls	r3, r3, #30
 8002220:	f100 8088 	bmi.w	8002334 <HAL_RCC_OscConfig+0x124>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002224:	682b      	ldr	r3, [r5, #0]
 8002226:	071c      	lsls	r4, r3, #28
 8002228:	f100 80f8 	bmi.w	800241c <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800222c:	682b      	ldr	r3, [r5, #0]
 800222e:	0758      	lsls	r0, r3, #29
 8002230:	f100 8141 	bmi.w	80024b6 <HAL_RCC_OscConfig+0x2a6>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002234:	69ea      	ldr	r2, [r5, #28]
 8002236:	2a00      	cmp	r2, #0
 8002238:	f040 81d7 	bne.w	80025ea <HAL_RCC_OscConfig+0x3da>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 800223c:	2000      	movs	r0, #0
 800223e:	e021      	b.n	8002284 <HAL_RCC_OscConfig+0x74>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002240:	4cba      	ldr	r4, [pc, #744]	; (800252c <HAL_RCC_OscConfig+0x31c>)
 8002242:	6863      	ldr	r3, [r4, #4]
 8002244:	f003 030c 	and.w	r3, r3, #12
 8002248:	2b04      	cmp	r3, #4
 800224a:	d007      	beq.n	800225c <HAL_RCC_OscConfig+0x4c>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800224c:	6863      	ldr	r3, [r4, #4]
 800224e:	f003 030c 	and.w	r3, r3, #12
 8002252:	2b08      	cmp	r3, #8
 8002254:	d119      	bne.n	800228a <HAL_RCC_OscConfig+0x7a>
 8002256:	6863      	ldr	r3, [r4, #4]
 8002258:	03df      	lsls	r7, r3, #15
 800225a:	d516      	bpl.n	800228a <HAL_RCC_OscConfig+0x7a>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800225c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002260:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002264:	6821      	ldr	r1, [r4, #0]
 8002266:	fa93 f3a3 	rbit	r3, r3
 800226a:	fab3 f383 	clz	r3, r3
 800226e:	f003 031f 	and.w	r3, r3, #31
 8002272:	2201      	movs	r2, #1
 8002274:	fa02 f303 	lsl.w	r3, r2, r3
 8002278:	420b      	tst	r3, r1
 800227a:	d0cf      	beq.n	800221c <HAL_RCC_OscConfig+0xc>
 800227c:	686b      	ldr	r3, [r5, #4]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d1cc      	bne.n	800221c <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8002282:	2001      	movs	r0, #1
}
 8002284:	b002      	add	sp, #8
 8002286:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800228a:	686a      	ldr	r2, [r5, #4]
 800228c:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8002290:	d125      	bne.n	80022de <HAL_RCC_OscConfig+0xce>
 8002292:	6823      	ldr	r3, [r4, #0]
 8002294:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002298:	6023      	str	r3, [r4, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800229a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800229c:	68a9      	ldr	r1, [r5, #8]
 800229e:	f023 030f 	bic.w	r3, r3, #15
 80022a2:	430b      	orrs	r3, r1
 80022a4:	62e3      	str	r3, [r4, #44]	; 0x2c
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80022a6:	b352      	cbz	r2, 80022fe <HAL_RCC_OscConfig+0xee>
        tickstart = HAL_GetTick();
 80022a8:	f7fe fc86 	bl	8000bb8 <HAL_GetTick>
 80022ac:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 80022b0:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022b2:	2701      	movs	r7, #1
 80022b4:	fa96 f3a6 	rbit	r3, r6
 80022b8:	6822      	ldr	r2, [r4, #0]
 80022ba:	fa96 f3a6 	rbit	r3, r6
 80022be:	fab3 f383 	clz	r3, r3
 80022c2:	f003 031f 	and.w	r3, r3, #31
 80022c6:	fa07 f303 	lsl.w	r3, r7, r3
 80022ca:	4213      	tst	r3, r2
 80022cc:	d1a6      	bne.n	800221c <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80022ce:	f7fe fc73 	bl	8000bb8 <HAL_GetTick>
 80022d2:	eba0 0008 	sub.w	r0, r0, r8
 80022d6:	2864      	cmp	r0, #100	; 0x64
 80022d8:	d9ec      	bls.n	80022b4 <HAL_RCC_OscConfig+0xa4>
            return HAL_TIMEOUT;
 80022da:	2003      	movs	r0, #3
 80022dc:	e7d2      	b.n	8002284 <HAL_RCC_OscConfig+0x74>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022de:	6823      	ldr	r3, [r4, #0]
 80022e0:	b932      	cbnz	r2, 80022f0 <HAL_RCC_OscConfig+0xe0>
 80022e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022e6:	6023      	str	r3, [r4, #0]
 80022e8:	6823      	ldr	r3, [r4, #0]
 80022ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022ee:	e7d3      	b.n	8002298 <HAL_RCC_OscConfig+0x88>
 80022f0:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 80022f4:	d1f5      	bne.n	80022e2 <HAL_RCC_OscConfig+0xd2>
 80022f6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022fa:	6023      	str	r3, [r4, #0]
 80022fc:	e7c9      	b.n	8002292 <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 80022fe:	f7fe fc5b 	bl	8000bb8 <HAL_GetTick>
 8002302:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8002306:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002308:	2701      	movs	r7, #1
 800230a:	fa96 f3a6 	rbit	r3, r6
 800230e:	6822      	ldr	r2, [r4, #0]
 8002310:	fa96 f3a6 	rbit	r3, r6
 8002314:	fab3 f383 	clz	r3, r3
 8002318:	f003 031f 	and.w	r3, r3, #31
 800231c:	fa07 f303 	lsl.w	r3, r7, r3
 8002320:	4213      	tst	r3, r2
 8002322:	f43f af7b 	beq.w	800221c <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002326:	f7fe fc47 	bl	8000bb8 <HAL_GetTick>
 800232a:	eba0 0008 	sub.w	r0, r0, r8
 800232e:	2864      	cmp	r0, #100	; 0x64
 8002330:	d9eb      	bls.n	800230a <HAL_RCC_OscConfig+0xfa>
 8002332:	e7d2      	b.n	80022da <HAL_RCC_OscConfig+0xca>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002334:	4c7d      	ldr	r4, [pc, #500]	; (800252c <HAL_RCC_OscConfig+0x31c>)
 8002336:	6863      	ldr	r3, [r4, #4]
 8002338:	f013 0f0c 	tst.w	r3, #12
 800233c:	d007      	beq.n	800234e <HAL_RCC_OscConfig+0x13e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800233e:	6863      	ldr	r3, [r4, #4]
 8002340:	f003 030c 	and.w	r3, r3, #12
 8002344:	2b08      	cmp	r3, #8
 8002346:	d121      	bne.n	800238c <HAL_RCC_OscConfig+0x17c>
 8002348:	6863      	ldr	r3, [r4, #4]
 800234a:	03de      	lsls	r6, r3, #15
 800234c:	d41e      	bmi.n	800238c <HAL_RCC_OscConfig+0x17c>
 800234e:	2302      	movs	r3, #2
 8002350:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002354:	6821      	ldr	r1, [r4, #0]
 8002356:	fa93 f3a3 	rbit	r3, r3
 800235a:	fab3 f383 	clz	r3, r3
 800235e:	f003 031f 	and.w	r3, r3, #31
 8002362:	2201      	movs	r2, #1
 8002364:	fa02 f303 	lsl.w	r3, r2, r3
 8002368:	420b      	tst	r3, r1
 800236a:	d002      	beq.n	8002372 <HAL_RCC_OscConfig+0x162>
 800236c:	692b      	ldr	r3, [r5, #16]
 800236e:	4293      	cmp	r3, r2
 8002370:	d187      	bne.n	8002282 <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002372:	6821      	ldr	r1, [r4, #0]
 8002374:	23f8      	movs	r3, #248	; 0xf8
 8002376:	fa93 f3a3 	rbit	r3, r3
 800237a:	fab3 f283 	clz	r2, r3
 800237e:	696b      	ldr	r3, [r5, #20]
 8002380:	4093      	lsls	r3, r2
 8002382:	f021 02f8 	bic.w	r2, r1, #248	; 0xf8
 8002386:	4313      	orrs	r3, r2
 8002388:	6023      	str	r3, [r4, #0]
 800238a:	e74b      	b.n	8002224 <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800238c:	692a      	ldr	r2, [r5, #16]
 800238e:	2601      	movs	r6, #1
 8002390:	b30a      	cbz	r2, 80023d6 <HAL_RCC_OscConfig+0x1c6>
 8002392:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_ENABLE();
 8002396:	fab3 f383 	clz	r3, r3
 800239a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800239e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80023a2:	009b      	lsls	r3, r3, #2
 80023a4:	2702      	movs	r7, #2
 80023a6:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 80023a8:	f7fe fc06 	bl	8000bb8 <HAL_GetTick>
 80023ac:	4680      	mov	r8, r0
 80023ae:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023b2:	6822      	ldr	r2, [r4, #0]
 80023b4:	fa97 f3a7 	rbit	r3, r7
 80023b8:	fab3 f383 	clz	r3, r3
 80023bc:	f003 031f 	and.w	r3, r3, #31
 80023c0:	fa06 f303 	lsl.w	r3, r6, r3
 80023c4:	4213      	tst	r3, r2
 80023c6:	d1d4      	bne.n	8002372 <HAL_RCC_OscConfig+0x162>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023c8:	f7fe fbf6 	bl	8000bb8 <HAL_GetTick>
 80023cc:	eba0 0008 	sub.w	r0, r0, r8
 80023d0:	2802      	cmp	r0, #2
 80023d2:	d9ec      	bls.n	80023ae <HAL_RCC_OscConfig+0x19e>
 80023d4:	e781      	b.n	80022da <HAL_RCC_OscConfig+0xca>
 80023d6:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_DISABLE();
 80023da:	fab3 f383 	clz	r3, r3
 80023de:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80023e2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80023e6:	009b      	lsls	r3, r3, #2
 80023e8:	2702      	movs	r7, #2
 80023ea:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80023ec:	f7fe fbe4 	bl	8000bb8 <HAL_GetTick>
 80023f0:	4680      	mov	r8, r0
 80023f2:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023f6:	6822      	ldr	r2, [r4, #0]
 80023f8:	fa97 f3a7 	rbit	r3, r7
 80023fc:	fab3 f383 	clz	r3, r3
 8002400:	f003 031f 	and.w	r3, r3, #31
 8002404:	fa06 f303 	lsl.w	r3, r6, r3
 8002408:	4213      	tst	r3, r2
 800240a:	f43f af0b 	beq.w	8002224 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800240e:	f7fe fbd3 	bl	8000bb8 <HAL_GetTick>
 8002412:	eba0 0008 	sub.w	r0, r0, r8
 8002416:	2802      	cmp	r0, #2
 8002418:	d9eb      	bls.n	80023f2 <HAL_RCC_OscConfig+0x1e2>
 800241a:	e75e      	b.n	80022da <HAL_RCC_OscConfig+0xca>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800241c:	69aa      	ldr	r2, [r5, #24]
 800241e:	4e43      	ldr	r6, [pc, #268]	; (800252c <HAL_RCC_OscConfig+0x31c>)
 8002420:	4943      	ldr	r1, [pc, #268]	; (8002530 <HAL_RCC_OscConfig+0x320>)
 8002422:	2401      	movs	r4, #1
 8002424:	b31a      	cbz	r2, 800246e <HAL_RCC_OscConfig+0x25e>
 8002426:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_ENABLE();
 800242a:	fab3 f383 	clz	r3, r3
 800242e:	440b      	add	r3, r1
 8002430:	009b      	lsls	r3, r3, #2
 8002432:	2702      	movs	r7, #2
 8002434:	601c      	str	r4, [r3, #0]
      tickstart = HAL_GetTick();
 8002436:	f7fe fbbf 	bl	8000bb8 <HAL_GetTick>
 800243a:	4680      	mov	r8, r0
 800243c:	fa97 f3a7 	rbit	r3, r7
 8002440:	fa97 f3a7 	rbit	r3, r7
 8002444:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002448:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800244a:	fa97 f3a7 	rbit	r3, r7
 800244e:	fab3 f383 	clz	r3, r3
 8002452:	f003 031f 	and.w	r3, r3, #31
 8002456:	fa04 f303 	lsl.w	r3, r4, r3
 800245a:	4213      	tst	r3, r2
 800245c:	f47f aee6 	bne.w	800222c <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002460:	f7fe fbaa 	bl	8000bb8 <HAL_GetTick>
 8002464:	eba0 0008 	sub.w	r0, r0, r8
 8002468:	2802      	cmp	r0, #2
 800246a:	d9e7      	bls.n	800243c <HAL_RCC_OscConfig+0x22c>
 800246c:	e735      	b.n	80022da <HAL_RCC_OscConfig+0xca>
 800246e:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_DISABLE();
 8002472:	fab3 f383 	clz	r3, r3
 8002476:	440b      	add	r3, r1
 8002478:	009b      	lsls	r3, r3, #2
 800247a:	2702      	movs	r7, #2
 800247c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800247e:	f7fe fb9b 	bl	8000bb8 <HAL_GetTick>
 8002482:	4680      	mov	r8, r0
 8002484:	fa97 f3a7 	rbit	r3, r7
 8002488:	fa97 f3a7 	rbit	r3, r7
 800248c:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002490:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8002492:	fa97 f3a7 	rbit	r3, r7
 8002496:	fab3 f383 	clz	r3, r3
 800249a:	f003 031f 	and.w	r3, r3, #31
 800249e:	fa04 f303 	lsl.w	r3, r4, r3
 80024a2:	4213      	tst	r3, r2
 80024a4:	f43f aec2 	beq.w	800222c <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80024a8:	f7fe fb86 	bl	8000bb8 <HAL_GetTick>
 80024ac:	eba0 0008 	sub.w	r0, r0, r8
 80024b0:	2802      	cmp	r0, #2
 80024b2:	d9e7      	bls.n	8002484 <HAL_RCC_OscConfig+0x274>
 80024b4:	e711      	b.n	80022da <HAL_RCC_OscConfig+0xca>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024b6:	4c1d      	ldr	r4, [pc, #116]	; (800252c <HAL_RCC_OscConfig+0x31c>)
 80024b8:	69e3      	ldr	r3, [r4, #28]
 80024ba:	00d9      	lsls	r1, r3, #3
 80024bc:	d434      	bmi.n	8002528 <HAL_RCC_OscConfig+0x318>
      __HAL_RCC_PWR_CLK_ENABLE();
 80024be:	69e3      	ldr	r3, [r4, #28]
 80024c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024c4:	61e3      	str	r3, [r4, #28]
 80024c6:	69e3      	ldr	r3, [r4, #28]
 80024c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024cc:	9301      	str	r3, [sp, #4]
 80024ce:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80024d0:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024d2:	4f18      	ldr	r7, [pc, #96]	; (8002534 <HAL_RCC_OscConfig+0x324>)
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	05da      	lsls	r2, r3, #23
 80024d8:	d52e      	bpl.n	8002538 <HAL_RCC_OscConfig+0x328>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024da:	68eb      	ldr	r3, [r5, #12]
 80024dc:	2b01      	cmp	r3, #1
 80024de:	d13c      	bne.n	800255a <HAL_RCC_OscConfig+0x34a>
 80024e0:	6a23      	ldr	r3, [r4, #32]
 80024e2:	f043 0301 	orr.w	r3, r3, #1
 80024e6:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80024e8:	f7fe fb66 	bl	8000bb8 <HAL_GetTick>
 80024ec:	2702      	movs	r7, #2
 80024ee:	4682      	mov	sl, r0
 80024f0:	46b9      	mov	r9, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024f2:	f04f 0801 	mov.w	r8, #1
 80024f6:	fa97 f3a7 	rbit	r3, r7
 80024fa:	fa97 f3a7 	rbit	r3, r7
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d06b      	beq.n	80025da <HAL_RCC_OscConfig+0x3ca>
 8002502:	6a22      	ldr	r2, [r4, #32]
 8002504:	fa99 f3a9 	rbit	r3, r9
 8002508:	fab3 f383 	clz	r3, r3
 800250c:	f003 031f 	and.w	r3, r3, #31
 8002510:	fa08 f303 	lsl.w	r3, r8, r3
 8002514:	4213      	tst	r3, r2
 8002516:	d057      	beq.n	80025c8 <HAL_RCC_OscConfig+0x3b8>
    if(pwrclkchanged == SET)
 8002518:	2e00      	cmp	r6, #0
 800251a:	f43f ae8b 	beq.w	8002234 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 800251e:	69e3      	ldr	r3, [r4, #28]
 8002520:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002524:	61e3      	str	r3, [r4, #28]
 8002526:	e685      	b.n	8002234 <HAL_RCC_OscConfig+0x24>
    FlagStatus       pwrclkchanged = RESET;
 8002528:	2600      	movs	r6, #0
 800252a:	e7d2      	b.n	80024d2 <HAL_RCC_OscConfig+0x2c2>
 800252c:	40021000 	.word	0x40021000
 8002530:	10908120 	.word	0x10908120
 8002534:	40007000 	.word	0x40007000
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800253e:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8002540:	f7fe fb3a 	bl	8000bb8 <HAL_GetTick>
 8002544:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	05db      	lsls	r3, r3, #23
 800254a:	d4c6      	bmi.n	80024da <HAL_RCC_OscConfig+0x2ca>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800254c:	f7fe fb34 	bl	8000bb8 <HAL_GetTick>
 8002550:	eba0 0008 	sub.w	r0, r0, r8
 8002554:	2864      	cmp	r0, #100	; 0x64
 8002556:	d9f6      	bls.n	8002546 <HAL_RCC_OscConfig+0x336>
 8002558:	e6bf      	b.n	80022da <HAL_RCC_OscConfig+0xca>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800255a:	bb3b      	cbnz	r3, 80025ac <HAL_RCC_OscConfig+0x39c>
 800255c:	6a23      	ldr	r3, [r4, #32]
 800255e:	f023 0301 	bic.w	r3, r3, #1
 8002562:	6223      	str	r3, [r4, #32]
 8002564:	6a23      	ldr	r3, [r4, #32]
 8002566:	f023 0304 	bic.w	r3, r3, #4
 800256a:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800256c:	f7fe fb24 	bl	8000bb8 <HAL_GetTick>
 8002570:	2702      	movs	r7, #2
 8002572:	4682      	mov	sl, r0
 8002574:	46b9      	mov	r9, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002576:	f04f 0801 	mov.w	r8, #1
 800257a:	fa97 f3a7 	rbit	r3, r7
 800257e:	fa97 f3a7 	rbit	r3, r7
 8002582:	b373      	cbz	r3, 80025e2 <HAL_RCC_OscConfig+0x3d2>
 8002584:	6a22      	ldr	r2, [r4, #32]
 8002586:	fa99 f3a9 	rbit	r3, r9
 800258a:	fab3 f383 	clz	r3, r3
 800258e:	f003 031f 	and.w	r3, r3, #31
 8002592:	fa08 f303 	lsl.w	r3, r8, r3
 8002596:	4213      	tst	r3, r2
 8002598:	d0be      	beq.n	8002518 <HAL_RCC_OscConfig+0x308>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800259a:	f7fe fb0d 	bl	8000bb8 <HAL_GetTick>
 800259e:	f241 3388 	movw	r3, #5000	; 0x1388
 80025a2:	eba0 000a 	sub.w	r0, r0, sl
 80025a6:	4298      	cmp	r0, r3
 80025a8:	d9e7      	bls.n	800257a <HAL_RCC_OscConfig+0x36a>
 80025aa:	e696      	b.n	80022da <HAL_RCC_OscConfig+0xca>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025ac:	2b05      	cmp	r3, #5
 80025ae:	6a23      	ldr	r3, [r4, #32]
 80025b0:	d103      	bne.n	80025ba <HAL_RCC_OscConfig+0x3aa>
 80025b2:	f043 0304 	orr.w	r3, r3, #4
 80025b6:	6223      	str	r3, [r4, #32]
 80025b8:	e792      	b.n	80024e0 <HAL_RCC_OscConfig+0x2d0>
 80025ba:	f023 0301 	bic.w	r3, r3, #1
 80025be:	6223      	str	r3, [r4, #32]
 80025c0:	6a23      	ldr	r3, [r4, #32]
 80025c2:	f023 0304 	bic.w	r3, r3, #4
 80025c6:	e78e      	b.n	80024e6 <HAL_RCC_OscConfig+0x2d6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80025c8:	f7fe faf6 	bl	8000bb8 <HAL_GetTick>
 80025cc:	f241 3388 	movw	r3, #5000	; 0x1388
 80025d0:	eba0 000a 	sub.w	r0, r0, sl
 80025d4:	4298      	cmp	r0, r3
 80025d6:	d98e      	bls.n	80024f6 <HAL_RCC_OscConfig+0x2e6>
 80025d8:	e67f      	b.n	80022da <HAL_RCC_OscConfig+0xca>
 80025da:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025de:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80025e0:	e790      	b.n	8002504 <HAL_RCC_OscConfig+0x2f4>
 80025e2:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025e6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80025e8:	e7cd      	b.n	8002586 <HAL_RCC_OscConfig+0x376>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025ea:	4c41      	ldr	r4, [pc, #260]	; (80026f0 <HAL_RCC_OscConfig+0x4e0>)
 80025ec:	6863      	ldr	r3, [r4, #4]
 80025ee:	f003 030c 	and.w	r3, r3, #12
 80025f2:	2b08      	cmp	r3, #8
 80025f4:	f43f ae45 	beq.w	8002282 <HAL_RCC_OscConfig+0x72>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025f8:	2a02      	cmp	r2, #2
 80025fa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80025fe:	d152      	bne.n	80026a6 <HAL_RCC_OscConfig+0x496>
 8002600:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8002604:	fab3 f383 	clz	r3, r3
 8002608:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800260c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002610:	009b      	lsls	r3, r3, #2
 8002612:	2200      	movs	r2, #0
 8002614:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002616:	f7fe facf 	bl	8000bb8 <HAL_GetTick>
 800261a:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
 800261e:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002620:	2601      	movs	r6, #1
 8002622:	fa97 f3a7 	rbit	r3, r7
 8002626:	6822      	ldr	r2, [r4, #0]
 8002628:	fa97 f3a7 	rbit	r3, r7
 800262c:	fab3 f383 	clz	r3, r3
 8002630:	f003 031f 	and.w	r3, r3, #31
 8002634:	fa06 f303 	lsl.w	r3, r6, r3
 8002638:	4213      	tst	r3, r2
 800263a:	d12d      	bne.n	8002698 <HAL_RCC_OscConfig+0x488>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800263c:	6862      	ldr	r2, [r4, #4]
 800263e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8002640:	6a29      	ldr	r1, [r5, #32]
 8002642:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8002646:	430b      	orrs	r3, r1
 8002648:	4313      	orrs	r3, r2
 800264a:	6063      	str	r3, [r4, #4]
 800264c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002650:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8002654:	fab3 f383 	clz	r3, r3
 8002658:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800265c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002660:	009b      	lsls	r3, r3, #2
 8002662:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8002666:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8002668:	f7fe faa6 	bl	8000bb8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800266c:	2601      	movs	r6, #1
        tickstart = HAL_GetTick();
 800266e:	4607      	mov	r7, r0
 8002670:	fa95 f3a5 	rbit	r3, r5
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002674:	6822      	ldr	r2, [r4, #0]
 8002676:	fa95 f3a5 	rbit	r3, r5
 800267a:	fab3 f383 	clz	r3, r3
 800267e:	f003 031f 	and.w	r3, r3, #31
 8002682:	fa06 f303 	lsl.w	r3, r6, r3
 8002686:	4213      	tst	r3, r2
 8002688:	f47f add8 	bne.w	800223c <HAL_RCC_OscConfig+0x2c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800268c:	f7fe fa94 	bl	8000bb8 <HAL_GetTick>
 8002690:	1bc0      	subs	r0, r0, r7
 8002692:	2802      	cmp	r0, #2
 8002694:	d9ec      	bls.n	8002670 <HAL_RCC_OscConfig+0x460>
 8002696:	e620      	b.n	80022da <HAL_RCC_OscConfig+0xca>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002698:	f7fe fa8e 	bl	8000bb8 <HAL_GetTick>
 800269c:	eba0 0008 	sub.w	r0, r0, r8
 80026a0:	2802      	cmp	r0, #2
 80026a2:	d9be      	bls.n	8002622 <HAL_RCC_OscConfig+0x412>
 80026a4:	e619      	b.n	80022da <HAL_RCC_OscConfig+0xca>
 80026a6:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 80026aa:	fab3 f383 	clz	r3, r3
 80026ae:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80026b2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80026b6:	009b      	lsls	r3, r3, #2
 80026b8:	2200      	movs	r2, #0
 80026ba:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80026bc:	f7fe fa7c 	bl	8000bb8 <HAL_GetTick>
 80026c0:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 80026c4:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026c6:	2601      	movs	r6, #1
 80026c8:	fa95 f3a5 	rbit	r3, r5
 80026cc:	6822      	ldr	r2, [r4, #0]
 80026ce:	fa95 f3a5 	rbit	r3, r5
 80026d2:	fab3 f383 	clz	r3, r3
 80026d6:	f003 031f 	and.w	r3, r3, #31
 80026da:	fa06 f303 	lsl.w	r3, r6, r3
 80026de:	4213      	tst	r3, r2
 80026e0:	f43f adac 	beq.w	800223c <HAL_RCC_OscConfig+0x2c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026e4:	f7fe fa68 	bl	8000bb8 <HAL_GetTick>
 80026e8:	1bc0      	subs	r0, r0, r7
 80026ea:	2802      	cmp	r0, #2
 80026ec:	d9ec      	bls.n	80026c8 <HAL_RCC_OscConfig+0x4b8>
 80026ee:	e5f4      	b.n	80022da <HAL_RCC_OscConfig+0xca>
 80026f0:	40021000 	.word	0x40021000

080026f4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026f4:	b510      	push	{r4, lr}
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 80026f6:	4c13      	ldr	r4, [pc, #76]	; (8002744 <HAL_RCC_GetSysClockFreq+0x50>)
 80026f8:	6861      	ldr	r1, [r4, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80026fa:	f001 030c 	and.w	r3, r1, #12
 80026fe:	2b08      	cmp	r3, #8
 8002700:	d11e      	bne.n	8002740 <HAL_RCC_GetSysClockFreq+0x4c>
 8002702:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8002706:	fa93 f3a3 	rbit	r3, r3
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800270a:	f401 1270 	and.w	r2, r1, #3932160	; 0x3c0000
 800270e:	fab3 f383 	clz	r3, r3
 8002712:	fa22 f303 	lsr.w	r3, r2, r3
 8002716:	4a0c      	ldr	r2, [pc, #48]	; (8002748 <HAL_RCC_GetSysClockFreq+0x54>)
 8002718:	5cd0      	ldrb	r0, [r2, r3]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800271a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800271c:	220f      	movs	r2, #15
 800271e:	fa92 f2a2 	rbit	r2, r2
 8002722:	fab2 f282 	clz	r2, r2
 8002726:	f003 030f 	and.w	r3, r3, #15
 800272a:	40d3      	lsrs	r3, r2
 800272c:	4a07      	ldr	r2, [pc, #28]	; (800274c <HAL_RCC_GetSysClockFreq+0x58>)
 800272e:	5cd2      	ldrb	r2, [r2, r3]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002730:	03cb      	lsls	r3, r1, #15
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8002732:	bf4a      	itet	mi
 8002734:	4b06      	ldrmi	r3, [pc, #24]	; (8002750 <HAL_RCC_GetSysClockFreq+0x5c>)
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8002736:	4b07      	ldrpl	r3, [pc, #28]	; (8002754 <HAL_RCC_GetSysClockFreq+0x60>)
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8002738:	fbb3 f3f2 	udivmi	r3, r3, r2
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 800273c:	4358      	muls	r0, r3
 800273e:	bd10      	pop	{r4, pc}
      sysclockfreq = HSE_VALUE;
 8002740:	4803      	ldr	r0, [pc, #12]	; (8002750 <HAL_RCC_GetSysClockFreq+0x5c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002742:	bd10      	pop	{r4, pc}
 8002744:	40021000 	.word	0x40021000
 8002748:	08005640 	.word	0x08005640
 800274c:	08005650 	.word	0x08005650
 8002750:	007a1200 	.word	0x007a1200
 8002754:	003d0900 	.word	0x003d0900

08002758 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002758:	4a5c      	ldr	r2, [pc, #368]	; (80028cc <HAL_RCC_ClockConfig+0x174>)
 800275a:	6813      	ldr	r3, [r2, #0]
 800275c:	f003 0307 	and.w	r3, r3, #7
 8002760:	428b      	cmp	r3, r1
{
 8002762:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002766:	4606      	mov	r6, r0
 8002768:	460d      	mov	r5, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800276a:	d330      	bcc.n	80027ce <HAL_RCC_ClockConfig+0x76>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800276c:	6832      	ldr	r2, [r6, #0]
 800276e:	0791      	lsls	r1, r2, #30
 8002770:	d43a      	bmi.n	80027e8 <HAL_RCC_ClockConfig+0x90>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002772:	07d2      	lsls	r2, r2, #31
 8002774:	d440      	bmi.n	80027f8 <HAL_RCC_ClockConfig+0xa0>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8002776:	4a55      	ldr	r2, [pc, #340]	; (80028cc <HAL_RCC_ClockConfig+0x174>)
 8002778:	6813      	ldr	r3, [r2, #0]
 800277a:	f003 0307 	and.w	r3, r3, #7
 800277e:	429d      	cmp	r5, r3
 8002780:	f0c0 8092 	bcc.w	80028a8 <HAL_RCC_ClockConfig+0x150>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002784:	6832      	ldr	r2, [r6, #0]
 8002786:	4c52      	ldr	r4, [pc, #328]	; (80028d0 <HAL_RCC_ClockConfig+0x178>)
 8002788:	f012 0f04 	tst.w	r2, #4
 800278c:	f040 8097 	bne.w	80028be <HAL_RCC_ClockConfig+0x166>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002790:	0713      	lsls	r3, r2, #28
 8002792:	d506      	bpl.n	80027a2 <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002794:	6863      	ldr	r3, [r4, #4]
 8002796:	6932      	ldr	r2, [r6, #16]
 8002798:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800279c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80027a0:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80027a2:	f7ff ffa7 	bl	80026f4 <HAL_RCC_GetSysClockFreq>
 80027a6:	6863      	ldr	r3, [r4, #4]
 80027a8:	22f0      	movs	r2, #240	; 0xf0
 80027aa:	fa92 f2a2 	rbit	r2, r2
 80027ae:	fab2 f282 	clz	r2, r2
 80027b2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80027b6:	40d3      	lsrs	r3, r2
 80027b8:	4a46      	ldr	r2, [pc, #280]	; (80028d4 <HAL_RCC_ClockConfig+0x17c>)
 80027ba:	5cd3      	ldrb	r3, [r2, r3]
 80027bc:	40d8      	lsrs	r0, r3
 80027be:	4b46      	ldr	r3, [pc, #280]	; (80028d8 <HAL_RCC_ClockConfig+0x180>)
 80027c0:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80027c2:	2000      	movs	r0, #0
 80027c4:	f7fe f9ca 	bl	8000b5c <HAL_InitTick>
  return HAL_OK;
 80027c8:	2000      	movs	r0, #0
}
 80027ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027ce:	6813      	ldr	r3, [r2, #0]
 80027d0:	f023 0307 	bic.w	r3, r3, #7
 80027d4:	430b      	orrs	r3, r1
 80027d6:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80027d8:	6813      	ldr	r3, [r2, #0]
 80027da:	f003 0307 	and.w	r3, r3, #7
 80027de:	4299      	cmp	r1, r3
 80027e0:	d0c4      	beq.n	800276c <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 80027e2:	2001      	movs	r0, #1
 80027e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027e8:	4939      	ldr	r1, [pc, #228]	; (80028d0 <HAL_RCC_ClockConfig+0x178>)
 80027ea:	68b0      	ldr	r0, [r6, #8]
 80027ec:	684b      	ldr	r3, [r1, #4]
 80027ee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80027f2:	4303      	orrs	r3, r0
 80027f4:	604b      	str	r3, [r1, #4]
 80027f6:	e7bc      	b.n	8002772 <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027f8:	6872      	ldr	r2, [r6, #4]
 80027fa:	4c35      	ldr	r4, [pc, #212]	; (80028d0 <HAL_RCC_ClockConfig+0x178>)
 80027fc:	2a01      	cmp	r2, #1
 80027fe:	d128      	bne.n	8002852 <HAL_RCC_ClockConfig+0xfa>
 8002800:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002804:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002808:	6821      	ldr	r1, [r4, #0]
 800280a:	fa93 f3a3 	rbit	r3, r3
 800280e:	fab3 f383 	clz	r3, r3
 8002812:	f003 031f 	and.w	r3, r3, #31
 8002816:	fa02 f303 	lsl.w	r3, r2, r3
 800281a:	420b      	tst	r3, r1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800281c:	d0e1      	beq.n	80027e2 <HAL_RCC_ClockConfig+0x8a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800281e:	6863      	ldr	r3, [r4, #4]
 8002820:	f023 0303 	bic.w	r3, r3, #3
 8002824:	431a      	orrs	r2, r3
 8002826:	6062      	str	r2, [r4, #4]
    tickstart = HAL_GetTick();
 8002828:	f7fe f9c6 	bl	8000bb8 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800282c:	6873      	ldr	r3, [r6, #4]
 800282e:	2b01      	cmp	r3, #1
    tickstart = HAL_GetTick();
 8002830:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002832:	f241 3888 	movw	r8, #5000	; 0x1388
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002836:	d11f      	bne.n	8002878 <HAL_RCC_ClockConfig+0x120>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002838:	6863      	ldr	r3, [r4, #4]
 800283a:	f003 030c 	and.w	r3, r3, #12
 800283e:	2b04      	cmp	r3, #4
 8002840:	d099      	beq.n	8002776 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002842:	f7fe f9b9 	bl	8000bb8 <HAL_GetTick>
 8002846:	1bc0      	subs	r0, r0, r7
 8002848:	4540      	cmp	r0, r8
 800284a:	d9f5      	bls.n	8002838 <HAL_RCC_ClockConfig+0xe0>
          return HAL_TIMEOUT;
 800284c:	2003      	movs	r0, #3
 800284e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002852:	2a02      	cmp	r2, #2
 8002854:	bf0c      	ite	eq
 8002856:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 800285a:	2302      	movne	r3, #2
 800285c:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002860:	6820      	ldr	r0, [r4, #0]
 8002862:	fa93 f3a3 	rbit	r3, r3
 8002866:	fab3 f383 	clz	r3, r3
 800286a:	f003 031f 	and.w	r3, r3, #31
 800286e:	2101      	movs	r1, #1
 8002870:	fa01 f303 	lsl.w	r3, r1, r3
 8002874:	4203      	tst	r3, r0
 8002876:	e7d1      	b.n	800281c <HAL_RCC_ClockConfig+0xc4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002878:	2b02      	cmp	r3, #2
 800287a:	d110      	bne.n	800289e <HAL_RCC_ClockConfig+0x146>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800287c:	6863      	ldr	r3, [r4, #4]
 800287e:	f003 030c 	and.w	r3, r3, #12
 8002882:	2b08      	cmp	r3, #8
 8002884:	f43f af77 	beq.w	8002776 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002888:	f7fe f996 	bl	8000bb8 <HAL_GetTick>
 800288c:	1bc0      	subs	r0, r0, r7
 800288e:	4540      	cmp	r0, r8
 8002890:	d9f4      	bls.n	800287c <HAL_RCC_ClockConfig+0x124>
 8002892:	e7db      	b.n	800284c <HAL_RCC_ClockConfig+0xf4>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002894:	f7fe f990 	bl	8000bb8 <HAL_GetTick>
 8002898:	1bc0      	subs	r0, r0, r7
 800289a:	4540      	cmp	r0, r8
 800289c:	d8d6      	bhi.n	800284c <HAL_RCC_ClockConfig+0xf4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800289e:	6863      	ldr	r3, [r4, #4]
 80028a0:	f013 0f0c 	tst.w	r3, #12
 80028a4:	d1f6      	bne.n	8002894 <HAL_RCC_ClockConfig+0x13c>
 80028a6:	e766      	b.n	8002776 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028a8:	6813      	ldr	r3, [r2, #0]
 80028aa:	f023 0307 	bic.w	r3, r3, #7
 80028ae:	432b      	orrs	r3, r5
 80028b0:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80028b2:	6813      	ldr	r3, [r2, #0]
 80028b4:	f003 0307 	and.w	r3, r3, #7
 80028b8:	429d      	cmp	r5, r3
 80028ba:	d192      	bne.n	80027e2 <HAL_RCC_ClockConfig+0x8a>
 80028bc:	e762      	b.n	8002784 <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028be:	6863      	ldr	r3, [r4, #4]
 80028c0:	68f1      	ldr	r1, [r6, #12]
 80028c2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80028c6:	430b      	orrs	r3, r1
 80028c8:	6063      	str	r3, [r4, #4]
 80028ca:	e761      	b.n	8002790 <HAL_RCC_ClockConfig+0x38>
 80028cc:	40022000 	.word	0x40022000
 80028d0:	40021000 	.word	0x40021000
 80028d4:	0800566b 	.word	0x0800566b
 80028d8:	20000110 	.word	0x20000110

080028dc <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 80028dc:	4b01      	ldr	r3, [pc, #4]	; (80028e4 <HAL_RCC_GetHCLKFreq+0x8>)
 80028de:	6818      	ldr	r0, [r3, #0]
 80028e0:	4770      	bx	lr
 80028e2:	bf00      	nop
 80028e4:	20000110 	.word	0x20000110

080028e8 <HAL_RCCEx_PeriphCLKConfig>:
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80028e8:	6803      	ldr	r3, [r0, #0]
{
 80028ea:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80028ee:	03dd      	lsls	r5, r3, #15
{
 80028f0:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80028f2:	d523      	bpl.n	800293c <HAL_RCCEx_PeriphCLKConfig+0x54>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028f4:	4d7c      	ldr	r5, [pc, #496]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80028f6:	69eb      	ldr	r3, [r5, #28]
 80028f8:	00d8      	lsls	r0, r3, #3
 80028fa:	f100 8098 	bmi.w	8002a2e <HAL_RCCEx_PeriphCLKConfig+0x146>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028fe:	69eb      	ldr	r3, [r5, #28]
 8002900:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002904:	61eb      	str	r3, [r5, #28]
 8002906:	69eb      	ldr	r3, [r5, #28]
 8002908:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800290c:	9301      	str	r3, [sp, #4]
 800290e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002910:	2601      	movs	r6, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002912:	4f76      	ldr	r7, [pc, #472]	; (8002aec <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	05d9      	lsls	r1, r3, #23
 8002918:	f140 808b 	bpl.w	8002a32 <HAL_RCCEx_PeriphCLKConfig+0x14a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800291c:	6a2b      	ldr	r3, [r5, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800291e:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002922:	f040 809b 	bne.w	8002a5c <HAL_RCCEx_PeriphCLKConfig+0x174>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002926:	6a2b      	ldr	r3, [r5, #32]
 8002928:	6862      	ldr	r2, [r4, #4]
 800292a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800292e:	4313      	orrs	r3, r2
 8002930:	622b      	str	r3, [r5, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002932:	b11e      	cbz	r6, 800293c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002934:	69eb      	ldr	r3, [r5, #28]
 8002936:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800293a:	61eb      	str	r3, [r5, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800293c:	6820      	ldr	r0, [r4, #0]
 800293e:	07c7      	lsls	r7, r0, #31
 8002940:	d506      	bpl.n	8002950 <HAL_RCCEx_PeriphCLKConfig+0x68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002942:	4a69      	ldr	r2, [pc, #420]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8002944:	68a1      	ldr	r1, [r4, #8]
 8002946:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002948:	f023 0303 	bic.w	r3, r3, #3
 800294c:	430b      	orrs	r3, r1
 800294e:	6313      	str	r3, [r2, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002950:	0786      	lsls	r6, r0, #30
 8002952:	d506      	bpl.n	8002962 <HAL_RCCEx_PeriphCLKConfig+0x7a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002954:	4a64      	ldr	r2, [pc, #400]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8002956:	68e1      	ldr	r1, [r4, #12]
 8002958:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800295a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800295e:	430b      	orrs	r3, r1
 8002960:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002962:	0745      	lsls	r5, r0, #29
 8002964:	d506      	bpl.n	8002974 <HAL_RCCEx_PeriphCLKConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002966:	4a60      	ldr	r2, [pc, #384]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8002968:	6921      	ldr	r1, [r4, #16]
 800296a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800296c:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8002970:	430b      	orrs	r3, r1
 8002972:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002974:	0681      	lsls	r1, r0, #26
 8002976:	d506      	bpl.n	8002986 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002978:	4a5b      	ldr	r2, [pc, #364]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800297a:	69e1      	ldr	r1, [r4, #28]
 800297c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800297e:	f023 0310 	bic.w	r3, r3, #16
 8002982:	430b      	orrs	r3, r1
 8002984:	6313      	str	r3, [r2, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002986:	0382      	lsls	r2, r0, #14
 8002988:	d506      	bpl.n	8002998 <HAL_RCCEx_PeriphCLKConfig+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800298a:	4a57      	ldr	r2, [pc, #348]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800298c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800298e:	6853      	ldr	r3, [r2, #4]
 8002990:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002994:	430b      	orrs	r3, r1
 8002996:	6053      	str	r3, [r2, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002998:	0643      	lsls	r3, r0, #25
 800299a:	d506      	bpl.n	80029aa <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800299c:	4a52      	ldr	r2, [pc, #328]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800299e:	6a21      	ldr	r1, [r4, #32]
 80029a0:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80029a2:	f023 0320 	bic.w	r3, r3, #32
 80029a6:	430b      	orrs	r3, r1
 80029a8:	6313      	str	r3, [r2, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80029aa:	0707      	lsls	r7, r0, #28
 80029ac:	d506      	bpl.n	80029bc <HAL_RCCEx_PeriphCLKConfig+0xd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80029ae:	4a4e      	ldr	r2, [pc, #312]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80029b0:	6961      	ldr	r1, [r4, #20]
 80029b2:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80029b4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80029b8:	430b      	orrs	r3, r1
 80029ba:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80029bc:	06c6      	lsls	r6, r0, #27
 80029be:	d506      	bpl.n	80029ce <HAL_RCCEx_PeriphCLKConfig+0xe6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80029c0:	4a49      	ldr	r2, [pc, #292]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80029c2:	69a1      	ldr	r1, [r4, #24]
 80029c4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80029c6:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80029ca:	430b      	orrs	r3, r1
 80029cc:	6313      	str	r3, [r2, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80029ce:	0585      	lsls	r5, r0, #22
 80029d0:	d506      	bpl.n	80029e0 <HAL_RCCEx_PeriphCLKConfig+0xf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80029d2:	4a45      	ldr	r2, [pc, #276]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80029d4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80029d6:	6853      	ldr	r3, [r2, #4]
 80029d8:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80029dc:	430b      	orrs	r3, r1
 80029de:	6053      	str	r3, [r2, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80029e0:	0601      	lsls	r1, r0, #24
 80029e2:	d506      	bpl.n	80029f2 <HAL_RCCEx_PeriphCLKConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80029e4:	4a40      	ldr	r2, [pc, #256]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80029e6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80029e8:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80029ea:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 80029ee:	430b      	orrs	r3, r1
 80029f0:	62d3      	str	r3, [r2, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80029f2:	05c2      	lsls	r2, r0, #23
 80029f4:	d506      	bpl.n	8002a04 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80029f6:	4a3c      	ldr	r2, [pc, #240]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80029f8:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80029fa:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80029fc:	f423 5378 	bic.w	r3, r3, #15872	; 0x3e00
 8002a00:	430b      	orrs	r3, r1
 8002a02:	62d3      	str	r3, [r2, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002a04:	04c3      	lsls	r3, r0, #19
 8002a06:	d506      	bpl.n	8002a16 <HAL_RCCEx_PeriphCLKConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002a08:	4a37      	ldr	r2, [pc, #220]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8002a0a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002a0c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002a0e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002a12:	430b      	orrs	r3, r1
 8002a14:	6313      	str	r3, [r2, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8002a16:	f410 5000 	ands.w	r0, r0, #8192	; 0x2000
 8002a1a:	d01c      	beq.n	8002a56 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8002a1c:	4a32      	ldr	r2, [pc, #200]	; (8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8002a1e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002a20:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002a22:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002a26:	430b      	orrs	r3, r1
 8002a28:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002a2a:	2000      	movs	r0, #0
 8002a2c:	e013      	b.n	8002a56 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    FlagStatus       pwrclkchanged = RESET;
 8002a2e:	2600      	movs	r6, #0
 8002a30:	e76f      	b.n	8002912 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a38:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8002a3a:	f7fe f8bd 	bl	8000bb8 <HAL_GetTick>
 8002a3e:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	05da      	lsls	r2, r3, #23
 8002a44:	f53f af6a 	bmi.w	800291c <HAL_RCCEx_PeriphCLKConfig+0x34>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a48:	f7fe f8b6 	bl	8000bb8 <HAL_GetTick>
 8002a4c:	eba0 0008 	sub.w	r0, r0, r8
 8002a50:	2864      	cmp	r0, #100	; 0x64
 8002a52:	d9f5      	bls.n	8002a40 <HAL_RCCEx_PeriphCLKConfig+0x158>
          return HAL_TIMEOUT;
 8002a54:	2003      	movs	r0, #3
}
 8002a56:	b002      	add	sp, #8
 8002a58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002a5c:	6862      	ldr	r2, [r4, #4]
 8002a5e:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8002a62:	4293      	cmp	r3, r2
 8002a64:	f43f af5f 	beq.w	8002926 <HAL_RCCEx_PeriphCLKConfig+0x3e>
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002a68:	6a29      	ldr	r1, [r5, #32]
 8002a6a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002a6e:	f421 7040 	bic.w	r0, r1, #768	; 0x300
 8002a72:	fa93 f2a3 	rbit	r2, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 8002a76:	f8df e078 	ldr.w	lr, [pc, #120]	; 8002af0 <HAL_RCCEx_PeriphCLKConfig+0x208>
 8002a7a:	fab2 f282 	clz	r2, r2
 8002a7e:	4472      	add	r2, lr
 8002a80:	0092      	lsls	r2, r2, #2
 8002a82:	2701      	movs	r7, #1
 8002a84:	6017      	str	r7, [r2, #0]
 8002a86:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002a8a:	fab3 f383 	clz	r3, r3
 8002a8e:	4473      	add	r3, lr
 8002a90:	009b      	lsls	r3, r3, #2
 8002a92:	2200      	movs	r2, #0
 8002a94:	601a      	str	r2, [r3, #0]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002a96:	07cb      	lsls	r3, r1, #31
      RCC->BDCR = temp_reg;
 8002a98:	6228      	str	r0, [r5, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002a9a:	f57f af44 	bpl.w	8002926 <HAL_RCCEx_PeriphCLKConfig+0x3e>
        tickstart = HAL_GetTick();
 8002a9e:	f7fe f88b 	bl	8000bb8 <HAL_GetTick>
 8002aa2:	f04f 0802 	mov.w	r8, #2
 8002aa6:	4682      	mov	sl, r0
 8002aa8:	46c1      	mov	r9, r8
 8002aaa:	fa98 f3a8 	rbit	r3, r8
 8002aae:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ab2:	b1a3      	cbz	r3, 8002ade <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8002ab4:	6a2a      	ldr	r2, [r5, #32]
 8002ab6:	fa99 f3a9 	rbit	r3, r9
 8002aba:	fab3 f383 	clz	r3, r3
 8002abe:	f003 031f 	and.w	r3, r3, #31
 8002ac2:	fa07 f303 	lsl.w	r3, r7, r3
 8002ac6:	4213      	tst	r3, r2
 8002ac8:	f47f af2d 	bne.w	8002926 <HAL_RCCEx_PeriphCLKConfig+0x3e>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002acc:	f7fe f874 	bl	8000bb8 <HAL_GetTick>
 8002ad0:	f241 3388 	movw	r3, #5000	; 0x1388
 8002ad4:	eba0 000a 	sub.w	r0, r0, sl
 8002ad8:	4298      	cmp	r0, r3
 8002ada:	d9e6      	bls.n	8002aaa <HAL_RCCEx_PeriphCLKConfig+0x1c2>
 8002adc:	e7ba      	b.n	8002a54 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8002ade:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ae2:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8002ae4:	e7e7      	b.n	8002ab6 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8002ae6:	bf00      	nop
 8002ae8:	40021000 	.word	0x40021000
 8002aec:	40007000 	.word	0x40007000
 8002af0:	10908100 	.word	0x10908100

08002af4 <HAL_TIM_PeriodElapsedCallback>:
 8002af4:	4770      	bx	lr

08002af6 <HAL_TIM_OC_DelayElapsedCallback>:
 8002af6:	4770      	bx	lr

08002af8 <HAL_TIM_IC_CaptureCallback>:
 8002af8:	4770      	bx	lr

08002afa <HAL_TIM_PWM_PulseFinishedCallback>:
 8002afa:	4770      	bx	lr

08002afc <HAL_TIM_TriggerCallback>:
 8002afc:	4770      	bx	lr

08002afe <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002afe:	6803      	ldr	r3, [r0, #0]
 8002b00:	691a      	ldr	r2, [r3, #16]
 8002b02:	0791      	lsls	r1, r2, #30
{
 8002b04:	b510      	push	{r4, lr}
 8002b06:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002b08:	d50f      	bpl.n	8002b2a <HAL_TIM_IRQHandler+0x2c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8002b0a:	68da      	ldr	r2, [r3, #12]
 8002b0c:	0792      	lsls	r2, r2, #30
 8002b0e:	d50c      	bpl.n	8002b2a <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002b10:	f06f 0202 	mvn.w	r2, #2
 8002b14:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002b16:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002b18:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002b1a:	0799      	lsls	r1, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002b1c:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002b1e:	f000 8085 	beq.w	8002c2c <HAL_TIM_IRQHandler+0x12e>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8002b22:	f7ff ffe9 	bl	8002af8 <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b26:	2300      	movs	r3, #0
 8002b28:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002b2a:	6823      	ldr	r3, [r4, #0]
 8002b2c:	691a      	ldr	r2, [r3, #16]
 8002b2e:	0752      	lsls	r2, r2, #29
 8002b30:	d510      	bpl.n	8002b54 <HAL_TIM_IRQHandler+0x56>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8002b32:	68da      	ldr	r2, [r3, #12]
 8002b34:	0750      	lsls	r0, r2, #29
 8002b36:	d50d      	bpl.n	8002b54 <HAL_TIM_IRQHandler+0x56>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002b38:	f06f 0204 	mvn.w	r2, #4
 8002b3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002b3e:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002b40:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002b42:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002b46:	7722      	strb	r2, [r4, #28]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002b48:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002b4a:	d075      	beq.n	8002c38 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 8002b4c:	f7ff ffd4 	bl	8002af8 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b50:	2300      	movs	r3, #0
 8002b52:	7723      	strb	r3, [r4, #28]
    } 
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002b54:	6823      	ldr	r3, [r4, #0]
 8002b56:	691a      	ldr	r2, [r3, #16]
 8002b58:	0711      	lsls	r1, r2, #28
 8002b5a:	d50f      	bpl.n	8002b7c <HAL_TIM_IRQHandler+0x7e>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8002b5c:	68da      	ldr	r2, [r3, #12]
 8002b5e:	0712      	lsls	r2, r2, #28
 8002b60:	d50c      	bpl.n	8002b7c <HAL_TIM_IRQHandler+0x7e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002b62:	f06f 0208 	mvn.w	r2, #8
 8002b66:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002b68:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002b6a:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002b6c:	079b      	lsls	r3, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002b6e:	7722      	strb	r2, [r4, #28]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002b70:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002b72:	d067      	beq.n	8002c44 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8002b74:	f7ff ffc0 	bl	8002af8 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002b7c:	6823      	ldr	r3, [r4, #0]
 8002b7e:	691a      	ldr	r2, [r3, #16]
 8002b80:	06d0      	lsls	r0, r2, #27
 8002b82:	d510      	bpl.n	8002ba6 <HAL_TIM_IRQHandler+0xa8>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8002b84:	68da      	ldr	r2, [r3, #12]
 8002b86:	06d1      	lsls	r1, r2, #27
 8002b88:	d50d      	bpl.n	8002ba6 <HAL_TIM_IRQHandler+0xa8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002b8a:	f06f 0210 	mvn.w	r2, #16
 8002b8e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002b90:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002b92:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002b94:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002b98:	7722      	strb	r2, [r4, #28]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002b9a:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002b9c:	d058      	beq.n	8002c50 <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 8002b9e:	f7ff ffab 	bl	8002af8 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	7723      	strb	r3, [r4, #28]
    } 
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002ba6:	6823      	ldr	r3, [r4, #0]
 8002ba8:	691a      	ldr	r2, [r3, #16]
 8002baa:	07d2      	lsls	r2, r2, #31
 8002bac:	d508      	bpl.n	8002bc0 <HAL_TIM_IRQHandler+0xc2>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8002bae:	68da      	ldr	r2, [r3, #12]
 8002bb0:	07d0      	lsls	r0, r2, #31
 8002bb2:	d505      	bpl.n	8002bc0 <HAL_TIM_IRQHandler+0xc2>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002bb4:	f06f 0201 	mvn.w	r2, #1
 8002bb8:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002bba:	4620      	mov	r0, r4
 8002bbc:	f7ff ff9a 	bl	8002af4 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002bc0:	6823      	ldr	r3, [r4, #0]
 8002bc2:	691a      	ldr	r2, [r3, #16]
 8002bc4:	0611      	lsls	r1, r2, #24
 8002bc6:	d508      	bpl.n	8002bda <HAL_TIM_IRQHandler+0xdc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002bc8:	68da      	ldr	r2, [r3, #12]
 8002bca:	0612      	lsls	r2, r2, #24
 8002bcc:	d505      	bpl.n	8002bda <HAL_TIM_IRQHandler+0xdc>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002bce:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002bd2:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002bd4:	4620      	mov	r0, r4
 8002bd6:	f000 f9a2 	bl	8002f1e <HAL_TIMEx_BreakCallback>
    }
  }

#if defined(TIM_FLAG_BREAK2)
  /* TIM Break input 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002bda:	6823      	ldr	r3, [r4, #0]
 8002bdc:	691a      	ldr	r2, [r3, #16]
 8002bde:	05d0      	lsls	r0, r2, #23
 8002be0:	d508      	bpl.n	8002bf4 <HAL_TIM_IRQHandler+0xf6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002be2:	68da      	ldr	r2, [r3, #12]
 8002be4:	0611      	lsls	r1, r2, #24
 8002be6:	d505      	bpl.n	8002bf4 <HAL_TIM_IRQHandler+0xf6>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002be8:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002bec:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8002bee:	4620      	mov	r0, r4
 8002bf0:	f000 f996 	bl	8002f20 <HAL_TIMEx_Break2Callback>
    }
  }
#endif

  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002bf4:	6823      	ldr	r3, [r4, #0]
 8002bf6:	691a      	ldr	r2, [r3, #16]
 8002bf8:	0652      	lsls	r2, r2, #25
 8002bfa:	d508      	bpl.n	8002c0e <HAL_TIM_IRQHandler+0x110>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8002bfc:	68da      	ldr	r2, [r3, #12]
 8002bfe:	0650      	lsls	r0, r2, #25
 8002c00:	d505      	bpl.n	8002c0e <HAL_TIM_IRQHandler+0x110>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002c02:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002c06:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002c08:	4620      	mov	r0, r4
 8002c0a:	f7ff ff77 	bl	8002afc <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002c0e:	6823      	ldr	r3, [r4, #0]
 8002c10:	691a      	ldr	r2, [r3, #16]
 8002c12:	0691      	lsls	r1, r2, #26
 8002c14:	d522      	bpl.n	8002c5c <HAL_TIM_IRQHandler+0x15e>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8002c16:	68da      	ldr	r2, [r3, #12]
 8002c18:	0692      	lsls	r2, r2, #26
 8002c1a:	d51f      	bpl.n	8002c5c <HAL_TIM_IRQHandler+0x15e>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002c1c:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8002c20:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002c22:	611a      	str	r2, [r3, #16]
    }
  }
}
 8002c24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 8002c28:	f000 b978 	b.w	8002f1c <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c2c:	f7ff ff63 	bl	8002af6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c30:	4620      	mov	r0, r4
 8002c32:	f7ff ff62 	bl	8002afa <HAL_TIM_PWM_PulseFinishedCallback>
 8002c36:	e776      	b.n	8002b26 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c38:	f7ff ff5d 	bl	8002af6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c3c:	4620      	mov	r0, r4
 8002c3e:	f7ff ff5c 	bl	8002afa <HAL_TIM_PWM_PulseFinishedCallback>
 8002c42:	e785      	b.n	8002b50 <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c44:	f7ff ff57 	bl	8002af6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8002c48:	4620      	mov	r0, r4
 8002c4a:	f7ff ff56 	bl	8002afa <HAL_TIM_PWM_PulseFinishedCallback>
 8002c4e:	e793      	b.n	8002b78 <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c50:	f7ff ff51 	bl	8002af6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c54:	4620      	mov	r0, r4
 8002c56:	f7ff ff50 	bl	8002afa <HAL_TIM_PWM_PulseFinishedCallback>
 8002c5a:	e7a2      	b.n	8002ba2 <HAL_TIM_IRQHandler+0xa4>
 8002c5c:	bd10      	pop	{r4, pc}
	...

08002c60 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002c60:	4a2c      	ldr	r2, [pc, #176]	; (8002d14 <TIM_Base_SetConfig+0xb4>)
  tmpcr1 = TIMx->CR1;
 8002c62:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002c64:	4290      	cmp	r0, r2
 8002c66:	d00e      	beq.n	8002c86 <TIM_Base_SetConfig+0x26>
 8002c68:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002c6c:	d00b      	beq.n	8002c86 <TIM_Base_SetConfig+0x26>
 8002c6e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002c72:	4290      	cmp	r0, r2
 8002c74:	d007      	beq.n	8002c86 <TIM_Base_SetConfig+0x26>
 8002c76:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002c7a:	4290      	cmp	r0, r2
 8002c7c:	d003      	beq.n	8002c86 <TIM_Base_SetConfig+0x26>
 8002c7e:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8002c82:	4290      	cmp	r0, r2
 8002c84:	d115      	bne.n	8002cb2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8002c86:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002c88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002c8c:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002c8e:	4a21      	ldr	r2, [pc, #132]	; (8002d14 <TIM_Base_SetConfig+0xb4>)
 8002c90:	4290      	cmp	r0, r2
 8002c92:	d019      	beq.n	8002cc8 <TIM_Base_SetConfig+0x68>
 8002c94:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002c98:	d016      	beq.n	8002cc8 <TIM_Base_SetConfig+0x68>
 8002c9a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002c9e:	4290      	cmp	r0, r2
 8002ca0:	d012      	beq.n	8002cc8 <TIM_Base_SetConfig+0x68>
 8002ca2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002ca6:	4290      	cmp	r0, r2
 8002ca8:	d00e      	beq.n	8002cc8 <TIM_Base_SetConfig+0x68>
 8002caa:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8002cae:	4290      	cmp	r0, r2
 8002cb0:	d00a      	beq.n	8002cc8 <TIM_Base_SetConfig+0x68>
 8002cb2:	4a19      	ldr	r2, [pc, #100]	; (8002d18 <TIM_Base_SetConfig+0xb8>)
 8002cb4:	4290      	cmp	r0, r2
 8002cb6:	d007      	beq.n	8002cc8 <TIM_Base_SetConfig+0x68>
 8002cb8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002cbc:	4290      	cmp	r0, r2
 8002cbe:	d003      	beq.n	8002cc8 <TIM_Base_SetConfig+0x68>
 8002cc0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002cc4:	4290      	cmp	r0, r2
 8002cc6:	d103      	bne.n	8002cd0 <TIM_Base_SetConfig+0x70>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002cc8:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002cca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002cce:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002cd0:	694a      	ldr	r2, [r1, #20]
 8002cd2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002cd6:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8002cd8:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002cda:	688b      	ldr	r3, [r1, #8]
 8002cdc:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002cde:	680b      	ldr	r3, [r1, #0]
 8002ce0:	6283      	str	r3, [r0, #40]	; 0x28
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8002ce2:	4b0c      	ldr	r3, [pc, #48]	; (8002d14 <TIM_Base_SetConfig+0xb4>)
 8002ce4:	4298      	cmp	r0, r3
 8002ce6:	d00f      	beq.n	8002d08 <TIM_Base_SetConfig+0xa8>
 8002ce8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002cec:	4298      	cmp	r0, r3
 8002cee:	d00b      	beq.n	8002d08 <TIM_Base_SetConfig+0xa8>
 8002cf0:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8002cf4:	4298      	cmp	r0, r3
 8002cf6:	d007      	beq.n	8002d08 <TIM_Base_SetConfig+0xa8>
 8002cf8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002cfc:	4298      	cmp	r0, r3
 8002cfe:	d003      	beq.n	8002d08 <TIM_Base_SetConfig+0xa8>
 8002d00:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002d04:	4298      	cmp	r0, r3
 8002d06:	d101      	bne.n	8002d0c <TIM_Base_SetConfig+0xac>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002d08:	690b      	ldr	r3, [r1, #16]
 8002d0a:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	6143      	str	r3, [r0, #20]
 8002d10:	4770      	bx	lr
 8002d12:	bf00      	nop
 8002d14:	40012c00 	.word	0x40012c00
 8002d18:	40014000 	.word	0x40014000

08002d1c <HAL_TIM_Base_Init>:
{ 
 8002d1c:	b510      	push	{r4, lr}
  if(htim == NULL)
 8002d1e:	4604      	mov	r4, r0
 8002d20:	b1a0      	cbz	r0, 8002d4c <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002d22:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002d26:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002d2a:	b91b      	cbnz	r3, 8002d34 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002d2c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002d30:	f001 fb74 	bl	800441c <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8002d34:	2302      	movs	r3, #2
 8002d36:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002d3a:	6820      	ldr	r0, [r4, #0]
 8002d3c:	1d21      	adds	r1, r4, #4
 8002d3e:	f7ff ff8f 	bl	8002c60 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002d42:	2301      	movs	r3, #1
 8002d44:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002d48:	2000      	movs	r0, #0
 8002d4a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002d4c:	2001      	movs	r0, #1
}
 8002d4e:	bd10      	pop	{r4, pc}

08002d50 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002d50:	b510      	push	{r4, lr}
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;
 8002d52:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002d54:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d56:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002d5a:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8002d5e:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d60:	6083      	str	r3, [r0, #8]
 8002d62:	bd10      	pop	{r4, pc}

08002d64 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8002d64:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002d68:	2b01      	cmp	r3, #1
{
 8002d6a:	b570      	push	{r4, r5, r6, lr}
 8002d6c:	4604      	mov	r4, r0
 8002d6e:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8002d72:	d01a      	beq.n	8002daa <HAL_TIM_ConfigClockSource+0x46>
  htim->State = HAL_TIM_STATE_BUSY;
 8002d74:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8002d78:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8002d80:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d82:	4b52      	ldr	r3, [pc, #328]	; (8002ecc <HAL_TIM_ConfigClockSource+0x168>)
 8002d84:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 8002d86:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8002d88:	680b      	ldr	r3, [r1, #0]
 8002d8a:	2b40      	cmp	r3, #64	; 0x40
 8002d8c:	d075      	beq.n	8002e7a <HAL_TIM_ConfigClockSource+0x116>
 8002d8e:	d818      	bhi.n	8002dc2 <HAL_TIM_ConfigClockSource+0x5e>
 8002d90:	2b10      	cmp	r3, #16
 8002d92:	f000 808f 	beq.w	8002eb4 <HAL_TIM_ConfigClockSource+0x150>
 8002d96:	d809      	bhi.n	8002dac <HAL_TIM_ConfigClockSource+0x48>
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	f000 8085 	beq.w	8002ea8 <HAL_TIM_ConfigClockSource+0x144>
  htim->State = HAL_TIM_STATE_READY;
 8002d9e:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8002da0:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002da2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002da6:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8002daa:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8002dac:	2b20      	cmp	r3, #32
 8002dae:	f000 8087 	beq.w	8002ec0 <HAL_TIM_ConfigClockSource+0x15c>
 8002db2:	2b30      	cmp	r3, #48	; 0x30
 8002db4:	d1f3      	bne.n	8002d9e <HAL_TIM_ConfigClockSource+0x3a>
   tmpsmcr = TIMx->SMCR;
 8002db6:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002db8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002dbc:	f043 0337 	orr.w	r3, r3, #55	; 0x37
 8002dc0:	e033      	b.n	8002e2a <HAL_TIM_ConfigClockSource+0xc6>
  switch (sClockSourceConfig->ClockSource)
 8002dc2:	2b70      	cmp	r3, #112	; 0x70
 8002dc4:	d033      	beq.n	8002e2e <HAL_TIM_ConfigClockSource+0xca>
 8002dc6:	d81b      	bhi.n	8002e00 <HAL_TIM_ConfigClockSource+0x9c>
 8002dc8:	2b50      	cmp	r3, #80	; 0x50
 8002dca:	d03f      	beq.n	8002e4c <HAL_TIM_ConfigClockSource+0xe8>
 8002dcc:	2b60      	cmp	r3, #96	; 0x60
 8002dce:	d1e6      	bne.n	8002d9e <HAL_TIM_ConfigClockSource+0x3a>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 8002dd0:	684d      	ldr	r5, [r1, #4]
 8002dd2:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002dd4:	6a01      	ldr	r1, [r0, #32]
 8002dd6:	f021 0110 	bic.w	r1, r1, #16
 8002dda:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ddc:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8002dde:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002de0:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002de4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002de8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002dec:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8002df0:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002df2:	6203      	str	r3, [r0, #32]
   tmpsmcr = TIMx->SMCR;
 8002df4:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002df6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002dfa:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 8002dfe:	e014      	b.n	8002e2a <HAL_TIM_ConfigClockSource+0xc6>
  switch (sClockSourceConfig->ClockSource)
 8002e00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e04:	d00c      	beq.n	8002e20 <HAL_TIM_ConfigClockSource+0xbc>
 8002e06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e0a:	d1c8      	bne.n	8002d9e <HAL_TIM_ConfigClockSource+0x3a>
      TIM_ETR_SetConfig(htim->Instance, 
 8002e0c:	68cb      	ldr	r3, [r1, #12]
 8002e0e:	684a      	ldr	r2, [r1, #4]
 8002e10:	6889      	ldr	r1, [r1, #8]
 8002e12:	f7ff ff9d 	bl	8002d50 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002e16:	6822      	ldr	r2, [r4, #0]
 8002e18:	6893      	ldr	r3, [r2, #8]
 8002e1a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e1e:	e013      	b.n	8002e48 <HAL_TIM_ConfigClockSource+0xe4>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002e20:	6883      	ldr	r3, [r0, #8]
 8002e22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e26:	f023 0307 	bic.w	r3, r3, #7
   TIMx->SMCR = tmpsmcr;
 8002e2a:	6083      	str	r3, [r0, #8]
 8002e2c:	e7b7      	b.n	8002d9e <HAL_TIM_ConfigClockSource+0x3a>
      TIM_ETR_SetConfig(htim->Instance, 
 8002e2e:	68cb      	ldr	r3, [r1, #12]
 8002e30:	684a      	ldr	r2, [r1, #4]
 8002e32:	6889      	ldr	r1, [r1, #8]
 8002e34:	f7ff ff8c 	bl	8002d50 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002e38:	6822      	ldr	r2, [r4, #0]
 8002e3a:	6893      	ldr	r3, [r2, #8]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002e3c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e40:	f023 0377 	bic.w	r3, r3, #119	; 0x77
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002e44:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002e48:	6093      	str	r3, [r2, #8]
    break;
 8002e4a:	e7a8      	b.n	8002d9e <HAL_TIM_ConfigClockSource+0x3a>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8002e4c:	684a      	ldr	r2, [r1, #4]
 8002e4e:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002e50:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e52:	6a05      	ldr	r5, [r0, #32]
 8002e54:	f025 0501 	bic.w	r5, r5, #1
 8002e58:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8002e5a:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002e5c:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002e60:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002e64:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8002e68:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8002e6a:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8002e6c:	6202      	str	r2, [r0, #32]
   tmpsmcr = TIMx->SMCR;
 8002e6e:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002e70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002e74:	f043 0357 	orr.w	r3, r3, #87	; 0x57
 8002e78:	e7d7      	b.n	8002e2a <HAL_TIM_ConfigClockSource+0xc6>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8002e7a:	684a      	ldr	r2, [r1, #4]
 8002e7c:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002e7e:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e80:	6a05      	ldr	r5, [r0, #32]
 8002e82:	f025 0501 	bic.w	r5, r5, #1
 8002e86:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8002e88:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002e8a:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002e8e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002e92:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8002e96:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8002e98:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8002e9a:	6202      	str	r2, [r0, #32]
   tmpsmcr = TIMx->SMCR;
 8002e9c:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002e9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002ea2:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 8002ea6:	e7c0      	b.n	8002e2a <HAL_TIM_ConfigClockSource+0xc6>
   tmpsmcr = TIMx->SMCR;
 8002ea8:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002eaa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002eae:	f043 0307 	orr.w	r3, r3, #7
 8002eb2:	e7ba      	b.n	8002e2a <HAL_TIM_ConfigClockSource+0xc6>
   tmpsmcr = TIMx->SMCR;
 8002eb4:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002eb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002eba:	f043 0317 	orr.w	r3, r3, #23
 8002ebe:	e7b4      	b.n	8002e2a <HAL_TIM_ConfigClockSource+0xc6>
   tmpsmcr = TIMx->SMCR;
 8002ec0:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002ec2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002ec6:	f043 0327 	orr.w	r3, r3, #39	; 0x27
 8002eca:	e7ae      	b.n	8002e2a <HAL_TIM_ConfigClockSource+0xc6>
 8002ecc:	fffe0088 	.word	0xfffe0088

08002ed0 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8002ed0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002ed4:	2b01      	cmp	r3, #1
{
 8002ed6:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 8002ed8:	d01c      	beq.n	8002f14 <HAL_TIMEx_MasterConfigSynchronization+0x44>

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002eda:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2U */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002edc:	4d0e      	ldr	r5, [pc, #56]	; (8002f18 <HAL_TIMEx_MasterConfigSynchronization+0x48>)
  tmpcr2 = htim->Instance->CR2;
 8002ede:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8002ee0:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002ee2:	42aa      	cmp	r2, r5
 8002ee4:	d003      	beq.n	8002eee <HAL_TIMEx_MasterConfigSynchronization+0x1e>
 8002ee6:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002eea:	42aa      	cmp	r2, r5
 8002eec:	d103      	bne.n	8002ef6 <HAL_TIMEx_MasterConfigSynchronization+0x26>
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
    
    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002eee:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002ef0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002ef4:	432b      	orrs	r3, r5
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002ef6:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002ef8:	6889      	ldr	r1, [r1, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8002efa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002efe:	432b      	orrs	r3, r5
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002f00:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002f04:	6053      	str	r3, [r2, #4]
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002f06:	4321      	orrs	r1, r4
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  __HAL_UNLOCK(htim);
 8002f08:	2300      	movs	r3, #0
  htim->Instance->SMCR = tmpsmcr;
 8002f0a:	6091      	str	r1, [r2, #8]
  __HAL_UNLOCK(htim);
 8002f0c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  
  return HAL_OK;
 8002f10:	4618      	mov	r0, r3
 8002f12:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(htim);
 8002f14:	2002      	movs	r0, #2
} 
 8002f16:	bd30      	pop	{r4, r5, pc}
 8002f18:	40012c00 	.word	0x40012c00

08002f1c <HAL_TIMEx_CommutationCallback>:
 8002f1c:	4770      	bx	lr

08002f1e <HAL_TIMEx_BreakCallback>:
 8002f1e:	4770      	bx	lr

08002f20 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002f20:	4770      	bx	lr

08002f22 <USBD_CDC_DataIn>:
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8002f22:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  if(pdev->pClassData != NULL)
 8002f26:	b11b      	cbz	r3, 8002f30 <USBD_CDC_DataIn+0xe>
  {
    
    hcdc->TxState = 0;
 8002f28:	2000      	movs	r0, #0
 8002f2a:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214

    return USBD_OK;
 8002f2e:	4770      	bx	lr
  }
  else
  {
    return USBD_FAIL;
 8002f30:	2002      	movs	r0, #2
  }
}
 8002f32:	4770      	bx	lr

08002f34 <USBD_CDC_EP0_RxReady>:
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{ 
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8002f34:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
{ 
 8002f38:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8002f3a:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8002f3e:	b15b      	cbz	r3, 8002f58 <USBD_CDC_EP0_RxReady+0x24>
 8002f40:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 8002f44:	28ff      	cmp	r0, #255	; 0xff
 8002f46:	d007      	beq.n	8002f58 <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 8002f4e:	4621      	mov	r1, r4
 8002f50:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      hcdc->CmdLength);
      hcdc->CmdOpCode = 0xFF; 
 8002f52:	23ff      	movs	r3, #255	; 0xff
 8002f54:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
      
  }
  return USBD_OK;
}
 8002f58:	2000      	movs	r0, #0
 8002f5a:	bd10      	pop	{r4, pc}

08002f5c <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgFSDesc);
 8002f5c:	2343      	movs	r3, #67	; 0x43
 8002f5e:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
}
 8002f60:	4800      	ldr	r0, [pc, #0]	; (8002f64 <USBD_CDC_GetFSCfgDesc+0x8>)
 8002f62:	4770      	bx	lr
 8002f64:	20000038 	.word	0x20000038

08002f68 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgHSDesc);
 8002f68:	2343      	movs	r3, #67	; 0x43
 8002f6a:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
}
 8002f6c:	4800      	ldr	r0, [pc, #0]	; (8002f70 <USBD_CDC_GetHSCfgDesc+0x8>)
 8002f6e:	4770      	bx	lr
 8002f70:	2000007c 	.word	0x2000007c

08002f74 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 8002f74:	2343      	movs	r3, #67	; 0x43
 8002f76:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
}
 8002f78:	4800      	ldr	r0, [pc, #0]	; (8002f7c <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 8002f7a:	4770      	bx	lr
 8002f7c:	200000cc 	.word	0x200000cc

08002f80 <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 8002f80:	230a      	movs	r3, #10
 8002f82:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
}
 8002f84:	4800      	ldr	r0, [pc, #0]	; (8002f88 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 8002f86:	4770      	bx	lr
 8002f88:	200000c0 	.word	0x200000c0

08002f8c <USBD_CDC_DataOut>:
{      
 8002f8c:	b538      	push	{r3, r4, r5, lr}
 8002f8e:	4605      	mov	r5, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8002f90:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8002f94:	f001 fca8 	bl	80048e8 <USBD_LL_GetRxDataSize>
  if(pdev->pClassData != NULL)
 8002f98:	f8d5 3218 	ldr.w	r3, [r5, #536]	; 0x218
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8002f9c:	f8c4 020c 	str.w	r0, [r4, #524]	; 0x20c
  if(pdev->pClassData != NULL)
 8002fa0:	b14b      	cbz	r3, 8002fb6 <USBD_CDC_DataOut+0x2a>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8002fa2:	f8d5 321c 	ldr.w	r3, [r5, #540]	; 0x21c
 8002fa6:	f8d4 0204 	ldr.w	r0, [r4, #516]	; 0x204
 8002faa:	68db      	ldr	r3, [r3, #12]
 8002fac:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 8002fb0:	4798      	blx	r3
    return USBD_OK;
 8002fb2:	2000      	movs	r0, #0
 8002fb4:	bd38      	pop	{r3, r4, r5, pc}
    return USBD_FAIL;
 8002fb6:	2002      	movs	r0, #2
}
 8002fb8:	bd38      	pop	{r3, r4, r5, pc}
	...

08002fbc <USBD_CDC_Setup>:
{
 8002fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8002fbe:	780f      	ldrb	r7, [r1, #0]
 8002fc0:	f017 0360 	ands.w	r3, r7, #96	; 0x60
{
 8002fc4:	4606      	mov	r6, r0
 8002fc6:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8002fc8:	d023      	beq.n	8003012 <USBD_CDC_Setup+0x56>
 8002fca:	2b20      	cmp	r3, #32
 8002fcc:	d119      	bne.n	8003002 <USBD_CDC_Setup+0x46>
    if (req->wLength)
 8002fce:	88ca      	ldrh	r2, [r1, #6]
 8002fd0:	784b      	ldrb	r3, [r1, #1]
 8002fd2:	b1c2      	cbz	r2, 8003006 <USBD_CDC_Setup+0x4a>
      if (req->bmRequest & 0x80)
 8002fd4:	0639      	lsls	r1, r7, #24
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8002fd6:	f8d0 5218 	ldr.w	r5, [r0, #536]	; 0x218
      if (req->bmRequest & 0x80)
 8002fda:	d50b      	bpl.n	8002ff4 <USBD_CDC_Setup+0x38>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8002fdc:	f8d0 121c 	ldr.w	r1, [r0, #540]	; 0x21c
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	688f      	ldr	r7, [r1, #8]
 8002fe4:	4629      	mov	r1, r5
 8002fe6:	47b8      	blx	r7
          USBD_CtlSendData (pdev, 
 8002fe8:	88e2      	ldrh	r2, [r4, #6]
 8002fea:	4629      	mov	r1, r5
 8002fec:	4630      	mov	r0, r6
      USBD_CtlSendData (pdev,
 8002fee:	f000 fb8a 	bl	8003706 <USBD_CtlSendData>
      break;
 8002ff2:	e006      	b.n	8003002 <USBD_CDC_Setup+0x46>
        hcdc->CmdOpCode = req->bRequest;
 8002ff4:	f885 3200 	strb.w	r3, [r5, #512]	; 0x200
        hcdc->CmdLength = req->wLength;
 8002ff8:	f885 2201 	strb.w	r2, [r5, #513]	; 0x201
        USBD_CtlPrepareRx (pdev, 
 8002ffc:	4629      	mov	r1, r5
 8002ffe:	f000 fb97 	bl	8003730 <USBD_CtlPrepareRx>
}
 8003002:	2000      	movs	r0, #0
 8003004:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8003006:	f8d0 021c 	ldr.w	r0, [r0, #540]	; 0x21c
 800300a:	6884      	ldr	r4, [r0, #8]
 800300c:	4618      	mov	r0, r3
 800300e:	47a0      	blx	r4
 8003010:	e7f7      	b.n	8003002 <USBD_CDC_Setup+0x46>
    switch (req->bRequest)
 8003012:	784b      	ldrb	r3, [r1, #1]
 8003014:	2b0a      	cmp	r3, #10
 8003016:	d1f4      	bne.n	8003002 <USBD_CDC_Setup+0x46>
      USBD_CtlSendData (pdev,
 8003018:	2201      	movs	r2, #1
 800301a:	4901      	ldr	r1, [pc, #4]	; (8003020 <USBD_CDC_Setup+0x64>)
 800301c:	e7e7      	b.n	8002fee <USBD_CDC_Setup+0x32>
 800301e:	bf00      	nop
 8003020:	200001dc 	.word	0x200001dc

08003024 <USBD_CDC_DeInit>:
{
 8003024:	b510      	push	{r4, lr}
  USBD_LL_CloseEP(pdev,
 8003026:	2181      	movs	r1, #129	; 0x81
{
 8003028:	4604      	mov	r4, r0
  USBD_LL_CloseEP(pdev,
 800302a:	f001 fbf5 	bl	8004818 <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev,
 800302e:	2101      	movs	r1, #1
 8003030:	4620      	mov	r0, r4
 8003032:	f001 fbf1 	bl	8004818 <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev,
 8003036:	2182      	movs	r1, #130	; 0x82
 8003038:	4620      	mov	r0, r4
 800303a:	f001 fbed 	bl	8004818 <USBD_LL_CloseEP>
  if(pdev->pClassData != NULL)
 800303e:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
 8003042:	b153      	cbz	r3, 800305a <USBD_CDC_DeInit+0x36>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8003044:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800304c:	f8d4 0218 	ldr.w	r0, [r4, #536]	; 0x218
 8003050:	f001 fc54 	bl	80048fc <USBD_static_free>
    pdev->pClassData = NULL;
 8003054:	2300      	movs	r3, #0
 8003056:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
}
 800305a:	2000      	movs	r0, #0
 800305c:	bd10      	pop	{r4, pc}

0800305e <USBD_CDC_Init>:
{
 800305e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8003060:	7c03      	ldrb	r3, [r0, #16]
{
 8003062:	4604      	mov	r4, r0
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8003064:	bb7b      	cbnz	r3, 80030c6 <USBD_CDC_Init+0x68>
    USBD_LL_OpenEP(pdev,
 8003066:	f44f 7300 	mov.w	r3, #512	; 0x200
 800306a:	2202      	movs	r2, #2
 800306c:	2181      	movs	r1, #129	; 0x81
 800306e:	f001 fbc3 	bl	80047f8 <USBD_LL_OpenEP>
    USBD_LL_OpenEP(pdev,
 8003072:	f44f 7300 	mov.w	r3, #512	; 0x200
    USBD_LL_OpenEP(pdev,
 8003076:	2202      	movs	r2, #2
 8003078:	2101      	movs	r1, #1
 800307a:	4620      	mov	r0, r4
 800307c:	f001 fbbc 	bl	80047f8 <USBD_LL_OpenEP>
  USBD_LL_OpenEP(pdev,
 8003080:	2308      	movs	r3, #8
 8003082:	2203      	movs	r2, #3
 8003084:	2182      	movs	r1, #130	; 0x82
 8003086:	4620      	mov	r0, r4
 8003088:	f001 fbb6 	bl	80047f8 <USBD_LL_OpenEP>
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 800308c:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8003090:	f001 fc30 	bl	80048f4 <USBD_static_malloc>
 8003094:	4606      	mov	r6, r0
 8003096:	f8c4 0218 	str.w	r0, [r4, #536]	; 0x218
  if(pdev->pClassData == NULL)
 800309a:	b320      	cbz	r0, 80030e6 <USBD_CDC_Init+0x88>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800309c:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4798      	blx	r3
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 80030a4:	7c27      	ldrb	r7, [r4, #16]
    hcdc->TxState =0;
 80030a6:	2500      	movs	r5, #0
 80030a8:	f8c6 5214 	str.w	r5, [r6, #532]	; 0x214
    hcdc->RxState =0;
 80030ac:	f8c6 5218 	str.w	r5, [r6, #536]	; 0x218
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 80030b0:	b987      	cbnz	r7, 80030d4 <USBD_CDC_Init+0x76>
      USBD_LL_PrepareReceive(pdev,
 80030b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80030b6:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 80030ba:	2101      	movs	r1, #1
 80030bc:	4620      	mov	r0, r4
 80030be:	f001 fc05 	bl	80048cc <USBD_LL_PrepareReceive>
  uint8_t ret = 0;
 80030c2:	4638      	mov	r0, r7
 80030c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    USBD_LL_OpenEP(pdev,
 80030c6:	2340      	movs	r3, #64	; 0x40
 80030c8:	2202      	movs	r2, #2
 80030ca:	2181      	movs	r1, #129	; 0x81
 80030cc:	f001 fb94 	bl	80047f8 <USBD_LL_OpenEP>
    USBD_LL_OpenEP(pdev,
 80030d0:	2340      	movs	r3, #64	; 0x40
 80030d2:	e7d0      	b.n	8003076 <USBD_CDC_Init+0x18>
      USBD_LL_PrepareReceive(pdev,
 80030d4:	2340      	movs	r3, #64	; 0x40
 80030d6:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 80030da:	2101      	movs	r1, #1
 80030dc:	4620      	mov	r0, r4
 80030de:	f001 fbf5 	bl	80048cc <USBD_LL_PrepareReceive>
  uint8_t ret = 0;
 80030e2:	4628      	mov	r0, r5
 80030e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ret = 1; 
 80030e6:	2001      	movs	r0, #1
}
 80030e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080030ea <USBD_CDC_RegisterInterface>:
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                      USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;
  
  if(fops != NULL)
 80030ea:	b119      	cbz	r1, 80030f4 <USBD_CDC_RegisterInterface+0xa>
  {
    pdev->pUserData= fops;
 80030ec:	f8c0 121c 	str.w	r1, [r0, #540]	; 0x21c
    ret = USBD_OK;    
 80030f0:	2000      	movs	r0, #0
 80030f2:	4770      	bx	lr
  uint8_t  ret = USBD_FAIL;
 80030f4:	2002      	movs	r0, #2
  }
  
  return ret;
}
 80030f6:	4770      	bx	lr

080030f8 <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80030f8:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;  
  
  return USBD_OK;  
}
 80030fc:	2000      	movs	r0, #0
  hcdc->TxBuffer = pbuff;
 80030fe:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;  
 8003102:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
 8003106:	4770      	bx	lr

08003108 <USBD_CDC_SetRxBuffer>:
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  hcdc->RxBuffer = pbuff;
 8003108:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  return USBD_OK;
}
 800310c:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 800310e:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
}
 8003112:	4770      	bx	lr

08003114 <USBD_CDC_TransmitPacket>:
  * @param  epnum: endpoint number
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{      
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8003114:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
{      
 8003118:	b510      	push	{r4, lr}
  
  if(pdev->pClassData != NULL)
 800311a:	b172      	cbz	r2, 800313a <USBD_CDC_TransmitPacket+0x26>
  {
    if(hcdc->TxState == 0)
 800311c:	f8d2 4214 	ldr.w	r4, [r2, #532]	; 0x214
 8003120:	2301      	movs	r3, #1
 8003122:	b964      	cbnz	r4, 800313e <USBD_CDC_TransmitPacket+0x2a>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1;
 8003124:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
      
      /* Transmit next packet */
      USBD_LL_Transmit(pdev,
 8003128:	2181      	movs	r1, #129	; 0x81
 800312a:	f8b2 3210 	ldrh.w	r3, [r2, #528]	; 0x210
 800312e:	f8d2 2208 	ldr.w	r2, [r2, #520]	; 0x208
 8003132:	f001 fbbd 	bl	80048b0 <USBD_LL_Transmit>
                       CDC_IN_EP,
                       hcdc->TxBuffer,
                       hcdc->TxLength);
      
      return USBD_OK;
 8003136:	4620      	mov	r0, r4
 8003138:	bd10      	pop	{r4, pc}
      return USBD_BUSY;
    }
  }
  else
  {
    return USBD_FAIL;
 800313a:	2002      	movs	r0, #2
 800313c:	bd10      	pop	{r4, pc}
      return USBD_BUSY;
 800313e:	4618      	mov	r0, r3
  }
}
 8003140:	bd10      	pop	{r4, pc}

08003142 <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{      
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8003142:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
{      
 8003146:	b510      	push	{r4, lr}
  
  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 8003148:	b162      	cbz	r2, 8003164 <USBD_CDC_ReceivePacket+0x22>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 800314a:	7c04      	ldrb	r4, [r0, #16]
 800314c:	b944      	cbnz	r4, 8003160 <USBD_CDC_ReceivePacket+0x1e>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800314e:	f44f 7300 	mov.w	r3, #512	; 0x200
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8003152:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 8003156:	2101      	movs	r1, #1
 8003158:	f001 fbb8 	bl	80048cc <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800315c:	2000      	movs	r0, #0
 800315e:	bd10      	pop	{r4, pc}
      USBD_LL_PrepareReceive(pdev,
 8003160:	2340      	movs	r3, #64	; 0x40
 8003162:	e7f6      	b.n	8003152 <USBD_CDC_ReceivePacket+0x10>
  }
  else
  {
    return USBD_FAIL;
 8003164:	2002      	movs	r0, #2
  }
}
 8003166:	bd10      	pop	{r4, pc}

08003168 <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8003168:	b508      	push	{r3, lr}
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 800316a:	b180      	cbz	r0, 800318e <USBD_Init+0x26>
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
  }
  
  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 800316c:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003170:	b113      	cbz	r3, 8003178 <USBD_Init+0x10>
  {
    pdev->pClass = NULL;
 8003172:	2300      	movs	r3, #0
 8003174:	f8c0 3214 	str.w	r3, [r0, #532]	; 0x214
  }
  
  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 8003178:	b109      	cbz	r1, 800317e <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 800317a:	f8c0 1210 	str.w	r1, [r0, #528]	; 0x210
  }
  
  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 800317e:	2301      	movs	r3, #1
 8003180:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  pdev->id = id;
 8003184:	7002      	strb	r2, [r0, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8003186:	f001 fae1 	bl	800474c <USBD_LL_Init>
  
  return USBD_OK; 
 800318a:	2000      	movs	r0, #0
 800318c:	bd08      	pop	{r3, pc}
    return USBD_FAIL; 
 800318e:	2002      	movs	r0, #2
}
 8003190:	bd08      	pop	{r3, pc}

08003192 <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef   status = USBD_OK;
  if(pclass != 0)
 8003192:	b119      	cbz	r1, 800319c <USBD_RegisterClass+0xa>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8003194:	f8c0 1214 	str.w	r1, [r0, #532]	; 0x214
    status = USBD_OK;
 8003198:	2000      	movs	r0, #0
 800319a:	4770      	bx	lr
  }
  else
  {
    USBD_ErrLog("Invalid Class handle");
    status = USBD_FAIL; 
 800319c:	2002      	movs	r0, #2
  }
  
  return status;
}
 800319e:	4770      	bx	lr

080031a0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 80031a0:	b508      	push	{r3, lr}
  
  /* Start the low level driver  */
  USBD_LL_Start(pdev); 
 80031a2:	f001 fb1b 	bl	80047dc <USBD_LL_Start>
  
  return USBD_OK;  
}
 80031a6:	2000      	movs	r0, #0
 80031a8:	bd08      	pop	{r3, pc}

080031aa <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80031aa:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_FAIL;
  
  if(pdev->pClass != NULL)
 80031ac:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80031b0:	b90b      	cbnz	r3, 80031b6 <USBD_SetClassConfig+0xc>
  USBD_StatusTypeDef   ret = USBD_FAIL;
 80031b2:	2002      	movs	r0, #2
 80031b4:	bd08      	pop	{r3, pc}
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4798      	blx	r3
 80031ba:	2800      	cmp	r0, #0
 80031bc:	d1f9      	bne.n	80031b2 <USBD_SetClassConfig+0x8>
    {
      ret = USBD_OK;
    }
  }
  return ret; 
}
 80031be:	bd08      	pop	{r3, pc}

080031c0 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80031c0:	b508      	push	{r3, lr}
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 80031c2:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	4798      	blx	r3
  return USBD_OK;
}
 80031ca:	2000      	movs	r0, #0
 80031cc:	bd08      	pop	{r3, pc}

080031ce <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80031ce:	b538      	push	{r3, r4, r5, lr}
 80031d0:	4604      	mov	r4, r0

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80031d2:	f500 7502 	add.w	r5, r0, #520	; 0x208
 80031d6:	4628      	mov	r0, r5
 80031d8:	f000 fa65 	bl	80036a6 <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 80031dc:	2301      	movs	r3, #1
  pdev->ep0_data_len = pdev->request.wLength;
  
  switch (pdev->request.bmRequest & 0x1F) 
 80031de:	f894 1208 	ldrb.w	r1, [r4, #520]	; 0x208
  pdev->ep0_state = USBD_EP0_SETUP;
 80031e2:	f8c4 31f4 	str.w	r3, [r4, #500]	; 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
 80031e6:	f8b4 320e 	ldrh.w	r3, [r4, #526]	; 0x20e
 80031ea:	f8c4 31f8 	str.w	r3, [r4, #504]	; 0x1f8
  switch (pdev->request.bmRequest & 0x1F) 
 80031ee:	f001 031f 	and.w	r3, r1, #31
 80031f2:	2b01      	cmp	r3, #1
 80031f4:	d00e      	beq.n	8003214 <USBD_LL_SetupStage+0x46>
 80031f6:	d307      	bcc.n	8003208 <USBD_LL_SetupStage+0x3a>
 80031f8:	2b02      	cmp	r3, #2
 80031fa:	d010      	beq.n	800321e <USBD_LL_SetupStage+0x50>
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
    break;
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 80031fc:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8003200:	4620      	mov	r0, r4
 8003202:	f001 fb17 	bl	8004834 <USBD_LL_StallEP>
    break;
 8003206:	e003      	b.n	8003210 <USBD_LL_SetupStage+0x42>
    USBD_StdDevReq (pdev, &pdev->request);
 8003208:	4629      	mov	r1, r5
 800320a:	4620      	mov	r0, r4
 800320c:	f000 f8d6 	bl	80033bc <USBD_StdDevReq>
  }  
  return USBD_OK;  
}
 8003210:	2000      	movs	r0, #0
 8003212:	bd38      	pop	{r3, r4, r5, pc}
    USBD_StdItfReq(pdev, &pdev->request);
 8003214:	4629      	mov	r1, r5
 8003216:	4620      	mov	r0, r4
 8003218:	f000 f9ca 	bl	80035b0 <USBD_StdItfReq>
    break;
 800321c:	e7f8      	b.n	8003210 <USBD_LL_SetupStage+0x42>
    USBD_StdEPReq(pdev, &pdev->request);   
 800321e:	4629      	mov	r1, r5
 8003220:	4620      	mov	r0, r4
 8003222:	f000 f9dd 	bl	80035e0 <USBD_StdEPReq>
    break;
 8003226:	e7f3      	b.n	8003210 <USBD_LL_SetupStage+0x42>

08003228 <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 8003228:	b538      	push	{r3, r4, r5, lr}
 800322a:	4604      	mov	r4, r0
 800322c:	4615      	mov	r5, r2
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 800322e:	bb11      	cbnz	r1, 8003276 <USBD_LL_DataOutStage+0x4e>
  {
    pep = &pdev->ep_out[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 8003230:	f8d0 31f4 	ldr.w	r3, [r0, #500]	; 0x1f4
 8003234:	2b03      	cmp	r3, #3
 8003236:	d10f      	bne.n	8003258 <USBD_LL_DataOutStage+0x30>
    {
      if(pep->rem_length > pep->maxpacket)
 8003238:	f8d0 310c 	ldr.w	r3, [r0, #268]	; 0x10c
 800323c:	f8d0 2110 	ldr.w	r2, [r0, #272]	; 0x110
 8003240:	4293      	cmp	r3, r2
 8003242:	d90b      	bls.n	800325c <USBD_LL_DataOutStage+0x34>
      {
        pep->rem_length -=  pep->maxpacket;
 8003244:	1a9b      	subs	r3, r3, r2
       
        USBD_CtlContinueRx (pdev, 
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
 8003246:	429a      	cmp	r2, r3
 8003248:	bf28      	it	cs
 800324a:	461a      	movcs	r2, r3
        pep->rem_length -=  pep->maxpacket;
 800324c:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
        USBD_CtlContinueRx (pdev, 
 8003250:	b292      	uxth	r2, r2
 8003252:	4629      	mov	r1, r5
 8003254:	f000 fa7b 	bl	800374e <USBD_CtlContinueRx>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataOut(pdev, epnum); 
  }  
  return USBD_OK;
}
 8003258:	2000      	movs	r0, #0
 800325a:	bd38      	pop	{r3, r4, r5, pc}
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800325c:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003260:	691b      	ldr	r3, [r3, #16]
 8003262:	b123      	cbz	r3, 800326e <USBD_LL_DataOutStage+0x46>
 8003264:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003268:	2a03      	cmp	r2, #3
 800326a:	d100      	bne.n	800326e <USBD_LL_DataOutStage+0x46>
          pdev->pClass->EP0_RxReady(pdev); 
 800326c:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 800326e:	4620      	mov	r0, r4
 8003270:	f000 fa75 	bl	800375e <USBD_CtlSendStatus>
 8003274:	e7f0      	b.n	8003258 <USBD_LL_DataOutStage+0x30>
  else if((pdev->pClass->DataOut != NULL)&&
 8003276:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800327a:	699b      	ldr	r3, [r3, #24]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d0eb      	beq.n	8003258 <USBD_LL_DataOutStage+0x30>
 8003280:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003284:	2a03      	cmp	r2, #3
 8003286:	d1e7      	bne.n	8003258 <USBD_LL_DataOutStage+0x30>
    pdev->pClass->DataOut(pdev, epnum); 
 8003288:	4798      	blx	r3
 800328a:	e7e5      	b.n	8003258 <USBD_LL_DataOutStage+0x30>

0800328c <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 800328c:	b570      	push	{r4, r5, r6, lr}
 800328e:	4613      	mov	r3, r2
 8003290:	4604      	mov	r4, r0
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 8003292:	460e      	mov	r6, r1
 8003294:	2900      	cmp	r1, #0
 8003296:	d13d      	bne.n	8003314 <USBD_LL_DataInStage+0x88>
  {
    pep = &pdev->ep_in[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 8003298:	f8d0 21f4 	ldr.w	r2, [r0, #500]	; 0x1f4
 800329c:	2a02      	cmp	r2, #2
 800329e:	d10f      	bne.n	80032c0 <USBD_LL_DataInStage+0x34>
    {
      if(pep->rem_length > pep->maxpacket)
 80032a0:	69c5      	ldr	r5, [r0, #28]
 80032a2:	6a02      	ldr	r2, [r0, #32]
 80032a4:	4295      	cmp	r5, r2
 80032a6:	d914      	bls.n	80032d2 <USBD_LL_DataInStage+0x46>
      {
        pep->rem_length -=  pep->maxpacket;
 80032a8:	1aaa      	subs	r2, r5, r2
 80032aa:	61c2      	str	r2, [r0, #28]
        
        USBD_CtlContinueSendData (pdev, 
 80032ac:	4619      	mov	r1, r3
 80032ae:	b292      	uxth	r2, r2
 80032b0:	f000 fa36 	bl	8003720 <USBD_CtlContinueSendData>
                                  pdata, 
                                  pep->rem_length);
        
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 80032b4:	4633      	mov	r3, r6
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
          pdev->ep0_data_len = 0;
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 80032b6:	461a      	mov	r2, r3
 80032b8:	4619      	mov	r1, r3
 80032ba:	4620      	mov	r0, r4
 80032bc:	f001 fb06 	bl	80048cc <USBD_LL_PrepareReceive>
          }          
          USBD_CtlReceiveStatus(pdev);
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 80032c0:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 80032c4:	2b01      	cmp	r3, #1
 80032c6:	d102      	bne.n	80032ce <USBD_LL_DataInStage+0x42>
    {
      USBD_RunTestMode(pdev); 
      pdev->dev_test_mode = 0;
 80032c8:	2300      	movs	r3, #0
 80032ca:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataIn(pdev, epnum); 
  }  
  return USBD_OK;
}
 80032ce:	2000      	movs	r0, #0
 80032d0:	bd70      	pop	{r4, r5, r6, pc}
        if((pep->total_length % pep->maxpacket == 0) &&
 80032d2:	6983      	ldr	r3, [r0, #24]
 80032d4:	fbb3 f5f2 	udiv	r5, r3, r2
 80032d8:	fb02 3515 	mls	r5, r2, r5, r3
 80032dc:	b965      	cbnz	r5, 80032f8 <USBD_LL_DataInStage+0x6c>
 80032de:	429a      	cmp	r2, r3
 80032e0:	d80a      	bhi.n	80032f8 <USBD_LL_DataInStage+0x6c>
           (pep->total_length >= pep->maxpacket) &&
 80032e2:	f8d0 21f8 	ldr.w	r2, [r0, #504]	; 0x1f8
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d206      	bcs.n	80032f8 <USBD_LL_DataInStage+0x6c>
          USBD_CtlContinueSendData(pdev , NULL, 0);
 80032ea:	462a      	mov	r2, r5
 80032ec:	f000 fa18 	bl	8003720 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 80032f0:	f8c4 51f8 	str.w	r5, [r4, #504]	; 0x1f8
        USBD_LL_PrepareReceive (pdev,
 80032f4:	462b      	mov	r3, r5
 80032f6:	e7de      	b.n	80032b6 <USBD_LL_DataInStage+0x2a>
          if((pdev->pClass->EP0_TxSent != NULL)&&
 80032f8:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 80032fc:	68db      	ldr	r3, [r3, #12]
 80032fe:	b12b      	cbz	r3, 800330c <USBD_LL_DataInStage+0x80>
 8003300:	f894 21fc 	ldrb.w	r2, [r4, #508]	; 0x1fc
 8003304:	2a03      	cmp	r2, #3
 8003306:	d101      	bne.n	800330c <USBD_LL_DataInStage+0x80>
            pdev->pClass->EP0_TxSent(pdev); 
 8003308:	4620      	mov	r0, r4
 800330a:	4798      	blx	r3
          USBD_CtlReceiveStatus(pdev);
 800330c:	4620      	mov	r0, r4
 800330e:	f000 fa31 	bl	8003774 <USBD_CtlReceiveStatus>
 8003312:	e7d5      	b.n	80032c0 <USBD_LL_DataInStage+0x34>
  else if((pdev->pClass->DataIn != NULL)&& 
 8003314:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003318:	695b      	ldr	r3, [r3, #20]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d0d7      	beq.n	80032ce <USBD_LL_DataInStage+0x42>
 800331e:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003322:	2a03      	cmp	r2, #3
 8003324:	d1d3      	bne.n	80032ce <USBD_LL_DataInStage+0x42>
    pdev->pClass->DataIn(pdev, epnum); 
 8003326:	4798      	blx	r3
 8003328:	e7d1      	b.n	80032ce <USBD_LL_DataInStage+0x42>

0800332a <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 800332a:	b538      	push	{r3, r4, r5, lr}
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 800332c:	2200      	movs	r2, #0
{
 800332e:	4604      	mov	r4, r0
  USBD_LL_OpenEP(pdev,
 8003330:	4611      	mov	r1, r2
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8003332:	2540      	movs	r5, #64	; 0x40
  USBD_LL_OpenEP(pdev,
 8003334:	2340      	movs	r3, #64	; 0x40
 8003336:	f001 fa5f 	bl	80047f8 <USBD_LL_OpenEP>
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 800333a:	462b      	mov	r3, r5
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800333c:	f8c4 5110 	str.w	r5, [r4, #272]	; 0x110
  USBD_LL_OpenEP(pdev,
 8003340:	2200      	movs	r2, #0
 8003342:	2180      	movs	r1, #128	; 0x80
 8003344:	4620      	mov	r0, r4
 8003346:	f001 fa57 	bl	80047f8 <USBD_LL_OpenEP>
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800334a:	2301      	movs	r3, #1
 800334c:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
  
  if (pdev->pClassData) 
 8003350:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8003354:	6225      	str	r5, [r4, #32]
  if (pdev->pClassData) 
 8003356:	b12b      	cbz	r3, 8003364 <USBD_LL_Reset+0x3a>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8003358:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 800335c:	7921      	ldrb	r1, [r4, #4]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	4620      	mov	r0, r4
 8003362:	4798      	blx	r3
 
  
  return USBD_OK;
}
 8003364:	2000      	movs	r0, #0
 8003366:	bd38      	pop	{r3, r4, r5, pc}

08003368 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8003368:	7401      	strb	r1, [r0, #16]
  return USBD_OK;
}
 800336a:	2000      	movs	r0, #0
 800336c:	4770      	bx	lr

0800336e <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 800336e:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003372:	f880 31fd 	strb.w	r3, [r0, #509]	; 0x1fd
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8003376:	2304      	movs	r3, #4
 8003378:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  return USBD_OK;
}
 800337c:	2000      	movs	r0, #0
 800337e:	4770      	bx	lr

08003380 <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_state = pdev->dev_old_state;  
 8003380:	f890 31fd 	ldrb.w	r3, [r0, #509]	; 0x1fd
 8003384:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  return USBD_OK;
}
 8003388:	2000      	movs	r0, #0
 800338a:	4770      	bx	lr

0800338c <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 800338c:	b508      	push	{r3, lr}
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 800338e:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003392:	2a03      	cmp	r2, #3
 8003394:	d104      	bne.n	80033a0 <USBD_LL_SOF+0x14>
  {
    if(pdev->pClass->SOF != NULL)
 8003396:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800339a:	69db      	ldr	r3, [r3, #28]
 800339c:	b103      	cbz	r3, 80033a0 <USBD_LL_SOF+0x14>
    {
      pdev->pClass->SOF(pdev);
 800339e:	4798      	blx	r3
    }
  }
  return USBD_OK;
}
 80033a0:	2000      	movs	r0, #0
 80033a2:	bd08      	pop	{r3, pc}

080033a4 <USBD_CtlError.constprop.0>:
* @param  pdev: device instance
* @param  req: usb request
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
 80033a4:	b510      	push	{r4, lr}
                            USBD_SetupReqTypedef *req)
{
  USBD_LL_StallEP(pdev , 0x80);
 80033a6:	2180      	movs	r1, #128	; 0x80
void USBD_CtlError( USBD_HandleTypeDef *pdev ,
 80033a8:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev , 0x80);
 80033aa:	f001 fa43 	bl	8004834 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 80033ae:	4620      	mov	r0, r4
 80033b0:	2100      	movs	r1, #0
}
 80033b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_StallEP(pdev , 0);
 80033b6:	f001 ba3d 	b.w	8004834 <USBD_LL_StallEP>
	...

080033bc <USBD_StdDevReq>:
{
 80033bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
  switch (req->bRequest) 
 80033be:	784b      	ldrb	r3, [r1, #1]
{
 80033c0:	4604      	mov	r4, r0
 80033c2:	460d      	mov	r5, r1
  switch (req->bRequest) 
 80033c4:	2b09      	cmp	r3, #9
 80033c6:	d879      	bhi.n	80034bc <USBD_StdDevReq+0x100>
 80033c8:	e8df f013 	tbh	[pc, r3, lsl #1]
 80033cc:	00e500c9 	.word	0x00e500c9
 80033d0:	00d90078 	.word	0x00d90078
 80033d4:	006d0078 	.word	0x006d0078
 80033d8:	0078000a 	.word	0x0078000a
 80033dc:	008d00b9 	.word	0x008d00b9
  switch (req->wValue >> 8)
 80033e0:	884b      	ldrh	r3, [r1, #2]
 80033e2:	0a1a      	lsrs	r2, r3, #8
 80033e4:	3a01      	subs	r2, #1
 80033e6:	2a06      	cmp	r2, #6
 80033e8:	d868      	bhi.n	80034bc <USBD_StdDevReq+0x100>
 80033ea:	e8df f002 	tbb	[pc, r2]
 80033ee:	1c04      	.short	0x1c04
 80033f0:	49676729 	.word	0x49676729
 80033f4:	52          	.byte	0x52
 80033f5:	00          	.byte	0x00
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80033f6:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 80033fa:	681b      	ldr	r3, [r3, #0]
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 80033fc:	7c20      	ldrb	r0, [r4, #16]
 80033fe:	f10d 0106 	add.w	r1, sp, #6
 8003402:	4798      	blx	r3
  if((len != 0)&& (req->wLength != 0))
 8003404:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8003408:	2a00      	cmp	r2, #0
 800340a:	d067      	beq.n	80034dc <USBD_StdDevReq+0x120>
 800340c:	88eb      	ldrh	r3, [r5, #6]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d064      	beq.n	80034dc <USBD_StdDevReq+0x120>
    len = MIN(len , req->wLength);
 8003412:	429a      	cmp	r2, r3
 8003414:	bf28      	it	cs
 8003416:	461a      	movcs	r2, r3
 8003418:	f8ad 2006 	strh.w	r2, [sp, #6]
    USBD_CtlSendData (pdev, 
 800341c:	4601      	mov	r1, r0
    USBD_CtlSendData (pdev, 
 800341e:	4620      	mov	r0, r4
 8003420:	f000 f971 	bl	8003706 <USBD_CtlSendData>
 8003424:	e05a      	b.n	80034dc <USBD_StdDevReq+0x120>
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 8003426:	7c02      	ldrb	r2, [r0, #16]
 8003428:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800342c:	b932      	cbnz	r2, 800343c <USBD_StdDevReq+0x80>
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 800342e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8003430:	f10d 0006 	add.w	r0, sp, #6
 8003434:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8003436:	2302      	movs	r3, #2
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8003438:	7043      	strb	r3, [r0, #1]
 800343a:	e7e3      	b.n	8003404 <USBD_StdDevReq+0x48>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 800343c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800343e:	e7f7      	b.n	8003430 <USBD_StdDevReq+0x74>
    switch ((uint8_t)(req->wValue))
 8003440:	b2db      	uxtb	r3, r3
 8003442:	2b05      	cmp	r3, #5
 8003444:	d83a      	bhi.n	80034bc <USBD_StdDevReq+0x100>
 8003446:	e8df f003 	tbb	[pc, r3]
 800344a:	0703      	.short	0x0703
 800344c:	17130f0b 	.word	0x17130f0b
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8003450:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	e7d1      	b.n	80033fc <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8003458:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 800345c:	689b      	ldr	r3, [r3, #8]
 800345e:	e7cd      	b.n	80033fc <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8003460:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003464:	68db      	ldr	r3, [r3, #12]
 8003466:	e7c9      	b.n	80033fc <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8003468:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 800346c:	691b      	ldr	r3, [r3, #16]
 800346e:	e7c5      	b.n	80033fc <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8003470:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003474:	695b      	ldr	r3, [r3, #20]
 8003476:	e7c1      	b.n	80033fc <USBD_StdDevReq+0x40>
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8003478:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 800347c:	699b      	ldr	r3, [r3, #24]
 800347e:	e7bd      	b.n	80033fc <USBD_StdDevReq+0x40>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8003480:	7c03      	ldrb	r3, [r0, #16]
 8003482:	b9db      	cbnz	r3, 80034bc <USBD_StdDevReq+0x100>
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8003484:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003488:	f10d 0006 	add.w	r0, sp, #6
 800348c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800348e:	4798      	blx	r3
 8003490:	e7b8      	b.n	8003404 <USBD_StdDevReq+0x48>
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8003492:	7c03      	ldrb	r3, [r0, #16]
 8003494:	b993      	cbnz	r3, 80034bc <USBD_StdDevReq+0x100>
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8003496:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 800349a:	f10d 0006 	add.w	r0, sp, #6
 800349e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034a0:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80034a2:	2307      	movs	r3, #7
 80034a4:	e7c8      	b.n	8003438 <USBD_StdDevReq+0x7c>
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 80034a6:	888b      	ldrh	r3, [r1, #4]
 80034a8:	b943      	cbnz	r3, 80034bc <USBD_StdDevReq+0x100>
 80034aa:	88cb      	ldrh	r3, [r1, #6]
 80034ac:	b933      	cbnz	r3, 80034bc <USBD_StdDevReq+0x100>
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 80034ae:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 80034b2:	788d      	ldrb	r5, [r1, #2]
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 80034b4:	2b03      	cmp	r3, #3
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 80034b6:	f005 057f 	and.w	r5, r5, #127	; 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 80034ba:	d103      	bne.n	80034c4 <USBD_StdDevReq+0x108>
    USBD_CtlError(pdev , req);
 80034bc:	4620      	mov	r0, r4
 80034be:	f7ff ff71 	bl	80033a4 <USBD_CtlError.constprop.0>
    break;
 80034c2:	e00b      	b.n	80034dc <USBD_StdDevReq+0x120>
      pdev->dev_address = dev_addr;
 80034c4:	f880 51fe 	strb.w	r5, [r0, #510]	; 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 80034c8:	4629      	mov	r1, r5
 80034ca:	f001 f9e3 	bl	8004894 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 80034ce:	4620      	mov	r0, r4
 80034d0:	f000 f945 	bl	800375e <USBD_CtlSendStatus>
      if (dev_addr != 0) 
 80034d4:	b12d      	cbz	r5, 80034e2 <USBD_StdDevReq+0x126>
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 80034d6:	2302      	movs	r3, #2
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 80034d8:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
}
 80034dc:	2000      	movs	r0, #0
 80034de:	b003      	add	sp, #12
 80034e0:	bd30      	pop	{r4, r5, pc}
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 80034e2:	2301      	movs	r3, #1
 80034e4:	e7f8      	b.n	80034d8 <USBD_StdDevReq+0x11c>
  cfgidx = (uint8_t)(req->wValue);                 
 80034e6:	7889      	ldrb	r1, [r1, #2]
 80034e8:	4d30      	ldr	r5, [pc, #192]	; (80035ac <USBD_StdDevReq+0x1f0>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 80034ea:	2901      	cmp	r1, #1
  cfgidx = (uint8_t)(req->wValue);                 
 80034ec:	7029      	strb	r1, [r5, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 80034ee:	d8e5      	bhi.n	80034bc <USBD_StdDevReq+0x100>
    switch (pdev->dev_state) 
 80034f0:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 80034f4:	2b02      	cmp	r3, #2
 80034f6:	d00c      	beq.n	8003512 <USBD_StdDevReq+0x156>
 80034f8:	2b03      	cmp	r3, #3
 80034fa:	d1df      	bne.n	80034bc <USBD_StdDevReq+0x100>
      if (cfgidx == 0) 
 80034fc:	b9b1      	cbnz	r1, 800352c <USBD_StdDevReq+0x170>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80034fe:	2302      	movs	r3, #2
 8003500:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        pdev->dev_config = cfgidx;          
 8003504:	6041      	str	r1, [r0, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 8003506:	f7ff fe5b 	bl	80031c0 <USBD_ClrClassConfig>
      USBD_CtlSendStatus(pdev);
 800350a:	4620      	mov	r0, r4
 800350c:	f000 f927 	bl	800375e <USBD_CtlSendStatus>
 8003510:	e7e4      	b.n	80034dc <USBD_StdDevReq+0x120>
      if (cfgidx) 
 8003512:	2900      	cmp	r1, #0
 8003514:	d0f9      	beq.n	800350a <USBD_StdDevReq+0x14e>
        pdev->dev_config = cfgidx;
 8003516:	2101      	movs	r1, #1
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8003518:	2303      	movs	r3, #3
        pdev->dev_config = cfgidx;
 800351a:	6041      	str	r1, [r0, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800351c:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 8003520:	4620      	mov	r0, r4
 8003522:	f7ff fe42 	bl	80031aa <USBD_SetClassConfig>
 8003526:	2802      	cmp	r0, #2
 8003528:	d1ef      	bne.n	800350a <USBD_StdDevReq+0x14e>
 800352a:	e7c7      	b.n	80034bc <USBD_StdDevReq+0x100>
      else  if (cfgidx != pdev->dev_config) 
 800352c:	6841      	ldr	r1, [r0, #4]
 800352e:	2901      	cmp	r1, #1
 8003530:	d0eb      	beq.n	800350a <USBD_StdDevReq+0x14e>
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 8003532:	b2c9      	uxtb	r1, r1
 8003534:	f7ff fe44 	bl	80031c0 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8003538:	7829      	ldrb	r1, [r5, #0]
 800353a:	6061      	str	r1, [r4, #4]
 800353c:	e7f0      	b.n	8003520 <USBD_StdDevReq+0x164>
  if (req->wLength != 1) 
 800353e:	88ca      	ldrh	r2, [r1, #6]
 8003540:	2a01      	cmp	r2, #1
 8003542:	d1bb      	bne.n	80034bc <USBD_StdDevReq+0x100>
    switch (pdev->dev_state )  
 8003544:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003548:	2b02      	cmp	r3, #2
 800354a:	d003      	beq.n	8003554 <USBD_StdDevReq+0x198>
 800354c:	2b03      	cmp	r3, #3
 800354e:	d1b5      	bne.n	80034bc <USBD_StdDevReq+0x100>
      USBD_CtlSendData (pdev, 
 8003550:	1d01      	adds	r1, r0, #4
 8003552:	e764      	b.n	800341e <USBD_StdDevReq+0x62>
      pdev->dev_default_config = 0;
 8003554:	4601      	mov	r1, r0
 8003556:	2300      	movs	r3, #0
 8003558:	f841 3f08 	str.w	r3, [r1, #8]!
 800355c:	e75f      	b.n	800341e <USBD_StdDevReq+0x62>
  switch (pdev->dev_state) 
 800355e:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003562:	3b02      	subs	r3, #2
 8003564:	2b01      	cmp	r3, #1
 8003566:	d8a9      	bhi.n	80034bc <USBD_StdDevReq+0x100>
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 8003568:	2301      	movs	r3, #1
 800356a:	60c3      	str	r3, [r0, #12]
    if (pdev->dev_remote_wakeup) 
 800356c:	f8d0 3204 	ldr.w	r3, [r0, #516]	; 0x204
 8003570:	b10b      	cbz	r3, 8003576 <USBD_StdDevReq+0x1ba>
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 8003572:	2303      	movs	r3, #3
 8003574:	60c3      	str	r3, [r0, #12]
    USBD_CtlSendData (pdev, 
 8003576:	2202      	movs	r2, #2
 8003578:	f104 010c 	add.w	r1, r4, #12
 800357c:	e74f      	b.n	800341e <USBD_StdDevReq+0x62>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800357e:	884b      	ldrh	r3, [r1, #2]
 8003580:	2b01      	cmp	r3, #1
 8003582:	d1ab      	bne.n	80034dc <USBD_StdDevReq+0x120>
      pdev->dev_remote_wakeup = 0; 
 8003584:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204
      pdev->pClass->Setup (pdev, req);   
 8003588:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 800358c:	4629      	mov	r1, r5
 800358e:	689b      	ldr	r3, [r3, #8]
 8003590:	4620      	mov	r0, r4
 8003592:	4798      	blx	r3
 8003594:	e7b9      	b.n	800350a <USBD_StdDevReq+0x14e>
  switch (pdev->dev_state)
 8003596:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 800359a:	3b02      	subs	r3, #2
 800359c:	2b01      	cmp	r3, #1
 800359e:	d88d      	bhi.n	80034bc <USBD_StdDevReq+0x100>
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 80035a0:	884b      	ldrh	r3, [r1, #2]
 80035a2:	2b01      	cmp	r3, #1
 80035a4:	d19a      	bne.n	80034dc <USBD_StdDevReq+0x120>
      pdev->dev_remote_wakeup = 0; 
 80035a6:	2300      	movs	r3, #0
 80035a8:	e7ec      	b.n	8003584 <USBD_StdDevReq+0x1c8>
 80035aa:	bf00      	nop
 80035ac:	200001dd 	.word	0x200001dd

080035b0 <USBD_StdItfReq>:
{
 80035b0:	b538      	push	{r3, r4, r5, lr}
  switch (pdev->dev_state) 
 80035b2:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 80035b6:	2b03      	cmp	r3, #3
{
 80035b8:	4604      	mov	r4, r0
 80035ba:	460d      	mov	r5, r1
  switch (pdev->dev_state) 
 80035bc:	d10d      	bne.n	80035da <USBD_StdItfReq+0x2a>
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 80035be:	790b      	ldrb	r3, [r1, #4]
 80035c0:	2b01      	cmp	r3, #1
 80035c2:	d80a      	bhi.n	80035da <USBD_StdItfReq+0x2a>
      pdev->pClass->Setup (pdev, req); 
 80035c4:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	4798      	blx	r3
      if((req->wLength == 0)&& (ret == USBD_OK))
 80035cc:	88eb      	ldrh	r3, [r5, #6]
 80035ce:	b913      	cbnz	r3, 80035d6 <USBD_StdItfReq+0x26>
         USBD_CtlSendStatus(pdev);
 80035d0:	4620      	mov	r0, r4
 80035d2:	f000 f8c4 	bl	800375e <USBD_CtlSendStatus>
}
 80035d6:	2000      	movs	r0, #0
 80035d8:	bd38      	pop	{r3, r4, r5, pc}
     USBD_CtlError(pdev , req);
 80035da:	f7ff fee3 	bl	80033a4 <USBD_CtlError.constprop.0>
    break;
 80035de:	e7fa      	b.n	80035d6 <USBD_StdItfReq+0x26>

080035e0 <USBD_StdEPReq>:
{
 80035e0:	b570      	push	{r4, r5, r6, lr}
  if ((req->bmRequest & 0x60) == 0x20)
 80035e2:	780a      	ldrb	r2, [r1, #0]
  ep_addr  = LOBYTE(req->wIndex);   
 80035e4:	888e      	ldrh	r6, [r1, #4]
  if ((req->bmRequest & 0x60) == 0x20)
 80035e6:	f002 0260 	and.w	r2, r2, #96	; 0x60
 80035ea:	2a20      	cmp	r2, #32
{
 80035ec:	4604      	mov	r4, r0
 80035ee:	460d      	mov	r5, r1
  ep_addr  = LOBYTE(req->wIndex);   
 80035f0:	b2f3      	uxtb	r3, r6
  if ((req->bmRequest & 0x60) == 0x20)
 80035f2:	d105      	bne.n	8003600 <USBD_StdEPReq+0x20>
    pdev->pClass->Setup (pdev, req);
 80035f4:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80035f8:	689b      	ldr	r3, [r3, #8]
 80035fa:	4798      	blx	r3
}
 80035fc:	2000      	movs	r0, #0
 80035fe:	bd70      	pop	{r4, r5, r6, pc}
  switch (req->bRequest) 
 8003600:	784a      	ldrb	r2, [r1, #1]
 8003602:	2a01      	cmp	r2, #1
 8003604:	d01c      	beq.n	8003640 <USBD_StdEPReq+0x60>
 8003606:	d32a      	bcc.n	800365e <USBD_StdEPReq+0x7e>
 8003608:	2a03      	cmp	r2, #3
 800360a:	d1f7      	bne.n	80035fc <USBD_StdEPReq+0x1c>
    switch (pdev->dev_state) 
 800360c:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003610:	2a02      	cmp	r2, #2
 8003612:	d040      	beq.n	8003696 <USBD_StdEPReq+0xb6>
 8003614:	2a03      	cmp	r2, #3
 8003616:	d002      	beq.n	800361e <USBD_StdEPReq+0x3e>
      USBD_CtlError(pdev , req);
 8003618:	f7ff fec4 	bl	80033a4 <USBD_CtlError.constprop.0>
      break;
 800361c:	e7ee      	b.n	80035fc <USBD_StdEPReq+0x1c>
      if (req->wValue == USB_FEATURE_EP_HALT)
 800361e:	884a      	ldrh	r2, [r1, #2]
 8003620:	b922      	cbnz	r2, 800362c <USBD_StdEPReq+0x4c>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8003622:	065e      	lsls	r6, r3, #25
 8003624:	d002      	beq.n	800362c <USBD_StdEPReq+0x4c>
          USBD_LL_StallEP(pdev , ep_addr);
 8003626:	4619      	mov	r1, r3
 8003628:	f001 f904 	bl	8004834 <USBD_LL_StallEP>
          pdev->pClass->Setup (pdev, req);
 800362c:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8003630:	4629      	mov	r1, r5
 8003632:	689b      	ldr	r3, [r3, #8]
 8003634:	4620      	mov	r0, r4
 8003636:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 8003638:	4620      	mov	r0, r4
 800363a:	f000 f890 	bl	800375e <USBD_CtlSendStatus>
 800363e:	e7dd      	b.n	80035fc <USBD_StdEPReq+0x1c>
    switch (pdev->dev_state) 
 8003640:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003644:	2a02      	cmp	r2, #2
 8003646:	d026      	beq.n	8003696 <USBD_StdEPReq+0xb6>
 8003648:	2a03      	cmp	r2, #3
 800364a:	d1e5      	bne.n	8003618 <USBD_StdEPReq+0x38>
      if (req->wValue == USB_FEATURE_EP_HALT)
 800364c:	884a      	ldrh	r2, [r1, #2]
 800364e:	2a00      	cmp	r2, #0
 8003650:	d1d4      	bne.n	80035fc <USBD_StdEPReq+0x1c>
        if ((ep_addr & 0x7F) != 0x00) 
 8003652:	0659      	lsls	r1, r3, #25
 8003654:	d0f0      	beq.n	8003638 <USBD_StdEPReq+0x58>
          USBD_LL_ClearStallEP(pdev , ep_addr);
 8003656:	4619      	mov	r1, r3
 8003658:	f001 f8fa 	bl	8004850 <USBD_LL_ClearStallEP>
 800365c:	e7e6      	b.n	800362c <USBD_StdEPReq+0x4c>
    switch (pdev->dev_state) 
 800365e:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003662:	2a02      	cmp	r2, #2
 8003664:	d017      	beq.n	8003696 <USBD_StdEPReq+0xb6>
 8003666:	2a03      	cmp	r2, #3
 8003668:	d1d6      	bne.n	8003618 <USBD_StdEPReq+0x38>
 800366a:	f003 057f 	and.w	r5, r3, #127	; 0x7f
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 800366e:	f016 0f80 	tst.w	r6, #128	; 0x80
 8003672:	eb00 1505 	add.w	r5, r0, r5, lsl #4
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8003676:	4619      	mov	r1, r3
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8003678:	bf14      	ite	ne
 800367a:	3514      	addne	r5, #20
 800367c:	f505 7582 	addeq.w	r5, r5, #260	; 0x104
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8003680:	f001 f8f4 	bl	800486c <USBD_LL_IsStallEP>
 8003684:	b168      	cbz	r0, 80036a2 <USBD_StdEPReq+0xc2>
        pep->status = 0x0001;     
 8003686:	2301      	movs	r3, #1
 8003688:	602b      	str	r3, [r5, #0]
      USBD_CtlSendData (pdev,
 800368a:	2202      	movs	r2, #2
 800368c:	4629      	mov	r1, r5
 800368e:	4620      	mov	r0, r4
 8003690:	f000 f839 	bl	8003706 <USBD_CtlSendData>
      break;
 8003694:	e7b2      	b.n	80035fc <USBD_StdEPReq+0x1c>
      if ((ep_addr & 0x7F) != 0x00) 
 8003696:	065a      	lsls	r2, r3, #25
 8003698:	d0b0      	beq.n	80035fc <USBD_StdEPReq+0x1c>
        USBD_LL_StallEP(pdev , ep_addr);
 800369a:	4619      	mov	r1, r3
 800369c:	f001 f8ca 	bl	8004834 <USBD_LL_StallEP>
 80036a0:	e7ac      	b.n	80035fc <USBD_StdEPReq+0x1c>
        pep->status = 0x0000;  
 80036a2:	6028      	str	r0, [r5, #0]
 80036a4:	e7f1      	b.n	800368a <USBD_StdEPReq+0xaa>

080036a6 <USBD_ParseSetupRequest>:
  req->bmRequest     = *(uint8_t *)  (pdata);
 80036a6:	780b      	ldrb	r3, [r1, #0]
 80036a8:	7003      	strb	r3, [r0, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 80036aa:	784b      	ldrb	r3, [r1, #1]
 80036ac:	7043      	strb	r3, [r0, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 80036ae:	78ca      	ldrb	r2, [r1, #3]
 80036b0:	788b      	ldrb	r3, [r1, #2]
 80036b2:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80036b6:	8043      	strh	r3, [r0, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 80036b8:	794a      	ldrb	r2, [r1, #5]
 80036ba:	790b      	ldrb	r3, [r1, #4]
 80036bc:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80036c0:	8083      	strh	r3, [r0, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 80036c2:	79ca      	ldrb	r2, [r1, #7]
 80036c4:	798b      	ldrb	r3, [r1, #6]
 80036c6:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80036ca:	80c3      	strh	r3, [r0, #6]
 80036cc:	4770      	bx	lr

080036ce <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80036ce:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0;
  
  if (desc != NULL) 
 80036d0:	b188      	cbz	r0, 80036f6 <USBD_GetString+0x28>
 80036d2:	4605      	mov	r5, r0
 80036d4:	1a2b      	subs	r3, r5, r0
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0;

    while (*buf != '\0') 
 80036d6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80036da:	b2db      	uxtb	r3, r3
 80036dc:	2c00      	cmp	r4, #0
 80036de:	d1f9      	bne.n	80036d4 <USBD_GetString+0x6>
    *len =  USBD_GetLen(desc) * 2 + 2;    
 80036e0:	005b      	lsls	r3, r3, #1
 80036e2:	3302      	adds	r3, #2
 80036e4:	8013      	strh	r3, [r2, #0]
    unicode[idx++] = *len;
 80036e6:	700b      	strb	r3, [r1, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 80036e8:	2303      	movs	r3, #3
 80036ea:	704b      	strb	r3, [r1, #1]
 80036ec:	3801      	subs	r0, #1
 80036ee:	2302      	movs	r3, #2
    while (*desc != '\0') 
 80036f0:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 80036f4:	b905      	cbnz	r5, 80036f8 <USBD_GetString+0x2a>
 80036f6:	bd30      	pop	{r4, r5, pc}
      unicode[idx++] = *desc++;
 80036f8:	1c5a      	adds	r2, r3, #1
 80036fa:	b2d2      	uxtb	r2, r2
 80036fc:	54cd      	strb	r5, [r1, r3]
      unicode[idx++] =  0x00;
 80036fe:	3302      	adds	r3, #2
 8003700:	b2db      	uxtb	r3, r3
 8003702:	548c      	strb	r4, [r1, r2]
 8003704:	e7f4      	b.n	80036f0 <USBD_GetString+0x22>

08003706 <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8003706:	b510      	push	{r4, lr}
 8003708:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 800370a:	2202      	movs	r2, #2
 800370c:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_in[0].total_length = len;
 8003710:	6183      	str	r3, [r0, #24]
  pdev->ep_in[0].rem_length   = len;
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8003712:	460a      	mov	r2, r1
  pdev->ep_in[0].rem_length   = len;
 8003714:	61c3      	str	r3, [r0, #28]
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8003716:	2100      	movs	r1, #0
 8003718:	f001 f8ca 	bl	80048b0 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 800371c:	2000      	movs	r0, #0
 800371e:	bd10      	pop	{r4, pc}

08003720 <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 8003720:	b508      	push	{r3, lr}
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 8003722:	4613      	mov	r3, r2
 8003724:	460a      	mov	r2, r1
 8003726:	2100      	movs	r1, #0
 8003728:	f001 f8c2 	bl	80048b0 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 800372c:	2000      	movs	r0, #0
 800372e:	bd08      	pop	{r3, pc}

08003730 <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlPrepareRx (USBD_HandleTypeDef  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 8003730:	b510      	push	{r4, lr}
 8003732:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 8003734:	2203      	movs	r2, #3
 8003736:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_out[0].total_length = len;
 800373a:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  pdev->ep_out[0].rem_length   = len;
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 800373e:	460a      	mov	r2, r1
  pdev->ep_out[0].rem_length   = len;
 8003740:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
  USBD_LL_PrepareReceive (pdev,
 8003744:	2100      	movs	r1, #0
 8003746:	f001 f8c1 	bl	80048cc <USBD_LL_PrepareReceive>
                          0,
                          pbuf,
                         len);
  
  return USBD_OK;
}
 800374a:	2000      	movs	r0, #0
 800374c:	bd10      	pop	{r4, pc}

0800374e <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 800374e:	b508      	push	{r3, lr}

  USBD_LL_PrepareReceive (pdev,
 8003750:	4613      	mov	r3, r2
 8003752:	460a      	mov	r2, r1
 8003754:	2100      	movs	r1, #0
 8003756:	f001 f8b9 	bl	80048cc <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
}
 800375a:	2000      	movs	r0, #0
 800375c:	bd08      	pop	{r3, pc}

0800375e <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 800375e:	b508      	push	{r3, lr}

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8003760:	2304      	movs	r3, #4
 8003762:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 8003766:	2300      	movs	r3, #0
 8003768:	461a      	mov	r2, r3
 800376a:	4619      	mov	r1, r3
 800376c:	f001 f8a0 	bl	80048b0 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8003770:	2000      	movs	r0, #0
 8003772:	bd08      	pop	{r3, pc}

08003774 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 8003774:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 8003776:	2305      	movs	r3, #5
 8003778:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 800377c:	2300      	movs	r3, #0
 800377e:	461a      	mov	r2, r3
 8003780:	4619      	mov	r1, r3
 8003782:	f001 f8a3 	bl	80048cc <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
}
 8003786:	2000      	movs	r0, #0
 8003788:	bd08      	pop	{r3, pc}
	...

0800378c <I2C_Read_Register>:
#include <math.h>
#include "stm32f3xx_hal.h"
I2C_HandleTypeDef hi2c1;

uint8_t I2C_Read_Register(uint8_t device_adr, uint8_t internal_adr)
{
 800378c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint8_t tx_buff[1];
	uint8_t rx_buff[1];

	tx_buff[0] = internal_adr;

	HAL_I2C_Master_Transmit(&hi2c1, device_adr, &tx_buff[0], 1, 10000);
 800378e:	4c0c      	ldr	r4, [pc, #48]	; (80037c0 <I2C_Read_Register+0x34>)
	tx_buff[0] = internal_adr;
 8003790:	aa04      	add	r2, sp, #16
	HAL_I2C_Master_Transmit(&hi2c1, device_adr, &tx_buff[0], 1, 10000);
 8003792:	f242 7610 	movw	r6, #10000	; 0x2710
	tx_buff[0] = internal_adr;
 8003796:	f802 1d08 	strb.w	r1, [r2, #-8]!
	HAL_I2C_Master_Transmit(&hi2c1, device_adr, &tx_buff[0], 1, 10000);
 800379a:	4605      	mov	r5, r0
 800379c:	4601      	mov	r1, r0
 800379e:	9600      	str	r6, [sp, #0]
 80037a0:	2301      	movs	r3, #1
 80037a2:	4620      	mov	r0, r4
 80037a4:	f7fd fcc3 	bl	800112e <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, device_adr + 1, &rx_buff[0], 1, 10000);
 80037a8:	2301      	movs	r3, #1
 80037aa:	9600      	str	r6, [sp, #0]
 80037ac:	aa03      	add	r2, sp, #12
 80037ae:	18e9      	adds	r1, r5, r3
 80037b0:	4620      	mov	r0, r4
 80037b2:	f7fd fd55 	bl	8001260 <HAL_I2C_Master_Receive>


	return rx_buff[0];
}
 80037b6:	f89d 000c 	ldrb.w	r0, [sp, #12]
 80037ba:	b004      	add	sp, #16
 80037bc:	bd70      	pop	{r4, r5, r6, pc}
 80037be:	bf00      	nop
 80037c0:	2000040c 	.word	0x2000040c

080037c4 <I2C_Write_Register>:

void I2C_Write_Register(uint8_t device_adr, uint8_t internal_adr, uint8_t data)
{
 80037c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t tx_buff[2];

	tx_buff[0] = internal_adr;
	tx_buff[1] = data;

	HAL_I2C_Master_Transmit(&hi2c1, device_adr, tx_buff, 2, 10000);
 80037c6:	f242 7310 	movw	r3, #10000	; 0x2710
	tx_buff[0] = internal_adr;
 80037ca:	f88d 100c 	strb.w	r1, [sp, #12]
	tx_buff[1] = data;
 80037ce:	f88d 200d 	strb.w	r2, [sp, #13]
	HAL_I2C_Master_Transmit(&hi2c1, device_adr, tx_buff, 2, 10000);
 80037d2:	9300      	str	r3, [sp, #0]
 80037d4:	4601      	mov	r1, r0
 80037d6:	2302      	movs	r3, #2
 80037d8:	aa03      	add	r2, sp, #12
 80037da:	4803      	ldr	r0, [pc, #12]	; (80037e8 <I2C_Write_Register+0x24>)
 80037dc:	f7fd fca7 	bl	800112e <HAL_I2C_Master_Transmit>
}
 80037e0:	b005      	add	sp, #20
 80037e2:	f85d fb04 	ldr.w	pc, [sp], #4
 80037e6:	bf00      	nop
 80037e8:	2000040c 	.word	0x2000040c

080037ec <BMP280_get_calib_values>:

void BMP280_get_calib_values(void)
{
 80037ec:	b530      	push	{r4, r5, lr}
 80037ee:	b08b      	sub	sp, #44	; 0x2c
	uint8_t rx_buff[24], starting_address=0x88;
 80037f0:	aa0a      	add	r2, sp, #40	; 0x28

	HAL_I2C_Master_Transmit(&hi2c1, BMP280_dev_address, &starting_address, 1, 10000);
 80037f2:	4c3a      	ldr	r4, [pc, #232]	; (80038dc <BMP280_get_calib_values+0xf0>)
 80037f4:	f242 7510 	movw	r5, #10000	; 0x2710
	uint8_t rx_buff[24], starting_address=0x88;
 80037f8:	2388      	movs	r3, #136	; 0x88
 80037fa:	f802 3d19 	strb.w	r3, [r2, #-25]!
	HAL_I2C_Master_Transmit(&hi2c1, BMP280_dev_address, &starting_address, 1, 10000);
 80037fe:	21ee      	movs	r1, #238	; 0xee
 8003800:	9500      	str	r5, [sp, #0]
 8003802:	2301      	movs	r3, #1
 8003804:	4620      	mov	r0, r4
 8003806:	f7fd fc92 	bl	800112e <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, BMP280_dev_address + 1, &rx_buff[0], 24, 10000);
 800380a:	aa04      	add	r2, sp, #16
 800380c:	9500      	str	r5, [sp, #0]
 800380e:	2318      	movs	r3, #24
 8003810:	21ef      	movs	r1, #239	; 0xef
 8003812:	4620      	mov	r0, r4
 8003814:	f7fd fd24 	bl	8001260 <HAL_I2C_Master_Receive>

	dig_T1=(rx_buff[0])+(rx_buff[1]<<8);
 8003818:	f89d 2011 	ldrb.w	r2, [sp, #17]
 800381c:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8003820:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8003824:	4a2e      	ldr	r2, [pc, #184]	; (80038e0 <BMP280_get_calib_values+0xf4>)
 8003826:	8013      	strh	r3, [r2, #0]
	dig_T2=(rx_buff[2])+(rx_buff[3]<<8);
 8003828:	f89d 2013 	ldrb.w	r2, [sp, #19]
 800382c:	f89d 3012 	ldrb.w	r3, [sp, #18]
 8003830:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8003834:	4a2b      	ldr	r2, [pc, #172]	; (80038e4 <BMP280_get_calib_values+0xf8>)
 8003836:	8013      	strh	r3, [r2, #0]
	dig_T3=(rx_buff[4])+(rx_buff[5]<<8);
 8003838:	f89d 2015 	ldrb.w	r2, [sp, #21]
 800383c:	f89d 3014 	ldrb.w	r3, [sp, #20]
 8003840:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8003844:	4a28      	ldr	r2, [pc, #160]	; (80038e8 <BMP280_get_calib_values+0xfc>)
 8003846:	8013      	strh	r3, [r2, #0]
	dig_P1=(rx_buff[6])+(rx_buff[7]<<8);
 8003848:	f89d 2017 	ldrb.w	r2, [sp, #23]
 800384c:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8003850:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8003854:	4a25      	ldr	r2, [pc, #148]	; (80038ec <BMP280_get_calib_values+0x100>)
 8003856:	8013      	strh	r3, [r2, #0]
	dig_P2=(rx_buff[8])+(rx_buff[9]<<8);
 8003858:	f89d 2019 	ldrb.w	r2, [sp, #25]
 800385c:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8003860:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8003864:	4a22      	ldr	r2, [pc, #136]	; (80038f0 <BMP280_get_calib_values+0x104>)
 8003866:	8013      	strh	r3, [r2, #0]
	dig_P3=(rx_buff[10])+(rx_buff[11]<<8);
 8003868:	f89d 201b 	ldrb.w	r2, [sp, #27]
 800386c:	f89d 301a 	ldrb.w	r3, [sp, #26]
 8003870:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8003874:	4a1f      	ldr	r2, [pc, #124]	; (80038f4 <BMP280_get_calib_values+0x108>)
 8003876:	8013      	strh	r3, [r2, #0]
	dig_P4=(rx_buff[12])+(rx_buff[13]<<8);
 8003878:	f89d 201d 	ldrb.w	r2, [sp, #29]
 800387c:	f89d 301c 	ldrb.w	r3, [sp, #28]
 8003880:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8003884:	4a1c      	ldr	r2, [pc, #112]	; (80038f8 <BMP280_get_calib_values+0x10c>)
 8003886:	8013      	strh	r3, [r2, #0]
	dig_P5=(rx_buff[14])+(rx_buff[15]<<8);
 8003888:	f89d 201f 	ldrb.w	r2, [sp, #31]
 800388c:	f89d 301e 	ldrb.w	r3, [sp, #30]
 8003890:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8003894:	4a19      	ldr	r2, [pc, #100]	; (80038fc <BMP280_get_calib_values+0x110>)
 8003896:	8013      	strh	r3, [r2, #0]
	dig_P6=(rx_buff[16])+(rx_buff[17]<<8);
 8003898:	f89d 2021 	ldrb.w	r2, [sp, #33]	; 0x21
 800389c:	f89d 3020 	ldrb.w	r3, [sp, #32]
 80038a0:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80038a4:	4a16      	ldr	r2, [pc, #88]	; (8003900 <BMP280_get_calib_values+0x114>)
 80038a6:	8013      	strh	r3, [r2, #0]
	dig_P7=(rx_buff[18])+(rx_buff[19]<<8);
 80038a8:	f89d 2023 	ldrb.w	r2, [sp, #35]	; 0x23
 80038ac:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
 80038b0:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80038b4:	4a13      	ldr	r2, [pc, #76]	; (8003904 <BMP280_get_calib_values+0x118>)
 80038b6:	8013      	strh	r3, [r2, #0]
	dig_P8=(rx_buff[20])+(rx_buff[21]<<8);
 80038b8:	f89d 2025 	ldrb.w	r2, [sp, #37]	; 0x25
 80038bc:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 80038c0:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80038c4:	4a10      	ldr	r2, [pc, #64]	; (8003908 <BMP280_get_calib_values+0x11c>)
 80038c6:	8013      	strh	r3, [r2, #0]
	dig_P9=(rx_buff[22])+(rx_buff[23]<<8);
 80038c8:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
 80038cc:	f89d 3026 	ldrb.w	r3, [sp, #38]	; 0x26
 80038d0:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80038d4:	4a0d      	ldr	r2, [pc, #52]	; (800390c <BMP280_get_calib_values+0x120>)
 80038d6:	8013      	strh	r3, [r2, #0]
}
 80038d8:	b00b      	add	sp, #44	; 0x2c
 80038da:	bd30      	pop	{r4, r5, pc}
 80038dc:	2000040c 	.word	0x2000040c
 80038e0:	2000040a 	.word	0x2000040a
 80038e4:	20000458 	.word	0x20000458
 80038e8:	20000480 	.word	0x20000480
 80038ec:	20000478 	.word	0x20000478
 80038f0:	20000468 	.word	0x20000468
 80038f4:	2000047a 	.word	0x2000047a
 80038f8:	2000046a 	.word	0x2000046a
 80038fc:	20000470 	.word	0x20000470
 8003900:	20000482 	.word	0x20000482
 8003904:	20000408 	.word	0x20000408
 8003908:	2000047c 	.word	0x2000047c
 800390c:	2000047e 	.word	0x2000047e

08003910 <BMP280_init>:

void BMP280_init(void)
{
 8003910:	b508      	push	{r3, lr}
	I2C_Write_Register(BMP280_dev_address, 0xF5, 0b10010000);// standby time 500ms 100, filter 16 100, SPI DIS 00
 8003912:	2290      	movs	r2, #144	; 0x90
 8003914:	21f5      	movs	r1, #245	; 0xf5
 8003916:	20ee      	movs	r0, #238	; 0xee
 8003918:	f7ff ff54 	bl	80037c4 <I2C_Write_Register>
	I2C_Write_Register(BMP280_dev_address, 0xF4, 0b01010111);// osrs_t 010 x2, osrs_p 16 101, mode normal 11
 800391c:	2257      	movs	r2, #87	; 0x57
 800391e:	21f4      	movs	r1, #244	; 0xf4
 8003920:	20ee      	movs	r0, #238	; 0xee
 8003922:	f7ff ff4f 	bl	80037c4 <I2C_Write_Register>

	BMP280_get_calib_values();
}
 8003926:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	BMP280_get_calib_values();
 800392a:	f7ff bf5f 	b.w	80037ec <BMP280_get_calib_values>
	...

08003930 <BMP280_calc_values>:

void BMP280_calc_values(void)
{
 8003930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003934:	b08d      	sub	sp, #52	; 0x34
	uint8_t status, rx_buff[6], starting_address=0xF7;
 8003936:	23f7      	movs	r3, #247	; 0xf7
 8003938:	f88d 300b 	strb.w	r3, [sp, #11]

	do
	{
		status=I2C_Read_Register(BMP280_dev_address, 0xF3);
 800393c:	21f3      	movs	r1, #243	; 0xf3
 800393e:	20ee      	movs	r0, #238	; 0xee
 8003940:	f7ff ff24 	bl	800378c <I2C_Read_Register>
	} while(((status&0b00001000)==8)||((status&0b00000001)==1));
 8003944:	f010 0f09 	tst.w	r0, #9
 8003948:	d1f8      	bne.n	800393c <BMP280_calc_values+0xc>

	HAL_I2C_Master_Transmit(&hi2c1, BMP280_dev_address, &starting_address, 1, 10000);
 800394a:	f242 7410 	movw	r4, #10000	; 0x2710
 800394e:	9400      	str	r4, [sp, #0]
 8003950:	f10d 020b 	add.w	r2, sp, #11
 8003954:	2301      	movs	r3, #1
 8003956:	21ee      	movs	r1, #238	; 0xee
 8003958:	48d9      	ldr	r0, [pc, #868]	; (8003cc0 <BMP280_calc_values+0x390>)
 800395a:	f7fd fbe8 	bl	800112e <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, BMP280_dev_address + 1, &rx_buff[0], 6, 10000);
 800395e:	9400      	str	r4, [sp, #0]
 8003960:	aa04      	add	r2, sp, #16
 8003962:	2306      	movs	r3, #6
 8003964:	21ef      	movs	r1, #239	; 0xef
 8003966:	48d6      	ldr	r0, [pc, #856]	; (8003cc0 <BMP280_calc_values+0x390>)
 8003968:	f7fd fc7a 	bl	8001260 <HAL_I2C_Master_Receive>

	volatile uint32_t temp[3];
	temp[2]=rx_buff[3];
 800396c:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8003970:	930b      	str	r3, [sp, #44]	; 0x2c
	temp[1]=rx_buff[4];
 8003972:	f89d 3014 	ldrb.w	r3, [sp, #20]
 8003976:	930a      	str	r3, [sp, #40]	; 0x28
	temp[0]=rx_buff[5];
 8003978:	f89d 3015 	ldrb.w	r3, [sp, #21]
 800397c:	9309      	str	r3, [sp, #36]	; 0x24
	temperature_raw=(temp[2]<<12)+(temp[1]<<4)+(temp[0]>>4);
 800397e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003980:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003982:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003984:	0100      	lsls	r0, r0, #4
 8003986:	eb00 3002 	add.w	r0, r0, r2, lsl #12
 800398a:	eb00 1013 	add.w	r0, r0, r3, lsr #4
 800398e:	4bcd      	ldr	r3, [pc, #820]	; (8003cc4 <BMP280_calc_values+0x394>)
 8003990:	6018      	str	r0, [r3, #0]

	temp[2]=rx_buff[0];
 8003992:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8003996:	930b      	str	r3, [sp, #44]	; 0x2c
	temp[1]=rx_buff[1];
 8003998:	f89d 3011 	ldrb.w	r3, [sp, #17]
 800399c:	930a      	str	r3, [sp, #40]	; 0x28
	temp[0]=rx_buff[2];
 800399e:	f89d 3012 	ldrb.w	r3, [sp, #18]
 80039a2:	9309      	str	r3, [sp, #36]	; 0x24
	pressure_raw=(temp[2]<<12)+(temp[1]<<4)+(temp[0]>>4);
 80039a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80039a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80039a8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80039aa:	ea4f 1a03 	mov.w	sl, r3, lsl #4
 80039ae:	eb0a 3a01 	add.w	sl, sl, r1, lsl #12
 80039b2:	4bc5      	ldr	r3, [pc, #788]	; (8003cc8 <BMP280_calc_values+0x398>)
 80039b4:	eb0a 1a12 	add.w	sl, sl, r2, lsr #4
 80039b8:	f8c3 a000 	str.w	sl, [r3]

	double var1, var2;
	var1=(((double)temperature_raw)/16384.0-((double)dig_T1)/1024.0)*((double)dig_T2);
 80039bc:	f7fc fd56 	bl	800046c <__aeabi_i2d>
 80039c0:	4bc2      	ldr	r3, [pc, #776]	; (8003ccc <BMP280_calc_values+0x39c>)
 80039c2:	4606      	mov	r6, r0
 80039c4:	8818      	ldrh	r0, [r3, #0]
 80039c6:	460f      	mov	r7, r1
 80039c8:	f7fc fd40 	bl	800044c <__aeabi_ui2d>
	var2=((((double)temperature_raw)/131072.0-((double)dig_T1)/8192.0)*(((double)temperature_raw)/131072.0-((double)dig_T1)/8192.0))*((double)dig_T3);
 80039cc:	2200      	movs	r2, #0
	var1=(((double)temperature_raw)/16384.0-((double)dig_T1)/1024.0)*((double)dig_T2);
 80039ce:	4604      	mov	r4, r0
 80039d0:	460d      	mov	r5, r1
	var2=((((double)temperature_raw)/131072.0-((double)dig_T1)/8192.0)*(((double)temperature_raw)/131072.0-((double)dig_T1)/8192.0))*((double)dig_T3);
 80039d2:	4bbf      	ldr	r3, [pc, #764]	; (8003cd0 <BMP280_calc_values+0x3a0>)
 80039d4:	4630      	mov	r0, r6
 80039d6:	4639      	mov	r1, r7
 80039d8:	f7fc fdae 	bl	8000538 <__aeabi_dmul>
 80039dc:	2200      	movs	r2, #0
 80039de:	4680      	mov	r8, r0
 80039e0:	4689      	mov	r9, r1
 80039e2:	4bbc      	ldr	r3, [pc, #752]	; (8003cd4 <BMP280_calc_values+0x3a4>)
 80039e4:	4620      	mov	r0, r4
 80039e6:	4629      	mov	r1, r5
 80039e8:	f7fc fda6 	bl	8000538 <__aeabi_dmul>
 80039ec:	4602      	mov	r2, r0
 80039ee:	460b      	mov	r3, r1
 80039f0:	4640      	mov	r0, r8
 80039f2:	4649      	mov	r1, r9
 80039f4:	f7fc fbec 	bl	80001d0 <__aeabi_dsub>
	var1=(((double)temperature_raw)/16384.0-((double)dig_T1)/1024.0)*((double)dig_T2);
 80039f8:	2200      	movs	r2, #0
	var2=((((double)temperature_raw)/131072.0-((double)dig_T1)/8192.0)*(((double)temperature_raw)/131072.0-((double)dig_T1)/8192.0))*((double)dig_T3);
 80039fa:	4680      	mov	r8, r0
 80039fc:	4689      	mov	r9, r1
	var1=(((double)temperature_raw)/16384.0-((double)dig_T1)/1024.0)*((double)dig_T2);
 80039fe:	4bb6      	ldr	r3, [pc, #728]	; (8003cd8 <BMP280_calc_values+0x3a8>)
 8003a00:	4630      	mov	r0, r6
 8003a02:	4639      	mov	r1, r7
 8003a04:	f7fc fd98 	bl	8000538 <__aeabi_dmul>
 8003a08:	2200      	movs	r2, #0
 8003a0a:	4606      	mov	r6, r0
 8003a0c:	460f      	mov	r7, r1
 8003a0e:	4bb3      	ldr	r3, [pc, #716]	; (8003cdc <BMP280_calc_values+0x3ac>)
 8003a10:	4620      	mov	r0, r4
 8003a12:	4629      	mov	r1, r5
 8003a14:	f7fc fd90 	bl	8000538 <__aeabi_dmul>
 8003a18:	4602      	mov	r2, r0
 8003a1a:	460b      	mov	r3, r1
 8003a1c:	4630      	mov	r0, r6
 8003a1e:	4639      	mov	r1, r7
 8003a20:	f7fc fbd6 	bl	80001d0 <__aeabi_dsub>
 8003a24:	4bae      	ldr	r3, [pc, #696]	; (8003ce0 <BMP280_calc_values+0x3b0>)
 8003a26:	4604      	mov	r4, r0
 8003a28:	f9b3 0000 	ldrsh.w	r0, [r3]
 8003a2c:	460d      	mov	r5, r1
 8003a2e:	f7fc fd1d 	bl	800046c <__aeabi_i2d>
 8003a32:	4602      	mov	r2, r0
 8003a34:	460b      	mov	r3, r1
 8003a36:	4620      	mov	r0, r4
 8003a38:	4629      	mov	r1, r5
 8003a3a:	f7fc fd7d 	bl	8000538 <__aeabi_dmul>
	var2=((((double)temperature_raw)/131072.0-((double)dig_T1)/8192.0)*(((double)temperature_raw)/131072.0-((double)dig_T1)/8192.0))*((double)dig_T3);
 8003a3e:	4ba9      	ldr	r3, [pc, #676]	; (8003ce4 <BMP280_calc_values+0x3b4>)
	var1=(((double)temperature_raw)/16384.0-((double)dig_T1)/1024.0)*((double)dig_T2);
 8003a40:	4604      	mov	r4, r0
	var2=((((double)temperature_raw)/131072.0-((double)dig_T1)/8192.0)*(((double)temperature_raw)/131072.0-((double)dig_T1)/8192.0))*((double)dig_T3);
 8003a42:	f9b3 0000 	ldrsh.w	r0, [r3]
	var1=(((double)temperature_raw)/16384.0-((double)dig_T1)/1024.0)*((double)dig_T2);
 8003a46:	460d      	mov	r5, r1
	var2=((((double)temperature_raw)/131072.0-((double)dig_T1)/8192.0)*(((double)temperature_raw)/131072.0-((double)dig_T1)/8192.0))*((double)dig_T3);
 8003a48:	f7fc fd10 	bl	800046c <__aeabi_i2d>
 8003a4c:	4642      	mov	r2, r8
 8003a4e:	4606      	mov	r6, r0
 8003a50:	460f      	mov	r7, r1
 8003a52:	464b      	mov	r3, r9
 8003a54:	4640      	mov	r0, r8
 8003a56:	4649      	mov	r1, r9
 8003a58:	f7fc fd6e 	bl	8000538 <__aeabi_dmul>
 8003a5c:	4602      	mov	r2, r0
 8003a5e:	460b      	mov	r3, r1
 8003a60:	4630      	mov	r0, r6
 8003a62:	4639      	mov	r1, r7
 8003a64:	f7fc fd68 	bl	8000538 <__aeabi_dmul>
	double t_fine = (int32_t)(var1+var2);
 8003a68:	4602      	mov	r2, r0
 8003a6a:	460b      	mov	r3, r1
 8003a6c:	4620      	mov	r0, r4
 8003a6e:	4629      	mov	r1, r5
 8003a70:	f7fc fbb0 	bl	80001d4 <__adddf3>
volatile	float T = (var1+var2)/5120.0;
 8003a74:	2200      	movs	r2, #0
 8003a76:	4b9c      	ldr	r3, [pc, #624]	; (8003ce8 <BMP280_calc_values+0x3b8>)
	double t_fine = (int32_t)(var1+var2);
 8003a78:	4604      	mov	r4, r0
 8003a7a:	460d      	mov	r5, r1
volatile	float T = (var1+var2)/5120.0;
 8003a7c:	f7fc fe86 	bl	800078c <__aeabi_ddiv>
 8003a80:	f7fd f81c 	bl	8000abc <__aeabi_d2f>
	double t_fine = (int32_t)(var1+var2);
 8003a84:	4629      	mov	r1, r5
volatile	float T = (var1+var2)/5120.0;
 8003a86:	9003      	str	r0, [sp, #12]
	double t_fine = (int32_t)(var1+var2);
 8003a88:	4620      	mov	r0, r4
 8003a8a:	f7fc ffef 	bl	8000a6c <__aeabi_d2iz>
 8003a8e:	f7fc fced 	bl	800046c <__aeabi_i2d>

	var1=((double)t_fine/2.0)-64000.0;
 8003a92:	2200      	movs	r2, #0
 8003a94:	4b95      	ldr	r3, [pc, #596]	; (8003cec <BMP280_calc_values+0x3bc>)
 8003a96:	f7fc fd4f 	bl	8000538 <__aeabi_dmul>
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	4b94      	ldr	r3, [pc, #592]	; (8003cf0 <BMP280_calc_values+0x3c0>)
 8003a9e:	f7fc fb97 	bl	80001d0 <__aeabi_dsub>
	var2=var1*var1*((double)dig_P6)/32768.0;
 8003aa2:	4b94      	ldr	r3, [pc, #592]	; (8003cf4 <BMP280_calc_values+0x3c4>)
	var1=((double)t_fine/2.0)-64000.0;
 8003aa4:	4604      	mov	r4, r0
	var2=var1*var1*((double)dig_P6)/32768.0;
 8003aa6:	f9b3 0000 	ldrsh.w	r0, [r3]
	var1=((double)t_fine/2.0)-64000.0;
 8003aaa:	460d      	mov	r5, r1
	var2=var1*var1*((double)dig_P6)/32768.0;
 8003aac:	f7fc fcde 	bl	800046c <__aeabi_i2d>
 8003ab0:	4622      	mov	r2, r4
 8003ab2:	4606      	mov	r6, r0
 8003ab4:	460f      	mov	r7, r1
 8003ab6:	462b      	mov	r3, r5
 8003ab8:	4620      	mov	r0, r4
 8003aba:	4629      	mov	r1, r5
 8003abc:	f7fc fd3c 	bl	8000538 <__aeabi_dmul>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	460b      	mov	r3, r1
 8003ac4:	4630      	mov	r0, r6
 8003ac6:	4639      	mov	r1, r7
 8003ac8:	f7fc fd36 	bl	8000538 <__aeabi_dmul>
 8003acc:	2200      	movs	r2, #0
 8003ace:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8003ad2:	f7fc fd31 	bl	8000538 <__aeabi_dmul>
	var2=var2+var1*((double)dig_P5)*2.0;
 8003ad6:	4b88      	ldr	r3, [pc, #544]	; (8003cf8 <BMP280_calc_values+0x3c8>)
	var2=var1*var1*((double)dig_P6)/32768.0;
 8003ad8:	4606      	mov	r6, r0
	var2=var2+var1*((double)dig_P5)*2.0;
 8003ada:	f9b3 0000 	ldrsh.w	r0, [r3]
	var2=var1*var1*((double)dig_P6)/32768.0;
 8003ade:	460f      	mov	r7, r1
	var2=var2+var1*((double)dig_P5)*2.0;
 8003ae0:	f7fc fcc4 	bl	800046c <__aeabi_i2d>
 8003ae4:	4622      	mov	r2, r4
 8003ae6:	462b      	mov	r3, r5
 8003ae8:	f7fc fd26 	bl	8000538 <__aeabi_dmul>
 8003aec:	4602      	mov	r2, r0
 8003aee:	460b      	mov	r3, r1
 8003af0:	f7fc fb70 	bl	80001d4 <__adddf3>
 8003af4:	4632      	mov	r2, r6
 8003af6:	463b      	mov	r3, r7
 8003af8:	f7fc fb6c 	bl	80001d4 <__adddf3>
	var2=(var2/4.0)+(((double)dig_P4)*65536.0);
 8003afc:	2200      	movs	r2, #0
 8003afe:	4b7f      	ldr	r3, [pc, #508]	; (8003cfc <BMP280_calc_values+0x3cc>)
 8003b00:	f7fc fd1a 	bl	8000538 <__aeabi_dmul>
 8003b04:	4b7e      	ldr	r3, [pc, #504]	; (8003d00 <BMP280_calc_values+0x3d0>)
 8003b06:	4606      	mov	r6, r0
 8003b08:	f9b3 0000 	ldrsh.w	r0, [r3]
 8003b0c:	460f      	mov	r7, r1
 8003b0e:	f7fc fcad 	bl	800046c <__aeabi_i2d>
 8003b12:	2200      	movs	r2, #0
 8003b14:	4b7b      	ldr	r3, [pc, #492]	; (8003d04 <BMP280_calc_values+0x3d4>)
 8003b16:	f7fc fd0f 	bl	8000538 <__aeabi_dmul>
 8003b1a:	4632      	mov	r2, r6
 8003b1c:	463b      	mov	r3, r7
 8003b1e:	f7fc fb59 	bl	80001d4 <__adddf3>
	var1=(((double)dig_P3)*var1*var1/524288.0+((double)dig_P2)*var1)/524288.0;
 8003b22:	4b79      	ldr	r3, [pc, #484]	; (8003d08 <BMP280_calc_values+0x3d8>)
	var2=(var2/4.0)+(((double)dig_P4)*65536.0);
 8003b24:	4680      	mov	r8, r0
	var1=(((double)dig_P3)*var1*var1/524288.0+((double)dig_P2)*var1)/524288.0;
 8003b26:	f9b3 0000 	ldrsh.w	r0, [r3]
	var2=(var2/4.0)+(((double)dig_P4)*65536.0);
 8003b2a:	4689      	mov	r9, r1
	var1=(((double)dig_P3)*var1*var1/524288.0+((double)dig_P2)*var1)/524288.0;
 8003b2c:	f7fc fc9e 	bl	800046c <__aeabi_i2d>
 8003b30:	4622      	mov	r2, r4
 8003b32:	462b      	mov	r3, r5
 8003b34:	f7fc fd00 	bl	8000538 <__aeabi_dmul>
 8003b38:	4622      	mov	r2, r4
 8003b3a:	462b      	mov	r3, r5
 8003b3c:	f7fc fcfc 	bl	8000538 <__aeabi_dmul>
 8003b40:	2200      	movs	r2, #0
 8003b42:	f04f 537b 	mov.w	r3, #1052770304	; 0x3ec00000
 8003b46:	f7fc fcf7 	bl	8000538 <__aeabi_dmul>
 8003b4a:	4b70      	ldr	r3, [pc, #448]	; (8003d0c <BMP280_calc_values+0x3dc>)
 8003b4c:	4606      	mov	r6, r0
 8003b4e:	f9b3 0000 	ldrsh.w	r0, [r3]
 8003b52:	460f      	mov	r7, r1
 8003b54:	f7fc fc8a 	bl	800046c <__aeabi_i2d>
 8003b58:	4622      	mov	r2, r4
 8003b5a:	462b      	mov	r3, r5
 8003b5c:	f7fc fcec 	bl	8000538 <__aeabi_dmul>
 8003b60:	4602      	mov	r2, r0
 8003b62:	460b      	mov	r3, r1
 8003b64:	4630      	mov	r0, r6
 8003b66:	4639      	mov	r1, r7
 8003b68:	f7fc fb34 	bl	80001d4 <__adddf3>
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	f04f 537b 	mov.w	r3, #1052770304	; 0x3ec00000
 8003b72:	f7fc fce1 	bl	8000538 <__aeabi_dmul>
	var1=(1.0+var1/32768.0)*((double)dig_P1);
 8003b76:	2200      	movs	r2, #0
 8003b78:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8003b7c:	f7fc fcdc 	bl	8000538 <__aeabi_dmul>
 8003b80:	2200      	movs	r2, #0
 8003b82:	4b63      	ldr	r3, [pc, #396]	; (8003d10 <BMP280_calc_values+0x3e0>)
 8003b84:	f7fc fb26 	bl	80001d4 <__adddf3>
 8003b88:	4b62      	ldr	r3, [pc, #392]	; (8003d14 <BMP280_calc_values+0x3e4>)
 8003b8a:	4604      	mov	r4, r0
 8003b8c:	460d      	mov	r5, r1
 8003b8e:	8818      	ldrh	r0, [r3, #0]
 8003b90:	f7fc fc5c 	bl	800044c <__aeabi_ui2d>
 8003b94:	4622      	mov	r2, r4
 8003b96:	462b      	mov	r3, r5
 8003b98:	f7fc fcce 	bl	8000538 <__aeabi_dmul>
 8003b9c:	4604      	mov	r4, r0
volatile	double p=1048576.0-(double)pressure_raw;
 8003b9e:	4650      	mov	r0, sl
	var1=(1.0+var1/32768.0)*((double)dig_P1);
 8003ba0:	460d      	mov	r5, r1
volatile	double p=1048576.0-(double)pressure_raw;
 8003ba2:	f7fc fc63 	bl	800046c <__aeabi_i2d>
 8003ba6:	4602      	mov	r2, r0
 8003ba8:	460b      	mov	r3, r1
 8003baa:	2000      	movs	r0, #0
 8003bac:	495a      	ldr	r1, [pc, #360]	; (8003d18 <BMP280_calc_values+0x3e8>)
 8003bae:	f7fc fb0f 	bl	80001d0 <__aeabi_dsub>
	p=(p-(var2/4096.0))*6250.0/var1;
 8003bb2:	2200      	movs	r2, #0
volatile	double p=1048576.0-(double)pressure_raw;
 8003bb4:	e9cd 0106 	strd	r0, r1, [sp, #24]
	p=(p-(var2/4096.0))*6250.0/var1;
 8003bb8:	4b58      	ldr	r3, [pc, #352]	; (8003d1c <BMP280_calc_values+0x3ec>)
 8003bba:	4640      	mov	r0, r8
 8003bbc:	4649      	mov	r1, r9
 8003bbe:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
 8003bc2:	f7fc fcb9 	bl	8000538 <__aeabi_dmul>
 8003bc6:	4602      	mov	r2, r0
 8003bc8:	460b      	mov	r3, r1
 8003bca:	4630      	mov	r0, r6
 8003bcc:	4639      	mov	r1, r7
 8003bce:	f7fc faff 	bl	80001d0 <__aeabi_dsub>
 8003bd2:	a339      	add	r3, pc, #228	; (adr r3, 8003cb8 <BMP280_calc_values+0x388>)
 8003bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bd8:	f7fc fcae 	bl	8000538 <__aeabi_dmul>
 8003bdc:	4622      	mov	r2, r4
 8003bde:	462b      	mov	r3, r5
 8003be0:	f7fc fdd4 	bl	800078c <__aeabi_ddiv>
 8003be4:	e9cd 0106 	strd	r0, r1, [sp, #24]
	var1=((double)dig_P9)*p*p/2147483648.0;
 8003be8:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 8003bec:	4b4c      	ldr	r3, [pc, #304]	; (8003d20 <BMP280_calc_values+0x3f0>)
 8003bee:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 8003bf2:	f9b3 0000 	ldrsh.w	r0, [r3]
 8003bf6:	f7fc fc39 	bl	800046c <__aeabi_i2d>
 8003bfa:	4652      	mov	r2, sl
 8003bfc:	465b      	mov	r3, fp
 8003bfe:	f7fc fc9b 	bl	8000538 <__aeabi_dmul>
 8003c02:	4642      	mov	r2, r8
 8003c04:	464b      	mov	r3, r9
 8003c06:	f7fc fc97 	bl	8000538 <__aeabi_dmul>
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	f04f 5378 	mov.w	r3, #1040187392	; 0x3e000000
 8003c10:	f7fc fc92 	bl	8000538 <__aeabi_dmul>
	var2=p*((double)dig_P8)/32768.0;
 8003c14:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
 8003c18:	4b42      	ldr	r3, [pc, #264]	; (8003d24 <BMP280_calc_values+0x3f4>)
	var1=((double)dig_P9)*p*p/2147483648.0;
 8003c1a:	4680      	mov	r8, r0
	var2=p*((double)dig_P8)/32768.0;
 8003c1c:	f9b3 0000 	ldrsh.w	r0, [r3]
	var1=((double)dig_P9)*p*p/2147483648.0;
 8003c20:	4689      	mov	r9, r1
	var2=p*((double)dig_P8)/32768.0;
 8003c22:	f7fc fc23 	bl	800046c <__aeabi_i2d>
 8003c26:	4632      	mov	r2, r6
 8003c28:	463b      	mov	r3, r7
 8003c2a:	f7fc fc85 	bl	8000538 <__aeabi_dmul>
 8003c2e:	2200      	movs	r2, #0
 8003c30:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8003c34:	f7fc fc80 	bl	8000538 <__aeabi_dmul>
	p=p+(var1+var2+((double)dig_P7))/16.0;
 8003c38:	4602      	mov	r2, r0
 8003c3a:	460b      	mov	r3, r1
 8003c3c:	4640      	mov	r0, r8
 8003c3e:	4649      	mov	r1, r9
 8003c40:	f7fc fac8 	bl	80001d4 <__adddf3>
 8003c44:	4b38      	ldr	r3, [pc, #224]	; (8003d28 <BMP280_calc_values+0x3f8>)
 8003c46:	4606      	mov	r6, r0
 8003c48:	f9b3 0000 	ldrsh.w	r0, [r3]
 8003c4c:	460f      	mov	r7, r1
 8003c4e:	f7fc fc0d 	bl	800046c <__aeabi_i2d>
 8003c52:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8003c56:	4602      	mov	r2, r0
 8003c58:	460b      	mov	r3, r1
 8003c5a:	4630      	mov	r0, r6
 8003c5c:	4639      	mov	r1, r7
 8003c5e:	f7fc fab9 	bl	80001d4 <__adddf3>
 8003c62:	2200      	movs	r2, #0
 8003c64:	4b31      	ldr	r3, [pc, #196]	; (8003d2c <BMP280_calc_values+0x3fc>)
 8003c66:	f7fc fc67 	bl	8000538 <__aeabi_dmul>
 8003c6a:	4622      	mov	r2, r4
 8003c6c:	462b      	mov	r3, r5
 8003c6e:	f7fc fab1 	bl	80001d4 <__adddf3>

	temperature=T;
 8003c72:	4c2f      	ldr	r4, [pc, #188]	; (8003d30 <BMP280_calc_values+0x400>)
	p=p+(var1+var2+((double)dig_P7))/16.0;
 8003c74:	e9cd 0106 	strd	r0, r1, [sp, #24]
	temperature=T;
 8003c78:	9b03      	ldr	r3, [sp, #12]
 8003c7a:	6023      	str	r3, [r4, #0]
	pressure=p;
 8003c7c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003c80:	f7fc ff1c 	bl	8000abc <__aeabi_d2f>
	altitude=((powf(101325.0/pressure, 1/5.257f)-1)*(temperature+273.15f))/0.0065f;
 8003c84:	ed9f 0a2b 	vldr	s0, [pc, #172]	; 8003d34 <BMP280_calc_values+0x404>
	pressure=p;
 8003c88:	4b2b      	ldr	r3, [pc, #172]	; (8003d38 <BMP280_calc_values+0x408>)
	altitude=((powf(101325.0/pressure, 1/5.257f)-1)*(temperature+273.15f))/0.0065f;
 8003c8a:	eddf 0a2c 	vldr	s1, [pc, #176]	; 8003d3c <BMP280_calc_values+0x40c>
	pressure=p;
 8003c8e:	6018      	str	r0, [r3, #0]
 8003c90:	ee07 0a90 	vmov	s15, r0
	altitude=((powf(101325.0/pressure, 1/5.257f)-1)*(temperature+273.15f))/0.0065f;
 8003c94:	ee80 0a27 	vdiv.f32	s0, s0, s15
 8003c98:	f000 ff2c 	bl	8004af4 <powf>
 8003c9c:	4b28      	ldr	r3, [pc, #160]	; (8003d40 <BMP280_calc_values+0x410>)
 8003c9e:	edd4 7a00 	vldr	s15, [r4]
 8003ca2:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8003d44 <BMP280_calc_values+0x414>
 8003ca6:	eddf 6a28 	vldr	s13, [pc, #160]	; 8003d48 <BMP280_calc_values+0x418>
 8003caa:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003cae:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003cb2:	e04b      	b.n	8003d4c <BMP280_calc_values+0x41c>
 8003cb4:	f3af 8000 	nop.w
 8003cb8:	00000000 	.word	0x00000000
 8003cbc:	40b86a00 	.word	0x40b86a00
 8003cc0:	2000040c 	.word	0x2000040c
 8003cc4:	20000460 	.word	0x20000460
 8003cc8:	20000464 	.word	0x20000464
 8003ccc:	2000040a 	.word	0x2000040a
 8003cd0:	3ee00000 	.word	0x3ee00000
 8003cd4:	3f200000 	.word	0x3f200000
 8003cd8:	3f100000 	.word	0x3f100000
 8003cdc:	3f500000 	.word	0x3f500000
 8003ce0:	20000458 	.word	0x20000458
 8003ce4:	20000480 	.word	0x20000480
 8003ce8:	40b40000 	.word	0x40b40000
 8003cec:	3fe00000 	.word	0x3fe00000
 8003cf0:	40ef4000 	.word	0x40ef4000
 8003cf4:	20000482 	.word	0x20000482
 8003cf8:	20000470 	.word	0x20000470
 8003cfc:	3fd00000 	.word	0x3fd00000
 8003d00:	2000046a 	.word	0x2000046a
 8003d04:	40f00000 	.word	0x40f00000
 8003d08:	2000047a 	.word	0x2000047a
 8003d0c:	20000468 	.word	0x20000468
 8003d10:	3ff00000 	.word	0x3ff00000
 8003d14:	20000478 	.word	0x20000478
 8003d18:	41300000 	.word	0x41300000
 8003d1c:	3f300000 	.word	0x3f300000
 8003d20:	2000047e 	.word	0x2000047e
 8003d24:	2000047c 	.word	0x2000047c
 8003d28:	20000408 	.word	0x20000408
 8003d2c:	3fb00000 	.word	0x3fb00000
 8003d30:	2000045c 	.word	0x2000045c
 8003d34:	47c5e680 	.word	0x47c5e680
 8003d38:	2000046c 	.word	0x2000046c
 8003d3c:	3e42c9b4 	.word	0x3e42c9b4
 8003d40:	20000474 	.word	0x20000474
 8003d44:	43889333 	.word	0x43889333
 8003d48:	3bd4fdf4 	.word	0x3bd4fdf4
 8003d4c:	ee30 0a47 	vsub.f32	s0, s0, s14
 8003d50:	ee67 7a80 	vmul.f32	s15, s15, s0
 8003d54:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003d58:	ed83 7a00 	vstr	s14, [r3]
}
 8003d5c:	b00d      	add	sp, #52	; 0x34
 8003d5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d62:	bf00      	nop

08003d64 <string_compare>:

/* USER CODE END PFP */

/* USER CODE BEGIN 0 */
uint8_t string_compare(char array1[], char array2[], uint16_t lenght)
{
 8003d64:	b570      	push	{r4, r5, r6, lr}
	 uint8_t comVAR=0, i;
	 for(i=0;i<lenght;i++)
 8003d66:	2400      	movs	r4, #0
	 uint8_t comVAR=0, i;
 8003d68:	4623      	mov	r3, r4
	 for(i=0;i<lenght;i++)
 8003d6a:	b2e5      	uxtb	r5, r4
 8003d6c:	4295      	cmp	r5, r2
 8003d6e:	d303      	bcc.n	8003d78 <string_compare+0x14>
	   	  	  else comVAR=0;
	   	}
	 if (comVAR==lenght)
		 	return 1;
	 else 	return 0;
}
 8003d70:	1a9b      	subs	r3, r3, r2
 8003d72:	4258      	negs	r0, r3
 8003d74:	4158      	adcs	r0, r3
 8003d76:	bd70      	pop	{r4, r5, r6, pc}
	   		  if(array1[i]==array2[i])
 8003d78:	5d46      	ldrb	r6, [r0, r5]
 8003d7a:	5d4d      	ldrb	r5, [r1, r5]
 8003d7c:	42ae      	cmp	r6, r5
	   	  		  comVAR++;
 8003d7e:	bf06      	itte	eq
 8003d80:	3301      	addeq	r3, #1
 8003d82:	b2db      	uxtbeq	r3, r3
	   	  	  else comVAR=0;
 8003d84:	2300      	movne	r3, #0
 8003d86:	3401      	adds	r4, #1
 8003d88:	e7ef      	b.n	8003d6a <string_compare+0x6>
	...

08003d8c <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8003d8c:	b510      	push	{r4, lr}
 8003d8e:	b09e      	sub	sp, #120	; 0x78
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8003d90:	2303      	movs	r3, #3
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8003d92:	2200      	movs	r2, #0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8003d94:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8003d96:	9207      	str	r2, [sp, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003d98:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003d9c:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003d9e:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003da0:	9209      	str	r2, [sp, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003da2:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8003da4:	2210      	movs	r2, #16
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8003da6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003daa:	2402      	movs	r4, #2
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003dac:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8003dae:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003db0:	940c      	str	r4, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8003db2:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003db4:	f7fe fa2c 	bl	8002210 <HAL_RCC_OscConfig>
 8003db8:	4601      	mov	r1, r0
 8003dba:	b100      	cbz	r0, 8003dbe <SystemClock_Config+0x32>
 8003dbc:	e7fe      	b.n	8003dbc <SystemClock_Config+0x30>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003dbe:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003dc0:	e88d 0018 	stmia.w	sp, {r3, r4}
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003dc4:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8003dc6:	2380      	movs	r3, #128	; 0x80
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003dc8:	9004      	str	r0, [sp, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003dca:	4668      	mov	r0, sp
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8003dcc:	9302      	str	r3, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003dce:	f7fe fcc3 	bl	8002758 <HAL_RCC_ClockConfig>
 8003dd2:	b100      	cbz	r0, 8003dd6 <SystemClock_Config+0x4a>
 8003dd4:	e7fe      	b.n	8003dd4 <SystemClock_Config+0x48>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_I2C1;
 8003dd6:	4b0f      	ldr	r3, [pc, #60]	; (8003e14 <SystemClock_Config+0x88>)
 8003dd8:	930f      	str	r3, [sp, #60]	; 0x3c
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8003dda:	9016      	str	r0, [sp, #88]	; 0x58
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 8003ddc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003de0:	a80f      	add	r0, sp, #60	; 0x3c
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 8003de2:	931d      	str	r3, [sp, #116]	; 0x74
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003de4:	f7fe fd80 	bl	80028e8 <HAL_RCCEx_PeriphCLKConfig>
 8003de8:	4604      	mov	r4, r0
 8003dea:	b100      	cbz	r0, 8003dee <SystemClock_Config+0x62>
 8003dec:	e7fe      	b.n	8003dec <SystemClock_Config+0x60>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8003dee:	f7fe fd75 	bl	80028dc <HAL_RCC_GetHCLKFreq>
 8003df2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003df6:	fbb0 f0f3 	udiv	r0, r0, r3
 8003dfa:	f7fc ff45 	bl	8000c88 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8003dfe:	2004      	movs	r0, #4
 8003e00:	f7fc ff58 	bl	8000cb4 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8003e04:	4622      	mov	r2, r4
 8003e06:	4621      	mov	r1, r4
 8003e08:	f04f 30ff 	mov.w	r0, #4294967295
 8003e0c:	f7fc fefc 	bl	8000c08 <HAL_NVIC_SetPriority>
}
 8003e10:	b01e      	add	sp, #120	; 0x78
 8003e12:	bd10      	pop	{r4, pc}
 8003e14:	00020020 	.word	0x00020020

08003e18 <main>:
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b08e      	sub	sp, #56	; 0x38
  HAL_Init();
 8003e1c:	f7fc feb2 	bl	8000b84 <HAL_Init>
  SystemClock_Config();
 8003e20:	f7ff ffb4 	bl	8003d8c <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003e24:	4b44      	ldr	r3, [pc, #272]	; (8003f38 <main+0x120>)
  __HAL_RCC_GPIOF_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 8003e26:	4845      	ldr	r0, [pc, #276]	; (8003f3c <main+0x124>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003e28:	695a      	ldr	r2, [r3, #20]
  hi2c1.Instance = I2C1;
 8003e2a:	4c45      	ldr	r4, [pc, #276]	; (8003f40 <main+0x128>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003e2c:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8003e30:	615a      	str	r2, [r3, #20]
 8003e32:	695a      	ldr	r2, [r3, #20]
 8003e34:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003e38:	9202      	str	r2, [sp, #8]
 8003e3a:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003e3c:	695a      	ldr	r2, [r3, #20]
 8003e3e:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8003e42:	615a      	str	r2, [r3, #20]
 8003e44:	695a      	ldr	r2, [r3, #20]
 8003e46:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8003e4a:	9203      	str	r2, [sp, #12]
 8003e4c:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e4e:	695a      	ldr	r2, [r3, #20]
 8003e50:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003e54:	615a      	str	r2, [r3, #20]
 8003e56:	695a      	ldr	r2, [r3, #20]
 8003e58:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8003e5c:	9204      	str	r2, [sp, #16]
 8003e5e:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e60:	695a      	ldr	r2, [r3, #20]
 8003e62:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003e66:	615a      	str	r2, [r3, #20]
 8003e68:	695b      	ldr	r3, [r3, #20]
 8003e6a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 8003e6e:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e70:	9305      	str	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 8003e72:	f44f 417f 	mov.w	r1, #65280	; 0xff00
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e76:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 8003e78:	f7fc fff0 	bl	8000e5c <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pins : PE2 PE4 PE5 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5;
 8003e7c:	2334      	movs	r3, #52	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e7e:	2500      	movs	r5, #0
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5;
 8003e80:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003e82:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003e84:	4b2f      	ldr	r3, [pc, #188]	; (8003f44 <main+0x12c>)
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003e86:	482d      	ldr	r0, [pc, #180]	; (8003f3c <main+0x124>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003e88:	930a      	str	r3, [sp, #40]	; 0x28

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003e8a:	2601      	movs	r6, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e8c:	950b      	str	r5, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003e8e:	f7fc ff23 	bl	8000cd8 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e92:	a909      	add	r1, sp, #36	; 0x24
 8003e94:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003e98:	9609      	str	r6, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003e9a:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e9c:	950b      	str	r5, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e9e:	f7fc ff1b 	bl	8000cd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE8 PE9 PE10 PE11 
                           PE12 PE13 PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 8003ea2:	f44f 437f 	mov.w	r3, #65280	; 0xff00
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003ea6:	a909      	add	r1, sp, #36	; 0x24
 8003ea8:	4824      	ldr	r0, [pc, #144]	; (8003f3c <main+0x124>)
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 8003eaa:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003eac:	960a      	str	r6, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eae:	950b      	str	r5, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003eb0:	950c      	str	r5, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003eb2:	f7fc ff11 	bl	8000cd8 <HAL_GPIO_Init>
  hi2c1.Init.Timing = 0x2000090E;
 8003eb6:	4924      	ldr	r1, [pc, #144]	; (8003f48 <main+0x130>)
 8003eb8:	4b24      	ldr	r3, [pc, #144]	; (8003f4c <main+0x134>)
  hi2c1.Init.OwnAddress1 = 0;
 8003eba:	60a5      	str	r5, [r4, #8]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003ebc:	4620      	mov	r0, r4
  hi2c1.Init.Timing = 0x2000090E;
 8003ebe:	e884 000a 	stmia.w	r4, {r1, r3}
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003ec2:	60e6      	str	r6, [r4, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003ec4:	6125      	str	r5, [r4, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003ec6:	6165      	str	r5, [r4, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003ec8:	61a5      	str	r5, [r4, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003eca:	61e5      	str	r5, [r4, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003ecc:	6225      	str	r5, [r4, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003ece:	f7fd f8dd 	bl	800108c <HAL_I2C_Init>
 8003ed2:	4601      	mov	r1, r0
 8003ed4:	b100      	cbz	r0, 8003ed8 <main+0xc0>
 8003ed6:	e7fe      	b.n	8003ed6 <main+0xbe>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003ed8:	4620      	mov	r0, r4
 8003eda:	f7fd fa5a 	bl	8001392 <HAL_I2CEx_ConfigAnalogFilter>
 8003ede:	4601      	mov	r1, r0
 8003ee0:	b100      	cbz	r0, 8003ee4 <main+0xcc>
 8003ee2:	e7fe      	b.n	8003ee2 <main+0xca>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003ee4:	4620      	mov	r0, r4
 8003ee6:	f7fd fa7a 	bl	80013de <HAL_I2CEx_ConfigDigitalFilter>
 8003eea:	4605      	mov	r5, r0
 8003eec:	b100      	cbz	r0, 8003ef0 <main+0xd8>
 8003eee:	e7fe      	b.n	8003eee <main+0xd6>
  MX_USB_DEVICE_Init();
 8003ef0:	f000 fb80 	bl	80045f4 <MX_USB_DEVICE_Init>
  htim3.Instance = TIM3;
 8003ef4:	4c16      	ldr	r4, [pc, #88]	; (8003f50 <main+0x138>)
  htim3.Init.Prescaler = 24000;
 8003ef6:	4a17      	ldr	r2, [pc, #92]	; (8003f54 <main+0x13c>)
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ef8:	60a5      	str	r5, [r4, #8]
  htim3.Init.Prescaler = 24000;
 8003efa:	f645 53c0 	movw	r3, #24000	; 0x5dc0
 8003efe:	e884 000c 	stmia.w	r4, {r2, r3}
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003f02:	4620      	mov	r0, r4
  htim3.Init.Period = 19;
 8003f04:	2313      	movs	r3, #19
 8003f06:	60e3      	str	r3, [r4, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003f08:	6125      	str	r5, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003f0a:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003f0c:	f7fe ff06 	bl	8002d1c <HAL_TIM_Base_Init>
 8003f10:	b100      	cbz	r0, 8003f14 <main+0xfc>
 8003f12:	e7fe      	b.n	8003f12 <main+0xfa>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003f14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003f18:	a909      	add	r1, sp, #36	; 0x24
 8003f1a:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003f1c:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003f1e:	f7fe ff21 	bl	8002d64 <HAL_TIM_ConfigClockSource>
 8003f22:	b100      	cbz	r0, 8003f26 <main+0x10e>
 8003f24:	e7fe      	b.n	8003f24 <main+0x10c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003f26:	9006      	str	r0, [sp, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003f28:	9008      	str	r0, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003f2a:	a906      	add	r1, sp, #24
 8003f2c:	4620      	mov	r0, r4
 8003f2e:	f7fe ffcf 	bl	8002ed0 <HAL_TIMEx_MasterConfigSynchronization>
 8003f32:	b188      	cbz	r0, 8003f58 <main+0x140>
 8003f34:	e7fe      	b.n	8003f34 <main+0x11c>
 8003f36:	bf00      	nop
 8003f38:	40021000 	.word	0x40021000
 8003f3c:	48001000 	.word	0x48001000
 8003f40:	2000040c 	.word	0x2000040c
 8003f44:	10110000 	.word	0x10110000
 8003f48:	40005400 	.word	0x40005400
 8003f4c:	2000090e 	.word	0x2000090e
 8003f50:	20000484 	.word	0x20000484
 8003f54:	40000400 	.word	0x40000400
    	bufferUSB[i]='\n';
 8003f58:	4ad8      	ldr	r2, [pc, #864]	; (80042bc <main+0x4a4>)
  volatile uint8_t i=0;
 8003f5a:	f88d 0003 	strb.w	r0, [sp, #3]
    	bufferUSB[i]='\n';
 8003f5e:	210a      	movs	r1, #10
  for(i=0;i<20;i++)
 8003f60:	f88d 0003 	strb.w	r0, [sp, #3]
 8003f64:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8003f68:	2b13      	cmp	r3, #19
 8003f6a:	f240 8160 	bls.w	800422e <main+0x416>
  HAL_Delay(2000);
 8003f6e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8003f72:	f7fc fe27 	bl	8000bc4 <HAL_Delay>
  USB_allow=1;
 8003f76:	4bd2      	ldr	r3, [pc, #840]	; (80042c0 <main+0x4a8>)
 8003f78:	2201      	movs	r2, #1
 8003f7a:	701a      	strb	r2, [r3, #0]
  BMP280_init();
 8003f7c:	f7ff fcc8 	bl	8003910 <BMP280_init>
	  for(i=0;i<20;i++)
 8003f80:	2400      	movs	r4, #0
	    	buffer[i]='\n';
 8003f82:	250a      	movs	r5, #10
	  buffer[0]='.';
 8003f84:	262e      	movs	r6, #46	; 0x2e
	  decimals=(uint32_t)temperature;
 8003f86:	4fcf      	ldr	r7, [pc, #828]	; (80042c4 <main+0x4ac>)
	  BMP280_calc_values();
 8003f88:	f7ff fcd2 	bl	8003930 <BMP280_calc_values>
	  decimals=(uint32_t)temperature;
 8003f8c:	edd7 7a00 	vldr	s15, [r7]
 8003f90:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003f94:	edcd 7a01 	vstr	s15, [sp, #4]
	  for(i=0;i<20;i++)
 8003f98:	f88d 4003 	strb.w	r4, [sp, #3]
 8003f9c:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8003fa0:	2b13      	cmp	r3, #19
 8003fa2:	f240 814f 	bls.w	8004244 <main+0x42c>
	  itoa(decimals,&buffer[0],10);
 8003fa6:	9801      	ldr	r0, [sp, #4]
 8003fa8:	220a      	movs	r2, #10
 8003faa:	a909      	add	r1, sp, #36	; 0x24
 8003fac:	f000 fd60 	bl	8004a70 <itoa>
	  for(i=0;buffer[i]!='\n';i++);
 8003fb0:	f88d 4003 	strb.w	r4, [sp, #3]
 8003fb4:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8003fb8:	aa0e      	add	r2, sp, #56	; 0x38
 8003fba:	4413      	add	r3, r2
 8003fbc:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8003fc0:	2b0a      	cmp	r3, #10
 8003fc2:	f040 814c 	bne.w	800425e <main+0x446>
	  CDC_Transmit_FS1(buffer, i-1);
 8003fc6:	f89d 1003 	ldrb.w	r1, [sp, #3]
 8003fca:	3901      	subs	r1, #1
 8003fcc:	b289      	uxth	r1, r1
 8003fce:	a809      	add	r0, sp, #36	; 0x24
 8003fd0:	f000 fa52 	bl	8004478 <CDC_Transmit_FS1>
	  HAL_Delay(30);
 8003fd4:	201e      	movs	r0, #30
 8003fd6:	f7fc fdf5 	bl	8000bc4 <HAL_Delay>
	  CDC_Transmit_FS1(buffer, 1);
 8003fda:	2101      	movs	r1, #1
 8003fdc:	a809      	add	r0, sp, #36	; 0x24
	  buffer[0]='.';
 8003fde:	f88d 6024 	strb.w	r6, [sp, #36]	; 0x24
	  CDC_Transmit_FS1(buffer, 1);
 8003fe2:	f000 fa49 	bl	8004478 <CDC_Transmit_FS1>
	  HAL_Delay(30);
 8003fe6:	201e      	movs	r0, #30
 8003fe8:	f7fc fdec 	bl	8000bc4 <HAL_Delay>
	  fractions=(temperature-((float)(decimals)))*1000.0f;
 8003fec:	eddd 7a01 	vldr	s15, [sp, #4]
 8003ff0:	ed97 7a00 	vldr	s14, [r7]
 8003ff4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ff8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003ffc:	eddf 7ab2 	vldr	s15, [pc, #712]	; 80042c8 <main+0x4b0>
 8004000:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004004:	eeb0 8a67 	vmov.f32	s16, s15
 8004008:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800400c:	ed8d 7a06 	vstr	s14, [sp, #24]
	  for(i=0;i<20;i++)
 8004010:	f88d 4003 	strb.w	r4, [sp, #3]
 8004014:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8004018:	2b13      	cmp	r3, #19
 800401a:	f240 8127 	bls.w	800426c <main+0x454>
	  itoa(fractions,&buffer[0],10);
 800401e:	9806      	ldr	r0, [sp, #24]
 8004020:	220a      	movs	r2, #10
 8004022:	a909      	add	r1, sp, #36	; 0x24
 8004024:	f000 fd24 	bl	8004a70 <itoa>
	  for(i=0;buffer[i]!='\n';i++);
 8004028:	f88d 4003 	strb.w	r4, [sp, #3]
 800402c:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8004030:	aa0e      	add	r2, sp, #56	; 0x38
 8004032:	4413      	add	r3, r2
 8004034:	f813 7c14 	ldrb.w	r7, [r3, #-20]
 8004038:	2f0a      	cmp	r7, #10
 800403a:	f040 8124 	bne.w	8004286 <main+0x46e>
	  CDC_Transmit_FS1(buffer, i-1);
 800403e:	f89d 1003 	ldrb.w	r1, [sp, #3]
 8004042:	3901      	subs	r1, #1
 8004044:	b289      	uxth	r1, r1
 8004046:	a809      	add	r0, sp, #36	; 0x24
 8004048:	f000 fa16 	bl	8004478 <CDC_Transmit_FS1>
	  HAL_Delay(30);
 800404c:	201e      	movs	r0, #30
 800404e:	f7fc fdb9 	bl	8000bc4 <HAL_Delay>
	  buffer[0]='C';
 8004052:	2343      	movs	r3, #67	; 0x43
	  buffer[1]='\n';
 8004054:	f88d 7025 	strb.w	r7, [sp, #37]	; 0x25
	  CDC_Transmit_FS1(buffer, 2);
 8004058:	2102      	movs	r1, #2
 800405a:	a809      	add	r0, sp, #36	; 0x24
	  decimals=(uint32_t)pressure;
 800405c:	4f9b      	ldr	r7, [pc, #620]	; (80042cc <main+0x4b4>)
	  buffer[0]='C';
 800405e:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
	  CDC_Transmit_FS1(buffer, 2);
 8004062:	f000 fa09 	bl	8004478 <CDC_Transmit_FS1>
	  HAL_Delay(30);
 8004066:	201e      	movs	r0, #30
 8004068:	f7fc fdac 	bl	8000bc4 <HAL_Delay>
	  decimals=(uint32_t)pressure;
 800406c:	edd7 7a00 	vldr	s15, [r7]
 8004070:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004074:	edcd 7a01 	vstr	s15, [sp, #4]
	  for(i=0;i<20;i++)
 8004078:	f88d 4003 	strb.w	r4, [sp, #3]
 800407c:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8004080:	2b13      	cmp	r3, #19
 8004082:	f240 8107 	bls.w	8004294 <main+0x47c>
	  itoa(decimals,&buffer[0],10);
 8004086:	9801      	ldr	r0, [sp, #4]
 8004088:	220a      	movs	r2, #10
 800408a:	a909      	add	r1, sp, #36	; 0x24
 800408c:	f000 fcf0 	bl	8004a70 <itoa>
	  for(i=0;buffer[i]!='\n';i++);
 8004090:	f88d 4003 	strb.w	r4, [sp, #3]
 8004094:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8004098:	aa0e      	add	r2, sp, #56	; 0x38
 800409a:	4413      	add	r3, r2
 800409c:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 80040a0:	2b0a      	cmp	r3, #10
 80040a2:	f040 8104 	bne.w	80042ae <main+0x496>
	  CDC_Transmit_FS1(buffer, i-1);
 80040a6:	f89d 1003 	ldrb.w	r1, [sp, #3]
 80040aa:	3901      	subs	r1, #1
 80040ac:	b289      	uxth	r1, r1
 80040ae:	a809      	add	r0, sp, #36	; 0x24
 80040b0:	f000 f9e2 	bl	8004478 <CDC_Transmit_FS1>
	  HAL_Delay(30);
 80040b4:	201e      	movs	r0, #30
 80040b6:	f7fc fd85 	bl	8000bc4 <HAL_Delay>
	  CDC_Transmit_FS1(buffer, 1);
 80040ba:	2101      	movs	r1, #1
 80040bc:	a809      	add	r0, sp, #36	; 0x24
	  buffer[0]='.';
 80040be:	f88d 6024 	strb.w	r6, [sp, #36]	; 0x24
	  CDC_Transmit_FS1(buffer, 1);
 80040c2:	f000 f9d9 	bl	8004478 <CDC_Transmit_FS1>
	  HAL_Delay(30);
 80040c6:	201e      	movs	r0, #30
 80040c8:	f7fc fd7c 	bl	8000bc4 <HAL_Delay>
	  fractions=(pressure-((float)(decimals)))*1000.0f;
 80040cc:	eddd 7a01 	vldr	s15, [sp, #4]
 80040d0:	ed97 7a00 	vldr	s14, [r7]
 80040d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040d8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80040dc:	ee27 7a08 	vmul.f32	s14, s14, s16
 80040e0:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80040e4:	ed8d 7a06 	vstr	s14, [sp, #24]
	  for(i=0;i<20;i++)
 80040e8:	f88d 4003 	strb.w	r4, [sp, #3]
 80040ec:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80040f0:	2b13      	cmp	r3, #19
 80040f2:	f240 80ef 	bls.w	80042d4 <main+0x4bc>
	  itoa(fractions,&buffer[0],10);
 80040f6:	9806      	ldr	r0, [sp, #24]
 80040f8:	220a      	movs	r2, #10
 80040fa:	a909      	add	r1, sp, #36	; 0x24
 80040fc:	f000 fcb8 	bl	8004a70 <itoa>
	  for(i=0;buffer[i]!='\n';i++);
 8004100:	f88d 4003 	strb.w	r4, [sp, #3]
 8004104:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8004108:	aa0e      	add	r2, sp, #56	; 0x38
 800410a:	4413      	add	r3, r2
 800410c:	f813 7c14 	ldrb.w	r7, [r3, #-20]
 8004110:	2f0a      	cmp	r7, #10
 8004112:	f040 80ec 	bne.w	80042ee <main+0x4d6>
	  CDC_Transmit_FS1(buffer, i-1);
 8004116:	f89d 1003 	ldrb.w	r1, [sp, #3]
 800411a:	3901      	subs	r1, #1
 800411c:	b289      	uxth	r1, r1
 800411e:	a809      	add	r0, sp, #36	; 0x24
 8004120:	f000 f9aa 	bl	8004478 <CDC_Transmit_FS1>
	  HAL_Delay(30);
 8004124:	201e      	movs	r0, #30
 8004126:	f7fc fd4d 	bl	8000bc4 <HAL_Delay>
	  buffer[0]='P';
 800412a:	2350      	movs	r3, #80	; 0x50
 800412c:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
	  buffer[2]='\n';
 8004130:	f88d 7026 	strb.w	r7, [sp, #38]	; 0x26
	  buffer[1]='a';
 8004134:	2361      	movs	r3, #97	; 0x61
	  CDC_Transmit_FS1(buffer, 3);
 8004136:	2103      	movs	r1, #3
 8004138:	a809      	add	r0, sp, #36	; 0x24
	  decimals=(uint32_t)altitude;
 800413a:	4f65      	ldr	r7, [pc, #404]	; (80042d0 <main+0x4b8>)
	  buffer[1]='a';
 800413c:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
	  CDC_Transmit_FS1(buffer, 3);
 8004140:	f000 f99a 	bl	8004478 <CDC_Transmit_FS1>
	  HAL_Delay(30);
 8004144:	201e      	movs	r0, #30
 8004146:	f7fc fd3d 	bl	8000bc4 <HAL_Delay>
	  decimals=(uint32_t)altitude;
 800414a:	edd7 7a00 	vldr	s15, [r7]
 800414e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004152:	edcd 7a01 	vstr	s15, [sp, #4]
	  for(i=0;i<20;i++)
 8004156:	f88d 4003 	strb.w	r4, [sp, #3]
 800415a:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800415e:	2b13      	cmp	r3, #19
 8004160:	f240 80cc 	bls.w	80042fc <main+0x4e4>
	  itoa(decimals,&buffer[0],10);
 8004164:	9801      	ldr	r0, [sp, #4]
 8004166:	220a      	movs	r2, #10
 8004168:	a909      	add	r1, sp, #36	; 0x24
 800416a:	f000 fc81 	bl	8004a70 <itoa>
	  for(i=0;buffer[i]!='\n';i++);
 800416e:	f88d 4003 	strb.w	r4, [sp, #3]
 8004172:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8004176:	aa0e      	add	r2, sp, #56	; 0x38
 8004178:	4413      	add	r3, r2
 800417a:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 800417e:	2b0a      	cmp	r3, #10
 8004180:	f040 80c9 	bne.w	8004316 <main+0x4fe>
	  CDC_Transmit_FS1(buffer, i-1);
 8004184:	f89d 1003 	ldrb.w	r1, [sp, #3]
 8004188:	3901      	subs	r1, #1
 800418a:	b289      	uxth	r1, r1
 800418c:	a809      	add	r0, sp, #36	; 0x24
 800418e:	f000 f973 	bl	8004478 <CDC_Transmit_FS1>
	  HAL_Delay(30);
 8004192:	201e      	movs	r0, #30
 8004194:	f7fc fd16 	bl	8000bc4 <HAL_Delay>
	  CDC_Transmit_FS1(buffer, 1);
 8004198:	2101      	movs	r1, #1
 800419a:	a809      	add	r0, sp, #36	; 0x24
	  buffer[0]='.';
 800419c:	f88d 6024 	strb.w	r6, [sp, #36]	; 0x24
	  CDC_Transmit_FS1(buffer, 1);
 80041a0:	f000 f96a 	bl	8004478 <CDC_Transmit_FS1>
	  HAL_Delay(30);
 80041a4:	201e      	movs	r0, #30
 80041a6:	f7fc fd0d 	bl	8000bc4 <HAL_Delay>
	  fractions=(altitude-((float)(decimals)))*1000.0f;
 80041aa:	ed9d 7a01 	vldr	s14, [sp, #4]
 80041ae:	edd7 7a00 	vldr	s15, [r7]
 80041b2:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80041b6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80041ba:	ee67 7a88 	vmul.f32	s15, s15, s16
 80041be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80041c2:	edcd 7a06 	vstr	s15, [sp, #24]
	  for(i=0;i<20;i++)
 80041c6:	f88d 4003 	strb.w	r4, [sp, #3]
 80041ca:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80041ce:	2b13      	cmp	r3, #19
 80041d0:	f240 80a8 	bls.w	8004324 <main+0x50c>
	  itoa(fractions,&buffer[0],10);
 80041d4:	9806      	ldr	r0, [sp, #24]
 80041d6:	220a      	movs	r2, #10
 80041d8:	a909      	add	r1, sp, #36	; 0x24
 80041da:	f000 fc49 	bl	8004a70 <itoa>
	  for(i=0;buffer[i]!='\n';i++);
 80041de:	f88d 4003 	strb.w	r4, [sp, #3]
 80041e2:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80041e6:	aa0e      	add	r2, sp, #56	; 0x38
 80041e8:	4413      	add	r3, r2
 80041ea:	f813 7c14 	ldrb.w	r7, [r3, #-20]
 80041ee:	2f0a      	cmp	r7, #10
 80041f0:	f040 80a5 	bne.w	800433e <main+0x526>
	  CDC_Transmit_FS1(buffer, i-1);
 80041f4:	f89d 1003 	ldrb.w	r1, [sp, #3]
 80041f8:	3901      	subs	r1, #1
 80041fa:	b289      	uxth	r1, r1
 80041fc:	a809      	add	r0, sp, #36	; 0x24
 80041fe:	f000 f93b 	bl	8004478 <CDC_Transmit_FS1>
	  HAL_Delay(30);
 8004202:	201e      	movs	r0, #30
 8004204:	f7fc fcde 	bl	8000bc4 <HAL_Delay>
	  buffer[0]='m';
 8004208:	236d      	movs	r3, #109	; 0x6d
	  CDC_Transmit_FS1(buffer, 3);
 800420a:	2103      	movs	r1, #3
 800420c:	a809      	add	r0, sp, #36	; 0x24
	  buffer[0]='m';
 800420e:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
	  buffer[1]='\n';
 8004212:	f88d 7025 	strb.w	r7, [sp, #37]	; 0x25
	  buffer[2]='\n';
 8004216:	f88d 7026 	strb.w	r7, [sp, #38]	; 0x26
	  CDC_Transmit_FS1(buffer, 3);
 800421a:	f000 f92d 	bl	8004478 <CDC_Transmit_FS1>
	  HAL_Delay(30);
 800421e:	201e      	movs	r0, #30
 8004220:	f7fc fcd0 	bl	8000bc4 <HAL_Delay>
	  HAL_Delay(1000);
 8004224:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004228:	f7fc fccc 	bl	8000bc4 <HAL_Delay>
	  BMP280_calc_values();
 800422c:	e6ab      	b.n	8003f86 <main+0x16e>
    	bufferUSB[i]='\n';
 800422e:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8004232:	b2db      	uxtb	r3, r3
 8004234:	54d1      	strb	r1, [r2, r3]
  for(i=0;i<20;i++)
 8004236:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800423a:	3301      	adds	r3, #1
 800423c:	b2db      	uxtb	r3, r3
 800423e:	f88d 3003 	strb.w	r3, [sp, #3]
 8004242:	e68f      	b.n	8003f64 <main+0x14c>
	    	buffer[i]='\n';
 8004244:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8004248:	aa0e      	add	r2, sp, #56	; 0x38
 800424a:	4413      	add	r3, r2
 800424c:	f803 5c14 	strb.w	r5, [r3, #-20]
	  for(i=0;i<20;i++)
 8004250:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8004254:	3301      	adds	r3, #1
 8004256:	b2db      	uxtb	r3, r3
 8004258:	f88d 3003 	strb.w	r3, [sp, #3]
 800425c:	e69e      	b.n	8003f9c <main+0x184>
	  for(i=0;buffer[i]!='\n';i++);
 800425e:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8004262:	3301      	adds	r3, #1
 8004264:	b2db      	uxtb	r3, r3
 8004266:	f88d 3003 	strb.w	r3, [sp, #3]
 800426a:	e6a3      	b.n	8003fb4 <main+0x19c>
	    	buffer[i]='\n';
 800426c:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8004270:	aa0e      	add	r2, sp, #56	; 0x38
 8004272:	4413      	add	r3, r2
 8004274:	f803 5c14 	strb.w	r5, [r3, #-20]
	  for(i=0;i<20;i++)
 8004278:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800427c:	3301      	adds	r3, #1
 800427e:	b2db      	uxtb	r3, r3
 8004280:	f88d 3003 	strb.w	r3, [sp, #3]
 8004284:	e6c6      	b.n	8004014 <main+0x1fc>
	  for(i=0;buffer[i]!='\n';i++);
 8004286:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800428a:	3301      	adds	r3, #1
 800428c:	b2db      	uxtb	r3, r3
 800428e:	f88d 3003 	strb.w	r3, [sp, #3]
 8004292:	e6cb      	b.n	800402c <main+0x214>
	    	buffer[i]='\n';
 8004294:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8004298:	aa0e      	add	r2, sp, #56	; 0x38
 800429a:	4413      	add	r3, r2
 800429c:	f803 5c14 	strb.w	r5, [r3, #-20]
	  for(i=0;i<20;i++)
 80042a0:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80042a4:	3301      	adds	r3, #1
 80042a6:	b2db      	uxtb	r3, r3
 80042a8:	f88d 3003 	strb.w	r3, [sp, #3]
 80042ac:	e6e6      	b.n	800407c <main+0x264>
	  for(i=0;buffer[i]!='\n';i++);
 80042ae:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80042b2:	3301      	adds	r3, #1
 80042b4:	b2db      	uxtb	r3, r3
 80042b6:	f88d 3003 	strb.w	r3, [sp, #3]
 80042ba:	e6eb      	b.n	8004094 <main+0x27c>
 80042bc:	200004c4 	.word	0x200004c4
 80042c0:	200001de 	.word	0x200001de
 80042c4:	2000045c 	.word	0x2000045c
 80042c8:	447a0000 	.word	0x447a0000
 80042cc:	2000046c 	.word	0x2000046c
 80042d0:	20000474 	.word	0x20000474
	    	buffer[i]='\n';
 80042d4:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80042d8:	aa0e      	add	r2, sp, #56	; 0x38
 80042da:	4413      	add	r3, r2
 80042dc:	f803 5c14 	strb.w	r5, [r3, #-20]
	  for(i=0;i<20;i++)
 80042e0:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80042e4:	3301      	adds	r3, #1
 80042e6:	b2db      	uxtb	r3, r3
 80042e8:	f88d 3003 	strb.w	r3, [sp, #3]
 80042ec:	e6fe      	b.n	80040ec <main+0x2d4>
	  for(i=0;buffer[i]!='\n';i++);
 80042ee:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80042f2:	3301      	adds	r3, #1
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	f88d 3003 	strb.w	r3, [sp, #3]
 80042fa:	e703      	b.n	8004104 <main+0x2ec>
	    	buffer[i]='\n';
 80042fc:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8004300:	aa0e      	add	r2, sp, #56	; 0x38
 8004302:	4413      	add	r3, r2
 8004304:	f803 5c14 	strb.w	r5, [r3, #-20]
	  for(i=0;i<20;i++)
 8004308:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800430c:	3301      	adds	r3, #1
 800430e:	b2db      	uxtb	r3, r3
 8004310:	f88d 3003 	strb.w	r3, [sp, #3]
 8004314:	e721      	b.n	800415a <main+0x342>
	  for(i=0;buffer[i]!='\n';i++);
 8004316:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800431a:	3301      	adds	r3, #1
 800431c:	b2db      	uxtb	r3, r3
 800431e:	f88d 3003 	strb.w	r3, [sp, #3]
 8004322:	e726      	b.n	8004172 <main+0x35a>
	    	buffer[i]='\n';
 8004324:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8004328:	aa0e      	add	r2, sp, #56	; 0x38
 800432a:	4413      	add	r3, r2
 800432c:	f803 5c14 	strb.w	r5, [r3, #-20]
	  for(i=0;i<20;i++)
 8004330:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8004334:	3301      	adds	r3, #1
 8004336:	b2db      	uxtb	r3, r3
 8004338:	f88d 3003 	strb.w	r3, [sp, #3]
 800433c:	e745      	b.n	80041ca <main+0x3b2>
	  for(i=0;buffer[i]!='\n';i++);
 800433e:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8004342:	3301      	adds	r3, #1
 8004344:	b2db      	uxtb	r3, r3
 8004346:	f88d 3003 	strb.w	r3, [sp, #3]
 800434a:	e74a      	b.n	80041e2 <main+0x3ca>

0800434c <_Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void _Error_Handler(char * file, int line)
{
 800434c:	e7fe      	b.n	800434c <_Error_Handler>
	...

08004350 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004350:	4b1d      	ldr	r3, [pc, #116]	; (80043c8 <HAL_MspInit+0x78>)
{
 8004352:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004354:	699a      	ldr	r2, [r3, #24]
 8004356:	f042 0201 	orr.w	r2, r2, #1
 800435a:	619a      	str	r2, [r3, #24]
 800435c:	699b      	ldr	r3, [r3, #24]
 800435e:	f003 0301 	and.w	r3, r3, #1
 8004362:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004364:	2003      	movs	r0, #3
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004366:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004368:	f7fc fc3c 	bl	8000be4 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 800436c:	2200      	movs	r2, #0
 800436e:	4611      	mov	r1, r2
 8004370:	f06f 000b 	mvn.w	r0, #11
 8004374:	f7fc fc48 	bl	8000c08 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8004378:	2200      	movs	r2, #0
 800437a:	4611      	mov	r1, r2
 800437c:	f06f 000a 	mvn.w	r0, #10
 8004380:	f7fc fc42 	bl	8000c08 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8004384:	2200      	movs	r2, #0
 8004386:	4611      	mov	r1, r2
 8004388:	f06f 0009 	mvn.w	r0, #9
 800438c:	f7fc fc3c 	bl	8000c08 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8004390:	2200      	movs	r2, #0
 8004392:	4611      	mov	r1, r2
 8004394:	f06f 0004 	mvn.w	r0, #4
 8004398:	f7fc fc36 	bl	8000c08 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 800439c:	2200      	movs	r2, #0
 800439e:	4611      	mov	r1, r2
 80043a0:	f06f 0003 	mvn.w	r0, #3
 80043a4:	f7fc fc30 	bl	8000c08 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80043a8:	2200      	movs	r2, #0
 80043aa:	4611      	mov	r1, r2
 80043ac:	f06f 0001 	mvn.w	r0, #1
 80043b0:	f7fc fc2a 	bl	8000c08 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80043b4:	2200      	movs	r2, #0
 80043b6:	4611      	mov	r1, r2
 80043b8:	f04f 30ff 	mov.w	r0, #4294967295
 80043bc:	f7fc fc24 	bl	8000c08 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80043c0:	b003      	add	sp, #12
 80043c2:	f85d fb04 	ldr.w	pc, [sp], #4
 80043c6:	bf00      	nop
 80043c8:	40021000 	.word	0x40021000

080043cc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80043cc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 80043ce:	6802      	ldr	r2, [r0, #0]
 80043d0:	4b0f      	ldr	r3, [pc, #60]	; (8004410 <HAL_I2C_MspInit+0x44>)
 80043d2:	429a      	cmp	r2, r3
 80043d4:	d118      	bne.n	8004408 <HAL_I2C_MspInit+0x3c>
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80043d6:	23c0      	movs	r3, #192	; 0xc0
 80043d8:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80043da:	2312      	movs	r3, #18
 80043dc:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80043de:	2301      	movs	r3, #1
 80043e0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80043e2:	2303      	movs	r3, #3
 80043e4:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80043e6:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043e8:	eb0d 0103 	add.w	r1, sp, r3
 80043ec:	4809      	ldr	r0, [pc, #36]	; (8004414 <HAL_I2C_MspInit+0x48>)
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80043ee:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043f0:	f7fc fc72 	bl	8000cd8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80043f4:	4b08      	ldr	r3, [pc, #32]	; (8004418 <HAL_I2C_MspInit+0x4c>)
 80043f6:	69da      	ldr	r2, [r3, #28]
 80043f8:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80043fc:	61da      	str	r2, [r3, #28]
 80043fe:	69db      	ldr	r3, [r3, #28]
 8004400:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004404:	9300      	str	r3, [sp, #0]
 8004406:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004408:	b007      	add	sp, #28
 800440a:	f85d fb04 	ldr.w	pc, [sp], #4
 800440e:	bf00      	nop
 8004410:	40005400 	.word	0x40005400
 8004414:	48000400 	.word	0x48000400
 8004418:	40021000 	.word	0x40021000

0800441c <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800441c:	b507      	push	{r0, r1, r2, lr}

  if(htim_base->Instance==TIM3)
 800441e:	4b0d      	ldr	r3, [pc, #52]	; (8004454 <HAL_TIM_Base_MspInit+0x38>)
 8004420:	6802      	ldr	r2, [r0, #0]
 8004422:	429a      	cmp	r2, r3
 8004424:	d112      	bne.n	800444c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004426:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800442a:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 800442c:	69da      	ldr	r2, [r3, #28]
 800442e:	f042 0202 	orr.w	r2, r2, #2
 8004432:	61da      	str	r2, [r3, #28]
 8004434:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004436:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004438:	f003 0302 	and.w	r3, r3, #2
 800443c:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800443e:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004440:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004442:	f7fc fbe1 	bl	8000c08 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004446:	201d      	movs	r0, #29
 8004448:	f7fc fc12 	bl	8000c70 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800444c:	b003      	add	sp, #12
 800444e:	f85d fb04 	ldr.w	pc, [sp], #4
 8004452:	bf00      	nop
 8004454:	40000400 	.word	0x40000400

08004458 <NMI_Handler>:
 8004458:	4770      	bx	lr

0800445a <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800445a:	e7fe      	b.n	800445a <HardFault_Handler>

0800445c <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 800445c:	e7fe      	b.n	800445c <MemManage_Handler>

0800445e <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 800445e:	e7fe      	b.n	800445e <BusFault_Handler>

08004460 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8004460:	e7fe      	b.n	8004460 <UsageFault_Handler>

08004462 <SVC_Handler>:
 8004462:	4770      	bx	lr

08004464 <DebugMon_Handler>:
 8004464:	4770      	bx	lr

08004466 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8004466:	4770      	bx	lr

08004468 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8004468:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800446a:	f7fc fb9d 	bl	8000ba8 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800446e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8004472:	f7fc bc2c 	b.w	8000cce <HAL_SYSTICK_IRQHandler>
	...

08004478 <CDC_Transmit_FS1>:
/* For the available peripheral interrupt handler names,                      */
/* please refer to the startup file (startup_stm32f3xx.s).                    */
/******************************************************************************/

uint8_t CDC_Transmit_FS1(uint8_t* Buf, uint16_t Len)
{
 8004478:	b510      	push	{r4, lr}
  uint8_t result = USBD_OK;
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800447a:	4c09      	ldr	r4, [pc, #36]	; (80044a0 <CDC_Transmit_FS1+0x28>)
 800447c:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
  if (hcdc->TxState != 0){
 8004480:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
{
 8004484:	460a      	mov	r2, r1
  if (hcdc->TxState != 0){
 8004486:	b943      	cbnz	r3, 800449a <CDC_Transmit_FS1+0x22>
    return USBD_BUSY;
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8004488:	4601      	mov	r1, r0
 800448a:	4620      	mov	r0, r4
 800448c:	f7fe fe34 	bl	80030f8 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8004490:	4620      	mov	r0, r4
  /* USER CODE END 7 */
  return result;
}
 8004492:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8004496:	f7fe be3d 	b.w	8003114 <USBD_CDC_TransmitPacket>
}
 800449a:	2001      	movs	r0, #1
 800449c:	bd10      	pop	{r4, pc}
 800449e:	bf00      	nop
 80044a0:	200004d8 	.word	0x200004d8

080044a4 <rec_lenght>:
}

uint16_t rec_lenght(void)
{
	uint16_t i=0;
	while((bufferUSB[i]!='\0')&&(bufferUSB[i]!='\r')&&(bufferUSB[i]!='\n'))
 80044a4:	4909      	ldr	r1, [pc, #36]	; (80044cc <rec_lenght+0x28>)
{
 80044a6:	b510      	push	{r4, lr}
	while((bufferUSB[i]!='\0')&&(bufferUSB[i]!='\r')&&(bufferUSB[i]!='\n'))
 80044a8:	2200      	movs	r2, #0
 80044aa:	f242 4401 	movw	r4, #9217	; 0x2401
 80044ae:	b290      	uxth	r0, r2
 80044b0:	3201      	adds	r2, #1
 80044b2:	5c0b      	ldrb	r3, [r1, r0]
 80044b4:	2b0d      	cmp	r3, #13
 80044b6:	bf9a      	itte	ls
 80044b8:	fa24 f303 	lsrls.w	r3, r4, r3
 80044bc:	43db      	mvnls	r3, r3
 80044be:	2301      	movhi	r3, #1
 80044c0:	07db      	lsls	r3, r3, #31
 80044c2:	d4f4      	bmi.n	80044ae <rec_lenght+0xa>
		i++;

	return i+1;
 80044c4:	3001      	adds	r0, #1
}
 80044c6:	b280      	uxth	r0, r0
 80044c8:	bd10      	pop	{r4, pc}
 80044ca:	bf00      	nop
 80044cc:	200004c4 	.word	0x200004c4

080044d0 <get_BMP_ID>:

void get_BMP_ID(void)
{
 80044d0:	b510      	push	{r4, lr}
	ID=I2C_Read_Register(BMP280_dev_address, 0xD0);
 80044d2:	21d0      	movs	r1, #208	; 0xd0
 80044d4:	20ee      	movs	r0, #238	; 0xee
 80044d6:	f7ff f959 	bl	800378c <I2C_Read_Register>
 80044da:	4b09      	ldr	r3, [pc, #36]	; (8004500 <get_BMP_ID+0x30>)
	bufferUSB[0]='0';
 80044dc:	4c09      	ldr	r4, [pc, #36]	; (8004504 <get_BMP_ID+0x34>)
	ID=I2C_Read_Register(BMP280_dev_address, 0xD0);
 80044de:	7018      	strb	r0, [r3, #0]
	bufferUSB[0]='0';
 80044e0:	2330      	movs	r3, #48	; 0x30
 80044e2:	7023      	strb	r3, [r4, #0]
	bufferUSB[1]='x';
	itoa(ID,&bufferUSB[2],16);
 80044e4:	1ca1      	adds	r1, r4, #2
	bufferUSB[1]='x';
 80044e6:	2378      	movs	r3, #120	; 0x78
	itoa(ID,&bufferUSB[2],16);
 80044e8:	2210      	movs	r2, #16
	bufferUSB[1]='x';
 80044ea:	7063      	strb	r3, [r4, #1]
	itoa(ID,&bufferUSB[2],16);
 80044ec:	f000 fac0 	bl	8004a70 <itoa>
	bufferUSB[4]='\n';
 80044f0:	230a      	movs	r3, #10
 80044f2:	7123      	strb	r3, [r4, #4]
	CDC_Transmit_FS1(&bufferUSB, 5);
 80044f4:	4620      	mov	r0, r4
 80044f6:	2105      	movs	r1, #5
}
 80044f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	CDC_Transmit_FS1(&bufferUSB, 5);
 80044fc:	f7ff bfbc 	b.w	8004478 <CDC_Transmit_FS1>
 8004500:	200001df 	.word	0x200001df
 8004504:	200004c4 	.word	0x200004c4

08004508 <USB_LP_CAN_RX0_IRQHandler>:

/**
* @brief This function handles USB low priority or CAN_RX0 interrupts.
*/
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8004508:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800450a:	4816      	ldr	r0, [pc, #88]	; (8004564 <USB_LP_CAN_RX0_IRQHandler+0x5c>)
 800450c:	f7fd fb44 	bl	8001b98 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */
  if(USB_allow==1)
 8004510:	4b15      	ldr	r3, [pc, #84]	; (8004568 <USB_LP_CAN_RX0_IRQHandler+0x60>)
 8004512:	781b      	ldrb	r3, [r3, #0]
 8004514:	2b01      	cmp	r3, #1
 8004516:	d11d      	bne.n	8004554 <USB_LP_CAN_RX0_IRQHandler+0x4c>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8004518:	4c14      	ldr	r4, [pc, #80]	; (800456c <USB_LP_CAN_RX0_IRQHandler+0x64>)
 800451a:	4815      	ldr	r0, [pc, #84]	; (8004570 <USB_LP_CAN_RX0_IRQHandler+0x68>)
 800451c:	4621      	mov	r1, r4
 800451e:	f7fe fdf3 	bl	8003108 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8004522:	4813      	ldr	r0, [pc, #76]	; (8004570 <USB_LP_CAN_RX0_IRQHandler+0x68>)
 8004524:	f7fe fe0d 	bl	8003142 <USBD_CDC_ReceivePacket>
    {
  	  CDC_Receive_FS1 (&bufferUSB, 20);
  	  if(bufferUSB[0]!='\n')
 8004528:	7823      	ldrb	r3, [r4, #0]
 800452a:	2b0a      	cmp	r3, #10
 800452c:	d012      	beq.n	8004554 <USB_LP_CAN_RX0_IRQHandler+0x4c>
  		  {
  		  	if(string_compare(&bufferUSB, "get BMP ID", 10))
 800452e:	220a      	movs	r2, #10
 8004530:	4910      	ldr	r1, [pc, #64]	; (8004574 <USB_LP_CAN_RX0_IRQHandler+0x6c>)
 8004532:	4620      	mov	r0, r4
 8004534:	f7ff fc16 	bl	8003d64 <string_compare>
 8004538:	b168      	cbz	r0, 8004556 <USB_LP_CAN_RX0_IRQHandler+0x4e>
  		  	{
  		  		get_BMP_ID();
 800453a:	f7ff ffc9 	bl	80044d0 <get_BMP_ID>
 800453e:	4a0e      	ldr	r2, [pc, #56]	; (8004578 <USB_LP_CAN_RX0_IRQHandler+0x70>)
{
 8004540:	2300      	movs	r3, #0
  		  	} else CDC_Transmit_FS1(&bufferUSB, rec_lenght());
  		  	for(i=0;i<20;i++)//clear buffer
  		  		bufferUSB[i]='\n';
 8004542:	210a      	movs	r1, #10
  		  	for(i=0;i<20;i++)//clear buffer
 8004544:	3301      	adds	r3, #1
 8004546:	b2db      	uxtb	r3, r3
 8004548:	2b14      	cmp	r3, #20
  		  		bufferUSB[i]='\n';
 800454a:	f802 1f01 	strb.w	r1, [r2, #1]!
  		  	for(i=0;i<20;i++)//clear buffer
 800454e:	d1f9      	bne.n	8004544 <USB_LP_CAN_RX0_IRQHandler+0x3c>
 8004550:	4a0a      	ldr	r2, [pc, #40]	; (800457c <USB_LP_CAN_RX0_IRQHandler+0x74>)
 8004552:	7013      	strb	r3, [r2, #0]
 8004554:	bd10      	pop	{r4, pc}
  		  	} else CDC_Transmit_FS1(&bufferUSB, rec_lenght());
 8004556:	f7ff ffa5 	bl	80044a4 <rec_lenght>
 800455a:	4601      	mov	r1, r0
 800455c:	4620      	mov	r0, r4
 800455e:	f7ff ff8b 	bl	8004478 <CDC_Transmit_FS1>
 8004562:	e7ec      	b.n	800453e <USB_LP_CAN_RX0_IRQHandler+0x36>
 8004564:	200016fc 	.word	0x200016fc
 8004568:	200001de 	.word	0x200001de
 800456c:	200004c4 	.word	0x200004c4
 8004570:	200004d8 	.word	0x200004d8
 8004574:	08005660 	.word	0x08005660
 8004578:	200004c3 	.word	0x200004c3
 800457c:	200001e0 	.word	0x200001e0

08004580 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004580:	4801      	ldr	r0, [pc, #4]	; (8004588 <TIM3_IRQHandler+0x8>)
 8004582:	f7fe babc 	b.w	8002afe <HAL_TIM_IRQHandler>
 8004586:	bf00      	nop
 8004588:	20000484 	.word	0x20000484

0800458c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800458c:	4915      	ldr	r1, [pc, #84]	; (80045e4 <SystemInit+0x58>)
 800458e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8004592:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004596:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800459a:	4b13      	ldr	r3, [pc, #76]	; (80045e8 <SystemInit+0x5c>)
 800459c:	681a      	ldr	r2, [r3, #0]
 800459e:	f042 0201 	orr.w	r2, r2, #1
 80045a2:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 80045a4:	6858      	ldr	r0, [r3, #4]
 80045a6:	4a11      	ldr	r2, [pc, #68]	; (80045ec <SystemInit+0x60>)
 80045a8:	4002      	ands	r2, r0
 80045aa:	605a      	str	r2, [r3, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80045ac:	681a      	ldr	r2, [r3, #0]
 80045ae:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80045b2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80045b6:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80045b8:	681a      	ldr	r2, [r3, #0]
 80045ba:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80045be:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80045c0:	685a      	ldr	r2, [r3, #4]
 80045c2:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80045c6:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 80045c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045ca:	f022 020f 	bic.w	r2, r2, #15
 80045ce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 80045d0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80045d2:	4a07      	ldr	r2, [pc, #28]	; (80045f0 <SystemInit+0x64>)
 80045d4:	4002      	ands	r2, r0
 80045d6:	631a      	str	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 80045d8:	2200      	movs	r2, #0
 80045da:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80045dc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80045e0:	608b      	str	r3, [r1, #8]
 80045e2:	4770      	bx	lr
 80045e4:	e000ed00 	.word	0xe000ed00
 80045e8:	40021000 	.word	0x40021000
 80045ec:	f87fc00c 	.word	0xf87fc00c
 80045f0:	ff00fccc 	.word	0xff00fccc

080045f4 <MX_USB_DEVICE_Init>:
/* USB Device Core handle declaration */
USBD_HandleTypeDef hUsbDeviceFS;

/* init function */                                        
void MX_USB_DEVICE_Init(void)
{
 80045f4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library,Add Supported Class and Start the library*/
  USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS);
 80045f6:	4c09      	ldr	r4, [pc, #36]	; (800461c <MX_USB_DEVICE_Init+0x28>)
 80045f8:	4909      	ldr	r1, [pc, #36]	; (8004620 <MX_USB_DEVICE_Init+0x2c>)
 80045fa:	2200      	movs	r2, #0
 80045fc:	4620      	mov	r0, r4
 80045fe:	f7fe fdb3 	bl	8003168 <USBD_Init>

  USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC);
 8004602:	4908      	ldr	r1, [pc, #32]	; (8004624 <MX_USB_DEVICE_Init+0x30>)
 8004604:	4620      	mov	r0, r4
 8004606:	f7fe fdc4 	bl	8003192 <USBD_RegisterClass>

  USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS);
 800460a:	4620      	mov	r0, r4
 800460c:	4906      	ldr	r1, [pc, #24]	; (8004628 <MX_USB_DEVICE_Init+0x34>)
 800460e:	f7fe fd6c 	bl	80030ea <USBD_CDC_RegisterInterface>

  USBD_Start(&hUsbDeviceFS);
 8004612:	4620      	mov	r0, r4

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8004614:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_Start(&hUsbDeviceFS);
 8004618:	f7fe bdc2 	b.w	80031a0 <USBD_Start>
 800461c:	200004d8 	.word	0x200004d8
 8004620:	20000124 	.word	0x20000124
 8004624:	20000000 	.word	0x20000000
 8004628:	20000114 	.word	0x20000114

0800462c <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */ 
  return (USBD_OK);
  /* USER CODE END 4 */ 
}
 800462c:	2000      	movs	r0, #0
 800462e:	4770      	bx	lr

08004630 <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 8004630:	2000      	movs	r0, #0
 8004632:	4770      	bx	lr

08004634 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS (uint8_t* Buf, uint32_t *Len)
{
 8004634:	b510      	push	{r4, lr}
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8004636:	4c05      	ldr	r4, [pc, #20]	; (800464c <CDC_Receive_FS+0x18>)
 8004638:	4601      	mov	r1, r0
 800463a:	4620      	mov	r0, r4
 800463c:	f7fe fd64 	bl	8003108 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8004640:	4620      	mov	r0, r4
 8004642:	f7fe fd7e 	bl	8003142 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
  /* USER CODE END 6 */ 
}
 8004646:	2000      	movs	r0, #0
 8004648:	bd10      	pop	{r4, pc}
 800464a:	bf00      	nop
 800464c:	200004d8 	.word	0x200004d8

08004650 <CDC_Init_FS>:
{ 
 8004650:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8004652:	4c06      	ldr	r4, [pc, #24]	; (800466c <CDC_Init_FS+0x1c>)
 8004654:	4906      	ldr	r1, [pc, #24]	; (8004670 <CDC_Init_FS+0x20>)
 8004656:	2200      	movs	r2, #0
 8004658:	4620      	mov	r0, r4
 800465a:	f7fe fd4d 	bl	80030f8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800465e:	4905      	ldr	r1, [pc, #20]	; (8004674 <CDC_Init_FS+0x24>)
 8004660:	4620      	mov	r0, r4
 8004662:	f7fe fd51 	bl	8003108 <USBD_CDC_SetRxBuffer>
}
 8004666:	2000      	movs	r0, #0
 8004668:	bd10      	pop	{r4, pc}
 800466a:	bf00      	nop
 800466c:	200004d8 	.word	0x200004d8
 8004670:	20000efc 	.word	0x20000efc
 8004674:	200006fc 	.word	0x200006fc

08004678 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8004678:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct;
  if(pcdHandle->Instance==USB)
 800467a:	6802      	ldr	r2, [r0, #0]
 800467c:	4b13      	ldr	r3, [pc, #76]	; (80046cc <HAL_PCD_MspInit+0x54>)
 800467e:	429a      	cmp	r2, r3
{
 8004680:	b086      	sub	sp, #24
  if(pcdHandle->Instance==USB)
 8004682:	d121      	bne.n	80046c8 <HAL_PCD_MspInit+0x50>
  
    /**USB GPIO Configuration    
    PA11     ------> USB_DM
    PA12     ------> USB_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8004684:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8004688:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800468a:	2302      	movs	r3, #2
 800468c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800468e:	2303      	movs	r3, #3
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004690:	2400      	movs	r4, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004692:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004694:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8004696:	230e      	movs	r3, #14
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004698:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 800469c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800469e:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046a0:	f7fc fb1a 	bl	8000cd8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80046a4:	4b0a      	ldr	r3, [pc, #40]	; (80046d0 <HAL_PCD_MspInit+0x58>)
 80046a6:	69d9      	ldr	r1, [r3, #28]
 80046a8:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80046ac:	61d9      	str	r1, [r3, #28]
 80046ae:	69db      	ldr	r3, [r3, #28]
 80046b0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80046b4:	9300      	str	r3, [sp, #0]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 0, 0);
 80046b6:	2014      	movs	r0, #20
 80046b8:	4622      	mov	r2, r4
 80046ba:	4621      	mov	r1, r4
    __HAL_RCC_USB_CLK_ENABLE();
 80046bc:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 0, 0);
 80046be:	f7fc faa3 	bl	8000c08 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 80046c2:	2014      	movs	r0, #20
 80046c4:	f7fc fad4 	bl	8000c70 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80046c8:	b006      	add	sp, #24
 80046ca:	bd10      	pop	{r4, pc}
 80046cc:	40005c00 	.word	0x40005c00
 80046d0:	40021000 	.word	0x40021000

080046d4 <HAL_PCD_SetupStageCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80046d4:	f500 715d 	add.w	r1, r0, #884	; 0x374
 80046d8:	f8d0 03a4 	ldr.w	r0, [r0, #932]	; 0x3a4
 80046dc:	f7fe bd77 	b.w	80031ce <USBD_LL_SetupStage>

080046e0 <HAL_PCD_DataOutStageCallback>:
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80046e0:	231c      	movs	r3, #28
 80046e2:	fb03 0301 	mla	r3, r3, r1, r0
 80046e6:	f8d0 03a4 	ldr.w	r0, [r0, #932]	; 0x3a4
 80046ea:	f8d3 21dc 	ldr.w	r2, [r3, #476]	; 0x1dc
 80046ee:	f7fe bd9b 	b.w	8003228 <USBD_LL_DataOutStage>

080046f2 <HAL_PCD_DataInStageCallback>:
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80046f2:	231c      	movs	r3, #28
 80046f4:	fb03 0301 	mla	r3, r3, r1, r0
 80046f8:	f8d0 03a4 	ldr.w	r0, [r0, #932]	; 0x3a4
 80046fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80046fe:	f7fe bdc5 	b.w	800328c <USBD_LL_DataInStage>

08004702 <HAL_PCD_SOFCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8004702:	f8d0 03a4 	ldr.w	r0, [r0, #932]	; 0x3a4
 8004706:	f7fe be41 	b.w	800338c <USBD_LL_SOF>

0800470a <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{ 
 800470a:	b510      	push	{r4, lr}
 800470c:	4604      	mov	r4, r0
	
  default:
    speed = USBD_SPEED_FULL;    
    break;    
  }
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);  
 800470e:	2101      	movs	r1, #1
 8004710:	f8d0 03a4 	ldr.w	r0, [r0, #932]	; 0x3a4
 8004714:	f7fe fe28 	bl	8003368 <USBD_LL_SetSpeed>
  
  /*Reset Device*/
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8004718:	f8d4 03a4 	ldr.w	r0, [r4, #932]	; 0x3a4
}
 800471c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8004720:	f7fe be03 	b.w	800332a <USBD_LL_Reset>

08004724 <HAL_PCD_SuspendCallback>:
  * When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8004724:	b510      	push	{r4, lr}
 8004726:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8004728:	f8d0 03a4 	ldr.w	r0, [r0, #932]	; 0x3a4
 800472c:	f7fe fe1f 	bl	800336e <USBD_LL_Suspend>
  /*Enter in STOP mode */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8004730:	69a3      	ldr	r3, [r4, #24]
 8004732:	b123      	cbz	r3, 800473e <HAL_PCD_SuspendCallback+0x1a>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8004734:	4a02      	ldr	r2, [pc, #8]	; (8004740 <HAL_PCD_SuspendCallback+0x1c>)
 8004736:	6913      	ldr	r3, [r2, #16]
 8004738:	f043 0306 	orr.w	r3, r3, #6
 800473c:	6113      	str	r3, [r2, #16]
 800473e:	bd10      	pop	{r4, pc}
 8004740:	e000ed00 	.word	0xe000ed00

08004744 <HAL_PCD_ResumeCallback>:
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8004744:	f8d0 03a4 	ldr.w	r0, [r0, #932]	; 0x3a4
 8004748:	f7fe be1a 	b.w	8003380 <USBD_LL_Resume>

0800474c <USBD_LL_Init>:
  * @brief  Initializes the Low Level portion of the Device driver.
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_Init (USBD_HandleTypeDef *pdev)
{ 
 800474c:	b510      	push	{r4, lr}
  /* Link The driver to the stack */
  hpcd_USB_FS.pData = pdev;
  pdev->pData = &hpcd_USB_FS;

  hpcd_USB_FS.Instance = USB;
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800474e:	4a20      	ldr	r2, [pc, #128]	; (80047d0 <USBD_LL_Init+0x84>)
{ 
 8004750:	4604      	mov	r4, r0
  hpcd_USB_FS.pData = pdev;
 8004752:	4820      	ldr	r0, [pc, #128]	; (80047d4 <USBD_LL_Init+0x88>)
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8004754:	2308      	movs	r3, #8
 8004756:	e880 000c 	stmia.w	r0, {r2, r3}
  hpcd_USB_FS.pData = pdev;
 800475a:	f8c0 43a4 	str.w	r4, [r0, #932]	; 0x3a4
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
  hpcd_USB_FS.Init.ep0_mps = DEP0CTL_MPS_64;
 800475e:	2300      	movs	r3, #0
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8004760:	2202      	movs	r2, #2
  pdev->pData = &hpcd_USB_FS;
 8004762:	f8c4 0220 	str.w	r0, [r4, #544]	; 0x220
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8004766:	6082      	str	r2, [r0, #8]
  hpcd_USB_FS.Init.ep0_mps = DEP0CTL_MPS_64;
 8004768:	60c3      	str	r3, [r0, #12]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800476a:	6102      	str	r2, [r0, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800476c:	6183      	str	r3, [r0, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800476e:	6203      	str	r3, [r0, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8004770:	f7fc fe5a 	bl	8001428 <HAL_PCD_Init>
 8004774:	b120      	cbz	r0, 8004780 <USBD_LL_Init+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004776:	f44f 7197 	mov.w	r1, #302	; 0x12e
 800477a:	4817      	ldr	r0, [pc, #92]	; (80047d8 <USBD_LL_Init+0x8c>)
 800477c:	f7ff fde6 	bl	800434c <_Error_Handler>
  }

  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8004780:	2200      	movs	r2, #0
 8004782:	4611      	mov	r1, r2
 8004784:	2318      	movs	r3, #24
 8004786:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 800478a:	f7fd fcf6 	bl	800217a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800478e:	2358      	movs	r3, #88	; 0x58
 8004790:	2200      	movs	r2, #0
 8004792:	2180      	movs	r1, #128	; 0x80
 8004794:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 8004798:	f7fd fcef 	bl	800217a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);  
 800479c:	23c0      	movs	r3, #192	; 0xc0
 800479e:	2200      	movs	r2, #0
 80047a0:	2181      	movs	r1, #129	; 0x81
 80047a2:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 80047a6:	f7fd fce8 	bl	800217a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 80047aa:	f44f 7388 	mov.w	r3, #272	; 0x110
 80047ae:	2200      	movs	r2, #0
 80047b0:	2101      	movs	r1, #1
 80047b2:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 80047b6:	f7fd fce0 	bl	800217a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);  
 80047ba:	f44f 7380 	mov.w	r3, #256	; 0x100
 80047be:	2200      	movs	r2, #0
 80047c0:	2182      	movs	r1, #130	; 0x82
 80047c2:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 80047c6:	f7fd fcd8 	bl	800217a <HAL_PCDEx_PMAConfig>
  return USBD_OK;
}
 80047ca:	2000      	movs	r0, #0
 80047cc:	bd10      	pop	{r4, pc}
 80047ce:	bf00      	nop
 80047d0:	40005c00 	.word	0x40005c00
 80047d4:	200016fc 	.word	0x200016fc
 80047d8:	0800567f 	.word	0x0800567f

080047dc <USBD_LL_Start>:
  * @brief  Starts the Low Level portion of the Device driver. 
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80047dc:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
 
  hal_status = HAL_PCD_Start(pdev->pData);
 80047de:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80047e2:	f7fc fe75 	bl	80014d0 <HAL_PCD_Start>
 80047e6:	2803      	cmp	r0, #3
 80047e8:	bf9a      	itte	ls
 80047ea:	4b02      	ldrls	r3, [pc, #8]	; (80047f4 <USBD_LL_Start+0x18>)
 80047ec:	5c18      	ldrbls	r0, [r3, r0]
 80047ee:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 80047f0:	bd08      	pop	{r3, pc}
 80047f2:	bf00      	nop
 80047f4:	0800567b 	.word	0x0800567b

080047f8 <USBD_LL_OpenEP>:
  */
USBD_StatusTypeDef  USBD_LL_OpenEP  (USBD_HandleTypeDef *pdev, 
                                      uint8_t  ep_addr,                                      
                                      uint8_t  ep_type,
                                      uint16_t ep_mps)
{
 80047f8:	b510      	push	{r4, lr}
 80047fa:	461c      	mov	r4, r3
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Open(pdev->pData, 
 80047fc:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8004800:	4613      	mov	r3, r2
 8004802:	4622      	mov	r2, r4
 8004804:	f7fc fe80 	bl	8001508 <HAL_PCD_EP_Open>
 8004808:	2803      	cmp	r0, #3
 800480a:	bf9a      	itte	ls
 800480c:	4b01      	ldrls	r3, [pc, #4]	; (8004814 <USBD_LL_OpenEP+0x1c>)
 800480e:	5c18      	ldrbls	r0, [r3, r0]
 8004810:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status; 
}
 8004812:	bd10      	pop	{r4, pc}
 8004814:	0800567b 	.word	0x0800567b

08004818 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_CloseEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8004818:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800481a:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800481e:	f7fc fff1 	bl	8001804 <HAL_PCD_EP_Close>
 8004822:	2803      	cmp	r0, #3
 8004824:	bf9a      	itte	ls
 8004826:	4b02      	ldrls	r3, [pc, #8]	; (8004830 <USBD_LL_CloseEP+0x18>)
 8004828:	5c18      	ldrbls	r0, [r3, r0]
 800482a:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 800482c:	bd08      	pop	{r3, pc}
 800482e:	bf00      	nop
 8004830:	0800567b 	.word	0x0800567b

08004834 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_StallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8004834:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8004836:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800483a:	f7fd fbf1 	bl	8002020 <HAL_PCD_EP_SetStall>
 800483e:	2803      	cmp	r0, #3
 8004840:	bf9a      	itte	ls
 8004842:	4b02      	ldrls	r3, [pc, #8]	; (800484c <USBD_LL_StallEP+0x18>)
 8004844:	5c18      	ldrbls	r0, [r3, r0]
 8004846:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 8004848:	bd08      	pop	{r3, pc}
 800484a:	bf00      	nop
 800484c:	0800567b 	.word	0x0800567b

08004850 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_ClearStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8004850:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8004852:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8004856:	f7fd fc30 	bl	80020ba <HAL_PCD_EP_ClrStall>
 800485a:	2803      	cmp	r0, #3
 800485c:	bf9a      	itte	ls
 800485e:	4b02      	ldrls	r3, [pc, #8]	; (8004868 <USBD_LL_ClearStallEP+0x18>)
 8004860:	5c18      	ldrbls	r0, [r3, r0]
 8004862:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status; 
}
 8004864:	bd08      	pop	{r3, pc}
 8004866:	bf00      	nop
 8004868:	0800567b 	.word	0x0800567b

0800486c <USBD_LL_IsStallEP>:
  */
uint8_t USBD_LL_IsStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
  
  if((ep_addr & 0x80) == 0x80)
 800486c:	f011 0f80 	tst.w	r1, #128	; 0x80
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8004870:	f8d0 3220 	ldr.w	r3, [r0, #544]	; 0x220
 8004874:	f04f 021c 	mov.w	r2, #28
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8004878:	bf1b      	ittet	ne
 800487a:	f001 017f 	andne.w	r1, r1, #127	; 0x7f
 800487e:	fb02 3101 	mlane	r1, r2, r1, r3
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8004882:	fb02 3101 	mlaeq	r1, r2, r1, r3
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8004886:	f891 002a 	ldrbne.w	r0, [r1, #42]	; 0x2a
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 800488a:	bf08      	it	eq
 800488c:	f891 01ce 	ldrbeq.w	r0, [r1, #462]	; 0x1ce
  }
}
 8004890:	4770      	bx	lr
	...

08004894 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_SetUSBAddress (USBD_HandleTypeDef *pdev, uint8_t dev_addr)   
{
 8004894:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8004896:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800489a:	f7fc fe1f 	bl	80014dc <HAL_PCD_SetAddress>
 800489e:	2803      	cmp	r0, #3
 80048a0:	bf9a      	itte	ls
 80048a2:	4b02      	ldrls	r3, [pc, #8]	; (80048ac <USBD_LL_SetUSBAddress+0x18>)
 80048a4:	5c18      	ldrbls	r0, [r3, r0]
 80048a6:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 80048a8:	bd08      	pop	{r3, pc}
 80048aa:	bf00      	nop
 80048ac:	0800567b 	.word	0x0800567b

080048b0 <USBD_LL_Transmit>:
  */
USBD_StatusTypeDef  USBD_LL_Transmit (USBD_HandleTypeDef *pdev, 
                                      uint8_t  ep_addr,                                      
                                      uint8_t  *pbuf,
                                      uint16_t  size)
{
 80048b0:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80048b2:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80048b6:	f7fd f8f3 	bl	8001aa0 <HAL_PCD_EP_Transmit>
 80048ba:	2803      	cmp	r0, #3
 80048bc:	bf9a      	itte	ls
 80048be:	4b02      	ldrls	r3, [pc, #8]	; (80048c8 <USBD_LL_Transmit+0x18>)
 80048c0:	5c18      	ldrbls	r0, [r3, r0]
 80048c2:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;    
}
 80048c4:	bd08      	pop	{r3, pc}
 80048c6:	bf00      	nop
 80048c8:	0800567b 	.word	0x0800567b

080048cc <USBD_LL_PrepareReceive>:
  */
USBD_StatusTypeDef  USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, 
                                           uint8_t  ep_addr,                                      
                                           uint8_t  *pbuf,
                                           uint16_t  size)
{
 80048cc:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80048ce:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80048d2:	f7fd f86f 	bl	80019b4 <HAL_PCD_EP_Receive>
 80048d6:	2803      	cmp	r0, #3
 80048d8:	bf9a      	itte	ls
 80048da:	4b02      	ldrls	r3, [pc, #8]	; (80048e4 <USBD_LL_PrepareReceive+0x18>)
 80048dc:	5c18      	ldrbls	r0, [r3, r0]
 80048de:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status; 
}
 80048e0:	bd08      	pop	{r3, pc}
 80048e2:	bf00      	nop
 80048e4:	0800567b 	.word	0x0800567b

080048e8 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize  (USBD_HandleTypeDef *pdev, uint8_t  ep_addr)  
{
 80048e8:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80048ea:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80048ee:	f7fd f8cf 	bl	8001a90 <HAL_PCD_EP_GetRxCount>
}
 80048f2:	bd08      	pop	{r3, pc}

080048f4 <USBD_static_malloc>:
  */
void *USBD_static_malloc(uint32_t size)
{
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
}
 80048f4:	4800      	ldr	r0, [pc, #0]	; (80048f8 <USBD_static_malloc+0x4>)
 80048f6:	4770      	bx	lr
 80048f8:	200001e4 	.word	0x200001e4

080048fc <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  *p pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80048fc:	4770      	bx	lr

080048fe <HAL_PCDEx_SetConnectionState>:
* @param hpcd: PCD handle
* @param state: connection state (0 : disconnected / 1: connected) 
* @retval None
*/
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
{
 80048fe:	4770      	bx	lr

08004900 <USBD_FS_DeviceDescriptor>:
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_DeviceDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
  *length = sizeof(USBD_FS_DeviceDesc);
 8004900:	2312      	movs	r3, #18
 8004902:	800b      	strh	r3, [r1, #0]
  return USBD_FS_DeviceDesc;
}
 8004904:	4800      	ldr	r0, [pc, #0]	; (8004908 <USBD_FS_DeviceDescriptor+0x8>)
 8004906:	4770      	bx	lr
 8004908:	20000140 	.word	0x20000140

0800490c <USBD_FS_LangIDStrDescriptor>:
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_LangIDStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
  *length =  sizeof(USBD_LangIDDesc);  
 800490c:	2304      	movs	r3, #4
 800490e:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 8004910:	4800      	ldr	r0, [pc, #0]	; (8004914 <USBD_FS_LangIDStrDescriptor+0x8>)
 8004912:	4770      	bx	lr
 8004914:	20000154 	.word	0x20000154

08004918 <USBD_FS_ManufacturerStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_ManufacturerStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8004918:	b510      	push	{r4, lr}
  USBD_GetString (USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800491a:	4c04      	ldr	r4, [pc, #16]	; (800492c <USBD_FS_ManufacturerStrDescriptor+0x14>)
 800491c:	4804      	ldr	r0, [pc, #16]	; (8004930 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 800491e:	460a      	mov	r2, r1
 8004920:	4621      	mov	r1, r4
 8004922:	f7fe fed4 	bl	80036ce <USBD_GetString>
  return USBD_StrDesc;
}
 8004926:	4620      	mov	r0, r4
 8004928:	bd10      	pop	{r4, pc}
 800492a:	bf00      	nop
 800492c:	20001aa4 	.word	0x20001aa4
 8004930:	080056ab 	.word	0x080056ab

08004934 <USBD_FS_ProductStrDescriptor>:
{
 8004934:	b510      	push	{r4, lr}
    USBD_GetString (USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8004936:	4c04      	ldr	r4, [pc, #16]	; (8004948 <USBD_FS_ProductStrDescriptor+0x14>)
 8004938:	4804      	ldr	r0, [pc, #16]	; (800494c <USBD_FS_ProductStrDescriptor+0x18>)
 800493a:	460a      	mov	r2, r1
 800493c:	4621      	mov	r1, r4
 800493e:	f7fe fec6 	bl	80036ce <USBD_GetString>
}
 8004942:	4620      	mov	r0, r4
 8004944:	bd10      	pop	{r4, pc}
 8004946:	bf00      	nop
 8004948:	20001aa4 	.word	0x20001aa4
 800494c:	080056be 	.word	0x080056be

08004950 <USBD_FS_SerialStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_SerialStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8004950:	b510      	push	{r4, lr}
  if(speed  == USBD_SPEED_HIGH)
  {    
    USBD_GetString (USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);
 8004952:	4c04      	ldr	r4, [pc, #16]	; (8004964 <USBD_FS_SerialStrDescriptor+0x14>)
 8004954:	4804      	ldr	r0, [pc, #16]	; (8004968 <USBD_FS_SerialStrDescriptor+0x18>)
 8004956:	460a      	mov	r2, r1
 8004958:	4621      	mov	r1, r4
 800495a:	f7fe feb8 	bl	80036ce <USBD_GetString>
  else
  {
    USBD_GetString (USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);    
  }
  return USBD_StrDesc;
}
 800495e:	4620      	mov	r0, r4
 8004960:	bd10      	pop	{r4, pc}
 8004962:	bf00      	nop
 8004964:	20001aa4 	.word	0x20001aa4
 8004968:	080056cb 	.word	0x080056cb

0800496c <USBD_FS_ConfigStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_ConfigStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 800496c:	b510      	push	{r4, lr}
  if(speed  == USBD_SPEED_HIGH)
  {  
    USBD_GetString (USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800496e:	4c04      	ldr	r4, [pc, #16]	; (8004980 <USBD_FS_ConfigStrDescriptor+0x14>)
 8004970:	4804      	ldr	r0, [pc, #16]	; (8004984 <USBD_FS_ConfigStrDescriptor+0x18>)
 8004972:	460a      	mov	r2, r1
 8004974:	4621      	mov	r1, r4
 8004976:	f7fe feaa 	bl	80036ce <USBD_GetString>
  else
  {
    USBD_GetString (USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length); 
  }
  return USBD_StrDesc;  
}
 800497a:	4620      	mov	r0, r4
 800497c:	bd10      	pop	{r4, pc}
 800497e:	bf00      	nop
 8004980:	20001aa4 	.word	0x20001aa4
 8004984:	08005692 	.word	0x08005692

08004988 <USBD_FS_InterfaceStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_InterfaceStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8004988:	b510      	push	{r4, lr}
  if(speed == 0)
  {
    USBD_GetString (USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800498a:	4c04      	ldr	r4, [pc, #16]	; (800499c <USBD_FS_InterfaceStrDescriptor+0x14>)
 800498c:	4804      	ldr	r0, [pc, #16]	; (80049a0 <USBD_FS_InterfaceStrDescriptor+0x18>)
 800498e:	460a      	mov	r2, r1
 8004990:	4621      	mov	r1, r4
 8004992:	f7fe fe9c 	bl	80036ce <USBD_GetString>
  else
  {
    USBD_GetString (USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;  
}
 8004996:	4620      	mov	r0, r4
 8004998:	bd10      	pop	{r4, pc}
 800499a:	bf00      	nop
 800499c:	20001aa4 	.word	0x20001aa4
 80049a0:	0800569d 	.word	0x0800569d

080049a4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80049a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80049dc <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80049a8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80049aa:	e003      	b.n	80049b4 <LoopCopyDataInit>

080049ac <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80049ac:	4b0c      	ldr	r3, [pc, #48]	; (80049e0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80049ae:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80049b0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80049b2:	3104      	adds	r1, #4

080049b4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80049b4:	480b      	ldr	r0, [pc, #44]	; (80049e4 <LoopForever+0xa>)
	ldr	r3, =_edata
 80049b6:	4b0c      	ldr	r3, [pc, #48]	; (80049e8 <LoopForever+0xe>)
	adds	r2, r0, r1
 80049b8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80049ba:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80049bc:	d3f6      	bcc.n	80049ac <CopyDataInit>
	ldr	r2, =_sbss
 80049be:	4a0b      	ldr	r2, [pc, #44]	; (80049ec <LoopForever+0x12>)
	b	LoopFillZerobss
 80049c0:	e002      	b.n	80049c8 <LoopFillZerobss>

080049c2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80049c2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80049c4:	f842 3b04 	str.w	r3, [r2], #4

080049c8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80049c8:	4b09      	ldr	r3, [pc, #36]	; (80049f0 <LoopForever+0x16>)
	cmp	r2, r3
 80049ca:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80049cc:	d3f9      	bcc.n	80049c2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80049ce:	f7ff fddd 	bl	800458c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80049d2:	f000 f811 	bl	80049f8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80049d6:	f7ff fa1f 	bl	8003e18 <main>

080049da <LoopForever>:

LoopForever:
    b LoopForever
 80049da:	e7fe      	b.n	80049da <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80049dc:	2000a000 	.word	0x2000a000
	ldr	r3, =_sidata
 80049e0:	08005738 	.word	0x08005738
	ldr	r0, =_sdata
 80049e4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80049e8:	200001c0 	.word	0x200001c0
	ldr	r2, =_sbss
 80049ec:	200001c0 	.word	0x200001c0
	ldr	r3, = _ebss
 80049f0:	20001ca4 	.word	0x20001ca4

080049f4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80049f4:	e7fe      	b.n	80049f4 <ADC1_2_IRQHandler>
	...

080049f8 <__libc_init_array>:
 80049f8:	b570      	push	{r4, r5, r6, lr}
 80049fa:	4e0d      	ldr	r6, [pc, #52]	; (8004a30 <__libc_init_array+0x38>)
 80049fc:	4c0d      	ldr	r4, [pc, #52]	; (8004a34 <__libc_init_array+0x3c>)
 80049fe:	1ba4      	subs	r4, r4, r6
 8004a00:	10a4      	asrs	r4, r4, #2
 8004a02:	2500      	movs	r5, #0
 8004a04:	42a5      	cmp	r5, r4
 8004a06:	d109      	bne.n	8004a1c <__libc_init_array+0x24>
 8004a08:	4e0b      	ldr	r6, [pc, #44]	; (8004a38 <__libc_init_array+0x40>)
 8004a0a:	4c0c      	ldr	r4, [pc, #48]	; (8004a3c <__libc_init_array+0x44>)
 8004a0c:	f000 fe0c 	bl	8005628 <_init>
 8004a10:	1ba4      	subs	r4, r4, r6
 8004a12:	10a4      	asrs	r4, r4, #2
 8004a14:	2500      	movs	r5, #0
 8004a16:	42a5      	cmp	r5, r4
 8004a18:	d105      	bne.n	8004a26 <__libc_init_array+0x2e>
 8004a1a:	bd70      	pop	{r4, r5, r6, pc}
 8004a1c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004a20:	4798      	blx	r3
 8004a22:	3501      	adds	r5, #1
 8004a24:	e7ee      	b.n	8004a04 <__libc_init_array+0xc>
 8004a26:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004a2a:	4798      	blx	r3
 8004a2c:	3501      	adds	r5, #1
 8004a2e:	e7f2      	b.n	8004a16 <__libc_init_array+0x1e>
 8004a30:	08005730 	.word	0x08005730
 8004a34:	08005730 	.word	0x08005730
 8004a38:	08005730 	.word	0x08005730
 8004a3c:	08005734 	.word	0x08005734

08004a40 <__itoa>:
 8004a40:	1e93      	subs	r3, r2, #2
 8004a42:	2b22      	cmp	r3, #34	; 0x22
 8004a44:	b510      	push	{r4, lr}
 8004a46:	460c      	mov	r4, r1
 8004a48:	d904      	bls.n	8004a54 <__itoa+0x14>
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	700b      	strb	r3, [r1, #0]
 8004a4e:	461c      	mov	r4, r3
 8004a50:	4620      	mov	r0, r4
 8004a52:	bd10      	pop	{r4, pc}
 8004a54:	2a0a      	cmp	r2, #10
 8004a56:	d109      	bne.n	8004a6c <__itoa+0x2c>
 8004a58:	2800      	cmp	r0, #0
 8004a5a:	da07      	bge.n	8004a6c <__itoa+0x2c>
 8004a5c:	232d      	movs	r3, #45	; 0x2d
 8004a5e:	700b      	strb	r3, [r1, #0]
 8004a60:	4240      	negs	r0, r0
 8004a62:	2101      	movs	r1, #1
 8004a64:	4421      	add	r1, r4
 8004a66:	f000 f805 	bl	8004a74 <__utoa>
 8004a6a:	e7f1      	b.n	8004a50 <__itoa+0x10>
 8004a6c:	2100      	movs	r1, #0
 8004a6e:	e7f9      	b.n	8004a64 <__itoa+0x24>

08004a70 <itoa>:
 8004a70:	f7ff bfe6 	b.w	8004a40 <__itoa>

08004a74 <__utoa>:
 8004a74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a76:	4c1e      	ldr	r4, [pc, #120]	; (8004af0 <__utoa+0x7c>)
 8004a78:	b08b      	sub	sp, #44	; 0x2c
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	460f      	mov	r7, r1
 8004a7e:	466d      	mov	r5, sp
 8004a80:	f104 0e20 	add.w	lr, r4, #32
 8004a84:	6820      	ldr	r0, [r4, #0]
 8004a86:	6861      	ldr	r1, [r4, #4]
 8004a88:	462e      	mov	r6, r5
 8004a8a:	c603      	stmia	r6!, {r0, r1}
 8004a8c:	3408      	adds	r4, #8
 8004a8e:	4574      	cmp	r4, lr
 8004a90:	4635      	mov	r5, r6
 8004a92:	d1f7      	bne.n	8004a84 <__utoa+0x10>
 8004a94:	7921      	ldrb	r1, [r4, #4]
 8004a96:	7131      	strb	r1, [r6, #4]
 8004a98:	1e91      	subs	r1, r2, #2
 8004a9a:	6820      	ldr	r0, [r4, #0]
 8004a9c:	6030      	str	r0, [r6, #0]
 8004a9e:	2922      	cmp	r1, #34	; 0x22
 8004aa0:	f04f 0100 	mov.w	r1, #0
 8004aa4:	d904      	bls.n	8004ab0 <__utoa+0x3c>
 8004aa6:	7039      	strb	r1, [r7, #0]
 8004aa8:	460f      	mov	r7, r1
 8004aaa:	4638      	mov	r0, r7
 8004aac:	b00b      	add	sp, #44	; 0x2c
 8004aae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ab0:	1e78      	subs	r0, r7, #1
 8004ab2:	4606      	mov	r6, r0
 8004ab4:	fbb3 f5f2 	udiv	r5, r3, r2
 8004ab8:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 8004abc:	fb02 3315 	mls	r3, r2, r5, r3
 8004ac0:	4473      	add	r3, lr
 8004ac2:	1c4c      	adds	r4, r1, #1
 8004ac4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004ac8:	f806 3f01 	strb.w	r3, [r6, #1]!
 8004acc:	462b      	mov	r3, r5
 8004ace:	b965      	cbnz	r5, 8004aea <__utoa+0x76>
 8004ad0:	553d      	strb	r5, [r7, r4]
 8004ad2:	187a      	adds	r2, r7, r1
 8004ad4:	1acc      	subs	r4, r1, r3
 8004ad6:	42a3      	cmp	r3, r4
 8004ad8:	dae7      	bge.n	8004aaa <__utoa+0x36>
 8004ada:	7844      	ldrb	r4, [r0, #1]
 8004adc:	7815      	ldrb	r5, [r2, #0]
 8004ade:	f800 5f01 	strb.w	r5, [r0, #1]!
 8004ae2:	3301      	adds	r3, #1
 8004ae4:	f802 4901 	strb.w	r4, [r2], #-1
 8004ae8:	e7f4      	b.n	8004ad4 <__utoa+0x60>
 8004aea:	4621      	mov	r1, r4
 8004aec:	e7e2      	b.n	8004ab4 <__utoa+0x40>
 8004aee:	bf00      	nop
 8004af0:	080056d8 	.word	0x080056d8

08004af4 <powf>:
 8004af4:	b570      	push	{r4, r5, r6, lr}
 8004af6:	ed2d 8b04 	vpush	{d8-d9}
 8004afa:	4cb5      	ldr	r4, [pc, #724]	; (8004dd0 <powf+0x2dc>)
 8004afc:	b08a      	sub	sp, #40	; 0x28
 8004afe:	eef0 8a40 	vmov.f32	s17, s0
 8004b02:	eeb0 8a60 	vmov.f32	s16, s1
 8004b06:	f000 f971 	bl	8004dec <__ieee754_powf>
 8004b0a:	f994 5000 	ldrsb.w	r5, [r4]
 8004b0e:	1c6b      	adds	r3, r5, #1
 8004b10:	eeb0 9a40 	vmov.f32	s18, s0
 8004b14:	4626      	mov	r6, r4
 8004b16:	d05d      	beq.n	8004bd4 <powf+0xe0>
 8004b18:	eeb4 8a48 	vcmp.f32	s16, s16
 8004b1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b20:	d658      	bvs.n	8004bd4 <powf+0xe0>
 8004b22:	eef4 8a68 	vcmp.f32	s17, s17
 8004b26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b2a:	d721      	bvc.n	8004b70 <powf+0x7c>
 8004b2c:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8004b30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b34:	d14e      	bne.n	8004bd4 <powf+0xe0>
 8004b36:	2301      	movs	r3, #1
 8004b38:	9300      	str	r3, [sp, #0]
 8004b3a:	4ba6      	ldr	r3, [pc, #664]	; (8004dd4 <powf+0x2e0>)
 8004b3c:	9301      	str	r3, [sp, #4]
 8004b3e:	ee18 0a90 	vmov	r0, s17
 8004b42:	2300      	movs	r3, #0
 8004b44:	9308      	str	r3, [sp, #32]
 8004b46:	f7fb fca3 	bl	8000490 <__aeabi_f2d>
 8004b4a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004b4e:	ee18 0a10 	vmov	r0, s16
 8004b52:	f7fb fc9d 	bl	8000490 <__aeabi_f2d>
 8004b56:	4ba0      	ldr	r3, [pc, #640]	; (8004dd8 <powf+0x2e4>)
 8004b58:	2200      	movs	r2, #0
 8004b5a:	2d02      	cmp	r5, #2
 8004b5c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004b60:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004b64:	d030      	beq.n	8004bc8 <powf+0xd4>
 8004b66:	4668      	mov	r0, sp
 8004b68:	f000 fc49 	bl	80053fe <matherr>
 8004b6c:	bb30      	cbnz	r0, 8004bbc <powf+0xc8>
 8004b6e:	e062      	b.n	8004c36 <powf+0x142>
 8004b70:	eef5 8a40 	vcmp.f32	s17, #0.0
 8004b74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b78:	d162      	bne.n	8004c40 <powf+0x14c>
 8004b7a:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8004b7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b82:	d12d      	bne.n	8004be0 <powf+0xec>
 8004b84:	2301      	movs	r3, #1
 8004b86:	9300      	str	r3, [sp, #0]
 8004b88:	4b92      	ldr	r3, [pc, #584]	; (8004dd4 <powf+0x2e0>)
 8004b8a:	9301      	str	r3, [sp, #4]
 8004b8c:	ee18 0a90 	vmov	r0, s17
 8004b90:	2300      	movs	r3, #0
 8004b92:	9308      	str	r3, [sp, #32]
 8004b94:	f7fb fc7c 	bl	8000490 <__aeabi_f2d>
 8004b98:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004b9c:	ee18 0a10 	vmov	r0, s16
 8004ba0:	f7fb fc76 	bl	8000490 <__aeabi_f2d>
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004bac:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004bb0:	2d00      	cmp	r5, #0
 8004bb2:	d0d8      	beq.n	8004b66 <powf+0x72>
 8004bb4:	4b88      	ldr	r3, [pc, #544]	; (8004dd8 <powf+0x2e4>)
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004bbc:	9b08      	ldr	r3, [sp, #32]
 8004bbe:	b11b      	cbz	r3, 8004bc8 <powf+0xd4>
 8004bc0:	f000 fd2c 	bl	800561c <__errno>
 8004bc4:	9b08      	ldr	r3, [sp, #32]
 8004bc6:	6003      	str	r3, [r0, #0]
 8004bc8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004bcc:	f7fb ff76 	bl	8000abc <__aeabi_d2f>
 8004bd0:	ee09 0a10 	vmov	s18, r0
 8004bd4:	eeb0 0a49 	vmov.f32	s0, s18
 8004bd8:	b00a      	add	sp, #40	; 0x28
 8004bda:	ecbd 8b04 	vpop	{d8-d9}
 8004bde:	bd70      	pop	{r4, r5, r6, pc}
 8004be0:	eeb0 0a48 	vmov.f32	s0, s16
 8004be4:	f000 fc9d 	bl	8005522 <finitef>
 8004be8:	2800      	cmp	r0, #0
 8004bea:	d0f3      	beq.n	8004bd4 <powf+0xe0>
 8004bec:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8004bf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bf4:	d5ee      	bpl.n	8004bd4 <powf+0xe0>
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	9300      	str	r3, [sp, #0]
 8004bfa:	4b76      	ldr	r3, [pc, #472]	; (8004dd4 <powf+0x2e0>)
 8004bfc:	9301      	str	r3, [sp, #4]
 8004bfe:	ee18 0a90 	vmov	r0, s17
 8004c02:	2300      	movs	r3, #0
 8004c04:	9308      	str	r3, [sp, #32]
 8004c06:	f7fb fc43 	bl	8000490 <__aeabi_f2d>
 8004c0a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004c0e:	ee18 0a10 	vmov	r0, s16
 8004c12:	f7fb fc3d 	bl	8000490 <__aeabi_f2d>
 8004c16:	f994 3000 	ldrsb.w	r3, [r4]
 8004c1a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004c1e:	b923      	cbnz	r3, 8004c2a <powf+0x136>
 8004c20:	2200      	movs	r2, #0
 8004c22:	2300      	movs	r3, #0
 8004c24:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004c28:	e79d      	b.n	8004b66 <powf+0x72>
 8004c2a:	496c      	ldr	r1, [pc, #432]	; (8004ddc <powf+0x2e8>)
 8004c2c:	2000      	movs	r0, #0
 8004c2e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004c32:	2b02      	cmp	r3, #2
 8004c34:	d197      	bne.n	8004b66 <powf+0x72>
 8004c36:	f000 fcf1 	bl	800561c <__errno>
 8004c3a:	2321      	movs	r3, #33	; 0x21
 8004c3c:	6003      	str	r3, [r0, #0]
 8004c3e:	e7bd      	b.n	8004bbc <powf+0xc8>
 8004c40:	f000 fc6f 	bl	8005522 <finitef>
 8004c44:	4605      	mov	r5, r0
 8004c46:	2800      	cmp	r0, #0
 8004c48:	f040 8091 	bne.w	8004d6e <powf+0x27a>
 8004c4c:	eeb0 0a68 	vmov.f32	s0, s17
 8004c50:	f000 fc67 	bl	8005522 <finitef>
 8004c54:	2800      	cmp	r0, #0
 8004c56:	f000 808a 	beq.w	8004d6e <powf+0x27a>
 8004c5a:	eeb0 0a48 	vmov.f32	s0, s16
 8004c5e:	f000 fc60 	bl	8005522 <finitef>
 8004c62:	2800      	cmp	r0, #0
 8004c64:	f000 8083 	beq.w	8004d6e <powf+0x27a>
 8004c68:	eeb4 9a49 	vcmp.f32	s18, s18
 8004c6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c70:	f994 4000 	ldrsb.w	r4, [r4]
 8004c74:	4b57      	ldr	r3, [pc, #348]	; (8004dd4 <powf+0x2e0>)
 8004c76:	d71b      	bvc.n	8004cb0 <powf+0x1bc>
 8004c78:	2201      	movs	r2, #1
 8004c7a:	ee18 0a90 	vmov	r0, s17
 8004c7e:	e88d 000c 	stmia.w	sp, {r2, r3}
 8004c82:	9508      	str	r5, [sp, #32]
 8004c84:	f7fb fc04 	bl	8000490 <__aeabi_f2d>
 8004c88:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004c8c:	ee18 0a10 	vmov	r0, s16
 8004c90:	f7fb fbfe 	bl	8000490 <__aeabi_f2d>
 8004c94:	2200      	movs	r2, #0
 8004c96:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	2c00      	cmp	r4, #0
 8004c9e:	d0c1      	beq.n	8004c24 <powf+0x130>
 8004ca0:	4610      	mov	r0, r2
 8004ca2:	4619      	mov	r1, r3
 8004ca4:	f7fb fd72 	bl	800078c <__aeabi_ddiv>
 8004ca8:	2c02      	cmp	r4, #2
 8004caa:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004cae:	e7c1      	b.n	8004c34 <powf+0x140>
 8004cb0:	2203      	movs	r2, #3
 8004cb2:	ee18 0a90 	vmov	r0, s17
 8004cb6:	e88d 000c 	stmia.w	sp, {r2, r3}
 8004cba:	9508      	str	r5, [sp, #32]
 8004cbc:	f7fb fbe8 	bl	8000490 <__aeabi_f2d>
 8004cc0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004cc4:	ee18 0a10 	vmov	r0, s16
 8004cc8:	f7fb fbe2 	bl	8000490 <__aeabi_f2d>
 8004ccc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004cd0:	bb5c      	cbnz	r4, 8004d2a <powf+0x236>
 8004cd2:	4b43      	ldr	r3, [pc, #268]	; (8004de0 <powf+0x2ec>)
 8004cd4:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8004cd8:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8004cdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ce0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004ce4:	d56c      	bpl.n	8004dc0 <powf+0x2cc>
 8004ce6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8004cea:	ee68 7a27 	vmul.f32	s15, s16, s15
 8004cee:	ee17 0a90 	vmov	r0, s15
 8004cf2:	f7fb fbcd 	bl	8000490 <__aeabi_f2d>
 8004cf6:	4604      	mov	r4, r0
 8004cf8:	460d      	mov	r5, r1
 8004cfa:	ec45 4b10 	vmov	d0, r4, r5
 8004cfe:	f000 fb81 	bl	8005404 <rint>
 8004d02:	4620      	mov	r0, r4
 8004d04:	ec53 2b10 	vmov	r2, r3, d0
 8004d08:	4629      	mov	r1, r5
 8004d0a:	f7fb fe7d 	bl	8000a08 <__aeabi_dcmpeq>
 8004d0e:	b920      	cbnz	r0, 8004d1a <powf+0x226>
 8004d10:	4b34      	ldr	r3, [pc, #208]	; (8004de4 <powf+0x2f0>)
 8004d12:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8004d16:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004d1a:	f996 3000 	ldrsb.w	r3, [r6]
 8004d1e:	2b02      	cmp	r3, #2
 8004d20:	d14e      	bne.n	8004dc0 <powf+0x2cc>
 8004d22:	f000 fc7b 	bl	800561c <__errno>
 8004d26:	2322      	movs	r3, #34	; 0x22
 8004d28:	e788      	b.n	8004c3c <powf+0x148>
 8004d2a:	4b2f      	ldr	r3, [pc, #188]	; (8004de8 <powf+0x2f4>)
 8004d2c:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8004d30:	2200      	movs	r2, #0
 8004d32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d36:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004d3a:	d5ee      	bpl.n	8004d1a <powf+0x226>
 8004d3c:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8004d40:	ee68 7a27 	vmul.f32	s15, s16, s15
 8004d44:	ee17 0a90 	vmov	r0, s15
 8004d48:	f7fb fba2 	bl	8000490 <__aeabi_f2d>
 8004d4c:	4604      	mov	r4, r0
 8004d4e:	460d      	mov	r5, r1
 8004d50:	ec45 4b10 	vmov	d0, r4, r5
 8004d54:	f000 fb56 	bl	8005404 <rint>
 8004d58:	4620      	mov	r0, r4
 8004d5a:	ec53 2b10 	vmov	r2, r3, d0
 8004d5e:	4629      	mov	r1, r5
 8004d60:	f7fb fe52 	bl	8000a08 <__aeabi_dcmpeq>
 8004d64:	2800      	cmp	r0, #0
 8004d66:	d1d8      	bne.n	8004d1a <powf+0x226>
 8004d68:	2200      	movs	r2, #0
 8004d6a:	4b1c      	ldr	r3, [pc, #112]	; (8004ddc <powf+0x2e8>)
 8004d6c:	e7d3      	b.n	8004d16 <powf+0x222>
 8004d6e:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8004d72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d76:	f47f af2d 	bne.w	8004bd4 <powf+0xe0>
 8004d7a:	eeb0 0a68 	vmov.f32	s0, s17
 8004d7e:	f000 fbd0 	bl	8005522 <finitef>
 8004d82:	2800      	cmp	r0, #0
 8004d84:	f43f af26 	beq.w	8004bd4 <powf+0xe0>
 8004d88:	eeb0 0a48 	vmov.f32	s0, s16
 8004d8c:	f000 fbc9 	bl	8005522 <finitef>
 8004d90:	2800      	cmp	r0, #0
 8004d92:	f43f af1f 	beq.w	8004bd4 <powf+0xe0>
 8004d96:	2304      	movs	r3, #4
 8004d98:	9300      	str	r3, [sp, #0]
 8004d9a:	4b0e      	ldr	r3, [pc, #56]	; (8004dd4 <powf+0x2e0>)
 8004d9c:	9301      	str	r3, [sp, #4]
 8004d9e:	ee18 0a90 	vmov	r0, s17
 8004da2:	2300      	movs	r3, #0
 8004da4:	9308      	str	r3, [sp, #32]
 8004da6:	f7fb fb73 	bl	8000490 <__aeabi_f2d>
 8004daa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004dae:	ee18 0a10 	vmov	r0, s16
 8004db2:	f7fb fb6d 	bl	8000490 <__aeabi_f2d>
 8004db6:	2200      	movs	r2, #0
 8004db8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	e7aa      	b.n	8004d16 <powf+0x222>
 8004dc0:	4668      	mov	r0, sp
 8004dc2:	f000 fb1c 	bl	80053fe <matherr>
 8004dc6:	2800      	cmp	r0, #0
 8004dc8:	f47f aef8 	bne.w	8004bbc <powf+0xc8>
 8004dcc:	e7a9      	b.n	8004d22 <powf+0x22e>
 8004dce:	bf00      	nop
 8004dd0:	20000158 	.word	0x20000158
 8004dd4:	080056fd 	.word	0x080056fd
 8004dd8:	3ff00000 	.word	0x3ff00000
 8004ddc:	fff00000 	.word	0xfff00000
 8004de0:	47efffff 	.word	0x47efffff
 8004de4:	c7efffff 	.word	0xc7efffff
 8004de8:	7ff00000 	.word	0x7ff00000

08004dec <__ieee754_powf>:
 8004dec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004df0:	ee10 5a90 	vmov	r5, s1
 8004df4:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 8004df8:	ed2d 8b02 	vpush	{d8}
 8004dfc:	eeb0 8a40 	vmov.f32	s16, s0
 8004e00:	eef0 8a60 	vmov.f32	s17, s1
 8004e04:	f000 8295 	beq.w	8005332 <__ieee754_powf+0x546>
 8004e08:	ee10 8a10 	vmov	r8, s0
 8004e0c:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 8004e10:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8004e14:	dc06      	bgt.n	8004e24 <__ieee754_powf+0x38>
 8004e16:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 8004e1a:	dd0a      	ble.n	8004e32 <__ieee754_powf+0x46>
 8004e1c:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8004e20:	f000 8287 	beq.w	8005332 <__ieee754_powf+0x546>
 8004e24:	ecbd 8b02 	vpop	{d8}
 8004e28:	48d9      	ldr	r0, [pc, #868]	; (8005190 <__ieee754_powf+0x3a4>)
 8004e2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004e2e:	f000 bb83 	b.w	8005538 <nanf>
 8004e32:	f1b8 0f00 	cmp.w	r8, #0
 8004e36:	da1d      	bge.n	8004e74 <__ieee754_powf+0x88>
 8004e38:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 8004e3c:	da2c      	bge.n	8004e98 <__ieee754_powf+0xac>
 8004e3e:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8004e42:	db30      	blt.n	8004ea6 <__ieee754_powf+0xba>
 8004e44:	15fb      	asrs	r3, r7, #23
 8004e46:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8004e4a:	fa47 f603 	asr.w	r6, r7, r3
 8004e4e:	fa06 f303 	lsl.w	r3, r6, r3
 8004e52:	429f      	cmp	r7, r3
 8004e54:	d127      	bne.n	8004ea6 <__ieee754_powf+0xba>
 8004e56:	f006 0601 	and.w	r6, r6, #1
 8004e5a:	f1c6 0602 	rsb	r6, r6, #2
 8004e5e:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8004e62:	d122      	bne.n	8004eaa <__ieee754_powf+0xbe>
 8004e64:	2d00      	cmp	r5, #0
 8004e66:	f280 826a 	bge.w	800533e <__ieee754_powf+0x552>
 8004e6a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8004e6e:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8004e72:	e00d      	b.n	8004e90 <__ieee754_powf+0xa4>
 8004e74:	2600      	movs	r6, #0
 8004e76:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 8004e7a:	d1f0      	bne.n	8004e5e <__ieee754_powf+0x72>
 8004e7c:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8004e80:	f000 8257 	beq.w	8005332 <__ieee754_powf+0x546>
 8004e84:	dd0a      	ble.n	8004e9c <__ieee754_powf+0xb0>
 8004e86:	2d00      	cmp	r5, #0
 8004e88:	f280 8256 	bge.w	8005338 <__ieee754_powf+0x54c>
 8004e8c:	ed9f 0ac1 	vldr	s0, [pc, #772]	; 8005194 <__ieee754_powf+0x3a8>
 8004e90:	ecbd 8b02 	vpop	{d8}
 8004e94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e98:	2602      	movs	r6, #2
 8004e9a:	e7ec      	b.n	8004e76 <__ieee754_powf+0x8a>
 8004e9c:	2d00      	cmp	r5, #0
 8004e9e:	daf5      	bge.n	8004e8c <__ieee754_powf+0xa0>
 8004ea0:	eeb1 0a68 	vneg.f32	s0, s17
 8004ea4:	e7f4      	b.n	8004e90 <__ieee754_powf+0xa4>
 8004ea6:	2600      	movs	r6, #0
 8004ea8:	e7d9      	b.n	8004e5e <__ieee754_powf+0x72>
 8004eaa:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 8004eae:	d102      	bne.n	8004eb6 <__ieee754_powf+0xca>
 8004eb0:	ee28 0a08 	vmul.f32	s0, s16, s16
 8004eb4:	e7ec      	b.n	8004e90 <__ieee754_powf+0xa4>
 8004eb6:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 8004eba:	eeb0 0a48 	vmov.f32	s0, s16
 8004ebe:	d108      	bne.n	8004ed2 <__ieee754_powf+0xe6>
 8004ec0:	f1b8 0f00 	cmp.w	r8, #0
 8004ec4:	db05      	blt.n	8004ed2 <__ieee754_powf+0xe6>
 8004ec6:	ecbd 8b02 	vpop	{d8}
 8004eca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004ece:	f000 ba4f 	b.w	8005370 <__ieee754_sqrtf>
 8004ed2:	f000 fb1f 	bl	8005514 <fabsf>
 8004ed6:	b124      	cbz	r4, 8004ee2 <__ieee754_powf+0xf6>
 8004ed8:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 8004edc:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8004ee0:	d117      	bne.n	8004f12 <__ieee754_powf+0x126>
 8004ee2:	2d00      	cmp	r5, #0
 8004ee4:	bfbc      	itt	lt
 8004ee6:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 8004eea:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8004eee:	f1b8 0f00 	cmp.w	r8, #0
 8004ef2:	dacd      	bge.n	8004e90 <__ieee754_powf+0xa4>
 8004ef4:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 8004ef8:	ea54 0306 	orrs.w	r3, r4, r6
 8004efc:	d104      	bne.n	8004f08 <__ieee754_powf+0x11c>
 8004efe:	ee70 7a40 	vsub.f32	s15, s0, s0
 8004f02:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8004f06:	e7c3      	b.n	8004e90 <__ieee754_powf+0xa4>
 8004f08:	2e01      	cmp	r6, #1
 8004f0a:	d1c1      	bne.n	8004e90 <__ieee754_powf+0xa4>
 8004f0c:	eeb1 0a40 	vneg.f32	s0, s0
 8004f10:	e7be      	b.n	8004e90 <__ieee754_powf+0xa4>
 8004f12:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 8004f16:	3801      	subs	r0, #1
 8004f18:	ea56 0300 	orrs.w	r3, r6, r0
 8004f1c:	d104      	bne.n	8004f28 <__ieee754_powf+0x13c>
 8004f1e:	ee38 8a48 	vsub.f32	s16, s16, s16
 8004f22:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8004f26:	e7b3      	b.n	8004e90 <__ieee754_powf+0xa4>
 8004f28:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 8004f2c:	dd6d      	ble.n	800500a <__ieee754_powf+0x21e>
 8004f2e:	4b9a      	ldr	r3, [pc, #616]	; (8005198 <__ieee754_powf+0x3ac>)
 8004f30:	429c      	cmp	r4, r3
 8004f32:	dc06      	bgt.n	8004f42 <__ieee754_powf+0x156>
 8004f34:	2d00      	cmp	r5, #0
 8004f36:	daa9      	bge.n	8004e8c <__ieee754_powf+0xa0>
 8004f38:	ed9f 0a98 	vldr	s0, [pc, #608]	; 800519c <__ieee754_powf+0x3b0>
 8004f3c:	ee20 0a00 	vmul.f32	s0, s0, s0
 8004f40:	e7a6      	b.n	8004e90 <__ieee754_powf+0xa4>
 8004f42:	4b97      	ldr	r3, [pc, #604]	; (80051a0 <__ieee754_powf+0x3b4>)
 8004f44:	429c      	cmp	r4, r3
 8004f46:	dd02      	ble.n	8004f4e <__ieee754_powf+0x162>
 8004f48:	2d00      	cmp	r5, #0
 8004f4a:	dcf5      	bgt.n	8004f38 <__ieee754_powf+0x14c>
 8004f4c:	e79e      	b.n	8004e8c <__ieee754_powf+0xa0>
 8004f4e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8004f52:	ee30 0a67 	vsub.f32	s0, s0, s15
 8004f56:	ed9f 7a93 	vldr	s14, [pc, #588]	; 80051a4 <__ieee754_powf+0x3b8>
 8004f5a:	ed9f 6a93 	vldr	s12, [pc, #588]	; 80051a8 <__ieee754_powf+0x3bc>
 8004f5e:	eef1 6a40 	vneg.f32	s13, s0
 8004f62:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 8004f66:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8004f6a:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8004f6e:	eee6 7a87 	vfma.f32	s15, s13, s14
 8004f72:	ee20 7a00 	vmul.f32	s14, s0, s0
 8004f76:	ee27 7a87 	vmul.f32	s14, s15, s14
 8004f7a:	eddf 7a8c 	vldr	s15, [pc, #560]	; 80051ac <__ieee754_powf+0x3c0>
 8004f7e:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 8004f82:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 80051b0 <__ieee754_powf+0x3c4>
 8004f86:	eee0 7a07 	vfma.f32	s15, s0, s14
 8004f8a:	eeb0 7a67 	vmov.f32	s14, s15
 8004f8e:	eea0 7a06 	vfma.f32	s14, s0, s12
 8004f92:	ee17 3a10 	vmov	r3, s14
 8004f96:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004f9a:	f023 030f 	bic.w	r3, r3, #15
 8004f9e:	ee07 3a10 	vmov	s14, r3
 8004fa2:	eea6 7a86 	vfma.f32	s14, s13, s12
 8004fa6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004faa:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 8004fae:	f025 050f 	bic.w	r5, r5, #15
 8004fb2:	ee07 5a10 	vmov	s14, r5
 8004fb6:	ee67 7aa8 	vmul.f32	s15, s15, s17
 8004fba:	ee78 8ac7 	vsub.f32	s17, s17, s14
 8004fbe:	ee07 3a10 	vmov	s14, r3
 8004fc2:	ee06 5a90 	vmov	s13, r5
 8004fc6:	eee7 7a28 	vfma.f32	s15, s14, s17
 8004fca:	3e01      	subs	r6, #1
 8004fcc:	ea56 0200 	orrs.w	r2, r6, r0
 8004fd0:	ee27 7a26 	vmul.f32	s14, s14, s13
 8004fd4:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8004fd8:	ee77 6a87 	vadd.f32	s13, s15, s14
 8004fdc:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8004fe0:	ee16 4a90 	vmov	r4, s13
 8004fe4:	bf08      	it	eq
 8004fe6:	eeb0 8a40 	vmoveq.f32	s16, s0
 8004fea:	2c00      	cmp	r4, #0
 8004fec:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8004ff0:	f340 8186 	ble.w	8005300 <__ieee754_powf+0x514>
 8004ff4:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 8004ff8:	f340 80fc 	ble.w	80051f4 <__ieee754_powf+0x408>
 8004ffc:	eddf 7a67 	vldr	s15, [pc, #412]	; 800519c <__ieee754_powf+0x3b0>
 8005000:	ee28 0a27 	vmul.f32	s0, s16, s15
 8005004:	ee20 0a27 	vmul.f32	s0, s0, s15
 8005008:	e742      	b.n	8004e90 <__ieee754_powf+0xa4>
 800500a:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
 800500e:	bfbf      	itttt	lt
 8005010:	eddf 7a68 	vldrlt	s15, [pc, #416]	; 80051b4 <__ieee754_powf+0x3c8>
 8005014:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8005018:	f06f 0217 	mvnlt.w	r2, #23
 800501c:	ee17 4a90 	vmovlt	r4, s15
 8005020:	ea4f 53e4 	mov.w	r3, r4, asr #23
 8005024:	bfa8      	it	ge
 8005026:	2200      	movge	r2, #0
 8005028:	3b7f      	subs	r3, #127	; 0x7f
 800502a:	4413      	add	r3, r2
 800502c:	4a62      	ldr	r2, [pc, #392]	; (80051b8 <__ieee754_powf+0x3cc>)
 800502e:	f3c4 0416 	ubfx	r4, r4, #0, #23
 8005032:	4294      	cmp	r4, r2
 8005034:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 8005038:	dd06      	ble.n	8005048 <__ieee754_powf+0x25c>
 800503a:	4a60      	ldr	r2, [pc, #384]	; (80051bc <__ieee754_powf+0x3d0>)
 800503c:	4294      	cmp	r4, r2
 800503e:	f340 80a5 	ble.w	800518c <__ieee754_powf+0x3a0>
 8005042:	3301      	adds	r3, #1
 8005044:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 8005048:	2400      	movs	r4, #0
 800504a:	4a5d      	ldr	r2, [pc, #372]	; (80051c0 <__ieee754_powf+0x3d4>)
 800504c:	00a7      	lsls	r7, r4, #2
 800504e:	443a      	add	r2, r7
 8005050:	ee07 1a90 	vmov	s15, r1
 8005054:	ed92 7a00 	vldr	s14, [r2]
 8005058:	4a5a      	ldr	r2, [pc, #360]	; (80051c4 <__ieee754_powf+0x3d8>)
 800505a:	ee77 6a87 	vadd.f32	s13, s15, s14
 800505e:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8005062:	ee85 5aa6 	vdiv.f32	s10, s11, s13
 8005066:	1049      	asrs	r1, r1, #1
 8005068:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 800506c:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 8005070:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 8005074:	ee37 6ac7 	vsub.f32	s12, s15, s14
 8005078:	ee06 1a90 	vmov	s13, r1
 800507c:	ee66 4a05 	vmul.f32	s9, s12, s10
 8005080:	ee14 ea90 	vmov	lr, s9
 8005084:	ea02 0e0e 	and.w	lr, r2, lr
 8005088:	ee05 ea90 	vmov	s11, lr
 800508c:	eeb1 4a65 	vneg.f32	s8, s11
 8005090:	eea4 6a26 	vfma.f32	s12, s8, s13
 8005094:	ee76 6ac7 	vsub.f32	s13, s13, s14
 8005098:	ee35 7aa4 	vadd.f32	s14, s11, s9
 800509c:	ee77 6ae6 	vsub.f32	s13, s15, s13
 80050a0:	eddf 7a49 	vldr	s15, [pc, #292]	; 80051c8 <__ieee754_powf+0x3dc>
 80050a4:	eea4 6a26 	vfma.f32	s12, s8, s13
 80050a8:	ee66 6a05 	vmul.f32	s13, s12, s10
 80050ac:	ee24 6aa4 	vmul.f32	s12, s9, s9
 80050b0:	ed9f 5a46 	vldr	s10, [pc, #280]	; 80051cc <__ieee754_powf+0x3e0>
 80050b4:	eee6 7a05 	vfma.f32	s15, s12, s10
 80050b8:	ed9f 5a45 	vldr	s10, [pc, #276]	; 80051d0 <__ieee754_powf+0x3e4>
 80050bc:	eea6 5a27 	vfma.f32	s10, s12, s15
 80050c0:	eddf 7a38 	vldr	s15, [pc, #224]	; 80051a4 <__ieee754_powf+0x3b8>
 80050c4:	eee6 7a05 	vfma.f32	s15, s12, s10
 80050c8:	ed9f 5a42 	vldr	s10, [pc, #264]	; 80051d4 <__ieee754_powf+0x3e8>
 80050cc:	eea6 5a27 	vfma.f32	s10, s12, s15
 80050d0:	eddf 7a41 	vldr	s15, [pc, #260]	; 80051d8 <__ieee754_powf+0x3ec>
 80050d4:	eee6 7a05 	vfma.f32	s15, s12, s10
 80050d8:	ee66 3a06 	vmul.f32	s7, s12, s12
 80050dc:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 80050e0:	ee27 7a26 	vmul.f32	s14, s14, s13
 80050e4:	eeb0 6a45 	vmov.f32	s12, s10
 80050e8:	eea3 7aa7 	vfma.f32	s14, s7, s15
 80050ec:	eea5 6aa5 	vfma.f32	s12, s11, s11
 80050f0:	ee36 6a07 	vadd.f32	s12, s12, s14
 80050f4:	ee16 1a10 	vmov	r1, s12
 80050f8:	4011      	ands	r1, r2
 80050fa:	ee06 1a10 	vmov	s12, r1
 80050fe:	ee76 7a45 	vsub.f32	s15, s12, s10
 8005102:	ed9f 5a36 	vldr	s10, [pc, #216]	; 80051dc <__ieee754_powf+0x3f0>
 8005106:	eee4 7a25 	vfma.f32	s15, s8, s11
 800510a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800510e:	ee67 7aa4 	vmul.f32	s15, s15, s9
 8005112:	eee6 7a26 	vfma.f32	s15, s12, s13
 8005116:	eeb0 7a67 	vmov.f32	s14, s15
 800511a:	eea5 7a86 	vfma.f32	s14, s11, s12
 800511e:	ee17 1a10 	vmov	r1, s14
 8005122:	4011      	ands	r1, r2
 8005124:	ee07 1a10 	vmov	s14, r1
 8005128:	eea4 7a06 	vfma.f32	s14, s8, s12
 800512c:	ee05 1a90 	vmov	s11, r1
 8005130:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005134:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 80051e0 <__ieee754_powf+0x3f4>
 8005138:	492a      	ldr	r1, [pc, #168]	; (80051e4 <__ieee754_powf+0x3f8>)
 800513a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800513e:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 80051e8 <__ieee754_powf+0x3fc>
 8005142:	eee5 7a87 	vfma.f32	s15, s11, s14
 8005146:	4439      	add	r1, r7
 8005148:	ed91 7a00 	vldr	s14, [r1]
 800514c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005150:	ee07 3a90 	vmov	s15, r3
 8005154:	eeb0 6a47 	vmov.f32	s12, s14
 8005158:	4b24      	ldr	r3, [pc, #144]	; (80051ec <__ieee754_powf+0x400>)
 800515a:	eea5 6a85 	vfma.f32	s12, s11, s10
 800515e:	443b      	add	r3, r7
 8005160:	edd3 4a00 	vldr	s9, [r3]
 8005164:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8005168:	ee36 6a24 	vadd.f32	s12, s12, s9
 800516c:	ee76 7a26 	vadd.f32	s15, s12, s13
 8005170:	ee17 3a90 	vmov	r3, s15
 8005174:	4013      	ands	r3, r2
 8005176:	ee07 3a90 	vmov	s15, r3
 800517a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800517e:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8005182:	eee5 7ac5 	vfms.f32	s15, s11, s10
 8005186:	ee77 7a67 	vsub.f32	s15, s14, s15
 800518a:	e70e      	b.n	8004faa <__ieee754_powf+0x1be>
 800518c:	2401      	movs	r4, #1
 800518e:	e75c      	b.n	800504a <__ieee754_powf+0x25e>
 8005190:	080056ca 	.word	0x080056ca
 8005194:	00000000 	.word	0x00000000
 8005198:	3f7ffff7 	.word	0x3f7ffff7
 800519c:	7149f2ca 	.word	0x7149f2ca
 80051a0:	3f800007 	.word	0x3f800007
 80051a4:	3eaaaaab 	.word	0x3eaaaaab
 80051a8:	3fb8aa00 	.word	0x3fb8aa00
 80051ac:	3fb8aa3b 	.word	0x3fb8aa3b
 80051b0:	36eca570 	.word	0x36eca570
 80051b4:	4b800000 	.word	0x4b800000
 80051b8:	001cc471 	.word	0x001cc471
 80051bc:	005db3d6 	.word	0x005db3d6
 80051c0:	08005704 	.word	0x08005704
 80051c4:	fffff000 	.word	0xfffff000
 80051c8:	3e6c3255 	.word	0x3e6c3255
 80051cc:	3e53f142 	.word	0x3e53f142
 80051d0:	3e8ba305 	.word	0x3e8ba305
 80051d4:	3edb6db7 	.word	0x3edb6db7
 80051d8:	3f19999a 	.word	0x3f19999a
 80051dc:	3f763800 	.word	0x3f763800
 80051e0:	3f76384f 	.word	0x3f76384f
 80051e4:	08005714 	.word	0x08005714
 80051e8:	369dc3a0 	.word	0x369dc3a0
 80051ec:	0800570c 	.word	0x0800570c
 80051f0:	3338aa3c 	.word	0x3338aa3c
 80051f4:	f040 8094 	bne.w	8005320 <__ieee754_powf+0x534>
 80051f8:	ed1f 6a03 	vldr	s12, [pc, #-12]	; 80051f0 <__ieee754_powf+0x404>
 80051fc:	ee76 6ac7 	vsub.f32	s13, s13, s14
 8005200:	ee37 6a86 	vadd.f32	s12, s15, s12
 8005204:	eeb4 6ae6 	vcmpe.f32	s12, s13
 8005208:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800520c:	f73f aef6 	bgt.w	8004ffc <__ieee754_powf+0x210>
 8005210:	15db      	asrs	r3, r3, #23
 8005212:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 8005216:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800521a:	4103      	asrs	r3, r0
 800521c:	4423      	add	r3, r4
 800521e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8005222:	4948      	ldr	r1, [pc, #288]	; (8005344 <__ieee754_powf+0x558>)
 8005224:	3a7f      	subs	r2, #127	; 0x7f
 8005226:	4111      	asrs	r1, r2
 8005228:	ea23 0101 	bic.w	r1, r3, r1
 800522c:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8005230:	ee06 1a90 	vmov	s13, r1
 8005234:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8005238:	f1c2 0217 	rsb	r2, r2, #23
 800523c:	4110      	asrs	r0, r2
 800523e:	2c00      	cmp	r4, #0
 8005240:	ee37 7a66 	vsub.f32	s14, s14, s13
 8005244:	bfb8      	it	lt
 8005246:	4240      	neglt	r0, r0
 8005248:	ee77 6a27 	vadd.f32	s13, s14, s15
 800524c:	ed9f 6a3e 	vldr	s12, [pc, #248]	; 8005348 <__ieee754_powf+0x55c>
 8005250:	ee16 3a90 	vmov	r3, s13
 8005254:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8005258:	f023 030f 	bic.w	r3, r3, #15
 800525c:	ee06 3a90 	vmov	s13, r3
 8005260:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8005264:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005268:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800534c <__ieee754_powf+0x560>
 800526c:	ee26 7a87 	vmul.f32	s14, s13, s14
 8005270:	eea7 7a86 	vfma.f32	s14, s15, s12
 8005274:	eef0 7a47 	vmov.f32	s15, s14
 8005278:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8005350 <__ieee754_powf+0x564>
 800527c:	eeb0 0a67 	vmov.f32	s0, s15
 8005280:	eea6 0a87 	vfma.f32	s0, s13, s14
 8005284:	eeb0 6a40 	vmov.f32	s12, s0
 8005288:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800528c:	ee20 7a00 	vmul.f32	s14, s0, s0
 8005290:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8005294:	eddf 6a2f 	vldr	s13, [pc, #188]	; 8005354 <__ieee754_powf+0x568>
 8005298:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 8005358 <__ieee754_powf+0x56c>
 800529c:	eea7 6a26 	vfma.f32	s12, s14, s13
 80052a0:	eddf 6a2e 	vldr	s13, [pc, #184]	; 800535c <__ieee754_powf+0x570>
 80052a4:	eee7 6a06 	vfma.f32	s13, s14, s12
 80052a8:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 8005360 <__ieee754_powf+0x574>
 80052ac:	eea7 6a26 	vfma.f32	s12, s14, s13
 80052b0:	eddf 6a2c 	vldr	s13, [pc, #176]	; 8005364 <__ieee754_powf+0x578>
 80052b4:	eee7 6a06 	vfma.f32	s13, s14, s12
 80052b8:	eeb0 6a40 	vmov.f32	s12, s0
 80052bc:	eea7 6a66 	vfms.f32	s12, s14, s13
 80052c0:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80052c4:	eeb0 7a46 	vmov.f32	s14, s12
 80052c8:	ee77 6a66 	vsub.f32	s13, s14, s13
 80052cc:	ee20 6a06 	vmul.f32	s12, s0, s12
 80052d0:	eee0 7a27 	vfma.f32	s15, s0, s15
 80052d4:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80052d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80052dc:	ee37 0ac0 	vsub.f32	s0, s15, s0
 80052e0:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80052e4:	ee37 0ac0 	vsub.f32	s0, s15, s0
 80052e8:	ee10 3a10 	vmov	r3, s0
 80052ec:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 80052f0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80052f4:	da1a      	bge.n	800532c <__ieee754_powf+0x540>
 80052f6:	f000 f925 	bl	8005544 <scalbnf>
 80052fa:	ee20 0a08 	vmul.f32	s0, s0, s16
 80052fe:	e5c7      	b.n	8004e90 <__ieee754_powf+0xa4>
 8005300:	4a19      	ldr	r2, [pc, #100]	; (8005368 <__ieee754_powf+0x57c>)
 8005302:	4293      	cmp	r3, r2
 8005304:	dd02      	ble.n	800530c <__ieee754_powf+0x520>
 8005306:	eddf 7a19 	vldr	s15, [pc, #100]	; 800536c <__ieee754_powf+0x580>
 800530a:	e679      	b.n	8005000 <__ieee754_powf+0x214>
 800530c:	d108      	bne.n	8005320 <__ieee754_powf+0x534>
 800530e:	ee76 6ac7 	vsub.f32	s13, s13, s14
 8005312:	eef4 7ae6 	vcmpe.f32	s15, s13
 8005316:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800531a:	f63f af79 	bhi.w	8005210 <__ieee754_powf+0x424>
 800531e:	e7f2      	b.n	8005306 <__ieee754_powf+0x51a>
 8005320:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 8005324:	f73f af74 	bgt.w	8005210 <__ieee754_powf+0x424>
 8005328:	2000      	movs	r0, #0
 800532a:	e78d      	b.n	8005248 <__ieee754_powf+0x45c>
 800532c:	ee00 3a10 	vmov	s0, r3
 8005330:	e7e3      	b.n	80052fa <__ieee754_powf+0x50e>
 8005332:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8005336:	e5ab      	b.n	8004e90 <__ieee754_powf+0xa4>
 8005338:	eeb0 0a68 	vmov.f32	s0, s17
 800533c:	e5a8      	b.n	8004e90 <__ieee754_powf+0xa4>
 800533e:	eeb0 0a48 	vmov.f32	s0, s16
 8005342:	e5a5      	b.n	8004e90 <__ieee754_powf+0xa4>
 8005344:	007fffff 	.word	0x007fffff
 8005348:	3f317218 	.word	0x3f317218
 800534c:	35bfbe8c 	.word	0x35bfbe8c
 8005350:	3f317200 	.word	0x3f317200
 8005354:	3331bb4c 	.word	0x3331bb4c
 8005358:	b5ddea0e 	.word	0xb5ddea0e
 800535c:	388ab355 	.word	0x388ab355
 8005360:	bb360b61 	.word	0xbb360b61
 8005364:	3e2aaaab 	.word	0x3e2aaaab
 8005368:	43160000 	.word	0x43160000
 800536c:	0da24260 	.word	0x0da24260

08005370 <__ieee754_sqrtf>:
 8005370:	ee10 2a10 	vmov	r2, s0
 8005374:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8005378:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800537c:	b570      	push	{r4, r5, r6, lr}
 800537e:	d302      	bcc.n	8005386 <__ieee754_sqrtf+0x16>
 8005380:	eea0 0a00 	vfma.f32	s0, s0, s0
 8005384:	bd70      	pop	{r4, r5, r6, pc}
 8005386:	b3b1      	cbz	r1, 80053f6 <__ieee754_sqrtf+0x86>
 8005388:	2a00      	cmp	r2, #0
 800538a:	da04      	bge.n	8005396 <__ieee754_sqrtf+0x26>
 800538c:	ee70 7a40 	vsub.f32	s15, s0, s0
 8005390:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8005394:	bd70      	pop	{r4, r5, r6, pc}
 8005396:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800539a:	ea4f 53e2 	mov.w	r3, r2, asr #23
 800539e:	d204      	bcs.n	80053aa <__ieee754_sqrtf+0x3a>
 80053a0:	2100      	movs	r1, #0
 80053a2:	0210      	lsls	r0, r2, #8
 80053a4:	d528      	bpl.n	80053f8 <__ieee754_sqrtf+0x88>
 80053a6:	3901      	subs	r1, #1
 80053a8:	1a5b      	subs	r3, r3, r1
 80053aa:	3b7f      	subs	r3, #127	; 0x7f
 80053ac:	f3c2 0216 	ubfx	r2, r2, #0, #23
 80053b0:	07d9      	lsls	r1, r3, #31
 80053b2:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80053b6:	bf48      	it	mi
 80053b8:	0052      	lslmi	r2, r2, #1
 80053ba:	1059      	asrs	r1, r3, #1
 80053bc:	2300      	movs	r3, #0
 80053be:	0052      	lsls	r2, r2, #1
 80053c0:	2419      	movs	r4, #25
 80053c2:	461e      	mov	r6, r3
 80053c4:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 80053c8:	1835      	adds	r5, r6, r0
 80053ca:	4295      	cmp	r5, r2
 80053cc:	bfde      	ittt	le
 80053ce:	182e      	addle	r6, r5, r0
 80053d0:	1b52      	suble	r2, r2, r5
 80053d2:	181b      	addle	r3, r3, r0
 80053d4:	3c01      	subs	r4, #1
 80053d6:	ea4f 0242 	mov.w	r2, r2, lsl #1
 80053da:	ea4f 0050 	mov.w	r0, r0, lsr #1
 80053de:	d1f3      	bne.n	80053c8 <__ieee754_sqrtf+0x58>
 80053e0:	b112      	cbz	r2, 80053e8 <__ieee754_sqrtf+0x78>
 80053e2:	3301      	adds	r3, #1
 80053e4:	f023 0301 	bic.w	r3, r3, #1
 80053e8:	105b      	asrs	r3, r3, #1
 80053ea:	f103 537c 	add.w	r3, r3, #1056964608	; 0x3f000000
 80053ee:	eb03 53c1 	add.w	r3, r3, r1, lsl #23
 80053f2:	ee00 3a10 	vmov	s0, r3
 80053f6:	bd70      	pop	{r4, r5, r6, pc}
 80053f8:	0052      	lsls	r2, r2, #1
 80053fa:	3101      	adds	r1, #1
 80053fc:	e7d1      	b.n	80053a2 <__ieee754_sqrtf+0x32>

080053fe <matherr>:
 80053fe:	2000      	movs	r0, #0
 8005400:	4770      	bx	lr
	...

08005404 <rint>:
 8005404:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005406:	ec51 0b10 	vmov	r0, r1, d0
 800540a:	f3c1 540a 	ubfx	r4, r1, #20, #11
 800540e:	f2a4 36ff 	subw	r6, r4, #1023	; 0x3ff
 8005412:	2e13      	cmp	r6, #19
 8005414:	ee10 7a10 	vmov	r7, s0
 8005418:	460b      	mov	r3, r1
 800541a:	4602      	mov	r2, r0
 800541c:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8005420:	dc58      	bgt.n	80054d4 <rint+0xd0>
 8005422:	2e00      	cmp	r6, #0
 8005424:	da2b      	bge.n	800547e <rint+0x7a>
 8005426:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800542a:	4302      	orrs	r2, r0
 800542c:	d023      	beq.n	8005476 <rint+0x72>
 800542e:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8005432:	4302      	orrs	r2, r0
 8005434:	4251      	negs	r1, r2
 8005436:	4311      	orrs	r1, r2
 8005438:	0b09      	lsrs	r1, r1, #12
 800543a:	0c5b      	lsrs	r3, r3, #17
 800543c:	f401 2100 	and.w	r1, r1, #524288	; 0x80000
 8005440:	045b      	lsls	r3, r3, #17
 8005442:	ea41 0703 	orr.w	r7, r1, r3
 8005446:	4b31      	ldr	r3, [pc, #196]	; (800550c <rint+0x108>)
 8005448:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800544c:	4639      	mov	r1, r7
 800544e:	e9d3 6700 	ldrd	r6, r7, [r3]
 8005452:	ee10 0a10 	vmov	r0, s0
 8005456:	4632      	mov	r2, r6
 8005458:	463b      	mov	r3, r7
 800545a:	f7fa febb 	bl	80001d4 <__adddf3>
 800545e:	e9cd 0100 	strd	r0, r1, [sp]
 8005462:	463b      	mov	r3, r7
 8005464:	4632      	mov	r2, r6
 8005466:	e9dd 0100 	ldrd	r0, r1, [sp]
 800546a:	f7fa feb1 	bl	80001d0 <__aeabi_dsub>
 800546e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005472:	ea43 71c5 	orr.w	r1, r3, r5, lsl #31
 8005476:	ec41 0b10 	vmov	d0, r0, r1
 800547a:	b003      	add	sp, #12
 800547c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800547e:	4c24      	ldr	r4, [pc, #144]	; (8005510 <rint+0x10c>)
 8005480:	4134      	asrs	r4, r6
 8005482:	ea01 0704 	and.w	r7, r1, r4
 8005486:	4307      	orrs	r7, r0
 8005488:	d0f5      	beq.n	8005476 <rint+0x72>
 800548a:	0861      	lsrs	r1, r4, #1
 800548c:	ea03 0001 	and.w	r0, r3, r1
 8005490:	4302      	orrs	r2, r0
 8005492:	d00b      	beq.n	80054ac <rint+0xa8>
 8005494:	ea23 0101 	bic.w	r1, r3, r1
 8005498:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800549c:	2e13      	cmp	r6, #19
 800549e:	fa43 f306 	asr.w	r3, r3, r6
 80054a2:	bf0c      	ite	eq
 80054a4:	f04f 4200 	moveq.w	r2, #2147483648	; 0x80000000
 80054a8:	2200      	movne	r2, #0
 80054aa:	430b      	orrs	r3, r1
 80054ac:	4619      	mov	r1, r3
 80054ae:	4b17      	ldr	r3, [pc, #92]	; (800550c <rint+0x108>)
 80054b0:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80054b4:	e9d5 4500 	ldrd	r4, r5, [r5]
 80054b8:	4610      	mov	r0, r2
 80054ba:	462b      	mov	r3, r5
 80054bc:	4622      	mov	r2, r4
 80054be:	f7fa fe89 	bl	80001d4 <__adddf3>
 80054c2:	e9cd 0100 	strd	r0, r1, [sp]
 80054c6:	4622      	mov	r2, r4
 80054c8:	462b      	mov	r3, r5
 80054ca:	e9dd 0100 	ldrd	r0, r1, [sp]
 80054ce:	f7fa fe7f 	bl	80001d0 <__aeabi_dsub>
 80054d2:	e7d0      	b.n	8005476 <rint+0x72>
 80054d4:	2e33      	cmp	r6, #51	; 0x33
 80054d6:	dd08      	ble.n	80054ea <rint+0xe6>
 80054d8:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80054dc:	d1cb      	bne.n	8005476 <rint+0x72>
 80054de:	ee10 2a10 	vmov	r2, s0
 80054e2:	460b      	mov	r3, r1
 80054e4:	f7fa fe76 	bl	80001d4 <__adddf3>
 80054e8:	e7c5      	b.n	8005476 <rint+0x72>
 80054ea:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 80054ee:	f04f 34ff 	mov.w	r4, #4294967295
 80054f2:	40f4      	lsrs	r4, r6
 80054f4:	4220      	tst	r0, r4
 80054f6:	d0be      	beq.n	8005476 <rint+0x72>
 80054f8:	0861      	lsrs	r1, r4, #1
 80054fa:	420f      	tst	r7, r1
 80054fc:	bf1f      	itttt	ne
 80054fe:	f04f 4280 	movne.w	r2, #1073741824	; 0x40000000
 8005502:	ea27 0101 	bicne.w	r1, r7, r1
 8005506:	4132      	asrne	r2, r6
 8005508:	430a      	orrne	r2, r1
 800550a:	e7cf      	b.n	80054ac <rint+0xa8>
 800550c:	08005720 	.word	0x08005720
 8005510:	000fffff 	.word	0x000fffff

08005514 <fabsf>:
 8005514:	ee10 3a10 	vmov	r3, s0
 8005518:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800551c:	ee00 3a10 	vmov	s0, r3
 8005520:	4770      	bx	lr

08005522 <finitef>:
 8005522:	ee10 3a10 	vmov	r3, s0
 8005526:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 800552a:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 800552e:	bfac      	ite	ge
 8005530:	2000      	movge	r0, #0
 8005532:	2001      	movlt	r0, #1
 8005534:	4770      	bx	lr
	...

08005538 <nanf>:
 8005538:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8005540 <nanf+0x8>
 800553c:	4770      	bx	lr
 800553e:	bf00      	nop
 8005540:	7fc00000 	.word	0x7fc00000

08005544 <scalbnf>:
 8005544:	b508      	push	{r3, lr}
 8005546:	ee10 2a10 	vmov	r2, s0
 800554a:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 800554e:	ed2d 8b02 	vpush	{d8}
 8005552:	eef0 0a40 	vmov.f32	s1, s0
 8005556:	d004      	beq.n	8005562 <scalbnf+0x1e>
 8005558:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800555c:	d306      	bcc.n	800556c <scalbnf+0x28>
 800555e:	ee70 0a00 	vadd.f32	s1, s0, s0
 8005562:	ecbd 8b02 	vpop	{d8}
 8005566:	eeb0 0a60 	vmov.f32	s0, s1
 800556a:	bd08      	pop	{r3, pc}
 800556c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005570:	d21c      	bcs.n	80055ac <scalbnf+0x68>
 8005572:	4b1f      	ldr	r3, [pc, #124]	; (80055f0 <scalbnf+0xac>)
 8005574:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80055f4 <scalbnf+0xb0>
 8005578:	4298      	cmp	r0, r3
 800557a:	ee60 0a27 	vmul.f32	s1, s0, s15
 800557e:	db10      	blt.n	80055a2 <scalbnf+0x5e>
 8005580:	ee10 2a90 	vmov	r2, s1
 8005584:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 8005588:	3b19      	subs	r3, #25
 800558a:	4403      	add	r3, r0
 800558c:	2bfe      	cmp	r3, #254	; 0xfe
 800558e:	dd0f      	ble.n	80055b0 <scalbnf+0x6c>
 8005590:	ed9f 8a19 	vldr	s16, [pc, #100]	; 80055f8 <scalbnf+0xb4>
 8005594:	eeb0 0a48 	vmov.f32	s0, s16
 8005598:	f000 f834 	bl	8005604 <copysignf>
 800559c:	ee60 0a08 	vmul.f32	s1, s0, s16
 80055a0:	e7df      	b.n	8005562 <scalbnf+0x1e>
 80055a2:	eddf 7a16 	vldr	s15, [pc, #88]	; 80055fc <scalbnf+0xb8>
 80055a6:	ee60 0aa7 	vmul.f32	s1, s1, s15
 80055aa:	e7da      	b.n	8005562 <scalbnf+0x1e>
 80055ac:	0ddb      	lsrs	r3, r3, #23
 80055ae:	e7ec      	b.n	800558a <scalbnf+0x46>
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	dd06      	ble.n	80055c2 <scalbnf+0x7e>
 80055b4:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 80055b8:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 80055bc:	ee00 3a90 	vmov	s1, r3
 80055c0:	e7cf      	b.n	8005562 <scalbnf+0x1e>
 80055c2:	f113 0f16 	cmn.w	r3, #22
 80055c6:	da06      	bge.n	80055d6 <scalbnf+0x92>
 80055c8:	f24c 3350 	movw	r3, #50000	; 0xc350
 80055cc:	4298      	cmp	r0, r3
 80055ce:	dcdf      	bgt.n	8005590 <scalbnf+0x4c>
 80055d0:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 80055fc <scalbnf+0xb8>
 80055d4:	e7de      	b.n	8005594 <scalbnf+0x50>
 80055d6:	3319      	adds	r3, #25
 80055d8:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 80055dc:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 80055e0:	eddf 7a07 	vldr	s15, [pc, #28]	; 8005600 <scalbnf+0xbc>
 80055e4:	ee07 3a10 	vmov	s14, r3
 80055e8:	ee67 0a27 	vmul.f32	s1, s14, s15
 80055ec:	e7b9      	b.n	8005562 <scalbnf+0x1e>
 80055ee:	bf00      	nop
 80055f0:	ffff3cb0 	.word	0xffff3cb0
 80055f4:	4c000000 	.word	0x4c000000
 80055f8:	7149f2ca 	.word	0x7149f2ca
 80055fc:	0da24260 	.word	0x0da24260
 8005600:	33000000 	.word	0x33000000

08005604 <copysignf>:
 8005604:	ee10 3a10 	vmov	r3, s0
 8005608:	ee10 2a90 	vmov	r2, s1
 800560c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005610:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8005614:	4313      	orrs	r3, r2
 8005616:	ee00 3a10 	vmov	s0, r3
 800561a:	4770      	bx	lr

0800561c <__errno>:
 800561c:	4b01      	ldr	r3, [pc, #4]	; (8005624 <__errno+0x8>)
 800561e:	6818      	ldr	r0, [r3, #0]
 8005620:	4770      	bx	lr
 8005622:	bf00      	nop
 8005624:	2000015c 	.word	0x2000015c

08005628 <_init>:
 8005628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800562a:	bf00      	nop
 800562c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800562e:	bc08      	pop	{r3}
 8005630:	469e      	mov	lr, r3
 8005632:	4770      	bx	lr

08005634 <_fini>:
 8005634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005636:	bf00      	nop
 8005638:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800563a:	bc08      	pop	{r3}
 800563c:	469e      	mov	lr, r3
 800563e:	4770      	bx	lr
