|305_project
green_out <= VGA_SYNC:inst.green_out0
clk => pll_lut:inst5.inclk0
bt2 => inst16.IN0
mouse_data <> MOUSE:inst3.mouse_data
mouse_clk <> MOUSE:inst3.mouse_clk
sw[0] => level_manager:inst15.mode
sw[0] => Text_DISPLAY:inst9.s_mode
sw[0] => seven_seg_message:inst10.switch
horiz_sync_out <= horiz_vga.DB_MAX_OUTPUT_PORT_TYPE
vert_sync_out <= vert_vga.DB_MAX_OUTPUT_PORT_TYPE
red_out <= VGA_SYNC:inst.red_out0
red_out1 <= VGA_SYNC:inst.red_out1
red_out2 <= VGA_SYNC:inst.red_out2
red_out3 <= VGA_SYNC:inst.red_out3
blue_out1 <= VGA_SYNC:inst.blue_out1
blue_out2 <= VGA_SYNC:inst.blue_out2
blue_out3 <= VGA_SYNC:inst.blue_out3
green_out1 <= VGA_SYNC:inst.green_out1
green_out2 <= VGA_SYNC:inst.green_out2
green_out3 <= VGA_SYNC:inst.green_out3
blue_out <= VGA_SYNC:inst.blue_out0
seg0[0] <= seven_seg_message:inst10.seg0[0]
seg0[1] <= seven_seg_message:inst10.seg0[1]
seg0[2] <= seven_seg_message:inst10.seg0[2]
seg0[3] <= seven_seg_message:inst10.seg0[3]
seg0[4] <= seven_seg_message:inst10.seg0[4]
seg0[5] <= seven_seg_message:inst10.seg0[5]
seg0[6] <= seven_seg_message:inst10.seg0[6]
seg1[0] <= seven_seg_message:inst10.seg1[0]
seg1[1] <= seven_seg_message:inst10.seg1[1]
seg1[2] <= seven_seg_message:inst10.seg1[2]
seg1[3] <= seven_seg_message:inst10.seg1[3]
seg1[4] <= seven_seg_message:inst10.seg1[4]
seg1[5] <= seven_seg_message:inst10.seg1[5]
seg1[6] <= seven_seg_message:inst10.seg1[6]
seg2[0] <= seven_seg_message:inst10.seg2[0]
seg2[1] <= seven_seg_message:inst10.seg2[1]
seg2[2] <= seven_seg_message:inst10.seg2[2]
seg2[3] <= seven_seg_message:inst10.seg2[3]
seg2[4] <= seven_seg_message:inst10.seg2[4]
seg2[5] <= seven_seg_message:inst10.seg2[5]
seg2[6] <= seven_seg_message:inst10.seg2[6]
seg3[0] <= seven_seg_message:inst10.seg3[0]
seg3[1] <= seven_seg_message:inst10.seg3[1]
seg3[2] <= seven_seg_message:inst10.seg3[2]
seg3[3] <= seven_seg_message:inst10.seg3[3]
seg3[4] <= seven_seg_message:inst10.seg3[4]
seg3[5] <= seven_seg_message:inst10.seg3[5]
seg3[6] <= seven_seg_message:inst10.seg3[6]


|305_project|VGA_SYNC:inst
clock_25Mhz => vert_sync_out~reg0.CLK
clock_25Mhz => horiz_sync_out~reg0.CLK
clock_25Mhz => blue_out3~reg0.CLK
clock_25Mhz => green_out3~reg0.CLK
clock_25Mhz => red_out3~reg0.CLK
clock_25Mhz => blue_out2~reg0.CLK
clock_25Mhz => green_out2~reg0.CLK
clock_25Mhz => red_out2~reg0.CLK
clock_25Mhz => blue_out1~reg0.CLK
clock_25Mhz => green_out1~reg0.CLK
clock_25Mhz => red_out1~reg0.CLK
clock_25Mhz => blue_out0~reg0.CLK
clock_25Mhz => green_out0~reg0.CLK
clock_25Mhz => red_out0~reg0.CLK
clock_25Mhz => pixel_row[0]~reg0.CLK
clock_25Mhz => pixel_row[1]~reg0.CLK
clock_25Mhz => pixel_row[2]~reg0.CLK
clock_25Mhz => pixel_row[3]~reg0.CLK
clock_25Mhz => pixel_row[4]~reg0.CLK
clock_25Mhz => pixel_row[5]~reg0.CLK
clock_25Mhz => pixel_row[6]~reg0.CLK
clock_25Mhz => pixel_row[7]~reg0.CLK
clock_25Mhz => pixel_row[8]~reg0.CLK
clock_25Mhz => pixel_row[9]~reg0.CLK
clock_25Mhz => video_on_v.CLK
clock_25Mhz => pixel_column[0]~reg0.CLK
clock_25Mhz => pixel_column[1]~reg0.CLK
clock_25Mhz => pixel_column[2]~reg0.CLK
clock_25Mhz => pixel_column[3]~reg0.CLK
clock_25Mhz => pixel_column[4]~reg0.CLK
clock_25Mhz => pixel_column[5]~reg0.CLK
clock_25Mhz => pixel_column[6]~reg0.CLK
clock_25Mhz => pixel_column[7]~reg0.CLK
clock_25Mhz => pixel_column[8]~reg0.CLK
clock_25Mhz => pixel_column[9]~reg0.CLK
clock_25Mhz => video_on_h.CLK
clock_25Mhz => vert_sync.CLK
clock_25Mhz => v_count[0].CLK
clock_25Mhz => v_count[1].CLK
clock_25Mhz => v_count[2].CLK
clock_25Mhz => v_count[3].CLK
clock_25Mhz => v_count[4].CLK
clock_25Mhz => v_count[5].CLK
clock_25Mhz => v_count[6].CLK
clock_25Mhz => v_count[7].CLK
clock_25Mhz => v_count[8].CLK
clock_25Mhz => v_count[9].CLK
clock_25Mhz => horiz_sync.CLK
clock_25Mhz => h_count[0].CLK
clock_25Mhz => h_count[1].CLK
clock_25Mhz => h_count[2].CLK
clock_25Mhz => h_count[3].CLK
clock_25Mhz => h_count[4].CLK
clock_25Mhz => h_count[5].CLK
clock_25Mhz => h_count[6].CLK
clock_25Mhz => h_count[7].CLK
clock_25Mhz => h_count[8].CLK
clock_25Mhz => h_count[9].CLK
red0 => red_out0.IN1
green0 => green_out0.IN1
blue0 => blue_out0.IN1
red1 => red_out1.IN1
green1 => green_out1.IN1
blue1 => blue_out1.IN1
red2 => red_out2.IN1
green2 => green_out2.IN1
blue2 => blue_out2.IN1
red3 => red_out3.IN1
green3 => green_out3.IN1
blue3 => blue_out3.IN1
red_out0 <= red_out0~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out0 <= green_out0~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out0 <= blue_out0~reg0.DB_MAX_OUTPUT_PORT_TYPE
horiz_sync_out <= horiz_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vert_sync_out <= vert_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out1 <= red_out1~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out1 <= green_out1~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out1 <= blue_out1~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out2 <= red_out2~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out2 <= green_out2~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out2 <= blue_out2~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out3 <= red_out3~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out3 <= green_out3~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out3 <= blue_out3~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[0] <= pixel_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[1] <= pixel_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[2] <= pixel_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[3] <= pixel_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[4] <= pixel_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[5] <= pixel_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[6] <= pixel_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[7] <= pixel_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[8] <= pixel_row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[9] <= pixel_row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[0] <= pixel_column[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[1] <= pixel_column[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[2] <= pixel_column[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[3] <= pixel_column[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[4] <= pixel_column[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[5] <= pixel_column[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[6] <= pixel_column[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[7] <= pixel_column[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[8] <= pixel_column[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[9] <= pixel_column[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|305_project|pll_lut:inst5
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
locked <= altpll:altpll_component.locked


|305_project|pll_lut:inst5|altpll:altpll_component
inclk[0] => pll_lut_altpll:auto_generated.inclk[0]
inclk[1] => pll_lut_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_lut_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|305_project|pll_lut:inst5|altpll:altpll_component|pll_lut_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|305_project|GraphicsManager:inst11
clk => blue_out[0]~reg0.CLK
clk => blue_out[1]~reg0.CLK
clk => blue_out[2]~reg0.CLK
clk => blue_out[3]~reg0.CLK
clk => green_out[0]~reg0.CLK
clk => green_out[1]~reg0.CLK
clk => green_out[2]~reg0.CLK
clk => green_out[3]~reg0.CLK
clk => red_out[0]~reg0.CLK
clk => red_out[1]~reg0.CLK
clk => red_out[2]~reg0.CLK
clk => red_out[3]~reg0.CLK
text_input => red_out.OUTPUTSELECT
text_input => red_out.OUTPUTSELECT
text_input => red_out.OUTPUTSELECT
text_input => red_out.OUTPUTSELECT
text_input => green_out.OUTPUTSELECT
text_input => green_out.OUTPUTSELECT
text_input => green_out.OUTPUTSELECT
text_input => green_out.OUTPUTSELECT
text_input => blue_out.OUTPUTSELECT
text_input => blue_out.OUTPUTSELECT
text_input => blue_out.OUTPUTSELECT
text_input => blue_out.OUTPUTSELECT
copter_on => red_out.OUTPUTSELECT
copter_on => red_out.OUTPUTSELECT
copter_on => red_out.OUTPUTSELECT
copter_on => red_out.OUTPUTSELECT
copter_on => green_out.OUTPUTSELECT
copter_on => green_out.OUTPUTSELECT
copter_on => green_out.OUTPUTSELECT
copter_on => green_out.OUTPUTSELECT
copter_on => blue_out.OUTPUTSELECT
copter_on => blue_out.OUTPUTSELECT
copter_on => blue_out.OUTPUTSELECT
copter_on => blue_out.OUTPUTSELECT
pipe_on => red_out.OUTPUTSELECT
pipe_on => red_out.OUTPUTSELECT
pipe_on => red_out.OUTPUTSELECT
pipe_on => red_out.OUTPUTSELECT
pipe_on => green_out.OUTPUTSELECT
pipe_on => green_out.OUTPUTSELECT
pipe_on => green_out.OUTPUTSELECT
pipe_on => green_out.OUTPUTSELECT
pipe_on => blue_out.OUTPUTSELECT
pipe_on => blue_out.OUTPUTSELECT
pipe_on => blue_out.OUTPUTSELECT
pipe_on => blue_out.OUTPUTSELECT
background_on => red_out.OUTPUTSELECT
background_on => red_out.OUTPUTSELECT
background_on => red_out.OUTPUTSELECT
background_on => red_out.OUTPUTSELECT
background_on => green_out.OUTPUTSELECT
background_on => green_out.OUTPUTSELECT
background_on => green_out.OUTPUTSELECT
background_on => green_out.OUTPUTSELECT
background_on => blue_out.OUTPUTSELECT
background_on => blue_out.OUTPUTSELECT
background_on => blue_out.OUTPUTSELECT
background_on => blue_out.OUTPUTSELECT
bomb_on => red_out.OUTPUTSELECT
bomb_on => red_out.OUTPUTSELECT
bomb_on => red_out.OUTPUTSELECT
bomb_on => red_out.OUTPUTSELECT
bomb_on => green_out.OUTPUTSELECT
bomb_on => green_out.OUTPUTSELECT
bomb_on => green_out.OUTPUTSELECT
bomb_on => green_out.OUTPUTSELECT
bomb_on => blue_out.OUTPUTSELECT
bomb_on => blue_out.OUTPUTSELECT
bomb_on => blue_out.OUTPUTSELECT
bomb_on => blue_out.OUTPUTSELECT
pipe_rgb[0] => blue_out.DATAB
pipe_rgb[0] => blue_out.DATAB
pipe_rgb[0] => blue_out.DATAB
pipe_rgb[0] => blue_out.DATAB
pipe_rgb[1] => green_out.DATAB
pipe_rgb[1] => green_out.DATAB
pipe_rgb[1] => green_out.DATAB
pipe_rgb[1] => green_out.DATAB
pipe_rgb[2] => red_out.DATAB
pipe_rgb[2] => red_out.DATAB
pipe_rgb[2] => red_out.DATAB
pipe_rgb[2] => red_out.DATAB
bomb_rgb[0] => blue_out.DATAB
bomb_rgb[0] => blue_out.DATAB
bomb_rgb[0] => blue_out.DATAB
bomb_rgb[0] => blue_out.DATAB
bomb_rgb[1] => green_out.DATAB
bomb_rgb[1] => green_out.DATAB
bomb_rgb[1] => green_out.DATAB
bomb_rgb[1] => green_out.DATAB
bomb_rgb[2] => red_out.DATAB
bomb_rgb[2] => red_out.DATAB
bomb_rgb[2] => red_out.DATAB
bomb_rgb[2] => red_out.DATAB
copter_rgb[0] => blue_out.DATAB
copter_rgb[1] => blue_out.DATAB
copter_rgb[2] => blue_out.DATAB
copter_rgb[3] => blue_out.DATAB
copter_rgb[4] => green_out.DATAB
copter_rgb[5] => green_out.DATAB
copter_rgb[6] => green_out.DATAB
copter_rgb[7] => green_out.DATAB
copter_rgb[8] => red_out.DATAB
copter_rgb[9] => red_out.DATAB
copter_rgb[10] => red_out.DATAB
copter_rgb[11] => red_out.DATAB
background_rgb[0] => blue_out.DATAB
background_rgb[1] => blue_out.DATAB
background_rgb[2] => blue_out.DATAB
background_rgb[3] => blue_out.DATAB
background_rgb[4] => green_out.DATAB
background_rgb[5] => green_out.DATAB
background_rgb[6] => green_out.DATAB
background_rgb[7] => green_out.DATAB
background_rgb[8] => red_out.DATAB
background_rgb[9] => red_out.DATAB
background_rgb[10] => red_out.DATAB
background_rgb[11] => red_out.DATAB
red_out[0] <= red_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[1] <= red_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[2] <= red_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[3] <= red_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[0] <= green_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[1] <= green_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[2] <= green_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[3] <= green_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[0] <= blue_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[1] <= blue_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[2] <= blue_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[3] <= blue_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|305_project|char_rom:inst2
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[5] => altsyncram:altsyncram_component.address_a[8]
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|305_project|char_rom:inst2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kt91:auto_generated.address_a[0]
address_a[1] => altsyncram_kt91:auto_generated.address_a[1]
address_a[2] => altsyncram_kt91:auto_generated.address_a[2]
address_a[3] => altsyncram_kt91:auto_generated.address_a[3]
address_a[4] => altsyncram_kt91:auto_generated.address_a[4]
address_a[5] => altsyncram_kt91:auto_generated.address_a[5]
address_a[6] => altsyncram_kt91:auto_generated.address_a[6]
address_a[7] => altsyncram_kt91:auto_generated.address_a[7]
address_a[8] => altsyncram_kt91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kt91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kt91:auto_generated.q_a[0]
q_a[1] <= altsyncram_kt91:auto_generated.q_a[1]
q_a[2] <= altsyncram_kt91:auto_generated.q_a[2]
q_a[3] <= altsyncram_kt91:auto_generated.q_a[3]
q_a[4] <= altsyncram_kt91:auto_generated.q_a[4]
q_a[5] <= altsyncram_kt91:auto_generated.q_a[5]
q_a[6] <= altsyncram_kt91:auto_generated.q_a[6]
q_a[7] <= altsyncram_kt91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|305_project|char_rom:inst2|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|305_project|Text_DISPLAY:inst9
clk => H_SCORE_ONES[0].CLK
clk => H_SCORE_ONES[1].CLK
clk => H_SCORE_ONES[2].CLK
clk => H_SCORE_ONES[3].CLK
clk => H_SCORE_TENS[0].CLK
clk => H_SCORE_TENS[1].CLK
clk => H_SCORE_TENS[2].CLK
clk => H_SCORE_TENS[3].CLK
clk => H_SCORE_HUNDS[0].CLK
clk => H_SCORE_HUNDS[1].CLK
clk => H_SCORE_HUNDS[2].CLK
clk => H_SCORE_HUNDS[3].CLK
clk => H_SCORE_THOUS[0].CLK
clk => H_SCORE_THOUS[1].CLK
clk => H_SCORE_THOUS[2].CLK
clk => H_SCORE_THOUS[3].CLK
clk => SCORE_ONES[0].CLK
clk => SCORE_ONES[1].CLK
clk => SCORE_ONES[2].CLK
clk => SCORE_ONES[3].CLK
clk => SCORE_TENS[0].CLK
clk => SCORE_TENS[1].CLK
clk => SCORE_TENS[2].CLK
clk => SCORE_TENS[3].CLK
clk => SCORE_HUNDS[0].CLK
clk => SCORE_HUNDS[1].CLK
clk => SCORE_HUNDS[2].CLK
clk => SCORE_HUNDS[3].CLK
clk => SCORE_THOUS[0].CLK
clk => SCORE_THOUS[1].CLK
clk => SCORE_THOUS[2].CLK
clk => SCORE_THOUS[3].CLK
clk => \Determine_Score:ADD_DELAY[0].CLK
clk => \Determine_Score:ADD_DELAY[1].CLK
add => ADD_DELAY.OUTPUTSELECT
add => ADD_DELAY.OUTPUTSELECT
add => H_SCORE_THOUS.OUTPUTSELECT
add => H_SCORE_THOUS.OUTPUTSELECT
add => H_SCORE_THOUS.OUTPUTSELECT
add => H_SCORE_THOUS.OUTPUTSELECT
add => H_SCORE_HUNDS.OUTPUTSELECT
add => H_SCORE_HUNDS.OUTPUTSELECT
add => H_SCORE_HUNDS.OUTPUTSELECT
add => H_SCORE_HUNDS.OUTPUTSELECT
add => H_SCORE_TENS.OUTPUTSELECT
add => H_SCORE_TENS.OUTPUTSELECT
add => H_SCORE_TENS.OUTPUTSELECT
add => H_SCORE_TENS.OUTPUTSELECT
add => H_SCORE_ONES.OUTPUTSELECT
add => H_SCORE_ONES.OUTPUTSELECT
add => H_SCORE_ONES.OUTPUTSELECT
add => H_SCORE_ONES.OUTPUTSELECT
add => SCORE_THOUS[3].ENA
add => SCORE_THOUS[2].ENA
add => SCORE_THOUS[1].ENA
add => SCORE_THOUS[0].ENA
add => SCORE_HUNDS[3].ENA
add => SCORE_HUNDS[2].ENA
add => SCORE_HUNDS[1].ENA
add => SCORE_HUNDS[0].ENA
add => SCORE_TENS[3].ENA
add => SCORE_TENS[2].ENA
add => SCORE_TENS[1].ENA
add => SCORE_TENS[0].ENA
add => SCORE_ONES[3].ENA
add => SCORE_ONES[2].ENA
add => SCORE_ONES[1].ENA
add => SCORE_ONES[0].ENA
reset => SCORE_ONES[0].ACLR
reset => SCORE_ONES[1].ACLR
reset => SCORE_ONES[2].ACLR
reset => SCORE_ONES[3].ACLR
reset => SCORE_TENS[0].ACLR
reset => SCORE_TENS[1].ACLR
reset => SCORE_TENS[2].ACLR
reset => SCORE_TENS[3].ACLR
reset => SCORE_HUNDS[0].ACLR
reset => SCORE_HUNDS[1].ACLR
reset => SCORE_HUNDS[2].ACLR
reset => SCORE_HUNDS[3].ACLR
reset => SCORE_THOUS[0].ACLR
reset => SCORE_THOUS[1].ACLR
reset => SCORE_THOUS[2].ACLR
reset => SCORE_THOUS[3].ACLR
reset => H_SCORE_ONES[0].ENA
reset => \Determine_Score:ADD_DELAY[1].ENA
reset => \Determine_Score:ADD_DELAY[0].ENA
reset => H_SCORE_THOUS[3].ENA
reset => H_SCORE_THOUS[2].ENA
reset => H_SCORE_THOUS[1].ENA
reset => H_SCORE_THOUS[0].ENA
reset => H_SCORE_HUNDS[3].ENA
reset => H_SCORE_HUNDS[2].ENA
reset => H_SCORE_HUNDS[1].ENA
reset => H_SCORE_HUNDS[0].ENA
reset => H_SCORE_TENS[3].ENA
reset => H_SCORE_TENS[2].ENA
reset => H_SCORE_TENS[1].ENA
reset => H_SCORE_TENS[0].ENA
reset => H_SCORE_ONES[3].ENA
reset => H_SCORE_ONES[2].ENA
reset => H_SCORE_ONES[1].ENA
game_init => character_address.OUTPUTSELECT
game_init => character_address.OUTPUTSELECT
game_init => character_address.OUTPUTSELECT
game_init => character_address.OUTPUTSELECT
game_init => character_address.OUTPUTSELECT
game_init => character_address.OUTPUTSELECT
game_init => font_col.OUTPUTSELECT
game_init => font_col.OUTPUTSELECT
game_init => font_col.OUTPUTSELECT
game_init => font_row.OUTPUTSELECT
game_init => font_row.OUTPUTSELECT
game_init => font_row.OUTPUTSELECT
game_start => Display_Score.IN0
pause => Display_Score.IN1
pause => Display_Score.IN1
dead => character_address.OUTPUTSELECT
dead => character_address.OUTPUTSELECT
dead => character_address.OUTPUTSELECT
dead => character_address.OUTPUTSELECT
dead => character_address.OUTPUTSELECT
dead => character_address.OUTPUTSELECT
dead => font_col.OUTPUTSELECT
dead => font_col.OUTPUTSELECT
dead => font_col.OUTPUTSELECT
dead => font_row.OUTPUTSELECT
dead => font_row.OUTPUTSELECT
dead => font_row.OUTPUTSELECT
s_mode => Display_Score.IN1
s_mode => Display_Score.IN1
s_mode => Display_Score.IN1
s_mode => Display_Score.IN1
level[0] => Add0.IN3
level[1] => Add0.IN2
level[2] => Add0.IN1
pixel_row[0] => LessThan4.IN18
pixel_row[0] => LessThan5.IN18
pixel_row[0] => LessThan6.IN18
pixel_row[0] => LessThan7.IN18
pixel_row[0] => LessThan8.IN18
pixel_row[0] => LessThan9.IN18
pixel_row[0] => LessThan10.IN18
pixel_row[0] => LessThan11.IN18
pixel_row[0] => LessThan12.IN18
pixel_row[0] => LessThan13.IN18
pixel_row[0] => LessThan49.IN18
pixel_row[0] => LessThan50.IN18
pixel_row[0] => LessThan51.IN18
pixel_row[0] => LessThan67.IN18
pixel_row[0] => LessThan68.IN18
pixel_row[0] => LessThan77.IN18
pixel_row[0] => LessThan78.IN18
pixel_row[1] => LessThan4.IN17
pixel_row[1] => LessThan5.IN17
pixel_row[1] => LessThan6.IN17
pixel_row[1] => LessThan7.IN17
pixel_row[1] => LessThan8.IN17
pixel_row[1] => LessThan9.IN17
pixel_row[1] => LessThan10.IN17
pixel_row[1] => LessThan11.IN17
pixel_row[1] => LessThan12.IN17
pixel_row[1] => LessThan13.IN17
pixel_row[1] => LessThan49.IN17
pixel_row[1] => LessThan50.IN17
pixel_row[1] => LessThan51.IN17
pixel_row[1] => LessThan67.IN17
pixel_row[1] => LessThan68.IN17
pixel_row[1] => LessThan77.IN17
pixel_row[1] => LessThan78.IN17
pixel_row[1] => font_row.DATAA
pixel_row[1] => font_row.DATAA
pixel_row[2] => LessThan4.IN16
pixel_row[2] => LessThan5.IN16
pixel_row[2] => LessThan6.IN16
pixel_row[2] => LessThan7.IN16
pixel_row[2] => LessThan8.IN16
pixel_row[2] => LessThan9.IN16
pixel_row[2] => LessThan10.IN16
pixel_row[2] => LessThan11.IN16
pixel_row[2] => LessThan12.IN16
pixel_row[2] => LessThan13.IN16
pixel_row[2] => LessThan49.IN16
pixel_row[2] => LessThan50.IN16
pixel_row[2] => LessThan51.IN16
pixel_row[2] => LessThan67.IN16
pixel_row[2] => LessThan68.IN16
pixel_row[2] => LessThan77.IN16
pixel_row[2] => LessThan78.IN16
pixel_row[2] => font_row.DATAA
pixel_row[2] => font_row.DATAB
pixel_row[2] => font_row.DATAA
pixel_row[3] => LessThan4.IN15
pixel_row[3] => LessThan5.IN15
pixel_row[3] => LessThan6.IN15
pixel_row[3] => LessThan7.IN15
pixel_row[3] => LessThan8.IN15
pixel_row[3] => LessThan9.IN15
pixel_row[3] => LessThan10.IN15
pixel_row[3] => LessThan11.IN15
pixel_row[3] => LessThan12.IN15
pixel_row[3] => LessThan13.IN15
pixel_row[3] => LessThan49.IN15
pixel_row[3] => LessThan50.IN15
pixel_row[3] => LessThan51.IN15
pixel_row[3] => LessThan67.IN15
pixel_row[3] => LessThan68.IN15
pixel_row[3] => LessThan77.IN15
pixel_row[3] => LessThan78.IN15
pixel_row[3] => font_row.DATAA
pixel_row[3] => font_row.DATAB
pixel_row[3] => font_row.DATAA
pixel_row[4] => LessThan4.IN14
pixel_row[4] => LessThan5.IN14
pixel_row[4] => LessThan6.IN14
pixel_row[4] => LessThan7.IN14
pixel_row[4] => LessThan8.IN14
pixel_row[4] => LessThan9.IN14
pixel_row[4] => LessThan10.IN14
pixel_row[4] => LessThan11.IN14
pixel_row[4] => LessThan12.IN14
pixel_row[4] => LessThan13.IN14
pixel_row[4] => LessThan49.IN14
pixel_row[4] => LessThan50.IN14
pixel_row[4] => LessThan51.IN14
pixel_row[4] => LessThan67.IN14
pixel_row[4] => LessThan68.IN14
pixel_row[4] => LessThan77.IN14
pixel_row[4] => LessThan78.IN14
pixel_row[4] => font_row.DATAB
pixel_row[5] => LessThan4.IN13
pixel_row[5] => LessThan5.IN13
pixel_row[5] => LessThan6.IN13
pixel_row[5] => LessThan7.IN13
pixel_row[5] => LessThan8.IN13
pixel_row[5] => LessThan9.IN13
pixel_row[5] => LessThan10.IN13
pixel_row[5] => LessThan11.IN13
pixel_row[5] => LessThan12.IN13
pixel_row[5] => LessThan13.IN13
pixel_row[5] => LessThan49.IN13
pixel_row[5] => LessThan50.IN13
pixel_row[5] => LessThan51.IN13
pixel_row[5] => LessThan67.IN13
pixel_row[5] => LessThan68.IN13
pixel_row[5] => LessThan77.IN13
pixel_row[5] => LessThan78.IN13
pixel_row[6] => LessThan4.IN12
pixel_row[6] => LessThan5.IN12
pixel_row[6] => LessThan6.IN12
pixel_row[6] => LessThan7.IN12
pixel_row[6] => LessThan8.IN12
pixel_row[6] => LessThan9.IN12
pixel_row[6] => LessThan10.IN12
pixel_row[6] => LessThan11.IN12
pixel_row[6] => LessThan12.IN12
pixel_row[6] => LessThan13.IN12
pixel_row[6] => LessThan49.IN12
pixel_row[6] => LessThan50.IN12
pixel_row[6] => LessThan51.IN12
pixel_row[6] => LessThan67.IN12
pixel_row[6] => LessThan68.IN12
pixel_row[6] => LessThan77.IN12
pixel_row[6] => LessThan78.IN12
pixel_row[7] => LessThan4.IN11
pixel_row[7] => LessThan5.IN11
pixel_row[7] => LessThan6.IN11
pixel_row[7] => LessThan7.IN11
pixel_row[7] => LessThan8.IN11
pixel_row[7] => LessThan9.IN11
pixel_row[7] => LessThan10.IN11
pixel_row[7] => LessThan11.IN11
pixel_row[7] => LessThan12.IN11
pixel_row[7] => LessThan13.IN11
pixel_row[7] => LessThan49.IN11
pixel_row[7] => LessThan50.IN11
pixel_row[7] => LessThan51.IN11
pixel_row[7] => LessThan67.IN11
pixel_row[7] => LessThan68.IN11
pixel_row[7] => LessThan77.IN11
pixel_row[7] => LessThan78.IN11
pixel_row[8] => LessThan4.IN10
pixel_row[8] => LessThan5.IN10
pixel_row[8] => LessThan6.IN10
pixel_row[8] => LessThan7.IN10
pixel_row[8] => LessThan8.IN10
pixel_row[8] => LessThan9.IN10
pixel_row[8] => LessThan10.IN10
pixel_row[8] => LessThan11.IN10
pixel_row[8] => LessThan12.IN10
pixel_row[8] => LessThan13.IN10
pixel_row[8] => LessThan49.IN10
pixel_row[8] => LessThan50.IN10
pixel_row[8] => LessThan51.IN10
pixel_row[8] => LessThan67.IN10
pixel_row[8] => LessThan68.IN10
pixel_row[8] => LessThan77.IN10
pixel_row[8] => LessThan78.IN10
pixel_row[9] => ~NO_FANOUT~
pixel_column[0] => LessThan0.IN20
pixel_column[0] => LessThan1.IN20
pixel_column[0] => LessThan2.IN20
pixel_column[0] => LessThan3.IN20
pixel_column[0] => LessThan14.IN20
pixel_column[0] => LessThan15.IN20
pixel_column[0] => LessThan16.IN20
pixel_column[0] => LessThan17.IN20
pixel_column[0] => LessThan18.IN20
pixel_column[0] => LessThan19.IN20
pixel_column[0] => LessThan20.IN20
pixel_column[0] => LessThan21.IN20
pixel_column[0] => LessThan22.IN20
pixel_column[0] => LessThan23.IN20
pixel_column[0] => LessThan24.IN20
pixel_column[0] => LessThan25.IN20
pixel_column[0] => LessThan26.IN20
pixel_column[0] => LessThan27.IN20
pixel_column[0] => LessThan28.IN20
pixel_column[0] => LessThan29.IN20
pixel_column[0] => LessThan30.IN20
pixel_column[0] => LessThan31.IN20
pixel_column[0] => LessThan32.IN20
pixel_column[0] => LessThan33.IN20
pixel_column[0] => LessThan34.IN20
pixel_column[0] => LessThan35.IN20
pixel_column[0] => LessThan36.IN20
pixel_column[0] => LessThan37.IN20
pixel_column[0] => LessThan38.IN20
pixel_column[0] => LessThan39.IN20
pixel_column[0] => LessThan40.IN20
pixel_column[0] => LessThan41.IN20
pixel_column[0] => LessThan42.IN20
pixel_column[0] => LessThan43.IN20
pixel_column[0] => LessThan44.IN20
pixel_column[0] => LessThan45.IN20
pixel_column[0] => LessThan46.IN20
pixel_column[0] => LessThan47.IN20
pixel_column[0] => LessThan48.IN20
pixel_column[0] => LessThan52.IN20
pixel_column[0] => LessThan53.IN20
pixel_column[0] => LessThan54.IN20
pixel_column[0] => LessThan55.IN20
pixel_column[0] => LessThan56.IN20
pixel_column[0] => LessThan57.IN20
pixel_column[0] => LessThan58.IN20
pixel_column[0] => LessThan59.IN20
pixel_column[0] => LessThan60.IN20
pixel_column[0] => LessThan61.IN20
pixel_column[0] => LessThan62.IN20
pixel_column[0] => LessThan63.IN20
pixel_column[0] => LessThan64.IN20
pixel_column[0] => LessThan65.IN20
pixel_column[0] => LessThan66.IN20
pixel_column[0] => LessThan69.IN20
pixel_column[0] => LessThan70.IN20
pixel_column[0] => LessThan71.IN20
pixel_column[0] => LessThan72.IN20
pixel_column[0] => LessThan73.IN20
pixel_column[0] => LessThan74.IN20
pixel_column[0] => LessThan75.IN20
pixel_column[0] => LessThan76.IN20
pixel_column[0] => LessThan79.IN20
pixel_column[0] => LessThan80.IN20
pixel_column[0] => LessThan81.IN20
pixel_column[0] => LessThan82.IN20
pixel_column[0] => LessThan83.IN20
pixel_column[0] => LessThan84.IN20
pixel_column[0] => LessThan85.IN20
pixel_column[0] => LessThan86.IN20
pixel_column[0] => LessThan87.IN20
pixel_column[0] => LessThan88.IN20
pixel_column[1] => LessThan0.IN19
pixel_column[1] => LessThan1.IN19
pixel_column[1] => LessThan2.IN19
pixel_column[1] => LessThan3.IN19
pixel_column[1] => LessThan14.IN19
pixel_column[1] => LessThan15.IN19
pixel_column[1] => LessThan16.IN19
pixel_column[1] => LessThan17.IN19
pixel_column[1] => LessThan18.IN19
pixel_column[1] => LessThan19.IN19
pixel_column[1] => LessThan20.IN19
pixel_column[1] => LessThan21.IN19
pixel_column[1] => LessThan22.IN19
pixel_column[1] => LessThan23.IN19
pixel_column[1] => LessThan24.IN19
pixel_column[1] => LessThan25.IN19
pixel_column[1] => LessThan26.IN19
pixel_column[1] => LessThan27.IN19
pixel_column[1] => LessThan28.IN19
pixel_column[1] => LessThan29.IN19
pixel_column[1] => LessThan30.IN19
pixel_column[1] => LessThan31.IN19
pixel_column[1] => LessThan32.IN19
pixel_column[1] => LessThan33.IN19
pixel_column[1] => LessThan34.IN19
pixel_column[1] => LessThan35.IN19
pixel_column[1] => LessThan36.IN19
pixel_column[1] => LessThan37.IN19
pixel_column[1] => LessThan38.IN19
pixel_column[1] => LessThan39.IN19
pixel_column[1] => LessThan40.IN19
pixel_column[1] => LessThan41.IN19
pixel_column[1] => LessThan42.IN19
pixel_column[1] => LessThan43.IN19
pixel_column[1] => LessThan44.IN19
pixel_column[1] => LessThan45.IN19
pixel_column[1] => LessThan46.IN19
pixel_column[1] => LessThan47.IN19
pixel_column[1] => LessThan48.IN19
pixel_column[1] => LessThan52.IN19
pixel_column[1] => LessThan53.IN19
pixel_column[1] => LessThan54.IN19
pixel_column[1] => LessThan55.IN19
pixel_column[1] => LessThan56.IN19
pixel_column[1] => LessThan57.IN19
pixel_column[1] => LessThan58.IN19
pixel_column[1] => LessThan59.IN19
pixel_column[1] => LessThan60.IN19
pixel_column[1] => LessThan61.IN19
pixel_column[1] => LessThan62.IN19
pixel_column[1] => LessThan63.IN19
pixel_column[1] => LessThan64.IN19
pixel_column[1] => LessThan65.IN19
pixel_column[1] => LessThan66.IN19
pixel_column[1] => LessThan69.IN19
pixel_column[1] => LessThan70.IN19
pixel_column[1] => LessThan71.IN19
pixel_column[1] => LessThan72.IN19
pixel_column[1] => LessThan73.IN19
pixel_column[1] => LessThan74.IN19
pixel_column[1] => LessThan75.IN19
pixel_column[1] => LessThan76.IN19
pixel_column[1] => LessThan79.IN19
pixel_column[1] => LessThan80.IN19
pixel_column[1] => LessThan81.IN19
pixel_column[1] => LessThan82.IN19
pixel_column[1] => LessThan83.IN19
pixel_column[1] => LessThan84.IN19
pixel_column[1] => LessThan85.IN19
pixel_column[1] => LessThan86.IN19
pixel_column[1] => LessThan87.IN19
pixel_column[1] => LessThan88.IN19
pixel_column[1] => font_col.DATAA
pixel_column[1] => font_col.DATAA
pixel_column[2] => LessThan0.IN18
pixel_column[2] => LessThan1.IN18
pixel_column[2] => LessThan2.IN18
pixel_column[2] => LessThan3.IN18
pixel_column[2] => LessThan14.IN18
pixel_column[2] => LessThan15.IN18
pixel_column[2] => LessThan16.IN18
pixel_column[2] => LessThan17.IN18
pixel_column[2] => LessThan18.IN18
pixel_column[2] => LessThan19.IN18
pixel_column[2] => LessThan20.IN18
pixel_column[2] => LessThan21.IN18
pixel_column[2] => LessThan22.IN18
pixel_column[2] => LessThan23.IN18
pixel_column[2] => LessThan24.IN18
pixel_column[2] => LessThan25.IN18
pixel_column[2] => LessThan26.IN18
pixel_column[2] => LessThan27.IN18
pixel_column[2] => LessThan28.IN18
pixel_column[2] => LessThan29.IN18
pixel_column[2] => LessThan30.IN18
pixel_column[2] => LessThan31.IN18
pixel_column[2] => LessThan32.IN18
pixel_column[2] => LessThan33.IN18
pixel_column[2] => LessThan34.IN18
pixel_column[2] => LessThan35.IN18
pixel_column[2] => LessThan36.IN18
pixel_column[2] => LessThan37.IN18
pixel_column[2] => LessThan38.IN18
pixel_column[2] => LessThan39.IN18
pixel_column[2] => LessThan40.IN18
pixel_column[2] => LessThan41.IN18
pixel_column[2] => LessThan42.IN18
pixel_column[2] => LessThan43.IN18
pixel_column[2] => LessThan44.IN18
pixel_column[2] => LessThan45.IN18
pixel_column[2] => LessThan46.IN18
pixel_column[2] => LessThan47.IN18
pixel_column[2] => LessThan48.IN18
pixel_column[2] => LessThan52.IN18
pixel_column[2] => LessThan53.IN18
pixel_column[2] => LessThan54.IN18
pixel_column[2] => LessThan55.IN18
pixel_column[2] => LessThan56.IN18
pixel_column[2] => LessThan57.IN18
pixel_column[2] => LessThan58.IN18
pixel_column[2] => LessThan59.IN18
pixel_column[2] => LessThan60.IN18
pixel_column[2] => LessThan61.IN18
pixel_column[2] => LessThan62.IN18
pixel_column[2] => LessThan63.IN18
pixel_column[2] => LessThan64.IN18
pixel_column[2] => LessThan65.IN18
pixel_column[2] => LessThan66.IN18
pixel_column[2] => LessThan69.IN18
pixel_column[2] => LessThan70.IN18
pixel_column[2] => LessThan71.IN18
pixel_column[2] => LessThan72.IN18
pixel_column[2] => LessThan73.IN18
pixel_column[2] => LessThan74.IN18
pixel_column[2] => LessThan75.IN18
pixel_column[2] => LessThan76.IN18
pixel_column[2] => LessThan79.IN18
pixel_column[2] => LessThan80.IN18
pixel_column[2] => LessThan81.IN18
pixel_column[2] => LessThan82.IN18
pixel_column[2] => LessThan83.IN18
pixel_column[2] => LessThan84.IN18
pixel_column[2] => LessThan85.IN18
pixel_column[2] => LessThan86.IN18
pixel_column[2] => LessThan87.IN18
pixel_column[2] => LessThan88.IN18
pixel_column[2] => font_col.DATAA
pixel_column[2] => font_col.DATAB
pixel_column[2] => font_col.DATAA
pixel_column[3] => LessThan0.IN17
pixel_column[3] => LessThan1.IN17
pixel_column[3] => LessThan2.IN17
pixel_column[3] => LessThan3.IN17
pixel_column[3] => LessThan14.IN17
pixel_column[3] => LessThan15.IN17
pixel_column[3] => LessThan16.IN17
pixel_column[3] => LessThan17.IN17
pixel_column[3] => LessThan18.IN17
pixel_column[3] => LessThan19.IN17
pixel_column[3] => LessThan20.IN17
pixel_column[3] => LessThan21.IN17
pixel_column[3] => LessThan22.IN17
pixel_column[3] => LessThan23.IN17
pixel_column[3] => LessThan24.IN17
pixel_column[3] => LessThan25.IN17
pixel_column[3] => LessThan26.IN17
pixel_column[3] => LessThan27.IN17
pixel_column[3] => LessThan28.IN17
pixel_column[3] => LessThan29.IN17
pixel_column[3] => LessThan30.IN17
pixel_column[3] => LessThan31.IN17
pixel_column[3] => LessThan32.IN17
pixel_column[3] => LessThan33.IN17
pixel_column[3] => LessThan34.IN17
pixel_column[3] => LessThan35.IN17
pixel_column[3] => LessThan36.IN17
pixel_column[3] => LessThan37.IN17
pixel_column[3] => LessThan38.IN17
pixel_column[3] => LessThan39.IN17
pixel_column[3] => LessThan40.IN17
pixel_column[3] => LessThan41.IN17
pixel_column[3] => LessThan42.IN17
pixel_column[3] => LessThan43.IN17
pixel_column[3] => LessThan44.IN17
pixel_column[3] => LessThan45.IN17
pixel_column[3] => LessThan46.IN17
pixel_column[3] => LessThan47.IN17
pixel_column[3] => LessThan48.IN17
pixel_column[3] => LessThan52.IN17
pixel_column[3] => LessThan53.IN17
pixel_column[3] => LessThan54.IN17
pixel_column[3] => LessThan55.IN17
pixel_column[3] => LessThan56.IN17
pixel_column[3] => LessThan57.IN17
pixel_column[3] => LessThan58.IN17
pixel_column[3] => LessThan59.IN17
pixel_column[3] => LessThan60.IN17
pixel_column[3] => LessThan61.IN17
pixel_column[3] => LessThan62.IN17
pixel_column[3] => LessThan63.IN17
pixel_column[3] => LessThan64.IN17
pixel_column[3] => LessThan65.IN17
pixel_column[3] => LessThan66.IN17
pixel_column[3] => LessThan69.IN17
pixel_column[3] => LessThan70.IN17
pixel_column[3] => LessThan71.IN17
pixel_column[3] => LessThan72.IN17
pixel_column[3] => LessThan73.IN17
pixel_column[3] => LessThan74.IN17
pixel_column[3] => LessThan75.IN17
pixel_column[3] => LessThan76.IN17
pixel_column[3] => LessThan79.IN17
pixel_column[3] => LessThan80.IN17
pixel_column[3] => LessThan81.IN17
pixel_column[3] => LessThan82.IN17
pixel_column[3] => LessThan83.IN17
pixel_column[3] => LessThan84.IN17
pixel_column[3] => LessThan85.IN17
pixel_column[3] => LessThan86.IN17
pixel_column[3] => LessThan87.IN17
pixel_column[3] => LessThan88.IN17
pixel_column[3] => font_col.DATAA
pixel_column[3] => font_col.DATAB
pixel_column[3] => font_col.DATAA
pixel_column[4] => LessThan0.IN16
pixel_column[4] => LessThan1.IN16
pixel_column[4] => LessThan2.IN16
pixel_column[4] => LessThan3.IN16
pixel_column[4] => LessThan14.IN16
pixel_column[4] => LessThan15.IN16
pixel_column[4] => LessThan16.IN16
pixel_column[4] => LessThan17.IN16
pixel_column[4] => LessThan18.IN16
pixel_column[4] => LessThan19.IN16
pixel_column[4] => LessThan20.IN16
pixel_column[4] => LessThan21.IN16
pixel_column[4] => LessThan22.IN16
pixel_column[4] => LessThan23.IN16
pixel_column[4] => LessThan24.IN16
pixel_column[4] => LessThan25.IN16
pixel_column[4] => LessThan26.IN16
pixel_column[4] => LessThan27.IN16
pixel_column[4] => LessThan28.IN16
pixel_column[4] => LessThan29.IN16
pixel_column[4] => LessThan30.IN16
pixel_column[4] => LessThan31.IN16
pixel_column[4] => LessThan32.IN16
pixel_column[4] => LessThan33.IN16
pixel_column[4] => LessThan34.IN16
pixel_column[4] => LessThan35.IN16
pixel_column[4] => LessThan36.IN16
pixel_column[4] => LessThan37.IN16
pixel_column[4] => LessThan38.IN16
pixel_column[4] => LessThan39.IN16
pixel_column[4] => LessThan40.IN16
pixel_column[4] => LessThan41.IN16
pixel_column[4] => LessThan42.IN16
pixel_column[4] => LessThan43.IN16
pixel_column[4] => LessThan44.IN16
pixel_column[4] => LessThan45.IN16
pixel_column[4] => LessThan46.IN16
pixel_column[4] => LessThan47.IN16
pixel_column[4] => LessThan48.IN16
pixel_column[4] => LessThan52.IN16
pixel_column[4] => LessThan53.IN16
pixel_column[4] => LessThan54.IN16
pixel_column[4] => LessThan55.IN16
pixel_column[4] => LessThan56.IN16
pixel_column[4] => LessThan57.IN16
pixel_column[4] => LessThan58.IN16
pixel_column[4] => LessThan59.IN16
pixel_column[4] => LessThan60.IN16
pixel_column[4] => LessThan61.IN16
pixel_column[4] => LessThan62.IN16
pixel_column[4] => LessThan63.IN16
pixel_column[4] => LessThan64.IN16
pixel_column[4] => LessThan65.IN16
pixel_column[4] => LessThan66.IN16
pixel_column[4] => LessThan69.IN16
pixel_column[4] => LessThan70.IN16
pixel_column[4] => LessThan71.IN16
pixel_column[4] => LessThan72.IN16
pixel_column[4] => LessThan73.IN16
pixel_column[4] => LessThan74.IN16
pixel_column[4] => LessThan75.IN16
pixel_column[4] => LessThan76.IN16
pixel_column[4] => LessThan79.IN16
pixel_column[4] => LessThan80.IN16
pixel_column[4] => LessThan81.IN16
pixel_column[4] => LessThan82.IN16
pixel_column[4] => LessThan83.IN16
pixel_column[4] => LessThan84.IN16
pixel_column[4] => LessThan85.IN16
pixel_column[4] => LessThan86.IN16
pixel_column[4] => LessThan87.IN16
pixel_column[4] => LessThan88.IN16
pixel_column[4] => font_col.DATAB
pixel_column[5] => LessThan0.IN15
pixel_column[5] => LessThan1.IN15
pixel_column[5] => LessThan2.IN15
pixel_column[5] => LessThan3.IN15
pixel_column[5] => LessThan14.IN15
pixel_column[5] => LessThan15.IN15
pixel_column[5] => LessThan16.IN15
pixel_column[5] => LessThan17.IN15
pixel_column[5] => LessThan18.IN15
pixel_column[5] => LessThan19.IN15
pixel_column[5] => LessThan20.IN15
pixel_column[5] => LessThan21.IN15
pixel_column[5] => LessThan22.IN15
pixel_column[5] => LessThan23.IN15
pixel_column[5] => LessThan24.IN15
pixel_column[5] => LessThan25.IN15
pixel_column[5] => LessThan26.IN15
pixel_column[5] => LessThan27.IN15
pixel_column[5] => LessThan28.IN15
pixel_column[5] => LessThan29.IN15
pixel_column[5] => LessThan30.IN15
pixel_column[5] => LessThan31.IN15
pixel_column[5] => LessThan32.IN15
pixel_column[5] => LessThan33.IN15
pixel_column[5] => LessThan34.IN15
pixel_column[5] => LessThan35.IN15
pixel_column[5] => LessThan36.IN15
pixel_column[5] => LessThan37.IN15
pixel_column[5] => LessThan38.IN15
pixel_column[5] => LessThan39.IN15
pixel_column[5] => LessThan40.IN15
pixel_column[5] => LessThan41.IN15
pixel_column[5] => LessThan42.IN15
pixel_column[5] => LessThan43.IN15
pixel_column[5] => LessThan44.IN15
pixel_column[5] => LessThan45.IN15
pixel_column[5] => LessThan46.IN15
pixel_column[5] => LessThan47.IN15
pixel_column[5] => LessThan48.IN15
pixel_column[5] => LessThan52.IN15
pixel_column[5] => LessThan53.IN15
pixel_column[5] => LessThan54.IN15
pixel_column[5] => LessThan55.IN15
pixel_column[5] => LessThan56.IN15
pixel_column[5] => LessThan57.IN15
pixel_column[5] => LessThan58.IN15
pixel_column[5] => LessThan59.IN15
pixel_column[5] => LessThan60.IN15
pixel_column[5] => LessThan61.IN15
pixel_column[5] => LessThan62.IN15
pixel_column[5] => LessThan63.IN15
pixel_column[5] => LessThan64.IN15
pixel_column[5] => LessThan65.IN15
pixel_column[5] => LessThan66.IN15
pixel_column[5] => LessThan69.IN15
pixel_column[5] => LessThan70.IN15
pixel_column[5] => LessThan71.IN15
pixel_column[5] => LessThan72.IN15
pixel_column[5] => LessThan73.IN15
pixel_column[5] => LessThan74.IN15
pixel_column[5] => LessThan75.IN15
pixel_column[5] => LessThan76.IN15
pixel_column[5] => LessThan79.IN15
pixel_column[5] => LessThan80.IN15
pixel_column[5] => LessThan81.IN15
pixel_column[5] => LessThan82.IN15
pixel_column[5] => LessThan83.IN15
pixel_column[5] => LessThan84.IN15
pixel_column[5] => LessThan85.IN15
pixel_column[5] => LessThan86.IN15
pixel_column[5] => LessThan87.IN15
pixel_column[5] => LessThan88.IN15
pixel_column[6] => LessThan0.IN14
pixel_column[6] => LessThan1.IN14
pixel_column[6] => LessThan2.IN14
pixel_column[6] => LessThan3.IN14
pixel_column[6] => LessThan14.IN14
pixel_column[6] => LessThan15.IN14
pixel_column[6] => LessThan16.IN14
pixel_column[6] => LessThan17.IN14
pixel_column[6] => LessThan18.IN14
pixel_column[6] => LessThan19.IN14
pixel_column[6] => LessThan20.IN14
pixel_column[6] => LessThan21.IN14
pixel_column[6] => LessThan22.IN14
pixel_column[6] => LessThan23.IN14
pixel_column[6] => LessThan24.IN14
pixel_column[6] => LessThan25.IN14
pixel_column[6] => LessThan26.IN14
pixel_column[6] => LessThan27.IN14
pixel_column[6] => LessThan28.IN14
pixel_column[6] => LessThan29.IN14
pixel_column[6] => LessThan30.IN14
pixel_column[6] => LessThan31.IN14
pixel_column[6] => LessThan32.IN14
pixel_column[6] => LessThan33.IN14
pixel_column[6] => LessThan34.IN14
pixel_column[6] => LessThan35.IN14
pixel_column[6] => LessThan36.IN14
pixel_column[6] => LessThan37.IN14
pixel_column[6] => LessThan38.IN14
pixel_column[6] => LessThan39.IN14
pixel_column[6] => LessThan40.IN14
pixel_column[6] => LessThan41.IN14
pixel_column[6] => LessThan42.IN14
pixel_column[6] => LessThan43.IN14
pixel_column[6] => LessThan44.IN14
pixel_column[6] => LessThan45.IN14
pixel_column[6] => LessThan46.IN14
pixel_column[6] => LessThan47.IN14
pixel_column[6] => LessThan48.IN14
pixel_column[6] => LessThan52.IN14
pixel_column[6] => LessThan53.IN14
pixel_column[6] => LessThan54.IN14
pixel_column[6] => LessThan55.IN14
pixel_column[6] => LessThan56.IN14
pixel_column[6] => LessThan57.IN14
pixel_column[6] => LessThan58.IN14
pixel_column[6] => LessThan59.IN14
pixel_column[6] => LessThan60.IN14
pixel_column[6] => LessThan61.IN14
pixel_column[6] => LessThan62.IN14
pixel_column[6] => LessThan63.IN14
pixel_column[6] => LessThan64.IN14
pixel_column[6] => LessThan65.IN14
pixel_column[6] => LessThan66.IN14
pixel_column[6] => LessThan69.IN14
pixel_column[6] => LessThan70.IN14
pixel_column[6] => LessThan71.IN14
pixel_column[6] => LessThan72.IN14
pixel_column[6] => LessThan73.IN14
pixel_column[6] => LessThan74.IN14
pixel_column[6] => LessThan75.IN14
pixel_column[6] => LessThan76.IN14
pixel_column[6] => LessThan79.IN14
pixel_column[6] => LessThan80.IN14
pixel_column[6] => LessThan81.IN14
pixel_column[6] => LessThan82.IN14
pixel_column[6] => LessThan83.IN14
pixel_column[6] => LessThan84.IN14
pixel_column[6] => LessThan85.IN14
pixel_column[6] => LessThan86.IN14
pixel_column[6] => LessThan87.IN14
pixel_column[6] => LessThan88.IN14
pixel_column[7] => LessThan0.IN13
pixel_column[7] => LessThan1.IN13
pixel_column[7] => LessThan2.IN13
pixel_column[7] => LessThan3.IN13
pixel_column[7] => LessThan14.IN13
pixel_column[7] => LessThan15.IN13
pixel_column[7] => LessThan16.IN13
pixel_column[7] => LessThan17.IN13
pixel_column[7] => LessThan18.IN13
pixel_column[7] => LessThan19.IN13
pixel_column[7] => LessThan20.IN13
pixel_column[7] => LessThan21.IN13
pixel_column[7] => LessThan22.IN13
pixel_column[7] => LessThan23.IN13
pixel_column[7] => LessThan24.IN13
pixel_column[7] => LessThan25.IN13
pixel_column[7] => LessThan26.IN13
pixel_column[7] => LessThan27.IN13
pixel_column[7] => LessThan28.IN13
pixel_column[7] => LessThan29.IN13
pixel_column[7] => LessThan30.IN13
pixel_column[7] => LessThan31.IN13
pixel_column[7] => LessThan32.IN13
pixel_column[7] => LessThan33.IN13
pixel_column[7] => LessThan34.IN13
pixel_column[7] => LessThan35.IN13
pixel_column[7] => LessThan36.IN13
pixel_column[7] => LessThan37.IN13
pixel_column[7] => LessThan38.IN13
pixel_column[7] => LessThan39.IN13
pixel_column[7] => LessThan40.IN13
pixel_column[7] => LessThan41.IN13
pixel_column[7] => LessThan42.IN13
pixel_column[7] => LessThan43.IN13
pixel_column[7] => LessThan44.IN13
pixel_column[7] => LessThan45.IN13
pixel_column[7] => LessThan46.IN13
pixel_column[7] => LessThan47.IN13
pixel_column[7] => LessThan48.IN13
pixel_column[7] => LessThan52.IN13
pixel_column[7] => LessThan53.IN13
pixel_column[7] => LessThan54.IN13
pixel_column[7] => LessThan55.IN13
pixel_column[7] => LessThan56.IN13
pixel_column[7] => LessThan57.IN13
pixel_column[7] => LessThan58.IN13
pixel_column[7] => LessThan59.IN13
pixel_column[7] => LessThan60.IN13
pixel_column[7] => LessThan61.IN13
pixel_column[7] => LessThan62.IN13
pixel_column[7] => LessThan63.IN13
pixel_column[7] => LessThan64.IN13
pixel_column[7] => LessThan65.IN13
pixel_column[7] => LessThan66.IN13
pixel_column[7] => LessThan69.IN13
pixel_column[7] => LessThan70.IN13
pixel_column[7] => LessThan71.IN13
pixel_column[7] => LessThan72.IN13
pixel_column[7] => LessThan73.IN13
pixel_column[7] => LessThan74.IN13
pixel_column[7] => LessThan75.IN13
pixel_column[7] => LessThan76.IN13
pixel_column[7] => LessThan79.IN13
pixel_column[7] => LessThan80.IN13
pixel_column[7] => LessThan81.IN13
pixel_column[7] => LessThan82.IN13
pixel_column[7] => LessThan83.IN13
pixel_column[7] => LessThan84.IN13
pixel_column[7] => LessThan85.IN13
pixel_column[7] => LessThan86.IN13
pixel_column[7] => LessThan87.IN13
pixel_column[7] => LessThan88.IN13
pixel_column[8] => LessThan0.IN12
pixel_column[8] => LessThan1.IN12
pixel_column[8] => LessThan2.IN12
pixel_column[8] => LessThan3.IN12
pixel_column[8] => LessThan14.IN12
pixel_column[8] => LessThan15.IN12
pixel_column[8] => LessThan16.IN12
pixel_column[8] => LessThan17.IN12
pixel_column[8] => LessThan18.IN12
pixel_column[8] => LessThan19.IN12
pixel_column[8] => LessThan20.IN12
pixel_column[8] => LessThan21.IN12
pixel_column[8] => LessThan22.IN12
pixel_column[8] => LessThan23.IN12
pixel_column[8] => LessThan24.IN12
pixel_column[8] => LessThan25.IN12
pixel_column[8] => LessThan26.IN12
pixel_column[8] => LessThan27.IN12
pixel_column[8] => LessThan28.IN12
pixel_column[8] => LessThan29.IN12
pixel_column[8] => LessThan30.IN12
pixel_column[8] => LessThan31.IN12
pixel_column[8] => LessThan32.IN12
pixel_column[8] => LessThan33.IN12
pixel_column[8] => LessThan34.IN12
pixel_column[8] => LessThan35.IN12
pixel_column[8] => LessThan36.IN12
pixel_column[8] => LessThan37.IN12
pixel_column[8] => LessThan38.IN12
pixel_column[8] => LessThan39.IN12
pixel_column[8] => LessThan40.IN12
pixel_column[8] => LessThan41.IN12
pixel_column[8] => LessThan42.IN12
pixel_column[8] => LessThan43.IN12
pixel_column[8] => LessThan44.IN12
pixel_column[8] => LessThan45.IN12
pixel_column[8] => LessThan46.IN12
pixel_column[8] => LessThan47.IN12
pixel_column[8] => LessThan48.IN12
pixel_column[8] => LessThan52.IN12
pixel_column[8] => LessThan53.IN12
pixel_column[8] => LessThan54.IN12
pixel_column[8] => LessThan55.IN12
pixel_column[8] => LessThan56.IN12
pixel_column[8] => LessThan57.IN12
pixel_column[8] => LessThan58.IN12
pixel_column[8] => LessThan59.IN12
pixel_column[8] => LessThan60.IN12
pixel_column[8] => LessThan61.IN12
pixel_column[8] => LessThan62.IN12
pixel_column[8] => LessThan63.IN12
pixel_column[8] => LessThan64.IN12
pixel_column[8] => LessThan65.IN12
pixel_column[8] => LessThan66.IN12
pixel_column[8] => LessThan69.IN12
pixel_column[8] => LessThan70.IN12
pixel_column[8] => LessThan71.IN12
pixel_column[8] => LessThan72.IN12
pixel_column[8] => LessThan73.IN12
pixel_column[8] => LessThan74.IN12
pixel_column[8] => LessThan75.IN12
pixel_column[8] => LessThan76.IN12
pixel_column[8] => LessThan79.IN12
pixel_column[8] => LessThan80.IN12
pixel_column[8] => LessThan81.IN12
pixel_column[8] => LessThan82.IN12
pixel_column[8] => LessThan83.IN12
pixel_column[8] => LessThan84.IN12
pixel_column[8] => LessThan85.IN12
pixel_column[8] => LessThan86.IN12
pixel_column[8] => LessThan87.IN12
pixel_column[8] => LessThan88.IN12
pixel_column[9] => LessThan0.IN11
pixel_column[9] => LessThan1.IN11
pixel_column[9] => LessThan2.IN11
pixel_column[9] => LessThan3.IN11
pixel_column[9] => LessThan14.IN11
pixel_column[9] => LessThan15.IN11
pixel_column[9] => LessThan16.IN11
pixel_column[9] => LessThan17.IN11
pixel_column[9] => LessThan18.IN11
pixel_column[9] => LessThan19.IN11
pixel_column[9] => LessThan20.IN11
pixel_column[9] => LessThan21.IN11
pixel_column[9] => LessThan22.IN11
pixel_column[9] => LessThan23.IN11
pixel_column[9] => LessThan24.IN11
pixel_column[9] => LessThan25.IN11
pixel_column[9] => LessThan26.IN11
pixel_column[9] => LessThan27.IN11
pixel_column[9] => LessThan28.IN11
pixel_column[9] => LessThan29.IN11
pixel_column[9] => LessThan30.IN11
pixel_column[9] => LessThan31.IN11
pixel_column[9] => LessThan32.IN11
pixel_column[9] => LessThan33.IN11
pixel_column[9] => LessThan34.IN11
pixel_column[9] => LessThan35.IN11
pixel_column[9] => LessThan36.IN11
pixel_column[9] => LessThan37.IN11
pixel_column[9] => LessThan38.IN11
pixel_column[9] => LessThan39.IN11
pixel_column[9] => LessThan40.IN11
pixel_column[9] => LessThan41.IN11
pixel_column[9] => LessThan42.IN11
pixel_column[9] => LessThan43.IN11
pixel_column[9] => LessThan44.IN11
pixel_column[9] => LessThan45.IN11
pixel_column[9] => LessThan46.IN11
pixel_column[9] => LessThan47.IN11
pixel_column[9] => LessThan48.IN11
pixel_column[9] => LessThan52.IN11
pixel_column[9] => LessThan53.IN11
pixel_column[9] => LessThan54.IN11
pixel_column[9] => LessThan55.IN11
pixel_column[9] => LessThan56.IN11
pixel_column[9] => LessThan57.IN11
pixel_column[9] => LessThan58.IN11
pixel_column[9] => LessThan59.IN11
pixel_column[9] => LessThan60.IN11
pixel_column[9] => LessThan61.IN11
pixel_column[9] => LessThan62.IN11
pixel_column[9] => LessThan63.IN11
pixel_column[9] => LessThan64.IN11
pixel_column[9] => LessThan65.IN11
pixel_column[9] => LessThan66.IN11
pixel_column[9] => LessThan69.IN11
pixel_column[9] => LessThan70.IN11
pixel_column[9] => LessThan71.IN11
pixel_column[9] => LessThan72.IN11
pixel_column[9] => LessThan73.IN11
pixel_column[9] => LessThan74.IN11
pixel_column[9] => LessThan75.IN11
pixel_column[9] => LessThan76.IN11
pixel_column[9] => LessThan79.IN11
pixel_column[9] => LessThan80.IN11
pixel_column[9] => LessThan81.IN11
pixel_column[9] => LessThan82.IN11
pixel_column[9] => LessThan83.IN11
pixel_column[9] => LessThan84.IN11
pixel_column[9] => LessThan85.IN11
pixel_column[9] => LessThan86.IN11
pixel_column[9] => LessThan87.IN11
pixel_column[9] => LessThan88.IN11
character_address[0] <= character_address.DB_MAX_OUTPUT_PORT_TYPE
character_address[1] <= character_address.DB_MAX_OUTPUT_PORT_TYPE
character_address[2] <= character_address.DB_MAX_OUTPUT_PORT_TYPE
character_address[3] <= character_address.DB_MAX_OUTPUT_PORT_TYPE
character_address[4] <= character_address.DB_MAX_OUTPUT_PORT_TYPE
character_address[5] <= character_address.DB_MAX_OUTPUT_PORT_TYPE
font_row[0] <= font_row.DB_MAX_OUTPUT_PORT_TYPE
font_row[1] <= font_row.DB_MAX_OUTPUT_PORT_TYPE
font_row[2] <= font_row.DB_MAX_OUTPUT_PORT_TYPE
font_col[0] <= font_col.DB_MAX_OUTPUT_PORT_TYPE
font_col[1] <= font_col.DB_MAX_OUTPUT_PORT_TYPE
font_col[2] <= font_col.DB_MAX_OUTPUT_PORT_TYPE


|305_project|level_manager:inst15
clk => timer[0].CLK
clk => timer[1].CLK
clk => timer[2].CLK
clk => timer[3].CLK
clk => timer[4].CLK
clk => timer[5].CLK
clk => timer[6].CLK
clk => timer[7].CLK
clk => timer[8].CLK
clk => timer[9].CLK
clk => timer[10].CLK
clk => timer[11].CLK
clk => timer[12].CLK
clk => timer[13].CLK
clk => timer[14].CLK
clk => timer[15].CLK
clk => timer[16].CLK
clk => timer[17].CLK
clk => timer[18].CLK
clk => timer[19].CLK
clk => timer[20].CLK
clk => timer[21].CLK
clk => timer[22].CLK
clk => timer[23].CLK
clk => timer[24].CLK
clk => timer[25].CLK
clk => timer[26].CLK
clk => timer[27].CLK
clk => timer[28].CLK
clk => timer[29].CLK
clk => timer[30].CLK
clk => v_level[0].CLK
clk => v_level[1].CLK
clk => v_level[2].CLK
game_start => time_score.IN1
game_start => timer[30].ENA
game_start => timer[29].ENA
game_start => timer[28].ENA
game_start => timer[27].ENA
game_start => timer[26].ENA
game_start => timer[25].ENA
game_start => timer[24].ENA
game_start => timer[23].ENA
game_start => timer[22].ENA
game_start => timer[21].ENA
game_start => timer[20].ENA
game_start => timer[19].ENA
game_start => timer[18].ENA
game_start => timer[17].ENA
game_start => timer[16].ENA
game_start => timer[15].ENA
game_start => timer[14].ENA
game_start => timer[13].ENA
game_start => timer[12].ENA
game_start => timer[11].ENA
game_start => timer[10].ENA
game_start => timer[9].ENA
game_start => timer[8].ENA
game_start => timer[7].ENA
game_start => timer[6].ENA
game_start => timer[5].ENA
game_start => timer[4].ENA
game_start => timer[3].ENA
game_start => timer[2].ENA
game_start => timer[1].ENA
game_start => timer[0].ENA
game_init => timer[0].ACLR
game_init => timer[1].ACLR
game_init => timer[2].ACLR
game_init => timer[3].ACLR
game_init => timer[4].ACLR
game_init => timer[5].ACLR
game_init => timer[6].ACLR
game_init => timer[7].ACLR
game_init => timer[8].ACLR
game_init => timer[9].ACLR
game_init => timer[10].ACLR
game_init => timer[11].ACLR
game_init => timer[12].ACLR
game_init => timer[13].ACLR
game_init => timer[14].ACLR
game_init => timer[15].ACLR
game_init => timer[16].ACLR
game_init => timer[17].ACLR
game_init => timer[18].ACLR
game_init => timer[19].ACLR
game_init => timer[20].ACLR
game_init => timer[21].ACLR
game_init => timer[22].ACLR
game_init => timer[23].ACLR
game_init => timer[24].ACLR
game_init => timer[25].ACLR
game_init => timer[26].ACLR
game_init => timer[27].ACLR
game_init => timer[28].ACLR
game_init => timer[29].ACLR
game_init => timer[30].ACLR
game_init => v_level[0].ACLR
game_init => v_level[1].ACLR
game_init => v_level[2].ACLR
game_init => s_mode.LATCH_ENABLE
mode => s_mode.DATAIN
level[0] <= level.DB_MAX_OUTPUT_PORT_TYPE
level[1] <= level.DB_MAX_OUTPUT_PORT_TYPE
level[2] <= level.DB_MAX_OUTPUT_PORT_TYPE
time_score <= time_score.DB_MAX_OUTPUT_PORT_TYPE


|305_project|FSM:inst13
clk => dead_out~reg0.CLK
clk => game_init~reg0.CLK
clk => game_start~reg0.CLK
clk => next_state~1.DATAIN
clk => state~1.DATAIN
reset_state => state~3.DATAIN
left_click => Selector1.IN3
left_click => Selector0.IN1
pause => next_state.OUTPUTSELECT
pause => next_state.OUTPUTSELECT
pause => Selector0.IN3
pause => next_state.DATAA
pause => Selector1.IN2
pause => Selector2.IN2
dead => next_state.DATAA
dead => next_state.DATAA
game_start <= game_start~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_init <= game_init~reg0.DB_MAX_OUTPUT_PORT_TYPE
dead_out <= dead_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|305_project|MOUSE:inst3
clock_25Mhz => MOUSE_CLK_FILTER.CLK
clock_25Mhz => filter[0].CLK
clock_25Mhz => filter[1].CLK
clock_25Mhz => filter[2].CLK
clock_25Mhz => filter[3].CLK
clock_25Mhz => filter[4].CLK
clock_25Mhz => filter[5].CLK
clock_25Mhz => filter[6].CLK
clock_25Mhz => filter[7].CLK
clock_25Mhz => CHAROUT[0].CLK
clock_25Mhz => CHAROUT[1].CLK
clock_25Mhz => CHAROUT[2].CLK
clock_25Mhz => CHAROUT[3].CLK
clock_25Mhz => CHAROUT[4].CLK
clock_25Mhz => CHAROUT[5].CLK
clock_25Mhz => CHAROUT[6].CLK
clock_25Mhz => CHAROUT[7].CLK
clock_25Mhz => send_data.CLK
clock_25Mhz => inhibit_wait_count[0].CLK
clock_25Mhz => inhibit_wait_count[1].CLK
clock_25Mhz => inhibit_wait_count[2].CLK
clock_25Mhz => inhibit_wait_count[3].CLK
clock_25Mhz => inhibit_wait_count[4].CLK
clock_25Mhz => inhibit_wait_count[5].CLK
clock_25Mhz => inhibit_wait_count[6].CLK
clock_25Mhz => inhibit_wait_count[7].CLK
clock_25Mhz => inhibit_wait_count[8].CLK
clock_25Mhz => inhibit_wait_count[9].CLK
clock_25Mhz => inhibit_wait_count[10].CLK
clock_25Mhz => mouse_state~7.DATAIN
reset => right_button~reg0.ACLR
reset => left_button~reg0.ACLR
reset => PACKET_COUNT[0].ACLR
reset => PACKET_COUNT[1].ACLR
reset => READ_CHAR.ACLR
reset => INCNT[0].ACLR
reset => INCNT[1].ACLR
reset => INCNT[2].ACLR
reset => INCNT[3].ACLR
reset => send_data.ACLR
reset => inhibit_wait_count[0].ACLR
reset => inhibit_wait_count[1].ACLR
reset => inhibit_wait_count[2].ACLR
reset => inhibit_wait_count[3].ACLR
reset => inhibit_wait_count[4].ACLR
reset => inhibit_wait_count[5].ACLR
reset => inhibit_wait_count[6].ACLR
reset => inhibit_wait_count[7].ACLR
reset => inhibit_wait_count[8].ACLR
reset => inhibit_wait_count[9].ACLR
reset => inhibit_wait_count[10].ACLR
reset => mouse_state~9.DATAIN
reset => CHAROUT[7].ENA
reset => CHAROUT[6].ENA
reset => CHAROUT[5].ENA
reset => CHAROUT[4].ENA
reset => CHAROUT[3].ENA
reset => CHAROUT[2].ENA
reset => CHAROUT[1].ENA
reset => CHAROUT[0].ENA
reset => iready_set.ENA
reset => SHIFTIN[8].ENA
reset => SHIFTIN[7].ENA
reset => SHIFTIN[6].ENA
reset => SHIFTIN[5].ENA
reset => SHIFTIN[4].ENA
reset => SHIFTIN[3].ENA
reset => SHIFTIN[2].ENA
reset => SHIFTIN[1].ENA
reset => SHIFTIN[0].ENA
reset => cursor_column[9].ENA
reset => cursor_column[8].ENA
reset => cursor_column[7].ENA
reset => cursor_column[6].ENA
reset => cursor_column[5].ENA
reset => cursor_column[4].ENA
reset => cursor_column[3].ENA
reset => cursor_column[2].ENA
reset => cursor_column[1].ENA
reset => cursor_column[0].ENA
reset => cursor_row[9].ENA
reset => cursor_row[8].ENA
reset => cursor_row[7].ENA
reset => cursor_row[6].ENA
reset => cursor_row[5].ENA
reset => cursor_row[4].ENA
reset => cursor_row[3].ENA
reset => cursor_row[2].ENA
reset => cursor_row[1].ENA
reset => cursor_row[0].ENA
reset => new_cursor_column[9].ENA
reset => new_cursor_column[8].ENA
reset => new_cursor_column[7].ENA
reset => new_cursor_column[6].ENA
reset => new_cursor_column[5].ENA
reset => new_cursor_column[4].ENA
reset => new_cursor_column[3].ENA
reset => new_cursor_column[2].ENA
reset => new_cursor_column[1].ENA
reset => new_cursor_column[0].ENA
reset => new_cursor_row[9].ENA
reset => new_cursor_row[8].ENA
reset => new_cursor_row[7].ENA
reset => new_cursor_row[6].ENA
reset => new_cursor_row[5].ENA
reset => new_cursor_row[4].ENA
reset => new_cursor_row[3].ENA
reset => new_cursor_row[2].ENA
reset => new_cursor_row[1].ENA
reset => mid_button~reg0.ENA
reset => new_cursor_row[0].ENA
reset => PACKET_CHAR1[2].ENA
reset => PACKET_CHAR1[1].ENA
reset => PACKET_CHAR1[0].ENA
reset => PACKET_CHAR2[7].ENA
reset => PACKET_CHAR2[6].ENA
reset => PACKET_CHAR2[5].ENA
reset => PACKET_CHAR2[4].ENA
reset => PACKET_CHAR2[3].ENA
reset => PACKET_CHAR2[2].ENA
reset => PACKET_CHAR2[1].ENA
reset => PACKET_CHAR2[0].ENA
reset => PACKET_CHAR3[7].ENA
reset => PACKET_CHAR3[6].ENA
reset => PACKET_CHAR3[5].ENA
reset => PACKET_CHAR3[4].ENA
reset => PACKET_CHAR3[3].ENA
reset => PACKET_CHAR3[2].ENA
reset => PACKET_CHAR3[1].ENA
reset => PACKET_CHAR3[0].ENA
mouse_data <> mouse_data
mouse_clk <> mouse_clk
left_button <= left_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_button <= right_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
mid_button <= mid_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[0] <= cursor_row[0].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[1] <= cursor_row[1].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[2] <= cursor_row[2].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[3] <= cursor_row[3].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[4] <= cursor_row[4].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[5] <= cursor_row[5].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[6] <= cursor_row[6].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[7] <= cursor_row[7].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[8] <= cursor_row[8].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_row[9] <= cursor_row[9].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[0] <= cursor_column[0].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[1] <= cursor_column[1].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[2] <= cursor_column[2].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[3] <= cursor_column[3].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[4] <= cursor_column[4].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[5] <= cursor_column[5].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[6] <= cursor_column[6].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[7] <= cursor_column[7].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[8] <= cursor_column[8].DB_MAX_OUTPUT_PORT_TYPE
mouse_cursor_column[9] <= cursor_column[9].DB_MAX_OUTPUT_PORT_TYPE


|305_project|UserAction:inst14
clk => mid_click_event.CLK
clk => click.CLK
clk => \Check_rightClick:delay[0].CLK
clk => \Check_rightClick:delay[1].CLK
clk => \Check_rightClick:delay[2].CLK
clk => \Check_rightClick:delay[3].CLK
clk => \Check_rightClick:delay[4].CLK
clk => \Check_rightClick:delay[5].CLK
mid_click => delay.OUTPUTSELECT
mid_click => delay.OUTPUTSELECT
mid_click => delay.OUTPUTSELECT
mid_click => delay.OUTPUTSELECT
mid_click => delay.OUTPUTSELECT
mid_click => delay.OUTPUTSELECT
mid_click => click.OUTPUTSELECT
left_click => Check_rightClick.IN1
game_init => Check_rightClick.IN1
pause <= mid_click_event.DB_MAX_OUTPUT_PORT_TYPE


|305_project|CollisionManager:inst8
clk => ~NO_FANOUT~
copter_on => copter_touchy_pipe.IN1
pipe_on => copter_touchy_pipe.IN0
bomb_on => copter_touchy_pipe.IN1
dead => copter_collide.IN1
copter_collide <= copter_collide.DB_MAX_OUTPUT_PORT_TYPE


|305_project|Helicopter:inst19
PB1 => time_something.OUTPUTSELECT
PB1 => time_something.OUTPUTSELECT
PB1 => time_something.OUTPUTSELECT
PB1 => time_something.OUTPUTSELECT
PB1 => time_something.OUTPUTSELECT
PB1 => time_something.OUTPUTSELECT
PB1 => time_something.OUTPUTSELECT
game_start => Helicopter_Y_motion[2].OUTPUTSELECT
game_start => Helicopter_Y_motion[1].OUTPUTSELECT
game_start => Helicopter_Y_motion[0].OUTPUTSELECT
game_start => \Move_Helicopter:time_something[6].OUTPUTSELECT
game_start => \Move_Helicopter:time_something[5].OUTPUTSELECT
game_start => \Move_Helicopter:time_something[4].OUTPUTSELECT
game_start => \Move_Helicopter:time_something[3].OUTPUTSELECT
game_start => \Move_Helicopter:time_something[2].OUTPUTSELECT
game_start => \Move_Helicopter:time_something[1].OUTPUTSELECT
game_start => Helicopter_Y_motion[3].OUTPUTSELECT
game_start => Helicopter_Y_motion[4].OUTPUTSELECT
game_start => Helicopter_Y_motion[5].OUTPUTSELECT
game_start => Helicopter_Y_motion[6].OUTPUTSELECT
game_start => Helicopter_Y_motion[7].OUTPUTSELECT
game_start => Helicopter_Y_motion[8].OUTPUTSELECT
game_start => Helicopter_Y_motion[9].OUTPUTSELECT
game_start => Helicopter_X_motion[0].OUTPUTSELECT
game_start => Helicopter_X_motion[1].OUTPUTSELECT
game_start => Helicopter_X_motion[2].OUTPUTSELECT
game_start => Helicopter_X_motion[3].OUTPUTSELECT
game_start => Helicopter_X_motion[4].OUTPUTSELECT
game_start => Helicopter_X_motion[5].OUTPUTSELECT
game_start => Helicopter_X_motion[6].OUTPUTSELECT
game_start => Helicopter_X_motion[7].OUTPUTSELECT
game_start => Helicopter_X_motion[8].OUTPUTSELECT
game_start => Helicopter_X_motion[9].OUTPUTSELECT
game_start => \Move_Helicopter:time_something[0].OUTPUTSELECT
game_start => \Move_Helicopter:time_something2[6].ENA
game_start => \Move_Helicopter:time_something2[5].ENA
game_start => \Move_Helicopter:time_something2[4].ENA
game_start => \Move_Helicopter:time_something2[3].ENA
game_start => \Move_Helicopter:time_something2[2].ENA
game_start => \Move_Helicopter:time_something2[1].ENA
game_start => Helicopter_out_of_screen~reg0.ENA
game_start => Helicopter_Y_pos[9].ENA
game_start => Helicopter_Y_pos[8].ENA
game_start => Helicopter_Y_pos[7].ENA
game_start => Helicopter_Y_pos[6].ENA
game_start => Helicopter_Y_pos[5].ENA
game_start => Helicopter_Y_pos[4].ENA
game_start => Helicopter_Y_pos[3].ENA
game_start => Helicopter_Y_pos[2].ENA
game_start => Helicopter_Y_pos[1].ENA
game_start => Helicopter_Y_pos[0].ENA
game_start => Helicopter_X_pos[9].ENA
game_start => Helicopter_X_pos[8].ENA
game_start => Helicopter_X_pos[7].ENA
game_start => Helicopter_X_pos[6].ENA
game_start => Helicopter_X_pos[5].ENA
game_start => Helicopter_X_pos[4].ENA
game_start => Helicopter_X_pos[3].ENA
game_start => Helicopter_X_pos[2].ENA
game_start => Helicopter_X_pos[1].ENA
game_start => \Move_Helicopter:time_something2[0].ENA
game_start => Helicopter_X_pos[0].ENA
Clock => copter:Helicopter_render.clock
vert_sync_int => Helicopter_Y_motion[0].CLK
vert_sync_int => Helicopter_Y_motion[1].CLK
vert_sync_int => Helicopter_Y_motion[2].CLK
vert_sync_int => Helicopter_Y_motion[3].CLK
vert_sync_int => Helicopter_Y_motion[4].CLK
vert_sync_int => Helicopter_Y_motion[5].CLK
vert_sync_int => Helicopter_Y_motion[6].CLK
vert_sync_int => Helicopter_Y_motion[7].CLK
vert_sync_int => Helicopter_Y_motion[8].CLK
vert_sync_int => Helicopter_Y_motion[9].CLK
vert_sync_int => Helicopter_X_motion[0].CLK
vert_sync_int => Helicopter_X_motion[1].CLK
vert_sync_int => Helicopter_X_motion[2].CLK
vert_sync_int => Helicopter_X_motion[3].CLK
vert_sync_int => Helicopter_X_motion[4].CLK
vert_sync_int => Helicopter_X_motion[5].CLK
vert_sync_int => Helicopter_X_motion[6].CLK
vert_sync_int => Helicopter_X_motion[7].CLK
vert_sync_int => Helicopter_X_motion[8].CLK
vert_sync_int => Helicopter_X_motion[9].CLK
vert_sync_int => Helicopter_X_pos[0].CLK
vert_sync_int => Helicopter_X_pos[1].CLK
vert_sync_int => Helicopter_X_pos[2].CLK
vert_sync_int => Helicopter_X_pos[3].CLK
vert_sync_int => Helicopter_X_pos[4].CLK
vert_sync_int => Helicopter_X_pos[5].CLK
vert_sync_int => Helicopter_X_pos[6].CLK
vert_sync_int => Helicopter_X_pos[7].CLK
vert_sync_int => Helicopter_X_pos[8].CLK
vert_sync_int => Helicopter_X_pos[9].CLK
vert_sync_int => Helicopter_Y_pos[0].CLK
vert_sync_int => Helicopter_Y_pos[1].CLK
vert_sync_int => Helicopter_Y_pos[2].CLK
vert_sync_int => Helicopter_Y_pos[3].CLK
vert_sync_int => Helicopter_Y_pos[4].CLK
vert_sync_int => Helicopter_Y_pos[5].CLK
vert_sync_int => Helicopter_Y_pos[6].CLK
vert_sync_int => Helicopter_Y_pos[7].CLK
vert_sync_int => Helicopter_Y_pos[8].CLK
vert_sync_int => Helicopter_Y_pos[9].CLK
vert_sync_int => Helicopter_out_of_screen~reg0.CLK
vert_sync_int => \Move_Helicopter:time_something[0].CLK
vert_sync_int => \Move_Helicopter:time_something[1].CLK
vert_sync_int => \Move_Helicopter:time_something[2].CLK
vert_sync_int => \Move_Helicopter:time_something[3].CLK
vert_sync_int => \Move_Helicopter:time_something[4].CLK
vert_sync_int => \Move_Helicopter:time_something[5].CLK
vert_sync_int => \Move_Helicopter:time_something[6].CLK
vert_sync_int => \Move_Helicopter:time_something2[0].CLK
vert_sync_int => \Move_Helicopter:time_something2[1].CLK
vert_sync_int => \Move_Helicopter:time_something2[2].CLK
vert_sync_int => \Move_Helicopter:time_something2[3].CLK
vert_sync_int => \Move_Helicopter:time_something2[4].CLK
vert_sync_int => \Move_Helicopter:time_something2[5].CLK
vert_sync_int => \Move_Helicopter:time_something2[6].CLK
game_init => Helicopter_X_pos[0].ACLR
game_init => Helicopter_X_pos[1].ACLR
game_init => Helicopter_X_pos[2].PRESET
game_init => Helicopter_X_pos[3].PRESET
game_init => Helicopter_X_pos[4].PRESET
game_init => Helicopter_X_pos[5].PRESET
game_init => Helicopter_X_pos[6].ACLR
game_init => Helicopter_X_pos[7].ACLR
game_init => Helicopter_X_pos[8].PRESET
game_init => Helicopter_X_pos[9].ACLR
game_init => Helicopter_Y_pos[0].ACLR
game_init => Helicopter_Y_pos[1].ACLR
game_init => Helicopter_Y_pos[2].ACLR
game_init => Helicopter_Y_pos[3].ACLR
game_init => Helicopter_Y_pos[4].ACLR
game_init => Helicopter_Y_pos[5].ACLR
game_init => Helicopter_Y_pos[6].PRESET
game_init => Helicopter_Y_pos[7].ACLR
game_init => Helicopter_Y_pos[8].PRESET
game_init => Helicopter_Y_pos[9].ACLR
game_init => Helicopter_out_of_screen~reg0.ACLR
game_init => \Move_Helicopter:time_something2[0].ACLR
game_init => \Move_Helicopter:time_something2[1].ACLR
game_init => \Move_Helicopter:time_something2[2].ACLR
game_init => \Move_Helicopter:time_something2[3].ACLR
game_init => \Move_Helicopter:time_something2[4].ACLR
game_init => \Move_Helicopter:time_something2[5].ACLR
game_init => \Move_Helicopter:time_something2[6].ACLR
game_init => Helicopter_Y_motion[0].ENA
game_init => \Move_Helicopter:time_something[0].ENA
game_init => \Move_Helicopter:time_something[6].ENA
game_init => \Move_Helicopter:time_something[5].ENA
game_init => \Move_Helicopter:time_something[4].ENA
game_init => \Move_Helicopter:time_something[3].ENA
game_init => \Move_Helicopter:time_something[2].ENA
game_init => \Move_Helicopter:time_something[1].ENA
game_init => Helicopter_X_motion[9].ENA
game_init => Helicopter_X_motion[8].ENA
game_init => Helicopter_X_motion[7].ENA
game_init => Helicopter_X_motion[6].ENA
game_init => Helicopter_X_motion[5].ENA
game_init => Helicopter_X_motion[4].ENA
game_init => Helicopter_X_motion[3].ENA
game_init => Helicopter_X_motion[2].ENA
game_init => Helicopter_X_motion[1].ENA
game_init => Helicopter_X_motion[0].ENA
game_init => Helicopter_Y_motion[9].ENA
game_init => Helicopter_Y_motion[8].ENA
game_init => Helicopter_Y_motion[7].ENA
game_init => Helicopter_Y_motion[6].ENA
game_init => Helicopter_Y_motion[5].ENA
game_init => Helicopter_Y_motion[4].ENA
game_init => Helicopter_Y_motion[3].ENA
game_init => Helicopter_Y_motion[2].ENA
game_init => Helicopter_Y_motion[1].ENA
Color[0] <= copter:Helicopter_render.q[0]
Color[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Color[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Color[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Color[4] <= copter:Helicopter_render.q[3]
Color[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Color[6] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Color[7] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Color[8] <= copter:Helicopter_render.q[6]
Color[9] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Color[10] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Color[11] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[0] => Add1.IN20
pixel_row[0] => Add3.IN20
pixel_row[0] => Add5.IN20
pixel_row[0] => LessThan6.IN12
pixel_row[0] => LessThan7.IN19
pixel_row[1] => Add1.IN19
pixel_row[1] => Add3.IN19
pixel_row[1] => Add5.IN19
pixel_row[1] => LessThan6.IN11
pixel_row[1] => LessThan7.IN18
pixel_row[2] => Add1.IN18
pixel_row[2] => Add3.IN18
pixel_row[2] => Add5.IN18
pixel_row[2] => LessThan6.IN10
pixel_row[2] => LessThan7.IN17
pixel_row[3] => Add1.IN17
pixel_row[3] => Add3.IN17
pixel_row[3] => Add5.IN17
pixel_row[3] => Add9.IN14
pixel_row[3] => LessThan7.IN16
pixel_row[4] => Add1.IN16
pixel_row[4] => Add3.IN16
pixel_row[4] => Add5.IN16
pixel_row[4] => Add9.IN13
pixel_row[4] => LessThan7.IN15
pixel_row[5] => Add1.IN15
pixel_row[5] => Add3.IN15
pixel_row[5] => Add5.IN15
pixel_row[5] => Add9.IN12
pixel_row[5] => LessThan7.IN14
pixel_row[6] => Add1.IN14
pixel_row[6] => Add3.IN14
pixel_row[6] => Add5.IN14
pixel_row[6] => Add9.IN11
pixel_row[6] => LessThan7.IN13
pixel_row[7] => Add1.IN13
pixel_row[7] => Add3.IN13
pixel_row[7] => Add5.IN13
pixel_row[7] => Add9.IN10
pixel_row[7] => LessThan7.IN12
pixel_row[8] => Add1.IN12
pixel_row[8] => Add3.IN12
pixel_row[8] => Add5.IN12
pixel_row[8] => Add9.IN9
pixel_row[8] => LessThan7.IN11
pixel_row[9] => Add1.IN11
pixel_row[9] => Add3.IN11
pixel_row[9] => Add5.IN11
pixel_row[9] => Add9.IN8
pixel_row[9] => LessThan7.IN10
pixel_column[0] => Add0.IN20
pixel_column[0] => Add2.IN20
pixel_column[0] => Add4.IN20
pixel_column[0] => LessThan4.IN12
pixel_column[0] => LessThan5.IN19
pixel_column[1] => Add0.IN19
pixel_column[1] => Add2.IN19
pixel_column[1] => Add4.IN19
pixel_column[1] => LessThan4.IN11
pixel_column[1] => LessThan5.IN18
pixel_column[2] => Add0.IN18
pixel_column[2] => Add2.IN18
pixel_column[2] => Add4.IN18
pixel_column[2] => LessThan4.IN10
pixel_column[2] => LessThan5.IN17
pixel_column[3] => Add0.IN17
pixel_column[3] => Add2.IN17
pixel_column[3] => Add4.IN17
pixel_column[3] => Add7.IN14
pixel_column[3] => LessThan5.IN16
pixel_column[4] => Add0.IN16
pixel_column[4] => Add2.IN16
pixel_column[4] => Add4.IN16
pixel_column[4] => Add7.IN13
pixel_column[4] => LessThan5.IN15
pixel_column[5] => Add0.IN15
pixel_column[5] => Add2.IN15
pixel_column[5] => Add4.IN15
pixel_column[5] => Add7.IN12
pixel_column[5] => LessThan5.IN14
pixel_column[6] => Add0.IN14
pixel_column[6] => Add2.IN14
pixel_column[6] => Add4.IN14
pixel_column[6] => Add7.IN11
pixel_column[6] => LessThan5.IN13
pixel_column[7] => Add0.IN13
pixel_column[7] => Add2.IN13
pixel_column[7] => Add4.IN13
pixel_column[7] => Add7.IN10
pixel_column[7] => LessThan5.IN12
pixel_column[8] => Add0.IN12
pixel_column[8] => Add2.IN12
pixel_column[8] => Add4.IN12
pixel_column[8] => Add7.IN9
pixel_column[8] => LessThan5.IN11
pixel_column[9] => Add0.IN11
pixel_column[9] => Add2.IN11
pixel_column[9] => Add4.IN11
pixel_column[9] => Add7.IN8
pixel_column[9] => LessThan5.IN10
move_left => Move_Helicopter.IN1
Helicopter_enable <= Helicopter_on.DB_MAX_OUTPUT_PORT_TYPE
Helicopter_out_of_screen <= Helicopter_out_of_screen~reg0.DB_MAX_OUTPUT_PORT_TYPE


|305_project|Helicopter:inst19|copter:Helicopter_render
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]


|305_project|Helicopter:inst19|copter:Helicopter_render|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_o5b1:auto_generated.address_a[0]
address_a[1] => altsyncram_o5b1:auto_generated.address_a[1]
address_a[2] => altsyncram_o5b1:auto_generated.address_a[2]
address_a[3] => altsyncram_o5b1:auto_generated.address_a[3]
address_a[4] => altsyncram_o5b1:auto_generated.address_a[4]
address_a[5] => altsyncram_o5b1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_o5b1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_o5b1:auto_generated.q_a[0]
q_a[1] <= altsyncram_o5b1:auto_generated.q_a[1]
q_a[2] <= altsyncram_o5b1:auto_generated.q_a[2]
q_a[3] <= altsyncram_o5b1:auto_generated.q_a[3]
q_a[4] <= altsyncram_o5b1:auto_generated.q_a[4]
q_a[5] <= altsyncram_o5b1:auto_generated.q_a[5]
q_a[6] <= altsyncram_o5b1:auto_generated.q_a[6]
q_a[7] <= altsyncram_o5b1:auto_generated.q_a[7]
q_a[8] <= altsyncram_o5b1:auto_generated.q_a[8]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|305_project|Helicopter:inst19|copter:Helicopter_render|altsyncram:altsyncram_component|altsyncram_o5b1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT


|305_project|pipe_test:inst1
vert_sync_int => Third_Pipe_X_Pos[0].CLK
vert_sync_int => Third_Pipe_X_Pos[1].CLK
vert_sync_int => Third_Pipe_X_Pos[2].CLK
vert_sync_int => Third_Pipe_X_Pos[3].CLK
vert_sync_int => Third_Pipe_X_Pos[4].CLK
vert_sync_int => Third_Pipe_X_Pos[5].CLK
vert_sync_int => Third_Pipe_X_Pos[6].CLK
vert_sync_int => Third_Pipe_X_Pos[7].CLK
vert_sync_int => Third_Pipe_X_Pos[8].CLK
vert_sync_int => Third_Pipe_X_Pos[9].CLK
vert_sync_int => Second_Pipe_X_Pos[0].CLK
vert_sync_int => Second_Pipe_X_Pos[1].CLK
vert_sync_int => Second_Pipe_X_Pos[2].CLK
vert_sync_int => Second_Pipe_X_Pos[3].CLK
vert_sync_int => Second_Pipe_X_Pos[4].CLK
vert_sync_int => Second_Pipe_X_Pos[5].CLK
vert_sync_int => Second_Pipe_X_Pos[6].CLK
vert_sync_int => Second_Pipe_X_Pos[7].CLK
vert_sync_int => Second_Pipe_X_Pos[8].CLK
vert_sync_int => Second_Pipe_X_Pos[9].CLK
vert_sync_int => pipe_X_pos[0].CLK
vert_sync_int => pipe_X_pos[1].CLK
vert_sync_int => pipe_X_pos[2].CLK
vert_sync_int => pipe_X_pos[3].CLK
vert_sync_int => pipe_X_pos[4].CLK
vert_sync_int => pipe_X_pos[5].CLK
vert_sync_int => pipe_X_pos[6].CLK
vert_sync_int => pipe_X_pos[7].CLK
vert_sync_int => pipe_X_pos[8].CLK
vert_sync_int => pipe_X_pos[9].CLK
vert_sync_int => pipe_X_motion[0].CLK
vert_sync_int => pipe_X_motion[1].CLK
vert_sync_int => pipe_X_motion[2].CLK
vert_sync_int => pipe_X_motion[3].CLK
vert_sync_int => Third_Pipe_length[0].CLK
vert_sync_int => Third_Pipe_length[1].CLK
vert_sync_int => Third_Pipe_length[2].CLK
vert_sync_int => Third_Pipe_length[3].CLK
vert_sync_int => Third_Pipe_length[4].CLK
vert_sync_int => Third_Pipe_length[5].CLK
vert_sync_int => Third_Pipe_length[6].CLK
vert_sync_int => Third_Pipe_length[7].CLK
vert_sync_int => Third_Pipe_length[8].CLK
vert_sync_int => Second_Pipe_length[0].CLK
vert_sync_int => Second_Pipe_length[1].CLK
vert_sync_int => Second_Pipe_length[2].CLK
vert_sync_int => Second_Pipe_length[3].CLK
vert_sync_int => Second_Pipe_length[4].CLK
vert_sync_int => Second_Pipe_length[5].CLK
vert_sync_int => Second_Pipe_length[6].CLK
vert_sync_int => Second_Pipe_length[7].CLK
vert_sync_int => Second_Pipe_length[8].CLK
vert_sync_int => Pipe_length[0].CLK
vert_sync_int => Pipe_length[1].CLK
vert_sync_int => Pipe_length[2].CLK
vert_sync_int => Pipe_length[3].CLK
vert_sync_int => Pipe_length[4].CLK
vert_sync_int => Pipe_length[5].CLK
vert_sync_int => Pipe_length[6].CLK
vert_sync_int => Pipe_length[7].CLK
vert_sync_int => Pipe_length[8].CLK
vert_sync_int => \pipe_Display:DELAY_SECOND_PIPE[0].CLK
vert_sync_int => \pipe_Display:DELAY_SECOND_PIPE[1].CLK
vert_sync_int => \pipe_Display:DELAY_SECOND_PIPE[2].CLK
vert_sync_int => \pipe_Display:DELAY_SECOND_PIPE[3].CLK
vert_sync_int => \pipe_Display:DELAY_SECOND_PIPE[4].CLK
vert_sync_int => \pipe_Display:DELAY_SECOND_PIPE[5].CLK
vert_sync_int => \pipe_Display:DELAY_SECOND_PIPE[6].CLK
vert_sync_int => \pipe_Display:DELAY_SECOND_PIPE[7].CLK
vert_sync_int => \pipe_Display:DELAY_SECOND_PIPE[8].CLK
vert_sync_int => \pipe_Display:DELAY_SECOND_PIPE[9].CLK
pixel_row[0] => LessThan3.IN11
pixel_row[0] => LessThan4.IN19
pixel_row[0] => LessThan8.IN11
pixel_row[0] => LessThan9.IN19
pixel_row[0] => LessThan13.IN11
pixel_row[0] => LessThan14.IN19
pixel_row[1] => LessThan3.IN10
pixel_row[1] => LessThan4.IN18
pixel_row[1] => LessThan8.IN10
pixel_row[1] => LessThan9.IN18
pixel_row[1] => LessThan13.IN10
pixel_row[1] => LessThan14.IN18
pixel_row[2] => LessThan3.IN9
pixel_row[2] => LessThan4.IN17
pixel_row[2] => LessThan8.IN9
pixel_row[2] => LessThan9.IN17
pixel_row[2] => LessThan13.IN9
pixel_row[2] => LessThan14.IN17
pixel_row[3] => LessThan3.IN8
pixel_row[3] => LessThan4.IN16
pixel_row[3] => LessThan8.IN8
pixel_row[3] => LessThan9.IN16
pixel_row[3] => LessThan13.IN8
pixel_row[3] => LessThan14.IN16
pixel_row[4] => LessThan3.IN7
pixel_row[4] => LessThan4.IN15
pixel_row[4] => LessThan8.IN7
pixel_row[4] => LessThan9.IN15
pixel_row[4] => LessThan13.IN7
pixel_row[4] => LessThan14.IN15
pixel_row[5] => LessThan3.IN6
pixel_row[5] => LessThan4.IN14
pixel_row[5] => LessThan8.IN6
pixel_row[5] => LessThan9.IN14
pixel_row[5] => LessThan13.IN6
pixel_row[5] => LessThan14.IN14
pixel_row[6] => LessThan3.IN5
pixel_row[6] => LessThan4.IN13
pixel_row[6] => LessThan8.IN5
pixel_row[6] => LessThan9.IN13
pixel_row[6] => LessThan13.IN5
pixel_row[6] => LessThan14.IN13
pixel_row[7] => LessThan3.IN4
pixel_row[7] => LessThan4.IN12
pixel_row[7] => LessThan8.IN4
pixel_row[7] => LessThan9.IN12
pixel_row[7] => LessThan13.IN4
pixel_row[7] => LessThan14.IN12
pixel_row[8] => LessThan3.IN3
pixel_row[8] => LessThan4.IN11
pixel_row[8] => LessThan8.IN3
pixel_row[8] => LessThan9.IN11
pixel_row[8] => LessThan13.IN3
pixel_row[8] => LessThan14.IN11
pixel_row[9] => LessThan3.IN2
pixel_row[9] => LessThan4.IN10
pixel_row[9] => LessThan8.IN2
pixel_row[9] => LessThan9.IN10
pixel_row[9] => LessThan13.IN2
pixel_row[9] => LessThan14.IN10
pixel_column[0] => LessThan1.IN10
pixel_column[0] => LessThan2.IN20
pixel_column[0] => LessThan5.IN10
pixel_column[0] => LessThan6.IN18
pixel_column[0] => LessThan10.IN10
pixel_column[0] => LessThan11.IN18
pixel_column[1] => LessThan1.IN9
pixel_column[1] => LessThan2.IN19
pixel_column[1] => LessThan5.IN9
pixel_column[1] => LessThan6.IN17
pixel_column[1] => LessThan10.IN9
pixel_column[1] => LessThan11.IN17
pixel_column[2] => LessThan2.IN18
pixel_column[2] => LessThan6.IN16
pixel_column[2] => Add5.IN16
pixel_column[2] => LessThan11.IN16
pixel_column[3] => LessThan2.IN17
pixel_column[3] => LessThan6.IN15
pixel_column[3] => Add5.IN15
pixel_column[3] => LessThan11.IN15
pixel_column[4] => LessThan2.IN16
pixel_column[4] => LessThan6.IN14
pixel_column[4] => Add5.IN14
pixel_column[4] => LessThan11.IN14
pixel_column[5] => LessThan2.IN15
pixel_column[5] => LessThan6.IN13
pixel_column[5] => Add5.IN13
pixel_column[5] => LessThan11.IN13
pixel_column[6] => LessThan2.IN14
pixel_column[6] => LessThan6.IN12
pixel_column[6] => Add5.IN12
pixel_column[6] => LessThan11.IN12
pixel_column[7] => LessThan2.IN13
pixel_column[7] => LessThan6.IN11
pixel_column[7] => Add5.IN11
pixel_column[7] => LessThan11.IN11
pixel_column[8] => LessThan2.IN12
pixel_column[8] => LessThan6.IN10
pixel_column[8] => Add5.IN10
pixel_column[8] => LessThan11.IN10
pixel_column[9] => LessThan2.IN11
pixel_column[9] => LessThan6.IN9
pixel_column[9] => Add5.IN9
pixel_column[9] => LessThan11.IN9
game_start => pipe_Display.IN1
game_start => pipe_X_pos.OUTPUTSELECT
game_start => pipe_X_pos.OUTPUTSELECT
game_start => pipe_X_pos.OUTPUTSELECT
game_start => pipe_X_pos.OUTPUTSELECT
game_start => pipe_X_pos.OUTPUTSELECT
game_start => pipe_X_pos.OUTPUTSELECT
game_start => pipe_X_pos.OUTPUTSELECT
game_start => pipe_X_pos.OUTPUTSELECT
game_start => pipe_X_pos.OUTPUTSELECT
game_start => pipe_X_pos.OUTPUTSELECT
game_start => Second_Pipe_X_Pos.OUTPUTSELECT
game_start => Second_Pipe_X_Pos.OUTPUTSELECT
game_start => Second_Pipe_X_Pos.OUTPUTSELECT
game_start => Second_Pipe_X_Pos.OUTPUTSELECT
game_start => Second_Pipe_X_Pos.OUTPUTSELECT
game_start => Second_Pipe_X_Pos.OUTPUTSELECT
game_start => Second_Pipe_X_Pos.OUTPUTSELECT
game_start => Second_Pipe_X_Pos.OUTPUTSELECT
game_start => Second_Pipe_X_Pos.OUTPUTSELECT
game_start => Second_Pipe_X_Pos.OUTPUTSELECT
game_start => Third_Pipe_X_Pos.OUTPUTSELECT
game_start => Third_Pipe_X_Pos.OUTPUTSELECT
game_start => Third_Pipe_X_Pos.OUTPUTSELECT
game_start => Third_Pipe_X_Pos.OUTPUTSELECT
game_start => Third_Pipe_X_Pos.OUTPUTSELECT
game_start => Third_Pipe_X_Pos.OUTPUTSELECT
game_start => Third_Pipe_X_Pos.OUTPUTSELECT
game_start => Third_Pipe_X_Pos.OUTPUTSELECT
game_start => Third_Pipe_X_Pos.OUTPUTSELECT
game_start => Third_Pipe_X_Pos.OUTPUTSELECT
game_init => DELAY_SECOND_PIPE.OUTPUTSELECT
game_init => DELAY_SECOND_PIPE.OUTPUTSELECT
game_init => DELAY_SECOND_PIPE.OUTPUTSELECT
game_init => DELAY_SECOND_PIPE.OUTPUTSELECT
game_init => DELAY_SECOND_PIPE.OUTPUTSELECT
game_init => DELAY_SECOND_PIPE.OUTPUTSELECT
game_init => DELAY_SECOND_PIPE.OUTPUTSELECT
game_init => DELAY_SECOND_PIPE.OUTPUTSELECT
game_init => DELAY_SECOND_PIPE.OUTPUTSELECT
game_init => DELAY_SECOND_PIPE.OUTPUTSELECT
game_init => pipe_X_pos.OUTPUTSELECT
game_init => pipe_X_pos.OUTPUTSELECT
game_init => pipe_X_pos.OUTPUTSELECT
game_init => pipe_X_pos.OUTPUTSELECT
game_init => pipe_X_pos.OUTPUTSELECT
game_init => pipe_X_pos.OUTPUTSELECT
game_init => pipe_X_pos.OUTPUTSELECT
game_init => pipe_X_pos.OUTPUTSELECT
game_init => pipe_X_pos.OUTPUTSELECT
game_init => pipe_X_pos.OUTPUTSELECT
game_init => Second_Pipe_X_Pos.OUTPUTSELECT
game_init => Second_Pipe_X_Pos.OUTPUTSELECT
game_init => Second_Pipe_X_Pos.OUTPUTSELECT
game_init => Second_Pipe_X_Pos.OUTPUTSELECT
game_init => Second_Pipe_X_Pos.OUTPUTSELECT
game_init => Second_Pipe_X_Pos.OUTPUTSELECT
game_init => Second_Pipe_X_Pos.OUTPUTSELECT
game_init => Second_Pipe_X_Pos.OUTPUTSELECT
game_init => Second_Pipe_X_Pos.OUTPUTSELECT
game_init => Second_Pipe_X_Pos.OUTPUTSELECT
game_init => Third_Pipe_X_Pos.OUTPUTSELECT
game_init => Third_Pipe_X_Pos.OUTPUTSELECT
game_init => Third_Pipe_X_Pos.OUTPUTSELECT
game_init => Third_Pipe_X_Pos.OUTPUTSELECT
game_init => Third_Pipe_X_Pos.OUTPUTSELECT
game_init => Third_Pipe_X_Pos.OUTPUTSELECT
game_init => Third_Pipe_X_Pos.OUTPUTSELECT
game_init => Third_Pipe_X_Pos.OUTPUTSELECT
game_init => Third_Pipe_X_Pos.OUTPUTSELECT
game_init => Third_Pipe_X_Pos.OUTPUTSELECT
level[0] => Add8.IN0
level[1] => Add8.IN3
level[2] => Add8.IN2
random_placer[0] => LessThan21.IN18
random_placer[0] => LessThan22.IN18
random_placer[0] => Third_Pipe_length[0].DATAIN
random_placer[0] => Second_Pipe_length[0].DATAIN
random_placer[0] => Pipe_length[0].DATAIN
random_placer[1] => LessThan21.IN17
random_placer[1] => LessThan22.IN17
random_placer[1] => Third_Pipe_length[1].DATAIN
random_placer[1] => Second_Pipe_length[1].DATAIN
random_placer[1] => Pipe_length[1].DATAIN
random_placer[2] => LessThan21.IN16
random_placer[2] => LessThan22.IN16
random_placer[2] => Third_Pipe_length[2].DATAIN
random_placer[2] => Second_Pipe_length[2].DATAIN
random_placer[2] => Pipe_length[2].DATAIN
random_placer[3] => LessThan21.IN15
random_placer[3] => LessThan22.IN15
random_placer[3] => Third_Pipe_length[3].DATAIN
random_placer[3] => Second_Pipe_length[3].DATAIN
random_placer[3] => Pipe_length[3].DATAIN
random_placer[4] => LessThan21.IN14
random_placer[4] => LessThan22.IN14
random_placer[4] => Third_Pipe_length[4].DATAIN
random_placer[4] => Second_Pipe_length[4].DATAIN
random_placer[4] => Pipe_length[4].DATAIN
random_placer[5] => LessThan21.IN13
random_placer[5] => LessThan22.IN13
random_placer[5] => Third_Pipe_length[5].DATAIN
random_placer[5] => Second_Pipe_length[5].DATAIN
random_placer[5] => Pipe_length[5].DATAIN
random_placer[6] => LessThan21.IN12
random_placer[6] => LessThan22.IN12
random_placer[6] => Third_Pipe_length[6].DATAIN
random_placer[6] => Second_Pipe_length[6].DATAIN
random_placer[6] => Pipe_length[6].DATAIN
random_placer[7] => LessThan21.IN11
random_placer[7] => LessThan22.IN11
random_placer[7] => Third_Pipe_length[7].DATAIN
random_placer[7] => Second_Pipe_length[7].DATAIN
random_placer[7] => Pipe_length[7].DATAIN
random_placer[8] => LessThan21.IN10
random_placer[8] => LessThan22.IN10
random_placer[8] => Third_Pipe_length[8].DATAIN
random_placer[8] => Second_Pipe_length[8].DATAIN
random_placer[8] => Pipe_length[8].DATAIN
RGB[0] <= pipe_on.DB_MAX_OUTPUT_PORT_TYPE
RGB[1] <= <GND>
RGB[2] <= <GND>
pipe_enable <= pipe_on.DB_MAX_OUTPUT_PORT_TYPE


|305_project|lsfr:inst4
clk => v_Q[0].CLK
clk => v_Q[1].CLK
clk => v_Q[2].CLK
clk => v_Q[3].CLK
clk => v_Q[4].CLK
clk => v_Q[5].CLK
clk => v_Q[6].CLK
clk => v_Q[7].CLK
clk => v_Q[8].CLK
Q[0] <= v_Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q.DB_MAX_OUTPUT_PORT_TYPE


|305_project|bomb:inst12
clk => ~NO_FANOUT~
vert_sync_int => bomb_speed[0].CLK
vert_sync_int => bomb_speed[1].CLK
vert_sync_int => bomb_speed[2].CLK
vert_sync_int => bomb_speed[3].CLK
vert_sync_int => bomb_speed[4].CLK
vert_sync_int => bomb_speed[5].CLK
vert_sync_int => bomb_speed[6].CLK
vert_sync_int => bomb_speed[7].CLK
vert_sync_int => bomb_speed[8].CLK
vert_sync_int => bomb_speed[9].CLK
vert_sync_int => bomb_Y_pos[0].CLK
vert_sync_int => bomb_Y_pos[1].CLK
vert_sync_int => bomb_Y_pos[2].CLK
vert_sync_int => bomb_Y_pos[3].CLK
vert_sync_int => bomb_Y_pos[4].CLK
vert_sync_int => bomb_Y_pos[5].CLK
vert_sync_int => bomb_Y_pos[6].CLK
vert_sync_int => bomb_Y_pos[7].CLK
vert_sync_int => bomb_Y_pos[8].CLK
vert_sync_int => bomb_Y_pos[9].CLK
vert_sync_int => \Move_bomb:ball_drop[0].CLK
vert_sync_int => \Move_bomb:ball_drop[1].CLK
vert_sync_int => \Move_bomb:ball_drop[2].CLK
vert_sync_int => \Move_bomb:ball_drop[3].CLK
vert_sync_int => \Move_bomb:ball_drop[4].CLK
vert_sync_int => \Move_bomb:ball_drop[5].CLK
vert_sync_int => \Move_bomb:random_adder[0].CLK
vert_sync_int => \Move_bomb:random_adder[1].CLK
vert_sync_int => \Move_bomb:random_adder[2].CLK
vert_sync_int => \Move_bomb:random_adder[3].CLK
vert_sync_int => \Move_bomb:random_adder[4].CLK
vert_sync_int => \Move_bomb:random_adder[5].CLK
vert_sync_int => \Move_bomb:random_adder[6].CLK
vert_sync_int => \Move_bomb:random_adder[7].CLK
vert_sync_int => \Move_bomb:random_adder[8].CLK
vert_sync_int => \Move_bomb:random_adder[9].CLK
vert_sync_int => \Move_bomb:random_adder[10].CLK
vert_sync_int => \Move_bomb:random_adder[11].CLK
vert_sync_int => \Move_bomb:random_adder[12].CLK
vert_sync_int => \Move_bomb:random_adder[13].CLK
vert_sync_int => \Move_bomb:random_adder[14].CLK
vert_sync_int => \Move_bomb:random_adder[15].CLK
vert_sync_int => \Move_bomb:random_adder[16].CLK
pixel_row[0] => LessThan2.IN10
pixel_row[0] => LessThan3.IN17
pixel_row[1] => LessThan2.IN9
pixel_row[1] => LessThan3.IN16
pixel_row[2] => LessThan2.IN8
pixel_row[2] => LessThan3.IN15
pixel_row[3] => Add1.IN14
pixel_row[3] => LessThan3.IN14
pixel_row[4] => Add1.IN13
pixel_row[4] => LessThan3.IN13
pixel_row[5] => Add1.IN12
pixel_row[5] => LessThan3.IN12
pixel_row[6] => Add1.IN11
pixel_row[6] => LessThan3.IN11
pixel_row[7] => Add1.IN10
pixel_row[7] => LessThan3.IN10
pixel_row[8] => Add1.IN9
pixel_row[8] => LessThan3.IN9
pixel_row[9] => Add1.IN8
pixel_row[9] => LessThan3.IN8
pixel_column[0] => LessThan0.IN20
pixel_column[0] => LessThan1.IN20
pixel_column[1] => LessThan0.IN19
pixel_column[1] => LessThan1.IN19
pixel_column[2] => LessThan0.IN18
pixel_column[2] => LessThan1.IN18
pixel_column[3] => Add0.IN14
pixel_column[3] => LessThan1.IN17
pixel_column[4] => Add0.IN13
pixel_column[4] => LessThan1.IN16
pixel_column[5] => Add0.IN12
pixel_column[5] => LessThan1.IN15
pixel_column[6] => Add0.IN11
pixel_column[6] => LessThan1.IN14
pixel_column[7] => Add0.IN10
pixel_column[7] => LessThan1.IN13
pixel_column[8] => Add0.IN9
pixel_column[8] => LessThan1.IN12
pixel_column[9] => Add0.IN8
pixel_column[9] => LessThan1.IN11
game_start => bomb_speed[0].OUTPUTSELECT
game_start => \Move_bomb:ball_drop[5].OUTPUTSELECT
game_start => \Move_bomb:ball_drop[4].OUTPUTSELECT
game_start => \Move_bomb:ball_drop[3].OUTPUTSELECT
game_start => \Move_bomb:ball_drop[2].OUTPUTSELECT
game_start => \Move_bomb:ball_drop[1].OUTPUTSELECT
game_start => bomb_speed[1].OUTPUTSELECT
game_start => bomb_speed[2].OUTPUTSELECT
game_start => bomb_speed[3].OUTPUTSELECT
game_start => bomb_speed[4].OUTPUTSELECT
game_start => bomb_speed[5].OUTPUTSELECT
game_start => bomb_speed[6].OUTPUTSELECT
game_start => bomb_speed[7].OUTPUTSELECT
game_start => bomb_speed[8].OUTPUTSELECT
game_start => bomb_speed[9].OUTPUTSELECT
game_start => \Move_bomb:ball_drop[0].OUTPUTSELECT
game_start => bomb_Y_pos[9].ENA
game_start => bomb_Y_pos[8].ENA
game_start => bomb_Y_pos[7].ENA
game_start => bomb_Y_pos[6].ENA
game_start => bomb_Y_pos[5].ENA
game_start => bomb_Y_pos[4].ENA
game_start => bomb_Y_pos[3].ENA
game_start => bomb_Y_pos[2].ENA
game_start => bomb_Y_pos[1].ENA
game_start => \Move_bomb:random_adder[16].ENA
game_start => \Move_bomb:random_adder[15].ENA
game_start => \Move_bomb:random_adder[14].ENA
game_start => \Move_bomb:random_adder[13].ENA
game_start => \Move_bomb:random_adder[12].ENA
game_start => \Move_bomb:random_adder[11].ENA
game_start => \Move_bomb:random_adder[10].ENA
game_start => \Move_bomb:random_adder[9].ENA
game_start => \Move_bomb:random_adder[8].ENA
game_start => \Move_bomb:random_adder[7].ENA
game_start => \Move_bomb:random_adder[6].ENA
game_start => \Move_bomb:random_adder[5].ENA
game_start => \Move_bomb:random_adder[4].ENA
game_start => \Move_bomb:random_adder[3].ENA
game_start => \Move_bomb:random_adder[2].ENA
game_start => \Move_bomb:random_adder[1].ENA
game_start => \Move_bomb:random_adder[0].ENA
game_start => bomb_Y_pos[0].ENA
game_init => bomb_Y_pos[0].ACLR
game_init => bomb_Y_pos[1].ACLR
game_init => bomb_Y_pos[2].PRESET
game_init => bomb_Y_pos[3].ACLR
game_init => bomb_Y_pos[4].PRESET
game_init => bomb_Y_pos[5].PRESET
game_init => bomb_Y_pos[6].ACLR
game_init => bomb_Y_pos[7].ACLR
game_init => bomb_Y_pos[8].ACLR
game_init => bomb_Y_pos[9].PRESET
game_init => \Move_bomb:random_adder[0].ACLR
game_init => \Move_bomb:random_adder[1].ACLR
game_init => \Move_bomb:random_adder[2].ACLR
game_init => \Move_bomb:random_adder[3].ACLR
game_init => \Move_bomb:random_adder[4].ACLR
game_init => \Move_bomb:random_adder[5].ACLR
game_init => \Move_bomb:random_adder[6].ACLR
game_init => \Move_bomb:random_adder[7].ACLR
game_init => \Move_bomb:random_adder[8].ACLR
game_init => \Move_bomb:random_adder[9].ACLR
game_init => \Move_bomb:random_adder[10].ACLR
game_init => \Move_bomb:random_adder[11].ACLR
game_init => \Move_bomb:random_adder[12].ACLR
game_init => \Move_bomb:random_adder[13].ACLR
game_init => \Move_bomb:random_adder[14].ACLR
game_init => \Move_bomb:random_adder[15].ACLR
game_init => \Move_bomb:random_adder[16].ACLR
game_init => bomb_speed[0].ENA
game_init => \Move_bomb:ball_drop[0].ENA
game_init => \Move_bomb:ball_drop[5].ENA
game_init => \Move_bomb:ball_drop[4].ENA
game_init => \Move_bomb:ball_drop[3].ENA
game_init => \Move_bomb:ball_drop[2].ENA
game_init => \Move_bomb:ball_drop[1].ENA
game_init => bomb_speed[9].ENA
game_init => bomb_speed[8].ENA
game_init => bomb_speed[7].ENA
game_init => bomb_speed[6].ENA
game_init => bomb_speed[5].ENA
game_init => bomb_speed[4].ENA
game_init => bomb_speed[3].ENA
game_init => bomb_speed[2].ENA
game_init => bomb_speed[1].ENA
level[0] => ~NO_FANOUT~
level[1] => ~NO_FANOUT~
level[2] => ~NO_FANOUT~
random_placer[0] => Add3.IN17
random_placer[1] => Add3.IN16
random_placer[2] => Add3.IN15
random_placer[3] => Add3.IN14
random_placer[4] => Add3.IN13
random_placer[5] => Add3.IN12
random_placer[6] => Add3.IN11
random_placer[7] => Add3.IN10
random_placer[8] => Add3.IN9
RGB[0] <= bomb_Display.DB_MAX_OUTPUT_PORT_TYPE
RGB[1] <= bomb_Display.DB_MAX_OUTPUT_PORT_TYPE
RGB[2] <= <GND>
bomb_enable <= bomb_Display.DB_MAX_OUTPUT_PORT_TYPE


|305_project|background_display:inst18
pixel_row[0] => ~NO_FANOUT~
pixel_row[1] => ~NO_FANOUT~
pixel_row[2] => Add0.IN16
pixel_row[2] => Add1.IN17
pixel_row[3] => Add0.IN15
pixel_row[3] => Add1.IN16
pixel_row[4] => Add0.IN13
pixel_row[4] => Add0.IN14
pixel_row[5] => Add0.IN11
pixel_row[5] => Add0.IN12
pixel_row[6] => Add0.IN9
pixel_row[6] => Add0.IN10
pixel_row[7] => Add0.IN7
pixel_row[7] => Add0.IN8
pixel_row[8] => Add0.IN5
pixel_row[8] => Add0.IN6
pixel_row[9] => Add0.IN3
pixel_row[9] => Add0.IN4
pixel_col[0] => ~NO_FANOUT~
pixel_col[1] => ~NO_FANOUT~
pixel_col[2] => background_gen:background_component.address[0]
pixel_col[3] => background_gen:background_component.address[1]
pixel_col[4] => background_gen:background_component.address[2]
pixel_col[5] => background_gen:background_component.address[3]
pixel_col[6] => background_gen:background_component.address[4]
pixel_col[7] => Add1.IN20
pixel_col[8] => Add1.IN19
pixel_col[9] => Add1.IN18
clock => background_gen:background_component.clock
background_rgb[0] <= background_gen:background_component.q[0]
background_rgb[1] <= background_gen:background_component.q[1]
background_rgb[2] <= background_gen:background_component.q[2]
background_rgb[3] <= background_gen:background_component.q[3]
background_rgb[4] <= background_gen:background_component.q[4]
background_rgb[5] <= background_gen:background_component.q[5]
background_rgb[6] <= background_gen:background_component.q[6]
background_rgb[7] <= background_gen:background_component.q[7]
background_rgb[8] <= background_gen:background_component.q[8]
background_rgb[9] <= background_gen:background_component.q[9]
background_rgb[10] <= background_gen:background_component.q[10]
background_rgb[11] <= background_gen:background_component.q[11]


|305_project|background_display:inst18|background_gen:background_component
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]


|305_project|background_display:inst18|background_gen:background_component|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_qlb1:auto_generated.address_a[0]
address_a[1] => altsyncram_qlb1:auto_generated.address_a[1]
address_a[2] => altsyncram_qlb1:auto_generated.address_a[2]
address_a[3] => altsyncram_qlb1:auto_generated.address_a[3]
address_a[4] => altsyncram_qlb1:auto_generated.address_a[4]
address_a[5] => altsyncram_qlb1:auto_generated.address_a[5]
address_a[6] => altsyncram_qlb1:auto_generated.address_a[6]
address_a[7] => altsyncram_qlb1:auto_generated.address_a[7]
address_a[8] => altsyncram_qlb1:auto_generated.address_a[8]
address_a[9] => altsyncram_qlb1:auto_generated.address_a[9]
address_a[10] => altsyncram_qlb1:auto_generated.address_a[10]
address_a[11] => altsyncram_qlb1:auto_generated.address_a[11]
address_a[12] => altsyncram_qlb1:auto_generated.address_a[12]
address_a[13] => altsyncram_qlb1:auto_generated.address_a[13]
address_a[14] => altsyncram_qlb1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qlb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qlb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_qlb1:auto_generated.q_a[1]
q_a[2] <= altsyncram_qlb1:auto_generated.q_a[2]
q_a[3] <= altsyncram_qlb1:auto_generated.q_a[3]
q_a[4] <= altsyncram_qlb1:auto_generated.q_a[4]
q_a[5] <= altsyncram_qlb1:auto_generated.q_a[5]
q_a[6] <= altsyncram_qlb1:auto_generated.q_a[6]
q_a[7] <= altsyncram_qlb1:auto_generated.q_a[7]
q_a[8] <= altsyncram_qlb1:auto_generated.q_a[8]
q_a[9] <= altsyncram_qlb1:auto_generated.q_a[9]
q_a[10] <= altsyncram_qlb1:auto_generated.q_a[10]
q_a[11] <= altsyncram_qlb1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|305_project|background_display:inst18|background_gen:background_component|altsyncram:altsyncram_component|altsyncram_qlb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_67a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_67a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_8nb:mux2.result[0]
q_a[1] <= mux_8nb:mux2.result[1]
q_a[2] <= mux_8nb:mux2.result[2]
q_a[3] <= mux_8nb:mux2.result[3]
q_a[4] <= mux_8nb:mux2.result[4]
q_a[5] <= mux_8nb:mux2.result[5]
q_a[6] <= mux_8nb:mux2.result[6]
q_a[7] <= mux_8nb:mux2.result[7]
q_a[8] <= mux_8nb:mux2.result[8]
q_a[9] <= mux_8nb:mux2.result[9]
q_a[10] <= mux_8nb:mux2.result[10]
q_a[11] <= mux_8nb:mux2.result[11]


|305_project|background_display:inst18|background_gen:background_component|altsyncram:altsyncram_component|altsyncram_qlb1:auto_generated|decode_67a:rden_decode
data[0] => w_anode206w[1].IN0
data[0] => w_anode220w[1].IN1
data[0] => w_anode229w[1].IN0
data[0] => w_anode238w[1].IN1
data[1] => w_anode206w[2].IN0
data[1] => w_anode220w[2].IN0
data[1] => w_anode229w[2].IN1
data[1] => w_anode238w[2].IN1
eq[0] <= w_anode206w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode220w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode229w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode238w[2].DB_MAX_OUTPUT_PORT_TYPE


|305_project|background_display:inst18|background_gen:background_component|altsyncram:altsyncram_component|altsyncram_qlb1:auto_generated|mux_8nb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[35] => _.IN1
data[36] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|305_project|seven_seg_message:inst10
switch => seg2[5].DATAIN
switch => seg2[3].DATAIN
switch => seg2[0].DATAIN
switch => seg3[5].DATAIN
switch => seg3[1].DATAIN
switch => seg3[0].DATAIN
switch => seg0[0].DATAIN
seg0[0] <= switch.DB_MAX_OUTPUT_PORT_TYPE
seg0[1] <= <VCC>
seg0[2] <= <VCC>
seg0[3] <= <GND>
seg0[4] <= <GND>
seg0[5] <= <GND>
seg0[6] <= <VCC>
seg1[0] <= <GND>
seg1[1] <= <GND>
seg1[2] <= <GND>
seg1[3] <= <VCC>
seg1[4] <= <GND>
seg1[5] <= <GND>
seg1[6] <= <GND>
seg2[0] <= switch.DB_MAX_OUTPUT_PORT_TYPE
seg2[1] <= <VCC>
seg2[2] <= <VCC>
seg2[3] <= switch.DB_MAX_OUTPUT_PORT_TYPE
seg2[4] <= <GND>
seg2[5] <= switch.DB_MAX_OUTPUT_PORT_TYPE
seg2[6] <= <GND>
seg3[0] <= switch.DB_MAX_OUTPUT_PORT_TYPE
seg3[1] <= switch.DB_MAX_OUTPUT_PORT_TYPE
seg3[2] <= <VCC>
seg3[3] <= <VCC>
seg3[4] <= <GND>
seg3[5] <= switch.DB_MAX_OUTPUT_PORT_TYPE
seg3[6] <= <GND>


