[submodule "sim/Assembly-To-Machine-Code-RISC-V"]
	path = sim/Assembly-To-Machine-Code-RISC-V
	url = https://github.com/Kritagya-Agarwal/Assembly-To-Machine-Code-RISC-V.git
[submodule "sim/riscv-assembler"]
	path = sim/riscv-assembler
	url = https://github.com/kcelebi/riscv-assembler.git
[submodule "sim/riscemu"]
	path = sim/riscemu
	url = https://github.com/AntonLydike/riscemu.git
[submodule "sim/rars"]
	path = sim/rars
	url = https://github.com/TheThirdOne/rars.git
[submodule "sim/riscv-tests"]
	path = sim/riscv-tests
	url = https://github.com/riscv-software-src/riscv-tests.git
[submodule "ref/core_uriscv"]
	path = ref/core_uriscv
	url = https://github.com/Bald-Badger/core_uriscv.git
[submodule "sim/bin2mif"]
	path = sim/bin2mif
	url = https://github.com/brNX/bin2mif.git
[submodule "formal/riscv-formal"]
	path = formal/riscv-formal
	url = https://github.com/Bald-Badger/riscv-formal.git
