/*
 * (C) 2006 Dirk W. Hoffmann. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 */

// Last review: 25.7.06

#ifndef _CPU_INC
#define _CPU_INC

#include "Memory.h"

class IEC;

//! The virtual 6510 processor
class CPU : public VirtualComponent {

private:
	//! Waiting cycles
	/*! The CPU will wait this number of cycles until the next command is executed.
		The variable is used inside the execute function for synchronization purposes. */
	int delay;
	
public:
	
	//! Addressing modes of the 6510 processor
	enum AddressingMode { 
		ADDR_IMPLIED,
		ADDR_ACCUMULATOR,
		ADDR_IMMEDIATE,
		ADDR_ZERO_PAGE,
		ADDR_ZERO_PAGE_X,
		ADDR_ZERO_PAGE_Y,
		ADDR_ABSOLUTE,
		ADDR_ABSOLUTE_X,
		ADDR_ABSOLUTE_Y,
		ADDR_INDIRECT_X,
		ADDR_INDIRECT_Y,
		ADDR_RELATIVE,
		ADDR_DIRECT,
		ADDR_INDIRECT
	};
	
	//! Error states of the virtual CPU
	/*! CPU_OK indicates normal operation. When a (soft or hard) breakpoint is reached, the CPU enters
	the CPU_BREAKPOINT_REACHED state. CPU_ILLEGAL_INSTRUCTION is entered when an opcode is not understood
	by the CPU. Once the CPU enters a different state than CPU_OK, the execution thread is terminated. 
	*/ 
	enum ErrorState {
		OK,
		BREAKPOINT_REACHED,
		WATCHPOINT_REACHED,
		ILLEGAL_INSTRUCTION,
	};

	//! Breakpoint type
	/*! Each memory call is marked with a breakpoint tag. Originally, each cell is tagged with NO_BREAKPOINT
		which has no effect. CPU execution will stop if the memory cell is tagged with SOFT_BREAKPOINT or HARD_BREAKPOINT.
		A SOFT_BREAKPOINT is breakpoint is deleted when reached and utilized by the "step over" feature of the debugger.
		A HARD_BREAKPOINT remains until explicitly deleteted and is usally set the user manually.
	*/	
	enum Breakpoint {
		NO_BREAKPOINT   = 0x00,
		HARD_BREAKPOINT = 0x01,
		SOFT_BREAKPOINT = 0x02,
	};

	//! Clock frequency of the original C64 (NTSC version) in Hz
	static const uint32_t CLOCK_FREQUENCY_NTSC = 1022700; //1023000;
	
	//! Clock frequency of the original C64 (PAL version) in Hz
	static const uint32_t CLOCK_FREQUENCY_PAL = 985248; // 985000;
	
	//! Bit position of the Negative flag
	static const uint8_t N_FLAG = 0x80;
	//! Bit position of the Overflow flag
	static const uint8_t V_FLAG = 0x40;
	//! Bit position of the Break flag
	static const uint8_t B_FLAG = 0x10;
	//! Bit position of the Decimal flag
	static const uint8_t D_FLAG = 0x08;
	//! Bit position of the Interrupt flag
	static const uint8_t I_FLAG = 0x04;
	//! Bit position of the Zero flag
	static const uint8_t Z_FLAG = 0x02;
	//! Bit position of the Carry flag
	static const uint8_t C_FLAG = 0x01;
	

private:
	//! Reference to the connected virtual memory
	/*! Use \a setMemory to set the value during initialization. 
		\warning The variable is "write once".
	*/	
	Memory *mem;
	
	// The accumulator register
	uint8_t A;
   // The X register
	uint8_t X;
	// The Y register
	uint8_t Y;

	// Program counter
	uint16_t PC;
	// Stack pointer
	uint8_t SP;
		
	//! Negative flag
	/*! The negative flag is set when the most significant bit (sign bit) equals 1. */
	uint8_t  N;
	//! Overflow flag
	/*! The overflow flag is set iff an arithmetic operation causes a \a signed overflow. */
	uint8_t  V;
	//! Break flag
	/*! Is set to signal external interrupt. */
	uint8_t  B;
	//! Decimal flag
	/*! If set, the CPU operates in BCD mode. (BCD mode is not supported yet). */	
	uint8_t  D;
	//! Interrupt flag
	/*! If set, all interrupts are blocked. (No interrupt request will be answered). */	
	uint8_t  I;
	//! Zero flag
	/*! The zero flag is set iff the result of an arithmetic operation is zero. */	
	uint8_t  Z;
	//! Carry flag
	/*! The carry flag is set iff an arithmetic operation causes an \a unsigned overflow. */	
	uint8_t  C;
					
	//! Number of elapsed clock cycles since power up
	uint64_t cycles;

	//! IRQ line (maskable interrupts)
	/*! The CPU checks the IRQ line before the next instruction is executed.
		If the Interrupt flag is cleared and at least one bit is set, the CPU performs an interrupt. 
		The IRQ line of the real CPU is driven by multiple sources (CIA, VIC). Each source is represented by a separate bit.
		\see CPU::I CPU::I_FLAG
	*/
	uint8_t irqLine;

	//! NMI line (non maskable interrupts)
	/*! The CPU checks the IRQ line before the next instruction is executed.
		If at least one bit is set, the CPU performs an interrupt, regardless of the value of the I flag. 
		The IRQ line of the real CPU is driven by multiple sources (CIA, VIC). Each source is represented by a separate bit.
	*/
	uint8_t nmiLine;
	
	//! Current error state
	ErrorState errorState;

	//! Callback function array pointing to the execution function of each instruction.
	int (CPU::*actionFunc[256])(void);
	
	//! Breakpoint tag for each memory cell
	/*! \see Breakpoint */
	uint8_t breakpoint[65536];

	//! Log file handle
	/*! If this variable is not NULL, the CPU dumps the CPU state into this file before
		a new opcode is executed. This feature is only meant for debugging as it slows
		down execution considerably.
	*/
	// FILE *logfile;
	
	//! Records all subroutine calls (DEPRECAtED)
	/*! Whenever a JSR instruction is executed, the address of the instruction is recorded in the callstack.
		The callstack is only queried by the GUI for debugging purposes. The virtual C64 is not using the information at all. 
	*/
	uint16_t callStack[256];
	
	//! Location of the next free cell of the callstack (DEPRECATED)
	uint8_t callStackPointer;

	//! Set bit of IRQ line
	inline void setIRQLine(uint8_t bit) { 
		assert(bit != 0);
		// debug("Raising bits %2X IRQ line, ");
		irqLine |= bit; 
		// debug("new value: %2X\n", irqLine);
	}
	
	//! Clear bit of IRQ line
	inline void clearIRQLine(uint8_t bit) { 
		assert(bit != 0);
		// debug("Clearing bits %2X IRQ line, "); 
		irqLine &= (0xff - bit);
		// debug("new value: %2X\n", irqLine);
	}

	//! Set bit of NMI line
	inline void setNMILine(uint8_t bit) { 
		assert(bit != 0);
		nmiLine |= bit; 
	}

	//! Clear bit of NMI line
	inline void clearNMILine(uint8_t bit) { 
		assert(bit != 0);
		nmiLine &= (0xff - bit); 
	}
	
#include "Instructions.h"
		
public:

	// Constructor
	CPU();
	
	// Destructor
	~CPU();

	// Brings CPU back to its initial state
	void reset();

	// Brings CPU back to its initial state
	// void reset(uint8_t PClo, uint8_t PChi);
	
	//! Binds CPU and memory together
	void setMemory(Memory *m) { assert(mem == NULL); mem = m; }
		
	//! Returns current value of the accumulator register
	inline uint8_t getA() { return A; };
	//! Returns current value of the X register
	inline uint8_t getX() { return X; };
	//! Returns current value of the Y register
	inline uint8_t getY() { return Y; };
	//! Returns current value of the program counter
	inline uint16_t getPC() { return PC; };
	//! Returns current value of the program counter	
	inline uint8_t getSP() { return SP; };
	
	//! Returns current value of the memory cell addressed by the program counter
	inline uint8_t peekPC() { return mem->peek(PC); }

	//! Returns 1, if Negative flag is set, 0 otherwise
	inline uint8_t getN() { return (N ? N_FLAG : 0); }
	//! Returns 1, if Overflow flag is set, 0 otherwise
	inline uint8_t getV() { return (V ? V_FLAG : 0); }
	//! Returns 1, if Break flag is set, 0 otherwise
	inline uint8_t getB() { return (B ? B_FLAG : 0); }
	//! Returns 1, if Decimal flag is set, 0 otherwise
	inline uint8_t getD() { return (D ? D_FLAG : 0); }
	//! Returns 1, if Interrupt flag is set, 0 otherwise
	inline uint8_t getI() { return (I ? I_FLAG : 0); }
	//! Returns 1, if Zero flag is set, 0 otherwise
	inline uint8_t getZ() { return (Z ? Z_FLAG : 0); }
	//! Returns 1, if Carry flag is set, 0 otherwise
	inline uint8_t getC() { return (C ? C_FLAG : 0); }
	//! Returns the status register 
	/*! Each bit in the status register corresponds to the value of a single flag, except bit 5 which is always set. */
	inline uint8_t getP() { return getN() | getV() | 32 | getB() | getD() | getI() | getZ() | getC(); }
	//! Returns the status register without the B flag
	/*! The bit position of the B flag is always 0. This function is needed for proper interrupt handling. When an IRQ
		or NMI is triggered internally, the status register is pushed on the stack with the B-flag cleared. */
	inline uint8_t getPWithClearedB() { return getN() | getV() | 32 | getD() | getI() | getZ() | getC(); }
	
	//! Write value to the accumulator register. Flags remain untouched.
	inline void setA(uint8_t a) { A = a; }
	//! Write value to the the X register. Flags remain untouched.
	inline void setX(uint8_t x) { X = x; }
	//! Write value to the the Y register. Flags remain untouched.
	inline void setY(uint8_t y) { Y = y; }
	//! Write value to the the program counter.
    inline void setPC(uint16_t pc) { PC = pc; }
	//! Change low byte of the program counter only
	inline void setPCL(uint8_t lo) { PC = (PC & (255 << 8)) + lo; }
	//! Change high byte of the program counter only
	inline void setPCH(uint8_t hi) { PC = (hi << 8) + (PC & 255); }
	//! Increment the program counter by the specified amount. 
	/*! If no argument is provided, the program counter is incremented by one. */
	inline void incPC(uint8_t offset = 1) { PC += offset; }
	//! Write value to the stack pointer
	inline void setSP(uint8_t sp) { SP = sp; }
	
	//! 0: Negative-flag is cleared, any other value: flag is set
	inline void setN(uint8_t n) { N = n; }
	//! 0: Overflow-flag is cleared, any other value: flag is set
	inline void setV(uint8_t v) { V = v; }
	//! 0: Break-flag is cleared, any other value: flag is set
	inline void setB(uint8_t b) { B = b; }
	//! 0: Decimal-flag is cleared, any other value: flag is set
	inline void setD(uint8_t d) { D = d; }
	//! 0: Interrupt-flag is cleared, any other value: flag is set
	inline void setI(uint8_t i) { I = i; }
	//! 0: Zero-flag is cleared, any other value: flag is set
	inline void setZ(uint8_t z) { Z = z; }
	//! 0: Carry-flag is cleared, any other value: flag is set
	inline void setC(uint8_t c) { C = c; }
	//! Write value to the status register. The value of bit 5 is ignored. */
	inline void setP(uint8_t p) 
		{ setN(p & N_FLAG); setV(p & V_FLAG); setB(p & B_FLAG); setD(p & D_FLAG); setI(p & I_FLAG); setZ(p & Z_FLAG); setC(p & C_FLAG); }
	inline void setPWithoutB(uint8_t p) 
		{ setN(p & N_FLAG); setV(p & V_FLAG); setD(p & D_FLAG); setI(p & I_FLAG); setZ(p & Z_FLAG); setC(p & C_FLAG); }
			
	//! Load value into the accumulator. The Z- and N-flag may change. */ 
	inline void loadA(uint8_t a) { A = a; N = a & 128; Z = (a == 0); }
	//! Load value into the X register. The Z- and N-flag may change. */ 
	inline void loadX(uint8_t x) { X = x; N = x & 128; Z = (x == 0); }
	//! Load value into the Y register. The Z- and N-flag may change. */ 
	inline void loadY(uint8_t y) { Y = y; N = y & 128; Z = (y == 0); }
	//! Load value into the stack register. The Z- and N-flag may change. */ 
	inline void loadSP(uint8_t s) { SP = s; N = s & 128; Z = (s == 0); }
	//! Load value into memory. The Z- and N-flag may change. */ 
	inline void loadM(uint16_t addr, uint8_t s) { mem->poke(addr, s); N = s & 128; Z = (s == 0); }
	
	//! Set CIA bit of IRQ line
	inline void setIRQLineCIA() { setIRQLine(0x01); }
	//! Set VIC bit of IRQ line
	inline void setIRQLineVIC() { setIRQLine(0x02); }
	//! Set VIA 1 bit of IRQ line (1541 drive)
	inline void setIRQLineVIA1() { setIRQLine(0x10); }
	//! Set VIA 2 bit of IRQ line (1541 drive)
	inline void setIRQLineVIA2() { setIRQLine(0x20); }
	//! Set ATN bit of IRQ line (1541 drive)
	inline void setIRQLineATN() { setIRQLine(0x40); }
	//! Clear CIA bit of IRQ line
	inline void clearIRQLineCIA() { clearIRQLine(0x01); }	
	//! Clear VIC bit of IRQ line
	inline void clearIRQLineVIC() { clearIRQLine(0x02); }	
	//! Clear VIA 1 bit of IRQ line (1541 drive)
	inline void clearIRQLineVIA1() { clearIRQLine(0x10); }	
	//! Clear VIA 2 bit of IRQ line (1541 drive)
	inline void clearIRQLineVIA2() { clearIRQLine(0x20); }	
	//! Clear ATN bit of IRQ line (1541 drive)
	inline void clearIRQLineATN() { clearIRQLine(0x40); }	
	//! Set CIA bit of NMI line
	inline void setNMILineCIA() { setNMILine(0x01); }	
	//! Clear CIA bit of NMI line
	inline void clearNMILineCIA() { clearNMILine(0x01); }
	//! Set Reset bit of NMI line
	inline void setNMILineReset() { setNMILine(0x08); }	
	//! Clear Reset bit of NMI line
	inline void clearNMILineReset() { clearNMILine(0x08); }
	
	//! Load internal state from a file
	bool load(FILE *file);
	//! Save internal state into a file
	bool save(FILE *file);
	
	//! Returns the three letter mnemonic for a given opcode
	char *getMnemonic(uint8_t opcode);
	//! Returns the three letter mnemonic of the next instruction to execute
	char *getMnemonic() { return getMnemonic(mem->peek(PC)); }
	//! Returns the adressing mode for a given opcode
	AddressingMode getAddressingMode(uint8_t opcode);
	//! Returns the adressing mode of the next instruction to execute
	AddressingMode getAddressingMode() { return getAddressingMode(mem->peek(PC)); }	
	//! Returns the length in bytes of the instruction with the specified opcode
	/*! Possible values: 1 to 3 */
	int getLengthOfInstruction(uint8_t opcode);
	//! Returns the length in bytes of the next instruction to execute
	/*! Possible values: 1 to 3 */
	inline int getLengthOfCurrentInstruction() { return getLengthOfInstruction(mem->peek(PC)); }
	//! Returns the address of the i-th next instruction, starting from the provided address
	/*! i = 0 will return the current value of the program counter */
	int getAddressOfNextIthInstruction(int i, uint16_t addr);
	//! Returns the address of the instruction following the current instruction
	/*! Possible values: 1 to 3 */
	inline int getAddressOfNextInstruction() { return getAddressOfNextIthInstruction(1, PC); }
	//! Disassemble current instruction
	char *disassemble();
	
	//! Returns the number of CPU cycles elapsed so far
	inline uint64_t getCycles() { return cycles; }
	
	//! Set the cycle count to the specified value
	inline void setCycles(uint64_t c) { cycles = c; }
	
	//! Execute a single command
	/*! Interrupt requests are ignored. Used inside the \a execute function and by the "step into" feature of the debugger. */
	int step();
	

	//! Execute CPU for one cycle
	/*! This is the normal operation mode. Interrupt requests are handled.
		\param deadCycles An optional argument. Specified the number of cycles that elapse without any CPU operation
	*/
	void executeOneCycle(int deadCycles = 0);
	
	
	//! Execute one CPU cycle
	/*! Currently this just calls (0).
	 \param signalBA This is the BA signal comming from the VIC. If true, the cycle is always exedcutet. If false,
	 the CPU can execute at most 3 consecutive write operations. The first read opertion will stun the CPU as long as 
	 signalBA is false.
	 */
	// TODO implement correct behaviour
	// at this point the cpu can make 3 succsessive write operations
	// after 3 write cycle the cpu must perform make a read operadion
	// the first read access will stun the cpu until BA becomes hi
	
	void inline executeOneCycle(bool signalBA) { if (signalBA) executeOneCycle(); }	

	//! Returns the current error state
	ErrorState getErrorState();
	//! Sets the current error state
	void setErrorState(ErrorState state);
	//! Reset the error state to "OK"
	void clearErrorState();
	
	//! Returns the breakpoint tag for the specified address
	uint8_t getBreakpoint(uint16_t addr) { return breakpoint[addr]; }

	//! Set a breakpoint tag at the specified address
	void setBreakpoint(uint16_t addr, uint8_t tag) { breakpoint[addr] = tag; }
	
	//! Sets a hard breakpoint at the specified address
	void setHardBreakpoint(uint16_t addr) { 
		debug("Setting hard breakpoint at address %d (%4X)\n", addr, addr);
		breakpoint[addr] |= HARD_BREAKPOINT; 
	}
	
	//! Deletes a hard breakpoint at the specified address
	void deleteHardBreakpoint(uint16_t addr) {
		debug("Deleting hard breakpoint at address %d (%4X)\n", addr, addr);
		breakpoint[addr] &= (255-HARD_BREAKPOINT); 
	}
	
	//! Sets or deletes a hard breakpoint at the specified address 
	void toggleHardBreakpoint(uint16_t addr) { breakpoint[addr] ^= HARD_BREAKPOINT; }

	//! Sets a soft breakpoint at the specified address
	void setSoftBreakpoint(uint16_t addr) { breakpoint[addr] |= SOFT_BREAKPOINT; }
	//! Deletes a soft breakpoint at the specified address
	void deleteSoftBreakpoint(uint16_t addr) { breakpoint[addr] &= (255-SOFT_BREAKPOINT); }
	//! Sets or deletes a hard breakpoint at the specified address 
	void toggleSoftBreakpoint(uint16_t addr) { breakpoint[addr] ^= SOFT_BREAKPOINT; }

	//! Read entry from callstack
	// bool getCallStack(uint8_t nr, uint16_t *addr) { return (nr < callStackPointer) ? *addr = callStack[nr], true : false; }
	int getTopOfCallStack() { return (callStackPointer > 0) ? callStack[callStackPointer-1] : -1; }
	
	void dumpState(); 
};
#endif
