 
****************************************
Report : timing
        -path full_clock
        -delay max
        -nets
        -max_paths 30
        -transition_time
Design : top
Version: T-2022.03-SP3
Date   : Fri Dec  6 17:23:34 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

  Startpoint: CIM_mem_top_0_output_mem_top_1_output_SRAM
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: CIM_mem_top_0_output_mem_top_1_output_SRAM
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                540000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  CIM_mem_top_0_output_mem_top_1_output_SRAM/CE1 (SRAM)     0.08     0.00      0.20 r    d u 
  CIM_mem_top_0_output_mem_top_1_output_SRAM/O1[421] (SRAM)     0.07     0.09     0.29 f d u 
  CIM_mem_top_0_output_mem_top_1_sram_output_1[421] (net)     4     0.00       0.29 f
  U75178/Y (OR2X1_RVT)                                    0.01      1.08       1.37 f
  n1497 (net)                                   1                   0.00       1.37 f
  U22920/Y (AO22X1_RVT)                                   0.03      0.67       2.04 f
  intadd_533_n11 (net)                          2                   0.00       2.04 f
  U19914/Y (INVX1_RVT)                                    0.01      1.09       3.13 r
  n1335 (net)                                   2                   0.00       3.13 r
  U19878/Y (OA21X1_RVT)                                   0.01      0.19       3.33 r
  n4879 (net)                                   1                   0.00       3.33 r
  U19831/Y (OA21X1_RVT)                                   0.01      0.15       3.47 r
  n4649 (net)                                   3                   0.00       3.47 r
  U19797/Y (OR2X1_RVT)                                    0.01      0.22       3.69 r
  n6573 (net)                                   1                   0.00       3.69 r
  U19752/Y (AND3X1_RVT)                                   0.01      0.16       3.85 r
  n43100 (net)                                  2                   0.00       3.85 r
  U22350/Y (OAI22X1_RVT)                                  0.03      0.24       4.09 f
  n3645 (net)                                   2                   0.00       4.09 f
  U19686/Y (AO22X1_RVT)                                   0.03      0.78       4.87 f
  intadd_533_n7 (net)                           1                   0.00       4.87 f
  U20271/CO (FADDX1_RVT)                                  0.04      1.54       6.41 f    mo 
  intadd_533_n6 (net)                           2                   0.00       6.41 f
  U20272/Y (IBUFFX4_RVT)                                  0.01      0.19       6.61 r
  n3646 (net)                                   1                   0.00       6.61 r
  U73696/Y (OAI22X1_RVT)                                  0.02      0.20       6.81 f
  intadd_533_n5 (net)                           1                   0.00       6.81 f
  U23884/CO (FADDX1_RVT)                                  0.01      1.50       8.31 f    mo 
  intadd_533_n4 (net)                           1                   0.00       8.31 f
  U20230/Y (IBUFFX8_RVT)                                  0.01      0.18       8.49 r
  n1349 (net)                                   2                   0.00       8.49 r
  U73513/Y (OAI22X1_RVT)                                  0.02      0.23       8.71 f
  intadd_533_n3 (net)                           2                   0.00       8.71 f
  U73489/Y (AO21X1_RVT)                                   0.02      0.78       9.49 f
  n867 (net)                                    1                   0.00       9.49 f
  U20224/Y (XNOR2X1_RVT)                                  0.02      1.44      10.93 f
  n4380 (net)                                   1                   0.00      10.93 f
  U26395/Y (AND2X1_RVT)                                   0.02      0.62      11.55 f
  CIM_mem_top_0_output_mem_top_1_sram_input_1[431] (net)     1      0.00      11.55 f
  CIM_mem_top_0_output_mem_top_1_output_SRAM/I1[431] (SRAM)     0.03     0.61    12.16 f d u 
  data arrival time                                                           12.16

  clock core_clk (rise edge)                                       12.00      12.00
  clock network delay (ideal)                                       0.20      12.20
  clock uncertainty                                                -0.12      12.08
  CIM_mem_top_0_output_mem_top_1_output_SRAM/CE1 (SRAM)             0.00      12.08 r
  library setup time                                                0.08      12.16
  data required time                                                          12.16
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          12.16
  data arrival time                                                          -12.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: CIM_mem_top_0_output_mem_top_1_output_SRAM
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: CIM_mem_top_0_output_mem_top_1_output_SRAM
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                540000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  CIM_mem_top_0_output_mem_top_1_output_SRAM/CE1 (SRAM)     0.08     0.00      0.20 r    d u 
  CIM_mem_top_0_output_mem_top_1_output_SRAM/O1[122] (SRAM)     0.02     0.05     0.25 f d u 
  CIM_mem_top_0_output_mem_top_1_sram_output_1[122] (net)     1     0.00       0.25 f
  U25322/Y (IBUFFX4_RVT)                                  0.01      0.16       0.41 r
  n3304 (net)                                   1                   0.00       0.41 r
  U22068/Y (INVX1_RVT)                                    0.05      0.23       0.64 f
  n3305 (net)                                   4                   0.00       0.64 f
  U19911/Y (NOR2X0_RVT)                                   0.01      1.05       1.69 r
  n6934 (net)                                   1                   0.00       1.69 r
  U19888/Y (NOR2X0_RVT)                                   0.01      0.21       1.90 f
  n6935 (net)                                   1                   0.00       1.90 f
  U22435/Y (AO21X1_RVT)                                   0.03      0.65       2.55 f
  n42802 (net)                                  2                   0.00       2.55 f
  U20872/Y (IBUFFX8_RVT)                                  0.01      0.21       2.76 r
  n1334 (net)                                   2                   0.00       2.76 r
  U26500/Y (OA22X1_RVT)                                   0.01      0.18       2.94 r
  n4532 (net)                                   1                   0.00       2.94 r
  U26066/Y (NAND2X1_RVT)                                  0.03      0.20       3.14 f
  n42808 (net)                                  2                   0.00       3.14 f
  U23596/Y (IBUFFX4_RVT)                                  0.01      0.19       3.33 r
  n4530 (net)                                   1                   0.00       3.33 r
  U74096/Y (OAI22X1_RVT)                                  0.02      0.20       3.53 f
  intadd_558_n7 (net)                           1                   0.00       3.53 f
  U21290/CO (FADDX1_RVT)                                  0.02      1.51       5.04 f    mo 
  intadd_558_n6 (net)                           1                   0.00       5.04 f
  U22923/Y (INVX0_RVT)                                    0.01      0.69       5.73 r
  n41399 (net)                                  2                   0.00       5.73 r
  U20602/Y (OAI22X1_RVT)                                  0.03      0.23       5.96 f
  n41584 (net)                                  2                   0.00       5.96 f
  U19523/Y (AO22X1_RVT)                                   0.03      0.78       6.75 f
  intadd_558_n4 (net)                           1                   0.00       6.75 f
  U23505/CO (FADDX1_RVT)                                  0.03      1.53       8.28 f    mo 
  intadd_558_n3 (net)                           1                   0.00       8.28 f
  U23953/CO (FADDX1_RVT)                                  0.02      1.52       9.80 f    mo 
  intadd_558_n2 (net)                           1                   0.00       9.80 f
  U28580/Y (XOR2X1_RVT)                                   0.02      1.13      10.93 f
  n6428 (net)                                   1                   0.00      10.93 f
  U28581/Y (AND2X1_RVT)                                   0.01      0.62      11.55 f
  CIM_mem_top_0_output_mem_top_1_sram_input_1[131] (net)     1      0.00      11.55 f
  CIM_mem_top_0_output_mem_top_1_output_SRAM/I1[131] (SRAM)     0.03     0.61    12.16 f d u 
  data arrival time                                                           12.16

  clock core_clk (rise edge)                                       12.00      12.00
  clock network delay (ideal)                                       0.20      12.20
  clock uncertainty                                                -0.12      12.08
  CIM_mem_top_0_output_mem_top_1_output_SRAM/CE1 (SRAM)             0.00      12.08 r
  library setup time                                                0.09      12.17
  data required time                                                          12.17
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          12.17
  data arrival time                                                          -12.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: CIM_mem_top_0_output_mem_top_1_output_SRAM
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: CIM_mem_top_0_output_mem_top_1_output_SRAM
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                540000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  CIM_mem_top_0_output_mem_top_1_output_SRAM/CE1 (SRAM)     0.08     0.00      0.20 r    d u 
  CIM_mem_top_0_output_mem_top_1_output_SRAM/O1[313] (SRAM)     0.07     0.09     0.29 f d u 
  CIM_mem_top_0_output_mem_top_1_sram_output_1[313] (net)     4     0.00       0.29 f
  U23471/Y (INVX0_RVT)                                    0.01      1.01       1.31 r
  n5189 (net)                                   1                   0.00       1.31 r
  U26884/Y (OA22X1_RVT)                                   0.01      0.16       1.47 r
  n42994 (net)                                  2                   0.00       1.47 r
  U26431/Y (INVX1_RVT)                                    0.01      0.23       1.70 f
  n4429 (net)                                   1                   0.00       1.70 f
  U19791/Y (AO21X1_RVT)                                   0.03      0.59       2.29 f
  intadd_542_n10 (net)                          1                   0.00       2.29 f
  U26104/CO (FADDX1_RVT)                                  0.02      1.51       3.80 f    mo 
  intadd_542_n9 (net)                           1                   0.00       3.80 f
  U21618/Y (INVX0_RVT)                                    0.01      0.69       4.49 r
  n42998 (net)                                  2                   0.00       4.49 r
  U26432/Y (OA21X1_RVT)                                   0.01      0.20       4.69 r
  n4430 (net)                                   2                   0.00       4.69 r
  U19652/Y (OAI22X1_RVT)                                  0.02      0.23       4.92 f
  intadd_542_n7 (net)                           1                   0.00       4.92 f
  U21428/CO (FADDX1_RVT)                                  0.04      1.55       6.47 f    mo 
  intadd_542_n6 (net)                           2                   0.00       6.47 f
  U19591/Y (AO22X1_RVT)                                   0.03      0.79       7.25 f
  intadd_542_n5 (net)                           1                   0.00       7.25 f
  U23906/CO (FADDX1_RVT)                                  0.03      1.53       8.78 f    mo 
  intadd_542_n4 (net)                           1                   0.00       8.78 f
  U25878/CO (FADDX1_RVT)                                  0.01      1.50      10.28 f    mo 
  intadd_542_n3 (net)                           2                   0.00      10.28 f
  U26105/Y (IBUFFX4_RVT)                                  0.01      0.18      10.47 r
  n42646 (net)                                  1                   0.00      10.47 r
  U19482/Y (OR2X1_RVT)                                    0.01      0.17      10.64 r
  n5200 (net)                                   1                   0.00      10.64 r
  U26889/Y (NAND3X0_RVT)                                  0.04      0.17      10.81 f
  n5413 (net)                                   1                   0.00      10.81 f
  U19384/Y (AND2X1_RVT)                                   0.02      0.73      11.54 f
  CIM_mem_top_0_output_mem_top_1_sram_input_1[323] (net)     1      0.00      11.54 f
  CIM_mem_top_0_output_mem_top_1_output_SRAM/I1[323] (SRAM)     0.03     0.61    12.16 f d u 
  data arrival time                                                           12.16

  clock core_clk (rise edge)                                       12.00      12.00
  clock network delay (ideal)                                       0.20      12.20
  clock uncertainty                                                -0.12      12.08
  CIM_mem_top_0_output_mem_top_1_output_SRAM/CE1 (SRAM)             0.00      12.08 r
  library setup time                                                0.08      12.16
  data required time                                                          12.16
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          12.16
  data arrival time                                                          -12.16
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


  Startpoint: CIM_mem_top_1_output_mem_top_1_output_SRAM
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: CIM_mem_top_1_output_mem_top_1_output_SRAM
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                540000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  CIM_mem_top_1_output_mem_top_1_output_SRAM/CE1 (SRAM)     0.08     0.00      0.20 r    d u 
  CIM_mem_top_1_output_mem_top_1_output_SRAM/O1[385] (SRAM)     0.04     0.06     0.26 f d u 
  CIM_mem_top_1_output_mem_top_1_sram_output_1[385] (net)     2     0.00       0.26 f
  U23536/Y (INVX0_RVT)                                    0.01      0.81       1.07 r
  n5140 (net)                                   2                   0.00       1.07 r
  U24635/Y (AND2X1_RVT)                                   0.01      0.18       1.26 r
  n1971 (net)                                   1                   0.00       1.26 r
  U26859/Y (OA22X1_RVT)                                   0.01      0.17       1.43 r
  n43442 (net)                                  2                   0.00       1.43 r
  U21771/Y (INVX1_RVT)                                    0.01      0.23       1.66 f
  n4417 (net)                                   1                   0.00       1.66 f
  U26421/Y (AO22X1_RVT)                                   0.03      0.66       2.32 f
  intadd_500_n10 (net)                          1                   0.00       2.32 f
  U26100/CO (FADDX1_RVT)                                  0.02      1.51       3.84 f    mo 
  intadd_500_n9 (net)                           1                   0.00       3.84 f
  U26864/Y (INVX0_RVT)                                    0.01      0.69       4.52 r
  n43446 (net)                                  2                   0.00       4.52 r
  U26419/Y (OA21X1_RVT)                                   0.01      0.20       4.73 r
  n4414 (net)                                   2                   0.00       4.73 r
  U21450/Y (OAI22X1_RVT)                                  0.02      0.23       4.95 f
  intadd_500_n7 (net)                           1                   0.00       4.95 f
  U21378/CO (FADDX1_RVT)                                  0.04      1.55       6.50 f    mo 
  intadd_500_n6 (net)                           2                   0.00       6.50 f
  U21285/Y (AO22X1_RVT)                                   0.03      0.79       7.29 f
  intadd_500_n5 (net)                           1                   0.00       7.29 f
  U23706/CO (FADDX1_RVT)                                  0.03      1.53       8.82 f    mo 
  intadd_500_n4 (net)                           1                   0.00       8.82 f
  U25886/CO (FADDX1_RVT)                                  0.01      1.50      10.32 f    mo 
  intadd_500_n3 (net)                           2                   0.00      10.32 f
  U26103/Y (IBUFFX4_RVT)                                  0.01      0.18      10.50 r
  n43449 (net)                                  2                   0.00      10.50 r
  U94825/Y (XNOR2X1_RVT)                                  0.22      0.36      10.86 f
  n41748 (net)                                  1                   0.00      10.86 f
  U94826/Y (AND2X1_RVT)                                   0.02      0.67      11.53 f
  CIM_mem_top_1_output_mem_top_1_sram_input_1[394] (net)     1      0.00      11.53 f
  CIM_mem_top_1_output_mem_top_1_output_SRAM/I1[394] (SRAM)     0.04     0.61    12.15 f d u 
  data arrival time                                                           12.15

  clock core_clk (rise edge)                                       12.00      12.00
  clock network delay (ideal)                                       0.20      12.20
  clock uncertainty                                                -0.12      12.08
  CIM_mem_top_1_output_mem_top_1_output_SRAM/CE1 (SRAM)             0.00      12.08 r
  library setup time                                                0.08      12.16
  data required time                                                          12.16
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          12.16
  data arrival time                                                          -12.15
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.01


  Startpoint: CIM_mem_top_1_output_mem_top_1_output_SRAM
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: CIM_mem_top_1_output_mem_top_1_output_SRAM
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                540000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  CIM_mem_top_1_output_mem_top_1_output_SRAM/CE2 (SRAM)     0.08     0.00      0.20 r    d u 
  CIM_mem_top_1_output_mem_top_1_output_SRAM/O2[348] (SRAM)     0.04     0.06     0.26 f d u 
  CIM_mem_top_1_output_mem_top_1_sram_output_2[348] (net)     2     0.00       0.26 f
  U26326/Y (IBUFFX4_RVT)                                  0.01      0.19       0.45 r
  n4916 (net)                                   1                   0.00       0.45 r
  U26317/Y (OR2X1_RVT)                                    0.01      0.17       0.62 r
  n54556 (net)                                  2                   0.00       0.62 r
  U19804/Y (INVX0_RVT)                                    0.04      0.20       0.83 f
  intadd_391_CI (net)                           1                   0.00       0.83 f
  intadd_391_U12/CO (FADDX1_RVT)                          0.02      1.52       2.34 f    mo 
  intadd_391_n11 (net)                          1                   0.00       2.34 f
  U19746/Y (INVX0_RVT)                                    0.01      0.69       3.03 r
  n1381 (net)                                   2                   0.00       3.03 r
  U26316/Y (OA21X1_RVT)                                   0.01      0.20       3.23 r
  n54560 (net)                                  3                   0.00       3.23 r
  U26741/Y (AO21X1_RVT)                                   0.01      0.21       3.44 r
  n54565 (net)                                  2                   0.00       3.44 r
  U19637/Y (OAI21X1_RVT)                                  0.03      0.23       3.68 f
  intadd_391_n7 (net)                           1                   0.00       3.68 f
  intadd_391_U7/CO (FADDX1_RVT)                           0.03      1.54       5.21 f    mo 
  intadd_391_n6 (net)                           2                   0.00       5.21 f
  U20000/Y (AO22X2_RVT)                                   0.02      0.76       5.97 f
  intadd_391_n5 (net)                           1                   0.00       5.97 f
  intadd_391_U5/CO (FADDX1_RVT)                           0.02      1.52       7.49 f    mo 
  intadd_391_n4 (net)                           2                   0.00       7.49 f
  U19999/Y (AO22X2_RVT)                                   0.02      0.77       8.26 f
  intadd_391_n3 (net)                           1                   0.00       8.26 f
  intadd_391_U3/CO (FADDX1_RVT)                           0.02      1.52       9.78 f    mo 
  intadd_391_n2 (net)                           1                   0.00       9.78 f
  U103284/Y (XOR2X1_RVT)                                  0.02      1.13      10.91 f
  n54568 (net)                                  1                   0.00      10.91 f
  U20728/Y (AND2X1_RVT)                                   0.02      0.62      11.53 f
  CIM_mem_top_1_output_mem_top_1_sram_input_2[359] (net)     1      0.00      11.53 f
  CIM_mem_top_1_output_mem_top_1_output_SRAM/I2[359] (SRAM)     0.04     0.61    12.15 f d u 
  data arrival time                                                           12.15

  clock core_clk (rise edge)                                       12.00      12.00
  clock network delay (ideal)                                       0.20      12.20
  clock uncertainty                                                -0.12      12.08
  CIM_mem_top_1_output_mem_top_1_output_SRAM/CE2 (SRAM)             0.00      12.08 r
  library setup time                                                0.08      12.16
  data required time                                                          12.16
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          12.16
  data arrival time                                                          -12.15
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.01


  Startpoint: CIM_mem_top_0_output_mem_top_1_output_SRAM
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: CIM_mem_top_0_output_mem_top_1_output_SRAM
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                540000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  CIM_mem_top_0_output_mem_top_1_output_SRAM/CE1 (SRAM)     0.08     0.00      0.20 r    d u 
  CIM_mem_top_0_output_mem_top_1_output_SRAM/O1[349] (SRAM)     0.02     0.05     0.25 f d u 
  CIM_mem_top_0_output_mem_top_1_sram_output_1[349] (net)     1     0.00       0.25 f
  U20415/Y (IBUFFX4_RVT)                                  0.01      0.16       0.41 r
  n1058 (net)                                   1                   0.00       0.41 r
  U20416/Y (IBUFFX8_RVT)                                  0.01      0.18       0.59 f
  n1059 (net)                                   4                   0.00       0.59 f
  U19899/Y (OR2X1_RVT)                                    0.01      1.22       1.81 f
  n6864 (net)                                   1                   0.00       1.81 f
  U28954/Y (AOI22X2_RVT)                                  0.01      0.65       2.46 r
  n43031 (net)                                  2                   0.00       2.46 r
  U49256/Y (OA22X1_RVT)                                   0.01      0.19       2.65 r
  n1620 (net)                                   2                   0.00       2.65 r
  U24282/Y (OA22X1_RVT)                                   0.01      0.18       2.84 r
  n43038 (net)                                  2                   0.00       2.84 r
  U24281/Y (INVX0_RVT)                                    0.02      0.19       3.02 f
  n6868 (net)                                   1                   0.00       3.02 f
  U22050/Y (AO22X1_RVT)                                   0.03      0.67       3.69 f
  n43041 (net)                                  2                   0.00       3.69 f
  U22504/Y (AO22X1_RVT)                                   0.03      0.74       4.43 f
  intadd_539_n7 (net)                           2                   0.00       4.43 f
  U23032/Y (INVX0_RVT)                                    0.01      0.81       5.24 r
  n1615 (net)                                   1                   0.00       5.24 r
  U32293/Y (OA22X1_RVT)                                   0.01      0.17       5.42 r
  n41275 (net)                                  2                   0.00       5.42 r
  U32292/Y (INVX0_RVT)                                    0.01      0.18       5.60 f
  n63730 (net)                                  1                   0.00       5.60 f
  U32206/Y (OA21X1_RVT)                                   0.02      0.55       6.15 f
  n1614 (net)                                   2                   0.00       6.15 f
  U23030/Y (AO21X1_RVT)                                   0.03      0.78       6.93 f
  intadd_539_n4 (net)                           1                   0.00       6.93 f
  U23465/CO (FADDX1_RVT)                                  0.04      1.55       8.48 f    mo 
  intadd_539_n3 (net)                           2                   0.00       8.48 f
  U24204/S (FADDX1_RVT)                                   0.02      2.43      10.91 f
  intadd_539_SUM_9_ (net)                       1                   0.00      10.91 f
  U94733/Y (AND2X1_RVT)                                   0.02      0.62      11.53 f
  CIM_mem_top_0_output_mem_top_1_sram_input_1[358] (net)     1      0.00      11.53 f
  CIM_mem_top_0_output_mem_top_1_output_SRAM/I1[358] (SRAM)     0.03     0.61    12.15 f d u 
  data arrival time                                                           12.15

  clock core_clk (rise edge)                                       12.00      12.00
  clock network delay (ideal)                                       0.20      12.20
  clock uncertainty                                                -0.12      12.08
  CIM_mem_top_0_output_mem_top_1_output_SRAM/CE1 (SRAM)             0.00      12.08 r
  library setup time                                                0.08      12.16
  data required time                                                          12.16
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          12.16
  data arrival time                                                          -12.15
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.02


  Startpoint: CIM_mem_top_0_output_mem_top_1_output_SRAM
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: CIM_mem_top_0_output_mem_top_1_output_SRAM
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                540000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  CIM_mem_top_0_output_mem_top_1_output_SRAM/CE1 (SRAM)     0.08     0.00      0.20 r    d u 
  CIM_mem_top_0_output_mem_top_1_output_SRAM/O1[133] (SRAM)     0.07     0.09     0.29 f d u 
  CIM_mem_top_0_output_mem_top_1_sram_output_1[133] (net)     4     0.00       0.29 f
  U23504/Y (INVX0_RVT)                                    0.01      1.01       1.31 r
  n4579 (net)                                   1                   0.00       1.31 r
  U60405/Y (OA22X1_RVT)                                   0.01      0.16       1.47 r
  n42812 (net)                                  2                   0.00       1.47 r
  U60404/Y (INVX0_RVT)                                    0.01      0.18       1.65 f
  n64057 (net)                                  1                   0.00       1.65 f
  U60403/Y (OA21X1_RVT)                                   0.01      0.54       2.19 f
  n6949 (net)                                   1                   0.00       2.19 f
  U25855/Y (AO21X2_RVT)                                   0.02      0.58       2.78 f
  n42816 (net)                                  2                   0.00       2.78 f
  U19806/Y (INVX0_RVT)                                    0.01      0.81       3.59 r
  n1372 (net)                                   2                   0.00       3.59 r
  U74545/Y (OA21X1_RVT)                                   0.01      0.19       3.78 r
  n1745 (net)                                   2                   0.00       3.78 r
  U19684/Y (OAI22X1_RVT)                                  0.02      0.24       4.02 f
  intadd_557_n7 (net)                           1                   0.00       4.02 f
  U21402/CO (FADDX1_RVT)                                  0.02      1.52       5.54 f    mo 
  intadd_557_n6 (net)                           2                   0.00       5.54 f
  U19644/Y (IBUFFX4_RVT)                                  0.01      0.19       5.73 r
  n752 (net)                                    1                   0.00       5.73 r
  U22354/Y (OAI22X1_RVT)                                  0.03      0.21       5.93 f
  n41581 (net)                                  2                   0.00       5.93 f
  U20022/Y (NAND2X0_RVT)                                  0.01      0.61       6.55 r
  n1740 (net)                                   1                   0.00       6.55 r
  U21140/Y (OAI21X1_RVT)                                  0.03      0.19       6.73 f
  intadd_557_n4 (net)                           1                   0.00       6.73 f
  U23503/CO (FADDX1_RVT)                                  0.03      1.53       8.26 f    mo 
  intadd_557_n3 (net)                           1                   0.00       8.26 f
  U23951/CO (FADDX1_RVT)                                  0.02      1.52       9.78 f    mo 
  intadd_557_n2 (net)                           1                   0.00       9.78 f
  U28583/Y (XOR2X1_RVT)                                   0.02      1.13      10.91 f
  n6430 (net)                                   1                   0.00      10.91 f
  U28584/Y (AND2X1_RVT)                                   0.02      0.62      11.53 f
  CIM_mem_top_0_output_mem_top_1_sram_input_1[143] (net)     1      0.00      11.53 f
  CIM_mem_top_0_output_mem_top_1_output_SRAM/I1[143] (SRAM)     0.03     0.61    12.15 f d u 
  data arrival time                                                           12.15

  clock core_clk (rise edge)                                       12.00      12.00
  clock network delay (ideal)                                       0.20      12.20
  clock uncertainty                                                -0.12      12.08
  CIM_mem_top_0_output_mem_top_1_output_SRAM/CE1 (SRAM)             0.00      12.08 r
  library setup time                                                0.08      12.16
  data required time                                                          12.16
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          12.16
  data arrival time                                                          -12.15
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.02


  Startpoint: CIM_mem_top_0_output_mem_top_1_output_SRAM
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: CIM_mem_top_0_output_mem_top_1_output_SRAM
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                540000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  CIM_mem_top_0_output_mem_top_1_output_SRAM/CE2 (SRAM)     0.08     0.00      0.20 r    d u 
  CIM_mem_top_0_output_mem_top_1_output_SRAM/O2[1] (SRAM)     0.07     0.09     0.29 f   d u 
  CIM_mem_top_0_output_mem_top_1_sram_output_2[1] (net)     3       0.00       0.29 f
  U74962/Y (OR2X1_RVT)                                    0.01      0.97       1.27 f
  n6452 (net)                                   1                   0.00       1.27 f
  U28609/Y (AO22X1_RVT)                                   0.02      0.68       1.95 f
  n54865 (net)                                  2                   0.00       1.95 f
  U19812/Y (AOI22X1_RVT)                                  0.01      0.79       2.74 r
  n54764 (net)                                  2                   0.00       2.74 r
  U45503/Y (OA21X1_RVT)                                   0.01      0.19       2.93 r
  n6100 (net)                                   2                   0.00       2.93 r
  U45502/Y (INVX0_RVT)                                    0.01      0.18       3.12 f
  n63921 (net)                                  1                   0.00       3.12 f
  U45501/Y (OAI21X1_RVT)                                  0.01      0.59       3.71 r
  n6458 (net)                                   1                   0.00       3.71 r
  U28613/Y (AND2X1_RVT)                                   0.01      0.16       3.87 r
  n54641 (net)                                  2                   0.00       3.87 r
  U28615/Y (OAI21X1_RVT)                                  0.03      0.24       4.11 f
  n54644 (net)                                  2                   0.00       4.11 f
  U36078/Y (AO22X1_RVT)                                   0.03      0.81       4.92 f
  n63824 (net)                                  3                   0.00       4.92 f
  U32902/Y (OA21X1_RVT)                                   0.01      0.84       5.75 f
  n63736 (net)                                  1                   0.00       5.75 f
  U32901/Y (AOI21X1_RVT)                                  0.01      0.65       6.40 r
  n41482 (net)                                  2                   0.00       6.40 r
  U28621/Y (OAI22X1_RVT)                                  0.02      0.23       6.63 f
  intadd_384_n4 (net)                           1                   0.00       6.63 f
  intadd_384_U4/CO (FADDX1_RVT)                           0.03      1.53       8.16 f    mo 
  intadd_384_n3 (net)                           1                   0.00       8.16 f
  intadd_384_U3/CO (FADDX1_RVT)                           0.02      1.52       9.68 f    mo 
  intadd_384_n2 (net)                           1                   0.00       9.68 f
  U103369/Y (XOR2X1_RVT)                                  0.02      1.13      10.81 f
  n54647 (net)                                  1                   0.00      10.81 f
  U103370/Y (AND2X1_RVT)                                  0.02      0.72      11.53 f
  CIM_mem_top_0_output_mem_top_1_sram_input_2[11] (net)     1       0.00      11.53 f
  CIM_mem_top_0_output_mem_top_1_output_SRAM/I2[11] (SRAM)     0.04     0.61    12.14 f  d u 
  data arrival time                                                           12.14

  clock core_clk (rise edge)                                       12.00      12.00
  clock network delay (ideal)                                       0.20      12.20
  clock uncertainty                                                -0.12      12.08
  CIM_mem_top_0_output_mem_top_1_output_SRAM/CE2 (SRAM)             0.00      12.08 r
  library setup time                                                0.08      12.16
  data required time                                                          12.16
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          12.16
  data arrival time                                                          -12.14
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.02


  Startpoint: CIM_mem_top_1_output_mem_top_1_output_SRAM
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: CIM_mem_top_1_output_mem_top_1_output_SRAM
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                540000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  CIM_mem_top_1_output_mem_top_1_output_SRAM/CE1 (SRAM)     0.08     0.00      0.20 r    d u 
  CIM_mem_top_1_output_mem_top_1_output_SRAM/O1[109] (SRAM)     0.02     0.05     0.25 f d u 
  CIM_mem_top_1_output_mem_top_1_sram_output_1[109] (net)     1     0.00       0.25 f
  U20105/Y (IBUFFX4_RVT)                                  0.01      0.16       0.41 r
  n781 (net)                                    1                   0.00       0.41 r
  U20106/Y (INVX1_RVT)                                    0.05      0.23       0.64 f
  n782 (net)                                    4                   0.00       0.64 f
  U75044/Y (OR2X1_RVT)                                    0.01      1.08       1.72 f
  n1447 (net)                                   1                   0.00       1.72 f
  U22861/Y (AO22X1_RVT)                                   0.03      0.62       2.34 f
  intadd_523_n11 (net)                          2                   0.00       2.34 f
  U19891/Y (INVX0_RVT)                                    0.01      0.81       3.16 r
  n4840 (net)                                   2                   0.00       3.16 r
  U56674/Y (OA21X1_RVT)                                   0.01      0.19       3.35 r
  n64023 (net)                                  1                   0.00       3.35 r
  U56673/Y (OA21X1_RVT)                                   0.01      0.15       3.50 r
  n5316 (net)                                   3                   0.00       3.50 r
  U26930/Y (OA21X1_RVT)                                   0.01      0.21       3.70 r
  n5317 (net)                                   1                   0.00       3.70 r
  U26931/Y (OA21X1_RVT)                                   0.01      0.14       3.85 r
  n43207 (net)                                  2                   0.00       3.85 r
  U21410/Y (OAI21X1_RVT)                                  0.03      0.23       4.08 f
  intadd_523_n8 (net)                           1                   0.00       4.08 f
  U21336/CO (FADDX1_RVT)                                  0.04      1.54       5.62 f    mo 
  intadd_523_n7 (net)                           2                   0.00       5.62 f
  U21315/Y (AO22X1_RVT)                                   0.03      0.79       6.41 f
  intadd_523_n6 (net)                           1                   0.00       6.41 f
  U103870/CO (FADDX1_RVT)                                 0.03      1.53       7.94 f    mo 
  intadd_523_n5 (net)                           1                   0.00       7.94 f
  U23401/CO (FADDX1_RVT)                                  0.03      1.53       9.46 f    mo 
  intadd_523_n4 (net)                           2                   0.00       9.46 f
  U20736/Y (INVX1_RVT)                                    0.01      1.09      10.55 r
  n3821 (net)                                   1                   0.00      10.55 r
  U24312/Y (XNOR2X1_RVT)                                  0.02      0.34      10.89 f
  intadd_523_SUM_8_ (net)                       1                   0.00      10.89 f
  U94525/Y (AND2X1_RVT)                                   0.02      0.62      11.51 f
  CIM_mem_top_1_output_mem_top_1_sram_input_1[117] (net)     1      0.00      11.51 f
  CIM_mem_top_1_output_mem_top_1_output_SRAM/I1[117] (SRAM)     0.04     0.61    12.13 f d u 
  data arrival time                                                           12.13

  clock core_clk (rise edge)                                       12.00      12.00
  clock network delay (ideal)                                       0.20      12.20
  clock uncertainty                                                -0.12      12.08
  CIM_mem_top_1_output_mem_top_1_output_SRAM/CE1 (SRAM)             0.00      12.08 r
  library setup time                                                0.08      12.16
  data required time                                                          12.16
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          12.16
  data arrival time                                                          -12.13
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.04


  Startpoint: CIM_mem_top_0_output_mem_top_1_output_SRAM
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: CIM_mem_top_0_output_mem_top_1_output_SRAM
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                540000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  CIM_mem_top_0_output_mem_top_1_output_SRAM/CE1 (SRAM)     0.08     0.00      0.20 r    d u 
  CIM_mem_top_0_output_mem_top_1_output_SRAM/O1[313] (SRAM)     0.07     0.09     0.29 f d u 
  CIM_mem_top_0_output_mem_top_1_sram_output_1[313] (net)     4     0.00       0.29 f
  U23471/Y (INVX0_RVT)                                    0.01      1.01       1.31 r
  n5189 (net)                                   1                   0.00       1.31 r
  U26884/Y (OA22X1_RVT)                                   0.01      0.16       1.47 r
  n42994 (net)                                  2                   0.00       1.47 r
  U26431/Y (INVX1_RVT)                                    0.01      0.23       1.70 f
  n4429 (net)                                   1                   0.00       1.70 f
  U19791/Y (AO21X1_RVT)                                   0.03      0.59       2.29 f
  intadd_542_n10 (net)                          1                   0.00       2.29 f
  U26104/CO (FADDX1_RVT)                                  0.02      1.51       3.80 f    mo 
  intadd_542_n9 (net)                           1                   0.00       3.80 f
  U21618/Y (INVX0_RVT)                                    0.01      0.69       4.49 r
  n42998 (net)                                  2                   0.00       4.49 r
  U26432/Y (OA21X1_RVT)                                   0.01      0.20       4.69 r
  n4430 (net)                                   2                   0.00       4.69 r
  U19652/Y (OAI22X1_RVT)                                  0.02      0.23       4.92 f
  intadd_542_n7 (net)                           1                   0.00       4.92 f
  U21428/CO (FADDX1_RVT)                                  0.04      1.55       6.47 f    mo 
  intadd_542_n6 (net)                           2                   0.00       6.47 f
  U19591/Y (AO22X1_RVT)                                   0.03      0.79       7.25 f
  intadd_542_n5 (net)                           1                   0.00       7.25 f
  U23906/CO (FADDX1_RVT)                                  0.03      1.53       8.78 f    mo 
  intadd_542_n4 (net)                           1                   0.00       8.78 f
  U25878/CO (FADDX1_RVT)                                  0.01      1.50      10.28 f    mo 
  intadd_542_n3 (net)                           2                   0.00      10.28 f
  U20269/Y (IBUFFX8_RVT)                                  0.01      0.21      10.49 r
  n883 (net)                                    2                   0.00      10.49 r
  U94837/Y (XNOR2X1_RVT)                                  0.02      0.39      10.88 f
  n41753 (net)                                  1                   0.00      10.88 f
  U94838/Y (AND2X1_RVT)                                   0.02      0.62      11.50 f
  CIM_mem_top_0_output_mem_top_1_sram_input_1[322] (net)     1      0.00      11.50 f
  CIM_mem_top_0_output_mem_top_1_output_SRAM/I1[322] (SRAM)     0.03     0.61    12.12 f d u 
  data arrival time                                                           12.12

  clock core_clk (rise edge)                                       12.00      12.00
  clock network delay (ideal)                                       0.20      12.20
  clock uncertainty                                                -0.12      12.08
  CIM_mem_top_0_output_mem_top_1_output_SRAM/CE1 (SRAM)             0.00      12.08 r
  library setup time                                                0.08      12.16
  data required time                                                          12.16
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          12.16
  data arrival time                                                          -12.12
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.05


  Startpoint: CIM_mem_top_1_output_mem_top_1_output_SRAM
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: CIM_mem_top_1_output_mem_top_1_output_SRAM
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                540000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  CIM_mem_top_1_output_mem_top_1_output_SRAM/CE1 (SRAM)     0.08     0.00      0.20 r    d u 
  CIM_mem_top_1_output_mem_top_1_output_SRAM/O1[385] (SRAM)     0.04     0.06     0.26 f d u 
  CIM_mem_top_1_output_mem_top_1_sram_output_1[385] (net)     2     0.00       0.26 f
  U23536/Y (INVX0_RVT)                                    0.01      0.81       1.07 r
  n5140 (net)                                   2                   0.00       1.07 r
  U24635/Y (AND2X1_RVT)                                   0.01      0.18       1.26 r
  n1971 (net)                                   1                   0.00       1.26 r
  U26859/Y (OA22X1_RVT)                                   0.01      0.17       1.43 r
  n43442 (net)                                  2                   0.00       1.43 r
  U21771/Y (INVX1_RVT)                                    0.01      0.23       1.66 f
  n4417 (net)                                   1                   0.00       1.66 f
  U26421/Y (AO22X1_RVT)                                   0.03      0.66       2.32 f
  intadd_500_n10 (net)                          1                   0.00       2.32 f
  U26100/CO (FADDX1_RVT)                                  0.02      1.51       3.84 f    mo 
  intadd_500_n9 (net)                           1                   0.00       3.84 f
  U26864/Y (INVX0_RVT)                                    0.01      0.69       4.52 r
  n43446 (net)                                  2                   0.00       4.52 r
  U26419/Y (OA21X1_RVT)                                   0.01      0.20       4.73 r
  n4414 (net)                                   2                   0.00       4.73 r
  U21450/Y (OAI22X1_RVT)                                  0.02      0.23       4.95 f
  intadd_500_n7 (net)                           1                   0.00       4.95 f
  U21378/CO (FADDX1_RVT)                                  0.04      1.55       6.50 f    mo 
  intadd_500_n6 (net)                           2                   0.00       6.50 f
  U21285/Y (AO22X1_RVT)                                   0.03      0.79       7.29 f
  intadd_500_n5 (net)                           1                   0.00       7.29 f
  U23706/CO (FADDX1_RVT)                                  0.03      1.53       8.82 f    mo 
  intadd_500_n4 (net)                           1                   0.00       8.82 f
  U25886/CO (FADDX1_RVT)                                  0.01      1.50      10.32 f    mo 
  intadd_500_n3 (net)                           2                   0.00      10.32 f
  U20281/Y (IBUFFX4_RVT)                                  0.01      0.18      10.50 r
  n893 (net)                                    1                   0.00      10.50 r
  U23350/Y (OR2X1_RVT)                                    0.01      0.17      10.67 r
  n5145 (net)                                   1                   0.00      10.67 r
  U26861/Y (NAND3X0_RVT)                                  0.16      0.17      10.84 f
  n5407 (net)                                   1                   0.00      10.84 f
  U26102/Y (AND2X1_RVT)                                   0.02      0.66      11.50 f
  CIM_mem_top_1_output_mem_top_1_sram_input_1[395] (net)     1      0.00      11.50 f
  CIM_mem_top_1_output_mem_top_1_output_SRAM/I1[395] (SRAM)     0.04     0.61    12.12 f d u 
  data arrival time                                                           12.12

  clock core_clk (rise edge)                                       12.00      12.00
  clock network delay (ideal)                                       0.20      12.20
  clock uncertainty                                                -0.12      12.08
  CIM_mem_top_1_output_mem_top_1_output_SRAM/CE1 (SRAM)             0.00      12.08 r
  library setup time                                                0.08      12.16
  data required time                                                          12.16
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          12.16
  data arrival time                                                          -12.12
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.05


  Startpoint: CIM_mem_top_0_output_mem_top_1_output_SRAM
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: CIM_mem_top_0_output_mem_top_1_output_SRAM
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                540000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  CIM_mem_top_0_output_mem_top_1_output_SRAM/CE1 (SRAM)     0.08     0.00      0.20 r    d u 
  CIM_mem_top_0_output_mem_top_1_output_SRAM/O1[74] (SRAM)     0.07     0.09     0.29 f  d u 
  CIM_mem_top_0_output_mem_top_1_sram_output_1[74] (net)     4      0.00       0.29 f
  U25408/Y (NOR2X4_RVT)                                   0.01      1.21       1.50 r
  n6898 (net)                                   1                   0.00       1.50 r
  U23277/Y (NOR2X0_RVT)                                   0.01      0.21       1.71 f
  n6899 (net)                                   1                   0.00       1.71 f
  U25857/Y (AO21X2_RVT)                                   0.02      0.58       2.29 f
  n42758 (net)                                  2                   0.00       2.29 f
  U21765/Y (IBUFFX2_RVT)                                  0.01      0.74       3.03 r
  n1375 (net)                                   2                   0.00       3.03 r
  U74333/Y (OA21X1_RVT)                                   0.01      0.19       3.22 r
  n1747 (net)                                   2                   0.00       3.22 r
  U21476/Y (OAI22X1_RVT)                                  0.02      0.24       3.46 f
  intadd_562_n7 (net)                           1                   0.00       3.46 f
  U21405/CO (FADDX1_RVT)                                  0.02      1.51       4.98 f    mo 
  intadd_562_n6 (net)                           1                   0.00       4.98 f
  U26570/Y (INVX0_RVT)                                    0.01      0.69       5.66 r
  n41351 (net)                                  2                   0.00       5.66 r
  U22482/Y (OAI22X1_RVT)                                  0.03      0.25       5.91 f
  n41530 (net)                                  2                   0.00       5.91 f
  U28563/Y (AO22X1_RVT)                                   0.03      0.78       6.70 f
  intadd_562_n4 (net)                           1                   0.00       6.70 f
  U23447/CO (FADDX1_RVT)                                  0.03      1.53       8.23 f    mo 
  intadd_562_n3 (net)                           1                   0.00       8.23 f
  U23871/CO (FADDX1_RVT)                                  0.02      1.52       9.75 f    mo 
  intadd_562_n2 (net)                           1                   0.00       9.75 f
  U28566/Y (XOR2X1_RVT)                                   0.02      1.13      10.88 f
  n6393 (net)                                   1                   0.00      10.88 f
  U28567/Y (AND2X1_RVT)                                   0.01      0.62      11.50 f
  CIM_mem_top_0_output_mem_top_1_sram_input_1[83] (net)     1       0.00      11.50 f
  CIM_mem_top_0_output_mem_top_1_output_SRAM/I1[83] (SRAM)     0.03     0.61    12.11 f  d u 
  data arrival time                                                           12.11

  clock core_clk (rise edge)                                       12.00      12.00
  clock network delay (ideal)                                       0.20      12.20
  clock uncertainty                                                -0.12      12.08
  CIM_mem_top_0_output_mem_top_1_output_SRAM/CE1 (SRAM)             0.00      12.08 r
  library setup time                                                0.09      12.17
  data required time                                                          12.17
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          12.17
  data arrival time                                                          -12.11
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.05


  Startpoint: CIM_mem_top_1_output_mem_top_1_output_SRAM
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: CIM_mem_top_1_output_mem_top_1_output_SRAM
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                540000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  CIM_mem_top_1_output_mem_top_1_output_SRAM/CE1 (SRAM)     0.08     0.00      0.20 r    d u 
  CIM_mem_top_1_output_mem_top_1_output_SRAM/O1[373] (SRAM)     0.07     0.09     0.29 f d u 
  CIM_mem_top_1_output_mem_top_1_sram_output_1[373] (net)     4     0.00       0.29 f
  U23355/Y (INVX0_RVT)                                    0.01      1.01       1.31 r
  n5150 (net)                                   1                   0.00       1.31 r
  U20229/Y (OA22X1_RVT)                                   0.01      0.16       1.47 r
  n43429 (net)                                  2                   0.00       1.47 r
  U19842/Y (INVX0_RVT)                                    0.02      0.18       1.65 f
  n4421 (net)                                   1                   0.00       1.65 f
  U26423/Y (AO22X1_RVT)                                   0.03      0.66       2.32 f
  intadd_501_n10 (net)                          1                   0.00       2.32 f
  U26101/CO (FADDX1_RVT)                                  0.02      1.51       3.83 f    mo 
  intadd_501_n9 (net)                           1                   0.00       3.83 f
  U26870/Y (INVX0_RVT)                                    0.01      0.69       4.52 r
  n43433 (net)                                  2                   0.00       4.52 r
  U26420/Y (OA21X1_RVT)                                   0.01      0.20       4.72 r
  n4415 (net)                                   2                   0.00       4.72 r
  U21399/Y (OAI22X1_RVT)                                  0.02      0.23       4.95 f
  intadd_501_n7 (net)                           1                   0.00       4.95 f
  U21387/CO (FADDX1_RVT)                                  0.04      1.55       6.50 f    mo 
  intadd_501_n6 (net)                           2                   0.00       6.50 f
  U21286/Y (AO22X1_RVT)                                   0.03      0.79       7.28 f
  intadd_501_n5 (net)                           1                   0.00       7.28 f
  U23709/CO (FADDX1_RVT)                                  0.03      1.53       8.81 f    mo 
  intadd_501_n4 (net)                           1                   0.00       8.81 f
  U25885/CO (FADDX1_RVT)                                  0.01      1.51      10.32 f    mo 
  intadd_501_n3 (net)                           3                   0.00      10.32 f
  U20283/Y (IBUFFX4_RVT)                                  0.01      0.20      10.52 r
  n895 (net)                                    1                   0.00      10.52 r
  U23353/Y (OR2X1_RVT)                                    0.01      0.17      10.69 r
  n5155 (net)                                   1                   0.00      10.69 r
  U19467/Y (NAND3X0_RVT)                                  0.04      0.17      10.86 f
  n5406 (net)                                   1                   0.00      10.86 f
  U23236/Y (AND2X1_RVT)                                   0.02      0.63      11.49 f
  CIM_mem_top_1_output_mem_top_1_sram_input_1[383] (net)     1      0.00      11.49 f
  CIM_mem_top_1_output_mem_top_1_output_SRAM/I1[383] (SRAM)     0.04     0.61    12.10 f d u 
  data arrival time                                                           12.10

  clock core_clk (rise edge)                                       12.00      12.00
  clock network delay (ideal)                                       0.20      12.20
  clock uncertainty                                                -0.12      12.08
  CIM_mem_top_1_output_mem_top_1_output_SRAM/CE1 (SRAM)             0.00      12.08 r
  library setup time                                                0.08      12.16
  data required time                                                          12.16
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          12.16
  data arrival time                                                          -12.10
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.06


  Startpoint: CIM_mem_top_1_output_mem_top_1_output_SRAM
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: CIM_mem_top_1_output_mem_top_1_output_SRAM
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                540000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  CIM_mem_top_1_output_mem_top_1_output_SRAM/CE1 (SRAM)     0.08     0.00      0.20 r    d u 
  CIM_mem_top_1_output_mem_top_1_output_SRAM/O1[13] (SRAM)     0.07     0.10     0.30 f  d u 
  CIM_mem_top_1_output_mem_top_1_sram_output_1[13] (net)     4      0.00       0.30 f
  U23395/Y (INVX0_RVT)                                    0.01      1.01       1.31 r
  n5188 (net)                                   1                   0.00       1.31 r
  U22517/Y (OA22X1_RVT)                                   0.02      0.17       1.48 r
  n43113 (net)                                  2                   0.00       1.48 r
  U19773/Y (OAI22X1_RVT)                                  0.02      0.23       1.70 f
  intadd_531_n10 (net)                          1                   0.00       1.70 f
  U21599/CO (FADDX1_RVT)                                  0.05      1.56       3.26 f    mo 
  intadd_531_n9 (net)                           3                   0.00       3.26 f
  U19737/Y (OAI21X1_RVT)                                  0.01      0.83       4.09 r
  n4426 (net)                                   1                   0.00       4.09 r
  U26430/Y (NAND2X0_RVT)                                  0.06      0.18       4.27 f
  intadd_531_n7 (net)                           1                   0.00       4.27 f
  U19672/CO (FADDX1_RVT)                                  0.04      1.56       5.83 f    mo 
  intadd_531_n6 (net)                           2                   0.00       5.83 f
  U19627/Y (AO22X1_RVT)                                   0.03      0.79       6.62 f
  intadd_531_n5 (net)                           1                   0.00       6.62 f
  U23377/CO (FADDX1_RVT)                                  0.03      1.53       8.15 f    mo 
  intadd_531_n4 (net)                           3                   0.00       8.15 f
  U28501/Y (OA21X1_RVT)                                   0.01      0.87       9.02 f
  n63578 (net)                                  1                   0.00       9.02 f
  U22175/Y (AO21X1_RVT)                                   0.02      0.64       9.66 f
  n62671 (net)                                  2                   0.00       9.66 f
  U22173/Y (INVX0_RVT)                                    0.01      0.81      10.47 r
  n1348 (net)                                   2                   0.00      10.47 r
  U19452/Y (XNOR2X1_RVT)                                  0.02      0.39      10.86 f
  n41759 (net)                                  1                   0.00      10.86 f
  U94850/Y (AND2X1_RVT)                                   0.02      0.62      11.49 f
  CIM_mem_top_1_output_mem_top_1_sram_input_1[22] (net)     1       0.00      11.49 f
  CIM_mem_top_1_output_mem_top_1_output_SRAM/I1[22] (SRAM)     0.04     0.61    12.10 f  d u 
  data arrival time                                                           12.10

  clock core_clk (rise edge)                                       12.00      12.00
  clock network delay (ideal)                                       0.20      12.20
  clock uncertainty                                                -0.12      12.08
  CIM_mem_top_1_output_mem_top_1_output_SRAM/CE1 (SRAM)             0.00      12.08 r
  library setup time                                                0.08      12.16
  data required time                                                          12.16
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          12.16
  data arrival time                                                          -12.10
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.06


  Startpoint: CIM_mem_top_0_output_mem_top_1_output_SRAM
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: CIM_mem_top_0_output_mem_top_1_output_SRAM
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                540000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  CIM_mem_top_0_output_mem_top_1_output_SRAM/CE1 (SRAM)     0.08     0.00      0.20 r    d u 
  CIM_mem_top_0_output_mem_top_1_output_SRAM/O1[277] (SRAM)     0.07     0.09     0.29 f d u 
  CIM_mem_top_0_output_mem_top_1_sram_output_1[277] (net)     3     0.00       0.29 f
  U23478/Y (INVX0_RVT)                                    0.01      0.92       1.21 r
  n4729 (net)                                   2                   0.00       1.21 r
  U23479/Y (AND2X1_RVT)                                   0.01      0.18       1.39 r
  n1979 (net)                                   1                   0.00       1.39 r
  U61953/Y (OA22X1_RVT)                                   0.01      0.16       1.55 r
  n42955 (net)                                  2                   0.00       1.55 r
  U61952/Y (INVX0_RVT)                                    0.01      0.18       1.73 f
  n64078 (net)                                  1                   0.00       1.73 f
  U61950/Y (OA21X1_RVT)                                   0.01      0.54       2.27 f
  n6971 (net)                                   1                   0.00       2.27 f
  U22511/Y (AO21X1_RVT)                                   0.04      0.66       2.93 f
  n42959 (net)                                  3                   0.00       2.93 f
  U26617/Y (IBUFFX4_RVT)                                  0.02      0.21       3.15 r
  n4727 (net)                                   1                   0.00       3.15 r
  U19793/Y (OA22X1_RVT)                                   0.01      0.17       3.32 r
  n4725 (net)                                   1                   0.00       3.32 r
  U23062/Y (NAND2X0_RVT)                                  0.07      0.20       3.51 f
  n42965 (net)                                  2                   0.00       3.51 f
  U20265/Y (IBUFFX8_RVT)                                  0.01      0.22       3.73 r
  n4723 (net)                                   1                   0.00       3.73 r
  U21338/Y (OAI22X1_RVT)                                  0.02      0.21       3.95 f
  intadd_545_n7 (net)                           1                   0.00       3.95 f
  U23129/CO (FADDX1_RVT)                                  0.02      1.51       5.46 f    mo 
  intadd_545_n6 (net)                           1                   0.00       5.46 f
  U26621/Y (INVX0_RVT)                                    0.01      0.69       6.15 r
  n41373 (net)                                  2                   0.00       6.15 r
  U73666/Y (OA22X1_RVT)                                   0.01      0.19       6.34 r
  n1509 (net)                                   2                   0.00       6.34 r
  U21143/Y (OAI22X1_RVT)                                  0.02      0.24       6.58 f
  intadd_545_n4 (net)                           1                   0.00       6.58 f
  U19506/CO (FADDX1_RVT)                                  0.03      1.53       8.11 f    mo 
  intadd_545_n3 (net)                           1                   0.00       8.11 f
  U23912/CO (FADDX1_RVT)                                  0.02      1.52       9.63 f    mo 
  intadd_545_n2 (net)                           1                   0.00       9.63 f
  U95742/Y (XOR2X1_RVT)                                   0.02      1.13      10.76 f
  n42608 (net)                                  1                   0.00      10.76 f
  U20667/Y (AND2X1_RVT)                                   0.01      0.72      11.49 f
  CIM_mem_top_0_output_mem_top_1_sram_input_1[287] (net)     1      0.00      11.49 f
  CIM_mem_top_0_output_mem_top_1_output_SRAM/I1[287] (SRAM)     0.03     0.61    12.10 f d u 
  data arrival time                                                           12.10

  clock core_clk (rise edge)                                       12.00      12.00
  clock network delay (ideal)                                       0.20      12.20
  clock uncertainty                                                -0.12      12.08
  CIM_mem_top_0_output_mem_top_1_output_SRAM/CE1 (SRAM)             0.00      12.08 r
  library setup time                                                0.09      12.17
  data required time                                                          12.17
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          12.17
  data arrival time                                                          -12.10
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.07


  Startpoint: CIM_mem_top_0_output_mem_top_1_output_SRAM
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: CIM_mem_top_0_output_mem_top_1_output_SRAM
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                540000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  CIM_mem_top_0_output_mem_top_1_output_SRAM/CE1 (SRAM)     0.08     0.00      0.20 r    d u 
  CIM_mem_top_0_output_mem_top_1_output_SRAM/O1[385] (SRAM)     0.02     0.05     0.25 f d u 
  CIM_mem_top_0_output_mem_top_1_sram_output_1[385] (net)     1     0.00       0.25 f
  U20413/Y (IBUFFX4_RVT)                                  0.01      0.16       0.41 r
  n1056 (net)                                   1                   0.00       0.41 r
  U20414/Y (IBUFFX8_RVT)                                  0.01      0.18       0.59 f
  n1057 (net)                                   4                   0.00       0.59 f
  U19898/Y (OR2X1_RVT)                                    0.01      1.22       1.81 f
  n6877 (net)                                   1                   0.00       1.81 f
  U28961/Y (AOI22X2_RVT)                                  0.01      0.65       2.46 r
  n43063 (net)                                  2                   0.00       2.46 r
  U49490/Y (OA22X1_RVT)                                   0.01      0.19       2.65 r
  n1617 (net)                                   2                   0.00       2.65 r
  U24284/Y (OA22X1_RVT)                                   0.01      0.18       2.84 r
  n43070 (net)                                  2                   0.00       2.84 r
  U24283/Y (INVX0_RVT)                                    0.01      0.18       3.02 f
  n6880 (net)                                   1                   0.00       3.02 f
  U28962/Y (AO22X1_RVT)                                   0.03      0.62       3.64 f
  n43073 (net)                                  2                   0.00       3.64 f
  U22055/Y (AO22X1_RVT)                                   0.03      0.74       4.38 f
  intadd_536_n7 (net)                           2                   0.00       4.38 f
  U23028/Y (INVX0_RVT)                                    0.01      0.81       5.19 r
  n1611 (net)                                   1                   0.00       5.19 r
  U32205/Y (OA22X1_RVT)                                   0.01      0.17       5.37 r
  n41272 (net)                                  2                   0.00       5.37 r
  U32204/Y (INVX0_RVT)                                    0.01      0.18       5.55 f
  n63729 (net)                                  1                   0.00       5.55 f
  U32178/Y (OA21X1_RVT)                                   0.02      0.55       6.10 f
  n1610 (net)                                   2                   0.00       6.10 f
  U23026/Y (AO21X1_RVT)                                   0.03      0.78       6.88 f
  intadd_536_n4 (net)                           1                   0.00       6.88 f
  U23457/CO (FADDX1_RVT)                                  0.04      1.55       8.43 f    mo 
  intadd_536_n3 (net)                           2                   0.00       8.43 f
  U24198/S (FADDX1_RVT)                                   0.02      2.43      10.86 f
  intadd_536_SUM_9_ (net)                       1                   0.00      10.86 f
  U94729/Y (AND2X1_RVT)                                   0.01      0.62      11.48 f
  CIM_mem_top_0_output_mem_top_1_sram_input_1[394] (net)     1      0.00      11.48 f
  CIM_mem_top_0_output_mem_top_1_output_SRAM/I1[394] (SRAM)     0.03     0.61    12.10 f d u 
  data arrival time                                                           12.10

  clock core_clk (rise edge)                                       12.00      12.00
  clock network delay (ideal)                                       0.20      12.20
  clock uncertainty                                                -0.12      12.08
  CIM_mem_top_0_output_mem_top_1_output_SRAM/CE1 (SRAM)             0.00      12.08 r
  library setup time                                                0.09      12.17
  data required time                                                          12.17
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          12.17
  data arrival time                                                          -12.10
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.07


  Startpoint: CIM_mem_top_0_output_mem_top_1_output_SRAM
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: CIM_mem_top_0_output_mem_top_1_output_SRAM
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                540000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  CIM_mem_top_0_output_mem_top_1_output_SRAM/CE1 (SRAM)     0.08     0.00      0.20 r    d u 
  CIM_mem_top_0_output_mem_top_1_output_SRAM/O1[64] (SRAM)     0.03     0.06     0.26 f  d u 
  CIM_mem_top_0_output_mem_top_1_sram_output_1[64] (net)     1      0.00       0.26 f
  U25456/Y (INVX0_RVT)                                    0.01      0.68       0.94 r
  n3451 (net)                                   1                   0.00       0.94 r
  U22066/Y (INVX0_RVT)                                    0.09      0.24       1.18 f
  n3452 (net)                                   4                   0.00       1.18 f
  U23293/Y (NOR2X0_RVT)                                   0.01      1.25       2.43 r
  n2172 (net)                                   2                   0.00       2.43 r
  U21794/Y (OR2X1_RVT)                                    0.01      0.22       2.65 r
  n4750 (net)                                   1                   0.00       2.65 r
  U19788/Y (OA22X1_RVT)                                   0.01      0.15       2.80 r
  n4755 (net)                                   1                   0.00       2.80 r
  U23428/Y (NAND2X0_RVT)                                  0.08      0.20       3.01 f
  n42750 (net)                                  2                   0.00       3.01 f
  U42437/Y (AO22X1_RVT)                                   0.03      0.80       3.80 f
  intadd_563_n7 (net)                           1                   0.00       3.80 f
  U23128/CO (FADDX1_RVT)                                  0.04      1.55       5.35 f    mo 
  intadd_563_n6 (net)                           2                   0.00       5.35 f
  U23096/Y (INVX0_RVT)                                    0.01      0.81       6.16 r
  n41354 (net)                                  1                   0.00       6.16 r
  U73640/Y (OA22X1_RVT)                                   0.01      0.17       6.33 r
  n1506 (net)                                   2                   0.00       6.33 r
  U20600/Y (OAI22X1_RVT)                                  0.02      0.24       6.57 f
  intadd_563_n4 (net)                           1                   0.00       6.57 f
  U19507/CO (FADDX1_RVT)                                  0.03      1.53       8.10 f    mo 
  intadd_563_n3 (net)                           1                   0.00       8.10 f
  U23874/CO (FADDX1_RVT)                                  0.02      1.52       9.62 f    mo 
  intadd_563_n2 (net)                           1                   0.00       9.62 f
  U95740/Y (XOR2X1_RVT)                                   0.02      1.13      10.76 f
  n42606 (net)                                  1                   0.00      10.76 f
  U20673/Y (AND2X1_RVT)                                   0.01      0.72      11.48 f
  CIM_mem_top_0_output_mem_top_1_sram_input_1[71] (net)     1       0.00      11.48 f
  CIM_mem_top_0_output_mem_top_1_output_SRAM/I1[71] (SRAM)     0.03     0.61    12.09 f  d u 
  data arrival time                                                           12.09

  clock core_clk (rise edge)                                       12.00      12.00
  clock network delay (ideal)                                       0.20      12.20
  clock uncertainty                                                -0.12      12.08
  CIM_mem_top_0_output_mem_top_1_output_SRAM/CE1 (SRAM)             0.00      12.08 r
  library setup time                                                0.09      12.17
  data required time                                                          12.17
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          12.17
  data arrival time                                                          -12.09
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.07


  Startpoint: CIM_mem_top_0_output_mem_top_1_output_SRAM
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: CIM_mem_top_0_output_mem_top_1_output_SRAM
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                540000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  CIM_mem_top_0_output_mem_top_1_output_SRAM/CE2 (SRAM)     0.08     0.00      0.20 r    d u 
  CIM_mem_top_0_output_mem_top_1_output_SRAM/O2[72] (SRAM)     0.05     0.07     0.27 f  d u 
  CIM_mem_top_0_output_mem_top_1_sram_output_2[72] (net)     2      0.00       0.27 f
  U20262/Y (NAND2X0_RVT)                                  0.02      0.73       1.00 r
  n54713 (net)                                  2                   0.00       1.00 r
  U19950/Y (INVX0_RVT)                                    0.04      0.21       1.21 f
  intadd_378_CI (net)                           1                   0.00       1.21 f
  intadd_378_U12/CO (FADDX1_RVT)                          0.02      1.53       2.74 f    mo 
  intadd_378_n11 (net)                          2                   0.00       2.74 f
  U60867/Y (AO21X1_RVT)                                   0.02      0.77       3.51 f
  n64062 (net)                                  2                   0.00       3.51 f
  U60849/Y (OA21X1_RVT)                                   0.02      0.64       4.15 f
  n6725 (net)                                   1                   0.00       4.15 f
  U51941/Y (OR2X1_RVT)                                    0.03      0.85       5.00 f
  intadd_378_n9 (net)                           2                   0.00       5.00 f
  U51940/Y (OA21X1_RVT)                                   0.01      0.64       5.64 f
  n1568 (net)                                   1                   0.00       5.64 f
  U19729/Y (AO21X1_RVT)                                   0.01      0.63       6.28 f
  intadd_378_n8 (net)                           1                   0.00       6.28 f
  U20790/Y (INVX0_RVT)                                    0.01      0.69       6.96 r
  n1364 (net)                                   2                   0.00       6.96 r
  U29602/Y (OA21X1_RVT)                                   0.01      0.20       7.17 r
  n54721 (net)                                  3                   0.00       7.17 r
  U19641/Y (AND3X1_RVT)                                   0.01      0.19       7.35 r
  n4499 (net)                                   1                   0.00       7.35 r
  U21214/Y (OR2X1_RVT)                                    0.01      0.18       7.53 r
  n6081 (net)                                   2                   0.00       7.53 r
  U22994/Y (OA21X1_RVT)                                   0.01      0.20       7.73 r
  n41626 (net)                                  2                   0.00       7.73 r
  U21141/Y (AO21X1_RVT)                                   0.01      0.17       7.91 r
  n6635 (net)                                   1                   0.00       7.91 r
  U23407/Y (NAND2X0_RVT)                                  0.06      0.18       8.08 f
  n5408 (net)                                   1                   0.00       8.08 f
  intadd_378_U3/CO (FADDX1_RVT)                           0.02      1.53       9.62 f    mo 
  intadd_378_n2 (net)                           1                   0.00       9.62 f
  U103454/Y (XOR2X1_RVT)                                  0.02      1.13      10.75 f
  n54724 (net)                                  1                   0.00      10.75 f
  U21095/Y (AND2X1_RVT)                                   0.02      0.72      11.47 f
  CIM_mem_top_0_output_mem_top_1_sram_input_2[83] (net)     1       0.00      11.47 f
  CIM_mem_top_0_output_mem_top_1_output_SRAM/I2[83] (SRAM)     0.04     0.61    12.08 f  d u 
  data arrival time                                                           12.08

  clock core_clk (rise edge)                                       12.00      12.00
  clock network delay (ideal)                                       0.20      12.20
  clock uncertainty                                                -0.12      12.08
  CIM_mem_top_0_output_mem_top_1_output_SRAM/CE2 (SRAM)             0.00      12.08 r
  library setup time                                                0.08      12.16
  data required time                                                          12.16
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          12.16
  data arrival time                                                          -12.08
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.08


  Startpoint: CIM_mem_top_0_output_mem_top_1_output_SRAM
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: CIM_mem_top_0_output_mem_top_1_output_SRAM
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                540000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  CIM_mem_top_0_output_mem_top_1_output_SRAM/CE2 (SRAM)     0.08     0.00      0.20 r    d u 
  CIM_mem_top_0_output_mem_top_1_output_SRAM/O2[48] (SRAM)     0.05     0.07     0.27 f  d u 
  CIM_mem_top_0_output_mem_top_1_sram_output_2[48] (net)     2      0.00       0.27 f
  U20261/Y (NAND2X0_RVT)                                  0.02      0.73       1.00 r
  n54686 (net)                                  2                   0.00       1.00 r
  U19949/Y (INVX0_RVT)                                    0.04      0.21       1.21 f
  intadd_380_CI (net)                           1                   0.00       1.21 f
  intadd_380_U12/CO (FADDX1_RVT)                          0.02      1.53       2.74 f    mo 
  intadd_380_n11 (net)                          2                   0.00       2.74 f
  U60872/Y (AO21X1_RVT)                                   0.02      0.77       3.51 f
  n64063 (net)                                  2                   0.00       3.51 f
  U60868/Y (OA21X1_RVT)                                   0.02      0.64       4.15 f
  n6720 (net)                                   1                   0.00       4.15 f
  U51936/Y (OR2X1_RVT)                                    0.03      0.85       5.00 f
  intadd_380_n9 (net)                           2                   0.00       5.00 f
  U51935/Y (OA21X1_RVT)                                   0.01      0.64       5.64 f
  n1572 (net)                                   1                   0.00       5.64 f
  U19728/Y (AO21X1_RVT)                                   0.01      0.63       6.28 f
  intadd_380_n8 (net)                           1                   0.00       6.28 f
  U20789/Y (INVX0_RVT)                                    0.01      0.69       6.96 r
  n1359 (net)                                   2                   0.00       6.96 r
  U29666/Y (OA21X1_RVT)                                   0.01      0.20       7.17 r
  n54694 (net)                                  3                   0.00       7.17 r
  U19640/Y (AND3X1_RVT)                                   0.01      0.19       7.35 r
  n4507 (net)                                   1                   0.00       7.35 r
  U19625/Y (OR2X1_RVT)                                    0.01      0.18       7.53 r
  n6085 (net)                                   2                   0.00       7.53 r
  U19579/Y (OA21X1_RVT)                                   0.01      0.20       7.73 r
  n41630 (net)                                  2                   0.00       7.73 r
  U19530/Y (AO21X1_RVT)                                   0.01      0.17       7.91 r
  n6628 (net)                                   1                   0.00       7.91 r
  U23408/Y (NAND2X0_RVT)                                  0.06      0.18       8.08 f
  n5462 (net)                                   1                   0.00       8.08 f
  intadd_380_U3/CO (FADDX1_RVT)                           0.02      1.53       9.62 f    mo 
  intadd_380_n2 (net)                           1                   0.00       9.62 f
  U103425/Y (XOR2X1_RVT)                                  0.02      1.13      10.75 f
  n54698 (net)                                  1                   0.00      10.75 f
  U21100/Y (AND2X1_RVT)                                   0.02      0.72      11.47 f
  CIM_mem_top_0_output_mem_top_1_sram_input_2[59] (net)     1       0.00      11.47 f
  CIM_mem_top_0_output_mem_top_1_output_SRAM/I2[59] (SRAM)     0.04     0.61    12.08 f  d u 
  data arrival time                                                           12.08

  clock core_clk (rise edge)                                       12.00      12.00
  clock network delay (ideal)                                       0.20      12.20
  clock uncertainty                                                -0.12      12.08
  CIM_mem_top_0_output_mem_top_1_output_SRAM/CE2 (SRAM)             0.00      12.08 r
  library setup time                                                0.08      12.16
  data required time                                                          12.16
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          12.16
  data arrival time                                                          -12.08
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.08


  Startpoint: CIM_mem_top_0_output_mem_top_1_output_SRAM
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: CIM_mem_top_0_output_mem_top_1_output_SRAM
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                540000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  CIM_mem_top_0_output_mem_top_1_output_SRAM/CE1 (SRAM)     0.08     0.00      0.20 r    d u 
  CIM_mem_top_0_output_mem_top_1_output_SRAM/O1[360] (SRAM)     0.04     0.07     0.27 f d u 
  CIM_mem_top_0_output_mem_top_1_sram_output_1[360] (net)     2     0.00       0.27 f
  U68287/Y (NAND2X0_RVT)                                  0.02      0.73       1.00 r
  n42497 (net)                                  2                   0.00       1.00 r
  U62967/Y (INVX1_RVT)                                    0.03      0.25       1.25 f
  intadd_538_CI (net)                           2                   0.00       1.25 f
  U26119/Y (AO22X1_RVT)                                   0.04      0.82       2.08 f
  intadd_538_n11 (net)                          3                   0.00       2.08 f
  U56879/Y (NAND2X0_RVT)                                  0.02      0.83       2.90 r
  n6750 (net)                                   2                   0.00       2.90 r
  U56789/Y (AND3X1_RVT)                                   0.01      0.17       3.07 r
  n5099 (net)                                   1                   0.00       3.07 r
  U23463/Y (AO22X1_RVT)                                   0.01      0.16       3.23 r
  n43046 (net)                                  2                   0.00       3.23 r
  U26834/Y (OAI22X1_RVT)                                  0.02      0.23       3.46 f
  intadd_538_n8 (net)                           1                   0.00       3.46 f
  U103864/CO (FADDX1_RVT)                                 0.04      1.55       5.01 f    mo 
  intadd_538_n7 (net)                           2                   0.00       5.01 f
  U24709/Y (AOI22X1_RVT)                                  0.01      0.80       5.81 r
  n2034 (net)                                   2                   0.00       5.81 r
  U34854/Y (OA21X1_RVT)                                   0.01      0.20       6.01 r
  n41446 (net)                                  2                   0.00       6.01 r
  U34843/Y (INVX0_RVT)                                    0.02      0.18       6.20 f
  n63807 (net)                                  1                   0.00       6.20 f
  U33136/Y (AO22X1_RVT)                                   0.03      0.66       6.86 f
  intadd_538_n4 (net)                           1                   0.00       6.86 f
  U21224/CO (FADDX1_RVT)                                  0.05      1.55       8.41 f    mo 
  intadd_538_n3 (net)                           2                   0.00       8.41 f
  U23774/S (FADDX1_RVT)                                   0.02      2.44      10.85 f
  intadd_538_SUM_9_ (net)                       1                   0.00      10.85 f
  U94696/Y (AND2X1_RVT)                                   0.01      0.62      11.47 f
  CIM_mem_top_0_output_mem_top_1_sram_input_1[370] (net)     1      0.00      11.47 f
  CIM_mem_top_0_output_mem_top_1_output_SRAM/I1[370] (SRAM)     0.03     0.61    12.08 f d u 
  data arrival time                                                           12.08

  clock core_clk (rise edge)                                       12.00      12.00
  clock network delay (ideal)                                       0.20      12.20
  clock uncertainty                                                -0.12      12.08
  CIM_mem_top_0_output_mem_top_1_output_SRAM/CE1 (SRAM)             0.00      12.08 r
  library setup time                                                0.09      12.17
  data required time                                                          12.17
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          12.17
  data arrival time                                                          -12.08
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.08


  Startpoint: CIM_mem_top_1_output_mem_top_1_output_SRAM
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: CIM_mem_top_1_output_mem_top_1_output_SRAM
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                540000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  CIM_mem_top_1_output_mem_top_1_output_SRAM/CE1 (SRAM)     0.08     0.00      0.20 r    d u 
  CIM_mem_top_1_output_mem_top_1_output_SRAM/O1[373] (SRAM)     0.07     0.09     0.29 f d u 
  CIM_mem_top_1_output_mem_top_1_sram_output_1[373] (net)     4     0.00       0.29 f
  U23355/Y (INVX0_RVT)                                    0.01      1.01       1.31 r
  n5150 (net)                                   1                   0.00       1.31 r
  U20229/Y (OA22X1_RVT)                                   0.01      0.16       1.47 r
  n43429 (net)                                  2                   0.00       1.47 r
  U19842/Y (INVX0_RVT)                                    0.02      0.18       1.65 f
  n4421 (net)                                   1                   0.00       1.65 f
  U26423/Y (AO22X1_RVT)                                   0.03      0.66       2.32 f
  intadd_501_n10 (net)                          1                   0.00       2.32 f
  U26101/CO (FADDX1_RVT)                                  0.02      1.51       3.83 f    mo 
  intadd_501_n9 (net)                           1                   0.00       3.83 f
  U26870/Y (INVX0_RVT)                                    0.01      0.69       4.52 r
  n43433 (net)                                  2                   0.00       4.52 r
  U26420/Y (OA21X1_RVT)                                   0.01      0.20       4.72 r
  n4415 (net)                                   2                   0.00       4.72 r
  U21399/Y (OAI22X1_RVT)                                  0.02      0.23       4.95 f
  intadd_501_n7 (net)                           1                   0.00       4.95 f
  U21387/CO (FADDX1_RVT)                                  0.04      1.55       6.50 f    mo 
  intadd_501_n6 (net)                           2                   0.00       6.50 f
  U21286/Y (AO22X1_RVT)                                   0.03      0.79       7.28 f
  intadd_501_n5 (net)                           1                   0.00       7.28 f
  U23709/CO (FADDX1_RVT)                                  0.03      1.53       8.81 f    mo 
  intadd_501_n4 (net)                           1                   0.00       8.81 f
  U25885/CO (FADDX1_RVT)                                  0.01      1.51      10.32 f    mo 
  intadd_501_n3 (net)                           3                   0.00      10.32 f
  U20279/Y (IBUFFX4_RVT)                                  0.01      0.20      10.52 r
  n890 (net)                                    1                   0.00      10.52 r
  U94828/Y (XNOR2X1_RVT)                                  0.05      0.31      10.83 f
  n41750 (net)                                  1                   0.00      10.83 f
  U94829/Y (AND2X1_RVT)                                   0.02      0.63      11.47 f
  CIM_mem_top_1_output_mem_top_1_sram_input_1[382] (net)     1      0.00      11.47 f
  CIM_mem_top_1_output_mem_top_1_output_SRAM/I1[382] (SRAM)     0.04     0.61    12.08 f d u 
  data arrival time                                                           12.08

  clock core_clk (rise edge)                                       12.00      12.00
  clock network delay (ideal)                                       0.20      12.20
  clock uncertainty                                                -0.12      12.08
  CIM_mem_top_1_output_mem_top_1_output_SRAM/CE1 (SRAM)             0.00      12.08 r
  library setup time                                                0.08      12.16
  data required time                                                          12.16
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          12.16
  data arrival time                                                          -12.08
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.08


  Startpoint: CIM_mem_top_0_output_mem_top_1_output_SRAM
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: CIM_mem_top_0_output_mem_top_1_output_SRAM
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                540000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  CIM_mem_top_0_output_mem_top_1_output_SRAM/CE1 (SRAM)     0.08     0.00      0.20 r    d u 
  CIM_mem_top_0_output_mem_top_1_output_SRAM/O1[16] (SRAM)     0.03     0.06     0.26 f  d u 
  CIM_mem_top_0_output_mem_top_1_sram_output_1[16] (net)     1      0.00       0.26 f
  U25458/Y (INVX0_RVT)                                    0.01      0.68       0.94 r
  n3455 (net)                                   1                   0.00       0.94 r
  U22045/Y (INVX0_RVT)                                    0.09      0.24       1.18 f
  n3456 (net)                                   4                   0.00       1.18 f
  U48475/Y (NOR2X0_RVT)                                   0.01      1.25       2.43 r
  n2193 (net)                                   2                   0.00       2.43 r
  U48374/Y (OR2X1_RVT)                                    0.01      0.20       2.63 r
  n4737 (net)                                   1                   0.00       2.63 r
  U22949/Y (OA22X1_RVT)                                   0.01      0.17       2.79 r
  n4742 (net)                                   1                   0.00       2.79 r
  U25286/Y (AND2X1_RVT)                                   0.01      0.16       2.95 r
  n4740 (net)                                   2                   0.00       2.95 r
  U23939/Y (OAI22X1_RVT)                                  0.02      0.24       3.19 f
  intadd_567_n7 (net)                           1                   0.00       3.19 f
  U24865/CO (FADDX1_RVT)                                  0.04      1.55       4.74 f    mo 
  intadd_567_n6 (net)                           2                   0.00       4.74 f
  U23076/Y (INVX0_RVT)                                    0.01      0.81       5.56 r
  n41386 (net)                                  1                   0.00       5.56 r
  U22038/Y (OAI22X1_RVT)                                  0.03      0.22       5.78 f
  n41569 (net)                                  2                   0.00       5.78 f
  U21267/Y (AO22X1_RVT)                                   0.03      0.78       6.56 f
  intadd_567_n4 (net)                           1                   0.00       6.56 f
  U23486/CO (FADDX1_RVT)                                  0.03      1.53       8.09 f    mo 
  intadd_567_n3 (net)                           1                   0.00       8.09 f
  U23930/CO (FADDX1_RVT)                                  0.02      1.52       9.61 f    mo 
  intadd_567_n2 (net)                           1                   0.00       9.61 f
  U95758/Y (XOR2X1_RVT)                                   0.02      1.13      10.74 f
  n42633 (net)                                  1                   0.00      10.74 f
  U20720/Y (AND2X1_RVT)                                   0.02      0.72      11.46 f
  CIM_mem_top_0_output_mem_top_1_sram_input_1[23] (net)     1       0.00      11.46 f
  CIM_mem_top_0_output_mem_top_1_output_SRAM/I1[23] (SRAM)     0.03     0.61    12.08 f  d u 
  data arrival time                                                           12.08

  clock core_clk (rise edge)                                       12.00      12.00
  clock network delay (ideal)                                       0.20      12.20
  clock uncertainty                                                -0.12      12.08
  CIM_mem_top_0_output_mem_top_1_output_SRAM/CE1 (SRAM)             0.00      12.08 r
  library setup time                                                0.08      12.16
  data required time                                                          12.16
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          12.16
  data arrival time                                                          -12.08
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.08


  Startpoint: CIM_mem_top_1_output_mem_top_1_output_SRAM
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: CIM_mem_top_1_output_mem_top_1_output_SRAM
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                540000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  CIM_mem_top_1_output_mem_top_1_output_SRAM/CE1 (SRAM)     0.08     0.00      0.20 r    d u 
  CIM_mem_top_1_output_mem_top_1_output_SRAM/O1[264] (SRAM)     0.04     0.06     0.26 f d u 
  CIM_mem_top_1_output_mem_top_1_sram_output_1[264] (net)     2     0.00       0.26 f
  U68253/Y (NAND2X0_RVT)                                  0.02      0.73       0.99 r
  n42422 (net)                                  2                   0.00       0.99 r
  U62964/Y (INVX1_RVT)                                    0.03      0.25       1.24 f
  intadd_510_CI (net)                           2                   0.00       1.24 f
  U26111/Y (AO22X1_RVT)                                   0.04      0.82       2.07 f
  intadd_510_n11 (net)                          3                   0.00       2.07 f
  U56788/Y (NAND2X0_RVT)                                  0.02      0.83       2.89 r
  n6739 (net)                                   2                   0.00       2.89 r
  U56787/Y (AND3X1_RVT)                                   0.01      0.17       3.06 r
  n5085 (net)                                   1                   0.00       3.06 r
  U26822/Y (AO22X1_RVT)                                   0.01      0.16       3.22 r
  n43329 (net)                                  2                   0.00       3.22 r
  U26821/Y (OAI22X1_RVT)                                  0.02      0.23       3.45 f
  intadd_510_n8 (net)                           1                   0.00       3.45 f
  U21532/CO (FADDX1_RVT)                                  0.04      1.55       5.00 f    mo 
  intadd_510_n7 (net)                           2                   0.00       5.00 f
  U24703/Y (AOI22X1_RVT)                                  0.01      0.80       5.80 r
  n2029 (net)                                   2                   0.00       5.80 r
  U34842/Y (OA21X1_RVT)                                   0.01      0.20       6.00 r
  n41452 (net)                                  2                   0.00       6.00 r
  U34841/Y (INVX0_RVT)                                    0.02      0.18       6.19 f
  n63806 (net)                                  1                   0.00       6.19 f
  U33195/Y (AO22X1_RVT)                                   0.03      0.66       6.85 f
  intadd_510_n4 (net)                           1                   0.00       6.85 f
  U21204/CO (FADDX1_RVT)                                  0.05      1.55       8.40 f    mo 
  intadd_510_n3 (net)                           2                   0.00       8.40 f
  U23779/S (FADDX1_RVT)                                   0.02      2.44      10.84 f
  intadd_510_SUM_9_ (net)                       1                   0.00      10.84 f
  U94712/Y (AND2X1_RVT)                                   0.02      0.62      11.46 f
  CIM_mem_top_1_output_mem_top_1_sram_input_1[274] (net)     1      0.00      11.46 f
  CIM_mem_top_1_output_mem_top_1_output_SRAM/I1[274] (SRAM)     0.04     0.61    12.07 f d u 
  data arrival time                                                           12.07

  clock core_clk (rise edge)                                       12.00      12.00
  clock network delay (ideal)                                       0.20      12.20
  clock uncertainty                                                -0.12      12.08
  CIM_mem_top_1_output_mem_top_1_output_SRAM/CE1 (SRAM)             0.00      12.08 r
  library setup time                                                0.08      12.16
  data required time                                                          12.16
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          12.16
  data arrival time                                                          -12.07
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: CIM_mem_top_0_output_mem_top_1_output_SRAM
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: CIM_mem_top_0_output_mem_top_1_output_SRAM
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                540000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  CIM_mem_top_0_output_mem_top_1_output_SRAM/CE1 (SRAM)     0.08     0.00      0.20 r    d u 
  CIM_mem_top_0_output_mem_top_1_output_SRAM/O1[25] (SRAM)     0.02     0.05     0.25 f  d u 
  CIM_mem_top_0_output_mem_top_1_sram_output_1[25] (net)     1      0.00       0.25 f
  U25192/Y (IBUFFX4_RVT)                                  0.01      0.16       0.41 r
  n3112 (net)                                   1                   0.00       0.41 r
  U22064/Y (INVX0_RVT)                                    0.08      0.22       0.63 f
  n3113 (net)                                   4                   0.00       0.63 f
  U26082/Y (OR2X1_RVT)                                    0.01      1.09       1.72 f
  n6962 (net)                                   1                   0.00       1.72 f
  U57740/Y (AO22X1_RVT)                                   0.04      0.68       2.41 f
  n3232 (net)                                   2                   0.00       2.41 f
  U21977/Y (AO22X1_RVT)                                   0.04      0.83       3.23 f
  n42701 (net)                                  3                   0.00       3.23 f
  U22931/Y (AO21X1_RVT)                                   0.03      0.88       4.11 f
  n42707 (net)                                  2                   0.00       4.11 f
  U26085/Y (IBUFFX4_RVT)                                  0.01      0.19       4.30 r
  n4695 (net)                                   1                   0.00       4.30 r
  U21411/Y (OAI22X1_RVT)                                  0.02      0.21       4.51 f
  intadd_566_n7 (net)                           1                   0.00       4.51 f
  U26083/CO (FADDX1_RVT)                                  0.04      1.55       6.06 f    mo 
  intadd_566_n6 (net)                           2                   0.00       6.06 f
  U23082/Y (INVX0_RVT)                                    0.01      0.81       6.87 r
  n41368 (net)                                  1                   0.00       6.87 r
  U22014/Y (OAI22X1_RVT)                                  0.03      0.22       7.10 f
  n41548 (net)                                  2                   0.00       7.10 f
  U21218/Y (AO22X1_RVT)                                   0.03      0.78       7.88 f
  intadd_566_n4 (net)                           1                   0.00       7.88 f
  U23469/CO (FADDX1_RVT)                                  0.03      1.53       9.41 f    mo 
  intadd_566_n3 (net)                           2                   0.00       9.41 f
  U21144/Y (INVX1_RVT)                                    0.01      1.09      10.50 r
  n3857 (net)                                   1                   0.00      10.50 r
  U24508/Y (XNOR2X1_RVT)                                  0.02      0.34      10.83 f
  intadd_566_SUM_9_ (net)                       1                   0.00      10.83 f
  U94830/Y (AND2X1_RVT)                                   0.02      0.62      11.45 f
  CIM_mem_top_0_output_mem_top_1_sram_input_1[34] (net)     1       0.00      11.45 f
  CIM_mem_top_0_output_mem_top_1_output_SRAM/I1[34] (SRAM)     0.03     0.61    12.07 f  d u 
  data arrival time                                                           12.07

  clock core_clk (rise edge)                                       12.00      12.00
  clock network delay (ideal)                                       0.20      12.20
  clock uncertainty                                                -0.12      12.08
  CIM_mem_top_0_output_mem_top_1_output_SRAM/CE1 (SRAM)             0.00      12.08 r
  library setup time                                                0.08      12.16
  data required time                                                          12.16
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          12.16
  data arrival time                                                          -12.07
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.09


  Startpoint: CIM_mem_top_1_output_mem_top_1_output_SRAM
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: CIM_mem_top_1_output_mem_top_1_output_SRAM
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                540000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  CIM_mem_top_1_output_mem_top_1_output_SRAM/CE2 (SRAM)     0.08     0.00      0.20 r    d u 
  CIM_mem_top_1_output_mem_top_1_output_SRAM/O2[182] (SRAM)     0.07     0.09     0.29 f d u 
  CIM_mem_top_1_output_mem_top_1_sram_output_2[182] (net)     3     0.00       0.29 f
  U26362/Y (NOR2X2_RVT)                                   0.01      1.11       1.40 r
  n5258 (net)                                   2                   0.00       1.40 r
  U22311/Y (AO21X1_RVT)                                   0.01      0.19       1.59 r
  n5257 (net)                                   2                   0.00       1.59 r
  U22945/Y (AO22X1_RVT)                                   0.01      0.18       1.77 r
  n4848 (net)                                   1                   0.00       1.77 r
  U23326/Y (OAI22X1_RVT)                                  0.02      0.20       1.97 f
  intadd_405_n8 (net)                           1                   0.00       1.97 f
  intadd_405_U8/CO (FADDX1_RVT)                           0.03      1.53       3.50 f    mo 
  intadd_405_n7 (net)                           2                   0.00       3.50 f
  U22879/Y (AO22X1_RVT)                                   0.03      0.73       4.23 f
  intadd_405_n6 (net)                           2                   0.00       4.23 f
  U19554/Y (AO22X1_RVT)                                   0.03      0.78       5.02 f
  intadd_405_n5 (net)                           1                   0.00       5.02 f
  intadd_405_U5/CO (FADDX1_RVT)                           0.03      1.53       6.54 f    mo 
  intadd_405_n4 (net)                           1                   0.00       6.54 f
  intadd_405_U4/CO (FADDX1_RVT)                           0.03      1.53       8.07 f    mo 
  intadd_405_n3 (net)                           1                   0.00       8.07 f
  intadd_405_U3/CO (FADDX1_RVT)                           0.02      1.52       9.59 f    mo 
  intadd_405_n2 (net)                           1                   0.00       9.59 f
  U103097/Y (XOR2X1_RVT)                                  0.02      1.13      10.73 f
  n54395 (net)                                  1                   0.00      10.73 f
  U19353/Y (AND2X1_RVT)                                   0.02      0.72      11.45 f
  CIM_mem_top_1_output_mem_top_1_sram_input_2[191] (net)     1      0.00      11.45 f
  CIM_mem_top_1_output_mem_top_1_output_SRAM/I2[191] (SRAM)     0.03     0.61    12.06 f d u 
  data arrival time                                                           12.06

  clock core_clk (rise edge)                                       12.00      12.00
  clock network delay (ideal)                                       0.20      12.20
  clock uncertainty                                                -0.12      12.08
  CIM_mem_top_1_output_mem_top_1_output_SRAM/CE2 (SRAM)             0.00      12.08 r
  library setup time                                                0.08      12.16
  data required time                                                          12.16
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          12.16
  data arrival time                                                          -12.06
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.10


  Startpoint: CIM_mem_top_1_output_mem_top_1_output_SRAM
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: CIM_mem_top_1_output_mem_top_1_output_SRAM
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                540000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  CIM_mem_top_1_output_mem_top_1_output_SRAM/CE1 (SRAM)     0.08     0.00      0.20 r    d u 
  CIM_mem_top_1_output_mem_top_1_output_SRAM/O1[169] (SRAM)     0.07     0.09     0.29 f d u 
  CIM_mem_top_1_output_mem_top_1_sram_output_1[169] (net)     3     0.00       0.29 f
  U23389/Y (INVX0_RVT)                                    0.01      0.92       1.21 r
  n5186 (net)                                   2                   0.00       1.21 r
  U68305/Y (AND2X1_RVT)                                   0.01      0.18       1.39 r
  n64126 (net)                                  1                   0.00       1.39 r
  U68304/Y (OA22X1_RVT)                                   0.01      0.17       1.56 r
  n43244 (net)                                  2                   0.00       1.56 r
  U21689/Y (OAI22X1_RVT)                                  0.02      0.23       1.79 f
  intadd_518_n10 (net)                          1                   0.00       1.79 f
  U23765/CO (FADDX1_RVT)                                  0.04      1.55       3.34 f    mo 
  intadd_518_n9 (net)                           2                   0.00       3.34 f
  U24240/Y (INVX0_RVT)                                    0.01      0.82       4.15 r
  n1367 (net)                                   2                   0.00       4.15 r
  U48758/Y (NAND2X0_RVT)                                  0.03      0.16       4.32 f
  n63946 (net)                                  1                   0.00       4.32 f
  U22852/Y (AO22X1_RVT)                                   0.03      0.63       4.95 f
  intadd_518_n7 (net)                           2                   0.00       4.95 f
  U23097/Y (INVX0_RVT)                                    0.01      0.81       5.76 r
  n1725 (net)                                   1                   0.00       5.76 r
  U38101/Y (OA22X1_RVT)                                   0.01      0.16       5.92 r
  n3648 (net)                                   2                   0.00       5.92 r
  U38096/Y (INVX0_RVT)                                    0.01      0.18       6.10 f
  n63864 (net)                                  1                   0.00       6.10 f
  U38095/Y (OA21X1_RVT)                                   0.01      0.54       6.65 f
  n3884 (net)                                   1                   0.00       6.65 f
  U22811/Y (AO21X1_RVT)                                   0.03      0.65       7.30 f
  intadd_518_n5 (net)                           2                   0.00       7.30 f
  U25902/Y (AO22X1_RVT)                                   0.03      0.78       8.08 f
  intadd_518_n4 (net)                           1                   0.00       8.08 f
  U23763/CO (FADDX1_RVT)                                  0.02      1.52       9.61 f    mo 
  intadd_518_n3 (net)                           2                   0.00       9.61 f
  U22308/Y (INVX0_RVT)                                    0.01      0.82      10.42 r
  n42617 (net)                                  2                   0.00      10.42 r
  U24889/Y (XNOR2X1_RVT)                                  0.02      0.39      10.81 f
  n2217 (net)                                   1                   0.00      10.81 f
  U94858/Y (AND2X1_RVT)                                   0.03      0.62      11.43 f
  CIM_mem_top_1_output_mem_top_1_sram_input_1[178] (net)     1      0.00      11.43 f
  CIM_mem_top_1_output_mem_top_1_output_SRAM/I1[178] (SRAM)     0.05     0.61    12.05 f d u 
  data arrival time                                                           12.05

  clock core_clk (rise edge)                                       12.00      12.00
  clock network delay (ideal)                                       0.20      12.20
  clock uncertainty                                                -0.12      12.08
  CIM_mem_top_1_output_mem_top_1_output_SRAM/CE1 (SRAM)             0.00      12.08 r
  library setup time                                                0.08      12.16
  data required time                                                          12.16
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          12.16
  data arrival time                                                          -12.05
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: CIM_mem_top_0_output_mem_top_1_output_SRAM
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: CIM_mem_top_0_output_mem_top_1_output_SRAM
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                540000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  CIM_mem_top_0_output_mem_top_1_output_SRAM/CE1 (SRAM)     0.08     0.00      0.20 r    d u 
  CIM_mem_top_0_output_mem_top_1_output_SRAM/O1[108] (SRAM)     0.04     0.07     0.27 f d u 
  CIM_mem_top_0_output_mem_top_1_sram_output_1[108] (net)     2     0.00       0.27 f
  U65511/Y (NAND2X0_RVT)                                  0.02      0.73       1.00 r
  n42540 (net)                                  2                   0.00       1.00 r
  U23960/Y (INVX1_RVT)                                    0.02      0.25       1.25 f
  intadd_559_CI (net)                           1                   0.00       1.25 f
  U19834/CO (FADDX1_RVT)                                  0.03      1.54       2.78 f    mo 
  intadd_559_n11 (net)                          3                   0.00       2.78 f
  U28904/Y (NAND2X0_RVT)                                  0.01      0.69       3.47 r
  n6799 (net)                                   1                   0.00       3.47 r
  U19974/Y (AND3X1_RVT)                                   0.01      0.17       3.64 r
  n5248 (net)                                   3                   0.00       3.64 r
  U21622/Y (OR2X1_RVT)                                    0.01      0.22       3.86 r
  n6802 (net)                                   1                   0.00       3.86 r
  U23067/Y (NAND3X0_RVT)                                  0.11      0.25       4.10 f
  intadd_559_n9 (net)                           2                   0.00       4.10 f
  U22822/Y (AO22X1_RVT)                                   0.03      0.80       4.90 f
  intadd_559_n8 (net)                           1                   0.00       4.90 f
  U19639/CO (FADDX1_RVT)                                  0.03      1.53       6.43 f    mo 
  intadd_559_n7 (net)                           1                   0.00       6.43 f
  U26201/CO (FADDX1_RVT)                                  0.05      1.56       7.99 f    mo 
  intadd_559_n6 (net)                           3                   0.00       7.99 f
  U23387/Y (INVX0_RVT)                                    0.01      0.91       8.91 r
  n1355 (net)                                   1                   0.00       8.91 r
  U23957/Y (OR2X1_RVT)                                    0.01      0.17       9.08 r
  n6485 (net)                                   2                   0.00       9.08 r
  U24163/Y (NAND2X0_RVT)                                  0.06      0.21       9.29 f
  n63073 (net)                                  1                   0.00       9.29 f
  U24162/S (FADDX1_RVT)                                   0.02      1.53      10.82 f
  n41470 (net)                                  1                   0.00      10.82 f
  U94301/Y (AND2X1_RVT)                                   0.02      0.62      11.44 f
  CIM_mem_top_0_output_mem_top_1_sram_input_1[116] (net)     1      0.00      11.44 f
  CIM_mem_top_0_output_mem_top_1_output_SRAM/I1[116] (SRAM)     0.03     0.61    12.05 f d u 
  data arrival time                                                           12.05

  clock core_clk (rise edge)                                       12.00      12.00
  clock network delay (ideal)                                       0.20      12.20
  clock uncertainty                                                -0.12      12.08
  CIM_mem_top_0_output_mem_top_1_output_SRAM/CE1 (SRAM)             0.00      12.08 r
  library setup time                                                0.08      12.16
  data required time                                                          12.16
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          12.16
  data arrival time                                                          -12.05
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: CIM_mem_top_1_output_mem_top_1_output_SRAM
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: CIM_mem_top_1_output_mem_top_1_output_SRAM
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                540000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  CIM_mem_top_1_output_mem_top_1_output_SRAM/CE1 (SRAM)     0.08     0.00      0.20 r    d u 
  CIM_mem_top_1_output_mem_top_1_output_SRAM/O1[397] (SRAM)     0.08     0.10     0.30 f d u 
  CIM_mem_top_1_output_mem_top_1_sram_output_1[397] (net)     4     0.00       0.30 f
  U75159/Y (OR2X1_RVT)                                    0.01      1.08       1.38 f
  n649 (net)                                    1                   0.00       1.38 f
  U20001/Y (AO22X1_RVT)                                   0.03      0.67       2.05 f
  intadd_499_n11 (net)                          2                   0.00       2.05 f
  U19896/Y (INVX1_RVT)                                    0.01      1.09       3.14 r
  n1382 (net)                                   2                   0.00       3.14 r
  U26777/Y (OA21X1_RVT)                                   0.01      0.19       3.33 r
  n4996 (net)                                   1                   0.00       3.33 r
  U49641/Y (OA21X1_RVT)                                   0.01      0.15       3.48 r
  n4647 (net)                                   3                   0.00       3.48 r
  U49582/Y (INVX0_RVT)                                    0.01      0.20       3.68 f
  n63949 (net)                                  1                   0.00       3.68 f
  U49581/Y (NAND2X0_RVT)                                  0.01      0.51       4.20 r
  n6576 (net)                                   1                   0.00       4.20 r
  U19735/Y (AND3X1_RVT)                                   0.01      0.16       4.36 r
  n43457 (net)                                  2                   0.00       4.36 r
  U19687/Y (OAI22X1_RVT)                                  0.02      0.23       4.59 f
  intadd_499_n8 (net)                           1                   0.00       4.59 f
  U19671/CO (FADDX1_RVT)                                  0.04      1.54       6.13 f    mo 
  intadd_499_n7 (net)                           2                   0.00       6.13 f
  U20007/Y (AO22X1_RVT)                                   0.04      0.82       6.95 f
  intadd_499_n6 (net)                           3                   0.00       6.95 f
  U19605/Y (AOI22X1_RVT)                                  0.01      0.89       7.84 r
  n856 (net)                                    1                   0.00       7.84 r
  U19578/Y (NOR2X0_RVT)                                   0.01      0.21       8.05 f
  n3698 (net)                                   1                   0.00       8.05 f
  U19527/Y (AO21X1_RVT)                                   0.02      0.64       8.69 f
  intadd_499_n4 (net)                           2                   0.00       8.69 f
  U73514/Y (AO22X1_RVT)                                   0.03      0.72       9.42 f
  intadd_499_n3 (net)                           2                   0.00       9.42 f
  U26139/Y (INVX1_RVT)                                    0.01      1.09      10.51 r
  n3928 (net)                                   1                   0.00      10.51 r
  U24180/Y (XNOR2X1_RVT)                                  0.02      0.31      10.82 f
  intadd_499_SUM_9_ (net)                       1                   0.00      10.82 f
  U94695/Y (AND2X1_RVT)                                   0.01      0.62      11.44 f
  CIM_mem_top_1_output_mem_top_1_sram_input_1[406] (net)     1      0.00      11.44 f
  CIM_mem_top_1_output_mem_top_1_output_SRAM/I1[406] (SRAM)     0.02     0.61    12.05 f d u 
  data arrival time                                                           12.05

  clock core_clk (rise edge)                                       12.00      12.00
  clock network delay (ideal)                                       0.20      12.20
  clock uncertainty                                                -0.12      12.08
  CIM_mem_top_1_output_mem_top_1_output_SRAM/CE1 (SRAM)             0.00      12.08 r
  library setup time                                                0.09      12.17
  data required time                                                          12.17
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          12.17
  data arrival time                                                          -12.05
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: CIM_mem_top_0_output_mem_top_1_output_SRAM
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: CIM_mem_top_0_output_mem_top_1_output_SRAM
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                540000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  CIM_mem_top_0_output_mem_top_1_output_SRAM/CE1 (SRAM)     0.08     0.00      0.20 r    d u 
  CIM_mem_top_0_output_mem_top_1_output_SRAM/O1[98] (SRAM)     0.02     0.05     0.25 f  d u 
  CIM_mem_top_0_output_mem_top_1_sram_output_1[98] (net)     1      0.00       0.25 f
  U25414/Y (IBUFFX4_RVT)                                  0.01      0.16       0.41 r
  n3366 (net)                                   1                   0.00       0.41 r
  U22077/Y (INVX1_RVT)                                    0.05      0.23       0.64 f
  n3367 (net)                                   4                   0.00       0.64 f
  U28966/Y (NOR2X0_RVT)                                   0.01      1.05       1.69 r
  n6889 (net)                                   1                   0.00       1.69 r
  U19889/Y (NOR2X0_RVT)                                   0.01      0.21       1.90 f
  n6890 (net)                                   1                   0.00       1.90 f
  U22429/Y (AO21X1_RVT)                                   0.03      0.65       2.55 f
  n42783 (net)                                  2                   0.00       2.55 f
  U20866/Y (IBUFFX8_RVT)                                  0.01      0.21       2.76 r
  n1332 (net)                                   2                   0.00       2.76 r
  U19966/Y (OA22X1_RVT)                                   0.01      0.18       2.94 r
  n4630 (net)                                   1                   0.00       2.94 r
  U26563/Y (NAND2X0_RVT)                                  0.06      0.18       3.12 f
  n42789 (net)                                  2                   0.00       3.12 f
  U23599/Y (IBUFFX4_RVT)                                  0.06      0.20       3.32 r
  n4628 (net)                                   1                   0.00       3.32 r
  U19650/Y (OAI22X1_RVT)                                  0.02      0.22       3.54 f
  intadd_560_n7 (net)                           1                   0.00       3.54 f
  U21300/CO (FADDX1_RVT)                                  0.02      1.51       5.05 f    mo 
  intadd_560_n6 (net)                           1                   0.00       5.05 f
  U22924/Y (INVX0_RVT)                                    0.01      0.69       5.75 r
  n41402 (net)                                  3                   0.00       5.75 r
  U20196/Y (OAI22X1_RVT)                                  0.01      0.23       5.98 f
  n41587 (net)                                  1                   0.00       5.98 f
  U19524/Y (AO22X1_RVT)                                   0.03      0.66       6.64 f
  intadd_560_n4 (net)                           1                   0.00       6.64 f
  U23510/CO (FADDX1_RVT)                                  0.03      1.53       8.17 f    mo 
  intadd_560_n3 (net)                           1                   0.00       8.17 f
  U19480/CO (FADDX1_RVT)                                  0.02      1.52       9.69 f    mo 
  intadd_560_n2 (net)                           1                   0.00       9.69 f
  U28569/Y (XOR2X1_RVT)                                   0.02      1.13      10.82 f
  n6395 (net)                                   1                   0.00      10.82 f
  U28570/Y (AND2X1_RVT)                                   0.01      0.62      11.44 f
  CIM_mem_top_0_output_mem_top_1_sram_input_1[107] (net)     1      0.00      11.44 f
  CIM_mem_top_0_output_mem_top_1_output_SRAM/I1[107] (SRAM)     0.03     0.61    12.05 f d u 
  data arrival time                                                           12.05

  clock core_clk (rise edge)                                       12.00      12.00
  clock network delay (ideal)                                       0.20      12.20
  clock uncertainty                                                -0.12      12.08
  CIM_mem_top_0_output_mem_top_1_output_SRAM/CE1 (SRAM)             0.00      12.08 r
  library setup time                                                0.09      12.17
  data required time                                                          12.17
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          12.17
  data arrival time                                                          -12.05
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


  Startpoint: CIM_mem_top_0_output_mem_top_1_output_SRAM
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: CIM_mem_top_0_output_mem_top_1_output_SRAM
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                540000                saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.20       0.20
  CIM_mem_top_0_output_mem_top_1_output_SRAM/CE1 (SRAM)     0.08     0.00      0.20 r    d u 
  CIM_mem_top_0_output_mem_top_1_output_SRAM/O1[265] (SRAM)     0.07     0.09     0.29 f d u 
  CIM_mem_top_0_output_mem_top_1_sram_output_1[265] (net)     3     0.00       0.29 f
  U23918/Y (INVX0_RVT)                                    0.01      0.92       1.21 r
  n4691 (net)                                   2                   0.00       1.21 r
  U24652/Y (AND2X1_RVT)                                   0.01      0.18       1.39 r
  n1993 (net)                                   1                   0.00       1.39 r
  U26600/Y (OA22X1_RVT)                                   0.01      0.17       1.56 r
  n42943 (net)                                  2                   0.00       1.56 r
  U23084/Y (INVX0_RVT)                                    0.01      0.18       1.74 f
  n1708 (net)                                   1                   0.00       1.74 f
  U22855/Y (AO22X1_RVT)                                   0.03      0.63       2.37 f
  n42947 (net)                                  2                   0.00       2.37 f
  U19771/Y (INVX0_RVT)                                    0.01      0.81       3.19 r
  n1369 (net)                                   2                   0.00       3.19 r
  U19742/Y (OA22X1_RVT)                                   0.01      0.19       3.38 r
  n4686 (net)                                   1                   0.00       3.38 r
  U25280/Y (AND2X1_RVT)                                   0.01      0.16       3.54 r
  n4684 (net)                                   2                   0.00       3.54 r
  U19656/Y (OAI22X1_RVT)                                  0.02      0.24       3.78 f
  intadd_546_n7 (net)                           1                   0.00       3.78 f
  U23915/CO (FADDX1_RVT)                                  0.04      1.55       5.33 f    mo 
  intadd_546_n6 (net)                           2                   0.00       5.33 f
  U20218/Y (AOI22X1_RVT)                                  0.01      0.80       6.13 r
  n861 (net)                                    2                   0.00       6.13 r
  U21202/Y (OR2X1_RVT)                                    0.01      0.22       6.35 r
  n1707 (net)                                   1                   0.00       6.35 r
  U21160/Y (OAI21X1_RVT)                                  0.03      0.19       6.53 f
  intadd_546_n4 (net)                           1                   0.00       6.53 f
  U19509/CO (FADDX1_RVT)                                  0.03      1.53       8.06 f    mo 
  intadd_546_n3 (net)                           1                   0.00       8.06 f
  U23480/CO (FADDX1_RVT)                                  0.02      1.52       9.58 f    mo 
  intadd_546_n2 (net)                           1                   0.00       9.58 f
  U95764/Y (XOR2X1_RVT)                                   0.02      1.13      10.71 f
  n42640 (net)                                  1                   0.00      10.71 f
  U95765/Y (AND2X1_RVT)                                   0.02      0.72      11.43 f
  CIM_mem_top_0_output_mem_top_1_sram_input_1[275] (net)     1      0.00      11.43 f
  CIM_mem_top_0_output_mem_top_1_output_SRAM/I1[275] (SRAM)     0.03     0.61    12.05 f d u 
  data arrival time                                                           12.05

  clock core_clk (rise edge)                                       12.00      12.00
  clock network delay (ideal)                                       0.20      12.20
  clock uncertainty                                                -0.12      12.08
  CIM_mem_top_0_output_mem_top_1_output_SRAM/CE1 (SRAM)             0.00      12.08 r
  library setup time                                                0.08      12.16
  data required time                                                          12.16
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          12.16
  data arrival time                                                          -12.05
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.11


1
