<stg><name>IDST7B8_Pipeline_VITIS_LOOP_21_1</name>


<trans_list>

<trans id="212" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:1 %tmp = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:2 %tmp_1 = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %empty_35

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %cutoff_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cutoff

]]></Node>
<StgValue><ssdm name="cutoff_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
newFuncRoot:4 %tmp_2 = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %empty_34

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %oMax_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %oMax

]]></Node>
<StgValue><ssdm name="oMax_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %oMin_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %oMin

]]></Node>
<StgValue><ssdm name="oMin_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:7 %tmp_3 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty_33

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %sh_prom_i_i_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sh_prom_i_i_i

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %sh_prom_i9_i_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sh_prom_i9_i_i

]]></Node>
<StgValue><ssdm name="sh_prom_i9_i_i_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %conv3_i12_i_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv3_i12_i_i

]]></Node>
<StgValue><ssdm name="conv3_i12_i_i_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %src_7_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_7_val

]]></Node>
<StgValue><ssdm name="src_7_val_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %src_6_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_6_val

]]></Node>
<StgValue><ssdm name="src_6_val_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %src_5_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_5_val

]]></Node>
<StgValue><ssdm name="src_5_val_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %src_4_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_4_val

]]></Node>
<StgValue><ssdm name="src_4_val_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %src_3_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_3_val

]]></Node>
<StgValue><ssdm name="src_3_val_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %src_2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_2_val

]]></Node>
<StgValue><ssdm name="src_2_val_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %src_1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_1_val

]]></Node>
<StgValue><ssdm name="src_1_val_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %src_0_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_0_val

]]></Node>
<StgValue><ssdm name="src_0_val_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="33" op_0_bw="32">
<![CDATA[
newFuncRoot:19 %sh_prom_i_i_i_cast = zext i32 %sh_prom_i_i_i_read

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_cast"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="33" op_0_bw="32">
<![CDATA[
newFuncRoot:20 %sh_prom_i9_i_i_cast = zext i32 %sh_prom_i9_i_i_read

]]></Node>
<StgValue><ssdm name="sh_prom_i9_i_i_cast"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="33" op_0_bw="32">
<![CDATA[
newFuncRoot:21 %conv3_i12_i_i_cast = sext i32 %conv3_i12_i_i_read

]]></Node>
<StgValue><ssdm name="conv3_i12_i_i_cast"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
newFuncRoot:22 %icmp50 = icmp_sgt  i29 %tmp_2, i29 0

]]></Node>
<StgValue><ssdm name="icmp50"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:23 %cmp_i_i_6 = icmp_sgt  i32 %cutoff_read, i32 6

]]></Node>
<StgValue><ssdm name="cmp_i_i_6"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24 %cmp_i_i_5 = icmp_sgt  i32 %cutoff_read, i32 5

]]></Node>
<StgValue><ssdm name="cmp_i_i_5"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:25 %cmp_i_i_4 = icmp_sgt  i32 %cutoff_read, i32 4

]]></Node>
<StgValue><ssdm name="cmp_i_i_4"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:26 %icmp47 = icmp_sgt  i30 %tmp_1, i30 0

]]></Node>
<StgValue><ssdm name="icmp47"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:27 %cmp_i_i_2 = icmp_sgt  i32 %cutoff_read, i32 2

]]></Node>
<StgValue><ssdm name="cmp_i_i_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:28 %icmp = icmp_sgt  i31 %tmp, i31 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:29 %cmp_i_i = icmp_sgt  i32 %cutoff_read, i32 0

]]></Node>
<StgValue><ssdm name="cmp_i_i"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:30 %store_ln21 = store i4 0, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:31 %br_ln21 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body.i:0 %j_1 = load i4 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.i:1 %add_ln21 = add i4 %j_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln21"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body.i:2 %icmp_ln21 = icmp_eq  i4 %j_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i:3 %br_ln21 = br i1 %icmp_ln21, void %for.body.i.split_ifconv, void %_Z12INV_MATMUL_8PK6ap_intILi32EEPS0_S0_S0_S0_S0_PA8_S1_.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="4">
<![CDATA[
for.body.i.split_ifconv:0 %zext_ln21 = zext i4 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="4">
<![CDATA[
for.body.i.split_ifconv:1 %trunc_ln21 = trunc i4 %j_1

]]></Node>
<StgValue><ssdm name="trunc_ln21"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="cmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="3" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split_ifconv:5 %p_ZL7idst7_8_0_addr = getelementptr i7 %p_ZL7idst7_8_0, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="p_ZL7idst7_8_0_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="cmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="3">
<![CDATA[
for.body.i.split_ifconv:6 %muxLogicRAMAddr_to_p_ZL7idst7_8_0_load = muxlogic i3 %p_ZL7idst7_8_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZL7idst7_8_0_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="cmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="3">
<![CDATA[
for.body.i.split_ifconv:7 %p_ZL7idst7_8_0_load = load i3 %p_ZL7idst7_8_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL7idst7_8_0_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split_ifconv:13 %p_ZL7idst7_8_1_addr = getelementptr i8 %p_ZL7idst7_8_1, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="p_ZL7idst7_8_1_addr"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="3">
<![CDATA[
for.body.i.split_ifconv:14 %muxLogicRAMAddr_to_p_ZL7idst7_8_1_load = muxlogic i3 %p_ZL7idst7_8_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZL7idst7_8_1_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="3">
<![CDATA[
for.body.i.split_ifconv:15 %p_ZL7idst7_8_1_load = load i3 %p_ZL7idst7_8_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL7idst7_8_1_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="cmp_i_i_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split_ifconv:22 %p_ZL7idst7_8_2_addr = getelementptr i8 %p_ZL7idst7_8_2, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="p_ZL7idst7_8_2_addr"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="cmp_i_i_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="3">
<![CDATA[
for.body.i.split_ifconv:23 %muxLogicRAMAddr_to_p_ZL7idst7_8_2_load = muxlogic i3 %p_ZL7idst7_8_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZL7idst7_8_2_load"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="cmp_i_i_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="3">
<![CDATA[
for.body.i.split_ifconv:24 %p_ZL7idst7_8_2_load = load i3 %p_ZL7idst7_8_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL7idst7_8_2_load"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split_ifconv:31 %p_ZL7idst7_8_3_addr = getelementptr i8 %p_ZL7idst7_8_3, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="p_ZL7idst7_8_3_addr"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="3">
<![CDATA[
for.body.i.split_ifconv:32 %muxLogicRAMAddr_to_p_ZL7idst7_8_3_load = muxlogic i3 %p_ZL7idst7_8_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZL7idst7_8_3_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="3">
<![CDATA[
for.body.i.split_ifconv:33 %p_ZL7idst7_8_3_load = load i3 %p_ZL7idst7_8_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL7idst7_8_3_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="cmp_i_i_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split_ifconv:40 %p_ZL7idst7_8_4_addr = getelementptr i8 %p_ZL7idst7_8_4, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="p_ZL7idst7_8_4_addr"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="cmp_i_i_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="3">
<![CDATA[
for.body.i.split_ifconv:41 %muxLogicRAMAddr_to_p_ZL7idst7_8_4_load = muxlogic i3 %p_ZL7idst7_8_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZL7idst7_8_4_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="cmp_i_i_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="3">
<![CDATA[
for.body.i.split_ifconv:42 %p_ZL7idst7_8_4_load = load i3 %p_ZL7idst7_8_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL7idst7_8_4_load"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="cmp_i_i_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split_ifconv:49 %p_ZL7idst7_8_5_addr = getelementptr i8 %p_ZL7idst7_8_5, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="p_ZL7idst7_8_5_addr"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="cmp_i_i_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="3">
<![CDATA[
for.body.i.split_ifconv:50 %muxLogicRAMAddr_to_p_ZL7idst7_8_5_load = muxlogic i3 %p_ZL7idst7_8_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZL7idst7_8_5_load"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="cmp_i_i_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="3">
<![CDATA[
for.body.i.split_ifconv:51 %p_ZL7idst7_8_5_load = load i3 %p_ZL7idst7_8_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL7idst7_8_5_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="cmp_i_i_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split_ifconv:58 %p_ZL7idst7_8_6_addr = getelementptr i8 %p_ZL7idst7_8_6, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="p_ZL7idst7_8_6_addr"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="cmp_i_i_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="3">
<![CDATA[
for.body.i.split_ifconv:59 %muxLogicRAMAddr_to_p_ZL7idst7_8_6_load = muxlogic i3 %p_ZL7idst7_8_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZL7idst7_8_6_load"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="cmp_i_i_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="3">
<![CDATA[
for.body.i.split_ifconv:60 %p_ZL7idst7_8_6_load = load i3 %p_ZL7idst7_8_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL7idst7_8_6_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split_ifconv:67 %p_ZL7idst7_8_7_addr = getelementptr i8 %p_ZL7idst7_8_7, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="p_ZL7idst7_8_7_addr"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="3">
<![CDATA[
for.body.i.split_ifconv:68 %muxLogicRAMAddr_to_p_ZL7idst7_8_7_load = muxlogic i3 %p_ZL7idst7_8_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_p_ZL7idst7_8_7_load"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="3">
<![CDATA[
for.body.i.split_ifconv:69 %p_ZL7idst7_8_7_load = load i3 %p_ZL7idst7_8_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL7idst7_8_7_load"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.body.i.split_ifconv:87 %switch_ln35 = switch i3 %trunc_ln21, void %arrayidx22.i8.case.7, i3 0, void %arrayidx22.i8.case.0, i3 1, void %arrayidx22.i8.case.1, i3 2, void %arrayidx22.i8.case.2, i3 3, void %arrayidx22.i8.case.3, i3 4, void %arrayidx22.i8.case.4, i3 5, void %arrayidx22.i8.case.5, i3 6, void %arrayidx22.i8.case.6

]]></Node>
<StgValue><ssdm name="switch_ln35"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx22.i8.exit:0 %store_ln21 = store i4 %add_ln21, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
arrayidx22.i8.exit:1 %br_ln21 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="78" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="3">
<![CDATA[
for.body.i.split_ifconv:7 %p_ZL7idst7_8_0_load = load i3 %p_ZL7idst7_8_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL7idst7_8_0_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="7">
<![CDATA[
for.body.i.split_ifconv:8 %zext_ln30 = zext i7 %p_ZL7idst7_8_0_load

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
for.body.i.split_ifconv:9 %muxLogicI0_to_sum = muxlogic i32 %zext_ln30

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_sum"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
for.body.i.split_ifconv:10 %muxLogicI1_to_sum = muxlogic i32 %src_0_val_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_sum"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="3">
<![CDATA[
for.body.i.split_ifconv:15 %p_ZL7idst7_8_1_load = load i3 %p_ZL7idst7_8_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL7idst7_8_1_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="8">
<![CDATA[
for.body.i.split_ifconv:16 %sext_ln30 = sext i8 %p_ZL7idst7_8_1_load

]]></Node>
<StgValue><ssdm name="sext_ln30"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
for.body.i.split_ifconv:17 %muxLogicI0_to_mul_ln30 = muxlogic i32 %sext_ln30

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln30"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
for.body.i.split_ifconv:18 %muxLogicI1_to_mul_ln30 = muxlogic i32 %src_1_val_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln30"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="3">
<![CDATA[
for.body.i.split_ifconv:24 %p_ZL7idst7_8_2_load = load i3 %p_ZL7idst7_8_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL7idst7_8_2_load"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="3">
<![CDATA[
for.body.i.split_ifconv:33 %p_ZL7idst7_8_3_load = load i3 %p_ZL7idst7_8_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL7idst7_8_3_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="3">
<![CDATA[
for.body.i.split_ifconv:42 %p_ZL7idst7_8_4_load = load i3 %p_ZL7idst7_8_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL7idst7_8_4_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="3">
<![CDATA[
for.body.i.split_ifconv:51 %p_ZL7idst7_8_5_load = load i3 %p_ZL7idst7_8_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL7idst7_8_5_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="3">
<![CDATA[
for.body.i.split_ifconv:60 %p_ZL7idst7_8_6_load = load i3 %p_ZL7idst7_8_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL7idst7_8_6_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="3">
<![CDATA[
for.body.i.split_ifconv:69 %p_ZL7idst7_8_7_load = load i3 %p_ZL7idst7_8_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL7idst7_8_7_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="92" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
for.body.i.split_ifconv:9 %muxLogicI0_to_sum = muxlogic i32 %zext_ln30

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_sum"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
for.body.i.split_ifconv:10 %muxLogicI1_to_sum = muxlogic i32 %src_0_val_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_sum"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split_ifconv:11 %sum = mul i32 %zext_ln30, i32 %src_0_val_read

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
for.body.i.split_ifconv:17 %muxLogicI0_to_mul_ln30 = muxlogic i32 %sext_ln30

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln30"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
for.body.i.split_ifconv:18 %muxLogicI1_to_mul_ln30 = muxlogic i32 %src_1_val_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln30"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split_ifconv:19 %mul_ln30 = mul i32 %sext_ln30, i32 %src_1_val_read

]]></Node>
<StgValue><ssdm name="mul_ln30"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="8">
<![CDATA[
for.body.i.split_ifconv:25 %sext_ln30_1 = sext i8 %p_ZL7idst7_8_2_load

]]></Node>
<StgValue><ssdm name="sext_ln30_1"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
for.body.i.split_ifconv:26 %muxLogicI0_to_mul_ln30_1 = muxlogic i32 %sext_ln30_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln30_1"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
for.body.i.split_ifconv:27 %muxLogicI1_to_mul_ln30_1 = muxlogic i32 %src_2_val_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln30_1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="8">
<![CDATA[
for.body.i.split_ifconv:34 %sext_ln30_2 = sext i8 %p_ZL7idst7_8_3_load

]]></Node>
<StgValue><ssdm name="sext_ln30_2"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
for.body.i.split_ifconv:35 %muxLogicI0_to_mul_ln30_2 = muxlogic i32 %sext_ln30_2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln30_2"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
for.body.i.split_ifconv:36 %muxLogicI1_to_mul_ln30_2 = muxlogic i32 %src_3_val_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln30_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="104" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split_ifconv:11 %sum = mul i32 %zext_ln30, i32 %src_0_val_read

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.i.split_ifconv:12 %sum_1 = select i1 %cmp_i_i, i32 %sum, i32 0

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split_ifconv:19 %mul_ln30 = mul i32 %sext_ln30, i32 %src_1_val_read

]]></Node>
<StgValue><ssdm name="mul_ln30"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split_ifconv:20 %sum_2 = add i32 %mul_ln30, i32 %sum_1

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.i.split_ifconv:21 %sum_3 = select i1 %icmp, i32 %sum_2, i32 %sum_1

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
for.body.i.split_ifconv:26 %muxLogicI0_to_mul_ln30_1 = muxlogic i32 %sext_ln30_1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln30_1"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
for.body.i.split_ifconv:27 %muxLogicI1_to_mul_ln30_1 = muxlogic i32 %src_2_val_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln30_1"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split_ifconv:28 %mul_ln30_1 = mul i32 %sext_ln30_1, i32 %src_2_val_read

]]></Node>
<StgValue><ssdm name="mul_ln30_1"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
for.body.i.split_ifconv:35 %muxLogicI0_to_mul_ln30_2 = muxlogic i32 %sext_ln30_2

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln30_2"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32">
<![CDATA[
for.body.i.split_ifconv:36 %muxLogicI1_to_mul_ln30_2 = muxlogic i32 %src_3_val_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln30_2"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split_ifconv:37 %mul_ln30_2 = mul i32 %sext_ln30_2, i32 %src_3_val_read

]]></Node>
<StgValue><ssdm name="mul_ln30_2"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="8">
<![CDATA[
for.body.i.split_ifconv:43 %sext_ln30_3 = sext i8 %p_ZL7idst7_8_4_load

]]></Node>
<StgValue><ssdm name="sext_ln30_3"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
for.body.i.split_ifconv:44 %muxLogicI0_to_mul_ln30_3 = muxlogic i32 %sext_ln30_3

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln30_3"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
for.body.i.split_ifconv:45 %muxLogicI1_to_mul_ln30_3 = muxlogic i32 %src_4_val_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln30_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="118" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split_ifconv:28 %mul_ln30_1 = mul i32 %sext_ln30_1, i32 %src_2_val_read

]]></Node>
<StgValue><ssdm name="mul_ln30_1"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split_ifconv:29 %sum_4 = add i32 %mul_ln30_1, i32 %sum_3

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.i.split_ifconv:30 %sum_5 = select i1 %cmp_i_i_2, i32 %sum_4, i32 %sum_3

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split_ifconv:37 %mul_ln30_2 = mul i32 %sext_ln30_2, i32 %src_3_val_read

]]></Node>
<StgValue><ssdm name="mul_ln30_2"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split_ifconv:38 %sum_6 = add i32 %mul_ln30_2, i32 %sum_5

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
for.body.i.split_ifconv:44 %muxLogicI0_to_mul_ln30_3 = muxlogic i32 %sext_ln30_3

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln30_3"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
for.body.i.split_ifconv:45 %muxLogicI1_to_mul_ln30_3 = muxlogic i32 %src_4_val_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln30_3"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split_ifconv:46 %mul_ln30_3 = mul i32 %sext_ln30_3, i32 %src_4_val_read

]]></Node>
<StgValue><ssdm name="mul_ln30_3"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="8">
<![CDATA[
for.body.i.split_ifconv:52 %sext_ln30_4 = sext i8 %p_ZL7idst7_8_5_load

]]></Node>
<StgValue><ssdm name="sext_ln30_4"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
for.body.i.split_ifconv:53 %muxLogicI0_to_mul_ln30_4 = muxlogic i32 %sext_ln30_4

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln30_4"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32">
<![CDATA[
for.body.i.split_ifconv:54 %muxLogicI1_to_mul_ln30_4 = muxlogic i32 %src_5_val_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln30_4"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="8">
<![CDATA[
for.body.i.split_ifconv:61 %sext_ln30_5 = sext i8 %p_ZL7idst7_8_6_load

]]></Node>
<StgValue><ssdm name="sext_ln30_5"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32">
<![CDATA[
for.body.i.split_ifconv:62 %muxLogicI0_to_mul_ln30_5 = muxlogic i32 %sext_ln30_5

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln30_5"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
for.body.i.split_ifconv:63 %muxLogicI1_to_mul_ln30_5 = muxlogic i32 %src_6_val_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln30_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="132" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.i.split_ifconv:39 %sum_7 = select i1 %icmp47, i32 %sum_6, i32 %sum_5

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split_ifconv:46 %mul_ln30_3 = mul i32 %sext_ln30_3, i32 %src_4_val_read

]]></Node>
<StgValue><ssdm name="mul_ln30_3"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split_ifconv:47 %sum_8 = add i32 %mul_ln30_3, i32 %sum_7

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.i.split_ifconv:48 %sum_9 = select i1 %cmp_i_i_4, i32 %sum_8, i32 %sum_7

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
for.body.i.split_ifconv:53 %muxLogicI0_to_mul_ln30_4 = muxlogic i32 %sext_ln30_4

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln30_4"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32">
<![CDATA[
for.body.i.split_ifconv:54 %muxLogicI1_to_mul_ln30_4 = muxlogic i32 %src_5_val_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln30_4"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split_ifconv:55 %mul_ln30_4 = mul i32 %sext_ln30_4, i32 %src_5_val_read

]]></Node>
<StgValue><ssdm name="mul_ln30_4"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32">
<![CDATA[
for.body.i.split_ifconv:62 %muxLogicI0_to_mul_ln30_5 = muxlogic i32 %sext_ln30_5

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln30_5"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
for.body.i.split_ifconv:63 %muxLogicI1_to_mul_ln30_5 = muxlogic i32 %src_6_val_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln30_5"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split_ifconv:64 %mul_ln30_5 = mul i32 %sext_ln30_5, i32 %src_6_val_read

]]></Node>
<StgValue><ssdm name="mul_ln30_5"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="8">
<![CDATA[
for.body.i.split_ifconv:70 %sext_ln30_6 = sext i8 %p_ZL7idst7_8_7_load

]]></Node>
<StgValue><ssdm name="sext_ln30_6"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
for.body.i.split_ifconv:71 %muxLogicI0_to_mul_ln30_6 = muxlogic i32 %sext_ln30_6

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln30_6"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
for.body.i.split_ifconv:72 %muxLogicI1_to_mul_ln30_6 = muxlogic i32 %src_7_val_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln30_6"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="145" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split_ifconv:55 %mul_ln30_4 = mul i32 %sext_ln30_4, i32 %src_5_val_read

]]></Node>
<StgValue><ssdm name="mul_ln30_4"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split_ifconv:56 %sum_10 = add i32 %mul_ln30_4, i32 %sum_9

]]></Node>
<StgValue><ssdm name="sum_10"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.i.split_ifconv:57 %sum_11 = select i1 %cmp_i_i_5, i32 %sum_10, i32 %sum_9

]]></Node>
<StgValue><ssdm name="sum_11"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split_ifconv:64 %mul_ln30_5 = mul i32 %sext_ln30_5, i32 %src_6_val_read

]]></Node>
<StgValue><ssdm name="mul_ln30_5"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split_ifconv:65 %sum_12 = add i32 %mul_ln30_5, i32 %sum_11

]]></Node>
<StgValue><ssdm name="sum_12"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
for.body.i.split_ifconv:71 %muxLogicI0_to_mul_ln30_6 = muxlogic i32 %sext_ln30_6

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul_ln30_6"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
for.body.i.split_ifconv:72 %muxLogicI1_to_mul_ln30_6 = muxlogic i32 %src_7_val_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul_ln30_6"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split_ifconv:73 %mul_ln30_6 = mul i32 %sext_ln30_6, i32 %src_7_val_read

]]></Node>
<StgValue><ssdm name="mul_ln30_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="153" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.i.split_ifconv:66 %sum_13 = select i1 %cmp_i_i_6, i32 %sum_12, i32 %sum_11

]]></Node>
<StgValue><ssdm name="sum_13"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split_ifconv:73 %mul_ln30_6 = mul i32 %sext_ln30_6, i32 %src_7_val_read

]]></Node>
<StgValue><ssdm name="mul_ln30_6"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split_ifconv:74 %sum_14 = add i32 %mul_ln30_6, i32 %sum_13

]]></Node>
<StgValue><ssdm name="sum_14"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.i.split_ifconv:75 %sum_15 = select i1 %icmp50, i32 %sum_14, i32 %sum_13

]]></Node>
<StgValue><ssdm name="sum_15"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="33" op_0_bw="32">
<![CDATA[
for.body.i.split_ifconv:76 %sext_ln34 = sext i32 %sum_15

]]></Node>
<StgValue><ssdm name="sext_ln34"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.body.i.split_ifconv:77 %add_ln34 = add i33 %sext_ln34, i33 %conv3_i12_i_i_cast

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="159" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.body.i.split_ifconv:78 %shl_ln34 = shl i33 %add_ln34, i33 %sh_prom_i9_i_i_cast

]]></Node>
<StgValue><ssdm name="shl_ln34"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.body.i.split_ifconv:79 %ashr_ln34 = ashr i33 %add_ln34, i33 %sh_prom_i_i_i_cast

]]></Node>
<StgValue><ssdm name="ashr_ln34"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="33">
<![CDATA[
for.body.i.split_ifconv:80 %trunc_ln34 = trunc i33 %shl_ln34

]]></Node>
<StgValue><ssdm name="trunc_ln34"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="33">
<![CDATA[
for.body.i.split_ifconv:81 %trunc_ln34_1 = trunc i33 %ashr_ln34

]]></Node>
<StgValue><ssdm name="trunc_ln34_1"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.i.split_ifconv:82 %scaled = select i1 %tmp_3, i32 %trunc_ln34, i32 %trunc_ln34_1

]]></Node>
<StgValue><ssdm name="scaled"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0">
<![CDATA[
_Z12INV_MATMUL_8PK6ap_intILi32EEPS0_S0_S0_S0_S0_PA8_S1_.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i.split_ifconv:2 %specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln23"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i.split_ifconv:3 %speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln21"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i.split_ifconv:4 %specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split_ifconv:83 %icmp_ln8 = icmp_slt  i32 %scaled, i32 %oMin_read

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.split_ifconv:84 %icmp_ln9 = icmp_sgt  i32 %scaled, i32 %oMax_read

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.i.split_ifconv:85 %select_ln9 = select i1 %icmp_ln9, i32 %oMax_read, i32 %scaled

]]></Node>
<StgValue><ssdm name="select_ln9"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.i.split_ifconv:86 %select_ln8 = select i1 %icmp_ln8, i32 %oMin_read, i32 %select_ln9

]]></Node>
<StgValue><ssdm name="select_ln8"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln21" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayidx22.i8.case.6:0 %write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_6, i32 %select_ln8

]]></Node>
<StgValue><ssdm name="write_ln35"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln21" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
arrayidx22.i8.case.6:1 %br_ln35 = br void %arrayidx22.i8.exit

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln21" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayidx22.i8.case.5:0 %write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_5, i32 %select_ln8

]]></Node>
<StgValue><ssdm name="write_ln35"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln21" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
arrayidx22.i8.case.5:1 %br_ln35 = br void %arrayidx22.i8.exit

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln21" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayidx22.i8.case.4:0 %write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_4, i32 %select_ln8

]]></Node>
<StgValue><ssdm name="write_ln35"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln21" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
arrayidx22.i8.case.4:1 %br_ln35 = br void %arrayidx22.i8.exit

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln21" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayidx22.i8.case.3:0 %write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_3, i32 %select_ln8

]]></Node>
<StgValue><ssdm name="write_ln35"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln21" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
arrayidx22.i8.case.3:1 %br_ln35 = br void %arrayidx22.i8.exit

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln21" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayidx22.i8.case.2:0 %write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_2, i32 %select_ln8

]]></Node>
<StgValue><ssdm name="write_ln35"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln21" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
arrayidx22.i8.case.2:1 %br_ln35 = br void %arrayidx22.i8.exit

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayidx22.i8.case.1:0 %write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_1, i32 %select_ln8

]]></Node>
<StgValue><ssdm name="write_ln35"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
arrayidx22.i8.case.1:1 %br_ln35 = br void %arrayidx22.i8.exit

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayidx22.i8.case.0:0 %write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_0, i32 %select_ln8

]]></Node>
<StgValue><ssdm name="write_ln35"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
arrayidx22.i8.case.0:1 %br_ln35 = br void %arrayidx22.i8.exit

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln21" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayidx22.i8.case.7:0 %write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_7, i32 %select_ln8

]]></Node>
<StgValue><ssdm name="write_ln35"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln21" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
arrayidx22.i8.case.7:1 %br_ln35 = br void %arrayidx22.i8.exit

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
