<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="nios_system/simulation/submodules/nios_system_External_Clocks.v"
   type="VERILOG"
   library="External_Clocks" />
 <file
   path="nios_system/simulation/submodules/nios_system_sysid.vo"
   type="VERILOG"
   library="sysid" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU.ocp"
   type="OTHER"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU.sdc"
   type="SDC"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU.vo"
   type="VERILOG"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU_ic_tag_ram.dat"
   type="DAT"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU_ic_tag_ram.hex"
   type="HEX"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU_ic_tag_ram.mif"
   type="MIF"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU_jtag_debug_module_sysclk.v"
   type="VERILOG"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU_jtag_debug_module_tck.v"
   type="VERILOG"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU_jtag_debug_module_wrapper.v"
   type="VERILOG"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU_mult_cell.v"
   type="VERILOG"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU_nios2_waves.do"
   type="OTHER"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU_ociram_default_contents.dat"
   type="DAT"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU_ociram_default_contents.hex"
   type="HEX"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU_ociram_default_contents.mif"
   type="MIF"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU_oci_test_bench.v"
   type="VERILOG"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU_rf_ram_a.dat"
   type="DAT"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU_rf_ram_a.hex"
   type="HEX"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU_rf_ram_a.mif"
   type="MIF"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU_rf_ram_b.dat"
   type="DAT"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU_rf_ram_b.hex"
   type="HEX"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU_rf_ram_b.mif"
   type="MIF"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU_test_bench.v"
   type="VERILOG"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_alpha_blender_normal.v"
   type="VERILOG"
   library="VGA_Alpha_Blender" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_alpha_blender_simple.v"
   type="VERILOG"
   library="VGA_Alpha_Blender" />
 <file
   path="nios_system/simulation/submodules/nios_system_VGA_Alpha_Blender.v"
   type="VERILOG"
   library="VGA_Alpha_Blender" />
 <file
   path="nios_system/simulation/submodules/fpoint_wrapper.v"
   type="VERILOG"
   library="CPU_fpoint" />
 <file
   path="nios_system/simulation/submodules/fpoint_qsys.v"
   type="VERILOG"
   library="CPU_fpoint" />
 <file
   path="nios_system/simulation/submodules/fpoint_hw_qsys.v"
   type="VERILOG"
   library="CPU_fpoint" />
 <file
   path="nios_system/simulation/submodules/nios_system_VGA_Dual_Clock_FIFO.v"
   type="VERILOG"
   library="VGA_Dual_Clock_FIFO" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_scaler_shrink.v"
   type="VERILOG"
   library="VGA_Pixel_Scaler" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_scaler_multiply_width.v"
   type="VERILOG"
   library="VGA_Pixel_Scaler" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_scaler_multiply_height.v"
   type="VERILOG"
   library="VGA_Pixel_Scaler" />
 <file
   path="nios_system/simulation/submodules/nios_system_VGA_Pixel_Scaler.v"
   type="VERILOG"
   library="VGA_Pixel_Scaler" />
 <file
   path="nios_system/simulation/submodules/nios_system_VGA_Pixel_RGB_Resampler.v"
   type="VERILOG"
   library="VGA_Pixel_RGB_Resampler" />
 <file
   path="nios_system/simulation/submodules/altera_up_avalon_video_vga_timing.v"
   type="VERILOG"
   library="VGA_Controller" />
 <file
   path="nios_system/simulation/submodules/nios_system_VGA_Controller.v"
   type="VERILOG"
   library="VGA_Controller" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_128_character_rom.v"
   type="VERILOG"
   library="VGA_Char_Buffer" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_fb_color_rom.v"
   type="VERILOG"
   library="VGA_Char_Buffer" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_char_mode_rom_128.mif"
   type="MIF"
   library="VGA_Char_Buffer" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_fb_color_rom.mif"
   type="MIF"
   library="VGA_Char_Buffer" />
 <file
   path="nios_system/simulation/submodules/nios_system_VGA_Char_Buffer.v"
   type="VERILOG"
   library="VGA_Char_Buffer" />
 <file
   path="nios_system/simulation/submodules/nios_system_SRAM.v"
   type="VERILOG"
   library="SRAM" />
 <file
   path="nios_system/simulation/submodules/altera_up_ps2.v"
   type="VERILOG"
   library="PS2_Port" />
 <file
   path="nios_system/simulation/submodules/altera_up_ps2_command_out.v"
   type="VERILOG"
   library="PS2_Port" />
 <file
   path="nios_system/simulation/submodules/altera_up_ps2_data_in.v"
   type="VERILOG"
   library="PS2_Port" />
 <file
   path="nios_system/simulation/submodules/nios_system_PS2_Port.v"
   type="VERILOG"
   library="PS2_Port" />
 <file
   path="nios_system/simulation/submodules/altera_up_character_lcd_communication.v"
   type="VERILOG"
   library="Char_LCD_16x2" />
 <file
   path="nios_system/simulation/submodules/altera_up_character_lcd_initialization.v"
   type="VERILOG"
   library="Char_LCD_16x2" />
 <file
   path="nios_system/simulation/submodules/nios_system_Char_LCD_16x2.v"
   type="VERILOG"
   library="Char_LCD_16x2" />
 <file
   path="nios_system/simulation/submodules/altera_up_audio_bit_counter.v"
   type="VERILOG"
   library="Audio" />
 <file
   path="nios_system/simulation/submodules/altera_up_audio_in_deserializer.v"
   type="VERILOG"
   library="Audio" />
 <file
   path="nios_system/simulation/submodules/altera_up_audio_out_serializer.v"
   type="VERILOG"
   library="Audio" />
 <file
   path="nios_system/simulation/submodules/altera_up_clock_edge.v"
   type="VERILOG"
   library="Audio" />
 <file
   path="nios_system/simulation/submodules/altera_up_sync_fifo.v"
   type="VERILOG"
   library="Audio" />
 <file
   path="nios_system/simulation/submodules/nios_system_Audio.v"
   type="VERILOG"
   library="Audio" />
 <file
   path="nios_system/simulation/submodules/altera_up_av_config_serial_bus_controller.v"
   type="VERILOG"
   library="OnBoard_AV" />
 <file
   path="nios_system/simulation/submodules/altera_up_slow_clock_generator.v"
   type="VERILOG"
   library="OnBoard_AV" />
 <file
   path="nios_system/simulation/submodules/altera_up_av_config_auto_init.v"
   type="VERILOG"
   library="OnBoard_AV" />
 <file
   path="nios_system/simulation/submodules/altera_up_av_config_auto_init_dc2.v"
   type="VERILOG"
   library="OnBoard_AV" />
 <file
   path="nios_system/simulation/submodules/altera_up_av_config_auto_init_d5m.v"
   type="VERILOG"
   library="OnBoard_AV" />
 <file
   path="nios_system/simulation/submodules/altera_up_av_config_auto_init_lcm.v"
   type="VERILOG"
   library="OnBoard_AV" />
 <file
   path="nios_system/simulation/submodules/altera_up_av_config_auto_init_ltm.v"
   type="VERILOG"
   library="OnBoard_AV" />
 <file
   path="nios_system/simulation/submodules/altera_up_av_config_auto_init_ob_de2_35.v"
   type="VERILOG"
   library="OnBoard_AV" />
 <file
   path="nios_system/simulation/submodules/altera_up_av_config_auto_init_ob_adv7181.v"
   type="VERILOG"
   library="OnBoard_AV" />
 <file
   path="nios_system/simulation/submodules/altera_up_av_config_auto_init_ob_de2_70.v"
   type="VERILOG"
   library="OnBoard_AV" />
 <file
   path="nios_system/simulation/submodules/altera_up_av_config_auto_init_ob_de2_115.v"
   type="VERILOG"
   library="OnBoard_AV" />
 <file
   path="nios_system/simulation/submodules/altera_up_av_config_auto_init_ob_audio.v"
   type="VERILOG"
   library="OnBoard_AV" />
 <file
   path="nios_system/simulation/submodules/altera_up_av_config_auto_init_ob_adv7180.v"
   type="VERILOG"
   library="OnBoard_AV" />
 <file
   path="nios_system/simulation/submodules/nios_system_OnBoard_AV.v"
   type="VERILOG"
   library="OnBoard_AV" />
 <file
   path="nios_system/simulation/submodules/altera_up_rs232_counters.v"
   type="VERILOG"
   library="Serial_Port" />
 <file
   path="nios_system/simulation/submodules/altera_up_rs232_in_deserializer.v"
   type="VERILOG"
   library="Serial_Port" />
 <file
   path="nios_system/simulation/submodules/altera_up_rs232_out_serializer.v"
   type="VERILOG"
   library="Serial_Port" />
 <file
   path="nios_system/simulation/submodules/altera_up_sync_fifo.v"
   type="VERILOG"
   library="Serial_Port" />
 <file
   path="nios_system/simulation/submodules/nios_system_Serial_Port.v"
   type="VERILOG"
   library="Serial_Port" />
 <file
   path="nios_system/simulation/submodules/nios_system_Expansion_JP5.v"
   type="VERILOG"
   library="Expansion_JP5" />
 <file
   path="nios_system/simulation/submodules/nios_system_Pushbuttons.v"
   type="VERILOG"
   library="Pushbuttons" />
 <file
   path="nios_system/simulation/submodules/nios_system_Slider_Switches.v"
   type="VERILOG"
   library="Slider_Switches" />
 <file
   path="nios_system/simulation/submodules/nios_system_HEX7_HEX4.v"
   type="VERILOG"
   library="HEX7_HEX4" />
 <file
   path="nios_system/simulation/submodules/nios_system_HEX3_HEX0.v"
   type="VERILOG"
   library="HEX3_HEX0" />
 <file
   path="nios_system/simulation/submodules/nios_system_Green_LEDs.v"
   type="VERILOG"
   library="Green_LEDs" />
 <file
   path="nios_system/simulation/submodules/nios_system_Red_LEDs.v"
   type="VERILOG"
   library="Red_LEDs" />
 <file
   path="nios_system/simulation/submodules/nios_system_SDRAM.v"
   type="VERILOG"
   library="SDRAM" />
 <file
   path="nios_system/simulation/submodules/nios_system_Interval_Timer.v"
   type="VERILOG"
   library="Interval_Timer" />
 <file
   path="nios_system/simulation/submodules/nios_system_JTAG_UART.v"
   type="VERILOG"
   library="JTAG_UART" />
 <file path="nios_system/simulation/nios_system.v" type="VERILOG" />
 <topLevel name="nios_system" />
 <deviceFamily name="cycloneive" />
 <modelMap
   controllerPath="nios_system.descriptor_memory"
   modelPath="nios_system.descriptor_memory" />
 <modelMap
   controllerPath="nios_system.packet_memory"
   modelPath="nios_system.packet_memory" />
</simPackage>
