$date
	Tue Feb 10 01:37:50 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module buffer_tb $end
$var wire 1 ! out $end
$var parameter 32 " N $end
$var reg 1 # control $end
$var reg 1 $ in $end
$scope module dut $end
$var wire 1 # control $end
$var wire 1 $ in $end
$var wire 1 ! out $end
$var parameter 32 % N $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 %
b1 "
$end
#0
$dumpvars
1$
0#
z!
$end
#1
0!
1#
0$
#2
1!
1$
#3
z!
0#
0$
#4
