

================================================================
== Vitis HLS Report for 'inner_layer_1_Pipeline_NEURON_LEAK_LOOP'
================================================================
* Date:           Tue Oct 29 15:19:12 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.215 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       52|       52|  0.520 us|  0.520 us|   52|   52|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- NEURON_LEAK_LOOP  |       50|       50|        50|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 50


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 50
* Pipeline : 1
  Pipeline-0 : II = 1, D = 50, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.97>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%membrane_leak_accumulator = alloca i32 1"   --->   Operation 53 'alloca' 'membrane_leak_accumulator' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%yf = alloca i32 1"   --->   Operation 54 'alloca' 'yf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln186_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln186"   --->   Operation 55 'read' 'sext_ln186_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln186_cast = sext i16 %sext_ln186_read"   --->   Operation 56 'sext' 'sext_ln186_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 1, i2 %yf"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %membrane_leak_accumulator"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 59 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%beta_index = load i2 %yf" [src/RNI.cpp:185->src/RNI.cpp:87]   --->   Operation 60 'load' 'beta_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 61 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.56ns)   --->   "%icmp_ln185 = icmp_eq  i2 %beta_index, i2 3" [src/RNI.cpp:185->src/RNI.cpp:87]   --->   Operation 62 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 63 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln185 = br i1 %icmp_ln185, void %for.inc.i.split, void %_Z11leak_neuron6ap_intILi16EES0_.exit.exitStub" [src/RNI.cpp:185->src/RNI.cpp:87]   --->   Operation 64 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i2 %beta_index" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:119->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 65 'zext' 'zext_ln119' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_1 : Operation 66 [5/5] (6.97ns)   --->   "%mul_y_ln = mul i67 %zext_ln119, i67 51145234580810622639" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:119->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 66 'mul' 'mul_y_ln' <Predicate = (!icmp_ln185)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (1.56ns)   --->   "%add_ln185 = add i2 %beta_index, i2 1" [src/RNI.cpp:185->src/RNI.cpp:87]   --->   Operation 67 'add' 'add_ln185' <Predicate = (!icmp_ln185)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln185 = store i2 %add_ln185, i2 %yf" [src/RNI.cpp:185->src/RNI.cpp:87]   --->   Operation 68 'store' 'store_ln185' <Predicate = (!icmp_ln185)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.97>
ST_2 : Operation 69 [4/5] (6.97ns)   --->   "%mul_y_ln = mul i67 %zext_ln119, i67 51145234580810622639" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:119->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 69 'mul' 'mul_y_ln' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.97>
ST_3 : Operation 70 [3/5] (6.97ns)   --->   "%mul_y_ln = mul i67 %zext_ln119, i67 51145234580810622639" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:119->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 70 'mul' 'mul_y_ln' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 71 [2/5] (6.97ns)   --->   "%mul_y_ln = mul i67 %zext_ln119, i67 51145234580810622639" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:119->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 71 'mul' 'mul_y_ln' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 72 [1/5] (6.97ns)   --->   "%mul_y_ln = mul i67 %zext_ln119, i67 51145234580810622639" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:119->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 72 'mul' 'mul_y_ln' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%mul_y_ln_s = partselect i35 @_ssdm_op_PartSelect.i35.i67.i32.i32, i67 %mul_y_ln, i32 32, i32 66" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:143->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 73 'partselect' 'mul_y_ln_s' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 74 [24/24] (3.25ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 74 'call' 'exp_r' <Predicate = (!icmp_ln185)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 7.21>
ST_7 : Operation 75 [23/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 75 'call' 'exp_r' <Predicate = (!icmp_ln185)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 7.21>
ST_8 : Operation 76 [22/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 76 'call' 'exp_r' <Predicate = (!icmp_ln185)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 7.21>
ST_9 : Operation 77 [21/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 77 'call' 'exp_r' <Predicate = (!icmp_ln185)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 7.21>
ST_10 : Operation 78 [20/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 78 'call' 'exp_r' <Predicate = (!icmp_ln185)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 7.21>
ST_11 : Operation 79 [19/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 79 'call' 'exp_r' <Predicate = (!icmp_ln185)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.21>
ST_12 : Operation 80 [18/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 80 'call' 'exp_r' <Predicate = (!icmp_ln185)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 7.21>
ST_13 : Operation 81 [17/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 81 'call' 'exp_r' <Predicate = (!icmp_ln185)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 7.21>
ST_14 : Operation 82 [16/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 82 'call' 'exp_r' <Predicate = (!icmp_ln185)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 7.21>
ST_15 : Operation 83 [15/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 83 'call' 'exp_r' <Predicate = (!icmp_ln185)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 7.21>
ST_16 : Operation 84 [14/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 84 'call' 'exp_r' <Predicate = (!icmp_ln185)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 7.21>
ST_17 : Operation 85 [13/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 85 'call' 'exp_r' <Predicate = (!icmp_ln185)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 7.21>
ST_18 : Operation 86 [12/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 86 'call' 'exp_r' <Predicate = (!icmp_ln185)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 7.21>
ST_19 : Operation 87 [11/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 87 'call' 'exp_r' <Predicate = (!icmp_ln185)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 7.21>
ST_20 : Operation 88 [10/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 88 'call' 'exp_r' <Predicate = (!icmp_ln185)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 7.21>
ST_21 : Operation 89 [9/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 89 'call' 'exp_r' <Predicate = (!icmp_ln185)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 7.21>
ST_22 : Operation 90 [8/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 90 'call' 'exp_r' <Predicate = (!icmp_ln185)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 7.21>
ST_23 : Operation 91 [7/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 91 'call' 'exp_r' <Predicate = (!icmp_ln185)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 7.21>
ST_24 : Operation 92 [6/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 92 'call' 'exp_r' <Predicate = (!icmp_ln185)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 7.21>
ST_25 : Operation 93 [5/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 93 'call' 'exp_r' <Predicate = (!icmp_ln185)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 7.21>
ST_26 : Operation 94 [4/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 94 'call' 'exp_r' <Predicate = (!icmp_ln185)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 7.21>
ST_27 : Operation 95 [3/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 95 'call' 'exp_r' <Predicate = (!icmp_ln185)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 7.21>
ST_28 : Operation 96 [2/24] (7.21ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 96 'call' 'exp_r' <Predicate = (!icmp_ln185)> <Delay = 7.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 6.60>
ST_29 : Operation 97 [1/24] (2.29ns)   --->   "%exp_r = call i31 @exp_core<32, 32, 66>, i35 %mul_y_ln_s, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 97 'call' 'exp_r' <Predicate = (!icmp_ln185)> <Delay = 2.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 98 [21/21] (4.30ns)   --->   "%sdiv_ln186 = sdiv i31 %sext_ln186_cast, i31 %exp_r" [src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 98 'sdiv' 'sdiv_ln186' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.30>
ST_30 : Operation 99 [20/21] (4.30ns)   --->   "%sdiv_ln186 = sdiv i31 %sext_ln186_cast, i31 %exp_r" [src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 99 'sdiv' 'sdiv_ln186' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.30>
ST_31 : Operation 100 [19/21] (4.30ns)   --->   "%sdiv_ln186 = sdiv i31 %sext_ln186_cast, i31 %exp_r" [src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 100 'sdiv' 'sdiv_ln186' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.30>
ST_32 : Operation 101 [18/21] (4.30ns)   --->   "%sdiv_ln186 = sdiv i31 %sext_ln186_cast, i31 %exp_r" [src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 101 'sdiv' 'sdiv_ln186' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.30>
ST_33 : Operation 102 [17/21] (4.30ns)   --->   "%sdiv_ln186 = sdiv i31 %sext_ln186_cast, i31 %exp_r" [src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 102 'sdiv' 'sdiv_ln186' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.30>
ST_34 : Operation 103 [16/21] (4.30ns)   --->   "%sdiv_ln186 = sdiv i31 %sext_ln186_cast, i31 %exp_r" [src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 103 'sdiv' 'sdiv_ln186' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.30>
ST_35 : Operation 104 [15/21] (4.30ns)   --->   "%sdiv_ln186 = sdiv i31 %sext_ln186_cast, i31 %exp_r" [src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 104 'sdiv' 'sdiv_ln186' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.30>
ST_36 : Operation 105 [14/21] (4.30ns)   --->   "%sdiv_ln186 = sdiv i31 %sext_ln186_cast, i31 %exp_r" [src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 105 'sdiv' 'sdiv_ln186' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.30>
ST_37 : Operation 106 [13/21] (4.30ns)   --->   "%sdiv_ln186 = sdiv i31 %sext_ln186_cast, i31 %exp_r" [src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 106 'sdiv' 'sdiv_ln186' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.30>
ST_38 : Operation 107 [12/21] (4.30ns)   --->   "%sdiv_ln186 = sdiv i31 %sext_ln186_cast, i31 %exp_r" [src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 107 'sdiv' 'sdiv_ln186' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.30>
ST_39 : Operation 108 [11/21] (4.30ns)   --->   "%sdiv_ln186 = sdiv i31 %sext_ln186_cast, i31 %exp_r" [src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 108 'sdiv' 'sdiv_ln186' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.30>
ST_40 : Operation 109 [10/21] (4.30ns)   --->   "%sdiv_ln186 = sdiv i31 %sext_ln186_cast, i31 %exp_r" [src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 109 'sdiv' 'sdiv_ln186' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.30>
ST_41 : Operation 110 [9/21] (4.30ns)   --->   "%sdiv_ln186 = sdiv i31 %sext_ln186_cast, i31 %exp_r" [src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 110 'sdiv' 'sdiv_ln186' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.30>
ST_42 : Operation 111 [8/21] (4.30ns)   --->   "%sdiv_ln186 = sdiv i31 %sext_ln186_cast, i31 %exp_r" [src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 111 'sdiv' 'sdiv_ln186' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.30>
ST_43 : Operation 112 [7/21] (4.30ns)   --->   "%sdiv_ln186 = sdiv i31 %sext_ln186_cast, i31 %exp_r" [src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 112 'sdiv' 'sdiv_ln186' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.30>
ST_44 : Operation 113 [6/21] (4.30ns)   --->   "%sdiv_ln186 = sdiv i31 %sext_ln186_cast, i31 %exp_r" [src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 113 'sdiv' 'sdiv_ln186' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.30>
ST_45 : Operation 114 [5/21] (4.30ns)   --->   "%sdiv_ln186 = sdiv i31 %sext_ln186_cast, i31 %exp_r" [src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 114 'sdiv' 'sdiv_ln186' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.30>
ST_46 : Operation 115 [4/21] (4.30ns)   --->   "%sdiv_ln186 = sdiv i31 %sext_ln186_cast, i31 %exp_r" [src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 115 'sdiv' 'sdiv_ln186' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.30>
ST_47 : Operation 116 [3/21] (4.30ns)   --->   "%sdiv_ln186 = sdiv i31 %sext_ln186_cast, i31 %exp_r" [src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 116 'sdiv' 'sdiv_ln186' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.30>
ST_48 : Operation 117 [2/21] (4.30ns)   --->   "%sdiv_ln186 = sdiv i31 %sext_ln186_cast, i31 %exp_r" [src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 117 'sdiv' 'sdiv_ln186' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.30>
ST_49 : Operation 118 [1/21] (4.30ns)   --->   "%sdiv_ln186 = sdiv i31 %sext_ln186_cast, i31 %exp_r" [src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 118 'sdiv' 'sdiv_ln186' <Predicate = true> <Delay = 4.30> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 20> <II = 1> <Delay = 4.30> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 125 [1/1] (0.00ns)   --->   "%membrane_leak_accumulator_load_4 = load i16 %membrane_leak_accumulator"   --->   Operation 125 'load' 'membrane_leak_accumulator_load_4' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_49 : Operation 126 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %membrane_leak_accumulator_out, i16 %membrane_leak_accumulator_load_4"   --->   Operation 126 'write' 'write_ln0' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_49 : Operation 127 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 127 'ret' 'ret_ln0' <Predicate = (icmp_ln185)> <Delay = 0.00>

State 50 <SV = 49> <Delay = 3.66>
ST_50 : Operation 119 [1/1] (0.00ns)   --->   "%membrane_leak_accumulator_load = load i16 %membrane_leak_accumulator" [src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 119 'load' 'membrane_leak_accumulator_load' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 120 [1/1] (0.00ns)   --->   "%specloopname_ln185 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/RNI.cpp:185->src/RNI.cpp:87]   --->   Operation 120 'specloopname' 'specloopname_ln185' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i16 %sdiv_ln186" [src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 121 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 122 [1/1] (2.07ns)   --->   "%membrane_leak_accumulator_4 = add i16 %trunc_ln186, i16 %membrane_leak_accumulator_load" [src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 122 'add' 'membrane_leak_accumulator_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 123 [1/1] (1.58ns)   --->   "%store_ln185 = store i16 %membrane_leak_accumulator_4, i16 %membrane_leak_accumulator" [src/RNI.cpp:185->src/RNI.cpp:87]   --->   Operation 123 'store' 'store_ln185' <Predicate = true> <Delay = 1.58>
ST_50 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln185 = br void %for.inc.i" [src/RNI.cpp:185->src/RNI.cpp:87]   --->   Operation 124 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.978ns
The critical path consists of the following:
	'alloca' operation ('yf') [9]  (0.000 ns)
	'load' operation ('beta_index', src/RNI.cpp:185->src/RNI.cpp:87) on local variable 'yf' [16]  (0.000 ns)
	'mul' operation ('mul_y_ln', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:119->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87) [25]  (6.978 ns)

 <State 2>: 6.978ns
The critical path consists of the following:
	'mul' operation ('mul_y_ln', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:119->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87) [25]  (6.978 ns)

 <State 3>: 6.978ns
The critical path consists of the following:
	'mul' operation ('mul_y_ln', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:119->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87) [25]  (6.978 ns)

 <State 4>: 6.978ns
The critical path consists of the following:
	'mul' operation ('mul_y_ln', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:119->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87) [25]  (6.978 ns)

 <State 5>: 6.978ns
The critical path consists of the following:
	'mul' operation ('mul_y_ln', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:119->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87) [25]  (6.978 ns)

 <State 6>: 3.254ns
The critical path consists of the following:
	'call' operation ('exp_r', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87) to 'exp_core<32, 32, 66>' [27]  (3.254 ns)

 <State 7>: 7.215ns
The critical path consists of the following:
	'call' operation ('exp_r', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87) to 'exp_core<32, 32, 66>' [27]  (7.215 ns)

 <State 8>: 7.215ns
The critical path consists of the following:
	'call' operation ('exp_r', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87) to 'exp_core<32, 32, 66>' [27]  (7.215 ns)

 <State 9>: 7.215ns
The critical path consists of the following:
	'call' operation ('exp_r', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87) to 'exp_core<32, 32, 66>' [27]  (7.215 ns)

 <State 10>: 7.215ns
The critical path consists of the following:
	'call' operation ('exp_r', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87) to 'exp_core<32, 32, 66>' [27]  (7.215 ns)

 <State 11>: 7.215ns
The critical path consists of the following:
	'call' operation ('exp_r', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87) to 'exp_core<32, 32, 66>' [27]  (7.215 ns)

 <State 12>: 7.215ns
The critical path consists of the following:
	'call' operation ('exp_r', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87) to 'exp_core<32, 32, 66>' [27]  (7.215 ns)

 <State 13>: 7.215ns
The critical path consists of the following:
	'call' operation ('exp_r', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87) to 'exp_core<32, 32, 66>' [27]  (7.215 ns)

 <State 14>: 7.215ns
The critical path consists of the following:
	'call' operation ('exp_r', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87) to 'exp_core<32, 32, 66>' [27]  (7.215 ns)

 <State 15>: 7.215ns
The critical path consists of the following:
	'call' operation ('exp_r', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87) to 'exp_core<32, 32, 66>' [27]  (7.215 ns)

 <State 16>: 7.215ns
The critical path consists of the following:
	'call' operation ('exp_r', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87) to 'exp_core<32, 32, 66>' [27]  (7.215 ns)

 <State 17>: 7.215ns
The critical path consists of the following:
	'call' operation ('exp_r', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87) to 'exp_core<32, 32, 66>' [27]  (7.215 ns)

 <State 18>: 7.215ns
The critical path consists of the following:
	'call' operation ('exp_r', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87) to 'exp_core<32, 32, 66>' [27]  (7.215 ns)

 <State 19>: 7.215ns
The critical path consists of the following:
	'call' operation ('exp_r', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87) to 'exp_core<32, 32, 66>' [27]  (7.215 ns)

 <State 20>: 7.215ns
The critical path consists of the following:
	'call' operation ('exp_r', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87) to 'exp_core<32, 32, 66>' [27]  (7.215 ns)

 <State 21>: 7.215ns
The critical path consists of the following:
	'call' operation ('exp_r', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87) to 'exp_core<32, 32, 66>' [27]  (7.215 ns)

 <State 22>: 7.215ns
The critical path consists of the following:
	'call' operation ('exp_r', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87) to 'exp_core<32, 32, 66>' [27]  (7.215 ns)

 <State 23>: 7.215ns
The critical path consists of the following:
	'call' operation ('exp_r', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87) to 'exp_core<32, 32, 66>' [27]  (7.215 ns)

 <State 24>: 7.215ns
The critical path consists of the following:
	'call' operation ('exp_r', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87) to 'exp_core<32, 32, 66>' [27]  (7.215 ns)

 <State 25>: 7.215ns
The critical path consists of the following:
	'call' operation ('exp_r', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87) to 'exp_core<32, 32, 66>' [27]  (7.215 ns)

 <State 26>: 7.215ns
The critical path consists of the following:
	'call' operation ('exp_r', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87) to 'exp_core<32, 32, 66>' [27]  (7.215 ns)

 <State 27>: 7.215ns
The critical path consists of the following:
	'call' operation ('exp_r', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87) to 'exp_core<32, 32, 66>' [27]  (7.215 ns)

 <State 28>: 7.215ns
The critical path consists of the following:
	'call' operation ('exp_r', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87) to 'exp_core<32, 32, 66>' [27]  (7.215 ns)

 <State 29>: 6.605ns
The critical path consists of the following:
	'call' operation ('exp_r', /wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:145->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/include/etc/hls_pow_apfixed.h:495->/wrk/ci/prod/2023.1.1/hls_product/continuous/55/2023.1.1/src/shared/hls/clib/hlsmath/src/c++/powint32.cpp:10->src/RNI.cpp:186->src/RNI.cpp:87) to 'exp_core<32, 32, 66>' [27]  (2.298 ns)
	'sdiv' operation ('sdiv_ln186', src/RNI.cpp:186->src/RNI.cpp:87) [28]  (4.307 ns)

 <State 30>: 4.307ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln186', src/RNI.cpp:186->src/RNI.cpp:87) [28]  (4.307 ns)

 <State 31>: 4.307ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln186', src/RNI.cpp:186->src/RNI.cpp:87) [28]  (4.307 ns)

 <State 32>: 4.307ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln186', src/RNI.cpp:186->src/RNI.cpp:87) [28]  (4.307 ns)

 <State 33>: 4.307ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln186', src/RNI.cpp:186->src/RNI.cpp:87) [28]  (4.307 ns)

 <State 34>: 4.307ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln186', src/RNI.cpp:186->src/RNI.cpp:87) [28]  (4.307 ns)

 <State 35>: 4.307ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln186', src/RNI.cpp:186->src/RNI.cpp:87) [28]  (4.307 ns)

 <State 36>: 4.307ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln186', src/RNI.cpp:186->src/RNI.cpp:87) [28]  (4.307 ns)

 <State 37>: 4.307ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln186', src/RNI.cpp:186->src/RNI.cpp:87) [28]  (4.307 ns)

 <State 38>: 4.307ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln186', src/RNI.cpp:186->src/RNI.cpp:87) [28]  (4.307 ns)

 <State 39>: 4.307ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln186', src/RNI.cpp:186->src/RNI.cpp:87) [28]  (4.307 ns)

 <State 40>: 4.307ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln186', src/RNI.cpp:186->src/RNI.cpp:87) [28]  (4.307 ns)

 <State 41>: 4.307ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln186', src/RNI.cpp:186->src/RNI.cpp:87) [28]  (4.307 ns)

 <State 42>: 4.307ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln186', src/RNI.cpp:186->src/RNI.cpp:87) [28]  (4.307 ns)

 <State 43>: 4.307ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln186', src/RNI.cpp:186->src/RNI.cpp:87) [28]  (4.307 ns)

 <State 44>: 4.307ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln186', src/RNI.cpp:186->src/RNI.cpp:87) [28]  (4.307 ns)

 <State 45>: 4.307ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln186', src/RNI.cpp:186->src/RNI.cpp:87) [28]  (4.307 ns)

 <State 46>: 4.307ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln186', src/RNI.cpp:186->src/RNI.cpp:87) [28]  (4.307 ns)

 <State 47>: 4.307ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln186', src/RNI.cpp:186->src/RNI.cpp:87) [28]  (4.307 ns)

 <State 48>: 4.307ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln186', src/RNI.cpp:186->src/RNI.cpp:87) [28]  (4.307 ns)

 <State 49>: 4.307ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln186', src/RNI.cpp:186->src/RNI.cpp:87) [28]  (4.307 ns)

 <State 50>: 3.665ns
The critical path consists of the following:
	'load' operation ('membrane_leak_accumulator_load', src/RNI.cpp:186->src/RNI.cpp:87) on local variable 'membrane_leak_accumulator' [22]  (0.000 ns)
	'add' operation ('membrane_leak_accumulator', src/RNI.cpp:186->src/RNI.cpp:87) [30]  (2.077 ns)
	'store' operation ('store_ln185', src/RNI.cpp:185->src/RNI.cpp:87) of variable 'membrane_leak_accumulator', src/RNI.cpp:186->src/RNI.cpp:87 on local variable 'membrane_leak_accumulator' [33]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
