// Seed: 3305159164
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output uwire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = 1;
  wire id_9;
  wire [1 : 1  ^  -1] id_10;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    output logic id_2,
    input supply1 id_3,
    input wire id_4,
    input wand id_5,
    output tri id_6,
    input supply1 id_7,
    input supply1 id_8,
    input wire id_9,
    input tri id_10,
    output tri1 id_11,
    input supply1 id_12,
    input wand id_13,
    input tri id_14,
    input tri0 id_15,
    output uwire id_16
);
  initial begin : LABEL_0
    if (-1) id_2 <= 1;
  end
  wire id_18;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18
  );
endmodule
