Record=SubProject|ProjectPath=Firmware\EB_Wave.PrjEmb
Record=SheetSymbol|SourceDocument=FPGA_51_Countdown.SchDoc|Designator=S1|SchDesignator=S1|FileName=SoundGen.schDoc
Record=SheetSymbol|SourceDocument=FPGA_51_Countdown.SchDoc|Designator=SD1|SchDesignator=SD1|FileName=SegmentDriver.schDoc
Record=SheetSymbol|SourceDocument=FPGA_51_Countdown.SchDoc|Designator=U_LedsCounter|SchDesignator=U_LedsCounter|FileName=LedsCounter.SchDoc
Record=TopLevelDocument|FileName=FPGA_51_Countdown.SchDoc
Record=NEXUS_CORE|ComponentDesignator=P1|BaseComponentDesignator=P1|DocumentName=FPGA_51_Countdown.SchDoc|LibraryReference=TSK51A_D|SubProjectPath=Firmware\EB_Wave.PrjEmb|NEXUS_JTAG_INDEX=0|ComponentUniqueID=LQQBFETN|Description=TSK51A OCD Microprocessor|ChildCore1=M1|ChildModel1=RAM256x8_TSK51D|Comment=TSK51A_D|Component Kind=Standard|Core Revision=1.00.00|Footprint= |Library Name=FPGA Processors.IntLib|Library Reference=TSK51A_D|Memory_Configuration=Record[NEXUS_CORE]{}ComponentDesignator[iram]{}Memory_Depth[256]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x0]{}Memory_BusType[c51:idata_bus]{n}Record[NEXUS_CORE]{}ComponentDesignator[xram]{}Memory_Depth[64k]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x0]{}Memory_BusType[c51:xdata_bus]{n}Record[NEXUS_CORE]{}ComponentDesignator[xrom]{}Memory_Depth[64k]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0x0]{}Memory_BusType[c51:code_bus]{n}|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=10/11/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=U3|BaseComponentDesignator=U3|DocumentName=FPGA_51_Countdown.SchDoc|LibraryReference=IOB_1X16|SubProjectPath= |NEXUS_JTAG_INDEX=1|ComponentUniqueID=VJVNGPDK|Description=1 Ch x 16 Bit Digital IO|Comment=IOB_1X16|Component Kind=Standard|Core Revision=1.00.00|Footprint= |Library Name=FPGA Instruments.IntLib|Library Reference=IOB_1X16|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=30/09/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=M1|BaseComponentDesignator=M1|DocumentName=FPGA_51_Countdown.SchDoc|LibraryReference=RAMS_8x16K|SubProjectPath= |NEXUS_JTAG_INDEX=0|ComponentUniqueID=SGRNCOYC|Description=Single Port RAM|Comment=RAMS_8x16K|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMS_8x16K|Memory_ClockEdge=Rising|Memory_ContentFile= |Memory_Depth=16384|Memory_EnablePin=False|Memory_Type=RAM_SinglePortBlock|Memory_Width=8|Nexus_Core=Memory_Program|PCB3D= |Published=23/04/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=M1|DocumentName=FPGA_51_Countdown.SchDoc|LibraryReference=RAMS_8x16K|SubProjectPath= |Configuration= |Description=Single Port RAM|SubPartUniqueId1=SGRNCOYC|SubPartDocPath1=FPGA_51_Countdown.SchDoc|Comment=RAMS_8x16K|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMS_8x16K|Memory_ClockEdge=Rising|Memory_ContentFile= |Memory_Depth=16384|Memory_EnablePin=False|Memory_Type=RAM_SinglePortBlock|Memory_Width=8|Nexus_Core=Memory_Program|PCB3D= |Published=23/04/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=P1|DocumentName=FPGA_51_Countdown.SchDoc|LibraryReference=TSK51A_D|SubProjectPath=Firmware\EB_Wave.PrjEmb|Configuration= |Description=TSK51A OCD Microprocessor|SubPartUniqueId1=LQQBFETN|SubPartDocPath1=FPGA_51_Countdown.SchDoc|ChildCore1=M1|ChildModel1=RAM256x8_TSK51D|Comment=TSK51A_D|Component Kind=Standard|Core Revision=1.00.00|Footprint= |Library Name=FPGA Processors.IntLib|Library Reference=TSK51A_D|Memory_Configuration=Record[NEXUS_CORE]{}ComponentDesignator[iram]{}Memory_Depth[256]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x0]{}Memory_BusType[c51:idata_bus]{n}Record[NEXUS_CORE]{}ComponentDesignator[xram]{}Memory_Depth[64k]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x0]{}Memory_BusType[c51:xdata_bus]{n}Record[NEXUS_CORE]{}ComponentDesignator[xrom]{}Memory_Depth[64k]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0x0]{}Memory_BusType[c51:code_bus]{n}|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=10/11/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=U3|DocumentName=FPGA_51_Countdown.SchDoc|LibraryReference=IOB_1X16|SubProjectPath= |Configuration= |Description=1 Ch x 16 Bit Digital IO|SubPartUniqueId1=VJVNGPDK|SubPartDocPath1=FPGA_51_Countdown.SchDoc|Comment=IOB_1X16|Component Kind=Standard|Core Revision=1.00.00|Footprint= |Library Name=FPGA Instruments.IntLib|Library Reference=IOB_1X16|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=30/09/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=Configuration|Name=Cyclone12_EB2|DeviceName=EP1C12F324C6
Record=Configuration|Name=Spartan3_400_EB1|DeviceName=XC3S400-4FG456C
Record=Configuration|Name=Spartan3_1000_EB1|DeviceName=XC3S1000-4FG456C
