{
  "problemBankGridLines": null,
  "projectGridLines": [
    {
      "stationId": 5154,
      "stationName": "AMD,Bengaluru",
      "stationCity": "Bng",
      "businessDomain": "Electronics",
      "problemBankId": 1056,
      "projectId": 1900,
      "semesterId": 1,
      "pstypeId": 2,
      "psType": "PS II",
      "batchId": 16,
      "batch": "2024-25",
      "title": "Graphics Engineering",
      "description": "<p>Strong knowledge in C/C++, Assembly languages and Test development methodologies</p><p>Strong knowledge in Computer/Graphics Architecture, System knowledge</p><p>Strong knowledge in debugging skills and scripting languages</p>",
      "projectDomain": "",
      "projectSubDomain": null,
      "ugStipend": 35000,
      "pgStipend": 0,
      "totalMaleRequirement": 0,
      "totalFemalRequirement": 0,
      "totalRequirment": 0,
      "discipline": "",
      "sumOfStipend": 35000,
      "createdBy": "planning@bits.com",
      "assignedFacultyEmailId": "kranthi.kumar@pilani.bits-pilani.ac.in",
      "studentProjectDetails": null
    },
    {
      "stationId": 5154,
      "stationName": "AMD,Bengaluru",
      "stationCity": "Bng",
      "businessDomain": "Electronics",
      "problemBankId": 1056,
      "projectId": 1901,
      "semesterId": 1,
      "pstypeId": 2,
      "psType": "PS II",
      "batchId": 16,
      "batch": "2024-25",
      "title": "IODC",
      "description": "<p>The candidate will be working on \"Design For Testability (DFT)\" in area of DFT RTL or</p><p>DFT Verification or ATPG, work with industry leading technology and learn from the experts in DFT</p><p>domain.</p><p>Skill sets: Perl coding skills will be added advantage</p>",
      "projectDomain": "",
      "projectSubDomain": null,
      "ugStipend": 35000,
      "pgStipend": 0,
      "totalMaleRequirement": 0,
      "totalFemalRequirement": 0,
      "totalRequirment": 0,
      "discipline": "",
      "sumOfStipend": 35000,
      "createdBy": "planning@bits.com",
      "assignedFacultyEmailId": "kranthi.kumar@pilani.bits-pilani.ac.in",
      "studentProjectDetails": null
    },
    {
      "stationId": 5154,
      "stationName": "AMD,Bengaluru",
      "stationCity": "Bng",
      "businessDomain": "Electronics",
      "problemBankId": 1056,
      "projectId": 1902,
      "semesterId": 1,
      "pstypeId": 2,
      "psType": "PS II",
      "batchId": 16,
      "batch": "2024-25",
      "title": "Student Intern at Cores Performance Modeling Team",
      "description": "<p>The person will be part of AMD’s highly experienced and talented team of engineers</p><p>working on microarchitecture development and processor performance modeling.</p><p>The work involves:</p><p>1. Exploring microarchitectural ideas and evaluating them for AMD’s future processors</p><p>2. Modeling various micro-architectural features on simulator and evaluating their performance.</p><p>3. Developing tests to measure performance on simulator, actual hardware and RTL design</p><p>4. Benchmark characterization and bottleneck analysis on different hardware platforms</p><p>Skill sets: Strong knowledge of computer architecture and C++ programming.</p>",
      "projectDomain": "",
      "projectSubDomain": null,
      "ugStipend": 35000,
      "pgStipend": 0,
      "totalMaleRequirement": 0,
      "totalFemalRequirement": 0,
      "totalRequirment": 0,
      "discipline": "",
      "sumOfStipend": 35000,
      "createdBy": "planning@bits.com",
      "assignedFacultyEmailId": "kranthi.kumar@pilani.bits-pilani.ac.in",
      "studentProjectDetails": null
    },
    {
      "stationId": 5154,
      "stationName": "AMD,Bengaluru",
      "stationCity": "Bng",
      "businessDomain": "Electronics",
      "problemBankId": 1056,
      "projectId": 1903,
      "semesterId": 1,
      "pstypeId": 2,
      "psType": "PS II",
      "batchId": 16,
      "batch": "2024-25",
      "title": "Server SOC DV",
      "description": "<p>&nbsp;System-On-Chip (SOC) Design Verification</p><p>Skill sets: Knowledge of compute architecture such as x86 or ARM domain based SOCs/Cores.</p><p>• Any Verification methodology involving OOPs concepts of C++ and experience is a plus.</p><p>• Must have excellent knowledge of design &amp; verification flows.</p><p>• Experience in writing test plans and test cases</p><p>• Excellent hands-on debug skills</p><p>Traits expectation: Hard-working, fast learner</p><p>Expected learning:</p><p>Specific courses required for project execution: Program Languages : Verilog, System Verilog,</p><p>C, C++, Scripting: Shell , Perl, Ruby,</p>",
      "projectDomain": "",
      "projectSubDomain": null,
      "ugStipend": 35000,
      "pgStipend": 0,
      "totalMaleRequirement": 0,
      "totalFemalRequirement": 0,
      "totalRequirment": 0,
      "discipline": "",
      "sumOfStipend": 35000,
      "createdBy": "planning@bits.com",
      "assignedFacultyEmailId": "kranthi.kumar@pilani.bits-pilani.ac.in",
      "studentProjectDetails": null
    },
    {
      "stationId": 5154,
      "stationName": "AMD,Bengaluru",
      "stationCity": "Bng",
      "businessDomain": "Electronics",
      "problemBankId": 1056,
      "projectId": 1904,
      "semesterId": 1,
      "pstypeId": 2,
      "psType": "PS II",
      "batchId": 16,
      "batch": "2024-25",
      "title": "Software Engineer co-op",
      "description": "<p>The intern will work closely with software engineers to develop, maintain, and validate our software.</p><p><br></p><p>Skill sets: Strong knowledge in any scripting language (Python, perl, etc.)</p><p>Strong understanding of any high-level languages (C, C++, Java)</p><p><br></p><p>&nbsp;Knowledge of Software Development Life Cycle Understanding of software test requirements</p>",
      "projectDomain": "",
      "projectSubDomain": null,
      "ugStipend": 35000,
      "pgStipend": 0,
      "totalMaleRequirement": 0,
      "totalFemalRequirement": 0,
      "totalRequirment": 0,
      "discipline": "",
      "sumOfStipend": 35000,
      "createdBy": "planning@bits.com",
      "assignedFacultyEmailId": "kranthi.kumar@pilani.bits-pilani.ac.in",
      "studentProjectDetails": null
    },
    {
      "stationId": 5154,
      "stationName": "AMD,Bengaluru",
      "stationCity": "Bng",
      "businessDomain": "Electronics",
      "problemBankId": 1056,
      "projectId": 1905,
      "semesterId": 1,
      "pstypeId": 2,
      "psType": "PS II",
      "batchId": 16,
      "batch": "2024-25",
      "title": "Co-op Engineer.",
      "description": "<p>The CPU Microarchitecture and Performance Modeling team at AMD Bangalore</p><p><br></p><p>The intern will be part of AMD’s highly experienced team of engineers working on CPU</p><p>microarchitecture development, processor performance modeling and workloads analysis.</p><p><br></p><p>This team works on leading edge technology for CPU micro-architecture and plays a critical role in</p><p>driving design decisions for AMDs next generation CPUs.</p><p><br></p><p>Skill sets: C++ Programming and computer architecture.</p>",
      "projectDomain": "",
      "projectSubDomain": null,
      "ugStipend": 35000,
      "pgStipend": 0,
      "totalMaleRequirement": 0,
      "totalFemalRequirement": 0,
      "totalRequirment": 0,
      "discipline": "",
      "sumOfStipend": 35000,
      "createdBy": "planning@bits.com",
      "assignedFacultyEmailId": "kranthi.kumar@pilani.bits-pilani.ac.in",
      "studentProjectDetails": null
    },
    {
      "stationId": 5154,
      "stationName": "AMD,Bengaluru",
      "stationCity": "Bng",
      "businessDomain": "Electronics",
      "problemBankId": 1056,
      "projectId": 1906,
      "semesterId": 1,
      "pstypeId": 2,
      "psType": "PS II",
      "batchId": 16,
      "batch": "2024-25",
      "title": "Co-op Engineer – CPU Verification/Validation Engineer",
      "description": "<p>CPU PV - At AMD, We believe in changing the world for the better by driving innovation in high-performance computing,</p><p>graphics, and visualization technologies – building blocks for gaming, Immersive platforms,</p><p>and the data center. </p><p>The person will be part of AMD's CPU Performance Validation team. This team is part of</p><p>AMD's global CPU Performance teams and plays a critical role in next generation AMD CPU</p><p>design. Involves having deep understanding of existing AMD X86 CPU architecture and</p><p>microarchitecture ranging from CPU pipeline stages to various complex features and</p><p>structures, debugging performance issues of RTL, giving feedback to design team for latest</p><p>gen CPU in pre-silicon and emulation environment.</p><p>We highly encourage people with a creative bent of mind and a natural ability to dive</p><p>into the details. </p><p><br></p><p>Skill sets: Responsible for building infrastructure for performance verification and verify</p><p>performance of X86 processor.</p><p>• Writing specific targeted tests to measure the performance of the processor</p><p>• Involves having a deep understanding of processor micro-architecture and triaging</p><p>performance issues in RTL and simulator Skillset</p><p>• Debug triage of failures from simulation and emulation environment for CORE or sub</p><p>level regressions.</p><p>• Writing automatized triages in Perl/Ruby and creating tools using perl/ruby or AMD</p><p>verification methodology (primarily in C++) to enhance the functional debug and triage</p><p>process.</p><p>• On a need basis, work on Post-Si bug recreation</p>",
      "projectDomain": "",
      "projectSubDomain": null,
      "ugStipend": 35000,
      "pgStipend": 0,
      "totalMaleRequirement": 0,
      "totalFemalRequirement": 0,
      "totalRequirment": 0,
      "discipline": "",
      "sumOfStipend": 35000,
      "createdBy": "planning@bits.com",
      "assignedFacultyEmailId": "kranthi.kumar@pilani.bits-pilani.ac.in",
      "studentProjectDetails": null
    },
    {
      "stationId": 5154,
      "stationName": "AMD,Bengaluru",
      "stationCity": "Bng",
      "businessDomain": "Electronics",
      "problemBankId": 1056,
      "projectId": 1907,
      "semesterId": 1,
      "pstypeId": 2,
      "psType": "PS II",
      "batchId": 16,
      "batch": "2024-25",
      "title": "Co-op Engineer – CPU Verification Engineer – CPU Performance",
      "description": "<p>The AMD Cores design &amp; verification group develops high-end, next generation</p><p>CPU’s that power different AMD SoC’s which are eventually set to change the course of how</p><p>computing is visualized. The engineering teams are distributed across US and India. The CPU</p><p>verification team in India is one of AMD India’s first teams &amp; involved in contributing to the</p><p>tape out of numerous AMD systems. As part of the CPU Design Verification team, our team</p><p>will be responsible for the maintainability &amp; scalability of RTL &amp; testbench environment that</p><p>is used for development &amp; verification of the design. As always, the team is dedicated to</p><p>come up with innovative solution to overcome new challenges related to specific project</p><p>requirements and time-to-market.</p><p><br></p><p>KEY RESPONSIBILITIES</p><p>• Will work with different stake holders in getting a thorough understanding of high</p><p>level feature/s &amp; get clarification(if any). Also evaluate cross-feature dependencies.</p><p>• After feature understanding, populate high level testplan that details out how we</p><p>plan(Stimulus, debug, coverage) to verify the feature &amp; what we cover/don’t cover</p><p>as a part of the feature verification. Get it reviewed &amp; incorporate feedback.</p><p>• Develop directed/random test cases to target the feature bringup. Debug</p><p>fails(debug needs an understanding of computer architecture, micro-architecture &amp;</p><p>TB environment), file RTL/Verif bugs, fix testbench issues.</p><p>• Ensure feature health is stable &amp; in parallel work on evaluating stimulus coverage.</p><p>If needed, tweak/add stimulus as appropriate.</p><p>• If the feature demands, then develop SV checker &amp; SV coverpoints. All this while</p><p>learning &amp; understanding uarch is an integral part.</p><p>• Work on ensuring 100% FCOV that might involve developing new stimulus. Also</p><p>it might demand working with other feature owners to close on cross-feature</p><p>coverage.</p><p>• On a need basis, work on Post-Si bug recreation.</p><p><br></p><p>Skill sets:</p><p>• Good understanding about basics of computer architecture &amp; digital systems.</p><p>• Good understanding of Verilog, System Verilog, C++. Some knowledge of</p><p>shell/perl scripting is a plus.</p><p>• Understanding of assembly(x86) code.</p><p>• Understanding of Formal Verification methodology (with tools VSI-</p><p>FV/JASPER/IFV/IEV) is a plus.</p>",
      "projectDomain": "",
      "projectSubDomain": null,
      "ugStipend": 35000,
      "pgStipend": 0,
      "totalMaleRequirement": 0,
      "totalFemalRequirement": 0,
      "totalRequirment": 0,
      "discipline": "",
      "sumOfStipend": 35000,
      "createdBy": "planning@bits.com",
      "assignedFacultyEmailId": "kranthi.kumar@pilani.bits-pilani.ac.in",
      "studentProjectDetails": null
    }
  ]
}