INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 21:35:40 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 buffer22/fifo/Empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.620ns period=5.240ns})
  Destination:            buffer3/fifo/Memory_reg[0][15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.620ns period=5.240ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.240ns  (clk rise@5.240ns - clk rise@0.000ns)
  Data Path Delay:        4.707ns  (logic 1.012ns (21.499%)  route 3.695ns (78.501%))
  Logic Levels:           15  (CARRY4=2 LUT3=2 LUT4=2 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.723 - 5.240 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1597, unset)         0.508     0.508    buffer22/fifo/clk
    SLICE_X11Y163        FDRE                                         r  buffer22/fifo/Empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y163        FDRE (Prop_fdre_C_Q)         0.216     0.724 f  buffer22/fifo/Empty_reg/Q
                         net (fo=9, routed)           0.445     1.169    control_merge2/tehb/control/transmitValue_reg_22
    SLICE_X10Y161        LUT5 (Prop_lut5_I1_O)        0.043     1.212 f  control_merge2/tehb/control/transmitValue_i_3__15/O
                         net (fo=3, routed)           0.101     1.313    buffer16/control/transmitValue_reg_7
    SLICE_X10Y161        LUT5 (Prop_lut5_I3_O)        0.043     1.356 r  buffer16/control/i__i_5/O
                         net (fo=5, routed)           0.233     1.589    control_merge0/tehb/control/dataReg_reg[0]_1
    SLICE_X10Y162        LUT4 (Prop_lut4_I1_O)        0.043     1.632 f  control_merge0/tehb/control/n_ready_INST_0_i_4/O
                         net (fo=9, routed)           0.187     1.819    control_merge0/tehb/control/fullReg_reg_2
    SLICE_X10Y163        LUT4 (Prop_lut4_I0_O)        0.043     1.862 r  control_merge0/tehb/control/n_ready_INST_0_i_2/O
                         net (fo=3, routed)           0.105     1.967    control_merge0/tehb/control/transmitValue_reg
    SLICE_X10Y163        LUT5 (Prop_lut5_I0_O)        0.043     2.010 r  control_merge0/tehb/control/n_ready_INST_0_i_1/O
                         net (fo=47, routed)          0.309     2.319    buffer11/control/p_1_in
    SLICE_X11Y164        LUT6 (Prop_lut6_I0_O)        0.043     2.362 r  buffer11/control/dataReg[22]_i_1__0/O
                         net (fo=2, routed)           0.259     2.621    buffer2/control/D[15]
    SLICE_X12Y164        LUT3 (Prop_lut3_I0_O)        0.043     2.664 r  buffer2/control/outs[22]_i_1/O
                         net (fo=3, routed)           0.417     3.081    cmpi0/i__i_7_0[22]
    SLICE_X14Y164        LUT6 (Prop_lut6_I0_O)        0.043     3.124 r  cmpi0/i__i_20/O
                         net (fo=1, routed)           0.324     3.448    cmpi0/i__i_20_n_0
    SLICE_X14Y161        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     3.635 r  cmpi0/i__i_10/CO[3]
                         net (fo=1, routed)           0.000     3.635    cmpi0/i__i_10_n_0
    SLICE_X14Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.685 r  cmpi0/i__i_7/CO[3]
                         net (fo=14, routed)          0.333     4.017    buffer8/fifo/result[0]
    SLICE_X15Y162        LUT3 (Prop_lut3_I0_O)        0.043     4.060 r  buffer8/fifo/transmitValue_i_2__34/O
                         net (fo=3, routed)           0.092     4.152    fork25/generateBlocks[1].regblock/transmitValue_reg_3
    SLICE_X15Y162        LUT6 (Prop_lut6_I5_O)        0.043     4.195 f  fork25/generateBlocks[1].regblock/i__i_6/O
                         net (fo=3, routed)           0.178     4.373    control_merge0/tehb/control/transmitValue_reg_8
    SLICE_X16Y162        LUT6 (Prop_lut6_I4_O)        0.043     4.416 f  control_merge0/tehb/control/i__i_2/O
                         net (fo=8, routed)           0.200     4.616    fork4/control/generateBlocks[0].regblock/fullReg_reg
    SLICE_X16Y164        LUT6 (Prop_lut6_I2_O)        0.043     4.659 r  fork4/control/generateBlocks[0].regblock/join_inputs//i_/O
                         net (fo=7, routed)           0.180     4.839    buffer3/fifo/buffer3_outs_ready
    SLICE_X17Y164        LUT5 (Prop_lut5_I4_O)        0.043     4.882 r  buffer3/fifo/Memory[0][31]_i_1/O
                         net (fo=32, routed)          0.333     5.215    buffer3/fifo/WriteEn3_out
    SLICE_X18Y164        FDRE                                         r  buffer3/fifo/Memory_reg[0][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.240     5.240 r  
                                                      0.000     5.240 r  clk (IN)
                         net (fo=1597, unset)         0.483     5.723    buffer3/fifo/clk
    SLICE_X18Y164        FDRE                                         r  buffer3/fifo/Memory_reg[0][15]/C
                         clock pessimism              0.000     5.723    
                         clock uncertainty           -0.035     5.687    
    SLICE_X18Y164        FDRE (Setup_fdre_C_CE)      -0.169     5.518    buffer3/fifo/Memory_reg[0][15]
  -------------------------------------------------------------------
                         required time                          5.518    
                         arrival time                          -5.215    
  -------------------------------------------------------------------
                         slack                                  0.303    




