;redcode
;assert 1
	SPL 0, 93
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP @12, #900
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	SLT 27, @11
	SUB #1, <-1
	MOV -1, <-20
	JMP 0, <2
	ADD 270, 60
	JMP <121, 106
	MOV -7, <-20
	SUB #1, <-1
	SUB #0, 9
	SLT -77, <-20
	ADD #32, @-400
	SUB -12, @10
	SLT #277, <1
	MOV @0, @2
	SUB @-127, 100
	MOV -7, <-20
	SLT 121, 90
	MOV -7, <-20
	SLT <277, <1
	SUB @127, @106
	JMZ 0, 90
	SUB @127, 106
	MOV -7, <-20
	SLT #277, <1
	SLT #277, <1
	SLT #277, <1
	SLT #277, <1
	SLT #277, <1
	MOV -7, <-20
	SUB @-127, 100
	MOV -7, <-20
	SUB @-127, 100
	MOV -1, <-60
	SUB #72, @200
	ADD 270, 60
	SLT 27, @11
	SUB @127, 106
	SLT 27, @11
	SUB 772, 10
	CMP 277, <110
	ADD 0, 931
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
