/* Generated by Yosys 0.33 (git sha1 2584903a060) */

module decode3_8(din, dout);
  wire \$abc$163$din[0] ;
  wire \$abc$163$din[1] ;
  wire \$abc$163$din[2] ;
  wire \$abc$163$dout[0] ;
  wire \$abc$163$dout[1] ;
  wire \$abc$163$dout[2] ;
  wire \$abc$163$dout[3] ;
  wire \$abc$163$dout[4] ;
  wire \$abc$163$dout[5] ;
  wire \$abc$163$dout[6] ;
  wire \$abc$163$dout[7] ;
  wire \$abc$163$new_n12_ ;
  wire \$abc$163$new_n13_ ;
  wire \$abc$163$new_n14_ ;
  wire \$abc$163$new_n15_ ;
  wire \$abc$163$new_n17_ ;
  wire \$abc$163$new_n19_ ;
  wire \$abc$163$new_n21_ ;
  wire [7:0] \$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][0][0]$a$10 ;
  wire [7:0] \$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][1][0]$a$13 ;
  input [2:0] din;
  wire [2:0] din;
  output [7:0] dout;
  wire [7:0] dout;
  assign \$abc$163$new_n12_  = ~\$abc$163$din[1] ;
  assign \$abc$163$new_n13_  = ~\$abc$163$din[0] ;
  assign \$abc$163$new_n14_  = ~\$abc$163$din[2] ;
  assign \$abc$163$new_n15_  = \$abc$163$new_n12_  & \$abc$163$new_n13_ ;
  assign \$abc$163$dout[0]  = \$abc$163$new_n14_  & \$abc$163$new_n15_ ;
  assign \$abc$163$new_n17_  = \$abc$163$new_n12_  & \$abc$163$din[0] ;
  assign \$abc$163$dout[1]  = \$abc$163$new_n14_  & \$abc$163$new_n17_ ;
  assign \$abc$163$new_n19_  = \$abc$163$din[1]  & \$abc$163$new_n13_ ;
  assign \$abc$163$dout[2]  = \$abc$163$new_n14_  & \$abc$163$new_n19_ ;
  assign \$abc$163$new_n21_  = \$abc$163$din[1]  & \$abc$163$din[0] ;
  assign \$abc$163$dout[3]  = \$abc$163$new_n14_  & \$abc$163$new_n21_ ;
  assign \$abc$163$dout[4]  = \$abc$163$din[2]  & \$abc$163$new_n15_ ;
  assign \$abc$163$dout[5]  = \$abc$163$din[2]  & \$abc$163$new_n17_ ;
  assign \$abc$163$dout[6]  = \$abc$163$din[2]  & \$abc$163$new_n19_ ;
  assign \$abc$163$dout[7]  = \$abc$163$din[2]  & \$abc$163$new_n21_ ;
  assign \$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][0][0]$a$10 [7:4] = 4'h0;
  assign \$memory$auto$proc_rom.cc:150:do_switch$3$rdmux[0][1][0]$a$13 [7:1] = { 6'h00, din[0] };
  assign \$abc$163$din[1]  = din[1];
  assign \$abc$163$din[0]  = din[0];
  assign \$abc$163$din[2]  = din[2];
  assign dout[0] = \$abc$163$dout[0] ;
  assign dout[1] = \$abc$163$dout[1] ;
  assign dout[2] = \$abc$163$dout[2] ;
  assign dout[3] = \$abc$163$dout[3] ;
  assign dout[4] = \$abc$163$dout[4] ;
  assign dout[5] = \$abc$163$dout[5] ;
  assign dout[6] = \$abc$163$dout[6] ;
  assign dout[7] = \$abc$163$dout[7] ;
endmodule
