// Seed: 2244081764
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output uwire id_2;
  output wand id_1;
  assign id_1 = -1;
  assign id_2 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  input logic [7:0] id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wor id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_13;
  wire id_14;
  assign id_5 = id_11[-1];
  module_0 modCall_1 (
      id_8,
      id_13,
      id_13
  );
  assign id_14 = 1;
  wire id_15;
  wire id_16;
  assign id_6 = -1;
endmodule
