

================================================================
== Vitis HLS Report for 'Matrix_Vector_Activate_Batch'
================================================================
* Date:           Sun Feb 22 04:32:19 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        convSNN_fc1
* Solution:       xcvu9p-flga2577-2-e (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.374 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                  |                                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                             Instance                             |                         Module                         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_147_1_fu_32  |Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_147_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       41|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      102|      385|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       47|    -|
|Register             |        -|     -|       32|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      134|      473|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+-----+
    |                             Instance                             |                         Module                         | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_147_1_fu_32  |Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_147_1  |        0|   0|  102|  385|    0|
    +------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                             |                                                        |        0|   0|  102|  385|    0|
    +------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |mul_fu_51_p2     |         +|   0|  0|  39|          32|          32|
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|  41|          33|          33|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  20|          4|    1|          4|
    |ap_done      |   9|          2|    1|          2|
    |in_r_read    |   9|          2|    1|          2|
    |out_r_write  |   9|          2|    1|          2|
    +-------------+----+-----------+-----+-----------+
    |Total        |  47|         10|    4|         10|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                     | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                      |   3|   0|    3|          0|
    |ap_done_reg                                                                    |   1|   0|    1|          0|
    |grp_Matrix_Vector_Activate_Batch_Pipeline_VITIS_LOOP_147_1_fu_32_ap_start_reg  |   1|   0|    1|          0|
    |mul_reg_64                                                                     |  27|   0|   32|          5|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                          |  32|   0|   37|          5|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+--------------+-----+-----+------------+------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  Matrix_Vector_Activate_Batch|  return value|
|in_r_dout     |   in|   16|     ap_fifo|                          in_r|       pointer|
|in_r_empty_n  |   in|    1|     ap_fifo|                          in_r|       pointer|
|in_r_read     |  out|    1|     ap_fifo|                          in_r|       pointer|
|out_r_din     |  out|    8|     ap_fifo|                         out_r|       pointer|
|out_r_full_n  |   in|    1|     ap_fifo|                         out_r|       pointer|
|out_r_write   |  out|    1|     ap_fifo|                         out_r|       pointer|
|reps          |   in|   32|     ap_none|                          reps|        scalar|
+--------------+-----+-----+------------+------------------------------+--------------+

