design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/sys4,sys4,RUN_2025.06.02_22.47.31,flow completed,1h19m3s0ms,1h2m6s0ms,106141.5079852459,1.0473188304,26535.376996311476,-1,28.1254,2237.56,26501,0,0,0,0,0,0,0,303,238,0,0,2494628,253617,0.0,-3.39,0.0,0.0,-7.52,0.0,-315.74,0.0,0.0,-882.9,1990698500.0,0.0,57.16,62.74,29.26,56.48,9.64,26568,30796,80,3799,0,0,0,27513,4317,0,1423,978,2262,6685,2517,513,1030,776,34,58271,14508,7974,24785,27791,133329,1013384.4160000001,0.0864,0.171,0.000143,0.114,0.217,1.24e-06,0.129,0.256,1.39e-06,6.43,17.52,57.077625570776256,10,1,25,30,30,0.3,1,10,0.35,0,sky130_fd_sc_hd,AREA 0
