<inh f='tvm/include/tvm/tir/stmt_functor.h' l='180' c='tvm::tir::StmtMutator'/>
<inh f='tvm/include/tvm/tir/expr_functor.h' l='255' c='tvm::tir::ExprMutator'/>
<def f='tvm/include/tvm/tir/stmt_functor.h' l='314' ll='324'/>
<ovr f='tvm/src/arith/ir_mutator_with_analyzer.h' l='44' c='tvm::arith::IRMutatorWithAnalyzer'/>
<use f='tvm/src/arith/ir_mutator_with_analyzer.h' l='44'/>
<size>24</size>
<doc f='tvm/include/tvm/tir/stmt_functor.h' l='311'>/*!
 * \brief Mutator that recursively mutates stmts and exprs on them.
 */</doc>
<fun r='_ZN3tvm3tir15StmtExprMutator9VisitExprERKNS_8PrimExprE'/>
<ovr f='tvm/src/auto_scheduler/compute_dag.cc' l='734' c='tvm::auto_scheduler::IndexRewriter'/>
<use f='tvm/src/auto_scheduler/compute_dag.cc' l='734'/>
<size>24</size>
<ovr f='tvm/src/tir/schedule/transform.h' l='105' c='tvm::tir::ReplaceBufferMutator'/>
<use f='tvm/src/tir/schedule/transform.h' l='105'/>
<size>24</size>
<ovr f='tvm/src/meta_schedule/feature_extractor/per_store_feature.cc' l='248' c='Simplifier'/>
<use f='tvm/src/meta_schedule/feature_extractor/per_store_feature.cc' l='248' c='_ZN3tvm3tir9transform28SimplifyForFeatureExtractionEv'/>
<size>24</size>
<ovr f='tvm/src/relay/backend/te_compiler_cache.cc' l='434' c='tvm::relay::tec::AllocateConstReplaceConstant'/>
<use f='tvm/src/relay/backend/te_compiler_cache.cc' l='434'/>
<size>24</size>
<ovr f='tvm/include/tvm/tir/data_type_rewriter.h' l='50' c='tvm::tir::DataTypeLegalizer'/>
<use f='tvm/include/tvm/tir/data_type_rewriter.h' l='50'/>
<ovr f='tvm/src/te/operation/create_primfunc.cc' l='44' c='tvm::tir::ProducerToBufferTransformer'/>
<use f='tvm/src/te/operation/create_primfunc.cc' l='44'/>
<ovr f='tvm/src/te/operation/create_primfunc.cc' l='64' c='tvm::tir::BufferSubstituter'/>
<use f='tvm/src/te/operation/create_primfunc.cc' l='64'/>
<size>24</size>
<ovr f='tvm/src/te/operation/hybrid_op.cc' l='204' c='LoopSpliter'/>
<use f='tvm/src/te/operation/hybrid_op.cc' l='204' c='_ZN3tvm2te15ApplyLoopShapesERKNS0_5StageERKSt13unordered_mapINS_3tir7IterVarENS_5RangeESt4hashIS6_ESt8equal_toIS6_ESaISt4pairIKS6_S7_EEENS5_4StmtE'/>
<ovr f='tvm/src/te/operation/hybrid_op.cc' l='247' c='LoopFuser'/>
<use f='tvm/src/te/operation/hybrid_op.cc' l='247' c='_ZN3tvm2te15ApplyLoopShapesERKNS0_5StageERKSt13unordered_mapINS_3tir7IterVarENS_5RangeESt4hashIS6_ESt8equal_toIS6_ESaISt4pairIKS6_S7_EEENS5_4StmtE'/>
<size>24</size>
<ovr f='tvm/src/te/operation/op_utils.cc' l='220' c='tvm::te::TensorReplacer'/>
<use f='tvm/src/te/operation/op_utils.cc' l='220'/>
<size>24</size>
<ovr f='tvm/src/te/operation/tensorize.cc' l='157' c='tvm::te::TensorIntrinMatcher'/>
<use f='tvm/src/te/operation/tensorize.cc' l='157'/>
<size>24</size>
<ovr f='tvm/src/te/schedule/operation_inline.cc' l='40' c='tvm::te::OperationInliner'/>
<use f='tvm/src/te/schedule/operation_inline.cc' l='40'/>
<size>24</size>
<ovr f='tvm/src/te/schedule/schedule_dataflow_rewrite.cc' l='47' c='tvm::te::VarReplacer'/>
<use f='tvm/src/te/schedule/schedule_dataflow_rewrite.cc' l='47'/>
<size>24</size>
<ovr f='tvm/src/te/schedule/schedule_ops.cc' l='172' c='tvm::te::SchedulePostProc'/>
<use f='tvm/src/te/schedule/schedule_ops.cc' l='172'/>
<size>24</size>
<ovr f='tvm/src/te/schedule/schedule_postproc_to_primfunc.cc' l='64' c='tvm::te::TensorToBufferMapper'/>
<use f='tvm/src/te/schedule/schedule_postproc_to_primfunc.cc' l='64'/>
<ovr f='tvm/src/te/schedule/schedule_postproc_to_primfunc.cc' l='179' c='tvm::te::LayoutTransformAttrUnwrapper'/>
<use f='tvm/src/te/schedule/schedule_postproc_to_primfunc.cc' l='179'/>
<ovr f='tvm/src/te/schedule/schedule_postproc_to_primfunc.cc' l='247' c='tvm::te::AxisSeparatorsAttrUnwrapper'/>
<use f='tvm/src/te/schedule/schedule_postproc_to_primfunc.cc' l='247'/>
<size>24</size>
<ovr f='tvm/src/tir/analysis/device_constraint_utils.cc' l='180' c='tvm::tir::(anonymousnamespace)::ApplyDeviceConstraintsMutator'/>
<use f='tvm/src/tir/analysis/device_constraint_utils.cc' l='180'/>
<size>24</size>
<ovr f='tvm/src/tir/contrib/ethosu/passes.cc' l='136' c='tvm::tir::contrib::ethosu::HoistAllocatesMutator'/>
<use f='tvm/src/tir/contrib/ethosu/passes.cc' l='136'/>
<ovr f='tvm/src/tir/contrib/ethosu/passes.cc' l='195' c='tvm::tir::contrib::ethosu::CopyComputeReorderingMutator'/>
<use f='tvm/src/tir/contrib/ethosu/passes.cc' l='195'/>
<ovr f='tvm/src/tir/contrib/ethosu/passes.cc' l='383' c='tvm::tir::contrib::ethosu::RemoveAllocatesMutator'/>
<use f='tvm/src/tir/contrib/ethosu/passes.cc' l='383'/>
<ovr f='tvm/src/tir/contrib/ethosu/passes.cc' l='503' c='tvm::tir::contrib::ethosu::MergeConstantsMutator'/>
<use f='tvm/src/tir/contrib/ethosu/passes.cc' l='503'/>
<ovr f='tvm/src/tir/contrib/ethosu/passes.cc' l='922' c='tvm::tir::contrib::ethosu::RemoveConstDictAttributeMutator'/>
<use f='tvm/src/tir/contrib/ethosu/passes.cc' l='922'/>
<size>24</size>
<ovr f='tvm/src/tir/ir/specialize.cc' l='71' c='tvm::tir::PrimFuncSpecializer'/>
<use f='tvm/src/tir/ir/specialize.cc' l='71'/>
<size>24</size>
<ovr f='tvm/src/tir/ir/stmt_functor.cc' l='601' c='tvm::tir::IRTransformer'/>
<use f='tvm/src/tir/ir/stmt_functor.cc' l='601'/>
<ovr f='tvm/src/tir/ir/stmt_functor.cc' l='656' c='tvm::tir::IRSubstitute'/>
<use f='tvm/src/tir/ir/stmt_functor.cc' l='656'/>
<size>24</size>
<ovr f='tvm/src/tir/schedule/primitive/blockize_tensorize.cc' l='356' c='Replacer'/>
<use f='tvm/src/tir/schedule/primitive/blockize_tensorize.cc' l='356' c='_ZN3tvm3tir10SubstituteERKNS0_4StmtERKNS_7runtime3MapINS0_3VarENS_8PrimExprEvvEEPNS5_INS0_5BlockESB_vvEEPNS_5arith8AnalyzerE'/>
<size>24</size>
<ovr f='tvm/src/tir/schedule/primitive/cache_index.cc' l='321' c='tvm::tir::CacheIndexRewriter'/>
<use f='tvm/src/tir/schedule/primitive/cache_index.cc' l='321'/>
<size>24</size>
<ovr f='tvm/src/tir/schedule/primitive/cache_read_write.cc' l='604' c='tvm::tir::CacheReadRewriter'/>
<use f='tvm/src/tir/schedule/primitive/cache_read_write.cc' l='604'/>
<ovr f='tvm/src/tir/schedule/primitive/cache_read_write.cc' l='721' c='tvm::tir::CacheWriteRewriter'/>
<use f='tvm/src/tir/schedule/primitive/cache_read_write.cc' l='721'/>
<ovr f='tvm/src/tir/schedule/primitive/cache_read_write.cc' l='1016' c='tvm::tir::ReIndexRewriter'/>
<use f='tvm/src/tir/schedule/primitive/cache_read_write.cc' l='1016'/>
<size>24</size>
<ovr f='tvm/src/tir/schedule/primitive/compute_inline.cc' l='249' c='tvm::tir::BaseInliner'/>
<use f='tvm/src/tir/schedule/primitive/compute_inline.cc' l='249'/>
<ovr f='tvm/src/tir/schedule/primitive/compute_inline.cc' l='538' c='tvm::tir::ReverseComputeInliner::Substituter'/>
<use f='tvm/src/tir/schedule/primitive/compute_inline.cc' l='538'/>
<size>24</size>
<ovr f='tvm/src/tir/schedule/primitive/layout_transformation.cc' l='217' c='tvm::tir::TransformLayoutPlanner::BufferStoreReplacer'/>
<use f='tvm/src/tir/schedule/primitive/layout_transformation.cc' l='217'/>
<size>24</size>
<ovr f='tvm/src/tir/schedule/primitive/loop_transformation.cc' l='47' c='tvm::tir::SubstituteVarAndCollectOpaqueBlock'/>
<use f='tvm/src/tir/schedule/primitive/loop_transformation.cc' l='47'/>
<ovr f='tvm/src/tir/schedule/primitive/loop_transformation.cc' l='78' c='tvm::tir::IterMapSimplifyBlockBinding'/>
<use f='tvm/src/tir/schedule/primitive/loop_transformation.cc' l='78'/>
<size>24</size>
<ovr f='tvm/src/tir/schedule/primitive/rolling_buffer.cc' l='254' c='tvm::tir::(anonymousnamespace)::RollingBufferRewriter'/>
<use f='tvm/src/tir/schedule/primitive/rolling_buffer.cc' l='254'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/bf16_legalize.cc' l='42' c='tvm::tir::BF16PromoteRewriter'/>
<use f='tvm/src/tir/transforms/bf16_legalize.cc' l='42'/>
<ovr f='tvm/src/tir/transforms/bf16_legalize.cc' l='123' c='tvm::tir::BF16CastEliminationRewriter'/>
<use f='tvm/src/tir/transforms/bf16_legalize.cc' l='123'/>
<ovr f='tvm/src/tir/transforms/bf16_legalize.cc' l='167' c='tvm::tir::BF16LowerRewriter'/>
<use f='tvm/src/tir/transforms/bf16_legalize.cc' l='167'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/bound_checker.cc' l='61' c='tvm::tir::BoundChecker'/>
<use f='tvm/src/tir/transforms/bound_checker.cc' l='61'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/combine_context_call.cc' l='41' c='tvm::tir::ContextCallCombiner'/>
<use f='tvm/src/tir/transforms/combine_context_call.cc' l='41'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/common_subexpr_elim.h' l='55' c='tvm::tir::CommonSubexpressionEliminator'/>
<use f='tvm/src/tir/transforms/common_subexpr_elim.h' l='55'/>
<ovr f='tvm/src/tir/transforms/replace_selected_expr.h' l='43' c='tvm::tir::ReplaceSelectedExpr'/>
<use f='tvm/src/tir/transforms/replace_selected_expr.h' l='43'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/compact_buffer_region.cc' l='395' c='tvm::tir::BufferCompactor'/>
<use f='tvm/src/tir/transforms/compact_buffer_region.cc' l='395'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/convert_blocks_to_opaque.cc' l='37' c='tvm::tir::OpaqueBlockConverter'/>
<use f='tvm/src/tir/transforms/convert_blocks_to_opaque.cc' l='37'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/convert_for_loops_serial.cc' l='33' c='tvm::tir::ForLoopSerialConverter'/>
<use f='tvm/src/tir/transforms/convert_for_loops_serial.cc' l='33'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/flatten_buffer.cc' l='37' c='tvm::tir::BufferFlattener'/>
<use f='tvm/src/tir/transforms/flatten_buffer.cc' l='37'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/inject_double_buffer.cc' l='83' c='tvm::tir::DoubleBufferInjector'/>
<use f='tvm/src/tir/transforms/inject_double_buffer.cc' l='83'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/inject_rolling_buffer.cc' l='55' c='tvm::tir::RollingBufferInjector'/>
<use f='tvm/src/tir/transforms/inject_rolling_buffer.cc' l='55'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/inject_software_pipeline.cc' l='197' c='tvm::tir::software_pipeline::PipelineBodyRewriter'/>
<use f='tvm/src/tir/transforms/inject_software_pipeline.cc' l='197'/>
<ovr f='tvm/src/tir/transforms/inject_software_pipeline.cc' l='304' c='tvm::tir::software_pipeline::PipelineRewriter'/>
<use f='tvm/src/tir/transforms/inject_software_pipeline.cc' l='304'/>
<ovr f='tvm/src/tir/transforms/inject_software_pipeline.cc' l='994' c='tvm::tir::software_pipeline::PipelineInjector'/>
<use f='tvm/src/tir/transforms/inject_software_pipeline.cc' l='994'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/install_debug_spans.h' l='102' c='tvm::tir::DebugInfoInstaller'/>
<use f='tvm/src/tir/transforms/install_debug_spans.h' l='102'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/ir_utils.cc' l='91' c='tvm::tir::IRConvertSSA'/>
<use f='tvm/src/tir/transforms/ir_utils.cc' l='91'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/legalize_packed_calls.cc' l='44' c='tvm::tir::PackedCallLegalizer'/>
<use f='tvm/src/tir/transforms/legalize_packed_calls.cc' l='44'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/loop_partition.cc' l='333' c='tvm::tir::ConditionEliminator'/>
<use f='tvm/src/tir/transforms/loop_partition.cc' l='333'/>
<ovr f='tvm/src/tir/transforms/loop_partition.cc' l='712' c='tvm::tir::RemoveLikelyTagsAndHints'/>
<use f='tvm/src/tir/transforms/loop_partition.cc' l='712'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/lower_async_dma.cc' l='34' c='tvm::tir::AsyncDMALowerer'/>
<use f='tvm/src/tir/transforms/lower_async_dma.cc' l='34'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/lower_cross_thread_reduction.cc' l='143' c='tvm::tir::BufferReplacer'/>
<use f='tvm/src/tir/transforms/lower_cross_thread_reduction.cc' l='143'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/lower_custom_datatypes.cc' l='43' c='tvm::tir::CustomDatatypesLowerer'/>
<use f='tvm/src/tir/transforms/lower_custom_datatypes.cc' l='43'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/lower_device_storage_access_info.cc' l='41' c='tvm::tir::StorageAccessInfoLower'/>
<use f='tvm/src/tir/transforms/lower_device_storage_access_info.cc' l='41'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/lower_match_buffer.cc' l='36' c='tvm::tir::MatchBufferLower'/>
<use f='tvm/src/tir/transforms/lower_match_buffer.cc' l='36'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/lower_opaque_block.cc' l='35' c='tvm::tir::OpaqueBlockLower'/>
<use f='tvm/src/tir/transforms/lower_opaque_block.cc' l='35'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/update_pointer_storage_scope.h' l='36' c='tvm::tir::UpdatePointerStorageScope'/>
<use f='tvm/src/tir/transforms/update_pointer_storage_scope.h' l='36'/>
<ovr f='tvm/src/tir/transforms/lower_thread_allreduce.cc' l='62' c='tvm::tir::ThreadAllreduceBuilder'/>
<use f='tvm/src/tir/transforms/lower_thread_allreduce.cc' l='62'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/lower_tvm_builtin.cc' l='39' c='tvm::tir::BuiltinLower'/>
<use f='tvm/src/tir/transforms/lower_tvm_builtin.cc' l='39'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/lower_vtcm_alloc.cc' l='33' c='tvm::tir::VtcmAllocator'/>
<use f='tvm/src/tir/transforms/lower_vtcm_alloc.cc' l='33'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/lower_warp_memory.cc' l='234' c='tvm::tir::WarpAccessRewriter'/>
<use f='tvm/src/tir/transforms/lower_warp_memory.cc' l='234'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/merge_dynamic_shared_memory_allocations.cc' l='237' c='tvm::tir::DynamicSharedMemoryRewriter'/>
<use f='tvm/src/tir/transforms/merge_dynamic_shared_memory_allocations.cc' l='237'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/plan_update_buffer_allocation_location.cc' l='102' c='tvm::tir::BufferAllocationLocator'/>
<use f='tvm/src/tir/transforms/plan_update_buffer_allocation_location.cc' l='102'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/reduce_branching_through_overcompute.cc' l='64' c='tvm::tir::ElseBranchFiller'/>
<use f='tvm/src/tir/transforms/reduce_branching_through_overcompute.cc' l='64'/>
<ovr f='tvm/src/tir/transforms/reduce_branching_through_overcompute.cc' l='79' c='tvm::tir::ElseBranchStripper'/>
<use f='tvm/src/tir/transforms/reduce_branching_through_overcompute.cc' l='79'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/remap_thread_axis.cc' l='34' c='tvm::tir::ThreadAxisRewriter'/>
<use f='tvm/src/tir/transforms/remap_thread_axis.cc' l='34'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/remove_assume.cc' l='36' c='tvm::tir::AssumeRemover'/>
<use f='tvm/src/tir/transforms/remove_assume.cc' l='36'/>
<use f='tvm/src/tir/transforms/remove_assume.cc' l='38'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/remove_store_undef.cc' l='101' c='tvm::tir::StoreUndefRemover'/>
<use f='tvm/src/tir/transforms/remove_store_undef.cc' l='101'/>
<use f='tvm/src/tir/transforms/remove_store_undef.cc' l='110'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/remove_weight_layout_rewrite_block.cc' l='146' c='tvm::tir::AllocateConstRewrite'/>
<use f='tvm/src/tir/transforms/remove_weight_layout_rewrite_block.cc' l='146'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/renew_defs.cc' l='44' c='tvm::tir::RenewDefMutator'/>
<use f='tvm/src/tir/transforms/renew_defs.cc' l='44'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/rewrite_unsafe_select.cc' l='115' c='tvm::tir::UnsafeSelectRewriter'/>
<use f='tvm/src/tir/transforms/rewrite_unsafe_select.cc' l='115'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/split_host_device.cc' l='44' c='tvm::tir::VarUseDefAnalysis'/>
<use f='tvm/src/tir/transforms/split_host_device.cc' l='44'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/storage_flatten.cc' l='63' c='tvm::tir::BufferShapeLegalize'/>
<use f='tvm/src/tir/transforms/storage_flatten.cc' l='63'/>
<ovr f='tvm/src/tir/transforms/storage_flatten.cc' l='393' c='tvm::tir::BufferStrideLegalize'/>
<use f='tvm/src/tir/transforms/storage_flatten.cc' l='393'/>
<ovr f='tvm/src/tir/transforms/storage_flatten.cc' l='626' c='tvm::tir::ThreadScopePropagate'/>
<use f='tvm/src/tir/transforms/storage_flatten.cc' l='626'/>
<ovr f='tvm/src/tir/transforms/storage_flatten.cc' l='806' c='tvm::tir::BufferBindUnwrapper'/>
<use f='tvm/src/tir/transforms/storage_flatten.cc' l='806'/>
<ovr f='tvm/src/tir/transforms/storage_flatten.cc' l='1228' c='tvm::tir::ApplyLayoutTransforms'/>
<use f='tvm/src/tir/transforms/storage_flatten.cc' l='1228'/>
<ovr f='tvm/src/tir/transforms/storage_flatten.cc' l='1339' c='tvm::tir::StorageFlattener'/>
<use f='tvm/src/tir/transforms/storage_flatten.cc' l='1339'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/storage_rewrite.cc' l='398' c='tvm::tir::StoragePlanRewriter'/>
<use f='tvm/src/tir/transforms/storage_rewrite.cc' l='398'/>
<ovr f='tvm/src/tir/transforms/storage_rewrite.cc' l='1357' c='tvm::tir::VectorTypeRewriter'/>
<use f='tvm/src/tir/transforms/storage_rewrite.cc' l='1357'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/texture_flatten.cc' l='46' c='tvm::tir::TextureLoweringBase'/>
<use f='tvm/src/tir/transforms/texture_flatten.cc' l='46'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/thread_storage_sync.cc' l='272' c='tvm::tir::ThreadSyncAfterWaitQueueInserter'/>
<use f='tvm/src/tir/transforms/thread_storage_sync.cc' l='272'/>
<ovr f='tvm/src/tir/transforms/thread_storage_sync.cc' l='294' c='tvm::tir::ThreadSyncInserter'/>
<use f='tvm/src/tir/transforms/thread_storage_sync.cc' l='294'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/unify_thread_binding.cc' l='42' c='tvm::tir::ThreadBindingUnifier'/>
<use f='tvm/src/tir/transforms/unify_thread_binding.cc' l='42'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/unroll_loop.cc' l='71' c='tvm::tir::LoopUnroller'/>
<use f='tvm/src/tir/transforms/unroll_loop.cc' l='71'/>
<size>24</size>
<ovr f='tvm/src/tir/transforms/vectorize_loop.cc' l='61' c='tvm::tir::VecAllocAccess'/>
<use f='tvm/src/tir/transforms/vectorize_loop.cc' l='61'/>
<size>24</size>
<ovr f='tvm/src/tir/usmp/transform/assign_pool_info.cc' l='41' c='tvm::tir::usmp::PoolInfoAssigner'/>
<use f='tvm/src/tir/usmp/transform/assign_pool_info.cc' l='41'/>
<size>24</size>
<ovr f='tvm/src/tir/usmp/transform/convert_pool_allocations_to_offsets.cc' l='49' c='tvm::tir::usmp::PoolAllocationToOffsetConverter'/>
<use f='tvm/src/tir/usmp/transform/convert_pool_allocations_to_offsets.cc' l='49'/>
<size>24</size>
