// Seed: 1492561509
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1 > id_1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    output tri0 id_2,
    input tri0 id_3,
    output uwire id_4,
    input wire id_5,
    input tri1 id_6,
    input wire id_7,
    output supply1 id_8,
    input tri1 id_9,
    output tri id_10,
    input wor id_11
);
  wire id_13;
  wire id_14;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13
  );
  wire id_15;
  wire id_16;
endmodule
