INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PC/Desktop/xxy/project_78/project_78.srcs/sources_1/new/reg_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PC/Desktop/xxy/project_78/project_78.srcs/sources_1/new/Sim_Reg_group.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sim_Reg_group
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PC/Desktop/xxy/project_78/project_78.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
