#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar 22 16:56:11 2023
# Process ID: 2808
# Current directory: C:/Users/UserTP/Desktop/Project_FPGA/Project_FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15120 C:\Users\UserTP\Desktop\Project_FPGA\Project_FPGA\Project_FPGA.xpr
# Log file: C:/Users/UserTP/Desktop/Project_FPGA/Project_FPGA/vivado.log
# Journal file: C:/Users/UserTP/Desktop/Project_FPGA/Project_FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/UserTP/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/UserTP/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1015.113 ; gain = 0.000
update_compile_order -fileset sources_1
file mkdir C:/Users/UserTP/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new
close [ open C:/Users/UserTP/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/Xor_Operation.vhd w ]
add_files C:/Users/UserTP/Desktop/Project_FPGA/Project_FPGA/Project_FPGA.srcs/sources_1/new/Xor_Operation.vhd
set_property source_mgmt_mode DisplayOnly [current_project]
set_property top DCC_FRAME_GENERATOR [current_fileset]
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 22 17:40:21 2023...
