{"Source Block": ["verilog-ethernet/rtl/ip_eth_tx.v@429:439@HdlIdDef", "reg        output_eth_payload_tvalid_reg = 0;\nreg        output_eth_payload_tlast_reg = 0;\nreg        output_eth_payload_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\n"], "Clone Blocks": [["verilog-ethernet/rtl/arp_eth_tx_64.v@292:302", "\n// output datapath logic\nreg [63:0] output_eth_payload_tdata_reg = 0;\nreg [7:0]  output_eth_payload_tkeep_reg = 0;\nreg        output_eth_payload_tvalid_reg = 0;\nreg        output_eth_payload_tlast_reg = 0;\nreg        output_eth_payload_tuser_reg = 0;\n\nreg [63:0] temp_eth_payload_tdata_reg = 0;\nreg [7:0]  temp_eth_payload_tkeep_reg = 0;\nreg        temp_eth_payload_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/eth_mux_2.v@239:249", "reg [7:0] output_eth_payload_tdata_reg = 0;\nreg       output_eth_payload_tvalid_reg = 0;\nreg       output_eth_payload_tlast_reg = 0;\nreg       output_eth_payload_tuser_reg = 0;\n\nreg [7:0] temp_eth_payload_tdata_reg = 0;\nreg       temp_eth_payload_tvalid_reg = 0;\nreg       temp_eth_payload_tlast_reg = 0;\nreg       temp_eth_payload_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\n"], ["verilog-ethernet/rtl/eth_mux_4.v@313:323", "reg       output_eth_payload_tlast_reg = 0;\nreg       output_eth_payload_tuser_reg = 0;\n\nreg [7:0] temp_eth_payload_tdata_reg = 0;\nreg       temp_eth_payload_tvalid_reg = 0;\nreg       temp_eth_payload_tlast_reg = 0;\nreg       temp_eth_payload_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\n"], ["verilog-ethernet/rtl/eth_mux_2.v@237:247", "\n// output datapath logic\nreg [7:0] output_eth_payload_tdata_reg = 0;\nreg       output_eth_payload_tvalid_reg = 0;\nreg       output_eth_payload_tlast_reg = 0;\nreg       output_eth_payload_tuser_reg = 0;\n\nreg [7:0] temp_eth_payload_tdata_reg = 0;\nreg       temp_eth_payload_tvalid_reg = 0;\nreg       temp_eth_payload_tlast_reg = 0;\nreg       temp_eth_payload_tuser_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@265:275", "end\n\n// output datapath logic\nreg [7:0]  output_eth_payload_tdata_reg = 0;\nreg        output_eth_payload_tvalid_reg = 0;\nreg        output_eth_payload_tlast_reg = 0;\nreg        output_eth_payload_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\n"], ["verilog-ethernet/rtl/eth_mux_2.v@240:250", "reg       output_eth_payload_tvalid_reg = 0;\nreg       output_eth_payload_tlast_reg = 0;\nreg       output_eth_payload_tuser_reg = 0;\n\nreg [7:0] temp_eth_payload_tdata_reg = 0;\nreg       temp_eth_payload_tvalid_reg = 0;\nreg       temp_eth_payload_tlast_reg = 0;\nreg       temp_eth_payload_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\n"], ["verilog-ethernet/rtl/ip_eth_tx.v@426:436", "\n// output datapath logic\nreg [7:0]  output_eth_payload_tdata_reg = 0;\nreg        output_eth_payload_tvalid_reg = 0;\nreg        output_eth_payload_tlast_reg = 0;\nreg        output_eth_payload_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@327:337", "reg        output_eth_payload_tuser_reg = 0;\n\nreg [63:0] temp_eth_payload_tdata_reg = 0;\nreg [7:0]  temp_eth_payload_tkeep_reg = 0;\nreg        temp_eth_payload_tvalid_reg = 0;\nreg        temp_eth_payload_tlast_reg = 0;\nreg        temp_eth_payload_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tkeep = output_eth_payload_tkeep_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@291:301", "\n// output datapath logic\nreg [7:0] output_eth_payload_tdata_reg = 0;\nreg       output_eth_payload_tvalid_reg = 0;\nreg       output_eth_payload_tlast_reg = 0;\nreg       output_eth_payload_tuser_reg = 0;\n\nreg [7:0] temp_eth_payload_tdata_reg = 0;\nreg       temp_eth_payload_tvalid_reg = 0;\nreg       temp_eth_payload_tlast_reg = 0;\nreg       temp_eth_payload_tuser_reg = 0;\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@245:255", "\n// output datapath logic\nreg [63:0] output_eth_payload_tdata_reg = 0;\nreg [7:0]  output_eth_payload_tkeep_reg = 0;\nreg        output_eth_payload_tvalid_reg = 0;\nreg        output_eth_payload_tlast_reg = 0;\nreg        output_eth_payload_tuser_reg = 0;\n\nreg [63:0] temp_eth_payload_tdata_reg = 0;\nreg [7:0]  temp_eth_payload_tkeep_reg = 0;\nreg        temp_eth_payload_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/eth_demux_4.v@261:271", "reg       output_2_eth_payload_tvalid_reg = 0;\nreg       output_3_eth_payload_tvalid_reg = 0;\nreg       output_eth_payload_tlast_reg = 0;\nreg       output_eth_payload_tuser_reg = 0;\n\nreg [7:0] temp_eth_payload_tdata_reg = 0;\nreg       temp_eth_payload_tvalid_reg = 0;\nreg       temp_eth_payload_tlast_reg = 0;\nreg       temp_eth_payload_tuser_reg = 0;\n\nassign output_0_eth_payload_tdata = output_eth_payload_tdata_reg;\n"], ["verilog-ethernet/rtl/ip_eth_tx.v@431:441", "reg        output_eth_payload_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\nassign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@325:335", "reg        output_eth_payload_tvalid_reg = 0;\nreg        output_eth_payload_tlast_reg = 0;\nreg        output_eth_payload_tuser_reg = 0;\n\nreg [63:0] temp_eth_payload_tdata_reg = 0;\nreg [7:0]  temp_eth_payload_tkeep_reg = 0;\nreg        temp_eth_payload_tvalid_reg = 0;\nreg        temp_eth_payload_tlast_reg = 0;\nreg        temp_eth_payload_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\n"], ["verilog-ethernet/rtl/ip_eth_tx_64.v@565:575", "\n// output datapath logic\nreg [63:0] output_eth_payload_tdata_reg = 0;\nreg [7:0]  output_eth_payload_tkeep_reg = 0;\nreg        output_eth_payload_tvalid_reg = 0;\nreg        output_eth_payload_tlast_reg = 0;\nreg        output_eth_payload_tuser_reg = 0;\n\nreg [63:0] temp_eth_payload_tdata_reg = 0;\nreg [7:0]  temp_eth_payload_tkeep_reg = 0;\nreg        temp_eth_payload_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/eth_mux_4.v@311:321", "reg [7:0] output_eth_payload_tdata_reg = 0;\nreg       output_eth_payload_tvalid_reg = 0;\nreg       output_eth_payload_tlast_reg = 0;\nreg       output_eth_payload_tuser_reg = 0;\n\nreg [7:0] temp_eth_payload_tdata_reg = 0;\nreg       temp_eth_payload_tvalid_reg = 0;\nreg       temp_eth_payload_tlast_reg = 0;\nreg       temp_eth_payload_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@271:281", "reg        output_eth_payload_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\nassign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@251:261", "reg        output_eth_payload_tuser_reg = 0;\n\nreg [63:0] temp_eth_payload_tdata_reg = 0;\nreg [7:0]  temp_eth_payload_tkeep_reg = 0;\nreg        temp_eth_payload_tvalid_reg = 0;\nreg        temp_eth_payload_tlast_reg = 0;\nreg        temp_eth_payload_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tkeep = output_eth_payload_tkeep_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\n"], ["verilog-ethernet/rtl/eth_mux_4.v@316:326", "reg [7:0] temp_eth_payload_tdata_reg = 0;\nreg       temp_eth_payload_tvalid_reg = 0;\nreg       temp_eth_payload_tlast_reg = 0;\nreg       temp_eth_payload_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\nassign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\n"], ["verilog-ethernet/rtl/eth_mux_2.v@241:251", "reg       output_eth_payload_tlast_reg = 0;\nreg       output_eth_payload_tuser_reg = 0;\n\nreg [7:0] temp_eth_payload_tdata_reg = 0;\nreg       temp_eth_payload_tvalid_reg = 0;\nreg       temp_eth_payload_tlast_reg = 0;\nreg       temp_eth_payload_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@269:279", "reg        output_eth_payload_tvalid_reg = 0;\nreg        output_eth_payload_tlast_reg = 0;\nreg        output_eth_payload_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\n"], ["verilog-ethernet/rtl/eth_mux_64_4.v@321:331", "\n// output datapath logic\nreg [63:0] output_eth_payload_tdata_reg = 0;\nreg [7:0]  output_eth_payload_tkeep_reg = 0;\nreg        output_eth_payload_tvalid_reg = 0;\nreg        output_eth_payload_tlast_reg = 0;\nreg        output_eth_payload_tuser_reg = 0;\n\nreg [63:0] temp_eth_payload_tdata_reg = 0;\nreg [7:0]  temp_eth_payload_tkeep_reg = 0;\nreg        temp_eth_payload_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/eth_demux_4.v@263:273", "reg       output_eth_payload_tlast_reg = 0;\nreg       output_eth_payload_tuser_reg = 0;\n\nreg [7:0] temp_eth_payload_tdata_reg = 0;\nreg       temp_eth_payload_tvalid_reg = 0;\nreg       temp_eth_payload_tlast_reg = 0;\nreg       temp_eth_payload_tuser_reg = 0;\n\nassign output_0_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_0_eth_payload_tvalid = output_0_eth_payload_tvalid_reg;\nassign output_0_eth_payload_tlast = output_eth_payload_tlast_reg;\n"], ["verilog-ethernet/rtl/eth_mux_4.v@309:319", "\n// output datapath logic\nreg [7:0] output_eth_payload_tdata_reg = 0;\nreg       output_eth_payload_tvalid_reg = 0;\nreg       output_eth_payload_tlast_reg = 0;\nreg       output_eth_payload_tuser_reg = 0;\n\nreg [7:0] temp_eth_payload_tdata_reg = 0;\nreg       temp_eth_payload_tvalid_reg = 0;\nreg       temp_eth_payload_tlast_reg = 0;\nreg       temp_eth_payload_tuser_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@266:276", "\n// output datapath logic\nreg [7:0]  output_eth_payload_tdata_reg = 0;\nreg        output_eth_payload_tvalid_reg = 0;\nreg        output_eth_payload_tlast_reg = 0;\nreg        output_eth_payload_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@293:303", "reg [7:0] output_eth_payload_tdata_reg = 0;\nreg       output_eth_payload_tvalid_reg = 0;\nreg       output_eth_payload_tlast_reg = 0;\nreg       output_eth_payload_tuser_reg = 0;\n\nreg [7:0] temp_eth_payload_tdata_reg = 0;\nreg       temp_eth_payload_tvalid_reg = 0;\nreg       temp_eth_payload_tlast_reg = 0;\nreg       temp_eth_payload_tuser_reg = 0;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\n"], ["verilog-ethernet/rtl/ip_eth_tx.v@430:440", "reg        output_eth_payload_tlast_reg = 0;\nreg        output_eth_payload_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\n"], ["verilog-ethernet/rtl/eth_mux_2.v@244:254", "reg [7:0] temp_eth_payload_tdata_reg = 0;\nreg       temp_eth_payload_tvalid_reg = 0;\nreg       temp_eth_payload_tlast_reg = 0;\nreg       temp_eth_payload_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\nassign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\n"], ["verilog-ethernet/rtl/eth_demux_4.v@262:272", "reg       output_3_eth_payload_tvalid_reg = 0;\nreg       output_eth_payload_tlast_reg = 0;\nreg       output_eth_payload_tuser_reg = 0;\n\nreg [7:0] temp_eth_payload_tdata_reg = 0;\nreg       temp_eth_payload_tvalid_reg = 0;\nreg       temp_eth_payload_tlast_reg = 0;\nreg       temp_eth_payload_tuser_reg = 0;\n\nassign output_0_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_0_eth_payload_tvalid = output_0_eth_payload_tvalid_reg;\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@273:283", "reg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\nassign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\n"], ["verilog-ethernet/rtl/ip_eth_tx.v@425:435", "end\n\n// output datapath logic\nreg [7:0]  output_eth_payload_tdata_reg = 0;\nreg        output_eth_payload_tvalid_reg = 0;\nreg        output_eth_payload_tlast_reg = 0;\nreg        output_eth_payload_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\n"], ["verilog-ethernet/rtl/eth_mux_4.v@312:322", "reg       output_eth_payload_tvalid_reg = 0;\nreg       output_eth_payload_tlast_reg = 0;\nreg       output_eth_payload_tuser_reg = 0;\n\nreg [7:0] temp_eth_payload_tdata_reg = 0;\nreg       temp_eth_payload_tvalid_reg = 0;\nreg       temp_eth_payload_tlast_reg = 0;\nreg       temp_eth_payload_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\n"], ["verilog-ethernet/rtl/eth_mux_64_2.v@249:259", "reg        output_eth_payload_tvalid_reg = 0;\nreg        output_eth_payload_tlast_reg = 0;\nreg        output_eth_payload_tuser_reg = 0;\n\nreg [63:0] temp_eth_payload_tdata_reg = 0;\nreg [7:0]  temp_eth_payload_tkeep_reg = 0;\nreg        temp_eth_payload_tvalid_reg = 0;\nreg        temp_eth_payload_tlast_reg = 0;\nreg        temp_eth_payload_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@333:343", "\n// output datapath logic\nreg [63:0] output_eth_payload_tdata_reg = 0;\nreg [7:0]  output_eth_payload_tkeep_reg = 0;\nreg        output_eth_payload_tvalid_reg = 0;\nreg        output_eth_payload_tlast_reg = 0;\nreg        output_eth_payload_tuser_reg = 0;\n\nreg [63:0] temp_eth_payload_tdata_reg = 0;\nreg [7:0]  temp_eth_payload_tkeep_reg = 0;\nreg        temp_eth_payload_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/ip_eth_tx.v@428:438", "reg [7:0]  output_eth_payload_tdata_reg = 0;\nreg        output_eth_payload_tvalid_reg = 0;\nreg        output_eth_payload_tlast_reg = 0;\nreg        output_eth_payload_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@268:278", "reg [7:0]  output_eth_payload_tdata_reg = 0;\nreg        output_eth_payload_tvalid_reg = 0;\nreg        output_eth_payload_tlast_reg = 0;\nreg        output_eth_payload_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\n"], ["verilog-ethernet/rtl/ip_eth_tx.v@433:443", "reg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\nassign output_eth_payload_tuser = output_eth_payload_tuser_reg;\n\n// enable ready input next cycle if output is ready or if there is space in both output registers or if there is space in the temp register that will not be filled next cycle\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@270:280", "reg        output_eth_payload_tlast_reg = 0;\nreg        output_eth_payload_tuser_reg = 0;\n\nreg [7:0]  temp_axis_tdata_reg = 0;\nreg        temp_axis_tvalid_reg = 0;\nreg        temp_axis_tlast_reg = 0;\nreg        temp_axis_tuser_reg = 0;\n\nassign output_eth_payload_tdata = output_eth_payload_tdata_reg;\nassign output_eth_payload_tvalid = output_eth_payload_tvalid_reg;\nassign output_eth_payload_tlast = output_eth_payload_tlast_reg;\n"]], "Diff Content": {"Delete": [[434, "reg        temp_axis_tvalid_reg = 0;\n"]], "Add": []}}