

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Tue Nov  9 10:54:10 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        proj_fir
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.291 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        3|        3| 9.000 ns | 9.000 ns |    4|    4| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------+--------+---------+---------+----------+----------+-----+-----+----------+
        |                   |        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |      Instance     | Module |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-------------------+--------+---------+---------+----------+----------+-----+-----+----------+
        |grp_exec_1_fu_105  |exec_1  |        1|        1| 3.000 ns | 3.000 ns |    2|    2| function |
        +-------------------+--------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       96|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|     12|      822|      220|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       54|    -|
|Register             |        -|      -|      485|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     12|     1307|      370|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |grp_exec_1_fu_105        |exec_1                |        0|      3|  327|  73|    0|
    |fir_mul_32s_32s_3bkb_U5  |fir_mul_32s_32s_3bkb  |        0|      3|  165|  49|    0|
    |fir_mul_32s_32s_3bkb_U6  |fir_mul_32s_32s_3bkb  |        0|      3|  165|  49|    0|
    |fir_mul_32s_32s_3bkb_U7  |fir_mul_32s_32s_3bkb  |        0|      3|  165|  49|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |Total                    |                      |        0|     12|  822| 220|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln68_1_fu_213_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln68_2_fu_248_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln68_fu_176_p2    |     +    |      0|  0|  32|          32|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  96|          96|          96|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  27|          5|    1|          5|
    |x_V_TDATA_blk_n  |   9|          2|    1|          2|
    |x_V_TREADY_int   |   9|          2|    1|          2|
    |y_V_TDATA_blk_n  |   9|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  54|         11|    4|         11|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   4|   0|    4|          0|
    |grp_exec_1_fu_105_ap_start_reg  |   1|   0|    1|          0|
    |mul_ln68_reg_294                |  32|   0|   32|          0|
    |s_x1_V_1                        |  32|   0|   32|          0|
    |s_x1_V_1_load_reg_283           |  32|   0|   32|          0|
    |s_x1_V_2                        |  32|   0|   32|          0|
    |s_x1_V_2_load_reg_299           |  32|   0|   32|          0|
    |s_x1_V_3                        |  32|   0|   32|          0|
    |s_x_V_1                         |  32|   0|   32|          0|
    |s_x_V_2                         |  32|   0|   32|          0|
    |s_x_V_3                         |  32|   0|   32|          0|
    |s_y0_V_1                        |  32|   0|   32|          0|
    |s_y0_V_2                        |  32|   0|   32|          0|
    |s_y0_V_3                        |  32|   0|   32|          0|
    |s_y1_V_1                        |  32|   0|   32|          0|
    |s_y1_V_2                        |  32|   0|   32|          0|
    |s_y1_V_3                        |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 485|   0|  485|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+--------------+--------------+--------------+
|  RTL Ports | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------+-----+-----+--------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_none |      fir     | return value |
|ap_rst_n    |  in |    1| ap_ctrl_none |      fir     | return value |
|x_V_TDATA   |  in |   32|     axis     |      x_V     |    pointer   |
|x_V_TVALID  |  in |    1|     axis     |      x_V     |    pointer   |
|x_V_TREADY  | out |    1|     axis     |      x_V     |    pointer   |
|coeff_0_V   |  in |   32|    ap_none   |   coeff_0_V  |    pointer   |
|coeff_1_V   |  in |   32|    ap_none   |   coeff_1_V  |    pointer   |
|coeff_2_V   |  in |   32|    ap_none   |   coeff_2_V  |    pointer   |
|coeff_3_V   |  in |   32|    ap_none   |   coeff_3_V  |    pointer   |
|y_V_TDATA   | out |   32|     axis     |      y_V     |    pointer   |
|y_V_TVALID  | out |    1|     axis     |      y_V     |    pointer   |
|y_V_TREADY  |  in |    1|     axis     |      y_V     |    pointer   |
+------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.29>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%s_x1_V_1_load = load i32* @s_x1_V_1, align 4"   --->   Operation 5 'load' 's_x1_V_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%coeff_1_V_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %coeff_1_V)"   --->   Operation 6 'read' 'coeff_1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (2.29ns)   --->   "%mul_ln68 = mul i32 %s_x1_V_1_load, %coeff_1_V_read" [./fir.h:54]   --->   Operation 7 'mul' 'mul_ln68' <Predicate = true> <Delay = 2.29> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%coeff_0_V_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %coeff_0_V)"   --->   Operation 8 'read' 'coeff_0_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [2/2] (2.29ns)   --->   "%call_ret = call fastcc { i32, i32 } @exec.1(i32* %x_V, i32 %coeff_0_V_read)"   --->   Operation 9 'call' 'call_ret' <Predicate = true> <Delay = 2.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 10 [1/2] (2.29ns)   --->   "%mul_ln68 = mul i32 %s_x1_V_1_load, %coeff_1_V_read" [./fir.h:54]   --->   Operation 10 'mul' 'mul_ln68' <Predicate = true> <Delay = 2.29> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%s_x_V_2_load = load i32* @s_x_V_2, align 4"   --->   Operation 11 'load' 's_x_V_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%s_x1_V_2_load = load i32* @s_x1_V_2, align 4"   --->   Operation 12 'load' 's_x1_V_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%coeff_2_V_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %coeff_2_V)"   --->   Operation 13 'read' 'coeff_2_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (2.29ns)   --->   "%mul_ln68_1 = mul i32 %s_x1_V_2_load, %coeff_2_V_read" [./fir.h:54]   --->   Operation 14 'mul' 'mul_ln68_1' <Predicate = true> <Delay = 2.29> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "store i32 %s_x1_V_1_load, i32* @s_x_V_2, align 4"   --->   Operation 15 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "store i32 %s_x_V_2_load, i32* @s_x1_V_2, align 4"   --->   Operation 16 'store' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.29>
ST_3 : Operation 17 [1/2] (0.00ns)   --->   "%call_ret = call fastcc { i32, i32 } @exec.1(i32* %x_V, i32 %coeff_0_V_read)"   --->   Operation 17 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%x_int_0_V = extractvalue { i32, i32 } %call_ret, 0"   --->   Operation 18 'extractvalue' 'x_int_0_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node add_ln68)   --->   "%y_int_0_V = extractvalue { i32, i32 } %call_ret, 1"   --->   Operation 19 'extractvalue' 'y_int_0_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%s_x_V_1_load = load i32* @s_x_V_1, align 4"   --->   Operation 20 'load' 's_x_V_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%s_y0_V_1_load = load i32* @s_y0_V_1, align 4"   --->   Operation 21 'load' 's_y0_V_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%y_int_1_V = load i32* @s_y1_V_1, align 4"   --->   Operation 22 'load' 'y_int_1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.66ns) (out node of the LUT)   --->   "%add_ln68 = add i32 %s_y0_V_1_load, %y_int_0_V" [./fir.h:53]   --->   Operation 23 'add' 'add_ln68' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "store i32 %x_int_0_V, i32* @s_x_V_1, align 4"   --->   Operation 24 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "store i32 %s_x_V_1_load, i32* @s_x1_V_1, align 4"   --->   Operation 25 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "store i32 %mul_ln68, i32* @s_y0_V_1, align 4" [./fir.h:54]   --->   Operation 26 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "store i32 %add_ln68, i32* @s_y1_V_1, align 4" [./fir.h:53]   --->   Operation 27 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%s_y0_V_2_load = load i32* @s_y0_V_2, align 4"   --->   Operation 28 'load' 's_y0_V_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%y_int_2_V = load i32* @s_y1_V_2, align 4"   --->   Operation 29 'load' 'y_int_2_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.66ns)   --->   "%add_ln68_1 = add i32 %s_y0_V_2_load, %y_int_1_V" [./fir.h:53]   --->   Operation 30 'add' 'add_ln68_1' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/2] (2.29ns)   --->   "%mul_ln68_1 = mul i32 %s_x1_V_2_load, %coeff_2_V_read" [./fir.h:54]   --->   Operation 31 'mul' 'mul_ln68_1' <Predicate = true> <Delay = 2.29> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "store i32 %mul_ln68_1, i32* @s_y0_V_2, align 4" [./fir.h:54]   --->   Operation 32 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "store i32 %add_ln68_1, i32* @s_y1_V_2, align 4" [./fir.h:53]   --->   Operation 33 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%s_x_V_3_load = load i32* @s_x_V_3, align 4"   --->   Operation 34 'load' 's_x_V_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%s_x1_V_3_load = load i32* @s_x1_V_3, align 4"   --->   Operation 35 'load' 's_x1_V_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%s_y0_V_3_load = load i32* @s_y0_V_3, align 4"   --->   Operation 36 'load' 's_y0_V_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%y_int_3_V = load i32* @s_y1_V_3, align 4"   --->   Operation 37 'load' 'y_int_3_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%coeff_3_V_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %coeff_3_V)"   --->   Operation 38 'read' 'coeff_3_V_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.66ns)   --->   "%add_ln68_2 = add i32 %s_y0_V_3_load, %y_int_2_V" [./fir.h:53]   --->   Operation 39 'add' 'add_ln68_2' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [2/2] (2.29ns)   --->   "%mul_ln68_2 = mul i32 %s_x1_V_3_load, %coeff_3_V_read" [./fir.h:54]   --->   Operation 40 'mul' 'mul_ln68_2' <Predicate = true> <Delay = 2.29> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "store i32 %s_x1_V_2_load, i32* @s_x_V_3, align 4"   --->   Operation 41 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "store i32 %s_x_V_3_load, i32* @s_x1_V_3, align 4"   --->   Operation 42 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "store i32 %add_ln68_2, i32* @s_y1_V_3, align 4" [./fir.h:53]   --->   Operation 43 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.i32P(i32* %y_V, i32 %y_int_3_V)" [fir.cpp:46]   --->   Operation 44 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 2.29>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %coeff_3_V), !map !52"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %coeff_2_V), !map !58"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %coeff_1_V), !map !64"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %coeff_0_V), !map !70"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %x_V), !map !76"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %y_V), !map !80"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind"   --->   Operation 51 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %x_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [fir.cpp:21]   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %y_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [fir.cpp:22]   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %coeff_0_V, i32* %coeff_1_V, i32* %coeff_2_V, i32* %coeff_3_V, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [fir.cpp:24]   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [fir.cpp:27]   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [fir.cpp:29]   --->   Operation 56 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/2] (2.29ns)   --->   "%mul_ln68_2 = mul i32 %s_x1_V_3_load, %coeff_3_V_read" [./fir.h:54]   --->   Operation 57 'mul' 'mul_ln68_2' <Predicate = true> <Delay = 2.29> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "store i32 %mul_ln68_2, i32* @s_y0_V_3, align 4" [./fir.h:54]   --->   Operation 58 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.i32P(i32* %y_V, i32 %y_int_3_V)" [fir.cpp:46]   --->   Operation 59 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "ret void" [fir.cpp:48]   --->   Operation 60 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ x_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ coeff_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeff_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeff_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeff_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_x1_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ s_x_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ s_y1_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ s_y0_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ s_x_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ s_x1_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ s_y0_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ s_y1_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ s_x_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ s_x1_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ s_y0_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ s_y1_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ s_x_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ s_x1_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ s_y0_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ s_y1_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
s_x1_V_1_load      (load         ) [ 00100]
coeff_1_V_read     (read         ) [ 00100]
coeff_0_V_read     (read         ) [ 00000]
mul_ln68           (mul          ) [ 00010]
s_x_V_2_load       (load         ) [ 00000]
s_x1_V_2_load      (load         ) [ 00010]
coeff_2_V_read     (read         ) [ 00010]
store_ln0          (store        ) [ 00000]
store_ln0          (store        ) [ 00000]
call_ret           (call         ) [ 00000]
x_int_0_V          (extractvalue ) [ 00000]
y_int_0_V          (extractvalue ) [ 00000]
s_x_V_1_load       (load         ) [ 00000]
s_y0_V_1_load      (load         ) [ 00000]
y_int_1_V          (load         ) [ 00000]
add_ln68           (add          ) [ 00000]
store_ln0          (store        ) [ 00000]
store_ln0          (store        ) [ 00000]
store_ln54         (store        ) [ 00000]
store_ln53         (store        ) [ 00000]
s_y0_V_2_load      (load         ) [ 00000]
y_int_2_V          (load         ) [ 00000]
add_ln68_1         (add          ) [ 00000]
mul_ln68_1         (mul          ) [ 00000]
store_ln54         (store        ) [ 00000]
store_ln53         (store        ) [ 00000]
s_x_V_3_load       (load         ) [ 00000]
s_x1_V_3_load      (load         ) [ 00001]
s_y0_V_3_load      (load         ) [ 00000]
y_int_3_V          (load         ) [ 00001]
coeff_3_V_read     (read         ) [ 00001]
add_ln68_2         (add          ) [ 00000]
store_ln0          (store        ) [ 00000]
store_ln0          (store        ) [ 00000]
store_ln53         (store        ) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
spectopmodule_ln0  (spectopmodule) [ 00000]
specinterface_ln21 (specinterface) [ 00000]
specinterface_ln22 (specinterface) [ 00000]
specinterface_ln24 (specinterface) [ 00000]
specinterface_ln27 (specinterface) [ 00000]
specpipeline_ln29  (specpipeline ) [ 00000]
mul_ln68_2         (mul          ) [ 00000]
store_ln54         (store        ) [ 00000]
write_ln46         (write        ) [ 00000]
ret_ln48           (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="coeff_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="coeff_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="coeff_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="coeff_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="s_x1_V_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_x1_V_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="s_x_V_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_x_V_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="s_y1_V_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_y1_V_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="s_y0_V_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_y0_V_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="s_x_V_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_x_V_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="s_x1_V_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_x1_V_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="s_y0_V_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_y0_V_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="s_y1_V_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_y1_V_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="s_x_V_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_x_V_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="s_x1_V_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_x1_V_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="s_y0_V_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_y0_V_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="s_y1_V_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_y1_V_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="s_x_V_3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_x_V_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="s_x1_V_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_x1_V_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="s_y0_V_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_y0_V_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="s_y1_V_3">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_y1_V_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exec.1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.i32P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="coeff_1_V_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeff_1_V_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="coeff_0_V_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeff_0_V_read/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="coeff_2_V_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeff_2_V_read/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="coeff_3_V_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="coeff_3_V_read/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln46/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_exec_1_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="0" index="2" bw="32" slack="0"/>
<pin id="109" dir="0" index="3" bw="32" slack="0"/>
<pin id="110" dir="0" index="4" bw="32" slack="0"/>
<pin id="111" dir="0" index="5" bw="32" slack="0"/>
<pin id="112" dir="0" index="6" bw="32" slack="0"/>
<pin id="113" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="s_x1_V_1_load_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_x1_V_1_load/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln68/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="s_x_V_2_load_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_x_V_2_load/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="s_x1_V_2_load_load_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_x1_V_2_load/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln68_1/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln0_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln0_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="x_int_0_V_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="x_int_0_V/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="y_int_0_V_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="y_int_0_V/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="s_x_V_1_load_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_x_V_1_load/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="s_y0_V_1_load_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_y0_V_1_load/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="y_int_1_V_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_int_1_V/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add_ln68_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln0_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln0_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln54_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln53_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="s_y0_V_2_load_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_y0_V_2_load/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="y_int_2_V_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_int_2_V/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln68_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_1/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln54_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln53_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="s_x_V_3_load_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_x_V_3_load/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="s_x1_V_3_load_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_x1_V_3_load/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="s_y0_V_3_load_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_y0_V_3_load/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="y_int_3_V_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_int_3_V/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln68_2_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_2/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln68_2/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln0_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln0_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="0"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln53_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln54_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/4 "/>
</bind>
</comp>

<comp id="283" class="1005" name="s_x1_V_1_load_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_x1_V_1_load "/>
</bind>
</comp>

<comp id="289" class="1005" name="coeff_1_V_read_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeff_1_V_read "/>
</bind>
</comp>

<comp id="294" class="1005" name="mul_ln68_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln68 "/>
</bind>
</comp>

<comp id="299" class="1005" name="s_x1_V_2_load_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_x1_V_2_load "/>
</bind>
</comp>

<comp id="305" class="1005" name="coeff_2_V_read_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeff_2_V_read "/>
</bind>
</comp>

<comp id="310" class="1005" name="s_x1_V_3_load_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_x1_V_3_load "/>
</bind>
</comp>

<comp id="315" class="1005" name="y_int_3_V_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="1"/>
<pin id="317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_int_3_V "/>
</bind>
</comp>

<comp id="320" class="1005" name="coeff_3_V_read_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeff_3_V_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="44" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="44" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="44" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="44" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="48" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="114"><net_src comp="46" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="116"><net_src comp="80" pin="2"/><net_sink comp="105" pin=2"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="105" pin=3"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="105" pin=4"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="105" pin=5"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="105" pin=6"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="129"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="74" pin="2"/><net_sink comp="125" pin=1"/></net>

<net id="134"><net_src comp="28" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="30" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="86" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="154"><net_src comp="131" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="30" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="105" pin="7"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="105" pin="7"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="168" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="160" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="156" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="20" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="164" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="22" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="24" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="176" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="26" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="32" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="34" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="205" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="172" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="139" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="32" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="213" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="34" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="36" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="38" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="40" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="42" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="252"><net_src comp="239" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="209" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="235" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="92" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="36" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="231" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="38" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="248" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="42" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="254" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="40" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="121" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="292"><net_src comp="74" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="297"><net_src comp="125" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="302"><net_src comp="135" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="308"><net_src comp="86" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="313"><net_src comp="235" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="318"><net_src comp="243" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="323"><net_src comp="92" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="254" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_V | {4 }
	Port: s_x1_V_0 | {3 }
	Port: s_x_V_0 | {3 }
	Port: s_y1_V_0 | {3 }
	Port: s_y0_V_0 | {3 }
	Port: s_x_V_1 | {3 }
	Port: s_x1_V_1 | {3 }
	Port: s_y0_V_1 | {3 }
	Port: s_y1_V_1 | {3 }
	Port: s_x_V_2 | {2 }
	Port: s_x1_V_2 | {2 }
	Port: s_y0_V_2 | {3 }
	Port: s_y1_V_2 | {3 }
	Port: s_x_V_3 | {3 }
	Port: s_x1_V_3 | {3 }
	Port: s_y0_V_3 | {4 }
	Port: s_y1_V_3 | {3 }
 - Input state : 
	Port: fir : x_V | {3 }
	Port: fir : coeff_0_V | {2 }
	Port: fir : coeff_1_V | {1 }
	Port: fir : coeff_2_V | {2 }
	Port: fir : coeff_3_V | {3 }
	Port: fir : s_x1_V_0 | {2 }
	Port: fir : s_x_V_0 | {3 }
	Port: fir : s_y1_V_0 | {3 }
	Port: fir : s_y0_V_0 | {3 }
	Port: fir : s_x_V_1 | {3 }
	Port: fir : s_x1_V_1 | {1 }
	Port: fir : s_y0_V_1 | {3 }
	Port: fir : s_y1_V_1 | {3 }
	Port: fir : s_x_V_2 | {2 }
	Port: fir : s_x1_V_2 | {2 }
	Port: fir : s_y0_V_2 | {3 }
	Port: fir : s_y1_V_2 | {3 }
	Port: fir : s_x_V_3 | {3 }
	Port: fir : s_x1_V_3 | {3 }
	Port: fir : s_y0_V_3 | {3 }
	Port: fir : s_y1_V_3 | {3 }
  - Chain level:
	State 1
	State 2
		store_ln0 : 1
	State 3
		x_int_0_V : 1
		y_int_0_V : 1
		add_ln68 : 2
		store_ln0 : 2
		store_ln0 : 1
		store_ln53 : 3
		add_ln68_1 : 1
		store_ln54 : 1
		store_ln53 : 2
		add_ln68_2 : 1
		store_ln0 : 1
		store_ln53 : 2
		write_ln46 : 1
	State 4
		store_ln54 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|---------|
|          |         grp_fu_125        |    3    |    0    |   165   |    49   |
|    mul   |         grp_fu_139        |    3    |    0    |   165   |    49   |
|          |         grp_fu_254        |    3    |    0    |   165   |    49   |
|----------|---------------------------|---------|---------|---------|---------|
|   call   |     grp_exec_1_fu_105     |    3    |  1.206  |   229   |    67   |
|----------|---------------------------|---------|---------|---------|---------|
|          |      add_ln68_fu_176      |    0    |    0    |    0    |    32   |
|    add   |     add_ln68_1_fu_213     |    0    |    0    |    0    |    32   |
|          |     add_ln68_2_fu_248     |    0    |    0    |    0    |    32   |
|----------|---------------------------|---------|---------|---------|---------|
|          | coeff_1_V_read_read_fu_74 |    0    |    0    |    0    |    0    |
|   read   | coeff_0_V_read_read_fu_80 |    0    |    0    |    0    |    0    |
|          | coeff_2_V_read_read_fu_86 |    0    |    0    |    0    |    0    |
|          | coeff_3_V_read_read_fu_92 |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|   write  |      grp_write_fu_98      |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|extractvalue|      x_int_0_V_fu_156     |    0    |    0    |    0    |    0    |
|          |      y_int_0_V_fu_160     |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|
|   Total  |                           |    12   |  1.206  |   724   |   310   |
|----------|---------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|coeff_1_V_read_reg_289|   32   |
|coeff_2_V_read_reg_305|   32   |
|coeff_3_V_read_reg_320|   32   |
|   mul_ln68_reg_294   |   32   |
| s_x1_V_1_load_reg_283|   32   |
| s_x1_V_2_load_reg_299|   32   |
| s_x1_V_3_load_reg_310|   32   |
|   y_int_3_V_reg_315  |   32   |
+----------------------+--------+
|         Total        |   256  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_98 |  p2  |   2  |  32  |   64   ||    9    |
|    grp_fu_125   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_125   |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_139   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_139   |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_254   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_254   |  p1  |   2  |  32  |   64   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   448  ||  4.221  ||    63   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    1   |   724  |   310  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   63   |
|  Register |    -   |    -   |   256  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |    5   |   980  |   373  |
+-----------+--------+--------+--------+--------+
