Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 19 17:01:07 2023
| Host         : DVANOFFICE-071 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BlockDesignArtyS7_wrapper_timing_summary_routed.rpt -pb BlockDesignArtyS7_wrapper_timing_summary_routed.pb -rpx BlockDesignArtyS7_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : BlockDesignArtyS7_wrapper
| Device       : 7s50-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1771 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.049        0.000                      0                 5434        0.053        0.000                      0                 5434        0.750        0.000                       0                  2053  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                ------------         ----------      --------------
BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
CLK100MHZ                                                            {0.000 5.000}        10.000          100.000         
  clk_out1_BlockDesignArtyS7_clk_wiz_1_0                             {0.000 5.000}        10.000          100.000         
  clk_out2_BlockDesignArtyS7_clk_wiz_1_0                             {0.000 1.250}        2.500           400.000         
  clkfbout_BlockDesignArtyS7_clk_wiz_1_0                             {0.000 5.000}        10.000          100.000         
sys_clk_pin                                                          {0.000 5.000}        10.000          100.000         
  clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1                           {0.000 5.000}        10.000          100.000         
  clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1                           {0.000 1.250}        2.500           400.000         
  clkfbout_BlockDesignArtyS7_clk_wiz_1_0_1                           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.799        0.000                      0                  222        0.117        0.000                      0                  222       15.812        0.000                       0                   233  
BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       12.287        0.000                      0                   47        0.273        0.000                      0                   47       16.166        0.000                       0                    41  
CLK100MHZ                                                                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_BlockDesignArtyS7_clk_wiz_1_0                                   3.098        0.000                      0                 5036        0.164        0.000                      0                 5036        3.870        0.000                       0                  1707  
  clk_out2_BlockDesignArtyS7_clk_wiz_1_0                                   0.049        0.000                      0                  129        0.216        0.000                      0                  129        0.750        0.000                       0                    68  
  clkfbout_BlockDesignArtyS7_clk_wiz_1_0                                                                                                                                                                               8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1                                 3.129        0.000                      0                 5036        0.164        0.000                      0                 5036        3.870        0.000                       0                  1707  
  clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1                                 0.074        0.000                      0                  129        0.216        0.000                      0                  129        0.750        0.000                       0                    68  
  clkfbout_BlockDesignArtyS7_clk_wiz_1_0_1                                                                                                                                                                             8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                To Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                --------                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_BlockDesignArtyS7_clk_wiz_1_0    clk_out1_BlockDesignArtyS7_clk_wiz_1_0          0.352        0.000                      0                   32        0.107        0.000                      0                   32  
clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  clk_out1_BlockDesignArtyS7_clk_wiz_1_0          3.098        0.000                      0                 5036        0.053        0.000                      0                 5036  
clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  clk_out1_BlockDesignArtyS7_clk_wiz_1_0          0.352        0.000                      0                   32        0.107        0.000                      0                   32  
clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  clk_out2_BlockDesignArtyS7_clk_wiz_1_0          0.049        0.000                      0                  129        0.125        0.000                      0                  129  
clk_out1_BlockDesignArtyS7_clk_wiz_1_0    clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1        3.098        0.000                      0                 5036        0.053        0.000                      0                 5036  
clk_out2_BlockDesignArtyS7_clk_wiz_1_0    clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1        0.372        0.000                      0                   32        0.126        0.000                      0                   32  
clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1        0.383        0.000                      0                   32        0.138        0.000                      0                   32  
clk_out2_BlockDesignArtyS7_clk_wiz_1_0    clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1        0.049        0.000                      0                  129        0.125        0.000                      0                  129  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.799ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.799ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.528ns  (logic 0.656ns (25.954%)  route 1.872ns (74.046%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 35.994 - 33.333 ) 
    Source Clock Delay      (SCD):    3.066ns = ( 19.733 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564    18.230    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.311 f  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.421    19.733    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X6Y62          FDRE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.437    20.170 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.770    20.939    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X8Y62          LUT6 (Prop_lut6_I0_O)        0.105    21.044 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.956    22.000    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X13Y60         LUT3 (Prop_lut3_I0_O)        0.114    22.114 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.146    22.260    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1_n_0
    SLICE_X12Y60         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338    34.671    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.748 r  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.246    35.994    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y60         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.296    36.290    
                         clock uncertainty           -0.035    36.255    
    SLICE_X12Y60         FDCE (Setup_fdce_C_D)       -0.196    36.059    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.059    
                         arrival time                         -22.260    
  -------------------------------------------------------------------
                         slack                                 13.799    

Slack (MET) :             14.226ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.643ns (27.963%)  route 1.656ns (72.037%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 19.393 - 16.667 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564     1.564    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.645 r  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.352     2.997    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X10Y64         FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDCE (Prop_fdce_C_Q)         0.433     3.430 f  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.948     4.378    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X4Y63          LUT6 (Prop_lut6_I4_O)        0.105     4.483 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.346     4.829    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X4Y63          LUT5 (Prop_lut5_I0_O)        0.105     4.934 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.363     5.297    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X6Y62          FDRE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338    18.004    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    18.081 f  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.312    19.393    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X6Y62          FDRE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.296    19.690    
                         clock uncertainty           -0.035    19.654    
    SLICE_X6Y62          FDRE (Setup_fdre_C_CE)      -0.132    19.522    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.522    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                 14.226    

Slack (MET) :             14.411ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.186ns  (logic 0.647ns (29.603%)  route 1.539ns (70.397%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 35.994 - 33.333 ) 
    Source Clock Delay      (SCD):    3.066ns = ( 19.733 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564    18.230    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.311 f  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.421    19.733    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X6Y62          FDRE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.437    20.170 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.770    20.939    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X8Y62          LUT6 (Prop_lut6_I0_O)        0.105    21.044 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.769    21.813    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X12Y60         LUT2 (Prop_lut2_I0_O)        0.105    21.918 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    21.918    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X12Y60         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338    34.671    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.748 r  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.246    35.994    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y60         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.296    36.290    
                         clock uncertainty           -0.035    36.255    
    SLICE_X12Y60         FDCE (Setup_fdce_C_D)        0.074    36.329    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.329    
                         arrival time                         -21.918    
  -------------------------------------------------------------------
                         slack                                 14.411    

Slack (MET) :             14.421ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.208ns  (logic 0.669ns (30.305%)  route 1.539ns (69.695%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 35.994 - 33.333 ) 
    Source Clock Delay      (SCD):    3.066ns = ( 19.733 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564    18.230    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.311 f  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.421    19.733    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X6Y62          FDRE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.437    20.170 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.770    20.939    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X8Y62          LUT6 (Prop_lut6_I0_O)        0.105    21.044 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.769    21.813    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X12Y60         LUT3 (Prop_lut3_I0_O)        0.127    21.940 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    21.940    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1_n_0
    SLICE_X12Y60         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338    34.671    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.748 r  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.246    35.994    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y60         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.296    36.290    
                         clock uncertainty           -0.035    36.255    
    SLICE_X12Y60         FDCE (Setup_fdce_C_D)        0.106    36.361    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.361    
                         arrival time                         -21.940    
  -------------------------------------------------------------------
                         slack                                 14.421    

Slack (MET) :             14.562ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.035ns  (logic 0.647ns (31.794%)  route 1.388ns (68.205%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 35.993 - 33.333 ) 
    Source Clock Delay      (SCD):    3.066ns = ( 19.733 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564    18.230    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.311 f  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.421    19.733    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X6Y62          FDRE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.437    20.170 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.877    21.046    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.105    21.151 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.511    21.663    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X10Y62         LUT6 (Prop_lut6_I1_O)        0.105    21.768 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    21.768    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X10Y62         FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338    34.671    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.748 r  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.245    35.993    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X10Y62         FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.296    36.289    
                         clock uncertainty           -0.035    36.254    
    SLICE_X10Y62         FDCE (Setup_fdce_C_D)        0.076    36.330    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.330    
                         arrival time                         -21.768    
  -------------------------------------------------------------------
                         slack                                 14.562    

Slack (MET) :             14.624ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.927ns  (logic 0.647ns (33.576%)  route 1.280ns (66.424%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 35.993 - 33.333 ) 
    Source Clock Delay      (SCD):    3.066ns = ( 19.733 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564    18.230    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.311 f  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.421    19.733    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X6Y62          FDRE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.437    20.170 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.770    20.939    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X8Y62          LUT6 (Prop_lut6_I0_O)        0.105    21.044 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.510    21.555    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X11Y61         LUT4 (Prop_lut4_I0_O)        0.105    21.660 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    21.660    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1_n_0
    SLICE_X11Y61         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338    34.671    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.748 r  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.245    35.993    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y61         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.296    36.289    
                         clock uncertainty           -0.035    36.254    
    SLICE_X11Y61         FDCE (Setup_fdce_C_D)        0.030    36.284    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.284    
                         arrival time                         -21.660    
  -------------------------------------------------------------------
                         slack                                 14.624    

Slack (MET) :             14.629ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.924ns  (logic 0.647ns (33.625%)  route 1.277ns (66.375%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 35.993 - 33.333 ) 
    Source Clock Delay      (SCD):    3.066ns = ( 19.733 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564    18.230    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.311 f  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.421    19.733    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X6Y62          FDRE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.437    20.170 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.770    20.939    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X8Y62          LUT6 (Prop_lut6_I0_O)        0.105    21.044 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.507    21.552    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X11Y61         LUT3 (Prop_lut3_I0_O)        0.105    21.657 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    21.657    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1_n_0
    SLICE_X11Y61         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338    34.671    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.748 r  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.245    35.993    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y61         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.296    36.289    
                         clock uncertainty           -0.035    36.254    
    SLICE_X11Y61         FDCE (Setup_fdce_C_D)        0.032    36.286    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.286    
                         arrival time                         -21.657    
  -------------------------------------------------------------------
                         slack                                 14.629    

Slack (MET) :             14.643ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.947ns  (logic 0.670ns (34.409%)  route 1.277ns (65.591%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 35.993 - 33.333 ) 
    Source Clock Delay      (SCD):    3.066ns = ( 19.733 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564    18.230    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.311 f  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.421    19.733    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X6Y62          FDRE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.437    20.170 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.770    20.939    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X8Y62          LUT6 (Prop_lut6_I0_O)        0.105    21.044 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.507    21.552    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X11Y61         LUT4 (Prop_lut4_I0_O)        0.128    21.680 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    21.680    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1_n_0
    SLICE_X11Y61         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338    34.671    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.748 r  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.245    35.993    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y61         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.296    36.289    
                         clock uncertainty           -0.035    36.254    
    SLICE_X11Y61         FDCE (Setup_fdce_C_D)        0.069    36.323    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.323    
                         arrival time                         -21.680    
  -------------------------------------------------------------------
                         slack                                 14.643    

Slack (MET) :             14.660ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.930ns  (logic 0.650ns (33.679%)  route 1.280ns (66.321%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 35.993 - 33.333 ) 
    Source Clock Delay      (SCD):    3.066ns = ( 19.733 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564    18.230    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.311 f  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.421    19.733    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X6Y62          FDRE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.437    20.170 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.770    20.939    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X8Y62          LUT6 (Prop_lut6_I0_O)        0.105    21.044 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.510    21.555    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X11Y61         LUT5 (Prop_lut5_I0_O)        0.108    21.663 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    21.663    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1_n_0
    SLICE_X11Y61         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338    34.671    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.748 r  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.245    35.993    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X11Y61         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.296    36.289    
                         clock uncertainty           -0.035    36.254    
    SLICE_X11Y61         FDCE (Setup_fdce_C_D)        0.069    36.323    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.323    
                         arrival time                         -21.663    
  -------------------------------------------------------------------
                         slack                                 14.660    

Slack (MET) :             14.797ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.796ns  (logic 0.647ns (36.022%)  route 1.149ns (63.978%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 35.993 - 33.333 ) 
    Source Clock Delay      (SCD):    3.066ns = ( 19.733 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.564    18.230    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.311 f  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.421    19.733    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X6Y62          FDRE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.437    20.170 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.877    21.046    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X9Y63          LUT6 (Prop_lut6_I4_O)        0.105    21.151 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.272    21.424    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X10Y62         LUT6 (Prop_lut6_I1_O)        0.105    21.529 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    21.529    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X10Y62         FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.338    34.671    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.748 r  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.245    35.993    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X10Y62         FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.296    36.289    
                         clock uncertainty           -0.035    36.254    
    SLICE_X10Y62         FDCE (Setup_fdce_C_D)        0.072    36.326    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.326    
                         arrival time                         -21.529    
  -------------------------------------------------------------------
                         slack                                 14.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.409%)  route 0.065ns (31.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.563     1.331    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y37         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDCE (Prop_fdce_C_Q)         0.141     1.472 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/Q
                         net (fo=2, routed)           0.065     1.538    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[12]
    SLICE_X14Y37         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.723    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X14Y37         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                         clock pessimism             -0.379     1.344    
    SLICE_X14Y37         FDCE (Hold_fdce_C_D)         0.076     1.420    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.289%)  route 0.357ns (71.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.560     1.329    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y57         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         FDCE (Prop_fdce_C_Q)         0.141     1.470 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[31]/Q
                         net (fo=3, routed)           0.357     1.827    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[31]
    SLICE_X28Y48         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.834     1.725    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y48         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/C
                         clock pessimism             -0.123     1.602    
    SLICE_X28Y48         FDCE (Hold_fdce_C_D)         0.070     1.672    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.299%)  route 0.113ns (37.701%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.331    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X13Y61         FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDCE (Prop_fdce_C_Q)         0.141     1.472 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/Q
                         net (fo=4, routed)           0.113     1.584    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[9][4]
    SLICE_X12Y61         LUT5 (Prop_lut5_I4_O)        0.045     1.629 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[3]_i_1/O
                         net (fo=1, routed)           0.000     1.629    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[3]
    SLICE_X12Y61         FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.831     1.723    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X12Y61         FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C
                         clock pessimism             -0.380     1.344    
    SLICE_X12Y61         FDCE (Hold_fdce_C_D)         0.121     1.465    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/D
                            (rising edge-triggered cell SRL16E clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.975%)  route 0.114ns (47.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.560     1.329    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X15Y65         FDPE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         FDPE (Prop_fdpe_C_Q)         0.128     1.457 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.114     1.570    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X14Y65         SRL16E                                       r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.827     1.719    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X14Y65         SRL16E                                       r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/CLK
                         clock pessimism             -0.378     1.342    
    SLICE_X14Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.405    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.136%)  route 0.115ns (44.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.724ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.331    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X15Y61         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDCE (Prop_fdce_C_Q)         0.141     1.472 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.115     1.586    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync
    SLICE_X15Y59         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.724    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y59         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/C
                         clock pessimism             -0.377     1.348    
    SLICE_X15Y59         FDCE (Hold_fdce_C_D)         0.070     1.418    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/C
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.209ns (74.552%)  route 0.071ns (25.448%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.331    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X14Y60         FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDCE (Prop_fdce_C_Q)         0.164     1.495 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/Q
                         net (fo=3, routed)           0.071     1.566    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg__1[1]
    SLICE_X15Y60         LUT4 (Prop_lut4_I0_O)        0.045     1.611 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[0]__0_i_2/O
                         net (fo=1, routed)           0.000     1.611    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[5]
    SLICE_X15Y60         FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.831     1.723    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X15Y60         FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0/C
                         clock pessimism             -0.380     1.344    
    SLICE_X15Y60         FDCE (Hold_fdce_C_D)         0.091     1.435    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[0]__0
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.073%)  route 0.129ns (40.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.560     1.329    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X13Y63         FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDCE (Prop_fdce_C_Q)         0.141     1.470 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/Q
                         net (fo=1, routed)           0.129     1.598    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[9][10]
    SLICE_X14Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.643 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_2/O
                         net (fo=1, routed)           0.000     1.643    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[9]
    SLICE_X14Y62         FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.829     1.721    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X14Y62         FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/C
                         clock pessimism             -0.377     1.345    
    SLICE_X14Y62         FDCE (Hold_fdce_C_D)         0.120     1.465    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.563     1.331    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y37         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDCE (Prop_fdce_C_Q)         0.141     1.472 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/Q
                         net (fo=2, routed)           0.114     1.586    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[11]
    SLICE_X14Y37         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.723    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X14Y37         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
                         clock pessimism             -0.379     1.344    
    SLICE_X14Y37         FDCE (Hold_fdce_C_D)         0.059     1.403    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.838%)  route 0.115ns (41.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.557     1.325    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X12Y29         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y29         FDCE (Prop_fdce_C_Q)         0.164     1.489 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/Q
                         net (fo=1, routed)           0.115     1.604    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[1]
    SLICE_X13Y31         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.827     1.718    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y31         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                         clock pessimism             -0.377     1.341    
    SLICE_X13Y31         FDCE (Hold_fdce_C_D)         0.070     1.411    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (59.007%)  route 0.114ns (40.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.743     0.743    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.769 r  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.331    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Dbg_Clk
    SLICE_X12Y60         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDCE (Prop_fdce_C_Q)         0.164     1.495 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.114     1.608    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_brki_hit_synced
    SLICE_X13Y60         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.863     0.863    BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.892 r  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.831     1.723    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X13Y60         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]/C
                         clock pessimism             -0.380     1.344    
    SLICE_X13Y60         FDCE (Hold_fdce_C_D)         0.070     1.414    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            1.592         33.333      31.741     BUFGCTRL_X0Y1  BlockDesignArtyS7_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X12Y60   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X12Y60   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X11Y61   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X11Y61   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X11Y61   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X12Y60   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X11Y61   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X11Y61   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X15Y37   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X10Y45   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.854         16.666      15.812     SLICE_X10Y45   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X10Y63   BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X14Y59   BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X10Y63   BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X14Y59   BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X14Y65   BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X14Y65   BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_14/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X14Y65   BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_16/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X12Y59   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.667      15.812     SLICE_X10Y45   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.667      15.812     SLICE_X10Y45   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.854         16.667      15.812     SLICE_X10Y45   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.854         16.667      15.812     SLICE_X10Y45   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.854         16.667      15.812     SLICE_X12Y47   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.854         16.667      15.812     SLICE_X10Y47   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.854         16.667      15.812     SLICE_X10Y48   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.854         16.667      15.812     SLICE_X10Y49   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.854         16.667      15.812     SLICE_X10Y50   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.854         16.667      15.812     SLICE_X10Y51   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       12.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.287ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.069ns  (logic 0.699ns (17.179%)  route 3.370ns (82.821%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 35.913 - 33.333 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 19.631 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.462    18.129    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.210 f  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.421    19.631    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y62          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDCE (Prop_fdce_C_Q)         0.384    20.015 f  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.041    21.056    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X8Y63          LUT3 (Prop_lut3_I2_O)        0.105    21.161 f  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.676    21.838    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X9Y64          LUT4 (Prop_lut4_I3_O)        0.105    21.943 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           1.074    23.017    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X10Y61         LUT5 (Prop_lut5_I0_O)        0.105    23.122 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.578    23.700    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X15Y57         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.255    34.588    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.665 r  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.248    35.913    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y57         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.277    36.191    
                         clock uncertainty           -0.035    36.155    
    SLICE_X15Y57         FDCE (Setup_fdce_C_CE)      -0.168    35.987    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.987    
                         arrival time                         -23.700    
  -------------------------------------------------------------------
                         slack                                 12.287    

Slack (MET) :             12.287ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.069ns  (logic 0.699ns (17.179%)  route 3.370ns (82.821%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 35.913 - 33.333 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 19.631 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.462    18.129    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.210 f  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.421    19.631    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y62          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDCE (Prop_fdce_C_Q)         0.384    20.015 f  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.041    21.056    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X8Y63          LUT3 (Prop_lut3_I2_O)        0.105    21.161 f  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.676    21.838    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X9Y64          LUT4 (Prop_lut4_I3_O)        0.105    21.943 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           1.074    23.017    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X10Y61         LUT5 (Prop_lut5_I0_O)        0.105    23.122 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.578    23.700    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X15Y57         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.255    34.588    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.665 r  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.248    35.913    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X15Y57         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.277    36.191    
                         clock uncertainty           -0.035    36.155    
    SLICE_X15Y57         FDCE (Setup_fdce_C_CE)      -0.168    35.987    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         35.987    
                         arrival time                         -23.700    
  -------------------------------------------------------------------
                         slack                                 12.287    

Slack (MET) :             12.323ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.030ns  (logic 0.699ns (17.346%)  route 3.331ns (82.654%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.577ns = ( 35.910 - 33.333 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 19.631 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.462    18.129    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.210 f  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.421    19.631    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y62          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDCE (Prop_fdce_C_Q)         0.384    20.015 f  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.041    21.056    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X8Y63          LUT3 (Prop_lut3_I2_O)        0.105    21.161 f  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.676    21.838    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X9Y64          LUT4 (Prop_lut4_I3_O)        0.105    21.943 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.350    22.292    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X9Y61          LUT5 (Prop_lut5_I0_O)        0.105    22.397 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.263    23.661    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X28Y53         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.255    34.588    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.665 r  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.245    35.910    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y53         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.277    36.188    
                         clock uncertainty           -0.035    36.152    
    SLICE_X28Y53         FDCE (Setup_fdce_C_CE)      -0.168    35.984    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.984    
                         arrival time                         -23.661    
  -------------------------------------------------------------------
                         slack                                 12.323    

Slack (MET) :             12.573ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.780ns  (logic 0.699ns (18.491%)  route 3.081ns (81.509%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.577ns = ( 35.910 - 33.333 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 19.631 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.462    18.129    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.210 f  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.421    19.631    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y62          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDCE (Prop_fdce_C_Q)         0.384    20.015 f  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.041    21.056    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X8Y63          LUT3 (Prop_lut3_I2_O)        0.105    21.161 f  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.676    21.838    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X9Y64          LUT4 (Prop_lut4_I3_O)        0.105    21.943 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.350    22.292    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X9Y61          LUT5 (Prop_lut5_I0_O)        0.105    22.397 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.014    23.411    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X28Y52         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.255    34.588    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.665 r  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.245    35.910    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y52         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.277    36.188    
                         clock uncertainty           -0.035    36.152    
    SLICE_X28Y52         FDCE (Setup_fdce_C_CE)      -0.168    35.984    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.984    
                         arrival time                         -23.411    
  -------------------------------------------------------------------
                         slack                                 12.573    

Slack (MET) :             12.702ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.651ns  (logic 0.699ns (19.145%)  route 2.952ns (80.855%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.577ns = ( 35.910 - 33.333 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 19.631 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.462    18.129    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.210 f  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.421    19.631    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y62          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDCE (Prop_fdce_C_Q)         0.384    20.015 f  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.041    21.056    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X8Y63          LUT3 (Prop_lut3_I2_O)        0.105    21.161 f  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.676    21.838    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X9Y64          LUT4 (Prop_lut4_I3_O)        0.105    21.943 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.350    22.292    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X9Y61          LUT5 (Prop_lut5_I0_O)        0.105    22.397 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.885    23.282    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X28Y50         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.255    34.588    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.665 r  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.245    35.910    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y50         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.277    36.188    
                         clock uncertainty           -0.035    36.152    
    SLICE_X28Y50         FDCE (Setup_fdce_C_CE)      -0.168    35.984    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.984    
                         arrival time                         -23.282    
  -------------------------------------------------------------------
                         slack                                 12.702    

Slack (MET) :             12.870ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.518ns  (logic 0.699ns (19.870%)  route 2.819ns (80.130%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 35.913 - 33.333 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 19.631 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.462    18.129    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.210 f  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.421    19.631    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y62          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDCE (Prop_fdce_C_Q)         0.384    20.015 f  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.041    21.056    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X8Y63          LUT3 (Prop_lut3_I2_O)        0.105    21.161 f  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.676    21.838    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X9Y64          LUT4 (Prop_lut4_I3_O)        0.105    21.943 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.350    22.292    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X9Y61          LUT5 (Prop_lut5_I0_O)        0.105    22.397 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.751    23.149    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X14Y50         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.255    34.588    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.665 r  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.248    35.913    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y50         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.277    36.191    
                         clock uncertainty           -0.035    36.155    
    SLICE_X14Y50         FDCE (Setup_fdce_C_CE)      -0.136    36.019    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.019    
                         arrival time                         -23.149    
  -------------------------------------------------------------------
                         slack                                 12.870    

Slack (MET) :             12.870ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.518ns  (logic 0.699ns (19.870%)  route 2.819ns (80.130%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 35.913 - 33.333 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 19.631 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.462    18.129    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.210 f  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.421    19.631    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y62          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDCE (Prop_fdce_C_Q)         0.384    20.015 f  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.041    21.056    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X8Y63          LUT3 (Prop_lut3_I2_O)        0.105    21.161 f  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.676    21.838    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X9Y64          LUT4 (Prop_lut4_I3_O)        0.105    21.943 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.350    22.292    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X9Y61          LUT5 (Prop_lut5_I0_O)        0.105    22.397 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.751    23.149    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X14Y50         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.255    34.588    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.665 r  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.248    35.913    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y50         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.277    36.191    
                         clock uncertainty           -0.035    36.155    
    SLICE_X14Y50         FDCE (Setup_fdce_C_CE)      -0.136    36.019    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.019    
                         arrival time                         -23.149    
  -------------------------------------------------------------------
                         slack                                 12.870    

Slack (MET) :             12.870ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.518ns  (logic 0.699ns (19.870%)  route 2.819ns (80.130%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 35.913 - 33.333 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 19.631 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.462    18.129    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.210 f  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.421    19.631    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y62          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDCE (Prop_fdce_C_Q)         0.384    20.015 f  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.041    21.056    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X8Y63          LUT3 (Prop_lut3_I2_O)        0.105    21.161 f  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.676    21.838    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X9Y64          LUT4 (Prop_lut4_I3_O)        0.105    21.943 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.350    22.292    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X9Y61          LUT5 (Prop_lut5_I0_O)        0.105    22.397 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.751    23.149    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X14Y50         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.255    34.588    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.665 r  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.248    35.913    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y50         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.277    36.191    
                         clock uncertainty           -0.035    36.155    
    SLICE_X14Y50         FDCE (Setup_fdce_C_CE)      -0.136    36.019    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.019    
                         arrival time                         -23.149    
  -------------------------------------------------------------------
                         slack                                 12.870    

Slack (MET) :             12.870ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.518ns  (logic 0.699ns (19.870%)  route 2.819ns (80.130%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 35.913 - 33.333 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 19.631 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.462    18.129    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.210 f  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.421    19.631    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y62          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDCE (Prop_fdce_C_Q)         0.384    20.015 f  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.041    21.056    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X8Y63          LUT3 (Prop_lut3_I2_O)        0.105    21.161 f  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.676    21.838    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X9Y64          LUT4 (Prop_lut4_I3_O)        0.105    21.943 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.350    22.292    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X9Y61          LUT5 (Prop_lut5_I0_O)        0.105    22.397 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.751    23.149    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X14Y50         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.255    34.588    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.665 r  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.248    35.913    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y50         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.277    36.191    
                         clock uncertainty           -0.035    36.155    
    SLICE_X14Y50         FDCE (Setup_fdce_C_CE)      -0.136    36.019    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.019    
                         arrival time                         -23.149    
  -------------------------------------------------------------------
                         slack                                 12.870    

Slack (MET) :             12.870ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.518ns  (logic 0.699ns (19.870%)  route 2.819ns (80.130%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 35.913 - 33.333 ) 
    Source Clock Delay      (SCD):    2.965ns = ( 19.631 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.462    18.129    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.210 f  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.421    19.631    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y62          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDCE (Prop_fdce_C_Q)         0.384    20.015 f  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=11, routed)          1.041    21.056    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[5]
    SLICE_X8Y63          LUT3 (Prop_lut3_I2_O)        0.105    21.161 f  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.676    21.838    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X9Y64          LUT4 (Prop_lut4_I3_O)        0.105    21.943 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.350    22.292    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X9Y61          LUT5 (Prop_lut5_I0_O)        0.105    22.397 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.751    23.149    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X14Y50         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.255    34.588    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.665 r  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.248    35.913    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X14Y50         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.277    36.191    
                         clock uncertainty           -0.035    36.155    
    SLICE_X14Y50         FDCE (Setup_fdce_C_CE)      -0.136    36.019    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.019    
                         arrival time                         -23.149    
  -------------------------------------------------------------------
                         slack                                 12.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.144%)  route 0.178ns (48.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.701     0.701    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.727 r  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.587     1.314    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y63          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDCE (Prop_fdce_C_Q)         0.141     1.455 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.178     1.633    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X4Y63          LUT3 (Prop_lut3_I2_O)        0.045     1.678 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.678    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X4Y63          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.811     0.811    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.840 r  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.856     1.697    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y63          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.383     1.314    
    SLICE_X4Y63          FDCE (Hold_fdce_C_D)         0.091     1.405    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.848%)  route 0.238ns (56.152%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.701     0.701    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.727 r  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.587     1.314    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y63          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDCE (Prop_fdce_C_Q)         0.141     1.455 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.238     1.693    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X4Y63          LUT3 (Prop_lut3_I2_O)        0.045     1.738 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.738    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X4Y63          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.811     0.811    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.840 r  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.856     1.697    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y63          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.383     1.314    
    SLICE_X4Y63          FDCE (Hold_fdce_C_D)         0.092     1.406    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.224ns (49.059%)  route 0.233ns (50.942%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    1.314ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.701     0.701    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.727 r  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.587     1.314    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y63          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDCE (Prop_fdce_C_Q)         0.128     1.442 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.233     1.675    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X4Y63          LUT3 (Prop_lut3_I2_O)        0.096     1.771 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.771    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X4Y63          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.811     0.811    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.840 r  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.856     1.697    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y63          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.383     1.314    
    SLICE_X4Y63          FDCE (Hold_fdce_C_D)         0.107     1.421    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.575ns  (logic 0.191ns (33.234%)  route 0.384ns (66.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 18.363 - 16.667 ) 
    Source Clock Delay      (SCD):    1.287ns = ( 17.953 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.701    17.368    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.394 f  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.560    17.953    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X9Y63          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDCE (Prop_fdce_C_Q)         0.146    18.099 f  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.260    18.359    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X7Y63          LUT5 (Prop_lut5_I4_O)        0.045    18.404 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.124    18.528    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y63          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.811    17.478    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.507 f  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.856    18.363    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y63          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.347    18.016    
    SLICE_X6Y63          FDCE (Hold_fdce_C_CE)       -0.012    18.004    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.004    
                         arrival time                          18.528    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.575ns  (logic 0.191ns (33.234%)  route 0.384ns (66.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 18.363 - 16.667 ) 
    Source Clock Delay      (SCD):    1.287ns = ( 17.953 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.701    17.368    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.394 f  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.560    17.953    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X9Y63          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDCE (Prop_fdce_C_Q)         0.146    18.099 f  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.260    18.359    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X7Y63          LUT5 (Prop_lut5_I4_O)        0.045    18.404 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.124    18.528    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y63          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.811    17.478    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.507 f  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.856    18.363    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y63          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.347    18.016    
    SLICE_X6Y63          FDCE (Hold_fdce_C_CE)       -0.012    18.004    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.004    
                         arrival time                          18.528    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.575ns  (logic 0.191ns (33.234%)  route 0.384ns (66.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 18.363 - 16.667 ) 
    Source Clock Delay      (SCD):    1.287ns = ( 17.953 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.701    17.368    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.394 f  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.560    17.953    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X9Y63          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDCE (Prop_fdce_C_Q)         0.146    18.099 f  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.260    18.359    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X7Y63          LUT5 (Prop_lut5_I4_O)        0.045    18.404 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.124    18.528    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y63          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.811    17.478    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.507 f  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.856    18.363    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y63          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.347    18.016    
    SLICE_X6Y63          FDCE (Hold_fdce_C_CE)       -0.012    18.004    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.004    
                         arrival time                          18.528    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.575ns  (logic 0.191ns (33.234%)  route 0.384ns (66.766%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 18.363 - 16.667 ) 
    Source Clock Delay      (SCD):    1.287ns = ( 17.953 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.701    17.368    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.394 f  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.560    17.953    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X9Y63          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDCE (Prop_fdce_C_Q)         0.146    18.099 f  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.260    18.359    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X7Y63          LUT5 (Prop_lut5_I4_O)        0.045    18.404 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.124    18.528    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y63          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.811    17.478    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.507 f  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.856    18.363    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y63          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.347    18.016    
    SLICE_X6Y63          FDCE (Hold_fdce_C_CE)       -0.012    18.004    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.004    
                         arrival time                          18.528    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.624ns  (logic 0.191ns (30.610%)  route 0.433ns (69.390%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 18.364 - 16.667 ) 
    Source Clock Delay      (SCD):    1.287ns = ( 17.953 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.701    17.368    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.394 f  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.560    17.953    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X9Y63          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDCE (Prop_fdce_C_Q)         0.146    18.099 f  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.260    18.359    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X7Y63          LUT5 (Prop_lut5_I4_O)        0.045    18.404 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.173    18.577    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y62          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.811    17.478    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.507 f  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.858    18.364    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y62          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.347    18.017    
    SLICE_X5Y62          FDCE (Hold_fdce_C_CE)       -0.032    17.985    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.985    
                         arrival time                          18.577    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.624ns  (logic 0.191ns (30.610%)  route 0.433ns (69.390%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 18.364 - 16.667 ) 
    Source Clock Delay      (SCD):    1.287ns = ( 17.953 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.701    17.368    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.394 f  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.560    17.953    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X9Y63          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDCE (Prop_fdce_C_Q)         0.146    18.099 f  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.260    18.359    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X7Y63          LUT5 (Prop_lut5_I4_O)        0.045    18.404 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.173    18.577    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y62          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.811    17.478    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.507 f  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.858    18.364    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y62          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.347    18.017    
    SLICE_X5Y62          FDCE (Hold_fdce_C_CE)       -0.032    17.985    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.985    
                         arrival time                          18.577    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.624ns  (logic 0.191ns (30.610%)  route 0.433ns (69.390%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 18.364 - 16.667 ) 
    Source Clock Delay      (SCD):    1.287ns = ( 17.953 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.701    17.368    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.394 f  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.560    17.953    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/CLK
    SLICE_X9Y63          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDCE (Prop_fdce_C_Q)         0.146    18.099 f  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.260    18.359    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X7Y63          LUT5 (Prop_lut5_I4_O)        0.045    18.404 r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.173    18.577    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y62          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.811    17.478    BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.507 f  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.858    18.364    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y62          FDCE                                         r  BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.347    18.017    
    SLICE_X5Y62          FDCE (Hold_fdce_C_CE)       -0.032    17.985    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.985    
                         arrival time                          18.577    
  -------------------------------------------------------------------
                         slack                                  0.592    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { BlockDesignArtyS7_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         33.333      31.741     BUFGCTRL_X0Y3  BlockDesignArtyS7_i/mdm_0/U0/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X28Y52   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X4Y63    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X4Y63    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X6Y64    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X6Y63    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y62    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y62    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X6Y63    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y62    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y63    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y63    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y63    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y63    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y63    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y63    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y63    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y63    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y63    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y63    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y63    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y63    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y63    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y63    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y64    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y62    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y62    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y62    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y62    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y62    BlockDesignArtyS7_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  To Clock:  clk_out1_BlockDesignArtyS7_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.098ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.195ns  (logic 0.538ns (8.684%)  route 5.657ns (91.316%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns = ( 8.375 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.423    -1.145    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.433    -0.712 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=682, routed)         4.669     3.957    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X15Y36         LUT2 (Prop_lut2_I0_O)        0.105     4.062 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          0.988     5.050    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X10Y28         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.250     8.375    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X10Y28         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[24]/C
                         clock pessimism              0.306     8.681    
                         clock uncertainty           -0.110     8.571    
    SLICE_X10Y28         FDRE (Setup_fdre_C_R)       -0.423     8.148    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[24]
  -------------------------------------------------------------------
                         required time                          8.148    
                         arrival time                          -5.050    
  -------------------------------------------------------------------
                         slack                                  3.098    

Slack (MET) :             3.174ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.324ns  (logic 1.540ns (24.350%)  route 4.784ns (75.650%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 8.412 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.211ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.357    -1.211    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y58         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDRE (Prop_fdre_C_Q)         0.379    -0.832 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/Q
                         net (fo=14, routed)          1.018     0.186    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Read_reg_1
    SLICE_X8Y58          LUT5 (Prop_lut5_I1_O)        0.105     0.291 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=3, routed)           0.352     0.643    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_241_in
    SLICE_X8Y59          LUT5 (Prop_lut5_I1_O)        0.105     0.748 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__22/O
                         net (fo=4, routed)           0.543     1.291    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/p_242_in
    SLICE_X7Y57          LUT3 (Prop_lut3_I2_O)        0.105     1.396 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.632     2.028    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X10Y53         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.741     2.769 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           1.030     3.799    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X9Y29          LUT2 (Prop_lut2_I1_O)        0.105     3.904 r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.209     5.113    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y10         RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.287     8.412    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.372     8.785    
                         clock uncertainty           -0.110     8.674    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.287    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.287    
                         arrival time                          -5.113    
  -------------------------------------------------------------------
                         slack                                  3.174    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.538ns (8.846%)  route 5.544ns (91.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.423    -1.145    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.433    -0.712 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=682, routed)         4.669     3.957    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X15Y36         LUT2 (Prop_lut2_I0_O)        0.105     4.062 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          0.875     4.937    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X10Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X10Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[28]/C
                         clock pessimism              0.306     8.683    
                         clock uncertainty           -0.110     8.573    
    SLICE_X10Y29         FDRE (Setup_fdre_C_R)       -0.423     8.150    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[28]
  -------------------------------------------------------------------
                         required time                          8.150    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.538ns (8.846%)  route 5.544ns (91.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.423    -1.145    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.433    -0.712 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=682, routed)         4.669     3.957    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X15Y36         LUT2 (Prop_lut2_I0_O)        0.105     4.062 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          0.875     4.937    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X10Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X10Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[29]/C
                         clock pessimism              0.306     8.683    
                         clock uncertainty           -0.110     8.573    
    SLICE_X10Y29         FDRE (Setup_fdre_C_R)       -0.423     8.150    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[29]
  -------------------------------------------------------------------
                         required time                          8.150    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.538ns (8.846%)  route 5.544ns (91.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.423    -1.145    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.433    -0.712 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=682, routed)         4.669     3.957    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X15Y36         LUT2 (Prop_lut2_I0_O)        0.105     4.062 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          0.875     4.937    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X10Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X10Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[2]/C
                         clock pessimism              0.306     8.683    
                         clock uncertainty           -0.110     8.573    
    SLICE_X10Y29         FDRE (Setup_fdre_C_R)       -0.423     8.150    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[2]
  -------------------------------------------------------------------
                         required time                          8.150    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.538ns (8.846%)  route 5.544ns (91.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.423    -1.145    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.433    -0.712 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=682, routed)         4.669     3.957    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X15Y36         LUT2 (Prop_lut2_I0_O)        0.105     4.062 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          0.875     4.937    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X10Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X10Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[31]/C
                         clock pessimism              0.306     8.683    
                         clock uncertainty           -0.110     8.573    
    SLICE_X10Y29         FDRE (Setup_fdre_C_R)       -0.423     8.150    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[31]
  -------------------------------------------------------------------
                         required time                          8.150    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.284ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.538ns (8.846%)  route 5.544ns (91.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.423    -1.145    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.433    -0.712 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=682, routed)         4.669     3.957    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X15Y36         LUT2 (Prop_lut2_I0_O)        0.105     4.062 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          0.875     4.937    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X11Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X11Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[0]/C
                         clock pessimism              0.306     8.683    
                         clock uncertainty           -0.110     8.573    
    SLICE_X11Y29         FDRE (Setup_fdre_C_R)       -0.352     8.221    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[0]
  -------------------------------------------------------------------
                         required time                          8.221    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  3.284    

Slack (MET) :             3.284ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.538ns (8.846%)  route 5.544ns (91.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.423    -1.145    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.433    -0.712 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=682, routed)         4.669     3.957    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X15Y36         LUT2 (Prop_lut2_I0_O)        0.105     4.062 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          0.875     4.937    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X11Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X11Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[1]/C
                         clock pessimism              0.306     8.683    
                         clock uncertainty           -0.110     8.573    
    SLICE_X11Y29         FDRE (Setup_fdre_C_R)       -0.352     8.221    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[1]
  -------------------------------------------------------------------
                         required time                          8.221    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  3.284    

Slack (MET) :             3.284ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.538ns (8.846%)  route 5.544ns (91.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.423    -1.145    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.433    -0.712 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=682, routed)         4.669     3.957    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X15Y36         LUT2 (Prop_lut2_I0_O)        0.105     4.062 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          0.875     4.937    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X11Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X11Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[26]/C
                         clock pessimism              0.306     8.683    
                         clock uncertainty           -0.110     8.573    
    SLICE_X11Y29         FDRE (Setup_fdre_C_R)       -0.352     8.221    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[26]
  -------------------------------------------------------------------
                         required time                          8.221    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  3.284    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.970ns  (logic 1.529ns (25.613%)  route 4.441ns (74.387%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 8.420 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.142ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.426    -1.142    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X1Y55          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.379    -0.763 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.409     0.646    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X1Y44          LUT6 (Prop_lut6_I1_O)        0.105     0.751 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.751    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_9
    SLICE_X1Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.083 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.083    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.181 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.181    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.279 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.279    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.539 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=10, routed)          1.267     2.806    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/D[12]
    SLICE_X10Y45         LUT3 (Prop_lut3_I0_O)        0.257     3.063 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[19]_INST_0/O
                         net (fo=9, routed)           1.765     4.828    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y3          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.294     8.420    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.306     8.726    
                         clock uncertainty           -0.110     8.616    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.490     8.126    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.126    
                         arrival time                          -4.828    
  -------------------------------------------------------------------
                         slack                                  3.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[28].Using_FDR.MSR_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.480%)  route 0.112ns (37.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.563    -0.525    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[28].Using_FDR.MSR_I/Clk
    SLICE_X9Y57          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[28].Using_FDR.MSR_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[28].Using_FDR.MSR_I/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.112    -0.272    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst/mem_MSR[0]
    SLICE_X8Y57          LUT6 (Prop_lut6_I0_O)        0.045    -0.227 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst/Using_FPGA.Native_i_1__6/O
                         net (fo=1, routed)           0.000    -0.227    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I/Using_FPGA.Native_0
    SLICE_X8Y57          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.832    -0.921    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I/Clk
    SLICE_X8Y57          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I/Using_FPGA.Native/C
                         clock pessimism              0.409    -0.512    
    SLICE_X8Y57          FDRE (Hold_fdre_C_D)         0.121    -0.391    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.352%)  route 0.114ns (44.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.595    -0.493    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X1Y46          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[23]/Q
                         net (fo=1, routed)           0.114    -0.239    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[8]
    SLICE_X1Y44          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.866    -0.888    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y44          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/C
                         clock pessimism              0.411    -0.477    
    SLICE_X1Y44          FDRE (Hold_fdre_C_D)         0.072    -0.405    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/slv_reg0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.576%)  route 0.117ns (45.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.564    -0.524    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X9Y39          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[3]/Q
                         net (fo=3, routed)           0.117    -0.266    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_wdata[28]
    SLICE_X9Y38          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/slv_reg0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.834    -0.920    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y38          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/slv_reg0_reg[28]/C
                         clock pessimism              0.412    -0.508    
    SLICE_X9Y38          FDRE (Hold_fdre_C_D)         0.075    -0.433    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/slv_reg0_reg[28]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.352%)  route 0.114ns (44.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.595    -0.493    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X1Y46          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[24]/Q
                         net (fo=1, routed)           0.114    -0.239    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[7]
    SLICE_X1Y44          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.866    -0.888    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y44          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[8]/C
                         clock pessimism              0.411    -0.477    
    SLICE_X1Y44          FDRE (Hold_fdre_C_D)         0.070    -0.407    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[8]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.342%)  route 0.184ns (56.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.565    -0.523    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X9Y40          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[14]/Q
                         net (fo=3, routed)           0.184    -0.198    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/D
    SLICE_X10Y38         RAMD32                                       r  BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.834    -0.920    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/WCLK
    SLICE_X10Y38         RAMD32                                       r  BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/SP/CLK
                         clock pessimism              0.432    -0.488    
    SLICE_X10Y38         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.121    -0.367    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.881%)  route 0.111ns (44.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.566    -0.522    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X9Y45          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[24]/Q
                         net (fo=1, routed)           0.111    -0.270    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc[24]
    SLICE_X11Y45         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.836    -0.918    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X11Y45         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[24]/C
                         clock pessimism              0.432    -0.486    
    SLICE_X11Y45         FDRE (Hold_fdre_C_D)         0.047    -0.439    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[24]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.594    -0.494    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X1Y50          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[8]/Q
                         net (fo=1, routed)           0.114    -0.239    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[23]
    SLICE_X0Y50          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.864    -0.889    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X0Y50          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
                         clock pessimism              0.408    -0.481    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.070    -0.411    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_read_imm_reg_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_read_imm_reg_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.561%)  route 0.116ns (41.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.563    -0.525    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X8Y58          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_read_imm_reg_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_read_imm_reg_1_reg/Q
                         net (fo=1, routed)           0.116    -0.245    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_read_imm_reg_1
    SLICE_X11Y58         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_read_imm_reg_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.832    -0.921    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X11Y58         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_read_imm_reg_1_reg/C
                         clock pessimism              0.432    -0.489    
    SLICE_X11Y58         FDRE (Hold_fdre_C_D)         0.072    -0.417    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_read_imm_reg_1_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/SEQ/bsr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.978%)  route 0.111ns (44.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.591    -0.497    BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/SEQ/slowest_sync_clk
    SLICE_X1Y60          FDSE                                         r  BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/SEQ/bsr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDSE (Prop_fdse_C_Q)         0.141    -0.356 r  BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/SEQ/bsr_reg/Q
                         net (fo=2, routed)           0.111    -0.245    BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/Bsr_out
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.861    -0.892    BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                         clock pessimism              0.411    -0.481    
    SLICE_X2Y60          FDRE (Hold_fdre_C_D)         0.063    -0.418    BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.317%)  route 0.122ns (39.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.582    -0.506    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X3Y25          FDRE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[7]/Q
                         net (fo=8, routed)           0.122    -0.243    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[7]
    SLICE_X2Y25          LUT6 (Prop_lut6_I4_O)        0.045    -0.198 r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_0[8]
    SLICE_X2Y25          FDRE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.850    -0.904    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X2Y25          FDRE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[8]/C
                         clock pessimism              0.411    -0.493    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.121    -0.372    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_BlockDesignArtyS7_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y5      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y5      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y6      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y6      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y10     BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y10     BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y3      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y3      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y8      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y8      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y44     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y44     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y44     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y44     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y44     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y44     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y44     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y44     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X2Y54      BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X2Y54      BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y45      BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y45      BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y45      BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y45      BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y45      BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y45      BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y39      BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y39      BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y39      BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_10_10/DP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y45      BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  To Clock:  clk_out2_BlockDesignArtyS7_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 1.925ns (80.188%)  route 0.476ns (19.812%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 0.951 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.142ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.427    -1.142    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y30          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.398    -0.744 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/Q
                         net (fo=2, routed)           0.476    -0.268    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.674     0.406 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.406    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.504 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.504    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.602 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.602    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.700 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.700    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.798 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.798    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.896 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.896    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.994 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.994    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.259 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.000     1.259    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[30]
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.326     0.951    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[30]/C
                         clock pessimism              0.388     1.339    
                         clock uncertainty           -0.091     1.249    
    SLICE_X7Y37          FDRE (Setup_fdre_C_D)        0.059     1.308    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[30]
  -------------------------------------------------------------------
                         required time                          1.308    
                         arrival time                          -1.259    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 1.860ns (79.637%)  route 0.476ns (20.363%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 0.951 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.142ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.427    -1.142    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y30          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.398    -0.744 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/Q
                         net (fo=2, routed)           0.476    -0.268    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.674     0.406 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.406    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.504 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.504    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.602 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.602    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.700 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.700    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.798 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.798    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.896 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.896    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.994 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.994    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.194 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.194    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[31]
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.326     0.951    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]/C
                         clock pessimism              0.388     1.339    
                         clock uncertainty           -0.091     1.249    
    SLICE_X7Y37          FDRE (Setup_fdre_C_D)        0.059     1.308    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]
  -------------------------------------------------------------------
                         required time                          1.308    
                         arrival time                          -1.194    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 1.823ns (77.104%)  route 0.541ns (22.896%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 0.951 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.426    -1.143    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y29          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.433    -0.710 f  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/Q
                         net (fo=37, routed)          0.541    -0.168    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg_0
    SLICE_X6Y30          LUT3 (Prop_lut3_I2_O)        0.105    -0.063 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig[0]_i_7/O
                         net (fo=1, routed)           0.000    -0.063    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig[0]_i_7_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.360 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.360    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]_i_2_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.460 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.460    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[4]_i_1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.560 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.560    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[8]_i_1_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.660 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.660    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[12]_i_1_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.760 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.760    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[16]_i_1_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.860 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.860    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[20]_i_1_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.960 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.960    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[24]_i_1_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     1.222 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.222    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[28]_i_1_n_4
    SLICE_X6Y37          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.326     0.951    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y37          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[31]/C
                         clock pessimism              0.388     1.339    
                         clock uncertainty           -0.091     1.249    
    SLICE_X6Y37          FDCE (Setup_fdce_C_D)        0.101     1.350    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[31]
  -------------------------------------------------------------------
                         required time                          1.350    
                         arrival time                          -1.222    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 1.841ns (79.470%)  route 0.476ns (20.530%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 0.951 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.142ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.427    -1.142    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y30          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.398    -0.744 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/Q
                         net (fo=2, routed)           0.476    -0.268    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.674     0.406 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.406    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.504 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.504    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.602 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.602    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.700 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.700    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.798 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.798    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.896 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.896    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.994 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.994    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.175 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.175    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[29]
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.326     0.951    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[29]/C
                         clock pessimism              0.388     1.339    
                         clock uncertainty           -0.091     1.249    
    SLICE_X7Y37          FDRE (Setup_fdre_C_D)        0.059     1.308    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[29]
  -------------------------------------------------------------------
                         required time                          1.308    
                         arrival time                          -1.175    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 1.818ns (77.056%)  route 0.541ns (22.944%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 0.951 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.426    -1.143    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y29          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.433    -0.710 f  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/Q
                         net (fo=37, routed)          0.541    -0.168    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg_0
    SLICE_X6Y30          LUT3 (Prop_lut3_I2_O)        0.105    -0.063 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig[0]_i_7/O
                         net (fo=1, routed)           0.000    -0.063    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig[0]_i_7_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.360 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.360    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]_i_2_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.460 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.460    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[4]_i_1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.560 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.560    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[8]_i_1_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.660 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.660    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[12]_i_1_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.760 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.760    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[16]_i_1_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.860 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.860    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[20]_i_1_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.960 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.960    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[24]_i_1_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.217 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.217    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[28]_i_1_n_6
    SLICE_X6Y37          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.326     0.951    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y37          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[29]/C
                         clock pessimism              0.388     1.339    
                         clock uncertainty           -0.091     1.249    
    SLICE_X6Y37          FDCE (Setup_fdce_C_D)        0.101     1.350    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[29]
  -------------------------------------------------------------------
                         required time                          1.350    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 1.827ns (79.345%)  route 0.476ns (20.655%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 0.950 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.142ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.427    -1.142    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y30          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.398    -0.744 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/Q
                         net (fo=2, routed)           0.476    -0.268    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.674     0.406 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.406    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.504 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.504    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.602 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.602    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.700 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.700    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.798 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.798    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.896 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.896    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.161 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5/O[1]
                         net (fo=1, routed)           0.000     1.161    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[26]
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.325     0.950    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]/C
                         clock pessimism              0.388     1.338    
                         clock uncertainty           -0.091     1.248    
    SLICE_X7Y36          FDRE (Setup_fdre_C_D)        0.059     1.307    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]
  -------------------------------------------------------------------
                         required time                          1.307    
                         arrival time                          -1.161    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 1.822ns (79.300%)  route 0.476ns (20.700%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 0.950 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.142ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.427    -1.142    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y30          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.398    -0.744 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/Q
                         net (fo=2, routed)           0.476    -0.268    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.674     0.406 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.406    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.504 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.504    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.602 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.602    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.700 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.700    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.798 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.798    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.896 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.896    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.156 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.156    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[28]
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.325     0.950    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]/C
                         clock pessimism              0.388     1.338    
                         clock uncertainty           -0.091     1.248    
    SLICE_X7Y36          FDRE (Setup_fdre_C_D)        0.059     1.307    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]
  -------------------------------------------------------------------
                         required time                          1.307    
                         arrival time                          -1.156    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 1.760ns (76.478%)  route 0.541ns (23.522%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 0.951 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.426    -1.143    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y29          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.433    -0.710 f  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/Q
                         net (fo=37, routed)          0.541    -0.168    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg_0
    SLICE_X6Y30          LUT3 (Prop_lut3_I2_O)        0.105    -0.063 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig[0]_i_7/O
                         net (fo=1, routed)           0.000    -0.063    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig[0]_i_7_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.360 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.360    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]_i_2_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.460 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.460    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[4]_i_1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.560 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.560    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[8]_i_1_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.660 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.660    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[12]_i_1_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.760 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.760    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[16]_i_1_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.860 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.860    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[20]_i_1_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.960 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.960    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[24]_i_1_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.159 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.159    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[28]_i_1_n_5
    SLICE_X6Y37          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.326     0.951    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y37          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[30]/C
                         clock pessimism              0.388     1.339    
                         clock uncertainty           -0.091     1.249    
    SLICE_X6Y37          FDCE (Setup_fdce_C_D)        0.101     1.350    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[30]
  -------------------------------------------------------------------
                         required time                          1.350    
                         arrival time                          -1.159    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 1.218ns (60.413%)  route 0.798ns (39.587%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 0.946 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.426    -1.143    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y29          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.433    -0.710 f  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/Q
                         net (fo=37, routed)          0.541    -0.168    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg_0
    SLICE_X6Y30          LUT3 (Prop_lut3_I2_O)        0.105    -0.063 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig[0]_i_7/O
                         net (fo=1, routed)           0.000    -0.063    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig[0]_i_7_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.360 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.360    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]_i_2_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     0.617 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.257     0.874    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[4]_i_1_n_6
    SLICE_X4Y31          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.321     0.946    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X4Y31          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[5]/C
                         clock pessimism              0.388     1.334    
                         clock uncertainty           -0.091     1.244    
    SLICE_X4Y31          FDCE (Setup_fdce_C_D)       -0.167     1.077    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[5]
  -------------------------------------------------------------------
                         required time                          1.077    
                         arrival time                          -0.874    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 1.762ns (78.745%)  route 0.476ns (21.255%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 0.950 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.142ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.427    -1.142    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y30          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.398    -0.744 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/Q
                         net (fo=2, routed)           0.476    -0.268    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.674     0.406 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.406    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.504 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.504    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.602 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.602    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.700 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.700    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.798 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.798    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.896 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.896    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.096 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.096    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[27]
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.325     0.950    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[27]/C
                         clock pessimism              0.388     1.338    
                         clock uncertainty           -0.091     1.248    
    SLICE_X7Y36          FDRE (Setup_fdre_C_D)        0.059     1.307    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[27]
  -------------------------------------------------------------------
                         required time                          1.307    
                         arrival time                          -1.096    
  -------------------------------------------------------------------
                         slack                                  0.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.274ns (82.062%)  route 0.060ns (17.938%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.590    -0.498    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y37          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.164    -0.334 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[30]/Q
                         net (fo=2, routed)           0.060    -0.274    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[30]
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.164 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.000    -0.164    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[30]
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.860    -0.894    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[30]/C
                         clock pessimism              0.409    -0.485    
    SLICE_X7Y37          FDRE (Hold_fdre_C_D)         0.105    -0.380    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[30]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.274ns (82.062%)  route 0.060ns (17.938%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.588    -0.500    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y33          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDCE (Prop_fdce_C_Q)         0.164    -0.336 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[14]/Q
                         net (fo=2, routed)           0.060    -0.276    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[14]
    SLICE_X7Y33          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.166 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2/O[1]
                         net (fo=1, routed)           0.000    -0.166    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[14]
    SLICE_X7Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.857    -0.897    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[14]/C
                         clock pessimism              0.410    -0.487    
    SLICE_X7Y33          FDRE (Hold_fdre_C_D)         0.105    -0.382    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.274ns (82.062%)  route 0.060ns (17.938%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y34          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDCE (Prop_fdce_C_Q)         0.164    -0.335 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[18]/Q
                         net (fo=2, routed)           0.060    -0.275    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[18]
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.165 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3/O[1]
                         net (fo=1, routed)           0.000    -0.165    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[18]
    SLICE_X7Y34          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.858    -0.896    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y34          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[18]/C
                         clock pessimism              0.410    -0.486    
    SLICE_X7Y34          FDRE (Hold_fdre_C_D)         0.105    -0.381    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.274ns (82.062%)  route 0.060ns (17.938%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y35          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDCE (Prop_fdce_C_Q)         0.164    -0.335 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[22]/Q
                         net (fo=2, routed)           0.060    -0.275    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[22]
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.165 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4/O[1]
                         net (fo=1, routed)           0.000    -0.165    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[22]
    SLICE_X7Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.859    -0.895    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[22]/C
                         clock pessimism              0.409    -0.486    
    SLICE_X7Y35          FDRE (Hold_fdre_C_D)         0.105    -0.381    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[22]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.274ns (82.062%)  route 0.060ns (17.938%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y36          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDCE (Prop_fdce_C_Q)         0.164    -0.335 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[26]/Q
                         net (fo=2, routed)           0.060    -0.275    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[26]
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.165 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5/O[1]
                         net (fo=1, routed)           0.000    -0.165    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[26]
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.859    -0.895    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]/C
                         clock pessimism              0.409    -0.486    
    SLICE_X7Y36          FDRE (Hold_fdre_C_D)         0.105    -0.381    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.274ns (82.062%)  route 0.060ns (17.938%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.587    -0.501    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y32          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDCE (Prop_fdce_C_Q)         0.164    -0.337 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[10]/Q
                         net (fo=2, routed)           0.060    -0.277    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[10]
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.167 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.000    -0.167    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[10]
    SLICE_X7Y32          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.856    -0.898    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y32          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[10]/C
                         clock pessimism              0.410    -0.488    
    SLICE_X7Y32          FDRE (Hold_fdre_C_D)         0.105    -0.383    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.433%)  route 0.131ns (38.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.585    -0.503    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y30          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.164    -0.339 f  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]/Q
                         net (fo=4, routed)           0.131    -0.208    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]
    SLICE_X7Y29          LUT1 (Prop_lut1_I0_O)        0.045    -0.163 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[0]
    SLICE_X7Y29          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.853    -0.901    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y29          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[0]/C
                         clock pessimism              0.411    -0.490    
    SLICE_X7Y29          FDRE (Hold_fdre_C_D)         0.091    -0.399    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.382%)  route 0.155ns (48.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.584    -0.504    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y29          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.340 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/Q
                         net (fo=37, routed)          0.155    -0.185    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg_0
    SLICE_X6Y29          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.853    -0.901    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y29          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly1_reg/C
                         clock pessimism              0.397    -0.504    
    SLICE_X6Y29          FDCE (Hold_fdce_C_D)         0.052    -0.452    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly1_reg
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.275ns (70.692%)  route 0.114ns (29.308%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.590    -0.498    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y37          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.164    -0.334 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[31]/Q
                         net (fo=2, routed)           0.114    -0.220    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[31]
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.109 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.000    -0.109    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[31]
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.860    -0.894    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]/C
                         clock pessimism              0.409    -0.485    
    SLICE_X7Y37          FDRE (Hold_fdre_C_D)         0.105    -0.380    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.275ns (70.692%)  route 0.114ns (29.308%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.586    -0.502    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y31          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDCE (Prop_fdce_C_Q)         0.164    -0.338 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[7]/Q
                         net (fo=2, routed)           0.114    -0.224    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[7]
    SLICE_X7Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.113 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.113    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[7]
    SLICE_X7Y31          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.855    -0.899    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y31          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[7]/C
                         clock pessimism              0.410    -0.489    
    SLICE_X7Y31          FDRE (Hold_fdre_C_D)         0.105    -0.384    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_BlockDesignArtyS7_clk_wiz_1_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         2.500       0.908      BUFGCTRL_X0Y2    BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.500       1.251      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         2.500       1.500      SLICE_X6Y29      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         2.500       1.500      SLICE_X6Y29      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly1_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         2.500       1.500      SLICE_X6Y30      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.500       1.500      SLICE_X6Y32      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.500       1.500      SLICE_X6Y32      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.500       1.500      SLICE_X6Y33      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.500       1.500      SLICE_X6Y33      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.500       1.500      SLICE_X6Y33      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X6Y35      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X6Y35      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[21]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X6Y35      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X6Y35      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X6Y36      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[24]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X6Y36      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[25]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X6Y36      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[26]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X6Y36      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X7Y35      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X7Y35      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X6Y29      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X6Y29      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly1_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X6Y30      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X6Y32      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X6Y32      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X6Y33      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X6Y33      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X6Y33      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X6Y33      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X6Y34      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_BlockDesignArtyS7_clk_wiz_1_0
  To Clock:  clkfbout_BlockDesignArtyS7_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_BlockDesignArtyS7_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y4    BlockDesignArtyS7_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  To Clock:  clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.129ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.129ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.195ns  (logic 0.538ns (8.684%)  route 5.657ns (91.316%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns = ( 8.375 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.423    -1.145    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.433    -0.712 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=682, routed)         4.669     3.957    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X15Y36         LUT2 (Prop_lut2_I0_O)        0.105     4.062 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          0.988     5.050    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X10Y28         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.250     8.375    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X10Y28         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[24]/C
                         clock pessimism              0.306     8.681    
                         clock uncertainty           -0.080     8.602    
    SLICE_X10Y28         FDRE (Setup_fdre_C_R)       -0.423     8.179    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[24]
  -------------------------------------------------------------------
                         required time                          8.179    
                         arrival time                          -5.050    
  -------------------------------------------------------------------
                         slack                                  3.129    

Slack (MET) :             3.205ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.324ns  (logic 1.540ns (24.350%)  route 4.784ns (75.650%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 8.412 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.211ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.357    -1.211    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y58         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDRE (Prop_fdre_C_Q)         0.379    -0.832 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/Q
                         net (fo=14, routed)          1.018     0.186    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Read_reg_1
    SLICE_X8Y58          LUT5 (Prop_lut5_I1_O)        0.105     0.291 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=3, routed)           0.352     0.643    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_241_in
    SLICE_X8Y59          LUT5 (Prop_lut5_I1_O)        0.105     0.748 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__22/O
                         net (fo=4, routed)           0.543     1.291    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/p_242_in
    SLICE_X7Y57          LUT3 (Prop_lut3_I2_O)        0.105     1.396 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.632     2.028    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X10Y53         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.741     2.769 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           1.030     3.799    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X9Y29          LUT2 (Prop_lut2_I1_O)        0.105     3.904 r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.209     5.113    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y10         RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.287     8.412    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.372     8.785    
                         clock uncertainty           -0.080     8.705    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.318    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.318    
                         arrival time                          -5.113    
  -------------------------------------------------------------------
                         slack                                  3.205    

Slack (MET) :             3.244ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.538ns (8.846%)  route 5.544ns (91.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.423    -1.145    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.433    -0.712 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=682, routed)         4.669     3.957    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X15Y36         LUT2 (Prop_lut2_I0_O)        0.105     4.062 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          0.875     4.937    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X10Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X10Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[28]/C
                         clock pessimism              0.306     8.683    
                         clock uncertainty           -0.080     8.604    
    SLICE_X10Y29         FDRE (Setup_fdre_C_R)       -0.423     8.181    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[28]
  -------------------------------------------------------------------
                         required time                          8.181    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  3.244    

Slack (MET) :             3.244ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.538ns (8.846%)  route 5.544ns (91.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.423    -1.145    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.433    -0.712 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=682, routed)         4.669     3.957    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X15Y36         LUT2 (Prop_lut2_I0_O)        0.105     4.062 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          0.875     4.937    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X10Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X10Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[29]/C
                         clock pessimism              0.306     8.683    
                         clock uncertainty           -0.080     8.604    
    SLICE_X10Y29         FDRE (Setup_fdre_C_R)       -0.423     8.181    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[29]
  -------------------------------------------------------------------
                         required time                          8.181    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  3.244    

Slack (MET) :             3.244ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.538ns (8.846%)  route 5.544ns (91.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.423    -1.145    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.433    -0.712 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=682, routed)         4.669     3.957    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X15Y36         LUT2 (Prop_lut2_I0_O)        0.105     4.062 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          0.875     4.937    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X10Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X10Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[2]/C
                         clock pessimism              0.306     8.683    
                         clock uncertainty           -0.080     8.604    
    SLICE_X10Y29         FDRE (Setup_fdre_C_R)       -0.423     8.181    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[2]
  -------------------------------------------------------------------
                         required time                          8.181    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  3.244    

Slack (MET) :             3.244ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.538ns (8.846%)  route 5.544ns (91.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.423    -1.145    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.433    -0.712 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=682, routed)         4.669     3.957    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X15Y36         LUT2 (Prop_lut2_I0_O)        0.105     4.062 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          0.875     4.937    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X10Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X10Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[31]/C
                         clock pessimism              0.306     8.683    
                         clock uncertainty           -0.080     8.604    
    SLICE_X10Y29         FDRE (Setup_fdre_C_R)       -0.423     8.181    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[31]
  -------------------------------------------------------------------
                         required time                          8.181    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  3.244    

Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.538ns (8.846%)  route 5.544ns (91.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.423    -1.145    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.433    -0.712 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=682, routed)         4.669     3.957    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X15Y36         LUT2 (Prop_lut2_I0_O)        0.105     4.062 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          0.875     4.937    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X11Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X11Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[0]/C
                         clock pessimism              0.306     8.683    
                         clock uncertainty           -0.080     8.604    
    SLICE_X11Y29         FDRE (Setup_fdre_C_R)       -0.352     8.252    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[0]
  -------------------------------------------------------------------
                         required time                          8.252    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.538ns (8.846%)  route 5.544ns (91.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.423    -1.145    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.433    -0.712 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=682, routed)         4.669     3.957    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X15Y36         LUT2 (Prop_lut2_I0_O)        0.105     4.062 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          0.875     4.937    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X11Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X11Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[1]/C
                         clock pessimism              0.306     8.683    
                         clock uncertainty           -0.080     8.604    
    SLICE_X11Y29         FDRE (Setup_fdre_C_R)       -0.352     8.252    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[1]
  -------------------------------------------------------------------
                         required time                          8.252    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.538ns (8.846%)  route 5.544ns (91.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.423    -1.145    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.433    -0.712 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=682, routed)         4.669     3.957    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X15Y36         LUT2 (Prop_lut2_I0_O)        0.105     4.062 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          0.875     4.937    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X11Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X11Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[26]/C
                         clock pessimism              0.306     8.683    
                         clock uncertainty           -0.080     8.604    
    SLICE_X11Y29         FDRE (Setup_fdre_C_R)       -0.352     8.252    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[26]
  -------------------------------------------------------------------
                         required time                          8.252    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.329ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.970ns  (logic 1.529ns (25.613%)  route 4.441ns (74.387%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 8.420 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.142ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.426    -1.142    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X1Y55          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.379    -0.763 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.409     0.646    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X1Y44          LUT6 (Prop_lut6_I1_O)        0.105     0.751 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.751    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_9
    SLICE_X1Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.083 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.083    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.181 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.181    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.279 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.279    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.539 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=10, routed)          1.267     2.806    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/D[12]
    SLICE_X10Y45         LUT3 (Prop_lut3_I0_O)        0.257     3.063 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[19]_INST_0/O
                         net (fo=9, routed)           1.765     4.828    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y3          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.294     8.420    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.306     8.726    
                         clock uncertainty           -0.080     8.647    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.490     8.157    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.157    
                         arrival time                          -4.828    
  -------------------------------------------------------------------
                         slack                                  3.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[28].Using_FDR.MSR_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.480%)  route 0.112ns (37.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.563    -0.525    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[28].Using_FDR.MSR_I/Clk
    SLICE_X9Y57          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[28].Using_FDR.MSR_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[28].Using_FDR.MSR_I/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.112    -0.272    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst/mem_MSR[0]
    SLICE_X8Y57          LUT6 (Prop_lut6_I0_O)        0.045    -0.227 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst/Using_FPGA.Native_i_1__6/O
                         net (fo=1, routed)           0.000    -0.227    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I/Using_FPGA.Native_0
    SLICE_X8Y57          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.832    -0.921    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I/Clk
    SLICE_X8Y57          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I/Using_FPGA.Native/C
                         clock pessimism              0.409    -0.512    
    SLICE_X8Y57          FDRE (Hold_fdre_C_D)         0.121    -0.391    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.352%)  route 0.114ns (44.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.595    -0.493    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X1Y46          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[23]/Q
                         net (fo=1, routed)           0.114    -0.239    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[8]
    SLICE_X1Y44          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.866    -0.888    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y44          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/C
                         clock pessimism              0.411    -0.477    
    SLICE_X1Y44          FDRE (Hold_fdre_C_D)         0.072    -0.405    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/slv_reg0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.576%)  route 0.117ns (45.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.564    -0.524    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X9Y39          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[3]/Q
                         net (fo=3, routed)           0.117    -0.266    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_wdata[28]
    SLICE_X9Y38          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/slv_reg0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.834    -0.920    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y38          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/slv_reg0_reg[28]/C
                         clock pessimism              0.412    -0.508    
    SLICE_X9Y38          FDRE (Hold_fdre_C_D)         0.075    -0.433    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/slv_reg0_reg[28]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.352%)  route 0.114ns (44.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.595    -0.493    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X1Y46          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[24]/Q
                         net (fo=1, routed)           0.114    -0.239    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[7]
    SLICE_X1Y44          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.866    -0.888    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y44          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[8]/C
                         clock pessimism              0.411    -0.477    
    SLICE_X1Y44          FDRE (Hold_fdre_C_D)         0.070    -0.407    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[8]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.342%)  route 0.184ns (56.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.565    -0.523    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X9Y40          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[14]/Q
                         net (fo=3, routed)           0.184    -0.198    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/D
    SLICE_X10Y38         RAMD32                                       r  BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.834    -0.920    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/WCLK
    SLICE_X10Y38         RAMD32                                       r  BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/SP/CLK
                         clock pessimism              0.432    -0.488    
    SLICE_X10Y38         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.121    -0.367    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.881%)  route 0.111ns (44.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.566    -0.522    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X9Y45          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[24]/Q
                         net (fo=1, routed)           0.111    -0.270    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc[24]
    SLICE_X11Y45         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.836    -0.918    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X11Y45         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[24]/C
                         clock pessimism              0.432    -0.486    
    SLICE_X11Y45         FDRE (Hold_fdre_C_D)         0.047    -0.439    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[24]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.594    -0.494    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X1Y50          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[8]/Q
                         net (fo=1, routed)           0.114    -0.239    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[23]
    SLICE_X0Y50          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.864    -0.889    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X0Y50          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
                         clock pessimism              0.408    -0.481    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.070    -0.411    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_read_imm_reg_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_read_imm_reg_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.561%)  route 0.116ns (41.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.563    -0.525    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X8Y58          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_read_imm_reg_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_read_imm_reg_1_reg/Q
                         net (fo=1, routed)           0.116    -0.245    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_read_imm_reg_1
    SLICE_X11Y58         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_read_imm_reg_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.832    -0.921    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X11Y58         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_read_imm_reg_1_reg/C
                         clock pessimism              0.432    -0.489    
    SLICE_X11Y58         FDRE (Hold_fdre_C_D)         0.072    -0.417    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_read_imm_reg_1_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/SEQ/bsr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.978%)  route 0.111ns (44.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.591    -0.497    BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/SEQ/slowest_sync_clk
    SLICE_X1Y60          FDSE                                         r  BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/SEQ/bsr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDSE (Prop_fdse_C_Q)         0.141    -0.356 r  BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/SEQ/bsr_reg/Q
                         net (fo=2, routed)           0.111    -0.245    BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/Bsr_out
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.861    -0.892    BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                         clock pessimism              0.411    -0.481    
    SLICE_X2Y60          FDRE (Hold_fdre_C_D)         0.063    -0.418    BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.317%)  route 0.122ns (39.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.582    -0.506    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X3Y25          FDRE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[7]/Q
                         net (fo=8, routed)           0.122    -0.243    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[7]
    SLICE_X2Y25          LUT6 (Prop_lut6_I4_O)        0.045    -0.198 r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_0[8]
    SLICE_X2Y25          FDRE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.850    -0.904    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X2Y25          FDRE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[8]/C
                         clock pessimism              0.411    -0.493    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.121    -0.372    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y5      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y5      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y6      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y6      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y10     BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y10     BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y3      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y3      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y8      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y8      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y44     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y44     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y44     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y44     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y44     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y44     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y44     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y44     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X2Y54      BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X2Y54      BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y45      BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y45      BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y45      BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y45      BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y45      BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y45      BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y39      BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y39      BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y39      BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_10_10/DP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X6Y45      BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  To Clock:  clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 1.925ns (80.188%)  route 0.476ns (19.812%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 0.951 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.142ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.427    -1.142    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y30          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.398    -0.744 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/Q
                         net (fo=2, routed)           0.476    -0.268    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.674     0.406 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.406    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.504 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.504    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.602 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.602    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.700 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.700    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.798 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.798    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.896 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.896    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.994 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.994    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.259 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.000     1.259    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[30]
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.326     0.951    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[30]/C
                         clock pessimism              0.388     1.339    
                         clock uncertainty           -0.065     1.274    
    SLICE_X7Y37          FDRE (Setup_fdre_C_D)        0.059     1.333    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[30]
  -------------------------------------------------------------------
                         required time                          1.333    
                         arrival time                          -1.259    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 1.860ns (79.637%)  route 0.476ns (20.363%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 0.951 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.142ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.427    -1.142    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y30          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.398    -0.744 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/Q
                         net (fo=2, routed)           0.476    -0.268    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.674     0.406 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.406    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.504 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.504    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.602 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.602    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.700 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.700    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.798 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.798    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.896 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.896    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.994 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.994    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.194 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.194    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[31]
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.326     0.951    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]/C
                         clock pessimism              0.388     1.339    
                         clock uncertainty           -0.065     1.274    
    SLICE_X7Y37          FDRE (Setup_fdre_C_D)        0.059     1.333    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]
  -------------------------------------------------------------------
                         required time                          1.333    
                         arrival time                          -1.194    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.154ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 1.823ns (77.104%)  route 0.541ns (22.896%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 0.951 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.426    -1.143    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y29          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.433    -0.710 f  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/Q
                         net (fo=37, routed)          0.541    -0.168    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg_0
    SLICE_X6Y30          LUT3 (Prop_lut3_I2_O)        0.105    -0.063 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig[0]_i_7/O
                         net (fo=1, routed)           0.000    -0.063    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig[0]_i_7_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.360 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.360    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]_i_2_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.460 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.460    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[4]_i_1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.560 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.560    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[8]_i_1_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.660 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.660    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[12]_i_1_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.760 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.760    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[16]_i_1_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.860 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.860    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[20]_i_1_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.960 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.960    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[24]_i_1_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     1.222 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.222    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[28]_i_1_n_4
    SLICE_X6Y37          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.326     0.951    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y37          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[31]/C
                         clock pessimism              0.388     1.339    
                         clock uncertainty           -0.065     1.274    
    SLICE_X6Y37          FDCE (Setup_fdce_C_D)        0.101     1.375    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[31]
  -------------------------------------------------------------------
                         required time                          1.375    
                         arrival time                          -1.222    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 1.841ns (79.470%)  route 0.476ns (20.530%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 0.951 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.142ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.427    -1.142    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y30          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.398    -0.744 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/Q
                         net (fo=2, routed)           0.476    -0.268    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.674     0.406 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.406    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.504 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.504    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.602 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.602    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.700 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.700    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.798 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.798    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.896 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.896    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.994 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.994    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.175 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.175    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[29]
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.326     0.951    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[29]/C
                         clock pessimism              0.388     1.339    
                         clock uncertainty           -0.065     1.274    
    SLICE_X7Y37          FDRE (Setup_fdre_C_D)        0.059     1.333    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[29]
  -------------------------------------------------------------------
                         required time                          1.333    
                         arrival time                          -1.175    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 1.818ns (77.056%)  route 0.541ns (22.944%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 0.951 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.426    -1.143    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y29          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.433    -0.710 f  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/Q
                         net (fo=37, routed)          0.541    -0.168    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg_0
    SLICE_X6Y30          LUT3 (Prop_lut3_I2_O)        0.105    -0.063 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig[0]_i_7/O
                         net (fo=1, routed)           0.000    -0.063    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig[0]_i_7_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.360 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.360    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]_i_2_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.460 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.460    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[4]_i_1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.560 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.560    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[8]_i_1_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.660 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.660    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[12]_i_1_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.760 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.760    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[16]_i_1_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.860 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.860    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[20]_i_1_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.960 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.960    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[24]_i_1_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.217 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.217    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[28]_i_1_n_6
    SLICE_X6Y37          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.326     0.951    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y37          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[29]/C
                         clock pessimism              0.388     1.339    
                         clock uncertainty           -0.065     1.274    
    SLICE_X6Y37          FDCE (Setup_fdce_C_D)        0.101     1.375    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[29]
  -------------------------------------------------------------------
                         required time                          1.375    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 1.827ns (79.345%)  route 0.476ns (20.655%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 0.950 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.142ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.427    -1.142    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y30          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.398    -0.744 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/Q
                         net (fo=2, routed)           0.476    -0.268    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.674     0.406 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.406    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.504 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.504    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.602 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.602    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.700 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.700    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.798 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.798    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.896 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.896    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.161 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5/O[1]
                         net (fo=1, routed)           0.000     1.161    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[26]
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.325     0.950    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]/C
                         clock pessimism              0.388     1.338    
                         clock uncertainty           -0.065     1.273    
    SLICE_X7Y36          FDRE (Setup_fdre_C_D)        0.059     1.332    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]
  -------------------------------------------------------------------
                         required time                          1.332    
                         arrival time                          -1.161    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 1.822ns (79.300%)  route 0.476ns (20.700%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 0.950 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.142ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.427    -1.142    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y30          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.398    -0.744 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/Q
                         net (fo=2, routed)           0.476    -0.268    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.674     0.406 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.406    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.504 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.504    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.602 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.602    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.700 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.700    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.798 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.798    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.896 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.896    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.156 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.156    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[28]
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.325     0.950    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]/C
                         clock pessimism              0.388     1.338    
                         clock uncertainty           -0.065     1.273    
    SLICE_X7Y36          FDRE (Setup_fdre_C_D)        0.059     1.332    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]
  -------------------------------------------------------------------
                         required time                          1.332    
                         arrival time                          -1.156    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 1.760ns (76.478%)  route 0.541ns (23.522%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 0.951 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.426    -1.143    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y29          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.433    -0.710 f  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/Q
                         net (fo=37, routed)          0.541    -0.168    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg_0
    SLICE_X6Y30          LUT3 (Prop_lut3_I2_O)        0.105    -0.063 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig[0]_i_7/O
                         net (fo=1, routed)           0.000    -0.063    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig[0]_i_7_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.360 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.360    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]_i_2_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.460 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.460    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[4]_i_1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.560 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.560    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[8]_i_1_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.660 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.660    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[12]_i_1_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.760 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.760    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[16]_i_1_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.860 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.860    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[20]_i_1_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.960 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.960    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[24]_i_1_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.159 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.159    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[28]_i_1_n_5
    SLICE_X6Y37          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.326     0.951    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y37          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[30]/C
                         clock pessimism              0.388     1.339    
                         clock uncertainty           -0.065     1.274    
    SLICE_X6Y37          FDCE (Setup_fdce_C_D)        0.101     1.375    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[30]
  -------------------------------------------------------------------
                         required time                          1.375    
                         arrival time                          -1.159    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 1.218ns (60.413%)  route 0.798ns (39.587%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 0.946 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.426    -1.143    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y29          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.433    -0.710 f  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/Q
                         net (fo=37, routed)          0.541    -0.168    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg_0
    SLICE_X6Y30          LUT3 (Prop_lut3_I2_O)        0.105    -0.063 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig[0]_i_7/O
                         net (fo=1, routed)           0.000    -0.063    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig[0]_i_7_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.360 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.360    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]_i_2_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     0.617 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.257     0.874    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[4]_i_1_n_6
    SLICE_X4Y31          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.321     0.946    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X4Y31          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[5]/C
                         clock pessimism              0.388     1.334    
                         clock uncertainty           -0.065     1.269    
    SLICE_X4Y31          FDCE (Setup_fdce_C_D)       -0.167     1.102    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[5]
  -------------------------------------------------------------------
                         required time                          1.102    
                         arrival time                          -0.874    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 1.762ns (78.745%)  route 0.476ns (21.255%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 0.950 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.142ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.427    -1.142    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y30          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.398    -0.744 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/Q
                         net (fo=2, routed)           0.476    -0.268    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.674     0.406 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.406    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.504 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.504    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.602 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.602    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.700 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.700    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.798 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.798    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.896 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.896    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.096 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.096    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[27]
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.325     0.950    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[27]/C
                         clock pessimism              0.388     1.338    
                         clock uncertainty           -0.065     1.273    
    SLICE_X7Y36          FDRE (Setup_fdre_C_D)        0.059     1.332    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[27]
  -------------------------------------------------------------------
                         required time                          1.332    
                         arrival time                          -1.096    
  -------------------------------------------------------------------
                         slack                                  0.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.274ns (82.062%)  route 0.060ns (17.938%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.590    -0.498    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y37          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.164    -0.334 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[30]/Q
                         net (fo=2, routed)           0.060    -0.274    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[30]
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.164 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.000    -0.164    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[30]
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.860    -0.894    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[30]/C
                         clock pessimism              0.409    -0.485    
    SLICE_X7Y37          FDRE (Hold_fdre_C_D)         0.105    -0.380    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[30]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.274ns (82.062%)  route 0.060ns (17.938%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.588    -0.500    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y33          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDCE (Prop_fdce_C_Q)         0.164    -0.336 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[14]/Q
                         net (fo=2, routed)           0.060    -0.276    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[14]
    SLICE_X7Y33          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.166 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2/O[1]
                         net (fo=1, routed)           0.000    -0.166    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[14]
    SLICE_X7Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.857    -0.897    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[14]/C
                         clock pessimism              0.410    -0.487    
    SLICE_X7Y33          FDRE (Hold_fdre_C_D)         0.105    -0.382    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.274ns (82.062%)  route 0.060ns (17.938%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y34          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDCE (Prop_fdce_C_Q)         0.164    -0.335 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[18]/Q
                         net (fo=2, routed)           0.060    -0.275    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[18]
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.165 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3/O[1]
                         net (fo=1, routed)           0.000    -0.165    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[18]
    SLICE_X7Y34          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.858    -0.896    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y34          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[18]/C
                         clock pessimism              0.410    -0.486    
    SLICE_X7Y34          FDRE (Hold_fdre_C_D)         0.105    -0.381    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.274ns (82.062%)  route 0.060ns (17.938%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y35          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDCE (Prop_fdce_C_Q)         0.164    -0.335 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[22]/Q
                         net (fo=2, routed)           0.060    -0.275    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[22]
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.165 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4/O[1]
                         net (fo=1, routed)           0.000    -0.165    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[22]
    SLICE_X7Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.859    -0.895    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[22]/C
                         clock pessimism              0.409    -0.486    
    SLICE_X7Y35          FDRE (Hold_fdre_C_D)         0.105    -0.381    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[22]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.274ns (82.062%)  route 0.060ns (17.938%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y36          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDCE (Prop_fdce_C_Q)         0.164    -0.335 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[26]/Q
                         net (fo=2, routed)           0.060    -0.275    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[26]
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.165 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5/O[1]
                         net (fo=1, routed)           0.000    -0.165    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[26]
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.859    -0.895    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]/C
                         clock pessimism              0.409    -0.486    
    SLICE_X7Y36          FDRE (Hold_fdre_C_D)         0.105    -0.381    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.274ns (82.062%)  route 0.060ns (17.938%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.587    -0.501    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y32          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDCE (Prop_fdce_C_Q)         0.164    -0.337 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[10]/Q
                         net (fo=2, routed)           0.060    -0.277    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[10]
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.167 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.000    -0.167    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[10]
    SLICE_X7Y32          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.856    -0.898    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y32          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[10]/C
                         clock pessimism              0.410    -0.488    
    SLICE_X7Y32          FDRE (Hold_fdre_C_D)         0.105    -0.383    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.433%)  route 0.131ns (38.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.585    -0.503    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y30          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.164    -0.339 f  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]/Q
                         net (fo=4, routed)           0.131    -0.208    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]
    SLICE_X7Y29          LUT1 (Prop_lut1_I0_O)        0.045    -0.163 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[0]
    SLICE_X7Y29          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.853    -0.901    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y29          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[0]/C
                         clock pessimism              0.411    -0.490    
    SLICE_X7Y29          FDRE (Hold_fdre_C_D)         0.091    -0.399    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.382%)  route 0.155ns (48.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.584    -0.504    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y29          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.340 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/Q
                         net (fo=37, routed)          0.155    -0.185    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg_0
    SLICE_X6Y29          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.853    -0.901    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y29          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly1_reg/C
                         clock pessimism              0.397    -0.504    
    SLICE_X6Y29          FDCE (Hold_fdce_C_D)         0.052    -0.452    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly1_reg
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.275ns (70.692%)  route 0.114ns (29.308%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.590    -0.498    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y37          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.164    -0.334 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[31]/Q
                         net (fo=2, routed)           0.114    -0.220    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[31]
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.109 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.000    -0.109    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[31]
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.860    -0.894    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]/C
                         clock pessimism              0.409    -0.485    
    SLICE_X7Y37          FDRE (Hold_fdre_C_D)         0.105    -0.380    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.275ns (70.692%)  route 0.114ns (29.308%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.586    -0.502    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y31          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDCE (Prop_fdce_C_Q)         0.164    -0.338 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[7]/Q
                         net (fo=2, routed)           0.114    -0.224    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[7]
    SLICE_X7Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.113 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.113    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[7]
    SLICE_X7Y31          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.855    -0.899    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y31          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[7]/C
                         clock pessimism              0.410    -0.489    
    SLICE_X7Y31          FDRE (Hold_fdre_C_D)         0.105    -0.384    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         2.500       0.908      BUFGCTRL_X0Y2    BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.500       1.251      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         2.500       1.500      SLICE_X6Y29      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         2.500       1.500      SLICE_X6Y29      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly1_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         2.500       1.500      SLICE_X6Y30      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.500       1.500      SLICE_X6Y32      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.500       1.500      SLICE_X6Y32      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.500       1.500      SLICE_X6Y33      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.500       1.500      SLICE_X6Y33      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.500       1.500      SLICE_X6Y33      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X6Y35      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X6Y35      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[21]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X6Y35      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X6Y35      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X6Y36      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[24]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X6Y36      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[25]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X6Y36      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[26]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X6Y36      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X7Y35      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X7Y35      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X6Y29      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X6Y29      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly1_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X6Y30      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X6Y32      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X6Y32      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X6Y33      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X6Y33      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X6Y33      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X6Y33      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.250       0.750      SLICE_X6Y34      BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_BlockDesignArtyS7_clk_wiz_1_0_1
  To Clock:  clkfbout_BlockDesignArtyS7_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_BlockDesignArtyS7_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y4    BlockDesignArtyS7_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  To Clock:  clk_out1_BlockDesignArtyS7_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@7.500ns)
  Data Path Delay:        1.749ns  (logic 0.484ns (27.673%)  route 1.265ns (72.327%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 8.380 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.142ns = ( 6.358 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.427     6.358    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y30          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.379     6.737 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[2]/Q
                         net (fo=1, routed)           1.265     8.003    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[2]
    SLICE_X8Y32          LUT4 (Prop_lut4_I3_O)        0.105     8.108 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     8.108    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X8Y32          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.255     8.380    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y32          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.234     8.614    
                         clock uncertainty           -0.230     8.384    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)        0.076     8.460    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -8.108    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@7.500ns)
  Data Path Delay:        1.684ns  (logic 0.484ns (28.737%)  route 1.200ns (71.263%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.618ns = ( 8.382 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.138ns = ( 6.362 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.431     6.362    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y34          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.379     6.741 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[17]/Q
                         net (fo=1, routed)           1.200     7.942    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[17]
    SLICE_X9Y35          LUT4 (Prop_lut4_I3_O)        0.105     8.047 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     8.047    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X9Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.257     8.382    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.234     8.616    
                         clock uncertainty           -0.230     8.386    
    SLICE_X9Y35          FDRE (Setup_fdre_C_D)        0.030     8.416    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@7.500ns)
  Data Path Delay:        1.708ns  (logic 0.484ns (28.334%)  route 1.224ns (71.666%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 8.380 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.140ns = ( 6.360 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.429     6.360    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y32          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.379     6.739 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[10]/Q
                         net (fo=1, routed)           1.224     7.964    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[10]
    SLICE_X10Y32         LUT4 (Prop_lut4_I3_O)        0.105     8.069 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     8.069    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X10Y32         FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.255     8.380    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y32         FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.234     8.614    
                         clock uncertainty           -0.230     8.384    
    SLICE_X10Y32         FDRE (Setup_fdre_C_D)        0.072     8.456    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                          8.456    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@7.500ns)
  Data Path Delay:        1.663ns  (logic 0.484ns (29.112%)  route 1.179ns (70.888%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( 8.384 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.134ns = ( 6.366 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.435     6.366    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.379     6.745 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]/Q
                         net (fo=1, routed)           1.179     7.924    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[31]
    SLICE_X9Y37          LUT4 (Prop_lut4_I3_O)        0.105     8.029 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[31]_i_2/O
                         net (fo=1, routed)           0.000     8.029    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X9Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.259     8.384    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism              0.234     8.618    
                         clock uncertainty           -0.230     8.388    
    SLICE_X9Y37          FDRE (Setup_fdre_C_D)        0.033     8.421    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                          8.421    
                         arrival time                          -8.029    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@7.500ns)
  Data Path Delay:        1.695ns  (logic 0.484ns (28.556%)  route 1.211ns (71.444%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.619ns = ( 8.381 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.140ns = ( 6.360 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.429     6.360    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y32          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.379     6.739 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[12]/Q
                         net (fo=1, routed)           1.211     7.950    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[12]
    SLICE_X8Y33          LUT4 (Prop_lut4_I3_O)        0.105     8.055 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     8.055    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X8Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.256     8.381    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.234     8.615    
                         clock uncertainty           -0.230     8.385    
    SLICE_X8Y33          FDRE (Setup_fdre_C_D)        0.072     8.457    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@7.500ns)
  Data Path Delay:        1.692ns  (logic 0.484ns (28.601%)  route 1.208ns (71.399%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.619ns = ( 8.381 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.139ns = ( 6.361 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.430     6.361    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.379     6.740 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[15]/Q
                         net (fo=1, routed)           1.208     7.949    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[15]
    SLICE_X10Y33         LUT4 (Prop_lut4_I3_O)        0.105     8.054 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     8.054    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X10Y33         FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.256     8.381    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y33         FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.234     8.615    
                         clock uncertainty           -0.230     8.385    
    SLICE_X10Y33         FDRE (Setup_fdre_C_D)        0.074     8.459    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@7.500ns)
  Data Path Delay:        1.640ns  (logic 0.484ns (29.507%)  route 1.156ns (70.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.618ns = ( 8.382 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.138ns = ( 6.362 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.431     6.362    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y34          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.379     6.741 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[20]/Q
                         net (fo=1, routed)           1.156     7.898    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[20]
    SLICE_X9Y35          LUT4 (Prop_lut4_I3_O)        0.105     8.003 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     8.003    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[20]
    SLICE_X9Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.257     8.382    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.234     8.616    
                         clock uncertainty           -0.230     8.386    
    SLICE_X9Y35          FDRE (Setup_fdre_C_D)        0.032     8.418    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                          8.418    
                         arrival time                          -8.003    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@7.500ns)
  Data Path Delay:        1.681ns  (logic 0.484ns (28.799%)  route 1.197ns (71.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.619ns = ( 8.381 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.140ns = ( 6.360 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.429     6.360    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y32          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.379     6.739 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[11]/Q
                         net (fo=1, routed)           1.197     7.936    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[11]
    SLICE_X10Y33         LUT4 (Prop_lut4_I3_O)        0.105     8.041 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     8.041    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X10Y33         FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.256     8.381    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y33         FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.234     8.615    
                         clock uncertainty           -0.230     8.385    
    SLICE_X10Y33         FDRE (Setup_fdre_C_D)        0.072     8.457    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -8.041    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@7.500ns)
  Data Path Delay:        1.699ns  (logic 0.484ns (28.484%)  route 1.215ns (71.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.134ns = ( 6.366 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.435     6.366    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.379     6.745 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[29]/Q
                         net (fo=1, routed)           1.215     7.961    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[29]
    SLICE_X5Y37          LUT4 (Prop_lut4_I3_O)        0.105     8.066 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     8.066    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X5Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.326     8.451    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism              0.234     8.685    
                         clock uncertainty           -0.230     8.455    
    SLICE_X5Y37          FDRE (Setup_fdre_C_D)        0.030     8.485    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                          8.485    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@7.500ns)
  Data Path Delay:        1.673ns  (logic 0.484ns (28.938%)  route 1.189ns (71.062%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.618ns = ( 8.382 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.135ns = ( 6.365 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.434     6.365    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.379     6.744 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]/Q
                         net (fo=1, routed)           1.189     7.933    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[28]
    SLICE_X8Y35          LUT4 (Prop_lut4_I3_O)        0.105     8.038 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     8.038    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X8Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.257     8.382    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism              0.234     8.616    
                         clock uncertainty           -0.230     8.386    
    SLICE_X8Y35          FDRE (Setup_fdre_C_D)        0.074     8.460    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -8.038    
  -------------------------------------------------------------------
                         slack                                  0.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.878%)  route 0.533ns (74.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]/Q
                         net (fo=1, routed)           0.533     0.174    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[26]
    SLICE_X9Y37          LUT4 (Prop_lut4_I3_O)        0.045     0.219 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     0.219    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X9Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.832    -0.922    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.230     0.021    
    SLICE_X9Y37          FDRE (Hold_fdre_C_D)         0.092     0.113    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.186ns (24.823%)  route 0.563ns (75.177%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.586    -0.502    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y31          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[8]/Q
                         net (fo=1, routed)           0.563     0.202    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[8]
    SLICE_X8Y33          LUT4 (Prop_lut4_I3_O)        0.045     0.247 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     0.247    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X8Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.829    -0.925    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.230     0.018    
    SLICE_X8Y33          FDRE (Hold_fdre_C_D)         0.121     0.139    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.139    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.886%)  route 0.561ns (75.114%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.588    -0.500    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[13]/Q
                         net (fo=1, routed)           0.561     0.202    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[13]
    SLICE_X8Y33          LUT4 (Prop_lut4_I3_O)        0.045     0.247 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     0.247    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X8Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.829    -0.925    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.230     0.018    
    SLICE_X8Y33          FDRE (Hold_fdre_C_D)         0.121     0.139    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.139    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.186ns (24.848%)  route 0.563ns (75.152%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]/Q
                         net (fo=1, routed)           0.563     0.204    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[28]
    SLICE_X8Y35          LUT4 (Prop_lut4_I3_O)        0.045     0.249 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     0.249    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X8Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.831    -0.923    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism              0.712    -0.211    
                         clock uncertainty            0.230     0.020    
    SLICE_X8Y35          FDRE (Hold_fdre_C_D)         0.121     0.141    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.186ns (25.771%)  route 0.536ns (74.229%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y34          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[19]/Q
                         net (fo=1, routed)           0.536     0.177    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[19]
    SLICE_X9Y35          LUT4 (Prop_lut4_I3_O)        0.045     0.222 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     0.222    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X9Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.831    -0.923    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.712    -0.211    
                         clock uncertainty            0.230     0.020    
    SLICE_X9Y35          FDRE (Hold_fdre_C_D)         0.092     0.112    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.723%)  route 0.566ns (75.277%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[23]/Q
                         net (fo=1, routed)           0.566     0.208    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[23]
    SLICE_X8Y35          LUT4 (Prop_lut4_I3_O)        0.045     0.253 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     0.253    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[23]
    SLICE_X8Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.831    -0.923    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.712    -0.211    
                         clock uncertainty            0.230     0.020    
    SLICE_X8Y35          FDRE (Hold_fdre_C_D)         0.121     0.141    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.735%)  route 0.537ns (74.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.585    -0.503    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y30          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[3]/Q
                         net (fo=1, routed)           0.537     0.174    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[3]
    SLICE_X9Y31          LUT4 (Prop_lut4_I3_O)        0.045     0.219 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     0.219    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X9Y31          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.827    -0.927    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y31          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.712    -0.215    
                         clock uncertainty            0.230     0.016    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.091     0.107    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.186ns (25.519%)  route 0.543ns (74.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[27]/Q
                         net (fo=1, routed)           0.543     0.185    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[27]
    SLICE_X11Y37         LUT4 (Prop_lut4_I3_O)        0.045     0.230 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     0.230    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X11Y37         FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.832    -0.922    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y37         FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.230     0.021    
    SLICE_X11Y37         FDRE (Hold_fdre_C_D)         0.091     0.112    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.324%)  route 0.548ns (74.676%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[25]/Q
                         net (fo=1, routed)           0.548     0.190    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[25]
    SLICE_X9Y37          LUT4 (Prop_lut4_I3_O)        0.045     0.235 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     0.235    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X9Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.832    -0.922    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.230     0.021    
    SLICE_X9Y37          FDRE (Hold_fdre_C_D)         0.092     0.113    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.186ns (25.226%)  route 0.551ns (74.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[22]/Q
                         net (fo=1, routed)           0.551     0.193    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[22]
    SLICE_X9Y35          LUT4 (Prop_lut4_I3_O)        0.045     0.238 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     0.238    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[22]
    SLICE_X9Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.831    -0.923    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism              0.712    -0.211    
                         clock uncertainty            0.230     0.020    
    SLICE_X9Y35          FDRE (Hold_fdre_C_D)         0.092     0.112    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.126    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  To Clock:  clk_out1_BlockDesignArtyS7_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.098ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.195ns  (logic 0.538ns (8.684%)  route 5.657ns (91.316%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns = ( 8.375 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.423    -1.145    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.433    -0.712 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=682, routed)         4.669     3.957    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X15Y36         LUT2 (Prop_lut2_I0_O)        0.105     4.062 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          0.988     5.050    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X10Y28         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.250     8.375    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X10Y28         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[24]/C
                         clock pessimism              0.306     8.681    
                         clock uncertainty           -0.110     8.571    
    SLICE_X10Y28         FDRE (Setup_fdre_C_R)       -0.423     8.148    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[24]
  -------------------------------------------------------------------
                         required time                          8.148    
                         arrival time                          -5.050    
  -------------------------------------------------------------------
                         slack                                  3.098    

Slack (MET) :             3.174ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.324ns  (logic 1.540ns (24.350%)  route 4.784ns (75.650%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 8.412 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.211ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.357    -1.211    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y58         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDRE (Prop_fdre_C_Q)         0.379    -0.832 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/Q
                         net (fo=14, routed)          1.018     0.186    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Read_reg_1
    SLICE_X8Y58          LUT5 (Prop_lut5_I1_O)        0.105     0.291 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=3, routed)           0.352     0.643    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_241_in
    SLICE_X8Y59          LUT5 (Prop_lut5_I1_O)        0.105     0.748 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__22/O
                         net (fo=4, routed)           0.543     1.291    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/p_242_in
    SLICE_X7Y57          LUT3 (Prop_lut3_I2_O)        0.105     1.396 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.632     2.028    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X10Y53         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.741     2.769 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           1.030     3.799    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X9Y29          LUT2 (Prop_lut2_I1_O)        0.105     3.904 r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.209     5.113    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y10         RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.287     8.412    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.372     8.785    
                         clock uncertainty           -0.110     8.674    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.287    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.287    
                         arrival time                          -5.113    
  -------------------------------------------------------------------
                         slack                                  3.174    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.538ns (8.846%)  route 5.544ns (91.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.423    -1.145    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.433    -0.712 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=682, routed)         4.669     3.957    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X15Y36         LUT2 (Prop_lut2_I0_O)        0.105     4.062 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          0.875     4.937    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X10Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X10Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[28]/C
                         clock pessimism              0.306     8.683    
                         clock uncertainty           -0.110     8.573    
    SLICE_X10Y29         FDRE (Setup_fdre_C_R)       -0.423     8.150    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[28]
  -------------------------------------------------------------------
                         required time                          8.150    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.538ns (8.846%)  route 5.544ns (91.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.423    -1.145    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.433    -0.712 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=682, routed)         4.669     3.957    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X15Y36         LUT2 (Prop_lut2_I0_O)        0.105     4.062 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          0.875     4.937    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X10Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X10Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[29]/C
                         clock pessimism              0.306     8.683    
                         clock uncertainty           -0.110     8.573    
    SLICE_X10Y29         FDRE (Setup_fdre_C_R)       -0.423     8.150    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[29]
  -------------------------------------------------------------------
                         required time                          8.150    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.538ns (8.846%)  route 5.544ns (91.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.423    -1.145    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.433    -0.712 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=682, routed)         4.669     3.957    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X15Y36         LUT2 (Prop_lut2_I0_O)        0.105     4.062 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          0.875     4.937    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X10Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X10Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[2]/C
                         clock pessimism              0.306     8.683    
                         clock uncertainty           -0.110     8.573    
    SLICE_X10Y29         FDRE (Setup_fdre_C_R)       -0.423     8.150    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[2]
  -------------------------------------------------------------------
                         required time                          8.150    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.538ns (8.846%)  route 5.544ns (91.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.423    -1.145    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.433    -0.712 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=682, routed)         4.669     3.957    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X15Y36         LUT2 (Prop_lut2_I0_O)        0.105     4.062 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          0.875     4.937    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X10Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X10Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[31]/C
                         clock pessimism              0.306     8.683    
                         clock uncertainty           -0.110     8.573    
    SLICE_X10Y29         FDRE (Setup_fdre_C_R)       -0.423     8.150    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[31]
  -------------------------------------------------------------------
                         required time                          8.150    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.284ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.538ns (8.846%)  route 5.544ns (91.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.423    -1.145    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.433    -0.712 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=682, routed)         4.669     3.957    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X15Y36         LUT2 (Prop_lut2_I0_O)        0.105     4.062 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          0.875     4.937    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X11Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X11Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[0]/C
                         clock pessimism              0.306     8.683    
                         clock uncertainty           -0.110     8.573    
    SLICE_X11Y29         FDRE (Setup_fdre_C_R)       -0.352     8.221    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[0]
  -------------------------------------------------------------------
                         required time                          8.221    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  3.284    

Slack (MET) :             3.284ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.538ns (8.846%)  route 5.544ns (91.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.423    -1.145    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.433    -0.712 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=682, routed)         4.669     3.957    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X15Y36         LUT2 (Prop_lut2_I0_O)        0.105     4.062 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          0.875     4.937    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X11Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X11Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[1]/C
                         clock pessimism              0.306     8.683    
                         clock uncertainty           -0.110     8.573    
    SLICE_X11Y29         FDRE (Setup_fdre_C_R)       -0.352     8.221    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[1]
  -------------------------------------------------------------------
                         required time                          8.221    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  3.284    

Slack (MET) :             3.284ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.538ns (8.846%)  route 5.544ns (91.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.423    -1.145    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.433    -0.712 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=682, routed)         4.669     3.957    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X15Y36         LUT2 (Prop_lut2_I0_O)        0.105     4.062 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          0.875     4.937    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X11Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X11Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[26]/C
                         clock pessimism              0.306     8.683    
                         clock uncertainty           -0.110     8.573    
    SLICE_X11Y29         FDRE (Setup_fdre_C_R)       -0.352     8.221    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[26]
  -------------------------------------------------------------------
                         required time                          8.221    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  3.284    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        5.970ns  (logic 1.529ns (25.613%)  route 4.441ns (74.387%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 8.420 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.142ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.426    -1.142    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X1Y55          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.379    -0.763 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.409     0.646    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X1Y44          LUT6 (Prop_lut6_I1_O)        0.105     0.751 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.751    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_9
    SLICE_X1Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.083 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.083    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.181 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.181    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.279 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.279    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.539 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=10, routed)          1.267     2.806    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/D[12]
    SLICE_X10Y45         LUT3 (Prop_lut3_I0_O)        0.257     3.063 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[19]_INST_0/O
                         net (fo=9, routed)           1.765     4.828    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y3          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.294     8.420    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.306     8.726    
                         clock uncertainty           -0.110     8.616    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.490     8.126    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.126    
                         arrival time                          -4.828    
  -------------------------------------------------------------------
                         slack                                  3.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[28].Using_FDR.MSR_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.480%)  route 0.112ns (37.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.563    -0.525    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[28].Using_FDR.MSR_I/Clk
    SLICE_X9Y57          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[28].Using_FDR.MSR_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[28].Using_FDR.MSR_I/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.112    -0.272    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst/mem_MSR[0]
    SLICE_X8Y57          LUT6 (Prop_lut6_I0_O)        0.045    -0.227 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst/Using_FPGA.Native_i_1__6/O
                         net (fo=1, routed)           0.000    -0.227    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I/Using_FPGA.Native_0
    SLICE_X8Y57          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.832    -0.921    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I/Clk
    SLICE_X8Y57          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I/Using_FPGA.Native/C
                         clock pessimism              0.409    -0.512    
                         clock uncertainty            0.110    -0.402    
    SLICE_X8Y57          FDRE (Hold_fdre_C_D)         0.121    -0.281    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.352%)  route 0.114ns (44.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.595    -0.493    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X1Y46          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[23]/Q
                         net (fo=1, routed)           0.114    -0.239    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[8]
    SLICE_X1Y44          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.866    -0.888    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y44          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/C
                         clock pessimism              0.411    -0.477    
                         clock uncertainty            0.110    -0.367    
    SLICE_X1Y44          FDRE (Hold_fdre_C_D)         0.072    -0.295    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/slv_reg0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.576%)  route 0.117ns (45.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.564    -0.524    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X9Y39          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[3]/Q
                         net (fo=3, routed)           0.117    -0.266    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_wdata[28]
    SLICE_X9Y38          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/slv_reg0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.834    -0.920    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y38          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/slv_reg0_reg[28]/C
                         clock pessimism              0.412    -0.508    
                         clock uncertainty            0.110    -0.398    
    SLICE_X9Y38          FDRE (Hold_fdre_C_D)         0.075    -0.323    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/slv_reg0_reg[28]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.352%)  route 0.114ns (44.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.595    -0.493    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X1Y46          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[24]/Q
                         net (fo=1, routed)           0.114    -0.239    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[7]
    SLICE_X1Y44          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.866    -0.888    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y44          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[8]/C
                         clock pessimism              0.411    -0.477    
                         clock uncertainty            0.110    -0.367    
    SLICE_X1Y44          FDRE (Hold_fdre_C_D)         0.070    -0.297    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[8]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.342%)  route 0.184ns (56.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.565    -0.523    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X9Y40          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[14]/Q
                         net (fo=3, routed)           0.184    -0.198    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/D
    SLICE_X10Y38         RAMD32                                       r  BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.834    -0.920    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/WCLK
    SLICE_X10Y38         RAMD32                                       r  BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/SP/CLK
                         clock pessimism              0.432    -0.488    
                         clock uncertainty            0.110    -0.378    
    SLICE_X10Y38         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.121    -0.257    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.881%)  route 0.111ns (44.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.566    -0.522    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X9Y45          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[24]/Q
                         net (fo=1, routed)           0.111    -0.270    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc[24]
    SLICE_X11Y45         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.836    -0.918    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X11Y45         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[24]/C
                         clock pessimism              0.432    -0.486    
                         clock uncertainty            0.110    -0.376    
    SLICE_X11Y45         FDRE (Hold_fdre_C_D)         0.047    -0.329    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[24]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.594    -0.494    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X1Y50          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[8]/Q
                         net (fo=1, routed)           0.114    -0.239    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[23]
    SLICE_X0Y50          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.864    -0.889    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X0Y50          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
                         clock pessimism              0.408    -0.481    
                         clock uncertainty            0.110    -0.371    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.070    -0.301    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_read_imm_reg_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_read_imm_reg_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.561%)  route 0.116ns (41.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.563    -0.525    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X8Y58          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_read_imm_reg_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_read_imm_reg_1_reg/Q
                         net (fo=1, routed)           0.116    -0.245    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_read_imm_reg_1
    SLICE_X11Y58         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_read_imm_reg_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.832    -0.921    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X11Y58         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_read_imm_reg_1_reg/C
                         clock pessimism              0.432    -0.489    
                         clock uncertainty            0.110    -0.379    
    SLICE_X11Y58         FDRE (Hold_fdre_C_D)         0.072    -0.307    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_read_imm_reg_1_reg
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/SEQ/bsr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.978%)  route 0.111ns (44.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.591    -0.497    BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/SEQ/slowest_sync_clk
    SLICE_X1Y60          FDSE                                         r  BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/SEQ/bsr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDSE (Prop_fdse_C_Q)         0.141    -0.356 r  BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/SEQ/bsr_reg/Q
                         net (fo=2, routed)           0.111    -0.245    BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/Bsr_out
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.861    -0.892    BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                         clock pessimism              0.411    -0.481    
                         clock uncertainty            0.110    -0.371    
    SLICE_X2Y60          FDRE (Hold_fdre_C_D)         0.063    -0.308    BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.317%)  route 0.122ns (39.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.582    -0.506    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X3Y25          FDRE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[7]/Q
                         net (fo=8, routed)           0.122    -0.243    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[7]
    SLICE_X2Y25          LUT6 (Prop_lut6_I4_O)        0.045    -0.198 r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_0[8]
    SLICE_X2Y25          FDRE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.850    -0.904    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X2Y25          FDRE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[8]/C
                         clock pessimism              0.411    -0.493    
                         clock uncertainty            0.110    -0.383    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.121    -0.262    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.064    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  To Clock:  clk_out1_BlockDesignArtyS7_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@7.500ns)
  Data Path Delay:        1.749ns  (logic 0.484ns (27.673%)  route 1.265ns (72.327%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 8.380 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.142ns = ( 6.358 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.427     6.358    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y30          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.379     6.737 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[2]/Q
                         net (fo=1, routed)           1.265     8.003    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[2]
    SLICE_X8Y32          LUT4 (Prop_lut4_I3_O)        0.105     8.108 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     8.108    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X8Y32          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.255     8.380    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y32          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.234     8.614    
                         clock uncertainty           -0.230     8.384    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)        0.076     8.460    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -8.108    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@7.500ns)
  Data Path Delay:        1.684ns  (logic 0.484ns (28.737%)  route 1.200ns (71.263%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.618ns = ( 8.382 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.138ns = ( 6.362 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.431     6.362    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y34          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.379     6.741 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[17]/Q
                         net (fo=1, routed)           1.200     7.942    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[17]
    SLICE_X9Y35          LUT4 (Prop_lut4_I3_O)        0.105     8.047 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     8.047    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X9Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.257     8.382    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.234     8.616    
                         clock uncertainty           -0.230     8.386    
    SLICE_X9Y35          FDRE (Setup_fdre_C_D)        0.030     8.416    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                          8.416    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@7.500ns)
  Data Path Delay:        1.708ns  (logic 0.484ns (28.334%)  route 1.224ns (71.666%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 8.380 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.140ns = ( 6.360 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.429     6.360    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y32          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.379     6.739 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[10]/Q
                         net (fo=1, routed)           1.224     7.964    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[10]
    SLICE_X10Y32         LUT4 (Prop_lut4_I3_O)        0.105     8.069 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     8.069    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X10Y32         FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.255     8.380    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y32         FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.234     8.614    
                         clock uncertainty           -0.230     8.384    
    SLICE_X10Y32         FDRE (Setup_fdre_C_D)        0.072     8.456    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                          8.456    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@7.500ns)
  Data Path Delay:        1.663ns  (logic 0.484ns (29.112%)  route 1.179ns (70.888%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( 8.384 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.134ns = ( 6.366 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.435     6.366    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.379     6.745 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]/Q
                         net (fo=1, routed)           1.179     7.924    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[31]
    SLICE_X9Y37          LUT4 (Prop_lut4_I3_O)        0.105     8.029 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[31]_i_2/O
                         net (fo=1, routed)           0.000     8.029    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X9Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.259     8.384    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism              0.234     8.618    
                         clock uncertainty           -0.230     8.388    
    SLICE_X9Y37          FDRE (Setup_fdre_C_D)        0.033     8.421    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                          8.421    
                         arrival time                          -8.029    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@7.500ns)
  Data Path Delay:        1.695ns  (logic 0.484ns (28.556%)  route 1.211ns (71.444%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.619ns = ( 8.381 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.140ns = ( 6.360 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.429     6.360    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y32          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.379     6.739 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[12]/Q
                         net (fo=1, routed)           1.211     7.950    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[12]
    SLICE_X8Y33          LUT4 (Prop_lut4_I3_O)        0.105     8.055 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     8.055    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X8Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.256     8.381    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.234     8.615    
                         clock uncertainty           -0.230     8.385    
    SLICE_X8Y33          FDRE (Setup_fdre_C_D)        0.072     8.457    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@7.500ns)
  Data Path Delay:        1.692ns  (logic 0.484ns (28.601%)  route 1.208ns (71.399%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.619ns = ( 8.381 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.139ns = ( 6.361 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.430     6.361    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.379     6.740 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[15]/Q
                         net (fo=1, routed)           1.208     7.949    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[15]
    SLICE_X10Y33         LUT4 (Prop_lut4_I3_O)        0.105     8.054 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     8.054    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X10Y33         FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.256     8.381    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y33         FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.234     8.615    
                         clock uncertainty           -0.230     8.385    
    SLICE_X10Y33         FDRE (Setup_fdre_C_D)        0.074     8.459    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@7.500ns)
  Data Path Delay:        1.640ns  (logic 0.484ns (29.507%)  route 1.156ns (70.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.618ns = ( 8.382 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.138ns = ( 6.362 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.431     6.362    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y34          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.379     6.741 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[20]/Q
                         net (fo=1, routed)           1.156     7.898    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[20]
    SLICE_X9Y35          LUT4 (Prop_lut4_I3_O)        0.105     8.003 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     8.003    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[20]
    SLICE_X9Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.257     8.382    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.234     8.616    
                         clock uncertainty           -0.230     8.386    
    SLICE_X9Y35          FDRE (Setup_fdre_C_D)        0.032     8.418    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                          8.418    
                         arrival time                          -8.003    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@7.500ns)
  Data Path Delay:        1.681ns  (logic 0.484ns (28.799%)  route 1.197ns (71.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.619ns = ( 8.381 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.140ns = ( 6.360 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.429     6.360    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y32          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.379     6.739 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[11]/Q
                         net (fo=1, routed)           1.197     7.936    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[11]
    SLICE_X10Y33         LUT4 (Prop_lut4_I3_O)        0.105     8.041 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     8.041    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X10Y33         FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.256     8.381    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y33         FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.234     8.615    
                         clock uncertainty           -0.230     8.385    
    SLICE_X10Y33         FDRE (Setup_fdre_C_D)        0.072     8.457    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -8.041    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@7.500ns)
  Data Path Delay:        1.699ns  (logic 0.484ns (28.484%)  route 1.215ns (71.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.134ns = ( 6.366 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.435     6.366    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.379     6.745 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[29]/Q
                         net (fo=1, routed)           1.215     7.961    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[29]
    SLICE_X5Y37          LUT4 (Prop_lut4_I3_O)        0.105     8.066 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     8.066    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X5Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.326     8.451    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism              0.234     8.685    
                         clock uncertainty           -0.230     8.455    
    SLICE_X5Y37          FDRE (Setup_fdre_C_D)        0.030     8.485    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                          8.485    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@7.500ns)
  Data Path Delay:        1.673ns  (logic 0.484ns (28.938%)  route 1.189ns (71.062%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.618ns = ( 8.382 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.135ns = ( 6.365 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.434     6.365    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.379     6.744 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]/Q
                         net (fo=1, routed)           1.189     7.933    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[28]
    SLICE_X8Y35          LUT4 (Prop_lut4_I3_O)        0.105     8.038 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     8.038    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X8Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.257     8.382    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism              0.234     8.616    
                         clock uncertainty           -0.230     8.386    
    SLICE_X8Y35          FDRE (Setup_fdre_C_D)        0.074     8.460    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -8.038    
  -------------------------------------------------------------------
                         slack                                  0.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.878%)  route 0.533ns (74.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]/Q
                         net (fo=1, routed)           0.533     0.174    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[26]
    SLICE_X9Y37          LUT4 (Prop_lut4_I3_O)        0.045     0.219 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     0.219    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X9Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.832    -0.922    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.230     0.021    
    SLICE_X9Y37          FDRE (Hold_fdre_C_D)         0.092     0.113    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.186ns (24.823%)  route 0.563ns (75.177%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.586    -0.502    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y31          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[8]/Q
                         net (fo=1, routed)           0.563     0.202    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[8]
    SLICE_X8Y33          LUT4 (Prop_lut4_I3_O)        0.045     0.247 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     0.247    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X8Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.829    -0.925    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.230     0.018    
    SLICE_X8Y33          FDRE (Hold_fdre_C_D)         0.121     0.139    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.139    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.886%)  route 0.561ns (75.114%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.588    -0.500    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[13]/Q
                         net (fo=1, routed)           0.561     0.202    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[13]
    SLICE_X8Y33          LUT4 (Prop_lut4_I3_O)        0.045     0.247 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     0.247    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X8Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.829    -0.925    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.230     0.018    
    SLICE_X8Y33          FDRE (Hold_fdre_C_D)         0.121     0.139    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.139    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.186ns (24.848%)  route 0.563ns (75.152%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]/Q
                         net (fo=1, routed)           0.563     0.204    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[28]
    SLICE_X8Y35          LUT4 (Prop_lut4_I3_O)        0.045     0.249 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     0.249    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X8Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.831    -0.923    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism              0.712    -0.211    
                         clock uncertainty            0.230     0.020    
    SLICE_X8Y35          FDRE (Hold_fdre_C_D)         0.121     0.141    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.186ns (25.771%)  route 0.536ns (74.229%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y34          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[19]/Q
                         net (fo=1, routed)           0.536     0.177    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[19]
    SLICE_X9Y35          LUT4 (Prop_lut4_I3_O)        0.045     0.222 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     0.222    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X9Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.831    -0.923    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.712    -0.211    
                         clock uncertainty            0.230     0.020    
    SLICE_X9Y35          FDRE (Hold_fdre_C_D)         0.092     0.112    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.723%)  route 0.566ns (75.277%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[23]/Q
                         net (fo=1, routed)           0.566     0.208    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[23]
    SLICE_X8Y35          LUT4 (Prop_lut4_I3_O)        0.045     0.253 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     0.253    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[23]
    SLICE_X8Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.831    -0.923    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.712    -0.211    
                         clock uncertainty            0.230     0.020    
    SLICE_X8Y35          FDRE (Hold_fdre_C_D)         0.121     0.141    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.735%)  route 0.537ns (74.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.585    -0.503    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y30          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[3]/Q
                         net (fo=1, routed)           0.537     0.174    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[3]
    SLICE_X9Y31          LUT4 (Prop_lut4_I3_O)        0.045     0.219 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     0.219    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X9Y31          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.827    -0.927    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y31          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.712    -0.215    
                         clock uncertainty            0.230     0.016    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.091     0.107    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.186ns (25.519%)  route 0.543ns (74.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[27]/Q
                         net (fo=1, routed)           0.543     0.185    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[27]
    SLICE_X11Y37         LUT4 (Prop_lut4_I3_O)        0.045     0.230 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     0.230    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X11Y37         FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.832    -0.922    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y37         FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.230     0.021    
    SLICE_X11Y37         FDRE (Hold_fdre_C_D)         0.091     0.112    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.324%)  route 0.548ns (74.676%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[25]/Q
                         net (fo=1, routed)           0.548     0.190    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[25]
    SLICE_X9Y37          LUT4 (Prop_lut4_I3_O)        0.045     0.235 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     0.235    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X9Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.832    -0.922    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.230     0.021    
    SLICE_X9Y37          FDRE (Hold_fdre_C_D)         0.092     0.113    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.186ns (25.226%)  route 0.551ns (74.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[22]/Q
                         net (fo=1, routed)           0.551     0.193    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[22]
    SLICE_X9Y35          LUT4 (Prop_lut4_I3_O)        0.045     0.238 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     0.238    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[22]
    SLICE_X9Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.831    -0.923    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism              0.712    -0.211    
                         clock uncertainty            0.230     0.020    
    SLICE_X9Y35          FDRE (Hold_fdre_C_D)         0.092     0.112    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.126    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  To Clock:  clk_out2_BlockDesignArtyS7_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 1.925ns (80.188%)  route 0.476ns (19.812%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 0.951 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.142ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.427    -1.142    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y30          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.398    -0.744 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/Q
                         net (fo=2, routed)           0.476    -0.268    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.674     0.406 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.406    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.504 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.504    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.602 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.602    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.700 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.700    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.798 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.798    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.896 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.896    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.994 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.994    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.259 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.000     1.259    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[30]
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.326     0.951    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[30]/C
                         clock pessimism              0.388     1.339    
                         clock uncertainty           -0.091     1.249    
    SLICE_X7Y37          FDRE (Setup_fdre_C_D)        0.059     1.308    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[30]
  -------------------------------------------------------------------
                         required time                          1.308    
                         arrival time                          -1.259    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 1.860ns (79.637%)  route 0.476ns (20.363%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 0.951 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.142ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.427    -1.142    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y30          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.398    -0.744 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/Q
                         net (fo=2, routed)           0.476    -0.268    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.674     0.406 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.406    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.504 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.504    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.602 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.602    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.700 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.700    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.798 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.798    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.896 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.896    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.994 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.994    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.194 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.194    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[31]
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.326     0.951    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]/C
                         clock pessimism              0.388     1.339    
                         clock uncertainty           -0.091     1.249    
    SLICE_X7Y37          FDRE (Setup_fdre_C_D)        0.059     1.308    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]
  -------------------------------------------------------------------
                         required time                          1.308    
                         arrival time                          -1.194    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 1.823ns (77.104%)  route 0.541ns (22.896%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 0.951 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.426    -1.143    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y29          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.433    -0.710 f  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/Q
                         net (fo=37, routed)          0.541    -0.168    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg_0
    SLICE_X6Y30          LUT3 (Prop_lut3_I2_O)        0.105    -0.063 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig[0]_i_7/O
                         net (fo=1, routed)           0.000    -0.063    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig[0]_i_7_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.360 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.360    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]_i_2_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.460 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.460    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[4]_i_1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.560 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.560    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[8]_i_1_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.660 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.660    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[12]_i_1_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.760 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.760    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[16]_i_1_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.860 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.860    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[20]_i_1_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.960 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.960    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[24]_i_1_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     1.222 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.222    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[28]_i_1_n_4
    SLICE_X6Y37          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.326     0.951    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y37          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[31]/C
                         clock pessimism              0.388     1.339    
                         clock uncertainty           -0.091     1.249    
    SLICE_X6Y37          FDCE (Setup_fdce_C_D)        0.101     1.350    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[31]
  -------------------------------------------------------------------
                         required time                          1.350    
                         arrival time                          -1.222    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 1.841ns (79.470%)  route 0.476ns (20.530%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 0.951 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.142ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.427    -1.142    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y30          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.398    -0.744 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/Q
                         net (fo=2, routed)           0.476    -0.268    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.674     0.406 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.406    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.504 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.504    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.602 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.602    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.700 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.700    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.798 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.798    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.896 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.896    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.994 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.994    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.175 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.175    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[29]
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.326     0.951    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[29]/C
                         clock pessimism              0.388     1.339    
                         clock uncertainty           -0.091     1.249    
    SLICE_X7Y37          FDRE (Setup_fdre_C_D)        0.059     1.308    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[29]
  -------------------------------------------------------------------
                         required time                          1.308    
                         arrival time                          -1.175    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 1.818ns (77.056%)  route 0.541ns (22.944%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 0.951 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.426    -1.143    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y29          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.433    -0.710 f  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/Q
                         net (fo=37, routed)          0.541    -0.168    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg_0
    SLICE_X6Y30          LUT3 (Prop_lut3_I2_O)        0.105    -0.063 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig[0]_i_7/O
                         net (fo=1, routed)           0.000    -0.063    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig[0]_i_7_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.360 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.360    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]_i_2_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.460 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.460    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[4]_i_1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.560 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.560    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[8]_i_1_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.660 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.660    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[12]_i_1_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.760 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.760    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[16]_i_1_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.860 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.860    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[20]_i_1_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.960 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.960    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[24]_i_1_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.217 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.217    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[28]_i_1_n_6
    SLICE_X6Y37          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.326     0.951    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y37          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[29]/C
                         clock pessimism              0.388     1.339    
                         clock uncertainty           -0.091     1.249    
    SLICE_X6Y37          FDCE (Setup_fdce_C_D)        0.101     1.350    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[29]
  -------------------------------------------------------------------
                         required time                          1.350    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 1.827ns (79.345%)  route 0.476ns (20.655%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 0.950 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.142ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.427    -1.142    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y30          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.398    -0.744 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/Q
                         net (fo=2, routed)           0.476    -0.268    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.674     0.406 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.406    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.504 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.504    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.602 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.602    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.700 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.700    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.798 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.798    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.896 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.896    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.161 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5/O[1]
                         net (fo=1, routed)           0.000     1.161    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[26]
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.325     0.950    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]/C
                         clock pessimism              0.388     1.338    
                         clock uncertainty           -0.091     1.248    
    SLICE_X7Y36          FDRE (Setup_fdre_C_D)        0.059     1.307    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]
  -------------------------------------------------------------------
                         required time                          1.307    
                         arrival time                          -1.161    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 1.822ns (79.300%)  route 0.476ns (20.700%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 0.950 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.142ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.427    -1.142    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y30          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.398    -0.744 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/Q
                         net (fo=2, routed)           0.476    -0.268    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.674     0.406 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.406    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.504 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.504    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.602 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.602    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.700 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.700    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.798 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.798    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.896 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.896    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.156 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.156    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[28]
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.325     0.950    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]/C
                         clock pessimism              0.388     1.338    
                         clock uncertainty           -0.091     1.248    
    SLICE_X7Y36          FDRE (Setup_fdre_C_D)        0.059     1.307    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]
  -------------------------------------------------------------------
                         required time                          1.307    
                         arrival time                          -1.156    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 1.760ns (76.478%)  route 0.541ns (23.522%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 0.951 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.426    -1.143    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y29          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.433    -0.710 f  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/Q
                         net (fo=37, routed)          0.541    -0.168    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg_0
    SLICE_X6Y30          LUT3 (Prop_lut3_I2_O)        0.105    -0.063 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig[0]_i_7/O
                         net (fo=1, routed)           0.000    -0.063    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig[0]_i_7_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.360 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.360    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]_i_2_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.460 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.460    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[4]_i_1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.560 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.560    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[8]_i_1_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.660 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.660    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[12]_i_1_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.760 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.760    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[16]_i_1_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.860 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.860    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[20]_i_1_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.960 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.960    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[24]_i_1_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.159 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.159    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[28]_i_1_n_5
    SLICE_X6Y37          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.326     0.951    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y37          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[30]/C
                         clock pessimism              0.388     1.339    
                         clock uncertainty           -0.091     1.249    
    SLICE_X6Y37          FDCE (Setup_fdce_C_D)        0.101     1.350    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[30]
  -------------------------------------------------------------------
                         required time                          1.350    
                         arrival time                          -1.159    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 1.218ns (60.413%)  route 0.798ns (39.587%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 0.946 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.426    -1.143    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y29          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.433    -0.710 f  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/Q
                         net (fo=37, routed)          0.541    -0.168    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg_0
    SLICE_X6Y30          LUT3 (Prop_lut3_I2_O)        0.105    -0.063 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig[0]_i_7/O
                         net (fo=1, routed)           0.000    -0.063    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig[0]_i_7_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.360 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.360    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]_i_2_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     0.617 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.257     0.874    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[4]_i_1_n_6
    SLICE_X4Y31          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.321     0.946    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X4Y31          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[5]/C
                         clock pessimism              0.388     1.334    
                         clock uncertainty           -0.091     1.244    
    SLICE_X4Y31          FDCE (Setup_fdce_C_D)       -0.167     1.077    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[5]
  -------------------------------------------------------------------
                         required time                          1.077    
                         arrival time                          -0.874    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 1.762ns (78.745%)  route 0.476ns (21.255%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 0.950 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.142ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.427    -1.142    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y30          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.398    -0.744 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/Q
                         net (fo=2, routed)           0.476    -0.268    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.674     0.406 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.406    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.504 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.504    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.602 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.602    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.700 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.700    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.798 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.798    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.896 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.896    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.096 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.096    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[27]
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.325     0.950    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[27]/C
                         clock pessimism              0.388     1.338    
                         clock uncertainty           -0.091     1.248    
    SLICE_X7Y36          FDRE (Setup_fdre_C_D)        0.059     1.307    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[27]
  -------------------------------------------------------------------
                         required time                          1.307    
                         arrival time                          -1.096    
  -------------------------------------------------------------------
                         slack                                  0.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.274ns (82.062%)  route 0.060ns (17.938%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.590    -0.498    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y37          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.164    -0.334 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[30]/Q
                         net (fo=2, routed)           0.060    -0.274    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[30]
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.164 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.000    -0.164    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[30]
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.860    -0.894    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[30]/C
                         clock pessimism              0.409    -0.485    
                         clock uncertainty            0.091    -0.395    
    SLICE_X7Y37          FDRE (Hold_fdre_C_D)         0.105    -0.290    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[30]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.274ns (82.062%)  route 0.060ns (17.938%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.588    -0.500    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y33          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDCE (Prop_fdce_C_Q)         0.164    -0.336 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[14]/Q
                         net (fo=2, routed)           0.060    -0.276    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[14]
    SLICE_X7Y33          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.166 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2/O[1]
                         net (fo=1, routed)           0.000    -0.166    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[14]
    SLICE_X7Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.857    -0.897    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[14]/C
                         clock pessimism              0.410    -0.487    
                         clock uncertainty            0.091    -0.397    
    SLICE_X7Y33          FDRE (Hold_fdre_C_D)         0.105    -0.292    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.274ns (82.062%)  route 0.060ns (17.938%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y34          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDCE (Prop_fdce_C_Q)         0.164    -0.335 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[18]/Q
                         net (fo=2, routed)           0.060    -0.275    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[18]
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.165 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3/O[1]
                         net (fo=1, routed)           0.000    -0.165    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[18]
    SLICE_X7Y34          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.858    -0.896    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y34          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[18]/C
                         clock pessimism              0.410    -0.486    
                         clock uncertainty            0.091    -0.396    
    SLICE_X7Y34          FDRE (Hold_fdre_C_D)         0.105    -0.291    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.274ns (82.062%)  route 0.060ns (17.938%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y35          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDCE (Prop_fdce_C_Q)         0.164    -0.335 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[22]/Q
                         net (fo=2, routed)           0.060    -0.275    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[22]
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.165 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4/O[1]
                         net (fo=1, routed)           0.000    -0.165    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[22]
    SLICE_X7Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.859    -0.895    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[22]/C
                         clock pessimism              0.409    -0.486    
                         clock uncertainty            0.091    -0.396    
    SLICE_X7Y35          FDRE (Hold_fdre_C_D)         0.105    -0.291    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[22]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.274ns (82.062%)  route 0.060ns (17.938%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y36          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDCE (Prop_fdce_C_Q)         0.164    -0.335 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[26]/Q
                         net (fo=2, routed)           0.060    -0.275    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[26]
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.165 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5/O[1]
                         net (fo=1, routed)           0.000    -0.165    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[26]
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.859    -0.895    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]/C
                         clock pessimism              0.409    -0.486    
                         clock uncertainty            0.091    -0.396    
    SLICE_X7Y36          FDRE (Hold_fdre_C_D)         0.105    -0.291    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.274ns (82.062%)  route 0.060ns (17.938%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.587    -0.501    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y32          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDCE (Prop_fdce_C_Q)         0.164    -0.337 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[10]/Q
                         net (fo=2, routed)           0.060    -0.277    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[10]
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.167 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.000    -0.167    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[10]
    SLICE_X7Y32          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.856    -0.898    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y32          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[10]/C
                         clock pessimism              0.410    -0.488    
                         clock uncertainty            0.091    -0.398    
    SLICE_X7Y32          FDRE (Hold_fdre_C_D)         0.105    -0.293    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.433%)  route 0.131ns (38.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.585    -0.503    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y30          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.164    -0.339 f  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]/Q
                         net (fo=4, routed)           0.131    -0.208    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]
    SLICE_X7Y29          LUT1 (Prop_lut1_I0_O)        0.045    -0.163 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[0]
    SLICE_X7Y29          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.853    -0.901    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y29          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[0]/C
                         clock pessimism              0.411    -0.490    
                         clock uncertainty            0.091    -0.400    
    SLICE_X7Y29          FDRE (Hold_fdre_C_D)         0.091    -0.309    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.382%)  route 0.155ns (48.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.584    -0.504    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y29          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.340 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/Q
                         net (fo=37, routed)          0.155    -0.185    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg_0
    SLICE_X6Y29          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.853    -0.901    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y29          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly1_reg/C
                         clock pessimism              0.397    -0.504    
                         clock uncertainty            0.091    -0.414    
    SLICE_X6Y29          FDCE (Hold_fdce_C_D)         0.052    -0.362    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly1_reg
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.275ns (70.692%)  route 0.114ns (29.308%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.590    -0.498    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y37          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.164    -0.334 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[31]/Q
                         net (fo=2, routed)           0.114    -0.220    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[31]
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.109 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.000    -0.109    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[31]
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.860    -0.894    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]/C
                         clock pessimism              0.409    -0.485    
                         clock uncertainty            0.091    -0.395    
    SLICE_X7Y37          FDRE (Hold_fdre_C_D)         0.105    -0.290    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.275ns (70.692%)  route 0.114ns (29.308%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.586    -0.502    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y31          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDCE (Prop_fdce_C_Q)         0.164    -0.338 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[7]/Q
                         net (fo=2, routed)           0.114    -0.224    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[7]
    SLICE_X7Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.113 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.113    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[7]
    SLICE_X7Y31          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.855    -0.899    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y31          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[7]/C
                         clock pessimism              0.410    -0.489    
                         clock uncertainty            0.091    -0.399    
    SLICE_X7Y31          FDRE (Hold_fdre_C_D)         0.105    -0.294    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.180    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  To Clock:  clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.098ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.195ns  (logic 0.538ns (8.684%)  route 5.657ns (91.316%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns = ( 8.375 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.423    -1.145    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.433    -0.712 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=682, routed)         4.669     3.957    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X15Y36         LUT2 (Prop_lut2_I0_O)        0.105     4.062 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          0.988     5.050    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X10Y28         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.250     8.375    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X10Y28         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[24]/C
                         clock pessimism              0.306     8.681    
                         clock uncertainty           -0.110     8.571    
    SLICE_X10Y28         FDRE (Setup_fdre_C_R)       -0.423     8.148    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[24]
  -------------------------------------------------------------------
                         required time                          8.148    
                         arrival time                          -5.050    
  -------------------------------------------------------------------
                         slack                                  3.098    

Slack (MET) :             3.174ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.324ns  (logic 1.540ns (24.350%)  route 4.784ns (75.650%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 8.412 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.211ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.357    -1.211    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X13Y58         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDRE (Prop_fdre_C_Q)         0.379    -0.832 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_if_delay_i_reg/Q
                         net (fo=14, routed)          1.018     0.186    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Read_reg_1
    SLICE_X8Y58          LUT5 (Prop_lut5_I1_O)        0.105     0.291 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=3, routed)           0.352     0.643    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_241_in
    SLICE_X8Y59          LUT5 (Prop_lut5_I1_O)        0.105     0.748 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__22/O
                         net (fo=4, routed)           0.543     1.291    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/p_242_in
    SLICE_X7Y57          LUT3 (Prop_lut3_I2_O)        0.105     1.396 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.632     2.028    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X10Y53         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.741     2.769 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           1.030     3.799    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X9Y29          LUT2 (Prop_lut2_I1_O)        0.105     3.904 r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.209     5.113    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y10         RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.287     8.412    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.372     8.785    
                         clock uncertainty           -0.110     8.674    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.287    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.287    
                         arrival time                          -5.113    
  -------------------------------------------------------------------
                         slack                                  3.174    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.538ns (8.846%)  route 5.544ns (91.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.423    -1.145    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.433    -0.712 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=682, routed)         4.669     3.957    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X15Y36         LUT2 (Prop_lut2_I0_O)        0.105     4.062 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          0.875     4.937    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X10Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X10Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[28]/C
                         clock pessimism              0.306     8.683    
                         clock uncertainty           -0.110     8.573    
    SLICE_X10Y29         FDRE (Setup_fdre_C_R)       -0.423     8.150    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[28]
  -------------------------------------------------------------------
                         required time                          8.150    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.538ns (8.846%)  route 5.544ns (91.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.423    -1.145    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.433    -0.712 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=682, routed)         4.669     3.957    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X15Y36         LUT2 (Prop_lut2_I0_O)        0.105     4.062 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          0.875     4.937    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X10Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X10Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[29]/C
                         clock pessimism              0.306     8.683    
                         clock uncertainty           -0.110     8.573    
    SLICE_X10Y29         FDRE (Setup_fdre_C_R)       -0.423     8.150    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[29]
  -------------------------------------------------------------------
                         required time                          8.150    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.538ns (8.846%)  route 5.544ns (91.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.423    -1.145    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.433    -0.712 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=682, routed)         4.669     3.957    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X15Y36         LUT2 (Prop_lut2_I0_O)        0.105     4.062 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          0.875     4.937    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X10Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X10Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[2]/C
                         clock pessimism              0.306     8.683    
                         clock uncertainty           -0.110     8.573    
    SLICE_X10Y29         FDRE (Setup_fdre_C_R)       -0.423     8.150    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[2]
  -------------------------------------------------------------------
                         required time                          8.150    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.538ns (8.846%)  route 5.544ns (91.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.423    -1.145    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.433    -0.712 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=682, routed)         4.669     3.957    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X15Y36         LUT2 (Prop_lut2_I0_O)        0.105     4.062 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          0.875     4.937    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X10Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X10Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[31]/C
                         clock pessimism              0.306     8.683    
                         clock uncertainty           -0.110     8.573    
    SLICE_X10Y29         FDRE (Setup_fdre_C_R)       -0.423     8.150    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[31]
  -------------------------------------------------------------------
                         required time                          8.150    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.284ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.538ns (8.846%)  route 5.544ns (91.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.423    -1.145    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.433    -0.712 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=682, routed)         4.669     3.957    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X15Y36         LUT2 (Prop_lut2_I0_O)        0.105     4.062 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          0.875     4.937    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X11Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X11Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[0]/C
                         clock pessimism              0.306     8.683    
                         clock uncertainty           -0.110     8.573    
    SLICE_X11Y29         FDRE (Setup_fdre_C_R)       -0.352     8.221    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[0]
  -------------------------------------------------------------------
                         required time                          8.221    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  3.284    

Slack (MET) :             3.284ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.538ns (8.846%)  route 5.544ns (91.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.423    -1.145    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.433    -0.712 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=682, routed)         4.669     3.957    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X15Y36         LUT2 (Prop_lut2_I0_O)        0.105     4.062 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          0.875     4.937    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X11Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X11Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[1]/C
                         clock pessimism              0.306     8.683    
                         clock uncertainty           -0.110     8.573    
    SLICE_X11Y29         FDRE (Setup_fdre_C_R)       -0.352     8.221    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[1]
  -------------------------------------------------------------------
                         required time                          8.221    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  3.284    

Slack (MET) :             3.284ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 0.538ns (8.846%)  route 5.544ns (91.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.145ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.423    -1.145    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.433    -0.712 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=682, routed)         4.669     3.957    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/sync_reset
    SLICE_X15Y36         LUT2 (Prop_lut2_I0_O)        0.105     4.062 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1/O
                         net (fo=32, routed)          0.875     4.937    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out
    SLICE_X11Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.252     8.377    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X11Y29         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[26]/C
                         clock pessimism              0.306     8.683    
                         clock uncertainty           -0.110     8.573    
    SLICE_X11Y29         FDRE (Setup_fdre_C_R)       -0.352     8.221    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[26]
  -------------------------------------------------------------------
                         required time                          8.221    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  3.284    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.970ns  (logic 1.529ns (25.613%)  route 4.441ns (74.387%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 8.420 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.142ns
    Clock Pessimism Removal (CPR):    0.306ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.426    -1.142    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X1Y55          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.379    -0.763 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_ALU_Op_reg[0]/Q
                         net (fo=65, routed)          1.409     0.646    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X1Y44          LUT6 (Prop_lut6_I1_O)        0.105     0.751 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     0.751    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/lopt_9
    SLICE_X1Y44          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.083 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_DAXI_ALU_Carry.Direct_MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.083    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.181 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.181    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X1Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.279 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.279    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.539 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=10, routed)          1.267     2.806    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/D[12]
    SLICE_X10Y45         LUT3 (Prop_lut3_I0_O)        0.257     3.063 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[19]_INST_0/O
                         net (fo=9, routed)           1.765     4.828    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X0Y3          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.294     8.420    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.306     8.726    
                         clock uncertainty           -0.110     8.616    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.490     8.126    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.126    
                         arrival time                          -4.828    
  -------------------------------------------------------------------
                         slack                                  3.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[28].Using_FDR.MSR_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.480%)  route 0.112ns (37.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.563    -0.525    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[28].Using_FDR.MSR_I/Clk
    SLICE_X9Y57          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[28].Using_FDR.MSR_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[28].Using_FDR.MSR_I/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.112    -0.272    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst/mem_MSR[0]
    SLICE_X8Y57          LUT6 (Prop_lut6_I0_O)        0.045    -0.227 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst/Using_FPGA.Native_i_1__6/O
                         net (fo=1, routed)           0.000    -0.227    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I/Using_FPGA.Native_0
    SLICE_X8Y57          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.832    -0.921    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I/Clk
    SLICE_X8Y57          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I/Using_FPGA.Native/C
                         clock pessimism              0.409    -0.512    
                         clock uncertainty            0.110    -0.402    
    SLICE_X8Y57          FDRE (Hold_fdre_C_D)         0.121    -0.281    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.352%)  route 0.114ns (44.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.595    -0.493    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X1Y46          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[23]/Q
                         net (fo=1, routed)           0.114    -0.239    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[8]
    SLICE_X1Y44          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.866    -0.888    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y44          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/C
                         clock pessimism              0.411    -0.477    
                         clock uncertainty            0.110    -0.367    
    SLICE_X1Y44          FDRE (Hold_fdre_C_D)         0.072    -0.295    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/slv_reg0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.576%)  route 0.117ns (45.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.564    -0.524    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X9Y39          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[3]/Q
                         net (fo=3, routed)           0.117    -0.266    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_wdata[28]
    SLICE_X9Y38          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/slv_reg0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.834    -0.920    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y38          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/slv_reg0_reg[28]/C
                         clock pessimism              0.412    -0.508    
                         clock uncertainty            0.110    -0.398    
    SLICE_X9Y38          FDRE (Hold_fdre_C_D)         0.075    -0.323    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/slv_reg0_reg[28]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.352%)  route 0.114ns (44.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.595    -0.493    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X1Y46          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[24]/Q
                         net (fo=1, routed)           0.114    -0.239    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[7]
    SLICE_X1Y44          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.866    -0.888    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y44          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[8]/C
                         clock pessimism              0.411    -0.477    
                         clock uncertainty            0.110    -0.367    
    SLICE_X1Y44          FDRE (Hold_fdre_C_D)         0.070    -0.297    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[8]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.342%)  route 0.184ns (56.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.565    -0.523    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X9Y40          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[14]/Q
                         net (fo=3, routed)           0.184    -0.198    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/D
    SLICE_X10Y38         RAMD32                                       r  BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.834    -0.920    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/WCLK
    SLICE_X10Y38         RAMD32                                       r  BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/SP/CLK
                         clock pessimism              0.432    -0.488    
                         clock uncertainty            0.110    -0.378    
    SLICE_X10Y38         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.121    -0.257    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.881%)  route 0.111ns (44.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.566    -0.522    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X9Y45          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc_i_reg[24]/Q
                         net (fo=1, routed)           0.111    -0.270    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/ex_pc[24]
    SLICE_X11Y45         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.836    -0.918    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X11Y45         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[24]/C
                         clock pessimism              0.432    -0.486    
                         clock uncertainty            0.110    -0.376    
    SLICE_X11Y45         FDRE (Hold_fdre_C_D)         0.047    -0.329    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/mem_pc_i_reg[24]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.594    -0.494    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X1Y50          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[8]/Q
                         net (fo=1, routed)           0.114    -0.239    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[23]
    SLICE_X0Y50          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.864    -0.889    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X0Y50          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
                         clock pessimism              0.408    -0.481    
                         clock uncertainty            0.110    -0.371    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.070    -0.301    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_read_imm_reg_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_read_imm_reg_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.561%)  route 0.116ns (41.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.563    -0.525    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X8Y58          FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_read_imm_reg_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_read_imm_reg_1_reg/Q
                         net (fo=1, routed)           0.116    -0.245    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_read_imm_reg_1
    SLICE_X11Y58         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_read_imm_reg_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.832    -0.921    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X11Y58         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_read_imm_reg_1_reg/C
                         clock pessimism              0.432    -0.489    
                         clock uncertainty            0.110    -0.379    
    SLICE_X11Y58         FDRE (Hold_fdre_C_D)         0.072    -0.307    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_read_imm_reg_1_reg
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/SEQ/bsr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.978%)  route 0.111ns (44.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.591    -0.497    BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/SEQ/slowest_sync_clk
    SLICE_X1Y60          FDSE                                         r  BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/SEQ/bsr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDSE (Prop_fdse_C_Q)         0.141    -0.356 r  BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/SEQ/bsr_reg/Q
                         net (fo=2, routed)           0.111    -0.245    BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/Bsr_out
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.861    -0.892    BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X2Y60          FDRE                                         r  BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                         clock pessimism              0.411    -0.481    
                         clock uncertainty            0.110    -0.371    
    SLICE_X2Y60          FDRE (Hold_fdre_C_D)         0.063    -0.308    BlockDesignArtyS7_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.317%)  route 0.122ns (39.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.582    -0.506    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X3Y25          FDRE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[7]/Q
                         net (fo=8, routed)           0.122    -0.243    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[7]
    SLICE_X2Y25          LUT6 (Prop_lut6_I4_O)        0.045    -0.198 r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_0[8]
    SLICE_X2Y25          FDRE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.850    -0.904    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/s_axi_aclk
    SLICE_X2Y25          FDRE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[8]/C
                         clock pessimism              0.411    -0.493    
                         clock uncertainty            0.110    -0.383    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.121    -0.262    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.064    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  To Clock:  clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@7.500ns)
  Data Path Delay:        1.749ns  (logic 0.484ns (27.673%)  route 1.265ns (72.327%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 8.380 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.142ns = ( 6.358 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.427     6.358    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y30          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.379     6.737 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[2]/Q
                         net (fo=1, routed)           1.265     8.003    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[2]
    SLICE_X8Y32          LUT4 (Prop_lut4_I3_O)        0.105     8.108 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     8.108    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X8Y32          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.255     8.380    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y32          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.234     8.614    
                         clock uncertainty           -0.211     8.404    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)        0.076     8.480    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          8.480    
                         arrival time                          -8.108    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@7.500ns)
  Data Path Delay:        1.684ns  (logic 0.484ns (28.737%)  route 1.200ns (71.263%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.618ns = ( 8.382 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.138ns = ( 6.362 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.431     6.362    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y34          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.379     6.741 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[17]/Q
                         net (fo=1, routed)           1.200     7.942    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[17]
    SLICE_X9Y35          LUT4 (Prop_lut4_I3_O)        0.105     8.047 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     8.047    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X9Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.257     8.382    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.234     8.616    
                         clock uncertainty           -0.211     8.406    
    SLICE_X9Y35          FDRE (Setup_fdre_C_D)        0.030     8.436    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                          8.436    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@7.500ns)
  Data Path Delay:        1.708ns  (logic 0.484ns (28.334%)  route 1.224ns (71.666%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 8.380 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.140ns = ( 6.360 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.429     6.360    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y32          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.379     6.739 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[10]/Q
                         net (fo=1, routed)           1.224     7.964    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[10]
    SLICE_X10Y32         LUT4 (Prop_lut4_I3_O)        0.105     8.069 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     8.069    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X10Y32         FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.255     8.380    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y32         FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.234     8.614    
                         clock uncertainty           -0.211     8.404    
    SLICE_X10Y32         FDRE (Setup_fdre_C_D)        0.072     8.476    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                          8.476    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@7.500ns)
  Data Path Delay:        1.663ns  (logic 0.484ns (29.112%)  route 1.179ns (70.888%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( 8.384 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.134ns = ( 6.366 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.435     6.366    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.379     6.745 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]/Q
                         net (fo=1, routed)           1.179     7.924    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[31]
    SLICE_X9Y37          LUT4 (Prop_lut4_I3_O)        0.105     8.029 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[31]_i_2/O
                         net (fo=1, routed)           0.000     8.029    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X9Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.259     8.384    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism              0.234     8.618    
                         clock uncertainty           -0.211     8.408    
    SLICE_X9Y37          FDRE (Setup_fdre_C_D)        0.033     8.441    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                          -8.029    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@7.500ns)
  Data Path Delay:        1.695ns  (logic 0.484ns (28.556%)  route 1.211ns (71.444%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.619ns = ( 8.381 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.140ns = ( 6.360 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.429     6.360    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y32          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.379     6.739 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[12]/Q
                         net (fo=1, routed)           1.211     7.950    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[12]
    SLICE_X8Y33          LUT4 (Prop_lut4_I3_O)        0.105     8.055 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     8.055    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X8Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.256     8.381    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.234     8.615    
                         clock uncertainty           -0.211     8.405    
    SLICE_X8Y33          FDRE (Setup_fdre_C_D)        0.072     8.477    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                          8.477    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.425ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@7.500ns)
  Data Path Delay:        1.692ns  (logic 0.484ns (28.601%)  route 1.208ns (71.399%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.619ns = ( 8.381 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.139ns = ( 6.361 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.430     6.361    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.379     6.740 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[15]/Q
                         net (fo=1, routed)           1.208     7.949    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[15]
    SLICE_X10Y33         LUT4 (Prop_lut4_I3_O)        0.105     8.054 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     8.054    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X10Y33         FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.256     8.381    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y33         FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.234     8.615    
                         clock uncertainty           -0.211     8.405    
    SLICE_X10Y33         FDRE (Setup_fdre_C_D)        0.074     8.479    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                          8.479    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@7.500ns)
  Data Path Delay:        1.640ns  (logic 0.484ns (29.507%)  route 1.156ns (70.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.618ns = ( 8.382 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.138ns = ( 6.362 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.431     6.362    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y34          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.379     6.741 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[20]/Q
                         net (fo=1, routed)           1.156     7.898    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[20]
    SLICE_X9Y35          LUT4 (Prop_lut4_I3_O)        0.105     8.003 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     8.003    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[20]
    SLICE_X9Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.257     8.382    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.234     8.616    
                         clock uncertainty           -0.211     8.406    
    SLICE_X9Y35          FDRE (Setup_fdre_C_D)        0.032     8.438    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                          8.438    
                         arrival time                          -8.003    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@7.500ns)
  Data Path Delay:        1.681ns  (logic 0.484ns (28.799%)  route 1.197ns (71.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.619ns = ( 8.381 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.140ns = ( 6.360 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.429     6.360    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y32          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.379     6.739 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[11]/Q
                         net (fo=1, routed)           1.197     7.936    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[11]
    SLICE_X10Y33         LUT4 (Prop_lut4_I3_O)        0.105     8.041 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     8.041    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X10Y33         FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.256     8.381    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y33         FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.234     8.615    
                         clock uncertainty           -0.211     8.405    
    SLICE_X10Y33         FDRE (Setup_fdre_C_D)        0.072     8.477    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                          8.477    
                         arrival time                          -8.041    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@7.500ns)
  Data Path Delay:        1.699ns  (logic 0.484ns (28.484%)  route 1.215ns (71.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.134ns = ( 6.366 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.435     6.366    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.379     6.745 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[29]/Q
                         net (fo=1, routed)           1.215     7.961    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[29]
    SLICE_X5Y37          LUT4 (Prop_lut4_I3_O)        0.105     8.066 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     8.066    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X5Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.326     8.451    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism              0.234     8.685    
                         clock uncertainty           -0.211     8.475    
    SLICE_X5Y37          FDRE (Setup_fdre_C_D)        0.030     8.505    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                          8.505    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.442ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@7.500ns)
  Data Path Delay:        1.673ns  (logic 0.484ns (28.938%)  route 1.189ns (71.062%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.618ns = ( 8.382 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.135ns = ( 6.365 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.434     6.365    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.379     6.744 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]/Q
                         net (fo=1, routed)           1.189     7.933    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[28]
    SLICE_X8Y35          LUT4 (Prop_lut4_I3_O)        0.105     8.038 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     8.038    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X8Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.257     8.382    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism              0.234     8.616    
                         clock uncertainty           -0.211     8.406    
    SLICE_X8Y35          FDRE (Setup_fdre_C_D)        0.074     8.480    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                          8.480    
                         arrival time                          -8.038    
  -------------------------------------------------------------------
                         slack                                  0.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.878%)  route 0.533ns (74.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]/Q
                         net (fo=1, routed)           0.533     0.174    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[26]
    SLICE_X9Y37          LUT4 (Prop_lut4_I3_O)        0.045     0.219 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     0.219    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X9Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.832    -0.922    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.211     0.001    
    SLICE_X9Y37          FDRE (Hold_fdre_C_D)         0.092     0.093    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.186ns (24.823%)  route 0.563ns (75.177%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.586    -0.502    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y31          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[8]/Q
                         net (fo=1, routed)           0.563     0.202    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[8]
    SLICE_X8Y33          LUT4 (Prop_lut4_I3_O)        0.045     0.247 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     0.247    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X8Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.829    -0.925    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.211    -0.002    
    SLICE_X8Y33          FDRE (Hold_fdre_C_D)         0.121     0.119    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.886%)  route 0.561ns (75.114%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.588    -0.500    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[13]/Q
                         net (fo=1, routed)           0.561     0.202    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[13]
    SLICE_X8Y33          LUT4 (Prop_lut4_I3_O)        0.045     0.247 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     0.247    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X8Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.829    -0.925    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.211    -0.002    
    SLICE_X8Y33          FDRE (Hold_fdre_C_D)         0.121     0.119    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.186ns (24.848%)  route 0.563ns (75.152%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]/Q
                         net (fo=1, routed)           0.563     0.204    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[28]
    SLICE_X8Y35          LUT4 (Prop_lut4_I3_O)        0.045     0.249 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     0.249    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X8Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.831    -0.923    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism              0.712    -0.211    
                         clock uncertainty            0.211     0.000    
    SLICE_X8Y35          FDRE (Hold_fdre_C_D)         0.121     0.121    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.186ns (25.771%)  route 0.536ns (74.229%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y34          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[19]/Q
                         net (fo=1, routed)           0.536     0.177    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[19]
    SLICE_X9Y35          LUT4 (Prop_lut4_I3_O)        0.045     0.222 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     0.222    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X9Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.831    -0.923    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.712    -0.211    
                         clock uncertainty            0.211     0.000    
    SLICE_X9Y35          FDRE (Hold_fdre_C_D)         0.092     0.092    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.723%)  route 0.566ns (75.277%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[23]/Q
                         net (fo=1, routed)           0.566     0.208    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[23]
    SLICE_X8Y35          LUT4 (Prop_lut4_I3_O)        0.045     0.253 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     0.253    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[23]
    SLICE_X8Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.831    -0.923    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.712    -0.211    
                         clock uncertainty            0.211     0.000    
    SLICE_X8Y35          FDRE (Hold_fdre_C_D)         0.121     0.121    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.735%)  route 0.537ns (74.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.585    -0.503    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y30          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[3]/Q
                         net (fo=1, routed)           0.537     0.174    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[3]
    SLICE_X9Y31          LUT4 (Prop_lut4_I3_O)        0.045     0.219 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     0.219    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X9Y31          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.827    -0.927    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y31          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.712    -0.215    
                         clock uncertainty            0.211    -0.004    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.091     0.087    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.186ns (25.519%)  route 0.543ns (74.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[27]/Q
                         net (fo=1, routed)           0.543     0.185    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[27]
    SLICE_X11Y37         LUT4 (Prop_lut4_I3_O)        0.045     0.230 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     0.230    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X11Y37         FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.832    -0.922    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y37         FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.211     0.001    
    SLICE_X11Y37         FDRE (Hold_fdre_C_D)         0.091     0.092    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.324%)  route 0.548ns (74.676%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[25]/Q
                         net (fo=1, routed)           0.548     0.190    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[25]
    SLICE_X9Y37          LUT4 (Prop_lut4_I3_O)        0.045     0.235 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     0.235    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X9Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.832    -0.922    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.211     0.001    
    SLICE_X9Y37          FDRE (Hold_fdre_C_D)         0.092     0.093    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.186ns (25.226%)  route 0.551ns (74.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[22]/Q
                         net (fo=1, routed)           0.551     0.193    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[22]
    SLICE_X9Y35          LUT4 (Prop_lut4_I3_O)        0.045     0.238 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     0.238    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[22]
    SLICE_X9Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.831    -0.923    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism              0.712    -0.211    
                         clock uncertainty            0.211     0.000    
    SLICE_X9Y35          FDRE (Hold_fdre_C_D)         0.092     0.092    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.146    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  To Clock:  clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@7.500ns)
  Data Path Delay:        1.749ns  (logic 0.484ns (27.673%)  route 1.265ns (72.327%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 8.380 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.142ns = ( 6.358 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.427     6.358    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y30          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.379     6.737 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[2]/Q
                         net (fo=1, routed)           1.265     8.003    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[2]
    SLICE_X8Y32          LUT4 (Prop_lut4_I3_O)        0.105     8.108 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     8.108    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X8Y32          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.255     8.380    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y32          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.234     8.614    
                         clock uncertainty           -0.200     8.415    
    SLICE_X8Y32          FDRE (Setup_fdre_C_D)        0.076     8.491    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          8.491    
                         arrival time                          -8.108    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@7.500ns)
  Data Path Delay:        1.684ns  (logic 0.484ns (28.737%)  route 1.200ns (71.263%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.618ns = ( 8.382 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.138ns = ( 6.362 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.431     6.362    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y34          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.379     6.741 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[17]/Q
                         net (fo=1, routed)           1.200     7.942    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[17]
    SLICE_X9Y35          LUT4 (Prop_lut4_I3_O)        0.105     8.047 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     8.047    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[17]
    SLICE_X9Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.257     8.382    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.234     8.616    
                         clock uncertainty           -0.200     8.417    
    SLICE_X9Y35          FDRE (Setup_fdre_C_D)        0.030     8.447    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                          8.447    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@7.500ns)
  Data Path Delay:        1.708ns  (logic 0.484ns (28.334%)  route 1.224ns (71.666%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 8.380 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.140ns = ( 6.360 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.429     6.360    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y32          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.379     6.739 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[10]/Q
                         net (fo=1, routed)           1.224     7.964    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[10]
    SLICE_X10Y32         LUT4 (Prop_lut4_I3_O)        0.105     8.069 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     8.069    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X10Y32         FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.255     8.380    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y32         FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.234     8.614    
                         clock uncertainty           -0.200     8.415    
    SLICE_X10Y32         FDRE (Setup_fdre_C_D)        0.072     8.487    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                          8.487    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@7.500ns)
  Data Path Delay:        1.663ns  (logic 0.484ns (29.112%)  route 1.179ns (70.888%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.616ns = ( 8.384 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.134ns = ( 6.366 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.435     6.366    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.379     6.745 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]/Q
                         net (fo=1, routed)           1.179     7.924    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[31]
    SLICE_X9Y37          LUT4 (Prop_lut4_I3_O)        0.105     8.029 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[31]_i_2/O
                         net (fo=1, routed)           0.000     8.029    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X9Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.259     8.384    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism              0.234     8.618    
                         clock uncertainty           -0.200     8.419    
    SLICE_X9Y37          FDRE (Setup_fdre_C_D)        0.033     8.452    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                          8.452    
                         arrival time                          -8.029    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@7.500ns)
  Data Path Delay:        1.695ns  (logic 0.484ns (28.556%)  route 1.211ns (71.444%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.619ns = ( 8.381 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.140ns = ( 6.360 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.429     6.360    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y32          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.379     6.739 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[12]/Q
                         net (fo=1, routed)           1.211     7.950    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[12]
    SLICE_X8Y33          LUT4 (Prop_lut4_I3_O)        0.105     8.055 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     8.055    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X8Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.256     8.381    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.234     8.615    
                         clock uncertainty           -0.200     8.416    
    SLICE_X8Y33          FDRE (Setup_fdre_C_D)        0.072     8.488    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                          8.488    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@7.500ns)
  Data Path Delay:        1.692ns  (logic 0.484ns (28.601%)  route 1.208ns (71.399%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.619ns = ( 8.381 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.139ns = ( 6.361 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.430     6.361    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.379     6.740 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[15]/Q
                         net (fo=1, routed)           1.208     7.949    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[15]
    SLICE_X10Y33         LUT4 (Prop_lut4_I3_O)        0.105     8.054 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     8.054    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X10Y33         FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.256     8.381    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y33         FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.234     8.615    
                         clock uncertainty           -0.200     8.416    
    SLICE_X10Y33         FDRE (Setup_fdre_C_D)        0.074     8.490    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                          8.490    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@7.500ns)
  Data Path Delay:        1.640ns  (logic 0.484ns (29.507%)  route 1.156ns (70.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.618ns = ( 8.382 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.138ns = ( 6.362 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.431     6.362    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y34          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.379     6.741 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[20]/Q
                         net (fo=1, routed)           1.156     7.898    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[20]
    SLICE_X9Y35          LUT4 (Prop_lut4_I3_O)        0.105     8.003 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     8.003    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[20]
    SLICE_X9Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.257     8.382    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.234     8.616    
                         clock uncertainty           -0.200     8.417    
    SLICE_X9Y35          FDRE (Setup_fdre_C_D)        0.032     8.449    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                          8.449    
                         arrival time                          -8.003    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@7.500ns)
  Data Path Delay:        1.681ns  (logic 0.484ns (28.799%)  route 1.197ns (71.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.619ns = ( 8.381 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.140ns = ( 6.360 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.429     6.360    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y32          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.379     6.739 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[11]/Q
                         net (fo=1, routed)           1.197     7.936    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[11]
    SLICE_X10Y33         LUT4 (Prop_lut4_I3_O)        0.105     8.041 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     8.041    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X10Y33         FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.256     8.381    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y33         FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.234     8.615    
                         clock uncertainty           -0.200     8.416    
    SLICE_X10Y33         FDRE (Setup_fdre_C_D)        0.072     8.488    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                          8.488    
                         arrival time                          -8.041    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@7.500ns)
  Data Path Delay:        1.699ns  (logic 0.484ns (28.484%)  route 1.215ns (71.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.134ns = ( 6.366 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.435     6.366    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.379     6.745 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[29]/Q
                         net (fo=1, routed)           1.215     7.961    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[29]
    SLICE_X5Y37          LUT4 (Prop_lut4_I3_O)        0.105     8.066 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     8.066    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X5Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.326     8.451    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism              0.234     8.685    
                         clock uncertainty           -0.200     8.486    
    SLICE_X5Y37          FDRE (Setup_fdre_C_D)        0.030     8.516    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                          -8.066    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@7.500ns)
  Data Path Delay:        1.673ns  (logic 0.484ns (28.938%)  route 1.189ns (71.062%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.618ns = ( 8.382 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.135ns = ( 6.365 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      7.500     7.500 r  
    R2                                                0.000     7.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     8.286 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     9.351    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921     3.430 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     4.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.932 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.434     6.365    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.379     6.744 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]/Q
                         net (fo=1, routed)           1.189     7.933    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[28]
    SLICE_X8Y35          LUT4 (Prop_lut4_I3_O)        0.105     8.038 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     8.038    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X8Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750    10.750 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.753    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.057     5.696 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     7.049    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.126 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        1.257     8.382    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism              0.234     8.616    
                         clock uncertainty           -0.200     8.417    
    SLICE_X8Y35          FDRE (Setup_fdre_C_D)        0.074     8.491    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                          8.491    
                         arrival time                          -8.038    
  -------------------------------------------------------------------
                         slack                                  0.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.878%)  route 0.533ns (74.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]/Q
                         net (fo=1, routed)           0.533     0.174    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[26]
    SLICE_X9Y37          LUT4 (Prop_lut4_I3_O)        0.045     0.219 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     0.219    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X9Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.832    -0.922    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.200    -0.010    
    SLICE_X9Y37          FDRE (Hold_fdre_C_D)         0.092     0.082    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.186ns (24.823%)  route 0.563ns (75.177%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.586    -0.502    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y31          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[8]/Q
                         net (fo=1, routed)           0.563     0.202    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[8]
    SLICE_X8Y33          LUT4 (Prop_lut4_I3_O)        0.045     0.247 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     0.247    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X8Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.829    -0.925    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.200    -0.013    
    SLICE_X8Y33          FDRE (Hold_fdre_C_D)         0.121     0.108    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.886%)  route 0.561ns (75.114%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.588    -0.500    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[13]/Q
                         net (fo=1, routed)           0.561     0.202    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[13]
    SLICE_X8Y33          LUT4 (Prop_lut4_I3_O)        0.045     0.247 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     0.247    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X8Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.829    -0.925    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.712    -0.213    
                         clock uncertainty            0.200    -0.013    
    SLICE_X8Y33          FDRE (Hold_fdre_C_D)         0.121     0.108    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.186ns (24.848%)  route 0.563ns (75.152%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]/Q
                         net (fo=1, routed)           0.563     0.204    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[28]
    SLICE_X8Y35          LUT4 (Prop_lut4_I3_O)        0.045     0.249 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     0.249    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X8Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.831    -0.923    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism              0.712    -0.211    
                         clock uncertainty            0.200    -0.011    
    SLICE_X8Y35          FDRE (Hold_fdre_C_D)         0.121     0.110    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.186ns (25.771%)  route 0.536ns (74.229%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y34          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[19]/Q
                         net (fo=1, routed)           0.536     0.177    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[19]
    SLICE_X9Y35          LUT4 (Prop_lut4_I3_O)        0.045     0.222 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     0.222    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X9Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.831    -0.923    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.712    -0.211    
                         clock uncertainty            0.200    -0.011    
    SLICE_X9Y35          FDRE (Hold_fdre_C_D)         0.092     0.081    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.186ns (24.723%)  route 0.566ns (75.277%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[23]/Q
                         net (fo=1, routed)           0.566     0.208    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[23]
    SLICE_X8Y35          LUT4 (Prop_lut4_I3_O)        0.045     0.253 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     0.253    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[23]
    SLICE_X8Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.831    -0.923    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.712    -0.211    
                         clock uncertainty            0.200    -0.011    
    SLICE_X8Y35          FDRE (Hold_fdre_C_D)         0.121     0.110    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.735%)  route 0.537ns (74.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.927ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.585    -0.503    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y30          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[3]/Q
                         net (fo=1, routed)           0.537     0.174    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[3]
    SLICE_X9Y31          LUT4 (Prop_lut4_I3_O)        0.045     0.219 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     0.219    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X9Y31          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.827    -0.927    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y31          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.712    -0.215    
                         clock uncertainty            0.200    -0.015    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.091     0.076    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.186ns (25.519%)  route 0.543ns (74.481%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[27]/Q
                         net (fo=1, routed)           0.543     0.185    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[27]
    SLICE_X11Y37         LUT4 (Prop_lut4_I3_O)        0.045     0.230 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     0.230    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X11Y37         FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.832    -0.922    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y37         FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.200    -0.010    
    SLICE_X11Y37         FDRE (Hold_fdre_C_D)         0.091     0.081    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.324%)  route 0.548ns (74.676%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[25]/Q
                         net (fo=1, routed)           0.548     0.190    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[25]
    SLICE_X9Y37          LUT4 (Prop_lut4_I3_O)        0.045     0.235 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     0.235    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X9Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.832    -0.922    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism              0.712    -0.210    
                         clock uncertainty            0.200    -0.010    
    SLICE_X9Y37          FDRE (Hold_fdre_C_D)         0.092     0.082    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.186ns (25.226%)  route 0.551ns (74.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.712ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[22]/Q
                         net (fo=1, routed)           0.551     0.193    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/pulseCnt[22]
    SLICE_X9Y35          LUT4 (Prop_lut4_I3_O)        0.045     0.238 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     0.238    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/reg_data_out[22]
    SLICE_X9Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1705, routed)        0.831    -0.923    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism              0.712    -0.211    
                         clock uncertainty            0.200    -0.011    
    SLICE_X9Y35          FDRE (Hold_fdre_C_D)         0.092     0.081    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.157    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_BlockDesignArtyS7_clk_wiz_1_0
  To Clock:  clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 1.925ns (80.188%)  route 0.476ns (19.812%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 0.951 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.142ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.427    -1.142    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y30          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.398    -0.744 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/Q
                         net (fo=2, routed)           0.476    -0.268    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.674     0.406 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.406    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.504 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.504    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.602 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.602    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.700 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.700    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.798 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.798    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.896 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.896    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.994 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.994    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.259 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.000     1.259    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[30]
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.326     0.951    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[30]/C
                         clock pessimism              0.388     1.339    
                         clock uncertainty           -0.091     1.249    
    SLICE_X7Y37          FDRE (Setup_fdre_C_D)        0.059     1.308    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[30]
  -------------------------------------------------------------------
                         required time                          1.308    
                         arrival time                          -1.259    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 1.860ns (79.637%)  route 0.476ns (20.363%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 0.951 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.142ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.427    -1.142    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y30          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.398    -0.744 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/Q
                         net (fo=2, routed)           0.476    -0.268    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.674     0.406 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.406    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.504 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.504    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.602 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.602    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.700 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.700    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.798 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.798    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.896 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.896    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.994 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.994    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.194 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.194    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[31]
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.326     0.951    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]/C
                         clock pessimism              0.388     1.339    
                         clock uncertainty           -0.091     1.249    
    SLICE_X7Y37          FDRE (Setup_fdre_C_D)        0.059     1.308    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]
  -------------------------------------------------------------------
                         required time                          1.308    
                         arrival time                          -1.194    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 1.823ns (77.104%)  route 0.541ns (22.896%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 0.951 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.426    -1.143    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y29          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.433    -0.710 f  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/Q
                         net (fo=37, routed)          0.541    -0.168    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg_0
    SLICE_X6Y30          LUT3 (Prop_lut3_I2_O)        0.105    -0.063 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig[0]_i_7/O
                         net (fo=1, routed)           0.000    -0.063    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig[0]_i_7_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.360 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.360    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]_i_2_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.460 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.460    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[4]_i_1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.560 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.560    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[8]_i_1_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.660 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.660    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[12]_i_1_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.760 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.760    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[16]_i_1_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.860 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.860    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[20]_i_1_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.960 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.960    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[24]_i_1_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     1.222 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.222    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[28]_i_1_n_4
    SLICE_X6Y37          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.326     0.951    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y37          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[31]/C
                         clock pessimism              0.388     1.339    
                         clock uncertainty           -0.091     1.249    
    SLICE_X6Y37          FDCE (Setup_fdce_C_D)        0.101     1.350    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[31]
  -------------------------------------------------------------------
                         required time                          1.350    
                         arrival time                          -1.222    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 1.841ns (79.470%)  route 0.476ns (20.530%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 0.951 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.142ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.427    -1.142    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y30          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.398    -0.744 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/Q
                         net (fo=2, routed)           0.476    -0.268    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.674     0.406 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.406    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.504 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.504    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.602 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.602    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.700 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.700    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.798 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.798    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.896 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.896    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.994 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.994    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5_n_0
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.175 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.175    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[29]
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.326     0.951    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[29]/C
                         clock pessimism              0.388     1.339    
                         clock uncertainty           -0.091     1.249    
    SLICE_X7Y37          FDRE (Setup_fdre_C_D)        0.059     1.308    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[29]
  -------------------------------------------------------------------
                         required time                          1.308    
                         arrival time                          -1.175    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 1.818ns (77.056%)  route 0.541ns (22.944%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 0.951 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.426    -1.143    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y29          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.433    -0.710 f  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/Q
                         net (fo=37, routed)          0.541    -0.168    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg_0
    SLICE_X6Y30          LUT3 (Prop_lut3_I2_O)        0.105    -0.063 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig[0]_i_7/O
                         net (fo=1, routed)           0.000    -0.063    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig[0]_i_7_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.360 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.360    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]_i_2_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.460 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.460    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[4]_i_1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.560 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.560    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[8]_i_1_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.660 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.660    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[12]_i_1_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.760 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.760    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[16]_i_1_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.860 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.860    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[20]_i_1_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.960 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.960    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[24]_i_1_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.217 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.217    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[28]_i_1_n_6
    SLICE_X6Y37          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.326     0.951    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y37          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[29]/C
                         clock pessimism              0.388     1.339    
                         clock uncertainty           -0.091     1.249    
    SLICE_X6Y37          FDCE (Setup_fdce_C_D)        0.101     1.350    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[29]
  -------------------------------------------------------------------
                         required time                          1.350    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 1.827ns (79.345%)  route 0.476ns (20.655%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 0.950 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.142ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.427    -1.142    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y30          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.398    -0.744 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/Q
                         net (fo=2, routed)           0.476    -0.268    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.674     0.406 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.406    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.504 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.504    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.602 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.602    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.700 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.700    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.798 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.798    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.896 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.896    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.161 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5/O[1]
                         net (fo=1, routed)           0.000     1.161    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[26]
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.325     0.950    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]/C
                         clock pessimism              0.388     1.338    
                         clock uncertainty           -0.091     1.248    
    SLICE_X7Y36          FDRE (Setup_fdre_C_D)        0.059     1.307    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]
  -------------------------------------------------------------------
                         required time                          1.307    
                         arrival time                          -1.161    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 1.822ns (79.300%)  route 0.476ns (20.700%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 0.950 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.142ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.427    -1.142    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y30          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.398    -0.744 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/Q
                         net (fo=2, routed)           0.476    -0.268    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.674     0.406 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.406    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.504 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.504    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.602 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.602    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.700 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.700    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.798 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.798    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.896 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.896    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.156 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.156    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[28]
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.325     0.950    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]/C
                         clock pessimism              0.388     1.338    
                         clock uncertainty           -0.091     1.248    
    SLICE_X7Y36          FDRE (Setup_fdre_C_D)        0.059     1.307    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[28]
  -------------------------------------------------------------------
                         required time                          1.307    
                         arrival time                          -1.156    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 1.760ns (76.478%)  route 0.541ns (23.522%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 0.951 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.426    -1.143    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y29          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.433    -0.710 f  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/Q
                         net (fo=37, routed)          0.541    -0.168    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg_0
    SLICE_X6Y30          LUT3 (Prop_lut3_I2_O)        0.105    -0.063 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig[0]_i_7/O
                         net (fo=1, routed)           0.000    -0.063    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig[0]_i_7_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.360 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.360    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]_i_2_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.460 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.460    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[4]_i_1_n_0
    SLICE_X6Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.560 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.560    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[8]_i_1_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.660 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.660    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[12]_i_1_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.760 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.760    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[16]_i_1_n_0
    SLICE_X6Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.860 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.860    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[20]_i_1_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.960 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.960    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[24]_i_1_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.159 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.159    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[28]_i_1_n_5
    SLICE_X6Y37          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.326     0.951    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y37          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[30]/C
                         clock pessimism              0.388     1.339    
                         clock uncertainty           -0.091     1.249    
    SLICE_X6Y37          FDCE (Setup_fdce_C_D)        0.101     1.350    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[30]
  -------------------------------------------------------------------
                         required time                          1.350    
                         arrival time                          -1.159    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 1.218ns (60.413%)  route 0.798ns (39.587%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 0.946 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.143ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.426    -1.143    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y29          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.433    -0.710 f  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/Q
                         net (fo=37, routed)          0.541    -0.168    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg_0
    SLICE_X6Y30          LUT3 (Prop_lut3_I2_O)        0.105    -0.063 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig[0]_i_7/O
                         net (fo=1, routed)           0.000    -0.063    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig[0]_i_7_n_0
    SLICE_X6Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     0.360 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.360    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]_i_2_n_0
    SLICE_X6Y31          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     0.617 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.257     0.874    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[4]_i_1_n_6
    SLICE_X4Y31          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.321     0.946    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X4Y31          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[5]/C
                         clock pessimism              0.388     1.334    
                         clock uncertainty           -0.091     1.244    
    SLICE_X4Y31          FDCE (Setup_fdce_C_D)       -0.167     1.077    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[5]
  -------------------------------------------------------------------
                         required time                          1.077    
                         arrival time                          -0.874    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@2.500ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 1.762ns (78.745%)  route 0.476ns (21.255%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 0.950 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.142ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.786     0.786 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     1.851    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.921    -4.070 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -2.649    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.568 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.427    -1.142    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y30          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.398    -0.744 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]/Q
                         net (fo=2, routed)           0.476    -0.268    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[1]
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.674     0.406 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     0.406    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.504 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.504    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.602 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.602    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.700 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.700    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2_n_0
    SLICE_X7Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.798 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.798    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3_n_0
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.896 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.896    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4_n_0
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.096 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.096    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[27]
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      2.500     2.500 r  
    R2                                                0.000     2.500 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     2.500    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.750     3.250 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     4.253    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.057    -1.804 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.451    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -0.374 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          1.325     0.950    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[27]/C
                         clock pessimism              0.388     1.338    
                         clock uncertainty           -0.091     1.248    
    SLICE_X7Y36          FDRE (Setup_fdre_C_D)        0.059     1.307    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[27]
  -------------------------------------------------------------------
                         required time                          1.307    
                         arrival time                          -1.096    
  -------------------------------------------------------------------
                         slack                                  0.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.274ns (82.062%)  route 0.060ns (17.938%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.590    -0.498    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y37          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.164    -0.334 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[30]/Q
                         net (fo=2, routed)           0.060    -0.274    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[30]
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.164 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.000    -0.164    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[30]
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.860    -0.894    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[30]/C
                         clock pessimism              0.409    -0.485    
                         clock uncertainty            0.091    -0.395    
    SLICE_X7Y37          FDRE (Hold_fdre_C_D)         0.105    -0.290    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[30]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.274ns (82.062%)  route 0.060ns (17.938%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.588    -0.500    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y33          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDCE (Prop_fdce_C_Q)         0.164    -0.336 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[14]/Q
                         net (fo=2, routed)           0.060    -0.276    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[14]
    SLICE_X7Y33          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.166 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__2/O[1]
                         net (fo=1, routed)           0.000    -0.166    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[14]
    SLICE_X7Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.857    -0.897    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y33          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[14]/C
                         clock pessimism              0.410    -0.487    
                         clock uncertainty            0.091    -0.397    
    SLICE_X7Y33          FDRE (Hold_fdre_C_D)         0.105    -0.292    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.274ns (82.062%)  route 0.060ns (17.938%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y34          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDCE (Prop_fdce_C_Q)         0.164    -0.335 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[18]/Q
                         net (fo=2, routed)           0.060    -0.275    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[18]
    SLICE_X7Y34          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.165 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__3/O[1]
                         net (fo=1, routed)           0.000    -0.165    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[18]
    SLICE_X7Y34          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.858    -0.896    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y34          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[18]/C
                         clock pessimism              0.410    -0.486    
                         clock uncertainty            0.091    -0.396    
    SLICE_X7Y34          FDRE (Hold_fdre_C_D)         0.105    -0.291    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.274ns (82.062%)  route 0.060ns (17.938%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y35          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDCE (Prop_fdce_C_Q)         0.164    -0.335 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[22]/Q
                         net (fo=2, routed)           0.060    -0.275    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[22]
    SLICE_X7Y35          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.165 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__4/O[1]
                         net (fo=1, routed)           0.000    -0.165    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[22]
    SLICE_X7Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.859    -0.895    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y35          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[22]/C
                         clock pessimism              0.409    -0.486    
                         clock uncertainty            0.091    -0.396    
    SLICE_X7Y35          FDRE (Hold_fdre_C_D)         0.105    -0.291    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[22]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.274ns (82.062%)  route 0.060ns (17.938%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.589    -0.499    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y36          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDCE (Prop_fdce_C_Q)         0.164    -0.335 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[26]/Q
                         net (fo=2, routed)           0.060    -0.275    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[26]
    SLICE_X7Y36          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.165 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__5/O[1]
                         net (fo=1, routed)           0.000    -0.165    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[26]
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.859    -0.895    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y36          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]/C
                         clock pessimism              0.409    -0.486    
                         clock uncertainty            0.091    -0.396    
    SLICE_X7Y36          FDRE (Hold_fdre_C_D)         0.105    -0.291    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[26]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.274ns (82.062%)  route 0.060ns (17.938%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.587    -0.501    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y32          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          FDCE (Prop_fdce_C_Q)         0.164    -0.337 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[10]/Q
                         net (fo=2, routed)           0.060    -0.277    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[10]
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.167 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.000    -0.167    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[10]
    SLICE_X7Y32          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.856    -0.898    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y32          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[10]/C
                         clock pessimism              0.410    -0.488    
                         clock uncertainty            0.091    -0.398    
    SLICE_X7Y32          FDRE (Hold_fdre_C_D)         0.105    -0.293    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.433%)  route 0.131ns (38.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.585    -0.503    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y30          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.164    -0.339 f  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]/Q
                         net (fo=4, routed)           0.131    -0.208    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[0]
    SLICE_X7Y29          LUT1 (Prop_lut1_I0_O)        0.045    -0.163 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[0]
    SLICE_X7Y29          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.853    -0.901    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y29          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[0]/C
                         clock pessimism              0.411    -0.490    
                         clock uncertainty            0.091    -0.400    
    SLICE_X7Y29          FDRE (Hold_fdre_C_D)         0.091    -0.309    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.382%)  route 0.155ns (48.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.584    -0.504    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y29          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDCE (Prop_fdce_C_Q)         0.164    -0.340 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg/Q
                         net (fo=37, routed)          0.155    -0.185    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly0_reg_0
    SLICE_X6Y29          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.853    -0.901    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y29          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly1_reg/C
                         clock pessimism              0.397    -0.504    
                         clock uncertainty            0.091    -0.414    
    SLICE_X6Y29          FDCE (Hold_fdce_C_D)         0.052    -0.362    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/Pulse_Dly1_reg
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.275ns (70.692%)  route 0.114ns (29.308%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.590    -0.498    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y37          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.164    -0.334 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[31]/Q
                         net (fo=2, routed)           0.114    -0.220    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[31]
    SLICE_X7Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.109 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.000    -0.109    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[31]
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.860    -0.894    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y37          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]/C
                         clock pessimism              0.409    -0.485    
                         clock uncertainty            0.091    -0.395    
    SLICE_X7Y37          FDRE (Hold_fdre_C_D)         0.105    -0.290    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[31]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.275ns (70.692%)  route 0.114ns (29.308%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.586    -0.502    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X6Y31          FDCE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDCE (Prop_fdce_C_Q)         0.164    -0.338 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[7]/Q
                         net (fo=2, routed)           0.114    -0.224    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCntSig_reg[7]
    SLICE_X7Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.113 r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.000    -0.113    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/plusOp[7]
    SLICE_X7Y31          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out2_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=66, routed)          0.855    -0.899    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/clk600MHz
    SLICE_X7Y31          FDRE                                         r  BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[7]/C
                         clock pessimism              0.410    -0.489    
                         clock uncertainty            0.091    -0.399    
    SLICE_X7Y31          FDRE (Hold_fdre_C_D)         0.105    -0.294    BlockDesignArtyS7_i/PulseIP_0/U0/PulseIP_v1_0_S00_AXI_inst/PulseDetect_0/pulseCnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.180    





