#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002bf943f64b0 .scope module, "SPI_TB" "SPI_TB" 2 4;
 .timescale -9 -10;
v000002bf944b5220_0 .var "LSBFE", 0 0;
L_000002bf944c00d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_000002bf9445a2f8 .resolv tri, L_000002bf944b5040, L_000002bf944c00d0;
v000002bf944b4280_0 .net8 "MISO", 0 0, RS_000002bf9445a2f8;  2 drivers
v000002bf944b5ae0_0 .net "MOSI", 0 0, L_000002bf944b55e0;  1 drivers
v000002bf944b5720_0 .net "SCK", 0 0, L_000002bf944b4dc0;  1 drivers
v000002bf944b5e00_0 .net "SCK_in", 0 0, L_000002bf944b5680;  1 drivers
v000002bf944b4460_0 .var "SPCR_in", 7 0;
v000002bf944b5b80_0 .var "SPDR_From_user", 7 0;
v000002bf944b5ea0_0 .var "SPIBR_in", 7 0;
v000002bf944b4780_0 .net "SPIF", 0 0, v000002bf944b2630_0;  1 drivers
v000002bf944b4d20_0 .net "SS", 0 0, L_000002bf944b4e60;  1 drivers
v000002bf944b4820_0 .var "SS_master", 0 0;
v000002bf944b5180_0 .net "SS_slave", 0 0, L_000002bf944b4960;  1 drivers
v000002bf944b4aa0_0 .var "clk", 0 0;
v000002bf944b5540_0 .var "rst", 0 0;
S_000002bf94425eb0 .scope module, "DUT" "SPI_TOP" 2 12, 3 11 0, S_000002bf943f64b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INOUT 1 "SS";
    .port_info 2 /INOUT 1 "MOSI";
    .port_info 3 /INOUT 1 "MISO";
    .port_info 4 /INOUT 1 "SCK";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "SS_master";
    .port_info 7 /OUTPUT 1 "SS_slave";
    .port_info 8 /OUTPUT 1 "SCK_in";
    .port_info 9 /INPUT 8 "SPCR_in";
    .port_info 10 /INPUT 1 "LSBFE";
    .port_info 11 /OUTPUT 1 "SPIF";
    .port_info 12 /INPUT 8 "SPIBR_in";
    .port_info 13 /INPUT 8 "SPDR_From_user";
P_000002bf94441e80 .param/l "PrescalarWidth" 0 3 12, +C4<00000000000000000000000000000011>;
v000002bf944b21d0_0 .net "BRG_clr", 0 0, L_000002bf94508850;  1 drivers
v000002bf944b30d0_0 .net "BaudRate", 0 0, L_000002bf944b4b40;  1 drivers
v000002bf944b3170_0 .net "CPHA", 0 0, v000002bf94449000_0;  1 drivers
v000002bf944b3670_0 .net "CPOL", 0 0, v000002bf94449140_0;  1 drivers
v000002bf944b33f0_0 .net "Data_in", 0 0, L_000002bf944b4c80;  1 drivers
v000002bf944b3850_0 .net "Data_out", 0 0, v000002bf944b3710_0;  1 drivers
RS_000002bf9445a9b8 .resolv tri, v000002bf944491e0_0, v000002bf944b5220_0;
v000002bf944b35d0_0 .net8 "LSBFE", 0 0, RS_000002bf9445a9b8;  2 drivers
v000002bf944b2270_0 .net8 "MISO", 0 0, RS_000002bf9445a2f8;  alias, 2 drivers
v000002bf944b23b0_0 .net "MOSI", 0 0, L_000002bf944b55e0;  alias, 1 drivers
v000002bf944b38f0_0 .net "MSTR", 0 0, v000002bf94449460_0;  1 drivers
v000002bf944b2450_0 .net "M_BaudRate", 0 0, L_000002bf945080e0;  1 drivers
v000002bf944b3a30_0 .net "Reg_write_en", 0 0, v000002bf94455590_0;  1 drivers
v000002bf944b3ad0_0 .net "SCK", 0 0, L_000002bf944b4dc0;  alias, 1 drivers
v000002bf944b3b70_0 .net "SCK_in", 0 0, L_000002bf944b5680;  alias, 1 drivers
v000002bf944b3c10_0 .net "SCK_out", 0 0, v000002bf94449820_0;  1 drivers
v000002bf944b3cb0_0 .net "SPCR_in", 7 0, v000002bf944b4460_0;  1 drivers
v000002bf944b4be0_0 .net "SPDR_From_user", 7 0, v000002bf944b5b80_0;  1 drivers
v000002bf944b5360_0 .net "SPDR_in", 7 0, L_000002bf94508150;  1 drivers
v000002bf944b5c20_0 .net "SPDR_out", 7 0, v000002bf944b2950_0;  1 drivers
v000002bf944b41e0_0 .net "SPDR_rd_en", 0 0, v000002bf944563f0_0;  1 drivers
v000002bf944b5400_0 .net "SPDR_wr_en", 0 0, v000002bf94454f50_0;  1 drivers
v000002bf944b59a0_0 .net "SPE", 0 0, v000002bf944495a0_0;  1 drivers
v000002bf944b4500_0 .net "SPIBR_in", 7 0, v000002bf944b5ea0_0;  1 drivers
v000002bf944b5f40_0 .net "SPIF", 0 0, v000002bf944b2630_0;  alias, 1 drivers
v000002bf944b54a0_0 .net "SPISR_in", 0 0, v000002bf94456490_0;  1 drivers
v000002bf944b5a40_0 .net "SPR", 2 0, L_000002bf944b40a0;  1 drivers
v000002bf944b45a0_0 .net "SS", 0 0, L_000002bf944b4e60;  alias, 1 drivers
v000002bf944b4f00_0 .net "SS_master", 0 0, v000002bf944b4820_0;  1 drivers
v000002bf944b4a00_0 .net "SS_slave", 0 0, L_000002bf944b4960;  alias, 1 drivers
v000002bf944b4640_0 .net "Sample_clk", 0 0, v000002bf94449320_0;  1 drivers
v000002bf944b4140_0 .net "Shift_clk", 0 0, v000002bf94448a60_0;  1 drivers
v000002bf944b50e0_0 .net "clk", 0 0, v000002bf944b4aa0_0;  1 drivers
v000002bf944b46e0_0 .net "idle", 0 0, v000002bf944551d0_0;  1 drivers
v000002bf944b5cc0_0 .net "rst", 0 0, v000002bf944b5540_0;  1 drivers
v000002bf944b5d60_0 .net "shifter_en", 0 0, v000002bf94455e50_0;  1 drivers
S_000002bf94426040 .scope module, "u_BRG" "BRG" 3 58, 4 3 0, S_000002bf94425eb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 3 "SPR";
    .port_info 4 /OUTPUT 1 "BaudRate";
P_000002bf94441fc0 .param/l "PrescalarWidth" 0 4 4, +C4<00000000000000000000000000000011>;
v000002bf94455f90_0 .net "BaudRate", 0 0, L_000002bf944b4b40;  alias, 1 drivers
v000002bf944553b0_0 .net "SPR", 2 0, L_000002bf944b40a0;  alias, 1 drivers
L_000002bf944c0088 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000002bf944547d0_0 .net/2u *"_ivl_0", 7 0, L_000002bf944c0088;  1 drivers
v000002bf94454c30_0 .net "clk", 0 0, v000002bf944b4aa0_0;  alias, 1 drivers
v000002bf944562b0_0 .net "clr", 0 0, L_000002bf94508850;  alias, 1 drivers
v000002bf94455270_0 .var "counter", 7 0;
v000002bf94456030_0 .net "counterNext", 7 0, L_000002bf944b52c0;  1 drivers
v000002bf944560d0_0 .net "rst", 0 0, v000002bf944b5540_0;  alias, 1 drivers
E_000002bf94441400/0 .event negedge, v000002bf944560d0_0;
E_000002bf94441400/1 .event posedge, v000002bf94454c30_0;
E_000002bf94441400 .event/or E_000002bf94441400/0, E_000002bf94441400/1;
L_000002bf944b52c0 .arith/sum 8, v000002bf94455270_0, L_000002bf944c0088;
L_000002bf944b4b40 .part/v v000002bf94455270_0, L_000002bf944b40a0, 1;
S_000002bf9443dea0 .scope module, "u_Master_controller" "Master_controller" 3 82, 5 3 0, S_000002bf94425eb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "BaudRate";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "SS";
    .port_info 3 /INPUT 1 "SPE";
    .port_info 4 /INPUT 1 "MSTR";
    .port_info 5 /OUTPUT 1 "Reg_write_en";
    .port_info 6 /OUTPUT 1 "Shifter_en";
    .port_info 7 /OUTPUT 1 "idle";
    .port_info 8 /OUTPUT 1 "M_BaudRate";
    .port_info 9 /OUTPUT 1 "SPIF";
    .port_info 10 /OUTPUT 1 "BRG_clr";
    .port_info 11 /OUTPUT 1 "SPDR_wr_en";
    .port_info 12 /OUTPUT 1 "SPDR_rd_en";
P_000002bf9444b2c0 .param/l "Idle" 1 5 18, +C4<00000000000000000000000000000000>;
P_000002bf9444b2f8 .param/l "Run" 1 5 18, +C4<00000000000000000000000000000001>;
P_000002bf9444b330 .param/l "Update" 1 5 18, +C4<00000000000000000000000000000010>;
L_000002bf94436700 .functor NOT 1, v000002bf944551d0_0, C4<0>, C4<0>, C4<0>;
L_000002bf94436af0 .functor NOT 1, L_000002bf944b4b40, C4<0>, C4<0>, C4<0>;
L_000002bf945080e0 .functor AND 1, L_000002bf94436700, L_000002bf94436af0, C4<1>, C4<1>;
L_000002bf94508310 .functor NOT 1, v000002bf94449460_0, C4<0>, C4<0>, C4<0>;
L_000002bf945087e0 .functor OR 1, L_000002bf94508310, L_000002bf944b4e60, C4<0>, C4<0>;
L_000002bf94508fc0 .functor NOT 1, v000002bf944495a0_0, C4<0>, C4<0>, C4<0>;
L_000002bf94508850 .functor OR 1, L_000002bf945087e0, L_000002bf94508fc0, C4<0>, C4<0>;
v000002bf94455630_0 .net "BRG_clr", 0 0, L_000002bf94508850;  alias, 1 drivers
v000002bf94454a50_0 .net "BaudRate", 0 0, L_000002bf944b4b40;  alias, 1 drivers
v000002bf94455950_0 .net "MSTR", 0 0, v000002bf94449460_0;  alias, 1 drivers
v000002bf944558b0_0 .net "M_BaudRate", 0 0, L_000002bf945080e0;  alias, 1 drivers
v000002bf94455590_0 .var "Reg_write_en", 0 0;
v000002bf944563f0_0 .var "SPDR_rd_en", 0 0;
v000002bf94454f50_0 .var "SPDR_wr_en", 0 0;
v000002bf94455db0_0 .net "SPE", 0 0, v000002bf944495a0_0;  alias, 1 drivers
v000002bf94456490_0 .var "SPIF", 0 0;
v000002bf94454af0_0 .net "SS", 0 0, L_000002bf944b4e60;  alias, 1 drivers
v000002bf94455e50_0 .var "Shifter_en", 0 0;
v000002bf94454d70_0 .net *"_ivl_0", 0 0, L_000002bf94436700;  1 drivers
v000002bf94454cd0_0 .net *"_ivl_10", 0 0, L_000002bf94508fc0;  1 drivers
v000002bf94455130_0 .net *"_ivl_2", 0 0, L_000002bf94436af0;  1 drivers
v000002bf94454e10_0 .net *"_ivl_6", 0 0, L_000002bf94508310;  1 drivers
v000002bf94456170_0 .net *"_ivl_8", 0 0, L_000002bf945087e0;  1 drivers
v000002bf94456210_0 .var "counter", 2 0;
v000002bf94456530_0 .var "counter_enable", 0 0;
v000002bf94454eb0_0 .var "current_state", 1 0;
v000002bf944551d0_0 .var "idle", 0 0;
v000002bf94454ff0_0 .var "next_state", 1 0;
v000002bf944556d0_0 .net "rst", 0 0, v000002bf944b5540_0;  alias, 1 drivers
E_000002bf94441140 .event anyedge, v000002bf94454eb0_0;
E_000002bf94441540/0 .event anyedge, v000002bf94454eb0_0, v000002bf94454af0_0, v000002bf94455950_0, v000002bf94455db0_0;
E_000002bf94441540/1 .event anyedge, v000002bf94456210_0;
E_000002bf94441540 .event/or E_000002bf94441540/0, E_000002bf94441540/1;
E_000002bf944418c0/0 .event negedge, v000002bf944560d0_0;
E_000002bf944418c0/1 .event posedge, v000002bf94455f90_0;
E_000002bf944418c0 .event/or E_000002bf944418c0/0, E_000002bf944418c0/1;
S_000002bf9443e030 .scope module, "u_Port_control_logic" "Port_control_logic" 3 101, 6 2 0, S_000002bf94425eb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "MSTR";
    .port_info 1 /INPUT 1 "SCK_out";
    .port_info 2 /INPUT 1 "Data_out";
    .port_info 3 /INPUT 1 "SS_master";
    .port_info 4 /INOUT 1 "MOSI";
    .port_info 5 /INOUT 1 "MISO";
    .port_info 6 /INOUT 1 "SCK";
    .port_info 7 /INOUT 1 "SS";
    .port_info 8 /OUTPUT 1 "SS_slave";
    .port_info 9 /OUTPUT 1 "SCK_in";
    .port_info 10 /OUTPUT 1 "Data_in";
L_000002bf94508690 .functor NOT 1, v000002bf94449460_0, C4<0>, C4<0>, C4<0>;
v000002bf94455450_0 .net "Data_in", 0 0, L_000002bf944b4c80;  alias, 1 drivers
v000002bf94455090_0 .net "Data_out", 0 0, v000002bf944b3710_0;  alias, 1 drivers
v000002bf94455770_0 .net8 "MISO", 0 0, RS_000002bf9445a2f8;  alias, 2 drivers
v000002bf94455310_0 .net "MOSI", 0 0, L_000002bf944b55e0;  alias, 1 drivers
v000002bf94456350_0 .net "MSTR", 0 0, v000002bf94449460_0;  alias, 1 drivers
v000002bf944554f0_0 .net "SCK", 0 0, L_000002bf944b4dc0;  alias, 1 drivers
v000002bf94455810_0 .net "SCK_in", 0 0, L_000002bf944b5680;  alias, 1 drivers
v000002bf944559f0_0 .net "SCK_out", 0 0, v000002bf94449820_0;  alias, 1 drivers
v000002bf94455d10_0 .net "SS", 0 0, L_000002bf944b4e60;  alias, 1 drivers
v000002bf94455a90_0 .net "SS_master", 0 0, v000002bf944b4820_0;  alias, 1 drivers
v000002bf94455b30_0 .net "SS_slave", 0 0, L_000002bf944b4960;  alias, 1 drivers
o000002bf9445a448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000002bf94454870_0 name=_ivl_0
o000002bf9445a478 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000002bf94455bd0_0 name=_ivl_12
o000002bf9445a4a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000002bf94455c70_0 name=_ivl_16
o000002bf9445a4d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000002bf944565d0_0 name=_ivl_20
o000002bf9445a508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000002bf94455ef0_0 name=_ivl_24
v000002bf94454730_0 .net *"_ivl_6", 0 0, L_000002bf94508690;  1 drivers
o000002bf9445a568 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000002bf94454910_0 name=_ivl_8
L_000002bf944b55e0 .functor MUXZ 1, o000002bf9445a448, v000002bf944b3710_0, v000002bf94449460_0, C4<>;
L_000002bf944b4c80 .functor MUXZ 1, L_000002bf944b55e0, RS_000002bf9445a2f8, v000002bf94449460_0, C4<>;
L_000002bf944b5040 .functor MUXZ 1, o000002bf9445a568, v000002bf944b3710_0, L_000002bf94508690, C4<>;
L_000002bf944b4e60 .functor MUXZ 1, o000002bf9445a478, v000002bf944b4820_0, v000002bf94449460_0, C4<>;
L_000002bf944b4960 .functor MUXZ 1, L_000002bf944b4e60, o000002bf9445a4a8, v000002bf94449460_0, C4<>;
L_000002bf944b4dc0 .functor MUXZ 1, o000002bf9445a4d8, v000002bf94449820_0, v000002bf94449460_0, C4<>;
L_000002bf944b5680 .functor MUXZ 1, L_000002bf944b4dc0, o000002bf9445a508, v000002bf94449460_0, C4<>;
S_000002bf94422c80 .scope module, "u_SCK_control" "SCK_control" 3 117, 7 2 0, S_000002bf94425eb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "M_BaudRate";
    .port_info 1 /INPUT 1 "CPOL";
    .port_info 2 /INPUT 1 "CPHA";
    .port_info 3 /INPUT 1 "idle";
    .port_info 4 /OUTPUT 1 "SCK_out";
    .port_info 5 /OUTPUT 1 "Shift_clk";
    .port_info 6 /OUTPUT 1 "Sample_clk";
v000002bf944549b0_0 .net "CPHA", 0 0, v000002bf94449000_0;  alias, 1 drivers
v000002bf94448ec0_0 .net "CPOL", 0 0, v000002bf94449140_0;  alias, 1 drivers
v000002bf944498c0_0 .net "M_BaudRate", 0 0, L_000002bf945080e0;  alias, 1 drivers
v000002bf94449820_0 .var "SCK_out", 0 0;
v000002bf94449320_0 .var "Sample_clk", 0 0;
v000002bf94448a60_0 .var "Shift_clk", 0 0;
v000002bf94448f60_0 .net "idle", 0 0, v000002bf944551d0_0;  alias, 1 drivers
E_000002bf94441b80 .event anyedge, v000002bf944551d0_0, v000002bf944558b0_0, v000002bf94448ec0_0, v000002bf944549b0_0;
S_000002bf94422e10 .scope module, "u_SPCR" "SPCR" 3 129, 8 3 0, S_000002bf94425eb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "SPCR_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "SPE";
    .port_info 4 /OUTPUT 1 "MSTR";
    .port_info 5 /OUTPUT 1 "CPOL";
    .port_info 6 /OUTPUT 1 "CPHA";
    .port_info 7 /OUTPUT 1 "LSBFE";
v000002bf94449000_0 .var "CPHA", 0 0;
v000002bf94449140_0 .var "CPOL", 0 0;
v000002bf944491e0_0 .var "LSBFE", 0 0;
v000002bf94449460_0 .var "MSTR", 0 0;
v000002bf94449500_0 .net "SPCR_in", 7 0, v000002bf944b4460_0;  alias, 1 drivers
v000002bf944495a0_0 .var "SPE", 0 0;
v000002bf944b2b30_0 .net "clk", 0 0, v000002bf944b4aa0_0;  alias, 1 drivers
v000002bf944b2ef0_0 .net "rst", 0 0, v000002bf944b5540_0;  alias, 1 drivers
S_000002bf9441da90 .scope module, "u_SPDR" "SPDR" 3 156, 9 2 0, S_000002bf94425eb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "SPDR_in";
    .port_info 1 /INPUT 8 "SPDR_From_user";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "en";
    .port_info 5 /INPUT 1 "SPDR_rd_en";
    .port_info 6 /OUTPUT 8 "SPDR_out";
L_000002bf94508150 .functor BUFZ 8, v000002bf944b2bd0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002bf944b2bd0_0 .var "SPDR", 7 0;
v000002bf944b37b0_0 .net "SPDR_From_user", 7 0, v000002bf944b5b80_0;  alias, 1 drivers
v000002bf944b3210_0 .net "SPDR_in", 7 0, v000002bf944b2950_0;  alias, 1 drivers
v000002bf944b3d50_0 .net "SPDR_out", 7 0, L_000002bf94508150;  alias, 1 drivers
v000002bf944b3df0_0 .net "SPDR_rd_en", 0 0, v000002bf944563f0_0;  alias, 1 drivers
v000002bf944b3990_0 .net "clk", 0 0, v000002bf944b4aa0_0;  alias, 1 drivers
v000002bf944b3350_0 .net "en", 0 0, v000002bf94454f50_0;  alias, 1 drivers
v000002bf944b2f90_0 .net "rst", 0 0, v000002bf944b5540_0;  alias, 1 drivers
S_000002bf9441dc20 .scope module, "u_SPIBR" "SPIBR" 3 148, 10 1 0, S_000002bf94425eb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "SPIBR_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 3 "SPR";
v000002bf944b24f0_0 .net "SPIBR_in", 7 0, v000002bf944b5ea0_0;  alias, 1 drivers
v000002bf944b2810_0 .net "SPR", 2 0, L_000002bf944b40a0;  alias, 1 drivers
v000002bf944b3e90_0 .var "SPR0", 0 0;
v000002bf944b3490_0 .var "SPR1", 0 0;
v000002bf944b2310_0 .var "SPR2", 0 0;
v000002bf944b3530_0 .net "clk", 0 0, v000002bf944b4aa0_0;  alias, 1 drivers
v000002bf944b2590_0 .net "rst", 0 0, v000002bf944b5540_0;  alias, 1 drivers
L_000002bf944b40a0 .concat [ 1 1 1 0], v000002bf944b3e90_0, v000002bf944b3490_0, v000002bf944b2310_0;
S_000002bf94418ca0 .scope module, "u_SPISR" "SPISR" 3 140, 11 3 0, S_000002bf94425eb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "SPISR_in";
    .port_info 4 /OUTPUT 1 "SPIF";
v000002bf944b2630_0 .var "SPIF", 0 0;
v000002bf944b26d0_0 .net "SPISR_in", 0 0, v000002bf94456490_0;  alias, 1 drivers
v000002bf944b2770_0 .net "clk", 0 0, v000002bf944b4aa0_0;  alias, 1 drivers
v000002bf944b29f0_0 .net "en", 0 0, v000002bf94455590_0;  alias, 1 drivers
v000002bf944b28b0_0 .net "rst", 0 0, v000002bf944b5540_0;  alias, 1 drivers
S_000002bf94418e30 .scope module, "u_Shifter" "Shifter" 3 68, 12 3 0, S_000002bf94425eb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Sample_clk";
    .port_info 1 /INPUT 1 "Shift_clk";
    .port_info 2 /INPUT 1 "Data_in";
    .port_info 3 /INPUT 1 "shifter_en";
    .port_info 4 /INPUT 1 "SPDR_wr_en";
    .port_info 5 /INPUT 1 "SPDR_rd_en";
    .port_info 6 /INPUT 8 "SPDR_in";
    .port_info 7 /OUTPUT 8 "SPDR_out";
    .port_info 8 /OUTPUT 1 "Data_out";
P_000002bf94441940 .param/l "DWIDTH" 0 12 3, +C4<00000000000000000000000000001000>;
v000002bf944b3f30_0 .net "Data_in", 0 0, L_000002bf944b4c80;  alias, 1 drivers
v000002bf944b3710_0 .var "Data_out", 0 0;
v000002bf944b2090_0 .net "SPDR_in", 7 0, L_000002bf94508150;  alias, 1 drivers
v000002bf944b2950_0 .var "SPDR_out", 7 0;
v000002bf944b2a90_0 .net "SPDR_rd_en", 0 0, v000002bf944563f0_0;  alias, 1 drivers
v000002bf944b2c70_0 .net "SPDR_wr_en", 0 0, v000002bf94454f50_0;  alias, 1 drivers
v000002bf944b2d10_0 .net "Sample_clk", 0 0, v000002bf94449320_0;  alias, 1 drivers
v000002bf944b2db0_0 .net "Shift_clk", 0 0, v000002bf94448a60_0;  alias, 1 drivers
v000002bf944b2e50_0 .var "shifter_data", 7 0;
v000002bf944b3030_0 .var "shifter_data_reg", 7 0;
v000002bf944b2130_0 .net "shifter_en", 0 0, v000002bf94455e50_0;  alias, 1 drivers
E_000002bf944423c0/0 .event anyedge, v000002bf94454f50_0, v000002bf944b2e50_0, v000002bf944b3030_0, v000002bf944563f0_0;
E_000002bf944423c0/1 .event anyedge, v000002bf944b3d50_0;
E_000002bf944423c0 .event/or E_000002bf944423c0/0, E_000002bf944423c0/1;
E_000002bf944426c0 .event posedge, v000002bf94448a60_0;
E_000002bf944427c0 .event posedge, v000002bf94449320_0;
    .scope S_000002bf94426040;
T_0 ;
    %wait E_000002bf94441400;
    %load/vec4 v000002bf944560d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002bf94455270_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002bf944562b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002bf94455270_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002bf94456030_0;
    %store/vec4 v000002bf94455270_0, 0, 8;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002bf94418e30;
T_1 ;
    %wait E_000002bf944427c0;
    %load/vec4 v000002bf944b3030_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000002bf944b3f30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002bf944b3030_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000002bf94418e30;
T_2 ;
    %wait E_000002bf944426c0;
    %load/vec4 v000002bf944b2130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000002bf944b3030_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v000002bf944b3710_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002bf94418e30;
T_3 ;
    %wait E_000002bf944423c0;
    %load/vec4 v000002bf944b2c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000002bf944b2e50_0;
    %store/vec4 v000002bf944b2950_0, 0, 8;
    %load/vec4 v000002bf944b3030_0;
    %store/vec4 v000002bf944b2e50_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002bf944b2a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000002bf944b2090_0;
    %store/vec4 v000002bf944b3030_0, 0, 8;
    %load/vec4 v000002bf944b2090_0;
    %store/vec4 v000002bf944b2e50_0, 0, 8;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v000002bf944b2950_0, 0, 8;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000002bf944b3030_0;
    %store/vec4 v000002bf944b2e50_0, 0, 8;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v000002bf944b2950_0, 0, 8;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002bf9443dea0;
T_4 ;
    %wait E_000002bf944418c0;
    %load/vec4 v000002bf944556d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002bf94456210_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002bf94456530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000002bf94456210_0;
    %addi 1, 0, 3;
    %assign/vec4 v000002bf94456210_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002bf9443dea0;
T_5 ;
    %wait E_000002bf944418c0;
    %load/vec4 v000002bf944556d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002bf94454eb0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002bf94454ff0_0;
    %assign/vec4 v000002bf94454eb0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002bf9443dea0;
T_6 ;
    %wait E_000002bf94441540;
    %load/vec4 v000002bf94454eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v000002bf94454af0_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.7, 10;
    %load/vec4 v000002bf94455950_0;
    %and;
T_6.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.6, 9;
    %load/vec4 v000002bf94455db0_0;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002bf94454ff0_0, 0, 2;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002bf94454ff0_0, 0, 2;
T_6.5 ;
    %jmp T_6.3;
T_6.1 ;
    %load/vec4 v000002bf94456210_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002bf94454ff0_0, 0, 2;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002bf94454ff0_0, 0, 2;
T_6.9 ;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002bf94454ff0_0, 0, 2;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002bf9443dea0;
T_7 ;
    %wait E_000002bf94441140;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bf944551d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bf944563f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bf94454f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bf94455e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bf94456490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bf94455590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bf94456530_0, 0, 1;
    %load/vec4 v000002bf94454eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bf944551d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bf944563f0_0, 0, 1;
    %jmp T_7.3;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bf94455e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bf94456530_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bf944551d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bf94454f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bf94456490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bf94455590_0, 0, 1;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002bf94422c80;
T_8 ;
    %wait E_000002bf94441b80;
    %load/vec4 v000002bf94448f60_0;
    %nor/r;
    %load/vec4 v000002bf944498c0_0;
    %nor/r;
    %and;
    %store/vec4 v000002bf94448a60_0, 0, 1;
    %load/vec4 v000002bf944498c0_0;
    %store/vec4 v000002bf94449320_0, 0, 1;
    %load/vec4 v000002bf94448ec0_0;
    %load/vec4 v000002bf944549b0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v000002bf944498c0_0;
    %store/vec4 v000002bf94449820_0, 0, 1;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v000002bf94448f60_0;
    %nor/r;
    %load/vec4 v000002bf944498c0_0;
    %nor/r;
    %and;
    %store/vec4 v000002bf94449820_0, 0, 1;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v000002bf944498c0_0;
    %nor/r;
    %store/vec4 v000002bf94449820_0, 0, 1;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v000002bf94448f60_0;
    %load/vec4 v000002bf944498c0_0;
    %or;
    %store/vec4 v000002bf94449820_0, 0, 1;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000002bf94422e10;
T_9 ;
    %wait E_000002bf94441400;
    %load/vec4 v000002bf944b2ef0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bf944495a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bf94449460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bf94449140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bf94449000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bf944491e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002bf94449500_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v000002bf944495a0_0, 0;
    %load/vec4 v000002bf94449500_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v000002bf94449460_0, 0;
    %load/vec4 v000002bf94449500_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v000002bf94449140_0, 0;
    %load/vec4 v000002bf94449500_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v000002bf94449000_0, 0;
    %load/vec4 v000002bf94449500_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000002bf944491e0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002bf94418ca0;
T_10 ;
    %wait E_000002bf94441400;
    %load/vec4 v000002bf944b28b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bf944b2630_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002bf944b29f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000002bf944b26d0_0;
    %assign/vec4 v000002bf944b2630_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000002bf944b2630_0;
    %assign/vec4 v000002bf944b2630_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002bf9441dc20;
T_11 ;
    %wait E_000002bf94441400;
    %load/vec4 v000002bf944b2590_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bf944b3e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002bf944b3490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002bf944b2310_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002bf944b24f0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000002bf944b3e90_0, 0;
    %load/vec4 v000002bf944b24f0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v000002bf944b3490_0, 0;
    %load/vec4 v000002bf944b24f0_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v000002bf944b2310_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002bf9441da90;
T_12 ;
    %wait E_000002bf94441400;
    %load/vec4 v000002bf944b2f90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002bf944b2bd0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000002bf944b3350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000002bf944b3210_0;
    %assign/vec4 v000002bf944b2bd0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v000002bf944b3df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v000002bf944b37b0_0;
    %assign/vec4 v000002bf944b2bd0_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v000002bf944b3d50_0;
    %assign/vec4 v000002bf944b2bd0_0, 0;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002bf943f64b0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bf944b4aa0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_000002bf943f64b0;
T_14 ;
    %delay 50, 0;
    %load/vec4 v000002bf944b4aa0_0;
    %inv;
    %store/vec4 v000002bf944b4aa0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_000002bf943f64b0;
T_15 ;
    %vpi_call 2 36 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bf944b5540_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002bf944b5540_0, 0, 1;
    %pushi/vec4 179, 163, 8;
    %store/vec4 v000002bf944b4460_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002bf944b4820_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v000002bf944b5b80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002bf944b5ea0_0, 0, 8;
    %pushi/vec4 243, 163, 8;
    %store/vec4 v000002bf944b4460_0, 0, 8;
    %delay 2000, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000002bf944b5b80_0, 0, 8;
    %delay 2000, 0;
    %vpi_call 2 47 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "TestBench.v";
    "./SPI_TOP.v";
    "./../BRG/BRG.v";
    "./../Master_controller/Master_controller.v";
    "./../Port_control_logic\Port_control_logic.v";
    "./../SCK_control\SCK_control.v";
    "./../Registers\SPCR.v";
    "./../Registers\SPDR.v";
    "./../Registers\SPIBR.v";
    "./../Registers\SPISR.v";
    "./../Shifter\Shifter.v";
