library ieee;
use ieee.std_logic_1164.all;
use work.all;

entity register_IF_ID_buffer is
	port (program_counter_in:				in std_logic_vector(31 downto 0);
			program_counter_out:				out std_logic_vector(31 downto 0);
			load:									in std_logic;
			clk:									in std_logic
	);
end register_IF_ID_buffer;

architecture rtl of register_IF_ID_buffer is
	component register_32 is
		port (data_in:				in std_logic_vector(31 downto 0);
				data_out:			out std_logic_vector(31 downto 0);
				load:					in std_logic;
				clk:					in std_logic
		);
	end component;
	
	signal clk_line:				std_logic;
	signal load_line:				std_logic;
	
begin
	
	program_counter_buffer:		register_32 port map (data_in => program_counter_in, data_out => program_counter_out, load => load_line, clock => clock_line);
	
end rtl;