Analysis & Synthesis report for top_module
Wed Apr 09 21:46:35 2025
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |top_module|uart_tx:UART_TX|state
 11. State Machine - |top_module|PROCESS_O_DATA:PROCESS_O_DATA|cur_state
 12. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|cur_state
 13. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor|state
 14. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|state
 15. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|cur_state
 16. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|state
 17. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|state
 18. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|cur_state
 19. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|state
 20. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|state
 21. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|cur_state
 22. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|multiplexor:multiplexor|state
 23. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|state
 24. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|cur_state
 25. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|multiplexor:multiplexor|state
 26. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|state
 27. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|cur_state
 28. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor|state
 29. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|state
 30. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|cur_state
 31. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|state
 32. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|state
 33. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|cur_state
 34. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor|state
 35. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|state
 36. State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|cur_state
 37. State Machine - |top_module|INVERT_ADDR:INVERT_ADDR|cur_state
 38. State Machine - |top_module|uart_rx:UART_RX|state
 39. User-Specified and Inferred Latches
 40. Registers Removed During Synthesis
 41. Removed Registers Triggering Further Register Optimizations
 42. General Register Statistics
 43. Registers Added for RAM Pass-Through Logic
 44. Registers Packed Into Inferred Megafunctions
 45. Multiplexer Restructuring Statistics (Restructuring Performed)
 46. Source assignments for MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated
 47. Source assignments for MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated
 48. Source assignments for MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:sin_rtl_0|altsyncram_sq71:auto_generated
 49. Source assignments for MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated
 50. Source assignments for MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:cos_rtl_0|altsyncram_tq71:auto_generated
 51. Source assignments for MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated
 52. Source assignments for MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated
 53. Source assignments for MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated
 54. Source assignments for MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated
 55. Source assignments for MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated
 56. Source assignments for MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated
 57. Source assignments for MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated
 58. Source assignments for MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated
 59. Source assignments for MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated
 60. Source assignments for MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated
 61. Source assignments for MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated
 62. Source assignments for MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated
 63. Source assignments for MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated
 64. Source assignments for MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated
 65. Source assignments for MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated
 66. Source assignments for MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|altsyncram_9l31:altsyncram4
 67. Parameter Settings for User Entity Instance: Top-level Entity: |top_module
 68. Parameter Settings for User Entity Instance: uart_rx:UART_RX
 69. Parameter Settings for User Entity Instance: INVERT_ADDR:INVERT_ADDR
 70. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT
 71. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|First_stage:First_stage
 72. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator
 73. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM
 74. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor
 75. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX
 76. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor
 77. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor|shift_register:shift_register
 78. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2
 79. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator
 80. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|shift_register:shift_register
 81. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM
 82. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor
 83. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX
 84. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor
 85. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|shift_register:shift_register
 86. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3
 87. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator
 88. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|shift_register:shift_register
 89. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM
 90. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor
 91. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX
 92. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor
 93. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor|shift_register:shift_register
 94. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4
 95. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator
 96. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|shift_register:shift_register
 97. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM
 98. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor
 99. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX
100. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|multiplexor:multiplexor
101. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|multiplexor:multiplexor|shift_register:shift_register
102. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5
103. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator
104. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|shift_register:shift_register
105. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM
106. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor
107. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX
108. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|multiplexor:multiplexor
109. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|multiplexor:multiplexor|shift_register:shift_register
110. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6
111. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator
112. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|shift_register:shift_register
113. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM
114. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor
115. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX
116. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor
117. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|shift_register:shift_register
118. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7
119. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator
120. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|shift_register:shift_register
121. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM
122. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor
123. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX
124. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor
125. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register
126. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage
127. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator
128. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|shift_register:shift_register
129. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM
130. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor
131. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2
132. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor
133. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor|shift_register:shift_register
134. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage
135. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator
136. Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM
137. Parameter Settings for User Entity Instance: PROCESS_O_DATA:PROCESS_O_DATA
138. Parameter Settings for User Entity Instance: uart_tx:UART_TX
139. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Im_rtl_0
140. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Re_rtl_0
141. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:sin_rtl_0
142. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Re_rtl_0
143. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:cos_rtl_0
144. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0
145. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0
146. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Re_rtl_0
147. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Re_rtl_0
148. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Im_rtl_0
149. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0
150. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Re_rtl_0
151. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Re_rtl_0
152. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Im_rtl_0
153. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Im_rtl_0
154. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Re_rtl_0
155. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|altsyncram:mem_Re_rtl_0
156. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|altsyncram:mem_Im_rtl_0
157. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|altsyncram:mem_Re_rtl_0
158. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|altsyncram:mem_Im_rtl_0
159. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0
160. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult2
161. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult3
162. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult6
163. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult7
164. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult0
165. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult1
166. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult4
167. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult5
168. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1
169. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0
170. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3
171. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2
172. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3
173. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2
174. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1
175. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0
176. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1
177. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0
178. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3
179. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2
180. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3
181. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2
182. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1
183. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0
184. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1
185. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0
186. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3
187. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2
188. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult3
189. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult2
190. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult1
191. Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult0
192. altsyncram Parameter Settings by Entity Instance
193. altshift_taps Parameter Settings by Entity Instance
194. lpm_mult Parameter Settings by Entity Instance
195. Port Connectivity Checks: "MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2"
196. Port Connectivity Checks: "MODIFY_FFT:MODIFY_FFT"
197. Post-Synthesis Netlist Statistics for Top Partition
198. Elapsed Time Per Partition
199. Analysis & Synthesis Messages
200. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 09 21:46:35 2025       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; top_module                                  ;
; Top-level Entity Name              ; top_module                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 6,889                                       ;
;     Total combinational functions  ; 4,364                                       ;
;     Dedicated logic registers      ; 3,635                                       ;
; Total registers                    ; 3635                                        ;
; Total pins                         ; 4                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 102,080                                     ;
; Embedded Multiplier 9-bit elements ; 128                                         ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; top_module         ; top_module         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                           ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                   ; Library ;
+----------------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------+
; ../RAM8.v                                                                  ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM8.v                                           ;         ;
; ../RAM7.v                                                                  ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM7.v                                           ;         ;
; ../RAM6.v                                                                  ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM6.v                                           ;         ;
; ../RAM5.v                                                                  ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM5.v                                           ;         ;
; ../RAM4.v                                                                  ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM4.v                                           ;         ;
; ../RAM3.v                                                                  ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM3.v                                           ;         ;
; ../RAM2.v                                                                  ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM2.v                                           ;         ;
; ../Inter_stage7.v                                                          ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Inter_stage7.v                                   ;         ;
; ../Inter_stage6.v                                                          ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Inter_stage6.v                                   ;         ;
; ../Inter_stage5.v                                                          ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Inter_stage5.v                                   ;         ;
; ../Inter_stage4.v                                                          ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Inter_stage4.v                                   ;         ;
; ../Inter_stage3.v                                                          ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Inter_stage3.v                                   ;         ;
; ../Inter_stage2.v                                                          ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Inter_stage2.v                                   ;         ;
; ../RAM1.v                                                                  ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM1.v                                           ;         ;
; ../First_RADIX.v                                                           ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v                                    ;         ;
; ../first_demultiplexor.v                                                   ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/first_demultiplexor.v                            ;         ;
; ../uart_tx.v                                                               ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/uart_tx.v                                        ;         ;
; ../uart_rx.v                                                               ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/uart_rx.v                                        ;         ;
; ../top_module.v                                                            ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/top_module.v                                     ;         ;
; ../shift_register.v                                                        ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/shift_register.v                                 ;         ;
; ../RADIX.v                                                                 ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v                                          ;         ;
; ../PROCESS_O_DATA.v                                                        ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/PROCESS_O_DATA.v                                 ;         ;
; ../Out_stage.v                                                             ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Out_stage.v                                      ;         ;
; ../out_addres_generator.v                                                  ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/out_addres_generator.v                           ;         ;
; ../multiplexor.v                                                           ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v                                    ;         ;
; ../MODIFY_RADIX2.v                                                         ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v                                  ;         ;
; ../MODIFY_FFT.v                                                            ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_FFT.v                                     ;         ;
; ../INVERT_ADDR.v                                                           ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/INVERT_ADDR.v                                    ;         ;
; ../First_stage.v                                                           ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_stage.v                                    ;         ;
; ../Final_stage.v                                                           ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Final_stage.v                                    ;         ;
; ../Final_RAM.v                                                             ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Final_RAM.v                                      ;         ;
; ../final_addres_generator.v                                                ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/final_addres_generator.v                         ;         ;
; ../demultiplexor.v                                                         ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/demultiplexor.v                                  ;         ;
; ../addres_generator.v                                                      ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/addres_generator.v                               ;         ;
; ../addres_1st_generator.v                                                  ; yes             ; User Verilog HDL File                                 ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/addres_1st_generator.v                           ;         ;
; /digital chipset design/fft_parallel_time_decimation - copy/config_fft.svh ; yes             ; Auto-Found Unspecified File                           ; /digital chipset design/fft_parallel_time_decimation - copy/config_fft.svh                                     ;         ;
; altsyncram.tdf                                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                                          ;         ;
; stratix_ram_block.inc                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                   ;         ;
; lpm_mux.inc                                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                                             ;         ;
; lpm_decode.inc                                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                                          ;         ;
; aglobal191.inc                                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                                          ;         ;
; a_rdenreg.inc                                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                                           ;         ;
; altrom.inc                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc                                              ;         ;
; altram.inc                                                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc                                              ;         ;
; altdpram.inc                                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                                            ;         ;
; db/altsyncram_80h1.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/db/altsyncram_80h1.tdf                   ;         ;
; db/altsyncram_sq71.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/db/altsyncram_sq71.tdf                   ;         ;
; db/top_module.ram0_ram8_3d4ea3cf.hdl.mif                                   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/db/top_module.ram0_ram8_3d4ea3cf.hdl.mif ;         ;
; db/altsyncram_60h1.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/db/altsyncram_60h1.tdf                   ;         ;
; db/altsyncram_tq71.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/db/altsyncram_tq71.tdf                   ;         ;
; db/top_module.ram1_ram8_3d4ea3cf.hdl.mif                                   ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/db/top_module.ram1_ram8_3d4ea3cf.hdl.mif ;         ;
; altshift_taps.tdf                                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift_taps.tdf                                       ;         ;
; lpm_counter.inc                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.inc                                         ;         ;
; lpm_compare.inc                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_compare.inc                                         ;         ;
; lpm_constant.inc                                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_constant.inc                                        ;         ;
; db/shift_taps_f6m.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/db/shift_taps_f6m.tdf                    ;         ;
; db/altsyncram_9l31.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/db/altsyncram_9l31.tdf                   ;         ;
; db/add_sub_24e.tdf                                                         ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/db/add_sub_24e.tdf                       ;         ;
; db/cntr_6pf.tdf                                                            ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/db/cntr_6pf.tdf                          ;         ;
; db/cmpr_ogc.tdf                                                            ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/db/cmpr_ogc.tdf                          ;         ;
; lpm_mult.tdf                                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf                                            ;         ;
; lpm_add_sub.inc                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                         ;         ;
; multcore.inc                                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.inc                                            ;         ;
; bypassff.inc                                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc                                            ;         ;
; altshift.inc                                                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc                                            ;         ;
; db/mult_66t.tdf                                                            ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/db/mult_66t.tdf                          ;         ;
; db/mult_o9t.tdf                                                            ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/db/mult_o9t.tdf                          ;         ;
; db/mult_46t.tdf                                                            ; yes             ; Auto-Generated Megafunction                           ; D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/db/mult_46t.tdf                          ;         ;
+----------------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 6,889     ;
;                                             ;           ;
; Total combinational functions               ; 4364      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 572       ;
;     -- 3 input functions                    ; 3188      ;
;     -- <=2 input functions                  ; 604       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2339      ;
;     -- arithmetic mode                      ; 2025      ;
;                                             ;           ;
; Total registers                             ; 3635      ;
;     -- Dedicated logic registers            ; 3635      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 4         ;
; Total memory bits                           ; 102080    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 128       ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 4111      ;
; Total fan-out                               ; 33332     ;
; Average fan-out                             ; 3.87      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                               ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                   ; Entity Name            ; Library Name ;
+----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |top_module                                              ; 4364 (1)            ; 3635 (0)                  ; 102080      ; 128          ; 0       ; 64        ; 4    ; 0            ; |top_module                                                                                                                                                                                           ; top_module             ; work         ;
;    |INVERT_ADDR:INVERT_ADDR|                             ; 28 (28)             ; 55 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|INVERT_ADDR:INVERT_ADDR                                                                                                                                                                   ; INVERT_ADDR            ; work         ;
;    |MODIFY_FFT:MODIFY_FFT|                               ; 4199 (0)            ; 3413 (0)                  ; 102080      ; 128          ; 0       ; 64        ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT                                                                                                                                                                     ; MODIFY_FFT             ; work         ;
;       |Final_stage:Final_stage|                          ; 623 (0)             ; 432 (0)                   ; 15872       ; 32           ; 0       ; 16        ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage                                                                                                                                             ; Final_stage            ; work         ;
;          |MODIFY_RADIX2:MODIFY_RADIX2|                   ; 492 (304)           ; 0 (0)                     ; 0           ; 32           ; 0       ; 16        ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2                                                                                                                 ; MODIFY_RADIX2          ; work         ;
;             |lpm_mult:Mult0|                             ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult0                                                                                                  ; lpm_mult               ; work         ;
;                |mult_66t:auto_generated|                 ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult0|mult_66t:auto_generated                                                                          ; mult_66t               ; work         ;
;             |lpm_mult:Mult1|                             ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult1                                                                                                  ; lpm_mult               ; work         ;
;                |mult_66t:auto_generated|                 ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult1|mult_66t:auto_generated                                                                          ; mult_66t               ; work         ;
;             |lpm_mult:Mult2|                             ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult2                                                                                                  ; lpm_mult               ; work         ;
;                |mult_66t:auto_generated|                 ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult2|mult_66t:auto_generated                                                                          ; mult_66t               ; work         ;
;             |lpm_mult:Mult3|                             ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult3                                                                                                  ; lpm_mult               ; work         ;
;                |mult_66t:auto_generated|                 ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult3|mult_66t:auto_generated                                                                          ; mult_66t               ; work         ;
;             |lpm_mult:Mult4|                             ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult4                                                                                                  ; lpm_mult               ; work         ;
;                |mult_o9t:auto_generated|                 ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult4|mult_o9t:auto_generated                                                                          ; mult_o9t               ; work         ;
;             |lpm_mult:Mult5|                             ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult5                                                                                                  ; lpm_mult               ; work         ;
;                |mult_o9t:auto_generated|                 ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult5|mult_o9t:auto_generated                                                                          ; mult_o9t               ; work         ;
;             |lpm_mult:Mult6|                             ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult6                                                                                                  ; lpm_mult               ; work         ;
;                |mult_o9t:auto_generated|                 ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult6|mult_o9t:auto_generated                                                                          ; mult_o9t               ; work         ;
;             |lpm_mult:Mult7|                             ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult7                                                                                                  ; lpm_mult               ; work         ;
;                |mult_o9t:auto_generated|                 ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult7|mult_o9t:auto_generated                                                                          ; mult_o9t               ; work         ;
;          |RAM8:RAM|                                      ; 63 (63)             ; 181 (181)                 ; 15872       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM                                                                                                                                    ; RAM8                   ; work         ;
;             |altsyncram:cos_rtl_0|                       ; 0 (0)               ; 0 (0)                     ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:cos_rtl_0                                                                                                               ; altsyncram             ; work         ;
;                |altsyncram_tq71:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:cos_rtl_0|altsyncram_tq71:auto_generated                                                                                ; altsyncram_tq71        ; work         ;
;             |altsyncram:mem_Im_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0                                                                                                            ; altsyncram             ; work         ;
;                |altsyncram_60h1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated                                                                             ; altsyncram_60h1        ; work         ;
;             |altsyncram:mem_Re_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Re_rtl_0                                                                                                            ; altsyncram             ; work         ;
;                |altsyncram_60h1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated                                                                             ; altsyncram_60h1        ; work         ;
;             |altsyncram:sin_rtl_0|                       ; 0 (0)               ; 0 (0)                     ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:sin_rtl_0                                                                                                               ; altsyncram             ; work         ;
;                |altsyncram_sq71:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:sin_rtl_0|altsyncram_sq71:auto_generated                                                                                ; altsyncram_sq71        ; work         ;
;          |demultiplexor:demultiplexor|                   ; 3 (3)               ; 174 (174)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor                                                                                                                 ; demultiplexor          ; work         ;
;          |final_addres_generator:addres_final_generator| ; 31 (31)             ; 35 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator                                                                                               ; final_addres_generator ; work         ;
;             |shift_register:shift_register|              ; 0 (0)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|shift_register:shift_register                                                                 ; shift_register         ; work         ;
;          |multiplexor:multiplexor|                       ; 34 (34)             ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor                                                                                                                     ; multiplexor            ; work         ;
;       |First_stage:First_stage|                          ; 260 (2)             ; 293 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage                                                                                                                                             ; First_stage            ; work         ;
;          |First_RADIX:RADIX|                             ; 128 (128)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX                                                                                                                           ; First_RADIX            ; work         ;
;          |RAM1:RAM|                                      ; 47 (47)             ; 133 (133)                 ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM                                                                                                                                    ; RAM1                   ; work         ;
;             |altsyncram:mem_Im_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|altsyncram:mem_Im_rtl_0                                                                                                            ; altsyncram             ; work         ;
;                |altsyncram_80h1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated                                                                             ; altsyncram_80h1        ; work         ;
;             |altsyncram:mem_Re_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|altsyncram:mem_Re_rtl_0                                                                                                            ; altsyncram             ; work         ;
;                |altsyncram_80h1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated                                                                             ; altsyncram_80h1        ; work         ;
;          |addres_1st_generator:addres_1st_generator|     ; 46 (46)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator                                                                                                   ; addres_1st_generator   ; work         ;
;          |first_demultiplexor:demultiplexor|             ; 3 (3)               ; 98 (98)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor                                                                                                           ; first_demultiplexor    ; work         ;
;          |multiplexor:multiplexor|                       ; 34 (34)             ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor                                                                                                                     ; multiplexor            ; work         ;
;       |Inter_stage2:Inter_stage_2|                       ; 424 (4)             ; 298 (0)                   ; 8192        ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2                                                                                                                                          ; Inter_stage2           ; work         ;
;          |RADIX:RADIX|                                   ; 292 (198)           ; 0 (0)                     ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX                                                                                                                              ; RADIX                  ; work         ;
;             |lpm_mult:Mult0|                             ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult0                                                                                                               ; lpm_mult               ; work         ;
;                |mult_66t:auto_generated|                 ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated                                                                                       ; mult_66t               ; work         ;
;             |lpm_mult:Mult1|                             ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult1                                                                                                               ; lpm_mult               ; work         ;
;                |mult_46t:auto_generated|                 ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated                                                                                       ; mult_46t               ; work         ;
;             |lpm_mult:Mult2|                             ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult2                                                                                                               ; lpm_mult               ; work         ;
;                |mult_66t:auto_generated|                 ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated                                                                                       ; mult_66t               ; work         ;
;             |lpm_mult:Mult3|                             ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult3                                                                                                               ; lpm_mult               ; work         ;
;                |mult_46t:auto_generated|                 ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated                                                                                       ; mult_46t               ; work         ;
;          |RAM2:RAM|                                      ; 47 (47)             ; 134 (134)                 ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM                                                                                                                                 ; RAM2                   ; work         ;
;             |altsyncram:mem_Im_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|altsyncram:mem_Im_rtl_0                                                                                                         ; altsyncram             ; work         ;
;                |altsyncram_80h1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated                                                                          ; altsyncram_80h1        ; work         ;
;             |altsyncram:mem_Re_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|altsyncram:mem_Re_rtl_0                                                                                                         ; altsyncram             ; work         ;
;                |altsyncram_80h1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated                                                                          ; altsyncram_80h1        ; work         ;
;          |addres_generator:addres_generator|             ; 43 (43)             ; 22 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator                                                                                                        ; addres_generator       ; work         ;
;             |shift_register:shift_register|              ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|shift_register:shift_register                                                                          ; shift_register         ; work         ;
;          |demultiplexor:demultiplexor|                   ; 4 (4)               ; 100 (100)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor                                                                                                              ; demultiplexor          ; work         ;
;          |multiplexor:multiplexor|                       ; 34 (34)             ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor                                                                                                                  ; multiplexor            ; work         ;
;       |Inter_stage3:Inter_stage_3|                       ; 522 (3)             ; 387 (0)                   ; 12288       ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3                                                                                                                                          ; Inter_stage3           ; work         ;
;          |RADIX:RADIX|                                   ; 358 (264)           ; 0 (0)                     ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX                                                                                                                              ; RADIX                  ; work         ;
;             |lpm_mult:Mult0|                             ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0                                                                                                               ; lpm_mult               ; work         ;
;                |mult_66t:auto_generated|                 ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated                                                                                       ; mult_66t               ; work         ;
;             |lpm_mult:Mult1|                             ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1                                                                                                               ; lpm_mult               ; work         ;
;                |mult_46t:auto_generated|                 ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated                                                                                       ; mult_46t               ; work         ;
;             |lpm_mult:Mult2|                             ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2                                                                                                               ; lpm_mult               ; work         ;
;                |mult_66t:auto_generated|                 ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated                                                                                       ; mult_66t               ; work         ;
;             |lpm_mult:Mult3|                             ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3                                                                                                               ; lpm_mult               ; work         ;
;                |mult_46t:auto_generated|                 ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated                                                                                       ; mult_46t               ; work         ;
;          |RAM3:RAM|                                      ; 66 (66)             ; 154 (154)                 ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM                                                                                                                                 ; RAM3                   ; work         ;
;             |altsyncram:mem_Im_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Im_rtl_0                                                                                                         ; altsyncram             ; work         ;
;                |altsyncram_60h1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated                                                                          ; altsyncram_60h1        ; work         ;
;             |altsyncram:mem_Re_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Re_rtl_0                                                                                                         ; altsyncram             ; work         ;
;                |altsyncram_60h1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated                                                                          ; altsyncram_60h1        ; work         ;
;          |addres_generator:addres_generator|             ; 42 (42)             ; 24 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator                                                                                                        ; addres_generator       ; work         ;
;             |shift_register:shift_register|              ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|shift_register:shift_register                                                                          ; shift_register         ; work         ;
;          |demultiplexor:demultiplexor|                   ; 3 (3)               ; 151 (151)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor                                                                                                              ; demultiplexor          ; work         ;
;          |multiplexor:multiplexor|                       ; 50 (50)             ; 58 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor                                                                                                                  ; multiplexor            ; work         ;
;       |Inter_stage4:Inter_stage_4|                       ; 531 (2)             ; 447 (0)                   ; 12288       ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4                                                                                                                                          ; Inter_stage4           ; work         ;
;          |RADIX:RADIX|                                   ; 358 (264)           ; 0 (0)                     ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX                                                                                                                              ; RADIX                  ; work         ;
;             |lpm_mult:Mult0|                             ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0                                                                                                               ; lpm_mult               ; work         ;
;                |mult_66t:auto_generated|                 ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated                                                                                       ; mult_66t               ; work         ;
;             |lpm_mult:Mult1|                             ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1                                                                                                               ; lpm_mult               ; work         ;
;                |mult_46t:auto_generated|                 ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated                                                                                       ; mult_46t               ; work         ;
;             |lpm_mult:Mult2|                             ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2                                                                                                               ; lpm_mult               ; work         ;
;                |mult_66t:auto_generated|                 ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated                                                                                       ; mult_66t               ; work         ;
;             |lpm_mult:Mult3|                             ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3                                                                                                               ; lpm_mult               ; work         ;
;                |mult_46t:auto_generated|                 ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated                                                                                       ; mult_46t               ; work         ;
;          |RAM4:RAM|                                      ; 78 (78)             ; 199 (199)                 ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM                                                                                                                                 ; RAM4                   ; work         ;
;             |altsyncram:mem_Im_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Im_rtl_0                                                                                                         ; altsyncram             ; work         ;
;                |altsyncram_60h1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated                                                                          ; altsyncram_60h1        ; work         ;
;             |altsyncram:mem_Re_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Re_rtl_0                                                                                                         ; altsyncram             ; work         ;
;                |altsyncram_60h1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated                                                                          ; altsyncram_60h1        ; work         ;
;          |addres_generator:addres_generator|             ; 40 (40)             ; 26 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator                                                                                                        ; addres_generator       ; work         ;
;             |shift_register:shift_register|              ; 0 (0)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|shift_register:shift_register                                                                          ; shift_register         ; work         ;
;          |demultiplexor:demultiplexor|                   ; 3 (3)               ; 164 (164)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor                                                                                                              ; demultiplexor          ; work         ;
;          |multiplexor:multiplexor|                       ; 50 (50)             ; 58 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|multiplexor:multiplexor                                                                                                                  ; multiplexor            ; work         ;
;       |Inter_stage5:Inter_stage_5|                       ; 535 (2)             ; 465 (0)                   ; 12288       ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5                                                                                                                                          ; Inter_stage5           ; work         ;
;          |RADIX:RADIX|                                   ; 358 (264)           ; 0 (0)                     ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX                                                                                                                              ; RADIX                  ; work         ;
;             |lpm_mult:Mult0|                             ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0                                                                                                               ; lpm_mult               ; work         ;
;                |mult_66t:auto_generated|                 ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated                                                                                       ; mult_66t               ; work         ;
;             |lpm_mult:Mult1|                             ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1                                                                                                               ; lpm_mult               ; work         ;
;                |mult_46t:auto_generated|                 ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated                                                                                       ; mult_46t               ; work         ;
;             |lpm_mult:Mult2|                             ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2                                                                                                               ; lpm_mult               ; work         ;
;                |mult_66t:auto_generated|                 ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated                                                                                       ; mult_66t               ; work         ;
;             |lpm_mult:Mult3|                             ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3                                                                                                               ; lpm_mult               ; work         ;
;                |mult_46t:auto_generated|                 ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated                                                                                       ; mult_46t               ; work         ;
;          |RAM5:RAM|                                      ; 88 (88)             ; 207 (207)                 ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM                                                                                                                                 ; RAM5                   ; work         ;
;             |altsyncram:mem_Im_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0                                                                                                         ; altsyncram             ; work         ;
;                |altsyncram_60h1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated                                                                          ; altsyncram_60h1        ; work         ;
;             |altsyncram:mem_Re_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Re_rtl_0                                                                                                         ; altsyncram             ; work         ;
;                |altsyncram_60h1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated                                                                          ; altsyncram_60h1        ; work         ;
;          |addres_generator:addres_generator|             ; 34 (34)             ; 28 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator                                                                                                        ; addres_generator       ; work         ;
;             |shift_register:shift_register|              ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|shift_register:shift_register                                                                          ; shift_register         ; work         ;
;          |demultiplexor:demultiplexor|                   ; 3 (3)               ; 172 (172)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor                                                                                                              ; demultiplexor          ; work         ;
;          |multiplexor:multiplexor|                       ; 50 (50)             ; 58 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|multiplexor:multiplexor                                                                                                                  ; multiplexor            ; work         ;
;       |Inter_stage6:Inter_stage_6|                       ; 577 (2)             ; 469 (0)                   ; 12288       ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6                                                                                                                                          ; Inter_stage6           ; work         ;
;          |RADIX:RADIX|                                   ; 358 (264)           ; 0 (0)                     ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX                                                                                                                              ; RADIX                  ; work         ;
;             |lpm_mult:Mult0|                             ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0                                                                                                               ; lpm_mult               ; work         ;
;                |mult_66t:auto_generated|                 ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated                                                                                       ; mult_66t               ; work         ;
;             |lpm_mult:Mult1|                             ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1                                                                                                               ; lpm_mult               ; work         ;
;                |mult_46t:auto_generated|                 ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated                                                                                       ; mult_46t               ; work         ;
;             |lpm_mult:Mult2|                             ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2                                                                                                               ; lpm_mult               ; work         ;
;                |mult_66t:auto_generated|                 ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated                                                                                       ; mult_66t               ; work         ;
;             |lpm_mult:Mult3|                             ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3                                                                                                               ; lpm_mult               ; work         ;
;                |mult_46t:auto_generated|                 ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated                                                                                       ; mult_46t               ; work         ;
;          |RAM6:RAM|                                      ; 128 (128)           ; 208 (208)                 ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM                                                                                                                                 ; RAM6                   ; work         ;
;             |altsyncram:mem_Im_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Im_rtl_0                                                                                                         ; altsyncram             ; work         ;
;                |altsyncram_60h1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated                                                                          ; altsyncram_60h1        ; work         ;
;             |altsyncram:mem_Re_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Re_rtl_0                                                                                                         ; altsyncram             ; work         ;
;                |altsyncram_60h1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated                                                                          ; altsyncram_60h1        ; work         ;
;          |addres_generator:addres_generator|             ; 36 (36)             ; 30 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator                                                                                                        ; addres_generator       ; work         ;
;             |shift_register:shift_register|              ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|shift_register:shift_register                                                                          ; shift_register         ; work         ;
;          |demultiplexor:demultiplexor|                   ; 3 (3)               ; 173 (173)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor                                                                                                              ; demultiplexor          ; work         ;
;          |multiplexor:multiplexor|                       ; 50 (50)             ; 58 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor                                                                                                                  ; multiplexor            ; work         ;
;       |Inter_stage7:Inter_stage_7|                       ; 654 (2)             ; 475 (0)                   ; 12480       ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7                                                                                                                                          ; Inter_stage7           ; work         ;
;          |RADIX:RADIX|                                   ; 358 (264)           ; 0 (0)                     ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX                                                                                                                              ; RADIX                  ; work         ;
;             |lpm_mult:Mult0|                             ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0                                                                                                               ; lpm_mult               ; work         ;
;                |mult_66t:auto_generated|                 ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated                                                                                       ; mult_66t               ; work         ;
;             |lpm_mult:Mult1|                             ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1                                                                                                               ; lpm_mult               ; work         ;
;                |mult_46t:auto_generated|                 ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated                                                                                       ; mult_46t               ; work         ;
;             |lpm_mult:Mult2|                             ; 23 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2                                                                                                               ; lpm_mult               ; work         ;
;                |mult_66t:auto_generated|                 ; 23 (23)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated                                                                                       ; mult_66t               ; work         ;
;             |lpm_mult:Mult3|                             ; 24 (0)              ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3                                                                                                               ; lpm_mult               ; work         ;
;                |mult_46t:auto_generated|                 ; 24 (24)             ; 0 (0)                     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated                                                                                       ; mult_46t               ; work         ;
;          |RAM7:RAM|                                      ; 200 (200)           ; 208 (208)                 ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM                                                                                                                                 ; RAM7                   ; work         ;
;             |altsyncram:mem_Im_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0                                                                                                         ; altsyncram             ; work         ;
;                |altsyncram_60h1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated                                                                          ; altsyncram_60h1        ; work         ;
;             |altsyncram:mem_Re_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Re_rtl_0                                                                                                         ; altsyncram             ; work         ;
;                |altsyncram_60h1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated                                                                          ; altsyncram_60h1        ; work         ;
;          |addres_generator:addres_generator|             ; 34 (34)             ; 32 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator                                                                                                        ; addres_generator       ; work         ;
;             |shift_register:shift_register|              ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|shift_register:shift_register                                                                          ; shift_register         ; work         ;
;          |demultiplexor:demultiplexor|                   ; 3 (3)               ; 173 (173)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor                                                                                                              ; demultiplexor          ; work         ;
;          |multiplexor:multiplexor|                       ; 57 (50)             ; 62 (58)                   ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor                                                                                                                  ; multiplexor            ; work         ;
;             |shift_register:shift_register|              ; 7 (0)               ; 4 (0)                     ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register                                                                                    ; shift_register         ; work         ;
;                |altshift_taps:data_rtl_0|                ; 7 (0)               ; 4 (0)                     ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0                                                           ; altshift_taps          ; work         ;
;                   |shift_taps_f6m:auto_generated|        ; 7 (2)               ; 4 (2)                     ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated                             ; shift_taps_f6m         ; work         ;
;                      |altsyncram_9l31:altsyncram4|       ; 0 (0)               ; 0 (0)                     ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|altsyncram_9l31:altsyncram4 ; altsyncram_9l31        ; work         ;
;                      |cntr_6pf:cntr1|                    ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|cntr_6pf:cntr1              ; cntr_6pf               ; work         ;
;       |Out_stage:Out_stage|                              ; 73 (0)              ; 147 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage                                                                                                                                                 ; Out_stage              ; work         ;
;          |Final_RAM:Final_RAM|                           ; 47 (47)             ; 133 (133)                 ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM                                                                                                                             ; Final_RAM              ; work         ;
;             |altsyncram:mem_Im_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Im_rtl_0                                                                                                     ; altsyncram             ; work         ;
;                |altsyncram_80h1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated                                                                      ; altsyncram_80h1        ; work         ;
;             |altsyncram:mem_Re_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Re_rtl_0                                                                                                     ; altsyncram             ; work         ;
;                |altsyncram_80h1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated                                                                      ; altsyncram_80h1        ; work         ;
;          |out_addres_generator:out_addres_generator|     ; 26 (26)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator                                                                                                       ; out_addres_generator   ; work         ;
;    |PROCESS_O_DATA:PROCESS_O_DATA|                       ; 30 (30)             ; 83 (83)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|PROCESS_O_DATA:PROCESS_O_DATA                                                                                                                                                             ; PROCESS_O_DATA         ; work         ;
;    |uart_rx:UART_RX|                                     ; 59 (59)             ; 47 (47)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|uart_rx:UART_RX                                                                                                                                                                           ; uart_rx                ; work         ;
;    |uart_tx:UART_TX|                                     ; 47 (47)             ; 37 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_module|uart_tx:UART_TX                                                                                                                                                                           ; uart_tx                ; work         ;
+----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------+
; Name                                                                                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------+
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:cos_rtl_0|altsyncram_tq71:auto_generated|ALTSYNCRAM                                                                                ; AUTO ; ROM              ; 128          ; 14           ; --           ; --           ; 1792 ; db/top_module.ram1_RAM8_3d4ea3cf.hdl.mif ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ALTSYNCRAM                                                                             ; AUTO ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144 ; None                                     ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated|ALTSYNCRAM                                                                             ; AUTO ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144 ; None                                     ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:sin_rtl_0|altsyncram_sq71:auto_generated|ALTSYNCRAM                                                                                ; AUTO ; ROM              ; 128          ; 14           ; --           ; --           ; 1792 ; db/top_module.ram0_RAM8_3d4ea3cf.hdl.mif ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ALTSYNCRAM                                                                             ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; None                                     ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated|ALTSYNCRAM                                                                             ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; None                                     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; None                                     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; None                                     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144 ; None                                     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144 ; None                                     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144 ; None                                     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144 ; None                                     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144 ; None                                     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144 ; None                                     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144 ; None                                     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144 ; None                                     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144 ; None                                     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; 256          ; 24           ; 256          ; 24           ; 6144 ; None                                     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|altsyncram_9l31:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 64           ; 3            ; 64           ; 192  ; None                                     ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ALTSYNCRAM                                                                      ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; None                                     ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated|ALTSYNCRAM                                                                      ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096 ; None                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 64          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 128         ;
; Signed Embedded Multipliers           ; 32          ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 32          ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|uart_tx:UART_TX|state                                                          ;
+----------------+--------------+--------------+------------+----------------+----------------+--------------+
; Name           ; state.s_done ; state.s_stop ; state.s_wr ; state.s_start2 ; state.s_start1 ; state.s_idle ;
+----------------+--------------+--------------+------------+----------------+----------------+--------------+
; state.s_idle   ; 0            ; 0            ; 0          ; 0              ; 0              ; 0            ;
; state.s_start1 ; 0            ; 0            ; 0          ; 0              ; 1              ; 1            ;
; state.s_start2 ; 0            ; 0            ; 0          ; 1              ; 0              ; 1            ;
; state.s_wr     ; 0            ; 0            ; 1          ; 0              ; 0              ; 1            ;
; state.s_stop   ; 0            ; 1            ; 0          ; 0              ; 0              ; 1            ;
; state.s_done   ; 1            ; 0            ; 0          ; 0              ; 0              ; 1            ;
+----------------+--------------+--------------+------------+----------------+----------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|PROCESS_O_DATA:PROCESS_O_DATA|cur_state                                   ;
+-----------------+----------------+-----------------+----------------+----------------+----------------+
; Name            ; cur_state.WAIT ; cur_state.WRITE ; cur_state.IDLE ; cur_state.DONE ; cur_state.READ ;
+-----------------+----------------+-----------------+----------------+----------------+----------------+
; cur_state.IDLE  ; 0              ; 0               ; 0              ; 0              ; 0              ;
; cur_state.WRITE ; 0              ; 1               ; 1              ; 0              ; 0              ;
; cur_state.WAIT  ; 1              ; 0               ; 1              ; 0              ; 0              ;
; cur_state.READ  ; 0              ; 0               ; 1              ; 0              ; 1              ;
; cur_state.DONE  ; 0              ; 0               ; 1              ; 1              ; 0              ;
+-----------------+----------------+-----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|cur_state ;
+------------------+------------------+----------------+------------------+------------------+------------------------------+
; Name             ; cur_state.WAIT_1 ; cur_state.DONE ; cur_state.READ_2 ; cur_state.READ_1 ; cur_state.IDLE               ;
+------------------+------------------+----------------+------------------+------------------+------------------------------+
; cur_state.IDLE   ; 0                ; 0              ; 0                ; 0                ; 0                            ;
; cur_state.READ_1 ; 0                ; 0              ; 0                ; 1                ; 1                            ;
; cur_state.READ_2 ; 0                ; 0              ; 1                ; 0                ; 1                            ;
; cur_state.DONE   ; 0                ; 1              ; 0                ; 0                ; 1                            ;
; cur_state.WAIT_1 ; 1                ; 0              ; 0                ; 0                ; 1                            ;
+------------------+------------------+----------------+------------------+------------------+------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor|state ;
+--------------+------------------------------------------------------------------------------------------+
; Name         ; state.WRITE2                                                                             ;
+--------------+------------------------------------------------------------------------------------------+
; state.WRITE1 ; 0                                                                                        ;
; state.WRITE2 ; 1                                                                                        ;
+--------------+------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|state ;
+-----------------+-------------------------------------------------------------------------------------------+
; Name            ; state.SEC_OUT                                                                             ;
+-----------------+-------------------------------------------------------------------------------------------+
; state.FIRST_OUT ; 0                                                                                         ;
; state.SEC_OUT   ; 1                                                                                         ;
+-----------------+-------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|cur_state ;
+------------------+------------------+------------------+----------------+---------------------------------------------------------+
; Name             ; cur_state.READ_2 ; cur_state.READ_1 ; cur_state.IDLE ; cur_state.DONE                                          ;
+------------------+------------------+------------------+----------------+---------------------------------------------------------+
; cur_state.IDLE   ; 0                ; 0                ; 0              ; 0                                                       ;
; cur_state.READ_1 ; 0                ; 1                ; 1              ; 0                                                       ;
; cur_state.READ_2 ; 1                ; 0                ; 1              ; 0                                                       ;
; cur_state.DONE   ; 0                ; 0                ; 1              ; 1                                                       ;
+------------------+------------------+------------------+----------------+---------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|state ;
+--------------+---------------------------------------------------------------------------------------------+
; Name         ; state.WRITE2                                                                                ;
+--------------+---------------------------------------------------------------------------------------------+
; state.WRITE1 ; 0                                                                                           ;
; state.WRITE2 ; 1                                                                                           ;
+--------------+---------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|state ;
+-----------------+----------------------------------------------------------------------------------------------+
; Name            ; state.SEC_OUT                                                                                ;
+-----------------+----------------------------------------------------------------------------------------------+
; state.FIRST_OUT ; 0                                                                                            ;
; state.SEC_OUT   ; 1                                                                                            ;
+-----------------+----------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|cur_state ;
+------------------+------------------+------------------+----------------+------------------------------------------------+
; Name             ; cur_state.READ_2 ; cur_state.READ_1 ; cur_state.IDLE ; cur_state.DONE                                 ;
+------------------+------------------+------------------+----------------+------------------------------------------------+
; cur_state.IDLE   ; 0                ; 0                ; 0              ; 0                                              ;
; cur_state.READ_1 ; 0                ; 1                ; 1              ; 0                                              ;
; cur_state.READ_2 ; 1                ; 0                ; 1              ; 0                                              ;
; cur_state.DONE   ; 0                ; 0                ; 1              ; 1                                              ;
+------------------+------------------+------------------+----------------+------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|state ;
+--------------+---------------------------------------------------------------------------------------------+
; Name         ; state.WRITE2                                                                                ;
+--------------+---------------------------------------------------------------------------------------------+
; state.WRITE1 ; 0                                                                                           ;
; state.WRITE2 ; 1                                                                                           ;
+--------------+---------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|state ;
+-----------------+----------------------------------------------------------------------------------------------+
; Name            ; state.SEC_OUT                                                                                ;
+-----------------+----------------------------------------------------------------------------------------------+
; state.FIRST_OUT ; 0                                                                                            ;
; state.SEC_OUT   ; 1                                                                                            ;
+-----------------+----------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|cur_state ;
+------------------+------------------+------------------+----------------+------------------------------------------------+
; Name             ; cur_state.READ_2 ; cur_state.READ_1 ; cur_state.IDLE ; cur_state.DONE                                 ;
+------------------+------------------+------------------+----------------+------------------------------------------------+
; cur_state.IDLE   ; 0                ; 0                ; 0              ; 0                                              ;
; cur_state.READ_1 ; 0                ; 1                ; 1              ; 0                                              ;
; cur_state.READ_2 ; 1                ; 0                ; 1              ; 0                                              ;
; cur_state.DONE   ; 0                ; 0                ; 1              ; 1                                              ;
+------------------+------------------+------------------+----------------+------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|multiplexor:multiplexor|state ;
+--------------+---------------------------------------------------------------------------------------------+
; Name         ; state.WRITE2                                                                                ;
+--------------+---------------------------------------------------------------------------------------------+
; state.WRITE1 ; 0                                                                                           ;
; state.WRITE2 ; 1                                                                                           ;
+--------------+---------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|state ;
+-----------------+----------------------------------------------------------------------------------------------+
; Name            ; state.SEC_OUT                                                                                ;
+-----------------+----------------------------------------------------------------------------------------------+
; state.FIRST_OUT ; 0                                                                                            ;
; state.SEC_OUT   ; 1                                                                                            ;
+-----------------+----------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|cur_state ;
+------------------+------------------+------------------+----------------+------------------------------------------------+
; Name             ; cur_state.READ_2 ; cur_state.READ_1 ; cur_state.IDLE ; cur_state.DONE                                 ;
+------------------+------------------+------------------+----------------+------------------------------------------------+
; cur_state.IDLE   ; 0                ; 0                ; 0              ; 0                                              ;
; cur_state.READ_1 ; 0                ; 1                ; 1              ; 0                                              ;
; cur_state.READ_2 ; 1                ; 0                ; 1              ; 0                                              ;
; cur_state.DONE   ; 0                ; 0                ; 1              ; 1                                              ;
+------------------+------------------+------------------+----------------+------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|multiplexor:multiplexor|state ;
+--------------+---------------------------------------------------------------------------------------------+
; Name         ; state.WRITE2                                                                                ;
+--------------+---------------------------------------------------------------------------------------------+
; state.WRITE1 ; 0                                                                                           ;
; state.WRITE2 ; 1                                                                                           ;
+--------------+---------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|state ;
+-----------------+----------------------------------------------------------------------------------------------+
; Name            ; state.SEC_OUT                                                                                ;
+-----------------+----------------------------------------------------------------------------------------------+
; state.FIRST_OUT ; 0                                                                                            ;
; state.SEC_OUT   ; 1                                                                                            ;
+-----------------+----------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|cur_state ;
+------------------+------------------+------------------+----------------+------------------------------------------------+
; Name             ; cur_state.READ_2 ; cur_state.READ_1 ; cur_state.IDLE ; cur_state.DONE                                 ;
+------------------+------------------+------------------+----------------+------------------------------------------------+
; cur_state.IDLE   ; 0                ; 0                ; 0              ; 0                                              ;
; cur_state.READ_1 ; 0                ; 1                ; 1              ; 0                                              ;
; cur_state.READ_2 ; 1                ; 0                ; 1              ; 0                                              ;
; cur_state.DONE   ; 0                ; 0                ; 1              ; 1                                              ;
+------------------+------------------+------------------+----------------+------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor|state ;
+--------------+---------------------------------------------------------------------------------------------+
; Name         ; state.WRITE2                                                                                ;
+--------------+---------------------------------------------------------------------------------------------+
; state.WRITE1 ; 0                                                                                           ;
; state.WRITE2 ; 1                                                                                           ;
+--------------+---------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|state ;
+-----------------+----------------------------------------------------------------------------------------------+
; Name            ; state.SEC_OUT                                                                                ;
+-----------------+----------------------------------------------------------------------------------------------+
; state.FIRST_OUT ; 0                                                                                            ;
; state.SEC_OUT   ; 1                                                                                            ;
+-----------------+----------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|cur_state ;
+------------------+------------------+------------------+----------------+------------------------------------------------+
; Name             ; cur_state.READ_2 ; cur_state.READ_1 ; cur_state.IDLE ; cur_state.DONE                                 ;
+------------------+------------------+------------------+----------------+------------------------------------------------+
; cur_state.IDLE   ; 0                ; 0                ; 0              ; 0                                              ;
; cur_state.READ_1 ; 0                ; 1                ; 1              ; 0                                              ;
; cur_state.READ_2 ; 1                ; 0                ; 1              ; 0                                              ;
; cur_state.DONE   ; 0                ; 0                ; 1              ; 1                                              ;
+------------------+------------------+------------------+----------------+------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|state ;
+--------------+---------------------------------------------------------------------------------------------+
; Name         ; state.WRITE2                                                                                ;
+--------------+---------------------------------------------------------------------------------------------+
; state.WRITE1 ; 0                                                                                           ;
; state.WRITE2 ; 1                                                                                           ;
+--------------+---------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|state ;
+-----------------+----------------------------------------------------------------------------------------------+
; Name            ; state.SEC_OUT                                                                                ;
+-----------------+----------------------------------------------------------------------------------------------+
; state.FIRST_OUT ; 0                                                                                            ;
; state.SEC_OUT   ; 1                                                                                            ;
+-----------------+----------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|cur_state ;
+------------------+------------------+------------------+----------------+------------------------------------------------+
; Name             ; cur_state.READ_2 ; cur_state.READ_1 ; cur_state.IDLE ; cur_state.DONE                                 ;
+------------------+------------------+------------------+----------------+------------------------------------------------+
; cur_state.IDLE   ; 0                ; 0                ; 0              ; 0                                              ;
; cur_state.READ_1 ; 0                ; 1                ; 1              ; 0                                              ;
; cur_state.READ_2 ; 1                ; 0                ; 1              ; 0                                              ;
; cur_state.DONE   ; 0                ; 0                ; 1              ; 1                                              ;
+------------------+------------------+------------------+----------------+------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor|state ;
+--------------+------------------------------------------------------------------------------------------+
; Name         ; state.WRITE2                                                                             ;
+--------------+------------------------------------------------------------------------------------------+
; state.WRITE1 ; 0                                                                                        ;
; state.WRITE2 ; 1                                                                                        ;
+--------------+------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|state ;
+-----------------+-------------------------------------------------------------------------------------------------+
; Name            ; state.SEC_OUT                                                                                   ;
+-----------------+-------------------------------------------------------------------------------------------------+
; state.FIRST_OUT ; 0                                                                                               ;
; state.SEC_OUT   ; 1                                                                                               ;
+-----------------+-------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|cur_state ;
+------------------+------------------+------------------+----------------+-----------------------------------------------------+
; Name             ; cur_state.READ_2 ; cur_state.READ_1 ; cur_state.IDLE ; cur_state.DONE                                      ;
+------------------+------------------+------------------+----------------+-----------------------------------------------------+
; cur_state.IDLE   ; 0                ; 0                ; 0              ; 0                                                   ;
; cur_state.READ_1 ; 0                ; 1                ; 1              ; 0                                                   ;
; cur_state.READ_2 ; 1                ; 0                ; 1              ; 0                                                   ;
; cur_state.DONE   ; 0                ; 0                ; 1              ; 1                                                   ;
+------------------+------------------+------------------+----------------+-----------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |top_module|INVERT_ADDR:INVERT_ADDR|cur_state                                                ;
+-------------------+----------------+----------------+-------------------+-------------------+----------------+
; Name              ; cur_state.DONE ; cur_state.READ ; cur_state.WRITE_2 ; cur_state.WRITE_1 ; cur_state.IDLE ;
+-------------------+----------------+----------------+-------------------+-------------------+----------------+
; cur_state.IDLE    ; 0              ; 0              ; 0                 ; 0                 ; 0              ;
; cur_state.WRITE_1 ; 0              ; 0              ; 0                 ; 1                 ; 1              ;
; cur_state.WRITE_2 ; 0              ; 0              ; 1                 ; 0                 ; 1              ;
; cur_state.READ    ; 0              ; 1              ; 0                 ; 0                 ; 1              ;
; cur_state.DONE    ; 1              ; 0              ; 0                 ; 0                 ; 1              ;
+-------------------+----------------+----------------+-------------------+-------------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |top_module|uart_rx:UART_RX|state                        ;
+---------------+--------------+------------+---------------+--------------+
; Name          ; state.s_done ; state.s_rd ; state.s_start ; state.s_idle ;
+---------------+--------------+------------+---------------+--------------+
; state.s_idle  ; 0            ; 0          ; 0             ; 0            ;
; state.s_start ; 0            ; 0          ; 1             ; 1            ;
; state.s_rd    ; 0            ; 1          ; 0             ; 1            ;
; state.s_done  ; 1            ; 0          ; 0             ; 1            ;
+---------------+--------------+------------+---------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                          ; Latch Enable Signal                                                                    ; Free of Timing Hazards ;
+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------------+
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Im_o1[10] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Im_o2[10] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Re_o1[18] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Re_o2[18] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Re_o1[10] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Re_o2[10] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Im_o1[18] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Im_o2[18] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Re_o1[17] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Re_o2[17] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Im_o1[9]  ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Im_o2[9]  ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Re_o1[9]  ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Re_o2[9]  ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Im_o1[17] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Im_o2[17] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Im_o1[8]  ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Im_o2[8]  ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Re_o1[16] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Re_o2[16] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Re_o1[8]  ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Re_o2[8]  ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Im_o1[16] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Im_o2[16] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Re_o1[19] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Re_o2[19] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Im_o1[11] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Im_o2[11] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Re_o1[11] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Re_o2[11] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Im_o1[19] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Im_o2[19] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Re_o1[21] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Re_o2[21] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Im_o1[13] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Im_o2[13] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Re_o1[13] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Re_o2[13] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Im_o1[21] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Im_o2[21] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Im_o1[14] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Im_o2[14] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Re_o1[22] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Re_o2[22] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Re_o1[14] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Re_o2[14] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Im_o1[22] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Im_o2[22] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Im_o1[12] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Im_o2[12] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Re_o1[20] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Re_o2[20] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Re_o1[12] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Re_o2[12] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Im_o1[20] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Im_o2[20] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Re_o1[23] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Re_o2[23] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Im_o1[15] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Im_o2[15] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Re_o1[15] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Re_o2[15] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Im_o1[23] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Im_o2[23] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid    ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Im_o1[10]              ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Im_o2[10]              ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Im_o1[9]               ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Im_o2[9]               ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Im_o1[8]               ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Im_o2[8]               ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Im_o1[7]               ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Im_o2[7]               ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Im_o1[6]               ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Im_o2[6]               ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Im_o1[5]               ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Im_o2[5]               ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Im_o1[4]               ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Im_o2[4]               ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Im_o1[3]               ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Im_o2[3]               ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Im_o1[2]               ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Im_o2[2]               ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Im_o1[1]               ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Im_o2[1]               ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Im_o1[0]               ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Im_o2[0]               ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Re_o1[18]              ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Re_o2[18]              ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Re_o1[17]              ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Re_o2[17]              ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Re_o1[16]              ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Re_o2[16]              ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Re_o1[15]              ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Re_o2[15]              ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Re_o1[14]              ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Re_o2[14]              ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Re_o1[13]              ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Re_o2[13]              ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Re_o1[12]              ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid ; yes                    ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Re_o2[12]              ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid ; yes                    ;
; Number of user-specified and inferred latches = 672                                 ;                                                                                        ;                        ;
+-------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Register name                                                                                           ; Reason for Removal                                                                                      ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|i[0]        ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|i[0]                 ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|i[0]                 ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|i[0]                 ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|i[0]                 ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|i[0]                 ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|i[0]                 ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|i[0]            ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor|Re_o[0..7]                        ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor|Im_o[0..7]                        ; Lost fanout                                                                                             ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[0..7]                                                                 ; Stuck at GND due to stuck port data_in                                                                  ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[0..7]                                                                 ; Stuck at GND due to stuck port data_in                                                                  ;
; INVERT_ADDR:INVERT_ADDR|Re_o[0..7]                                                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; INVERT_ADDR:INVERT_ADDR|Im_o[0..7]                                                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Im_o[0..7]                                       ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Re_o[0..7]                                       ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Re_o1_temp[0..7]        ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Im_o1_temp[0..7]        ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Re_o2[0..7]             ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Im_o2[0..7]             ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Re_o1[0..7]             ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Im_o1[0..7]             ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor|Im_o[1..6]                        ; Merged with MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor|Im_o[0]               ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor|Re_o[0..6]                        ; Merged with MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor|Im_o[0]               ;
; INVERT_ADDR:INVERT_ADDR|Im_o[16..23]                                                                    ; Merged with INVERT_ADDR:INVERT_ADDR|Im_o[15]                                                            ;
; INVERT_ADDR:INVERT_ADDR|Re_o[16..23]                                                                    ; Merged with INVERT_ADDR:INVERT_ADDR|Re_o[15]                                                            ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[16..23]                                                               ; Merged with INVERT_ADDR:INVERT_ADDR|Im_o_temp[15]                                                       ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[16..23]                                                               ; Merged with INVERT_ADDR:INVERT_ADDR|Re_o_temp[15]                                                       ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor|Im_o[0]                           ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|Im_o[0..6]                                    ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|Re_o[0..6]                                    ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o1_temp[0..6]           ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o1_temp[0..6]           ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[0..6]                ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[0..6]                ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o1[0..6]                ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o1[0..6]                ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor|Re_o[7]                           ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor|Im_o[7]                           ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|Im_o[7]                                       ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|Re_o[7]                                       ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o1_temp[7]              ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o1_temp[7]              ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[7]                   ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[7]                   ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o1[7]                   ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o1[7]                   ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|sin_data[1,2,9]                               ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|sin_data[0..3,6,8,9,11]                       ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|cos_data[0..3]                                ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|sin_data[0..11]                               ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|cos_data[0..11,13]                            ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[1,2,9]          ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_sin_data[0..3,6,8,9,11]  ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[0..3]           ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_sin_data[0..11]          ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_cos_data[0..11,13]       ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|sin_data[13]                                  ; Merged with MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|sin_data[12]                      ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|sin_data[13]                                  ; Merged with MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|sin_data[12]                      ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|sin_data[6]                                   ; Merged with MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|sin_data[0]                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|sin_data[13]                                  ; Merged with MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|sin_data[12]                      ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|sin_data[3]                                   ; Merged with MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|cos_data[0]                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|cos_data[2]                                   ; Merged with MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|cos_data[1]                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|cos_data[13]                                  ; Merged with MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|cos_data[5]                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|cos_data[11]                                  ; Merged with MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|cos_data[6]                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|sin_data[6,11]                                ; Merged with MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|sin_data[0]                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|sin_data[13]                                  ; Merged with MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|sin_data[12]                      ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|sin_data[4,5,7,10]                            ; Merged with MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|cos_data[4]                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|cos_data[7,10,13]                             ; Merged with MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|cos_data[5]                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|cos_data[8,9,11]                              ; Merged with MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|cos_data[6]                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|sin_data[13]                                  ; Merged with MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|sin_data[12]                      ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|sin_data[12,13]                               ; Merged with MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|cos_data[12]                      ;
; uart_tx:UART_TX|state~5                                                                                 ; Lost fanout                                                                                             ;
; uart_tx:UART_TX|state~6                                                                                 ; Lost fanout                                                                                             ;
; PROCESS_O_DATA:PROCESS_O_DATA|cur_state~4                                                               ; Lost fanout                                                                                             ;
; PROCESS_O_DATA:PROCESS_O_DATA|cur_state~5                                                               ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|cur_state~4         ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|cur_state~5         ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|cur_state~6         ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor|state~7                           ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|state~7                       ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|cur_state~4 ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|cur_state~5 ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|state~7                        ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|state~7                    ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|cur_state~4          ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|cur_state~5          ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|state~7                        ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|state~7                    ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|cur_state~4          ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|cur_state~5          ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|multiplexor:multiplexor|state~7                        ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|state~7                    ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|cur_state~4          ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|cur_state~5          ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|multiplexor:multiplexor|state~7                        ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|state~7                    ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|cur_state~4          ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|cur_state~5          ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor|state~7                        ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|state~7                    ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|cur_state~4          ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|cur_state~5          ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|state~7                        ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|state~7                    ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|cur_state~4          ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|cur_state~5          ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor|state~7                           ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|state~7                 ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|cur_state~4     ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|cur_state~5     ; Lost fanout                                                                                             ;
; INVERT_ADDR:INVERT_ADDR|cur_state~8                                                                     ; Lost fanout                                                                                             ;
; uart_rx:UART_RX|state~11                                                                                ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[13]             ; Merged with MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[12] ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[13]             ; Merged with MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[12] ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[6]              ; Merged with MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[0]  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[13]             ; Merged with MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[12] ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[3]              ; Merged with MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[0]  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[2]              ; Merged with MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[1]  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[5]              ; Merged with MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[13] ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[6]              ; Merged with MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[11] ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[6,11]           ; Merged with MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[0]  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[13]             ; Merged with MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[12] ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_sin_data[4,5,7,10]       ; Merged with MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[5,7,13]         ; Merged with MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10] ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[6,8,9]          ; Merged with MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11] ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_sin_data[13]             ; Merged with MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_sin_data[12] ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_sin_data[13]             ; Merged with MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_sin_data[12] ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|Im_o[0..6]                     ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|Re_o[0..6]                     ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[17]                       ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re~1                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[18]                       ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re~2                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[19]                       ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re~3                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[20]                       ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re~4                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[21]                       ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re~5                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[22]                       ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re~6                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[23]                       ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re~7                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[17]                       ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im~1                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[18]                       ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im~2                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[19]                       ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im~3                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[20]                       ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im~4                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[21]                       ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im~5                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[22]                       ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im~6                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[23]                       ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im~7                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|Im_o[7]                        ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|Re_o[7]                        ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[24]                       ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re~8                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[24]                       ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im~8                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|i[2..7]              ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|i[3..7]              ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|i[4..7]              ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|i[5..7]              ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|i[6,7]               ; Lost fanout                                                                                             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|i[7]                 ; Lost fanout                                                                                             ;
; uart_tx:UART_TX|tx_bits[3]                                                                              ; Stuck at GND due to stuck port data_in                                                                  ;
; Total Number of Removed Registers = 470                                                                 ;                                                                                                         ;
+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------+
; Register name                                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                         ;
+-----------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------+
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor|Im_o[0]           ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|Im_o[0],                             ;
;                                                                                         ; due to stuck port data_in ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|Im_o[1],                             ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|Im_o[2],                             ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|Im_o[3],                             ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|Im_o[4],                             ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|Im_o[5],                             ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|Im_o[6],                             ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|Re_o[0],                             ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|Re_o[1],                             ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|Re_o[2],                             ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|Re_o[3],                             ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|Re_o[4],                             ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|Re_o[5],                             ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|Re_o[6],                             ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o1_temp[6],    ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o1_temp[5],    ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o1_temp[4],    ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o1_temp[3],    ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o1_temp[2],    ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o1_temp[1],    ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o1_temp[0],    ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o1_temp[6],    ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o1_temp[5],    ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o1_temp[4],    ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o1_temp[3],    ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o1_temp[2],    ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o1_temp[1],    ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o1_temp[0],    ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[6],         ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[5],         ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[4],         ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[3],         ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[2],         ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[1],         ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[0],         ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[6],         ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[5],         ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[4],         ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[3],         ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[2],         ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[1],         ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[0],         ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o1[6],         ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o1[5],         ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o1[4],         ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o1[3],         ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o1[2],         ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o1[1],         ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o1[0],         ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o1[6],         ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o1[5],         ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o1[4],         ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o1[3],         ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o1[2],         ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o1[1],         ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o1[0],         ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|Im_o[7],                             ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|Re_o[7],                             ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o1_temp[7],    ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o1_temp[7],    ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[7],         ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[7],         ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o1[7],         ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o1[7],         ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|Im_o[7],              ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|Re_o[7],              ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[24],             ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[24]              ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[7]                                                    ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[7],                                                               ;
;                                                                                         ; due to stuck port data_in ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Im_o[0],                                ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Im_o[1],                                ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Im_o[2],                                ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Im_o[3],                                ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Im_o[4],                                ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Im_o[5],                                ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Im_o[6],                                ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Im_o[7],                                ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Im_o1_temp[7], ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Im_o1_temp[6], ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Im_o1_temp[5], ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Im_o1_temp[4], ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Im_o1_temp[3], ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Im_o1_temp[2], ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Im_o1_temp[1], ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Im_o1_temp[0], ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Im_o2[7],      ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Im_o2[6],      ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Im_o2[5],      ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Im_o2[4],      ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Im_o2[3],      ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Im_o2[2],      ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Im_o2[1],      ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Im_o2[0],      ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Im_o1[7],      ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Im_o1[6],      ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Im_o1[5],      ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Im_o1[4],      ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Im_o1[3],      ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Im_o1[2],      ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Im_o1[1],      ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Im_o1[0]       ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[7]                                                    ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[7],                                                               ;
;                                                                                         ; due to stuck port data_in ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Re_o[0],                                ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Re_o[1],                                ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Re_o[2],                                ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Re_o[3],                                ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Re_o[4],                                ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Re_o[5],                                ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Re_o[6],                                ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Re_o[7],                                ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Re_o1_temp[7], ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Re_o1_temp[6], ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Re_o1_temp[5], ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Re_o1_temp[4], ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Re_o1_temp[3], ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Re_o1_temp[2], ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Re_o1_temp[1], ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Re_o1_temp[0], ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Re_o2[7],      ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Re_o2[6],      ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Re_o2[5],      ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Re_o2[4],      ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Re_o2[3],      ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Re_o2[2],      ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Re_o2[1],      ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Re_o2[0],      ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Re_o1[7],      ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Re_o1[6],      ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Re_o1[5],      ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Re_o1[4],      ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Re_o1[3],      ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Re_o1[2],      ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Re_o1[1],      ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Re_o1[0]       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|sin_data[11]                  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_sin_data[11],   ;
;                                                                                         ; due to stuck port data_in ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|Im_o[0],              ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|Im_o[1],              ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|Im_o[2],              ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|Im_o[3],              ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|Im_o[4],              ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|Re_o[0],              ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|Re_o[1],              ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|Re_o[2],              ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|Re_o[3],              ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|Re_o[4],              ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[17],             ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[18],             ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[19],             ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[20],             ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[21],             ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[17],             ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[18],             ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[19],             ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[20],             ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[21]              ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|i[7] ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|i[6],       ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|i[5],       ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|i[4],       ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|i[3],       ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|i[2]        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|i[7] ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|i[6],       ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|i[5],       ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|i[4],       ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|i[3]        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|i[7] ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|i[6],       ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|i[5],       ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|i[4]        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|i[7] ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|i[6],       ;
;                                                                                         ;                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|i[5]        ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[2]                                                    ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[2]                                                                ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[1]                                                    ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[1]                                                                ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[0]                                                    ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[0]                                                                ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[6]                                                    ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[6]                                                                ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[5]                                                    ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[5]                                                                ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[4]                                                    ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[4]                                                                ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[3]                                                    ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[3]                                                                ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[2]                                                    ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[2]                                                                ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[1]                                                    ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[1]                                                                ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[0]                                                    ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Im_o[0]                                                                ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|sin_data[9]                   ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[9]     ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|sin_data[2]                   ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[2]     ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|sin_data[1]                   ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[1]     ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|sin_data[11]                  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_sin_data[11]    ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|sin_data[9]                   ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_sin_data[9]     ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|sin_data[8]                   ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_sin_data[8]     ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|sin_data[6]                   ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_sin_data[6]     ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|sin_data[3]                   ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_sin_data[3]     ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|sin_data[2]                   ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_sin_data[2]     ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|sin_data[1]                   ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_sin_data[1]     ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|sin_data[0]                   ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_sin_data[0]     ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|cos_data[3]                   ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[3]     ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|cos_data[2]                   ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[2]     ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|cos_data[1]                   ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[1]     ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|cos_data[0]                   ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[0]     ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|sin_data[10]                  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_sin_data[10]    ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|sin_data[9]                   ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_sin_data[9]     ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|sin_data[8]                   ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_sin_data[8]     ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|sin_data[7]                   ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_sin_data[7]     ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|sin_data[6]                   ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_sin_data[6]     ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|sin_data[5]                   ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_sin_data[5]     ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|sin_data[4]                   ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_sin_data[4]     ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|sin_data[3]                   ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_sin_data[3]     ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|sin_data[2]                   ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_sin_data[2]     ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|sin_data[1]                   ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_sin_data[1]     ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|sin_data[0]                   ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_sin_data[0]     ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|cos_data[13]                  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_cos_data[13]    ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|cos_data[11]                  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_cos_data[11]    ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|cos_data[10]                  ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_cos_data[10]    ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|cos_data[9]                   ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_cos_data[9]     ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|cos_data[8]                   ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_cos_data[8]     ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|cos_data[7]                   ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_cos_data[7]     ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|cos_data[6]                   ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_cos_data[6]     ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|cos_data[5]                   ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_cos_data[5]     ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|cos_data[4]                   ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_cos_data[4]     ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|cos_data[3]                   ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_cos_data[3]     ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|cos_data[2]                   ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_cos_data[2]     ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|cos_data[1]                   ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_cos_data[1]     ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|cos_data[0]                   ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_cos_data[0]     ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|Im_o[5]        ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[22]              ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|Im_o[6]        ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[23]              ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|Re_o[5]        ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[22]              ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|Re_o[6]        ; Stuck at GND              ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[23]              ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[6]                                                    ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[6]                                                                ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[5]                                                    ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[5]                                                                ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[4]                                                    ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[4]                                                                ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[3]                                                    ; Stuck at GND              ; INVERT_ADDR:INVERT_ADDR|Re_o[3]                                                                ;
;                                                                                         ; due to stuck port data_in ;                                                                                                ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|i[7] ; Lost Fanouts              ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|i[6]        ;
+-----------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3635  ;
; Number of registers using Synchronous Clear  ; 49    ;
; Number of registers using Synchronous Load   ; 369   ;
; Number of registers using Asynchronous Clear ; 448   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2598  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                         ;
+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; Register Name                                                                         ; RAM Name                                                                   ;
+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[0]  ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[1]  ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[2]  ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[3]  ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[4]  ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[5]  ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[6]  ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[7]  ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[8]  ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[9]  ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[10] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[11] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[12] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[13] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[14] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[15] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[16] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[17] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[18] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[19] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[20] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[21] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[22] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[23] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[24] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[25] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[26] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[27] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[28] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[29] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[30] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[31] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[32] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[0]  ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[1]  ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[2]  ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[3]  ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[4]  ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[5]  ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[6]  ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[7]  ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[8]  ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[9]  ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[10] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[11] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[12] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[13] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[14] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[15] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[16] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[17] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[18] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[19] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[20] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[21] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[22] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[23] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[24] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[25] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[26] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[27] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[28] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[29] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[30] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[31] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[32] ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0 ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[0]         ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[1]         ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[2]         ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[3]         ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[4]         ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[5]         ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[6]         ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[7]         ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[8]         ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[9]         ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[10]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[11]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[12]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[13]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[14]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[15]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[16]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[17]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[18]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[19]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[20]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[21]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[22]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[23]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[24]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[25]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[26]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[27]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[28]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[29]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[30]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[31]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[32]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[33]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[34]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[35]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[36]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[37]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[38]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[39]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[40]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[0]         ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[1]         ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[2]         ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[3]         ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[4]         ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[5]         ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[6]         ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[7]         ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[8]         ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[9]         ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[10]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[11]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[12]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[13]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[14]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[15]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[16]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[17]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[18]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[19]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[20]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[21]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[22]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[23]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[24]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[25]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[26]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[27]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[28]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[29]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[30]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[31]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[32]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[33]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[34]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[35]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[36]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[37]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[38]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[39]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[40]        ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[0]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[1]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[2]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[3]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[4]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[5]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[6]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[7]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[8]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[9]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[10]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[11]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[12]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[13]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[14]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[15]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[16]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[17]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[18]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[19]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[20]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[21]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[22]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[23]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[24]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[25]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[26]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[27]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[28]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[29]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[30]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[31]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[32]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[33]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[34]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[35]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[36]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[37]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[38]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[39]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[40]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[0]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[1]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[2]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[3]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[4]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[5]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[6]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[7]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[8]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[9]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[10]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[11]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[12]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[13]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[14]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[15]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[16]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[17]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[18]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[19]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[20]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[21]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[22]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[23]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[24]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[25]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[26]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[27]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[28]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[29]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[30]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[31]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[32]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[33]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[34]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[35]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[36]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[37]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[38]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[39]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[40]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[0]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[1]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[2]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[3]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[4]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[5]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[6]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[7]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[8]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[9]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[10]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[11]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[12]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[13]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[14]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[15]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[16]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[17]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[18]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[19]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[20]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[21]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[22]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[23]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[24]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[25]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[26]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[27]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[28]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[29]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[30]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[31]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[32]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[33]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[34]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[35]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[36]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[37]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[38]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[39]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[40]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[0]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[1]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[2]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[3]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[4]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[5]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[6]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[7]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[8]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[9]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[10]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[11]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[12]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[13]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[14]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[15]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[16]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[17]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[18]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[19]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[20]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[21]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[22]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[23]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[24]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[25]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[26]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[27]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[28]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[29]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[30]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[31]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[32]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[33]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[34]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[35]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[36]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[37]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[38]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[39]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[40]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[0]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[1]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[2]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[3]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[4]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[5]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[6]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[7]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[8]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[9]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[10]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[11]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[12]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[13]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[14]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[15]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[16]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[17]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[18]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[19]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[20]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[21]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[22]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[23]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[24]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[25]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[26]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[27]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[28]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[29]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[30]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[31]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[32]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[33]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[34]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[35]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[36]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[37]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[38]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[39]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[40]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[0]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[1]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[2]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[3]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[4]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[5]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[6]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[7]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[8]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[9]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[10]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[11]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[12]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[13]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[14]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[15]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[16]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[17]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[18]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[19]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[20]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[21]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[22]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[23]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[24]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[25]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[26]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[27]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[28]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[29]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[30]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[31]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[32]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[33]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[34]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[35]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[36]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[37]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[38]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[39]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[40]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[0]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[1]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[2]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[3]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[4]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[5]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[6]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[7]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[8]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[9]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[10]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[11]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[12]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[13]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[14]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[15]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[16]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[17]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[18]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[19]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[20]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[21]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[22]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[23]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[24]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[25]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[26]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[27]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[28]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[29]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[30]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[31]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[32]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[33]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[34]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[35]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[36]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[37]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[38]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[39]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[40]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[0]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[1]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[2]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[3]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[4]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[5]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[6]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[7]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[8]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[9]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[10]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[11]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[12]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[13]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[14]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[15]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[16]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[17]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[18]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[19]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[20]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[21]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[22]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[23]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[24]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[25]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[26]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[27]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[28]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[29]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[30]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[31]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[32]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[33]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[34]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[35]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[36]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[37]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[38]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[39]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[40]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[0]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[1]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[2]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[3]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[4]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[5]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[6]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[7]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[8]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[9]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[10]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[11]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[12]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[13]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[14]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[15]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[16]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[17]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[18]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[19]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[20]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[21]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[22]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[23]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[24]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[25]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[26]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[27]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[28]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[29]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[30]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[31]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[32]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[33]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[34]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[35]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[36]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[37]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[38]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[39]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[40]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[0]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[1]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[2]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[3]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[4]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[5]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[6]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[7]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[8]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[9]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[10]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[11]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[12]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[13]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[14]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[15]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[16]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[17]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[18]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[19]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[20]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[21]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[22]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[23]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[24]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[25]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[26]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[27]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[28]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[29]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[30]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[31]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[32]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[33]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[34]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[35]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[36]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[37]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[38]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[39]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[40]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[0]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[1]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[2]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[3]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[4]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[5]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[6]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[7]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[8]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[9]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[10]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[11]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[12]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[13]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[14]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[15]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[16]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[17]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[18]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[19]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[20]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[21]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[22]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[23]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[24]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[25]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[26]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[27]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[28]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[29]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[30]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[31]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[32]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[0]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[1]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[2]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[3]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[4]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[5]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[6]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[7]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[8]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[9]      ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[10]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[11]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[12]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[13]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[14]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[15]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[16]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[17]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[18]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[19]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[20]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[21]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[22]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[23]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[24]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[25]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[26]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[27]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[28]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[29]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[30]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[31]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[32]     ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0     ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[0]         ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[1]         ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[2]         ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[3]         ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[4]         ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[5]         ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[6]         ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[7]         ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[8]         ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[9]         ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[10]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[11]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[12]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[13]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[14]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[15]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[16]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[17]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[18]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[19]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[20]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[21]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[22]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[23]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[24]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[25]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[26]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[27]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[28]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[29]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[30]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[31]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[32]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[0]         ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[1]         ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[2]         ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[3]         ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[4]         ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[5]         ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[6]         ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[7]         ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[8]         ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[9]         ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[10]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[11]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[12]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[13]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[14]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[15]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[16]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[17]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[18]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[19]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[20]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[21]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[22]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[23]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[24]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[25]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[26]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[27]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[28]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[29]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[30]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[31]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[32]        ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0        ;
+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                           ; Megafunction                                                                                                      ; Type       ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|sin_data[0..13]                                                  ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|sin_rtl_0                                                  ; RAM        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|cos_data[0..13]                                                  ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|cos_rtl_0                                                  ; RAM        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|data[0..2][0..7] ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|data_rtl_0 ; SHIFT_TAPS ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|shift_register:shift_register|data[0..2][0..7] ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|data_rtl_0 ; SHIFT_TAPS ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|multiplexor:multiplexor|shift_register:shift_register|data[0..2][0..7] ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|data_rtl_0 ; SHIFT_TAPS ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|multiplexor:multiplexor|shift_register:shift_register|data[0..2][0..7] ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|data_rtl_0 ; SHIFT_TAPS ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor|shift_register:shift_register|data[0..2][0..7] ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|data_rtl_0 ; SHIFT_TAPS ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|shift_register:shift_register|data[0..2][0..7] ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|data_rtl_0 ; SHIFT_TAPS ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor|shift_register:shift_register|data[0..2][0..7]    ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|data_rtl_0 ; SHIFT_TAPS ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor|shift_register:shift_register|data[0..2][0..7]    ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|data_rtl_0 ; SHIFT_TAPS ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_module|PROCESS_O_DATA:PROCESS_O_DATA|data_out[6]                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor|Re_o[13]                     ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|Re_o[21]                  ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|Im_o[2]                   ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|multiplexor:multiplexor|Re_o[3]                   ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|multiplexor:multiplexor|Im_o[8]                   ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor|Re_o[2]                   ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|Im_o[14]                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor|Re_o[8]                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_module|INVERT_ADDR:INVERT_ADDR|shift_rd_ptr[2]                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|Im_o[14]                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|Re_o[8]                              ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|Re_o[1]                                     ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|Im_o[3]                                     ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|Im_o[13]                                 ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|Re_o[15]                                 ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|Re_o[12]                                 ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|Im_o[0]                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|Im_o[4]                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|Re_o[13]                                 ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|Re_o[1]                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|Im_o[1]                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|Im_o[1]                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|Re_o[1]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|Re_o[8]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|Im_o[15]                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Re_o[8]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|Im_o[14]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_module|INVERT_ADDR:INVERT_ADDR|rd_ptr[5]                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor|state                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|state                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|state                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|state                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|state                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|state                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|multiplexor:multiplexor|state                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|state                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|multiplexor:multiplexor|state                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|state                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor|state                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|state                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|state                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|state                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor|state                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|state              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|Selector15      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|Selector14      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|Selector13      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|Selector14      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|Selector11      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|Selector11 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:sin_rtl_0|altsyncram_sq71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:cos_rtl_0|altsyncram_tq71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|altsyncram_9l31:altsyncram4 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top_module ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                    ;
; N              ; 256   ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_rx:UART_RX ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; bit_width      ; 8     ; Signed Integer                      ;
; t_1_bit        ; 1001  ; Unsigned Binary                     ;
; t_half_1_bit   ; 0100  ; Unsigned Binary                     ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: INVERT_ADDR:INVERT_ADDR ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; bit_width      ; 24    ; Signed Integer                              ;
; N              ; 256   ; Signed Integer                              ;
; SIZE           ; 8     ; Signed Integer                              ;
; t_1_bit        ; 1001  ; Unsigned Binary                             ;
; t_half_1_bit   ; 0100  ; Unsigned Binary                             ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; t_1_bit        ; 1001  ; Unsigned Binary                           ;
; bit_width      ; 24    ; Signed Integer                            ;
; N              ; 256   ; Signed Integer                            ;
; SIZE           ; 8     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|First_stage:First_stage ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; t_1_bit        ; 1001  ; Unsigned Binary                                                   ;
; bit_width      ; 24    ; Signed Integer                                                    ;
; N              ; 256   ; Signed Integer                                                    ;
; SIZE           ; 8     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; N              ; 256   ; Signed Integer                                                                                              ;
; SIZE           ; 8     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                             ;
; N              ; 256   ; Signed Integer                                                             ;
; SIZE           ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                            ;
; SIZE           ; 8     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor|shift_register:shift_register ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                          ;
; depth          ; 3     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; stage_FFT      ; 2     ; Signed Integer                                                       ;
; t_1_bit        ; 1001  ; Unsigned Binary                                                      ;
; bit_width      ; 24    ; Signed Integer                                                       ;
; N              ; 256   ; Signed Integer                                                       ;
; SIZE           ; 8     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; stage_FFT      ; 2     ; Signed Integer                                                                                         ;
; N              ; 256   ; Signed Integer                                                                                         ;
; SIZE           ; 8     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|shift_register:shift_register ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                       ;
; depth          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                ;
; N              ; 256   ; Signed Integer                                                                ;
; SIZE           ; 8     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX ;
+---------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------+
; bit_width           ; 24    ; Signed Integer                                                              ;
; bit_width_tw_factor ; 14    ; Signed Integer                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                               ;
; SIZE           ; 8     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|shift_register:shift_register ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                             ;
; depth          ; 3     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; stage_FFT      ; 3     ; Signed Integer                                                       ;
; t_1_bit        ; 1001  ; Unsigned Binary                                                      ;
; bit_width      ; 24    ; Signed Integer                                                       ;
; N              ; 256   ; Signed Integer                                                       ;
; SIZE           ; 8     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; stage_FFT      ; 3     ; Signed Integer                                                                                         ;
; N              ; 256   ; Signed Integer                                                                                         ;
; SIZE           ; 8     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|shift_register:shift_register ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 2     ; Signed Integer                                                                                                                       ;
; depth          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                ;
; N              ; 256   ; Signed Integer                                                                ;
; SIZE           ; 8     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX ;
+---------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------+
; bit_width           ; 24    ; Signed Integer                                                              ;
; bit_width_tw_factor ; 14    ; Signed Integer                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                               ;
; SIZE           ; 8     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor|shift_register:shift_register ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                             ;
; depth          ; 3     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; stage_FFT      ; 4     ; Signed Integer                                                       ;
; t_1_bit        ; 1001  ; Unsigned Binary                                                      ;
; bit_width      ; 24    ; Signed Integer                                                       ;
; N              ; 256   ; Signed Integer                                                       ;
; SIZE           ; 8     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; stage_FFT      ; 4     ; Signed Integer                                                                                         ;
; N              ; 256   ; Signed Integer                                                                                         ;
; SIZE           ; 8     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|shift_register:shift_register ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                                                                       ;
; depth          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                ;
; N              ; 256   ; Signed Integer                                                                ;
; SIZE           ; 8     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX ;
+---------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------+
; bit_width           ; 24    ; Signed Integer                                                              ;
; bit_width_tw_factor ; 14    ; Signed Integer                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|multiplexor:multiplexor ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                               ;
; SIZE           ; 8     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|multiplexor:multiplexor|shift_register:shift_register ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                             ;
; depth          ; 3     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; stage_FFT      ; 5     ; Signed Integer                                                       ;
; t_1_bit        ; 1001  ; Unsigned Binary                                                      ;
; bit_width      ; 24    ; Signed Integer                                                       ;
; N              ; 256   ; Signed Integer                                                       ;
; SIZE           ; 8     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; stage_FFT      ; 5     ; Signed Integer                                                                                         ;
; N              ; 256   ; Signed Integer                                                                                         ;
; SIZE           ; 8     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|shift_register:shift_register ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                                                                       ;
; depth          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                ;
; N              ; 256   ; Signed Integer                                                                ;
; SIZE           ; 8     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX ;
+---------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------+
; bit_width           ; 24    ; Signed Integer                                                              ;
; bit_width_tw_factor ; 14    ; Signed Integer                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|multiplexor:multiplexor ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                               ;
; SIZE           ; 8     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|multiplexor:multiplexor|shift_register:shift_register ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                             ;
; depth          ; 3     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; stage_FFT      ; 6     ; Signed Integer                                                       ;
; t_1_bit        ; 1001  ; Unsigned Binary                                                      ;
; bit_width      ; 24    ; Signed Integer                                                       ;
; N              ; 256   ; Signed Integer                                                       ;
; SIZE           ; 8     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; stage_FFT      ; 6     ; Signed Integer                                                                                         ;
; N              ; 256   ; Signed Integer                                                                                         ;
; SIZE           ; 8     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|shift_register:shift_register ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 5     ; Signed Integer                                                                                                                       ;
; depth          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                ;
; N              ; 256   ; Signed Integer                                                                ;
; SIZE           ; 8     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX ;
+---------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------+
; bit_width           ; 24    ; Signed Integer                                                              ;
; bit_width_tw_factor ; 14    ; Signed Integer                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                               ;
; SIZE           ; 8     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|shift_register:shift_register ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                             ;
; depth          ; 3     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; stage_FFT      ; 7     ; Signed Integer                                                       ;
; t_1_bit        ; 1001  ; Unsigned Binary                                                      ;
; bit_width      ; 24    ; Signed Integer                                                       ;
; N              ; 256   ; Signed Integer                                                       ;
; SIZE           ; 8     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; stage_FFT      ; 7     ; Signed Integer                                                                                         ;
; N              ; 256   ; Signed Integer                                                                                         ;
; SIZE           ; 8     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|shift_register:shift_register ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 6     ; Signed Integer                                                                                                                       ;
; depth          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                ;
; N              ; 256   ; Signed Integer                                                                ;
; SIZE           ; 8     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX ;
+---------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------+
; bit_width           ; 24    ; Signed Integer                                                              ;
; bit_width_tw_factor ; 14    ; Signed Integer                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                               ;
; SIZE           ; 8     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                             ;
; depth          ; 3     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; stage_FFT      ; 8     ; Signed Integer                                                    ;
; t_1_bit        ; 1001  ; Unsigned Binary                                                   ;
; bit_width      ; 24    ; Signed Integer                                                    ;
; N              ; 256   ; Signed Integer                                                    ;
; SIZE           ; 8     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; stage_FFT      ; 8     ; Signed Integer                                                                                                  ;
; N              ; 256   ; Signed Integer                                                                                                  ;
; SIZE           ; 8     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|shift_register:shift_register ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 7     ; Signed Integer                                                                                                                                ;
; depth          ; 2     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                             ;
; N              ; 256   ; Signed Integer                                                             ;
; SIZE           ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2 ;
+---------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------+
; bit_width           ; 24    ; Signed Integer                                                                           ;
; bit_width_tw_factor ; 14    ; Signed Integer                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                            ;
; SIZE           ; 8     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor|shift_register:shift_register ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                                          ;
; depth          ; 3     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; t_1_bit        ; 1001  ; Unsigned Binary                                               ;
; bit_width      ; 24    ; Signed Integer                                                ;
; N              ; 256   ; Signed Integer                                                ;
; SIZE           ; 8     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; t_1_bit        ; 1001  ; Unsigned Binary                                                                                         ;
; N              ; 256   ; Signed Integer                                                                                          ;
; SIZE           ; 8     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; bit_width      ; 24    ; Signed Integer                                                                    ;
; N              ; 256   ; Signed Integer                                                                    ;
; SIZE           ; 8     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PROCESS_O_DATA:PROCESS_O_DATA ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; t_1_bit        ; 1001  ; Unsigned Binary                                   ;
; bit_width      ; 24    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:UART_TX ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; t_1_bit        ; 1001  ; Unsigned Binary                     ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Im_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 16                   ; Untyped                                                                    ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                    ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 16                   ; Untyped                                                                    ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_80h1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Re_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 16                   ; Untyped                                                                    ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                    ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 16                   ; Untyped                                                                    ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_80h1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:sin_rtl_0 ;
+------------------------------------+------------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                         ;
+------------------------------------+------------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                      ;
; OPERATION_MODE                     ; ROM                                      ; Untyped                                      ;
; WIDTH_A                            ; 14                                       ; Untyped                                      ;
; WIDTHAD_A                          ; 7                                        ; Untyped                                      ;
; NUMWORDS_A                         ; 128                                      ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                      ;
; WIDTH_B                            ; 1                                        ; Untyped                                      ;
; WIDTHAD_B                          ; 1                                        ; Untyped                                      ;
; NUMWORDS_B                         ; 1                                        ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                        ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                      ;
; INIT_FILE                          ; db/top_module.ram0_RAM8_3d4ea3cf.hdl.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                             ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_sq71                          ; Untyped                                      ;
+------------------------------------+------------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Re_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                             ;
; WIDTH_A                            ; 24                   ; Untyped                                                             ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                             ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 24                   ; Untyped                                                             ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_60h1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:cos_rtl_0 ;
+------------------------------------+------------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                         ;
+------------------------------------+------------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                      ;
; OPERATION_MODE                     ; ROM                                      ; Untyped                                      ;
; WIDTH_A                            ; 14                                       ; Untyped                                      ;
; WIDTHAD_A                          ; 7                                        ; Untyped                                      ;
; NUMWORDS_A                         ; 128                                      ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                      ;
; WIDTH_B                            ; 1                                        ; Untyped                                      ;
; WIDTHAD_B                          ; 1                                        ; Untyped                                      ;
; NUMWORDS_B                         ; 1                                        ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                        ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                      ;
; INIT_FILE                          ; db/top_module.ram1_RAM8_3d4ea3cf.hdl.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                             ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_tq71                          ; Untyped                                      ;
+------------------------------------+------------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                             ;
; WIDTH_A                            ; 24                   ; Untyped                                                             ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                             ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 24                   ; Untyped                                                             ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_60h1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 24                   ; Untyped                                                                ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 24                   ; Untyped                                                                ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_60h1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Re_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 24                   ; Untyped                                                                ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 24                   ; Untyped                                                                ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_60h1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Re_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 24                   ; Untyped                                                                ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 24                   ; Untyped                                                                ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_60h1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Im_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 24                   ; Untyped                                                                ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 24                   ; Untyped                                                                ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_60h1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 24                   ; Untyped                                                                ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 24                   ; Untyped                                                                ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_60h1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Re_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 24                   ; Untyped                                                                ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 24                   ; Untyped                                                                ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_60h1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Re_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 24                   ; Untyped                                                                ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 24                   ; Untyped                                                                ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_60h1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Im_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 24                   ; Untyped                                                                ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 24                   ; Untyped                                                                ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_60h1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Im_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 24                   ; Untyped                                                                ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 24                   ; Untyped                                                                ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_60h1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Re_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 24                   ; Untyped                                                                ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 24                   ; Untyped                                                                ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_60h1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|altsyncram:mem_Re_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 16                   ; Untyped                                                                ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 16                   ; Untyped                                                                ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_80h1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|altsyncram:mem_Im_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 16                   ; Untyped                                                                ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 16                   ; Untyped                                                                ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_80h1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|altsyncram:mem_Re_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                             ;
; WIDTH_A                            ; 16                   ; Untyped                                                             ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                             ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 16                   ; Untyped                                                             ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_80h1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|altsyncram:mem_Im_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                             ;
; WIDTH_A                            ; 16                   ; Untyped                                                             ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                             ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 16                   ; Untyped                                                             ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_80h1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                           ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                        ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                        ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                                                        ;
; WIDTH          ; 64             ; Untyped                                                                                                                                        ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER ; shift_taps_f6m ; Untyped                                                                                                                                        ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                      ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                            ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                   ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                                                   ;
; LPM_WIDTHP                                     ; 38           ; Untyped                                                                   ;
; LPM_WIDTHR                                     ; 38           ; Untyped                                                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                   ;
; LATENCY                                        ; 0            ; Untyped                                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                   ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                   ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                      ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                            ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                   ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                                                   ;
; LPM_WIDTHP                                     ; 38           ; Untyped                                                                   ;
; LPM_WIDTHR                                     ; 38           ; Untyped                                                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                   ;
; LATENCY                                        ; 0            ; Untyped                                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                   ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                   ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult6 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                      ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                            ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                   ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                                   ;
; LPM_WIDTHP                                     ; 37           ; Untyped                                                                   ;
; LPM_WIDTHR                                     ; 37           ; Untyped                                                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                   ;
; LATENCY                                        ; 0            ; Untyped                                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                   ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                   ;
; CBXI_PARAMETER                                 ; mult_o9t     ; Untyped                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                   ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult7 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                      ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                            ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                   ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                                   ;
; LPM_WIDTHP                                     ; 37           ; Untyped                                                                   ;
; LPM_WIDTHR                                     ; 37           ; Untyped                                                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                   ;
; LATENCY                                        ; 0            ; Untyped                                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                   ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                   ;
; CBXI_PARAMETER                                 ; mult_o9t     ; Untyped                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                   ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                      ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                            ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                   ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                                                   ;
; LPM_WIDTHP                                     ; 38           ; Untyped                                                                   ;
; LPM_WIDTHR                                     ; 38           ; Untyped                                                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                   ;
; LATENCY                                        ; 0            ; Untyped                                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                   ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                   ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                      ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                            ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                   ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                                                   ;
; LPM_WIDTHP                                     ; 38           ; Untyped                                                                   ;
; LPM_WIDTHR                                     ; 38           ; Untyped                                                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                   ;
; LATENCY                                        ; 0            ; Untyped                                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                   ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                   ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                      ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                            ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                   ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                                   ;
; LPM_WIDTHP                                     ; 37           ; Untyped                                                                   ;
; LPM_WIDTHR                                     ; 37           ; Untyped                                                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                   ;
; LATENCY                                        ; 0            ; Untyped                                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                   ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                   ;
; CBXI_PARAMETER                                 ; mult_o9t     ; Untyped                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                   ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                      ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                            ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                                   ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                                   ;
; LPM_WIDTHP                                     ; 37           ; Untyped                                                                   ;
; LPM_WIDTHR                                     ; 37           ; Untyped                                                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                   ;
; LATENCY                                        ; 0            ; Untyped                                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                   ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                   ;
; CBXI_PARAMETER                                 ; mult_o9t     ; Untyped                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                   ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 37           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 37           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 38           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 38           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 37           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 37           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 38           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 38           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 37           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 37           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 38           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 38           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 37           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 37           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 38           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 38           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 37           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 37           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 38           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 38           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 37           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 37           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 38           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 38           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 37           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 37           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 38           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 38           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 37           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 37           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 38           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 38           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 37           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 37           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 38           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 38           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 37           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 37           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 38           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 38           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 37           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 37           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 38           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 38           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 13           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 37           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 37           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                         ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                               ;
; LPM_WIDTHA                                     ; 24           ; Untyped                                                      ;
; LPM_WIDTHB                                     ; 14           ; Untyped                                                      ;
; LPM_WIDTHP                                     ; 38           ; Untyped                                                      ;
; LPM_WIDTHR                                     ; 38           ; Untyped                                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                      ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                      ;
; LATENCY                                        ; 0            ; Untyped                                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                      ;
; CBXI_PARAMETER                                 ; mult_66t     ; Untyped                                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                      ;
+------------------------------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Number of entity instances                ; 20                                                                                    ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Im_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 16                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                              ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Re_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 16                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                              ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:sin_rtl_0           ;
;     -- OPERATION_MODE                     ; ROM                                                                                   ;
;     -- WIDTH_A                            ; 14                                                                                    ;
;     -- NUMWORDS_A                         ; 128                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Re_rtl_0        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 24                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 24                                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                              ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:cos_rtl_0           ;
;     -- OPERATION_MODE                     ; ROM                                                                                   ;
;     -- WIDTH_A                            ; 14                                                                                    ;
;     -- NUMWORDS_A                         ; 128                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 24                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 24                                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                              ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 24                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 24                                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                              ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Re_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 24                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 24                                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                              ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Re_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 24                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 24                                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                              ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Im_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 24                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 24                                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                              ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 24                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 24                                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                              ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Re_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 24                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 24                                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                              ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Re_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 24                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 24                                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                              ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Im_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 24                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 24                                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                              ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Im_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 24                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 24                                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                              ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Re_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 24                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 24                                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                              ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|altsyncram:mem_Re_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 16                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                              ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|altsyncram:mem_Im_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 16                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                              ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|altsyncram:mem_Re_rtl_0        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 16                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                              ;
; Entity Instance                           ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|altsyncram:mem_Im_rtl_0        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 16                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                              ;
+-------------------------------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                          ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                           ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                               ;
; Entity Instance            ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                               ;
;     -- TAP_DISTANCE        ; 3                                                                                                                               ;
;     -- WIDTH               ; 64                                                                                                                              ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                   ;
+---------------------------------------+------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                    ;
+---------------------------------------+------------------------------------------------------------------------------------------+
; Number of entity instances            ; 32                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 14                                                                                       ;
;     -- LPM_WIDTHP                     ; 38                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 14                                                                                       ;
;     -- LPM_WIDTHP                     ; 38                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult6 ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 13                                                                                       ;
;     -- LPM_WIDTHP                     ; 37                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult7 ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 13                                                                                       ;
;     -- LPM_WIDTHP                     ; 37                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 14                                                                                       ;
;     -- LPM_WIDTHP                     ; 38                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 14                                                                                       ;
;     -- LPM_WIDTHP                     ; 38                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 13                                                                                       ;
;     -- LPM_WIDTHP                     ; 37                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 13                                                                                       ;
;     -- LPM_WIDTHP                     ; 37                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                      ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1              ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 13                                                                                       ;
;     -- LPM_WIDTHP                     ; 37                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0              ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 14                                                                                       ;
;     -- LPM_WIDTHP                     ; 38                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3              ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 13                                                                                       ;
;     -- LPM_WIDTHP                     ; 37                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2              ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 14                                                                                       ;
;     -- LPM_WIDTHP                     ; 38                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3              ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 13                                                                                       ;
;     -- LPM_WIDTHP                     ; 37                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2              ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 14                                                                                       ;
;     -- LPM_WIDTHP                     ; 38                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1              ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 13                                                                                       ;
;     -- LPM_WIDTHP                     ; 37                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0              ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 14                                                                                       ;
;     -- LPM_WIDTHP                     ; 38                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1              ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 13                                                                                       ;
;     -- LPM_WIDTHP                     ; 37                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0              ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 14                                                                                       ;
;     -- LPM_WIDTHP                     ; 38                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3              ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 13                                                                                       ;
;     -- LPM_WIDTHP                     ; 37                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2              ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 14                                                                                       ;
;     -- LPM_WIDTHP                     ; 38                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3              ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 13                                                                                       ;
;     -- LPM_WIDTHP                     ; 37                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2              ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 14                                                                                       ;
;     -- LPM_WIDTHP                     ; 38                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1              ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 13                                                                                       ;
;     -- LPM_WIDTHP                     ; 37                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0              ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 14                                                                                       ;
;     -- LPM_WIDTHP                     ; 38                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1              ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 13                                                                                       ;
;     -- LPM_WIDTHP                     ; 37                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0              ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 14                                                                                       ;
;     -- LPM_WIDTHP                     ; 38                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3              ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 13                                                                                       ;
;     -- LPM_WIDTHP                     ; 37                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2              ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 14                                                                                       ;
;     -- LPM_WIDTHP                     ; 38                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult3              ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 13                                                                                       ;
;     -- LPM_WIDTHP                     ; 37                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult2              ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 14                                                                                       ;
;     -- LPM_WIDTHP                     ; 38                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult1              ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 13                                                                                       ;
;     -- LPM_WIDTHP                     ; 37                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
; Entity Instance                       ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult0              ;
;     -- LPM_WIDTHA                     ; 24                                                                                       ;
;     -- LPM_WIDTHB                     ; 14                                                                                       ;
;     -- LPM_WIDTHP                     ; 38                                                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                       ;
;     -- USE_EAB                        ; OFF                                                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                       ;
+---------------------------------------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2" ;
+-------------------+-------+----------+----------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                        ;
+-------------------+-------+----------+----------------------------------------------------------------+
; sin_data2[13..12] ; Input ; Info     ; Stuck at VCC                                                   ;
; sin_data2[10..9]  ; Input ; Info     ; Stuck at VCC                                                   ;
; sin_data2[4..3]   ; Input ; Info     ; Stuck at VCC                                                   ;
; sin_data2[6..5]   ; Input ; Info     ; Stuck at GND                                                   ;
; sin_data2[2..0]   ; Input ; Info     ; Stuck at GND                                                   ;
; sin_data2[11]     ; Input ; Info     ; Stuck at GND                                                   ;
; sin_data2[8]      ; Input ; Info     ; Stuck at GND                                                   ;
; sin_data2[7]      ; Input ; Info     ; Stuck at VCC                                                   ;
; cos_data2[13..12] ; Input ; Info     ; Stuck at VCC                                                   ;
; cos_data2[9..8]   ; Input ; Info     ; Stuck at VCC                                                   ;
; cos_data2[3..1]   ; Input ; Info     ; Stuck at VCC                                                   ;
; cos_data2[11..10] ; Input ; Info     ; Stuck at GND                                                   ;
; cos_data2[7..4]   ; Input ; Info     ; Stuck at GND                                                   ;
; cos_data2[0]      ; Input ; Info     ; Stuck at GND                                                   ;
+-------------------+-------+----------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MODIFY_FFT:MODIFY_FFT"                                                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; done_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 4                           ;
; cycloneiii_ff         ; 3635                        ;
;     CLR               ; 390                         ;
;     CLR SCLR          ; 32                          ;
;     ENA               ; 2191                        ;
;     ENA CLR           ; 26                          ;
;     ENA SCLR          ; 12                          ;
;     ENA SLD           ; 369                         ;
;     SCLR              ; 5                           ;
;     plain             ; 610                         ;
; cycloneiii_lcell_comb ; 4364                        ;
;     arith             ; 2025                        ;
;         2 data inputs ; 369                         ;
;         3 data inputs ; 1656                        ;
;     normal            ; 2339                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 86                          ;
;         2 data inputs ; 147                         ;
;         3 data inputs ; 1532                        ;
;         4 data inputs ; 572                         ;
; cycloneiii_mac_mult   ; 64                          ;
; cycloneiii_mac_out    ; 64                          ;
; cycloneiii_ram_block  ; 476                         ;
;                       ;                             ;
; Max LUT depth         ; 6.50                        ;
; Average LUT depth     ; 2.93                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Wed Apr 09 21:46:15 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/ram8.v
    Info (12023): Found entity 1: RAM8 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/ram7.v
    Info (12023): Found entity 1: RAM7 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM7.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/ram6.v
    Info (12023): Found entity 1: RAM6 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM6.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/ram5.v
    Info (12023): Found entity 1: RAM5 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM5.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/ram4.v
    Info (12023): Found entity 1: RAM4 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/ram3.v
    Info (12023): Found entity 1: RAM3 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/ram2.v
    Info (12023): Found entity 1: RAM2 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/inter_stage7.v
    Info (12023): Found entity 1: Inter_stage7 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Inter_stage7.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/inter_stage6.v
    Info (12023): Found entity 1: Inter_stage6 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Inter_stage6.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/inter_stage5.v
    Info (12023): Found entity 1: Inter_stage5 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Inter_stage5.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/inter_stage4.v
    Info (12023): Found entity 1: Inter_stage4 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Inter_stage4.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/inter_stage3.v
    Info (12023): Found entity 1: Inter_stage3 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Inter_stage3.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/inter_stage2.v
    Info (12023): Found entity 1: Inter_stage2 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Inter_stage2.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/ram1.v
    Info (12023): Found entity 1: RAM1 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/first_radix.v
    Info (12023): Found entity 1: First_RADIX File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/first_demultiplexor.v
    Info (12023): Found entity 1: first_demultiplexor File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/first_demultiplexor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/uart_vd_tb.v
    Info (12023): Found entity 1: uart_vd_tb File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/uart_vd_tb.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/uart_vd.v
    Info (12023): Found entity 1: uart_vd File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/uart_vd.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/uart_tx.v
    Info (12023): Found entity 1: uart_tx File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/uart_tx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/uart_rx.v
    Info (12023): Found entity 1: uart_rx File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/uart_rx.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/top_module.v
    Info (12023): Found entity 1: top_module File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/top_module.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/signed_shift_register.v
    Info (12023): Found entity 1: signed_shift_register File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/signed_shift_register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/shift_register_with_valid.v
    Info (12023): Found entity 1: shift_register_with_valid File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/shift_register_with_valid.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/shift_register.v
    Info (12023): Found entity 1: shift_register File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/shift_register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/seg7_data2.v
    Info (12023): Found entity 1: seg7_data2 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/seg7_data2.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/seg7_data.v
    Info (12023): Found entity 1: seg7_data File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/seg7_data.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/ram.v
    Info (12023): Found entity 1: RAM File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/radix2.v
    Info (12023): Found entity 1: RADIX2 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX2.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/radix.v
    Info (12023): Found entity 1: RADIX File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/process_o_data.v
    Info (12023): Found entity 1: PROCESS_O_DATA File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/PROCESS_O_DATA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/out_stage.v
    Info (12023): Found entity 1: Out_stage File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Out_stage.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/out_addres_generator.v
    Info (12023): Found entity 1: out_addres_generator File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/out_addres_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/multiply.v
    Info (12023): Found entity 1: multiply File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiply.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/multiplexor.v
    Info (12023): Found entity 1: multiplexor File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/modifying_adder.v
    Info (12023): Found entity 1: modifying_adder File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/modifying_adder.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/modify_radix2.v
    Info (12023): Found entity 1: MODIFY_RADIX2 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/modify_fft.v
    Info (12023): Found entity 1: MODIFY_FFT File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_FFT.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/invert_addr.v
    Info (12023): Found entity 1: INVERT_ADDR File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/INVERT_ADDR.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/inter_stage.v
    Info (12023): Found entity 1: Inter_stage File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Inter_stage.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/first_stage.v
    Info (12023): Found entity 1: First_stage File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_stage.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/final_stage.v
    Info (12023): Found entity 1: Final_stage File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Final_stage.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/final_ram.v
    Info (12023): Found entity 1: Final_RAM File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Final_RAM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/final_addres_generator.v
    Info (12023): Found entity 1: final_addres_generator File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/final_addres_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/demultiplexor.v
    Info (12023): Found entity 1: demultiplexor File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/demultiplexor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/addres_generator.v
    Info (12023): Found entity 1: addres_generator File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/addres_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/addres_1st_generator.v
    Info (12023): Found entity 1: addres_1st_generator File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/addres_1st_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /digital chipset design/fft_parallel_time_decimation - copy/adder.v
    Info (12023): Found entity 1: adder File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/adder.v Line: 1
Info (12127): Elaborating entity "top_module" for the top level hierarchy
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:UART_RX" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/top_module.v Line: 75
Info (12128): Elaborating entity "INVERT_ADDR" for hierarchy "INVERT_ADDR:INVERT_ADDR" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/top_module.v Line: 90
Info (12128): Elaborating entity "MODIFY_FFT" for hierarchy "MODIFY_FFT:MODIFY_FFT" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/top_module.v Line: 107
Info (12128): Elaborating entity "First_stage" for hierarchy "MODIFY_FFT:MODIFY_FFT|First_stage:First_stage" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_FFT.v Line: 119
Info (12128): Elaborating entity "addres_1st_generator" for hierarchy "MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_stage.v Line: 68
Info (12128): Elaborating entity "RAM1" for hierarchy "MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_stage.v Line: 94
Info (12128): Elaborating entity "first_demultiplexor" for hierarchy "MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_stage.v Line: 109
Info (12128): Elaborating entity "First_RADIX" for hierarchy "MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_stage.v Line: 124
Warning (10240): Verilog HDL Always Construct warning at First_RADIX.v(19): inferring latch(es) for variable "Re_o1", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 19
Warning (10240): Verilog HDL Always Construct warning at First_RADIX.v(19): inferring latch(es) for variable "Im_o1", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 19
Warning (10240): Verilog HDL Always Construct warning at First_RADIX.v(19): inferring latch(es) for variable "Re_o2", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 19
Warning (10240): Verilog HDL Always Construct warning at First_RADIX.v(19): inferring latch(es) for variable "Im_o2", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 19
Info (10041): Inferred latch for "Im_o2[0]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o2[1]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o2[2]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o2[3]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o2[4]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o2[5]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o2[6]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o2[7]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o2[8]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o2[9]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o2[10]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o2[11]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o2[12]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o2[13]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o2[14]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o2[15]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o2[16]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o2[17]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o2[18]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o2[19]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o2[20]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o2[21]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o2[22]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o2[23]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o2[0]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o2[1]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o2[2]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o2[3]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o2[4]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o2[5]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o2[6]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o2[7]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o2[8]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o2[9]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o2[10]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o2[11]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o2[12]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o2[13]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o2[14]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o2[15]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o2[16]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o2[17]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o2[18]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o2[19]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o2[20]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o2[21]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o2[22]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o2[23]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o1[0]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o1[1]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o1[2]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o1[3]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o1[4]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o1[5]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o1[6]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o1[7]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o1[8]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o1[9]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o1[10]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o1[11]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o1[12]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o1[13]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o1[14]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o1[15]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o1[16]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o1[17]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o1[18]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o1[19]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o1[20]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o1[21]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o1[22]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Im_o1[23]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o1[0]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o1[1]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o1[2]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o1[3]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o1[4]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o1[5]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o1[6]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o1[7]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o1[8]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o1[9]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o1[10]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o1[11]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o1[12]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o1[13]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o1[14]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o1[15]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o1[16]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o1[17]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o1[18]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o1[19]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o1[20]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o1[21]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o1[22]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (10041): Inferred latch for "Re_o1[23]" at First_RADIX.v(29) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_RADIX.v Line: 29
Info (12128): Elaborating entity "multiplexor" for hierarchy "MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/First_stage.v Line: 141
Info (12128): Elaborating entity "shift_register" for hierarchy "MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor|shift_register:shift_register" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v Line: 30
Info (12128): Elaborating entity "Inter_stage2" for hierarchy "MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_FFT.v Line: 137
Info (12128): Elaborating entity "addres_generator" for hierarchy "MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Inter_stage2.v Line: 71
Warning (10230): Verilog HDL assignment warning at addres_generator.v(78): truncated value with size 32 to match size of target (8) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/addres_generator.v Line: 78
Info (12128): Elaborating entity "shift_register" for hierarchy "MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|shift_register:shift_register" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/addres_generator.v Line: 26
Info (12128): Elaborating entity "RAM2" for hierarchy "MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Inter_stage2.v Line: 102
Warning (10030): Net "cos.data_a" at RAM2.v(21) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM2.v Line: 21
Warning (10030): Net "cos.waddr_a[0]" at RAM2.v(21) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM2.v Line: 21
Warning (10030): Net "sin.data_a" at RAM2.v(22) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM2.v Line: 22
Warning (10030): Net "sin.waddr_a[0]" at RAM2.v(22) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM2.v Line: 22
Warning (10030): Net "cos.we_a" at RAM2.v(21) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM2.v Line: 21
Warning (10030): Net "sin.we_a" at RAM2.v(22) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM2.v Line: 22
Info (12128): Elaborating entity "demultiplexor" for hierarchy "MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Inter_stage2.v Line: 121
Info (12128): Elaborating entity "RADIX" for hierarchy "MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Inter_stage2.v Line: 139
Warning (10240): Verilog HDL Always Construct warning at RADIX.v(27): inferring latch(es) for variable "Re_temp1", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 27
Warning (10240): Verilog HDL Always Construct warning at RADIX.v(27): inferring latch(es) for variable "Im_temp1", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 27
Warning (10240): Verilog HDL Always Construct warning at RADIX.v(27): inferring latch(es) for variable "Re_o1", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 27
Warning (10240): Verilog HDL Always Construct warning at RADIX.v(27): inferring latch(es) for variable "Im_o1", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 27
Warning (10240): Verilog HDL Always Construct warning at RADIX.v(27): inferring latch(es) for variable "Re_o2", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 27
Warning (10240): Verilog HDL Always Construct warning at RADIX.v(27): inferring latch(es) for variable "Im_o2", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 27
Info (10041): Inferred latch for "Im_o2[0]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o2[1]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o2[2]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o2[3]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o2[4]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o2[5]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o2[6]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o2[7]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o2[8]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o2[9]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o2[10]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o2[11]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o2[12]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o2[13]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o2[14]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o2[15]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o2[16]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o2[17]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o2[18]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o2[19]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o2[20]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o2[21]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o2[22]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o2[23]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o2[0]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o2[1]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o2[2]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o2[3]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o2[4]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o2[5]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o2[6]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o2[7]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o2[8]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o2[9]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o2[10]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o2[11]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o2[12]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o2[13]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o2[14]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o2[15]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o2[16]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o2[17]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o2[18]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o2[19]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o2[20]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o2[21]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o2[22]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o2[23]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o1[0]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o1[1]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o1[2]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o1[3]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o1[4]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o1[5]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o1[6]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o1[7]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o1[8]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o1[9]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o1[10]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o1[11]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o1[12]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o1[13]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o1[14]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o1[15]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o1[16]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o1[17]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o1[18]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o1[19]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o1[20]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o1[21]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o1[22]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Im_o1[23]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o1[0]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o1[1]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o1[2]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o1[3]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o1[4]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o1[5]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o1[6]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o1[7]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o1[8]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o1[9]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o1[10]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o1[11]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o1[12]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o1[13]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o1[14]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o1[15]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o1[16]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o1[17]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o1[18]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o1[19]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o1[20]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o1[21]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o1[22]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (10041): Inferred latch for "Re_o1[23]" at RADIX.v(39) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 39
Info (12128): Elaborating entity "Inter_stage3" for hierarchy "MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_FFT.v Line: 156
Info (12128): Elaborating entity "addres_generator" for hierarchy "MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Inter_stage3.v Line: 70
Warning (10230): Verilog HDL assignment warning at addres_generator.v(78): truncated value with size 32 to match size of target (8) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/addres_generator.v Line: 78
Info (12128): Elaborating entity "shift_register" for hierarchy "MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|shift_register:shift_register" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/addres_generator.v Line: 26
Info (12128): Elaborating entity "RAM3" for hierarchy "MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Inter_stage3.v Line: 101
Warning (10030): Net "cos.data_a" at RAM3.v(21) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM3.v Line: 21
Warning (10030): Net "cos.waddr_a" at RAM3.v(21) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM3.v Line: 21
Warning (10030): Net "sin.data_a" at RAM3.v(22) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM3.v Line: 22
Warning (10030): Net "sin.waddr_a" at RAM3.v(22) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM3.v Line: 22
Warning (10030): Net "cos.we_a" at RAM3.v(21) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM3.v Line: 21
Warning (10030): Net "sin.we_a" at RAM3.v(22) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM3.v Line: 22
Info (12128): Elaborating entity "Inter_stage4" for hierarchy "MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_FFT.v Line: 175
Info (12128): Elaborating entity "addres_generator" for hierarchy "MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Inter_stage4.v Line: 69
Warning (10230): Verilog HDL assignment warning at addres_generator.v(78): truncated value with size 32 to match size of target (8) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/addres_generator.v Line: 78
Info (12128): Elaborating entity "shift_register" for hierarchy "MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|shift_register:shift_register" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/addres_generator.v Line: 26
Info (12128): Elaborating entity "RAM4" for hierarchy "MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Inter_stage4.v Line: 100
Warning (10030): Net "cos.data_a" at RAM4.v(21) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM4.v Line: 21
Warning (10030): Net "cos.waddr_a" at RAM4.v(21) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM4.v Line: 21
Warning (10030): Net "sin.data_a" at RAM4.v(22) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM4.v Line: 22
Warning (10030): Net "sin.waddr_a" at RAM4.v(22) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM4.v Line: 22
Warning (10030): Net "cos.we_a" at RAM4.v(21) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM4.v Line: 21
Warning (10030): Net "sin.we_a" at RAM4.v(22) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM4.v Line: 22
Info (12128): Elaborating entity "Inter_stage5" for hierarchy "MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_FFT.v Line: 194
Info (12128): Elaborating entity "addres_generator" for hierarchy "MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Inter_stage5.v Line: 69
Warning (10230): Verilog HDL assignment warning at addres_generator.v(78): truncated value with size 32 to match size of target (8) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/addres_generator.v Line: 78
Info (12128): Elaborating entity "shift_register" for hierarchy "MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|shift_register:shift_register" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/addres_generator.v Line: 26
Info (12128): Elaborating entity "RAM5" for hierarchy "MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Inter_stage5.v Line: 100
Warning (10030): Net "cos.data_a" at RAM5.v(21) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM5.v Line: 21
Warning (10030): Net "cos.waddr_a" at RAM5.v(21) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM5.v Line: 21
Warning (10030): Net "sin.data_a" at RAM5.v(22) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM5.v Line: 22
Warning (10030): Net "sin.waddr_a" at RAM5.v(22) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM5.v Line: 22
Warning (10030): Net "cos.we_a" at RAM5.v(21) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM5.v Line: 21
Warning (10030): Net "sin.we_a" at RAM5.v(22) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM5.v Line: 22
Info (12128): Elaborating entity "Inter_stage6" for hierarchy "MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_FFT.v Line: 213
Info (12128): Elaborating entity "addres_generator" for hierarchy "MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Inter_stage6.v Line: 69
Warning (10230): Verilog HDL assignment warning at addres_generator.v(78): truncated value with size 32 to match size of target (8) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/addres_generator.v Line: 78
Info (12128): Elaborating entity "shift_register" for hierarchy "MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|shift_register:shift_register" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/addres_generator.v Line: 26
Info (12128): Elaborating entity "RAM6" for hierarchy "MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Inter_stage6.v Line: 100
Warning (10030): Net "cos.data_a" at RAM6.v(21) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM6.v Line: 21
Warning (10030): Net "cos.waddr_a" at RAM6.v(21) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM6.v Line: 21
Warning (10030): Net "sin.data_a" at RAM6.v(22) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM6.v Line: 22
Warning (10030): Net "sin.waddr_a" at RAM6.v(22) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM6.v Line: 22
Warning (10030): Net "cos.we_a" at RAM6.v(21) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM6.v Line: 21
Warning (10030): Net "sin.we_a" at RAM6.v(22) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM6.v Line: 22
Info (12128): Elaborating entity "Inter_stage7" for hierarchy "MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_FFT.v Line: 232
Info (12128): Elaborating entity "addres_generator" for hierarchy "MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Inter_stage7.v Line: 69
Warning (10230): Verilog HDL assignment warning at addres_generator.v(78): truncated value with size 32 to match size of target (8) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/addres_generator.v Line: 78
Info (12128): Elaborating entity "shift_register" for hierarchy "MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|shift_register:shift_register" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/addres_generator.v Line: 26
Info (12128): Elaborating entity "RAM7" for hierarchy "MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Inter_stage7.v Line: 100
Warning (10030): Net "cos.data_a" at RAM7.v(21) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM7.v Line: 21
Warning (10030): Net "cos.waddr_a" at RAM7.v(21) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM7.v Line: 21
Warning (10030): Net "sin.data_a" at RAM7.v(22) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM7.v Line: 22
Warning (10030): Net "sin.waddr_a" at RAM7.v(22) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM7.v Line: 22
Warning (10030): Net "cos.we_a" at RAM7.v(21) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM7.v Line: 21
Warning (10030): Net "sin.we_a" at RAM7.v(22) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM7.v Line: 22
Info (12128): Elaborating entity "Final_stage" for hierarchy "MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_FFT.v Line: 251
Info (12128): Elaborating entity "final_addres_generator" for hierarchy "MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Final_stage.v Line: 72
Warning (10230): Verilog HDL assignment warning at final_addres_generator.v(73): truncated value with size 32 to match size of target (8) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/final_addres_generator.v Line: 73
Info (12128): Elaborating entity "shift_register" for hierarchy "MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|shift_register:shift_register" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/final_addres_generator.v Line: 27
Info (12128): Elaborating entity "RAM8" for hierarchy "MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Final_stage.v Line: 103
Warning (10030): Net "cos.data_a" at RAM8.v(21) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM8.v Line: 21
Warning (10030): Net "cos.waddr_a" at RAM8.v(21) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM8.v Line: 21
Warning (10030): Net "sin.data_a" at RAM8.v(22) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM8.v Line: 22
Warning (10030): Net "sin.waddr_a" at RAM8.v(22) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM8.v Line: 22
Warning (10030): Net "cos.we_a" at RAM8.v(21) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM8.v Line: 21
Warning (10030): Net "sin.we_a" at RAM8.v(22) has no driver or initial value, using a default initial value '0' File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM8.v Line: 22
Info (12128): Elaborating entity "MODIFY_RADIX2" for hierarchy "MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Final_stage.v Line: 146
Warning (10240): Verilog HDL Always Construct warning at MODIFY_RADIX2.v(39): inferring latch(es) for variable "Re_temp1", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 39
Warning (10240): Verilog HDL Always Construct warning at MODIFY_RADIX2.v(39): inferring latch(es) for variable "Im_temp1", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 39
Warning (10240): Verilog HDL Always Construct warning at MODIFY_RADIX2.v(39): inferring latch(es) for variable "Re_temp3", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 39
Warning (10240): Verilog HDL Always Construct warning at MODIFY_RADIX2.v(39): inferring latch(es) for variable "Im_temp3", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 39
Warning (10240): Verilog HDL Always Construct warning at MODIFY_RADIX2.v(39): inferring latch(es) for variable "Re_temp2", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 39
Warning (10240): Verilog HDL Always Construct warning at MODIFY_RADIX2.v(39): inferring latch(es) for variable "Im_temp2", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 39
Warning (10240): Verilog HDL Always Construct warning at MODIFY_RADIX2.v(39): inferring latch(es) for variable "Re_o1", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 39
Warning (10240): Verilog HDL Always Construct warning at MODIFY_RADIX2.v(39): inferring latch(es) for variable "Im_o1", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 39
Warning (10240): Verilog HDL Always Construct warning at MODIFY_RADIX2.v(39): inferring latch(es) for variable "Re_o2", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 39
Warning (10240): Verilog HDL Always Construct warning at MODIFY_RADIX2.v(39): inferring latch(es) for variable "Im_o2", which holds its previous value in one or more paths through the always construct File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 39
Info (10041): Inferred latch for "Im_o2[0]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o2[1]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o2[2]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o2[3]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o2[4]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o2[5]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o2[6]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o2[7]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o2[8]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o2[9]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o2[10]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o2[11]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o2[12]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o2[13]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o2[14]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o2[15]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o2[16]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o2[17]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o2[18]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o2[19]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o2[20]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o2[21]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o2[22]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o2[23]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o2[0]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o2[1]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o2[2]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o2[3]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o2[4]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o2[5]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o2[6]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o2[7]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o2[8]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o2[9]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o2[10]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o2[11]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o2[12]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o2[13]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o2[14]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o2[15]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o2[16]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o2[17]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o2[18]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o2[19]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o2[20]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o2[21]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o2[22]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o2[23]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o1[0]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o1[1]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o1[2]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o1[3]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o1[4]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o1[5]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o1[6]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o1[7]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o1[8]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o1[9]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o1[10]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o1[11]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o1[12]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o1[13]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o1[14]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o1[15]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o1[16]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o1[17]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o1[18]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o1[19]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o1[20]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o1[21]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o1[22]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Im_o1[23]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o1[0]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o1[1]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o1[2]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o1[3]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o1[4]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o1[5]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o1[6]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o1[7]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o1[8]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o1[9]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o1[10]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o1[11]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o1[12]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o1[13]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o1[14]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o1[15]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o1[16]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o1[17]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o1[18]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o1[19]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o1[20]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o1[21]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o1[22]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (10041): Inferred latch for "Re_o1[23]" at MODIFY_RADIX2.v(58) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 58
Info (12128): Elaborating entity "Out_stage" for hierarchy "MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_FFT.v Line: 272
Info (12128): Elaborating entity "out_addres_generator" for hierarchy "MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Out_stage.v Line: 41
Info (12128): Elaborating entity "Final_RAM" for hierarchy "MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Out_stage.v Line: 61
Info (12128): Elaborating entity "PROCESS_O_DATA" for hierarchy "PROCESS_O_DATA:PROCESS_O_DATA" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/top_module.v Line: 119
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:UART_TX" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/top_module.v Line: 128
Warning (276020): Inferred RAM node "MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 12 instances of uninferred RAM logic
    Info (276004): RAM logic "MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|sin" is uninferred due to inappropriate RAM size File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM7.v Line: 22
    Info (276004): RAM logic "MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|cos" is uninferred due to inappropriate RAM size File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM7.v Line: 21
    Info (276004): RAM logic "MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|sin" is uninferred due to inappropriate RAM size File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM6.v Line: 22
    Info (276004): RAM logic "MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|cos" is uninferred due to inappropriate RAM size File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM6.v Line: 21
    Info (276004): RAM logic "MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|sin" is uninferred due to inappropriate RAM size File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM5.v Line: 22
    Info (276004): RAM logic "MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|cos" is uninferred due to inappropriate RAM size File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM5.v Line: 21
    Info (276004): RAM logic "MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|sin" is uninferred due to inappropriate RAM size File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM4.v Line: 22
    Info (276004): RAM logic "MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|cos" is uninferred due to inappropriate RAM size File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM4.v Line: 21
    Info (276004): RAM logic "MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|sin" is uninferred due to inappropriate RAM size File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM3.v Line: 22
    Info (276004): RAM logic "MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|cos" is uninferred due to inappropriate RAM size File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM3.v Line: 21
    Info (276004): RAM logic "MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|sin" is uninferred due to inappropriate RAM size File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM2.v Line: 22
    Info (276004): RAM logic "MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|cos" is uninferred due to inappropriate RAM size File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RAM2.v Line: 21
Info (19000): Inferred 21 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|sin_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 14
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top_module.ram0_RAM8_3d4ea3cf.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|cos_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 14
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top_module.ram1_RAM8_3d4ea3cf.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|data_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 64
Info (278001): Inferred 32 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Mult2" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 41
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Mult3" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 41
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Mult6" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 47
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Mult7" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 47
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Mult0" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 40
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Mult1" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 40
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Mult4" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 46
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Mult5" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 46
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Mult1" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 29
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Mult0" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 29
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Mult3" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 30
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Mult2" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 30
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|Mult3" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 30
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|Mult2" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 30
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|Mult1" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 29
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|Mult0" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 29
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|Mult1" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 29
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|Mult0" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 29
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|Mult3" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 30
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|Mult2" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 30
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|Mult3" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 30
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|Mult2" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 30
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|Mult1" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 29
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|Mult0" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 29
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|Mult1" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 29
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|Mult0" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 29
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|Mult3" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 30
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|Mult2" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 30
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|Mult3" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 30
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|Mult2" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 30
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|Mult1" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 29
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|Mult0" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 29
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Im_rtl_0"
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Im_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_80h1.tdf
    Info (12023): Found entity 1: altsyncram_80h1 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/db/altsyncram_80h1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:sin_rtl_0"
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:sin_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "14"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top_module.ram0_RAM8_3d4ea3cf.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sq71.tdf
    Info (12023): Found entity 1: altsyncram_sq71 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/db/altsyncram_sq71.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Re_rtl_0"
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Re_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_60h1.tdf
    Info (12023): Found entity 1: altsyncram_60h1 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/db/altsyncram_60h1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:cos_rtl_0"
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:cos_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "14"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top_module.ram1_RAM8_3d4ea3cf.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tq71.tdf
    Info (12023): Found entity 1: altsyncram_tq71 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/db/altsyncram_tq71.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Im_rtl_0"
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Im_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0"
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "64"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_f6m.tdf
    Info (12023): Found entity 1: shift_taps_f6m File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/db/shift_taps_f6m.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9l31.tdf
    Info (12023): Found entity 1: altsyncram_9l31 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/db/altsyncram_9l31.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/db/add_sub_24e.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/db/cntr_6pf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/db/cmpr_ogc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult2" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 41
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult2" with the following parameter: File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 41
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "38"
    Info (12134): Parameter "LPM_WIDTHR" = "38"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_66t.tdf
    Info (12023): Found entity 1: mult_66t File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/db/mult_66t.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult6" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 47
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult6" with the following parameter: File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 47
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "37"
    Info (12134): Parameter "LPM_WIDTHR" = "37"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_o9t.tdf
    Info (12023): Found entity 1: mult_o9t File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/db/mult_o9t.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult7" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 47
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult7" with the following parameter: File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/MODIFY_RADIX2.v Line: 47
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "37"
    Info (12134): Parameter "LPM_WIDTHR" = "37"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 29
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1" with the following parameter: File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 29
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "37"
    Info (12134): Parameter "LPM_WIDTHR" = "37"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_46t.tdf
    Info (12023): Found entity 1: mult_46t File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/db/mult_46t.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 30
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3" with the following parameter: File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 30
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "37"
    Info (12134): Parameter "LPM_WIDTHR" = "37"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 29
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1" with the following parameter: File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 29
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "37"
    Info (12134): Parameter "LPM_WIDTHR" = "37"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 29
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0" with the following parameter: File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 29
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "38"
    Info (12134): Parameter "LPM_WIDTHR" = "38"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult3" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 30
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult3" with the following parameter: File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 30
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "13"
    Info (12134): Parameter "LPM_WIDTHP" = "37"
    Info (12134): Parameter "LPM_WIDTHR" = "37"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult2" File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 30
Info (12133): Instantiated megafunction "MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult2" with the following parameter: File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/RADIX.v Line: 30
    Info (12134): Parameter "LPM_WIDTHA" = "24"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "38"
    Info (12134): Parameter "LPM_WIDTHR" = "38"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (13014): Ignored 1936 buffer(s)
    Info (13019): Ignored 1936 SOFT buffer(s)
Info (286030): Timing-Driven Synthesis is running
Info (17049): 78 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/output_files/top_module.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7588 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 6980 logic cells
    Info (21064): Implemented 476 RAM segments
    Info (21062): Implemented 128 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings
    Info: Peak virtual memory: 4858 megabytes
    Info: Processing ended: Wed Apr 09 21:46:35 2025
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/output_files/top_module.map.smsg.


