
Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000064b0  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000114  08006750  08006750  00007750  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08006864  08006864  00007864  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800686c  0800686c  0000786c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08006870  08006870  00007870  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000007c  24000000  08006874  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000002f0  2400007c  080068f0  0000807c  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  2400036c  080068f0  0000836c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000807c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00013ea8  00000000  00000000  000080aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002677  00000000  00000000  0001bf52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000d58  00000000  00000000  0001e5d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000a37  00000000  00000000  0001f328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000376fd  00000000  00000000  0001fd5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00011e8f  00000000  00000000  0005745c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015c66d  00000000  00000000  000692eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001c5958  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003b98  00000000  00000000  001c599c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006c  00000000  00000000  001c9534  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	2400007c 	.word	0x2400007c
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08006738 	.word	0x08006738

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000080 	.word	0x24000080
 80002dc:	08006738 	.word	0x08006738

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b084      	sub	sp, #16
 80006c0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006c2:	f000 fddf 	bl	8001284 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006c6:	f000 f86f 	bl	80007a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006ca:	f000 f935 	bl	8000938 <MX_GPIO_Init>
  MX_HASH_Init();
 80006ce:	f000 f8d5 	bl	800087c <MX_HASH_Init>
  MX_USART3_UART_Init();
 80006d2:	f000 f8e5 	bl	80008a0 <MX_USART3_UART_Init>
  MX_MBEDTLS_Init();
 80006d6:	f005 fb6d 	bl	8005db4 <MX_MBEDTLS_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 80006da:	2000      	movs	r0, #0
 80006dc:	f000 fbe0 	bl	8000ea0 <BSP_LED_Init>
  BSP_LED_Init(LED_BLUE);
 80006e0:	2001      	movs	r0, #1
 80006e2:	f000 fbdd 	bl	8000ea0 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 80006e6:	2002      	movs	r0, #2
 80006e8:	f000 fbda 	bl	8000ea0 <BSP_LED_Init>


  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 80006ec:	2101      	movs	r1, #1
 80006ee:	2000      	movs	r0, #0
 80006f0:	f000 fc76 	bl	8000fe0 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 80006f4:	4b24      	ldr	r3, [pc, #144]	@ (8000788 <main+0xcc>)
 80006f6:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80006fa:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 80006fc:	4b22      	ldr	r3, [pc, #136]	@ (8000788 <main+0xcc>)
 80006fe:	2200      	movs	r2, #0
 8000700:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000702:	4b21      	ldr	r3, [pc, #132]	@ (8000788 <main+0xcc>)
 8000704:	2200      	movs	r2, #0
 8000706:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000708:	4b1f      	ldr	r3, [pc, #124]	@ (8000788 <main+0xcc>)
 800070a:	2200      	movs	r2, #0
 800070c:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 800070e:	4b1e      	ldr	r3, [pc, #120]	@ (8000788 <main+0xcc>)
 8000710:	2200      	movs	r2, #0
 8000712:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000714:	491c      	ldr	r1, [pc, #112]	@ (8000788 <main+0xcc>)
 8000716:	2000      	movs	r0, #0
 8000718:	f000 fcf2 	bl	8001100 <BSP_COM_Init>
 800071c:	4603      	mov	r3, r0
 800071e:	2b00      	cmp	r3, #0
 8000720:	d001      	beq.n	8000726 <main+0x6a>
  {
    Error_Handler();
 8000722:	f000 f9a1 	bl	8000a68 <Error_Handler>

  typedef void (*pFunction)(void);
  pFunction JumpToApplication;
  uint32_t JumpAddress;

  print_uart("Bootloader: Checking for valid application...\r\n");
 8000726:	4819      	ldr	r0, [pc, #100]	@ (800078c <main+0xd0>)
 8000728:	f000 f978 	bl	8000a1c <print_uart>

  /* Check if there is a valid application at APPLICATION_ADDRESS */
  if (((*(__IO uint32_t*)APPLICATION_ADDRESS) & 0x2FFE0000) == 0x20000000)
 800072c:	4b18      	ldr	r3, [pc, #96]	@ (8000790 <main+0xd4>)
 800072e:	681a      	ldr	r2, [r3, #0]
 8000730:	4b18      	ldr	r3, [pc, #96]	@ (8000794 <main+0xd8>)
 8000732:	4013      	ands	r3, r2
 8000734:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000738:	d11c      	bne.n	8000774 <main+0xb8>
  {
	  print_uart("Valid firmware found. Jumping to application...\r\n");
 800073a:	4817      	ldr	r0, [pc, #92]	@ (8000798 <main+0xdc>)
 800073c:	f000 f96e 	bl	8000a1c <print_uart>
	  HAL_Delay(500);
 8000740:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000744:	f000 fe96 	bl	8001474 <HAL_Delay>

      /* Deinitialize hardware */
      HAL_RCC_DeInit();
 8000748:	f001 fa8e 	bl	8001c68 <HAL_RCC_DeInit>
      HAL_DeInit();
 800074c:	f000 fdd6 	bl	80012fc <HAL_DeInit>

      /* Set the Vector Table offset */
      SCB->VTOR = APPLICATION_ADDRESS;
 8000750:	4b12      	ldr	r3, [pc, #72]	@ (800079c <main+0xe0>)
 8000752:	4a0f      	ldr	r2, [pc, #60]	@ (8000790 <main+0xd4>)
 8000754:	609a      	str	r2, [r3, #8]

      /* Set Stack Pointer */
      __set_MSP(*(__IO uint32_t*)APPLICATION_ADDRESS);
 8000756:	4b0e      	ldr	r3, [pc, #56]	@ (8000790 <main+0xd4>)
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	607b      	str	r3, [r7, #4]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	f383 8808 	msr	MSP, r3
}
 8000762:	bf00      	nop

      /* Set Reset Handler address */
      JumpAddress = *(__IO uint32_t*)(APPLICATION_ADDRESS + 4);
 8000764:	4b0e      	ldr	r3, [pc, #56]	@ (80007a0 <main+0xe4>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	60fb      	str	r3, [r7, #12]
      JumpToApplication = (pFunction) JumpAddress;
 800076a:	68fb      	ldr	r3, [r7, #12]
 800076c:	60bb      	str	r3, [r7, #8]

      /* Jump to application */
      JumpToApplication();
 800076e:	68bb      	ldr	r3, [r7, #8]
 8000770:	4798      	blx	r3
 8000772:	e006      	b.n	8000782 <main+0xc6>
  }
  else
  {
	  print_uart("No valid application found. Staying in bootloader.\r\n");
 8000774:	480b      	ldr	r0, [pc, #44]	@ (80007a4 <main+0xe8>)
 8000776:	f000 f951 	bl	8000a1c <print_uart>
      BSP_LED_On(LED_RED);
 800077a:	2002      	movs	r0, #2
 800077c:	f000 fc06 	bl	8000f8c <BSP_LED_On>
  }

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000780:	bf00      	nop
 8000782:	bf00      	nop
 8000784:	e7fd      	b.n	8000782 <main+0xc6>
 8000786:	bf00      	nop
 8000788:	24000098 	.word	0x24000098
 800078c:	08006750 	.word	0x08006750
 8000790:	08020000 	.word	0x08020000
 8000794:	2ffe0000 	.word	0x2ffe0000
 8000798:	08006780 	.word	0x08006780
 800079c:	e000ed00 	.word	0xe000ed00
 80007a0:	08020004 	.word	0x08020004
 80007a4:	080067b4 	.word	0x080067b4

080007a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b09c      	sub	sp, #112	@ 0x70
 80007ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007b2:	224c      	movs	r2, #76	@ 0x4c
 80007b4:	2100      	movs	r1, #0
 80007b6:	4618      	mov	r0, r3
 80007b8:	f005 fc08 	bl	8005fcc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007bc:	1d3b      	adds	r3, r7, #4
 80007be:	2220      	movs	r2, #32
 80007c0:	2100      	movs	r1, #0
 80007c2:	4618      	mov	r0, r3
 80007c4:	f005 fc02 	bl	8005fcc <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80007c8:	2002      	movs	r0, #2
 80007ca:	f001 fa13 	bl	8001bf4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80007ce:	2300      	movs	r3, #0
 80007d0:	603b      	str	r3, [r7, #0]
 80007d2:	4b28      	ldr	r3, [pc, #160]	@ (8000874 <SystemClock_Config+0xcc>)
 80007d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80007d6:	4a27      	ldr	r2, [pc, #156]	@ (8000874 <SystemClock_Config+0xcc>)
 80007d8:	f023 0301 	bic.w	r3, r3, #1
 80007dc:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80007de:	4b25      	ldr	r3, [pc, #148]	@ (8000874 <SystemClock_Config+0xcc>)
 80007e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80007e2:	f003 0301 	and.w	r3, r3, #1
 80007e6:	603b      	str	r3, [r7, #0]
 80007e8:	4b23      	ldr	r3, [pc, #140]	@ (8000878 <SystemClock_Config+0xd0>)
 80007ea:	699b      	ldr	r3, [r3, #24]
 80007ec:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80007f0:	4a21      	ldr	r2, [pc, #132]	@ (8000878 <SystemClock_Config+0xd0>)
 80007f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80007f6:	6193      	str	r3, [r2, #24]
 80007f8:	4b1f      	ldr	r3, [pc, #124]	@ (8000878 <SystemClock_Config+0xd0>)
 80007fa:	699b      	ldr	r3, [r3, #24]
 80007fc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000800:	603b      	str	r3, [r7, #0]
 8000802:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000804:	bf00      	nop
 8000806:	4b1c      	ldr	r3, [pc, #112]	@ (8000878 <SystemClock_Config+0xd0>)
 8000808:	699b      	ldr	r3, [r3, #24]
 800080a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800080e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000812:	d1f8      	bne.n	8000806 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000814:	2302      	movs	r3, #2
 8000816:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000818:	2301      	movs	r3, #1
 800081a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800081c:	2340      	movs	r3, #64	@ 0x40
 800081e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000820:	2300      	movs	r3, #0
 8000822:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000824:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000828:	4618      	mov	r0, r3
 800082a:	f001 fb47 	bl	8001ebc <HAL_RCC_OscConfig>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d001      	beq.n	8000838 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000834:	f000 f918 	bl	8000a68 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000838:	233f      	movs	r3, #63	@ 0x3f
 800083a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800083c:	2300      	movs	r3, #0
 800083e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000840:	2300      	movs	r3, #0
 8000842:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000844:	2300      	movs	r3, #0
 8000846:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000848:	2300      	movs	r3, #0
 800084a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 800084c:	2300      	movs	r3, #0
 800084e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000850:	2300      	movs	r3, #0
 8000852:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000854:	2300      	movs	r3, #0
 8000856:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000858:	1d3b      	adds	r3, r7, #4
 800085a:	2101      	movs	r1, #1
 800085c:	4618      	mov	r0, r3
 800085e:	f001 ff87 	bl	8002770 <HAL_RCC_ClockConfig>
 8000862:	4603      	mov	r3, r0
 8000864:	2b00      	cmp	r3, #0
 8000866:	d001      	beq.n	800086c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000868:	f000 f8fe 	bl	8000a68 <Error_Handler>
  }
}
 800086c:	bf00      	nop
 800086e:	3770      	adds	r7, #112	@ 0x70
 8000870:	46bd      	mov	sp, r7
 8000872:	bd80      	pop	{r7, pc}
 8000874:	58000400 	.word	0x58000400
 8000878:	58024800 	.word	0x58024800

0800087c <MX_HASH_Init>:
  * @brief HASH Initialization Function
  * @param None
  * @retval None
  */
static void MX_HASH_Init(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	af00      	add	r7, sp, #0
  /* USER CODE END HASH_Init 0 */

  /* USER CODE BEGIN HASH_Init 1 */

  /* USER CODE END HASH_Init 1 */
  hhash.Init.DataType = HASH_DATATYPE_32B;
 8000880:	4b06      	ldr	r3, [pc, #24]	@ (800089c <MX_HASH_Init+0x20>)
 8000882:	2200      	movs	r2, #0
 8000884:	601a      	str	r2, [r3, #0]
  if (HAL_HASH_Init(&hhash) != HAL_OK)
 8000886:	4805      	ldr	r0, [pc, #20]	@ (800089c <MX_HASH_Init+0x20>)
 8000888:	f001 f960 	bl	8001b4c <HAL_HASH_Init>
 800088c:	4603      	mov	r3, r0
 800088e:	2b00      	cmp	r3, #0
 8000890:	d001      	beq.n	8000896 <MX_HASH_Init+0x1a>
  {
    Error_Handler();
 8000892:	f000 f8e9 	bl	8000a68 <Error_Handler>
  }
  /* USER CODE BEGIN HASH_Init 2 */

  /* USER CODE END HASH_Init 2 */

}
 8000896:	bf00      	nop
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	240000a8 	.word	0x240000a8

080008a0 <MX_USART3_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart3.Instance = USART3;
 80008a4:	4b22      	ldr	r3, [pc, #136]	@ (8000930 <MX_USART3_UART_Init+0x90>)
 80008a6:	4a23      	ldr	r2, [pc, #140]	@ (8000934 <MX_USART3_UART_Init+0x94>)
 80008a8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80008aa:	4b21      	ldr	r3, [pc, #132]	@ (8000930 <MX_USART3_UART_Init+0x90>)
 80008ac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008b0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80008b2:	4b1f      	ldr	r3, [pc, #124]	@ (8000930 <MX_USART3_UART_Init+0x90>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80008b8:	4b1d      	ldr	r3, [pc, #116]	@ (8000930 <MX_USART3_UART_Init+0x90>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80008be:	4b1c      	ldr	r3, [pc, #112]	@ (8000930 <MX_USART3_UART_Init+0x90>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80008c4:	4b1a      	ldr	r3, [pc, #104]	@ (8000930 <MX_USART3_UART_Init+0x90>)
 80008c6:	220c      	movs	r2, #12
 80008c8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008ca:	4b19      	ldr	r3, [pc, #100]	@ (8000930 <MX_USART3_UART_Init+0x90>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80008d0:	4b17      	ldr	r3, [pc, #92]	@ (8000930 <MX_USART3_UART_Init+0x90>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008d6:	4b16      	ldr	r3, [pc, #88]	@ (8000930 <MX_USART3_UART_Init+0x90>)
 80008d8:	2200      	movs	r2, #0
 80008da:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80008dc:	4b14      	ldr	r3, [pc, #80]	@ (8000930 <MX_USART3_UART_Init+0x90>)
 80008de:	2200      	movs	r2, #0
 80008e0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008e2:	4b13      	ldr	r3, [pc, #76]	@ (8000930 <MX_USART3_UART_Init+0x90>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80008e8:	4811      	ldr	r0, [pc, #68]	@ (8000930 <MX_USART3_UART_Init+0x90>)
 80008ea:	f004 f8f9 	bl	8004ae0 <HAL_UART_Init>
 80008ee:	4603      	mov	r3, r0
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d001      	beq.n	80008f8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80008f4:	f000 f8b8 	bl	8000a68 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008f8:	2100      	movs	r1, #0
 80008fa:	480d      	ldr	r0, [pc, #52]	@ (8000930 <MX_USART3_UART_Init+0x90>)
 80008fc:	f005 f98f 	bl	8005c1e <HAL_UARTEx_SetTxFifoThreshold>
 8000900:	4603      	mov	r3, r0
 8000902:	2b00      	cmp	r3, #0
 8000904:	d001      	beq.n	800090a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000906:	f000 f8af 	bl	8000a68 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800090a:	2100      	movs	r1, #0
 800090c:	4808      	ldr	r0, [pc, #32]	@ (8000930 <MX_USART3_UART_Init+0x90>)
 800090e:	f005 f9c4 	bl	8005c9a <HAL_UARTEx_SetRxFifoThreshold>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d001      	beq.n	800091c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000918:	f000 f8a6 	bl	8000a68 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800091c:	4804      	ldr	r0, [pc, #16]	@ (8000930 <MX_USART3_UART_Init+0x90>)
 800091e:	f005 f945 	bl	8005bac <HAL_UARTEx_DisableFifoMode>
 8000922:	4603      	mov	r3, r0
 8000924:	2b00      	cmp	r3, #0
 8000926:	d001      	beq.n	800092c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000928:	f000 f89e 	bl	8000a68 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800092c:	bf00      	nop
 800092e:	bd80      	pop	{r7, pc}
 8000930:	240000ec 	.word	0x240000ec
 8000934:	40004800 	.word	0x40004800

08000938 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b08a      	sub	sp, #40	@ 0x28
 800093c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800093e:	f107 0314 	add.w	r3, r7, #20
 8000942:	2200      	movs	r2, #0
 8000944:	601a      	str	r2, [r3, #0]
 8000946:	605a      	str	r2, [r3, #4]
 8000948:	609a      	str	r2, [r3, #8]
 800094a:	60da      	str	r2, [r3, #12]
 800094c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800094e:	4b31      	ldr	r3, [pc, #196]	@ (8000a14 <MX_GPIO_Init+0xdc>)
 8000950:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000954:	4a2f      	ldr	r2, [pc, #188]	@ (8000a14 <MX_GPIO_Init+0xdc>)
 8000956:	f043 0304 	orr.w	r3, r3, #4
 800095a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800095e:	4b2d      	ldr	r3, [pc, #180]	@ (8000a14 <MX_GPIO_Init+0xdc>)
 8000960:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000964:	f003 0304 	and.w	r3, r3, #4
 8000968:	613b      	str	r3, [r7, #16]
 800096a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800096c:	4b29      	ldr	r3, [pc, #164]	@ (8000a14 <MX_GPIO_Init+0xdc>)
 800096e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000972:	4a28      	ldr	r2, [pc, #160]	@ (8000a14 <MX_GPIO_Init+0xdc>)
 8000974:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000978:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800097c:	4b25      	ldr	r3, [pc, #148]	@ (8000a14 <MX_GPIO_Init+0xdc>)
 800097e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000982:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000986:	60fb      	str	r3, [r7, #12]
 8000988:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800098a:	4b22      	ldr	r3, [pc, #136]	@ (8000a14 <MX_GPIO_Init+0xdc>)
 800098c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000990:	4a20      	ldr	r2, [pc, #128]	@ (8000a14 <MX_GPIO_Init+0xdc>)
 8000992:	f043 0302 	orr.w	r3, r3, #2
 8000996:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800099a:	4b1e      	ldr	r3, [pc, #120]	@ (8000a14 <MX_GPIO_Init+0xdc>)
 800099c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009a0:	f003 0302 	and.w	r3, r3, #2
 80009a4:	60bb      	str	r3, [r7, #8]
 80009a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009a8:	4b1a      	ldr	r3, [pc, #104]	@ (8000a14 <MX_GPIO_Init+0xdc>)
 80009aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009ae:	4a19      	ldr	r2, [pc, #100]	@ (8000a14 <MX_GPIO_Init+0xdc>)
 80009b0:	f043 0301 	orr.w	r3, r3, #1
 80009b4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009b8:	4b16      	ldr	r3, [pc, #88]	@ (8000a14 <MX_GPIO_Init+0xdc>)
 80009ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009be:	f003 0301 	and.w	r3, r3, #1
 80009c2:	607b      	str	r3, [r7, #4]
 80009c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80009c6:	4b13      	ldr	r3, [pc, #76]	@ (8000a14 <MX_GPIO_Init+0xdc>)
 80009c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009cc:	4a11      	ldr	r2, [pc, #68]	@ (8000a14 <MX_GPIO_Init+0xdc>)
 80009ce:	f043 0310 	orr.w	r3, r3, #16
 80009d2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009d6:	4b0f      	ldr	r3, [pc, #60]	@ (8000a14 <MX_GPIO_Init+0xdc>)
 80009d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009dc:	f003 0310 	and.w	r3, r3, #16
 80009e0:	603b      	str	r3, [r7, #0]
 80009e2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80009e4:	2200      	movs	r2, #0
 80009e6:	2102      	movs	r1, #2
 80009e8:	480b      	ldr	r0, [pc, #44]	@ (8000a18 <MX_GPIO_Init+0xe0>)
 80009ea:	f001 f895 	bl	8001b18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80009ee:	2302      	movs	r3, #2
 80009f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009f2:	2301      	movs	r3, #1
 80009f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f6:	2300      	movs	r3, #0
 80009f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009fa:	2300      	movs	r3, #0
 80009fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80009fe:	f107 0314 	add.w	r3, r7, #20
 8000a02:	4619      	mov	r1, r3
 8000a04:	4804      	ldr	r0, [pc, #16]	@ (8000a18 <MX_GPIO_Init+0xe0>)
 8000a06:	f000 fed7 	bl	80017b8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a0a:	bf00      	nop
 8000a0c:	3728      	adds	r7, #40	@ 0x28
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	58024400 	.word	0x58024400
 8000a18:	58021000 	.word	0x58021000

08000a1c <print_uart>:

/* USER CODE BEGIN 4 */
// Retarget printf to UART1

void print_uart(const char *format, ...)
{
 8000a1c:	b40f      	push	{r0, r1, r2, r3}
 8000a1e:	b580      	push	{r7, lr}
 8000a20:	b0a2      	sub	sp, #136	@ 0x88
 8000a22:	af00      	add	r7, sp, #0
    char uart_buffer[128];  // adjust size if needed
    va_list args;
    va_start(args, format);
 8000a24:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000a28:	607b      	str	r3, [r7, #4]
    vsnprintf(uart_buffer, sizeof(uart_buffer), format, args);
 8000a2a:	f107 0008 	add.w	r0, r7, #8
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000a34:	2180      	movs	r1, #128	@ 0x80
 8000a36:	f005 faa1 	bl	8005f7c <vsniprintf>
    va_end(args);

    HAL_UART_Transmit(&huart3, (uint8_t *)uart_buffer, strlen(uart_buffer), HAL_MAX_DELAY);
 8000a3a:	f107 0308 	add.w	r3, r7, #8
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f7ff fc4e 	bl	80002e0 <strlen>
 8000a44:	4603      	mov	r3, r0
 8000a46:	b29a      	uxth	r2, r3
 8000a48:	f107 0108 	add.w	r1, r7, #8
 8000a4c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000a50:	4804      	ldr	r0, [pc, #16]	@ (8000a64 <print_uart+0x48>)
 8000a52:	f004 f895 	bl	8004b80 <HAL_UART_Transmit>
}
 8000a56:	bf00      	nop
 8000a58:	3788      	adds	r7, #136	@ 0x88
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000a60:	b004      	add	sp, #16
 8000a62:	4770      	bx	lr
 8000a64:	240000ec 	.word	0x240000ec

08000a68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000a6c:	b672      	cpsid	i
}
 8000a6e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a70:	bf00      	nop
 8000a72:	e7fd      	b.n	8000a70 <Error_Handler+0x8>

08000a74 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a74:	b480      	push	{r7}
 8000a76:	b083      	sub	sp, #12
 8000a78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a7a:	4b0a      	ldr	r3, [pc, #40]	@ (8000aa4 <HAL_MspInit+0x30>)
 8000a7c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000a80:	4a08      	ldr	r2, [pc, #32]	@ (8000aa4 <HAL_MspInit+0x30>)
 8000a82:	f043 0302 	orr.w	r3, r3, #2
 8000a86:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000a8a:	4b06      	ldr	r3, [pc, #24]	@ (8000aa4 <HAL_MspInit+0x30>)
 8000a8c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000a90:	f003 0302 	and.w	r3, r3, #2
 8000a94:	607b      	str	r3, [r7, #4]
 8000a96:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a98:	bf00      	nop
 8000a9a:	370c      	adds	r7, #12
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa2:	4770      	bx	lr
 8000aa4:	58024400 	.word	0x58024400

08000aa8 <HAL_HASH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hhash: HASH handle pointer
  * @retval None
  */
void HAL_HASH_MspInit(HASH_HandleTypeDef* hhash)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	b085      	sub	sp, #20
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN HASH_MspInit 0 */

    /* USER CODE END HASH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_HASH_CLK_ENABLE();
 8000ab0:	4b0a      	ldr	r3, [pc, #40]	@ (8000adc <HAL_HASH_MspInit+0x34>)
 8000ab2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8000ab6:	4a09      	ldr	r2, [pc, #36]	@ (8000adc <HAL_HASH_MspInit+0x34>)
 8000ab8:	f043 0320 	orr.w	r3, r3, #32
 8000abc:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8000ac0:	4b06      	ldr	r3, [pc, #24]	@ (8000adc <HAL_HASH_MspInit+0x34>)
 8000ac2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8000ac6:	f003 0320 	and.w	r3, r3, #32
 8000aca:	60fb      	str	r3, [r7, #12]
 8000acc:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN HASH_MspInit 1 */

    /* USER CODE END HASH_MspInit 1 */

}
 8000ace:	bf00      	nop
 8000ad0:	3714      	adds	r7, #20
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop
 8000adc:	58024400 	.word	0x58024400

08000ae0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b0bc      	sub	sp, #240	@ 0xf0
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000aec:	2200      	movs	r2, #0
 8000aee:	601a      	str	r2, [r3, #0]
 8000af0:	605a      	str	r2, [r3, #4]
 8000af2:	609a      	str	r2, [r3, #8]
 8000af4:	60da      	str	r2, [r3, #12]
 8000af6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000af8:	f107 0318 	add.w	r3, r7, #24
 8000afc:	22c0      	movs	r2, #192	@ 0xc0
 8000afe:	2100      	movs	r1, #0
 8000b00:	4618      	mov	r0, r3
 8000b02:	f005 fa63 	bl	8005fcc <memset>
  if(huart->Instance==USART1)
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	4a39      	ldr	r2, [pc, #228]	@ (8000bf0 <HAL_UART_MspInit+0x110>)
 8000b0c:	4293      	cmp	r3, r2
 8000b0e:	d16b      	bne.n	8000be8 <HAL_UART_MspInit+0x108>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000b10:	f04f 0201 	mov.w	r2, #1
 8000b14:	f04f 0300 	mov.w	r3, #0
 8000b18:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b22:	f107 0318 	add.w	r3, r7, #24
 8000b26:	4618      	mov	r0, r3
 8000b28:	f002 f9ae 	bl	8002e88 <HAL_RCCEx_PeriphCLKConfig>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d001      	beq.n	8000b36 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000b32:	f7ff ff99 	bl	8000a68 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b36:	4b2f      	ldr	r3, [pc, #188]	@ (8000bf4 <HAL_UART_MspInit+0x114>)
 8000b38:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000b3c:	4a2d      	ldr	r2, [pc, #180]	@ (8000bf4 <HAL_UART_MspInit+0x114>)
 8000b3e:	f043 0310 	orr.w	r3, r3, #16
 8000b42:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000b46:	4b2b      	ldr	r3, [pc, #172]	@ (8000bf4 <HAL_UART_MspInit+0x114>)
 8000b48:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000b4c:	f003 0310 	and.w	r3, r3, #16
 8000b50:	617b      	str	r3, [r7, #20]
 8000b52:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b54:	4b27      	ldr	r3, [pc, #156]	@ (8000bf4 <HAL_UART_MspInit+0x114>)
 8000b56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b5a:	4a26      	ldr	r2, [pc, #152]	@ (8000bf4 <HAL_UART_MspInit+0x114>)
 8000b5c:	f043 0302 	orr.w	r3, r3, #2
 8000b60:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b64:	4b23      	ldr	r3, [pc, #140]	@ (8000bf4 <HAL_UART_MspInit+0x114>)
 8000b66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b6a:	f003 0302 	and.w	r3, r3, #2
 8000b6e:	613b      	str	r3, [r7, #16]
 8000b70:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b72:	4b20      	ldr	r3, [pc, #128]	@ (8000bf4 <HAL_UART_MspInit+0x114>)
 8000b74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b78:	4a1e      	ldr	r2, [pc, #120]	@ (8000bf4 <HAL_UART_MspInit+0x114>)
 8000b7a:	f043 0301 	orr.w	r3, r3, #1
 8000b7e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b82:	4b1c      	ldr	r3, [pc, #112]	@ (8000bf4 <HAL_UART_MspInit+0x114>)
 8000b84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b88:	f003 0301 	and.w	r3, r3, #1
 8000b8c:	60fb      	str	r3, [r7, #12]
 8000b8e:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB15     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000b90:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000b94:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b98:	2302      	movs	r3, #2
 8000b9a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000baa:	2304      	movs	r3, #4
 8000bac:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bb0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	4810      	ldr	r0, [pc, #64]	@ (8000bf8 <HAL_UART_MspInit+0x118>)
 8000bb8:	f000 fdfe 	bl	80017b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000bbc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000bc0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc4:	2302      	movs	r3, #2
 8000bc6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000bd6:	2307      	movs	r3, #7
 8000bd8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bdc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000be0:	4619      	mov	r1, r3
 8000be2:	4806      	ldr	r0, [pc, #24]	@ (8000bfc <HAL_UART_MspInit+0x11c>)
 8000be4:	f000 fde8 	bl	80017b8 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000be8:	bf00      	nop
 8000bea:	37f0      	adds	r7, #240	@ 0xf0
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	40011000 	.word	0x40011000
 8000bf4:	58024400 	.word	0x58024400
 8000bf8:	58020400 	.word	0x58020400
 8000bfc:	58020000 	.word	0x58020000

08000c00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c04:	bf00      	nop
 8000c06:	e7fd      	b.n	8000c04 <NMI_Handler+0x4>

08000c08 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c0c:	bf00      	nop
 8000c0e:	e7fd      	b.n	8000c0c <HardFault_Handler+0x4>

08000c10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c14:	bf00      	nop
 8000c16:	e7fd      	b.n	8000c14 <MemManage_Handler+0x4>

08000c18 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c1c:	bf00      	nop
 8000c1e:	e7fd      	b.n	8000c1c <BusFault_Handler+0x4>

08000c20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c24:	bf00      	nop
 8000c26:	e7fd      	b.n	8000c24 <UsageFault_Handler+0x4>

08000c28 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c2c:	bf00      	nop
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c34:	4770      	bx	lr

08000c36 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c36:	b480      	push	{r7}
 8000c38:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c3a:	bf00      	nop
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c42:	4770      	bx	lr

08000c44 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c44:	b480      	push	{r7}
 8000c46:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c48:	bf00      	nop
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c50:	4770      	bx	lr

08000c52 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c52:	b580      	push	{r7, lr}
 8000c54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c56:	f000 fbed 	bl	8001434 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c5a:	bf00      	nop
 8000c5c:	bd80      	pop	{r7, pc}

08000c5e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000c5e:	b580      	push	{r7, lr}
 8000c60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8000c62:	2000      	movs	r0, #0
 8000c64:	f000 fa2e 	bl	80010c4 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000c68:	bf00      	nop
 8000c6a:	bd80      	pop	{r7, pc}

08000c6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b086      	sub	sp, #24
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c74:	4a14      	ldr	r2, [pc, #80]	@ (8000cc8 <_sbrk+0x5c>)
 8000c76:	4b15      	ldr	r3, [pc, #84]	@ (8000ccc <_sbrk+0x60>)
 8000c78:	1ad3      	subs	r3, r2, r3
 8000c7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c7c:	697b      	ldr	r3, [r7, #20]
 8000c7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c80:	4b13      	ldr	r3, [pc, #76]	@ (8000cd0 <_sbrk+0x64>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d102      	bne.n	8000c8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c88:	4b11      	ldr	r3, [pc, #68]	@ (8000cd0 <_sbrk+0x64>)
 8000c8a:	4a12      	ldr	r2, [pc, #72]	@ (8000cd4 <_sbrk+0x68>)
 8000c8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c8e:	4b10      	ldr	r3, [pc, #64]	@ (8000cd0 <_sbrk+0x64>)
 8000c90:	681a      	ldr	r2, [r3, #0]
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	4413      	add	r3, r2
 8000c96:	693a      	ldr	r2, [r7, #16]
 8000c98:	429a      	cmp	r2, r3
 8000c9a:	d207      	bcs.n	8000cac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c9c:	f005 f9ae 	bl	8005ffc <__errno>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	220c      	movs	r2, #12
 8000ca4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ca6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000caa:	e009      	b.n	8000cc0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cac:	4b08      	ldr	r3, [pc, #32]	@ (8000cd0 <_sbrk+0x64>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cb2:	4b07      	ldr	r3, [pc, #28]	@ (8000cd0 <_sbrk+0x64>)
 8000cb4:	681a      	ldr	r2, [r3, #0]
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	4413      	add	r3, r2
 8000cba:	4a05      	ldr	r2, [pc, #20]	@ (8000cd0 <_sbrk+0x64>)
 8000cbc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cbe:	68fb      	ldr	r3, [r7, #12]
}
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	3718      	adds	r7, #24
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	24080000 	.word	0x24080000
 8000ccc:	00000400 	.word	0x00000400
 8000cd0:	24000180 	.word	0x24000180
 8000cd4:	24000370 	.word	0x24000370

08000cd8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000cdc:	4b43      	ldr	r3, [pc, #268]	@ (8000dec <SystemInit+0x114>)
 8000cde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ce2:	4a42      	ldr	r2, [pc, #264]	@ (8000dec <SystemInit+0x114>)
 8000ce4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ce8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000cec:	4b40      	ldr	r3, [pc, #256]	@ (8000df0 <SystemInit+0x118>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	f003 030f 	and.w	r3, r3, #15
 8000cf4:	2b06      	cmp	r3, #6
 8000cf6:	d807      	bhi.n	8000d08 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000cf8:	4b3d      	ldr	r3, [pc, #244]	@ (8000df0 <SystemInit+0x118>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	f023 030f 	bic.w	r3, r3, #15
 8000d00:	4a3b      	ldr	r2, [pc, #236]	@ (8000df0 <SystemInit+0x118>)
 8000d02:	f043 0307 	orr.w	r3, r3, #7
 8000d06:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000d08:	4b3a      	ldr	r3, [pc, #232]	@ (8000df4 <SystemInit+0x11c>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	4a39      	ldr	r2, [pc, #228]	@ (8000df4 <SystemInit+0x11c>)
 8000d0e:	f043 0301 	orr.w	r3, r3, #1
 8000d12:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000d14:	4b37      	ldr	r3, [pc, #220]	@ (8000df4 <SystemInit+0x11c>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000d1a:	4b36      	ldr	r3, [pc, #216]	@ (8000df4 <SystemInit+0x11c>)
 8000d1c:	681a      	ldr	r2, [r3, #0]
 8000d1e:	4935      	ldr	r1, [pc, #212]	@ (8000df4 <SystemInit+0x11c>)
 8000d20:	4b35      	ldr	r3, [pc, #212]	@ (8000df8 <SystemInit+0x120>)
 8000d22:	4013      	ands	r3, r2
 8000d24:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000d26:	4b32      	ldr	r3, [pc, #200]	@ (8000df0 <SystemInit+0x118>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	f003 0308 	and.w	r3, r3, #8
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d007      	beq.n	8000d42 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000d32:	4b2f      	ldr	r3, [pc, #188]	@ (8000df0 <SystemInit+0x118>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	f023 030f 	bic.w	r3, r3, #15
 8000d3a:	4a2d      	ldr	r2, [pc, #180]	@ (8000df0 <SystemInit+0x118>)
 8000d3c:	f043 0307 	orr.w	r3, r3, #7
 8000d40:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000d42:	4b2c      	ldr	r3, [pc, #176]	@ (8000df4 <SystemInit+0x11c>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000d48:	4b2a      	ldr	r3, [pc, #168]	@ (8000df4 <SystemInit+0x11c>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000d4e:	4b29      	ldr	r3, [pc, #164]	@ (8000df4 <SystemInit+0x11c>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000d54:	4b27      	ldr	r3, [pc, #156]	@ (8000df4 <SystemInit+0x11c>)
 8000d56:	4a29      	ldr	r2, [pc, #164]	@ (8000dfc <SystemInit+0x124>)
 8000d58:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000d5a:	4b26      	ldr	r3, [pc, #152]	@ (8000df4 <SystemInit+0x11c>)
 8000d5c:	4a28      	ldr	r2, [pc, #160]	@ (8000e00 <SystemInit+0x128>)
 8000d5e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000d60:	4b24      	ldr	r3, [pc, #144]	@ (8000df4 <SystemInit+0x11c>)
 8000d62:	4a28      	ldr	r2, [pc, #160]	@ (8000e04 <SystemInit+0x12c>)
 8000d64:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000d66:	4b23      	ldr	r3, [pc, #140]	@ (8000df4 <SystemInit+0x11c>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000d6c:	4b21      	ldr	r3, [pc, #132]	@ (8000df4 <SystemInit+0x11c>)
 8000d6e:	4a25      	ldr	r2, [pc, #148]	@ (8000e04 <SystemInit+0x12c>)
 8000d70:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000d72:	4b20      	ldr	r3, [pc, #128]	@ (8000df4 <SystemInit+0x11c>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000d78:	4b1e      	ldr	r3, [pc, #120]	@ (8000df4 <SystemInit+0x11c>)
 8000d7a:	4a22      	ldr	r2, [pc, #136]	@ (8000e04 <SystemInit+0x12c>)
 8000d7c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000d7e:	4b1d      	ldr	r3, [pc, #116]	@ (8000df4 <SystemInit+0x11c>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000d84:	4b1b      	ldr	r3, [pc, #108]	@ (8000df4 <SystemInit+0x11c>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	4a1a      	ldr	r2, [pc, #104]	@ (8000df4 <SystemInit+0x11c>)
 8000d8a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000d8e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000d90:	4b18      	ldr	r3, [pc, #96]	@ (8000df4 <SystemInit+0x11c>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000d96:	4b1c      	ldr	r3, [pc, #112]	@ (8000e08 <SystemInit+0x130>)
 8000d98:	681a      	ldr	r2, [r3, #0]
 8000d9a:	4b1c      	ldr	r3, [pc, #112]	@ (8000e0c <SystemInit+0x134>)
 8000d9c:	4013      	ands	r3, r2
 8000d9e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000da2:	d202      	bcs.n	8000daa <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000da4:	4b1a      	ldr	r3, [pc, #104]	@ (8000e10 <SystemInit+0x138>)
 8000da6:	2201      	movs	r2, #1
 8000da8:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000daa:	4b12      	ldr	r3, [pc, #72]	@ (8000df4 <SystemInit+0x11c>)
 8000dac:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000db0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d113      	bne.n	8000de0 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000db8:	4b0e      	ldr	r3, [pc, #56]	@ (8000df4 <SystemInit+0x11c>)
 8000dba:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000dbe:	4a0d      	ldr	r2, [pc, #52]	@ (8000df4 <SystemInit+0x11c>)
 8000dc0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000dc4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000dc8:	4b12      	ldr	r3, [pc, #72]	@ (8000e14 <SystemInit+0x13c>)
 8000dca:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000dce:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000dd0:	4b08      	ldr	r3, [pc, #32]	@ (8000df4 <SystemInit+0x11c>)
 8000dd2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000dd6:	4a07      	ldr	r2, [pc, #28]	@ (8000df4 <SystemInit+0x11c>)
 8000dd8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000ddc:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000de0:	bf00      	nop
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop
 8000dec:	e000ed00 	.word	0xe000ed00
 8000df0:	52002000 	.word	0x52002000
 8000df4:	58024400 	.word	0x58024400
 8000df8:	eaf6ed7f 	.word	0xeaf6ed7f
 8000dfc:	02020200 	.word	0x02020200
 8000e00:	01ff0000 	.word	0x01ff0000
 8000e04:	01010280 	.word	0x01010280
 8000e08:	5c001000 	.word	0x5c001000
 8000e0c:	ffff0000 	.word	0xffff0000
 8000e10:	51008108 	.word	0x51008108
 8000e14:	52004000 	.word	0x52004000

08000e18 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000e1c:	4b09      	ldr	r3, [pc, #36]	@ (8000e44 <ExitRun0Mode+0x2c>)
 8000e1e:	68db      	ldr	r3, [r3, #12]
 8000e20:	4a08      	ldr	r2, [pc, #32]	@ (8000e44 <ExitRun0Mode+0x2c>)
 8000e22:	f043 0302 	orr.w	r3, r3, #2
 8000e26:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000e28:	bf00      	nop
 8000e2a:	4b06      	ldr	r3, [pc, #24]	@ (8000e44 <ExitRun0Mode+0x2c>)
 8000e2c:	685b      	ldr	r3, [r3, #4]
 8000e2e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d0f9      	beq.n	8000e2a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000e36:	bf00      	nop
 8000e38:	bf00      	nop
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop
 8000e44:	58024800 	.word	0x58024800

08000e48 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000e48:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000e84 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000e4c:	f7ff ffe4 	bl	8000e18 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e50:	f7ff ff42 	bl	8000cd8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e54:	480c      	ldr	r0, [pc, #48]	@ (8000e88 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e56:	490d      	ldr	r1, [pc, #52]	@ (8000e8c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e58:	4a0d      	ldr	r2, [pc, #52]	@ (8000e90 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e5c:	e002      	b.n	8000e64 <LoopCopyDataInit>

08000e5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e62:	3304      	adds	r3, #4

08000e64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e68:	d3f9      	bcc.n	8000e5e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e6a:	4a0a      	ldr	r2, [pc, #40]	@ (8000e94 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000e6c:	4c0a      	ldr	r4, [pc, #40]	@ (8000e98 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000e6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e70:	e001      	b.n	8000e76 <LoopFillZerobss>

08000e72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e74:	3204      	adds	r2, #4

08000e76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e78:	d3fb      	bcc.n	8000e72 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e7a:	f005 f8c5 	bl	8006008 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e7e:	f7ff fc1d 	bl	80006bc <main>
  bx  lr
 8000e82:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000e84:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000e88:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000e8c:	2400007c 	.word	0x2400007c
  ldr r2, =_sidata
 8000e90:	08006874 	.word	0x08006874
  ldr r2, =_sbss
 8000e94:	2400007c 	.word	0x2400007c
  ldr r4, =_ebss
 8000e98:	2400036c 	.word	0x2400036c

08000e9c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e9c:	e7fe      	b.n	8000e9c <ADC3_IRQHandler>
	...

08000ea0 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b08c      	sub	sp, #48	@ 0x30
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8000eae:	79fb      	ldrb	r3, [r7, #7]
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d009      	beq.n	8000ec8 <BSP_LED_Init+0x28>
 8000eb4:	79fb      	ldrb	r3, [r7, #7]
 8000eb6:	2b01      	cmp	r3, #1
 8000eb8:	d006      	beq.n	8000ec8 <BSP_LED_Init+0x28>
 8000eba:	79fb      	ldrb	r3, [r7, #7]
 8000ebc:	2b02      	cmp	r3, #2
 8000ebe:	d003      	beq.n	8000ec8 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000ec0:	f06f 0301 	mvn.w	r3, #1
 8000ec4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000ec6:	e055      	b.n	8000f74 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8000ec8:	79fb      	ldrb	r3, [r7, #7]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d10f      	bne.n	8000eee <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8000ece:	4b2c      	ldr	r3, [pc, #176]	@ (8000f80 <BSP_LED_Init+0xe0>)
 8000ed0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ed4:	4a2a      	ldr	r2, [pc, #168]	@ (8000f80 <BSP_LED_Init+0xe0>)
 8000ed6:	f043 0302 	orr.w	r3, r3, #2
 8000eda:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ede:	4b28      	ldr	r3, [pc, #160]	@ (8000f80 <BSP_LED_Init+0xe0>)
 8000ee0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ee4:	f003 0302 	and.w	r3, r3, #2
 8000ee8:	617b      	str	r3, [r7, #20]
 8000eea:	697b      	ldr	r3, [r7, #20]
 8000eec:	e021      	b.n	8000f32 <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8000eee:	79fb      	ldrb	r3, [r7, #7]
 8000ef0:	2b01      	cmp	r3, #1
 8000ef2:	d10f      	bne.n	8000f14 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8000ef4:	4b22      	ldr	r3, [pc, #136]	@ (8000f80 <BSP_LED_Init+0xe0>)
 8000ef6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000efa:	4a21      	ldr	r2, [pc, #132]	@ (8000f80 <BSP_LED_Init+0xe0>)
 8000efc:	f043 0302 	orr.w	r3, r3, #2
 8000f00:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f04:	4b1e      	ldr	r3, [pc, #120]	@ (8000f80 <BSP_LED_Init+0xe0>)
 8000f06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f0a:	f003 0302 	and.w	r3, r3, #2
 8000f0e:	613b      	str	r3, [r7, #16]
 8000f10:	693b      	ldr	r3, [r7, #16]
 8000f12:	e00e      	b.n	8000f32 <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8000f14:	4b1a      	ldr	r3, [pc, #104]	@ (8000f80 <BSP_LED_Init+0xe0>)
 8000f16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f1a:	4a19      	ldr	r2, [pc, #100]	@ (8000f80 <BSP_LED_Init+0xe0>)
 8000f1c:	f043 0302 	orr.w	r3, r3, #2
 8000f20:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f24:	4b16      	ldr	r3, [pc, #88]	@ (8000f80 <BSP_LED_Init+0xe0>)
 8000f26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f2a:	f003 0302 	and.w	r3, r3, #2
 8000f2e:	60fb      	str	r3, [r7, #12]
 8000f30:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8000f32:	79fb      	ldrb	r3, [r7, #7]
 8000f34:	4a13      	ldr	r2, [pc, #76]	@ (8000f84 <BSP_LED_Init+0xe4>)
 8000f36:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f3a:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8000f40:	2300      	movs	r3, #0
 8000f42:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f44:	2303      	movs	r3, #3
 8000f46:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000f48:	79fb      	ldrb	r3, [r7, #7]
 8000f4a:	4a0f      	ldr	r2, [pc, #60]	@ (8000f88 <BSP_LED_Init+0xe8>)
 8000f4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f50:	f107 0218 	add.w	r2, r7, #24
 8000f54:	4611      	mov	r1, r2
 8000f56:	4618      	mov	r0, r3
 8000f58:	f000 fc2e 	bl	80017b8 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8000f5c:	79fb      	ldrb	r3, [r7, #7]
 8000f5e:	4a0a      	ldr	r2, [pc, #40]	@ (8000f88 <BSP_LED_Init+0xe8>)
 8000f60:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000f64:	79fb      	ldrb	r3, [r7, #7]
 8000f66:	4a07      	ldr	r2, [pc, #28]	@ (8000f84 <BSP_LED_Init+0xe4>)
 8000f68:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	4619      	mov	r1, r3
 8000f70:	f000 fdd2 	bl	8001b18 <HAL_GPIO_WritePin>
  }

  return ret;
 8000f74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8000f76:	4618      	mov	r0, r3
 8000f78:	3730      	adds	r7, #48	@ 0x30
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	58024400 	.word	0x58024400
 8000f84:	080067fc 	.word	0x080067fc
 8000f88:	2400000c 	.word	0x2400000c

08000f8c <BSP_LED_On>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b084      	sub	sp, #16
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	4603      	mov	r3, r0
 8000f94:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000f96:	2300      	movs	r3, #0
 8000f98:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8000f9a:	79fb      	ldrb	r3, [r7, #7]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d009      	beq.n	8000fb4 <BSP_LED_On+0x28>
 8000fa0:	79fb      	ldrb	r3, [r7, #7]
 8000fa2:	2b01      	cmp	r3, #1
 8000fa4:	d006      	beq.n	8000fb4 <BSP_LED_On+0x28>
 8000fa6:	79fb      	ldrb	r3, [r7, #7]
 8000fa8:	2b02      	cmp	r3, #2
 8000faa:	d003      	beq.n	8000fb4 <BSP_LED_On+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000fac:	f06f 0301 	mvn.w	r3, #1
 8000fb0:	60fb      	str	r3, [r7, #12]
 8000fb2:	e00b      	b.n	8000fcc <BSP_LED_On+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 8000fb4:	79fb      	ldrb	r3, [r7, #7]
 8000fb6:	4a08      	ldr	r2, [pc, #32]	@ (8000fd8 <BSP_LED_On+0x4c>)
 8000fb8:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000fbc:	79fb      	ldrb	r3, [r7, #7]
 8000fbe:	4a07      	ldr	r2, [pc, #28]	@ (8000fdc <BSP_LED_On+0x50>)
 8000fc0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	f000 fda6 	bl	8001b18 <HAL_GPIO_WritePin>
  }

  return ret;
 8000fcc:	68fb      	ldr	r3, [r7, #12]
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	3710      	adds	r7, #16
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	2400000c 	.word	0x2400000c
 8000fdc:	080067fc 	.word	0x080067fc

08000fe0 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b088      	sub	sp, #32
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	460a      	mov	r2, r1
 8000fea:	71fb      	strb	r3, [r7, #7]
 8000fec:	4613      	mov	r3, r2
 8000fee:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8000ff0:	4b2e      	ldr	r3, [pc, #184]	@ (80010ac <BSP_PB_Init+0xcc>)
 8000ff2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ff6:	4a2d      	ldr	r2, [pc, #180]	@ (80010ac <BSP_PB_Init+0xcc>)
 8000ff8:	f043 0304 	orr.w	r3, r3, #4
 8000ffc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001000:	4b2a      	ldr	r3, [pc, #168]	@ (80010ac <BSP_PB_Init+0xcc>)
 8001002:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001006:	f003 0304 	and.w	r3, r3, #4
 800100a:	60bb      	str	r3, [r7, #8]
 800100c:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 800100e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001012:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8001014:	2302      	movs	r3, #2
 8001016:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001018:	2302      	movs	r3, #2
 800101a:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 800101c:	79bb      	ldrb	r3, [r7, #6]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d10c      	bne.n	800103c <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8001022:	2300      	movs	r3, #0
 8001024:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8001026:	79fb      	ldrb	r3, [r7, #7]
 8001028:	4a21      	ldr	r2, [pc, #132]	@ (80010b0 <BSP_PB_Init+0xd0>)
 800102a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800102e:	f107 020c 	add.w	r2, r7, #12
 8001032:	4611      	mov	r1, r2
 8001034:	4618      	mov	r0, r3
 8001036:	f000 fbbf 	bl	80017b8 <HAL_GPIO_Init>
 800103a:	e031      	b.n	80010a0 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 800103c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001040:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8001042:	79fb      	ldrb	r3, [r7, #7]
 8001044:	4a1a      	ldr	r2, [pc, #104]	@ (80010b0 <BSP_PB_Init+0xd0>)
 8001046:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800104a:	f107 020c 	add.w	r2, r7, #12
 800104e:	4611      	mov	r1, r2
 8001050:	4618      	mov	r0, r3
 8001052:	f000 fbb1 	bl	80017b8 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8001056:	79fb      	ldrb	r3, [r7, #7]
 8001058:	00db      	lsls	r3, r3, #3
 800105a:	4a16      	ldr	r2, [pc, #88]	@ (80010b4 <BSP_PB_Init+0xd4>)
 800105c:	441a      	add	r2, r3
 800105e:	79fb      	ldrb	r3, [r7, #7]
 8001060:	4915      	ldr	r1, [pc, #84]	@ (80010b8 <BSP_PB_Init+0xd8>)
 8001062:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001066:	4619      	mov	r1, r3
 8001068:	4610      	mov	r0, r2
 800106a:	f000 fb61 	bl	8001730 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 800106e:	79fb      	ldrb	r3, [r7, #7]
 8001070:	00db      	lsls	r3, r3, #3
 8001072:	4a10      	ldr	r2, [pc, #64]	@ (80010b4 <BSP_PB_Init+0xd4>)
 8001074:	1898      	adds	r0, r3, r2
 8001076:	79fb      	ldrb	r3, [r7, #7]
 8001078:	4a10      	ldr	r2, [pc, #64]	@ (80010bc <BSP_PB_Init+0xdc>)
 800107a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800107e:	461a      	mov	r2, r3
 8001080:	2100      	movs	r1, #0
 8001082:	f000 fb36 	bl	80016f2 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8001086:	2028      	movs	r0, #40	@ 0x28
 8001088:	79fb      	ldrb	r3, [r7, #7]
 800108a:	4a0d      	ldr	r2, [pc, #52]	@ (80010c0 <BSP_PB_Init+0xe0>)
 800108c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001090:	2200      	movs	r2, #0
 8001092:	4619      	mov	r1, r3
 8001094:	f000 faf9 	bl	800168a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8001098:	2328      	movs	r3, #40	@ 0x28
 800109a:	4618      	mov	r0, r3
 800109c:	f000 fb0f 	bl	80016be <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 80010a0:	2300      	movs	r3, #0
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	3720      	adds	r7, #32
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	58024400 	.word	0x58024400
 80010b0:	24000018 	.word	0x24000018
 80010b4:	24000184 	.word	0x24000184
 80010b8:	08006804 	.word	0x08006804
 80010bc:	2400001c 	.word	0x2400001c
 80010c0:	24000020 	.word	0x24000020

080010c4 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	4603      	mov	r3, r0
 80010cc:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 80010ce:	79fb      	ldrb	r3, [r7, #7]
 80010d0:	00db      	lsls	r3, r3, #3
 80010d2:	4a04      	ldr	r2, [pc, #16]	@ (80010e4 <BSP_PB_IRQHandler+0x20>)
 80010d4:	4413      	add	r3, r2
 80010d6:	4618      	mov	r0, r3
 80010d8:	f000 fb3e 	bl	8001758 <HAL_EXTI_IRQHandler>
}
 80010dc:	bf00      	nop
 80010de:	3708      	adds	r7, #8
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	24000184 	.word	0x24000184

080010e8 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b083      	sub	sp, #12
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	4603      	mov	r3, r0
 80010f0:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 80010f2:	bf00      	nop
 80010f4:	370c      	adds	r7, #12
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr
	...

08001100 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b084      	sub	sp, #16
 8001104:	af00      	add	r7, sp, #0
 8001106:	4603      	mov	r3, r0
 8001108:	6039      	str	r1, [r7, #0]
 800110a:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800110c:	2300      	movs	r3, #0
 800110e:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d003      	beq.n	800111e <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001116:	f06f 0301 	mvn.w	r3, #1
 800111a:	60fb      	str	r3, [r7, #12]
 800111c:	e018      	b.n	8001150 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 800111e:	79fb      	ldrb	r3, [r7, #7]
 8001120:	2294      	movs	r2, #148	@ 0x94
 8001122:	fb02 f303 	mul.w	r3, r2, r3
 8001126:	4a0d      	ldr	r2, [pc, #52]	@ (800115c <BSP_COM_Init+0x5c>)
 8001128:	4413      	add	r3, r2
 800112a:	4618      	mov	r0, r3
 800112c:	f000 f852 	bl	80011d4 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8001130:	79fb      	ldrb	r3, [r7, #7]
 8001132:	2294      	movs	r2, #148	@ 0x94
 8001134:	fb02 f303 	mul.w	r3, r2, r3
 8001138:	4a08      	ldr	r2, [pc, #32]	@ (800115c <BSP_COM_Init+0x5c>)
 800113a:	4413      	add	r3, r2
 800113c:	6839      	ldr	r1, [r7, #0]
 800113e:	4618      	mov	r0, r3
 8001140:	f000 f80e 	bl	8001160 <MX_USART3_Init>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d002      	beq.n	8001150 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 800114a:	f06f 0303 	mvn.w	r3, #3
 800114e:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8001150:	68fb      	ldr	r3, [r7, #12]
}
 8001152:	4618      	mov	r0, r3
 8001154:	3710      	adds	r7, #16
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	2400018c 	.word	0x2400018c

08001160 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
 8001168:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 800116a:	4b15      	ldr	r3, [pc, #84]	@ (80011c0 <MX_USART3_Init+0x60>)
 800116c:	681a      	ldr	r2, [r3, #0]
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	681a      	ldr	r2, [r3, #0]
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	220c      	movs	r2, #12
 800117e:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	895b      	ldrh	r3, [r3, #10]
 8001184:	461a      	mov	r2, r3
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	685a      	ldr	r2, [r3, #4]
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	891b      	ldrh	r3, [r3, #8]
 8001196:	461a      	mov	r2, r3
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	899b      	ldrh	r3, [r3, #12]
 80011a0:	461a      	mov	r2, r3
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80011ac:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 80011ae:	6878      	ldr	r0, [r7, #4]
 80011b0:	f003 fc96 	bl	8004ae0 <HAL_UART_Init>
 80011b4:	4603      	mov	r3, r0
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	3708      	adds	r7, #8
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	24000008 	.word	0x24000008

080011c4 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 80011c8:	2000      	movs	r0, #0
 80011ca:	f7ff ff8d 	bl	80010e8 <BSP_PB_Callback>
}
 80011ce:	bf00      	nop
 80011d0:	bd80      	pop	{r7, pc}
	...

080011d4 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b08a      	sub	sp, #40	@ 0x28
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 80011dc:	4b27      	ldr	r3, [pc, #156]	@ (800127c <COM1_MspInit+0xa8>)
 80011de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011e2:	4a26      	ldr	r2, [pc, #152]	@ (800127c <COM1_MspInit+0xa8>)
 80011e4:	f043 0308 	orr.w	r3, r3, #8
 80011e8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011ec:	4b23      	ldr	r3, [pc, #140]	@ (800127c <COM1_MspInit+0xa8>)
 80011ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011f2:	f003 0308 	and.w	r3, r3, #8
 80011f6:	613b      	str	r3, [r7, #16]
 80011f8:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 80011fa:	4b20      	ldr	r3, [pc, #128]	@ (800127c <COM1_MspInit+0xa8>)
 80011fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001200:	4a1e      	ldr	r2, [pc, #120]	@ (800127c <COM1_MspInit+0xa8>)
 8001202:	f043 0308 	orr.w	r3, r3, #8
 8001206:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800120a:	4b1c      	ldr	r3, [pc, #112]	@ (800127c <COM1_MspInit+0xa8>)
 800120c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001210:	f003 0308 	and.w	r3, r3, #8
 8001214:	60fb      	str	r3, [r7, #12]
 8001216:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8001218:	4b18      	ldr	r3, [pc, #96]	@ (800127c <COM1_MspInit+0xa8>)
 800121a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800121e:	4a17      	ldr	r2, [pc, #92]	@ (800127c <COM1_MspInit+0xa8>)
 8001220:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001224:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001228:	4b14      	ldr	r3, [pc, #80]	@ (800127c <COM1_MspInit+0xa8>)
 800122a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800122e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001232:	60bb      	str	r3, [r7, #8]
 8001234:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 8001236:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800123a:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800123c:	2302      	movs	r3, #2
 800123e:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001240:	2302      	movs	r3, #2
 8001242:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8001244:	2301      	movs	r3, #1
 8001246:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8001248:	2307      	movs	r3, #7
 800124a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 800124c:	f107 0314 	add.w	r3, r7, #20
 8001250:	4619      	mov	r1, r3
 8001252:	480b      	ldr	r0, [pc, #44]	@ (8001280 <COM1_MspInit+0xac>)
 8001254:	f000 fab0 	bl	80017b8 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8001258:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800125c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800125e:	2302      	movs	r3, #2
 8001260:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8001262:	2307      	movs	r3, #7
 8001264:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8001266:	f107 0314 	add.w	r3, r7, #20
 800126a:	4619      	mov	r1, r3
 800126c:	4804      	ldr	r0, [pc, #16]	@ (8001280 <COM1_MspInit+0xac>)
 800126e:	f000 faa3 	bl	80017b8 <HAL_GPIO_Init>
}
 8001272:	bf00      	nop
 8001274:	3728      	adds	r7, #40	@ 0x28
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	58024400 	.word	0x58024400
 8001280:	58020c00 	.word	0x58020c00

08001284 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800128a:	2003      	movs	r0, #3
 800128c:	f000 f9f2 	bl	8001674 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001290:	f001 fc24 	bl	8002adc <HAL_RCC_GetSysClockFreq>
 8001294:	4602      	mov	r2, r0
 8001296:	4b15      	ldr	r3, [pc, #84]	@ (80012ec <HAL_Init+0x68>)
 8001298:	699b      	ldr	r3, [r3, #24]
 800129a:	0a1b      	lsrs	r3, r3, #8
 800129c:	f003 030f 	and.w	r3, r3, #15
 80012a0:	4913      	ldr	r1, [pc, #76]	@ (80012f0 <HAL_Init+0x6c>)
 80012a2:	5ccb      	ldrb	r3, [r1, r3]
 80012a4:	f003 031f 	and.w	r3, r3, #31
 80012a8:	fa22 f303 	lsr.w	r3, r2, r3
 80012ac:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80012ae:	4b0f      	ldr	r3, [pc, #60]	@ (80012ec <HAL_Init+0x68>)
 80012b0:	699b      	ldr	r3, [r3, #24]
 80012b2:	f003 030f 	and.w	r3, r3, #15
 80012b6:	4a0e      	ldr	r2, [pc, #56]	@ (80012f0 <HAL_Init+0x6c>)
 80012b8:	5cd3      	ldrb	r3, [r2, r3]
 80012ba:	f003 031f 	and.w	r3, r3, #31
 80012be:	687a      	ldr	r2, [r7, #4]
 80012c0:	fa22 f303 	lsr.w	r3, r2, r3
 80012c4:	4a0b      	ldr	r2, [pc, #44]	@ (80012f4 <HAL_Init+0x70>)
 80012c6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80012c8:	4a0b      	ldr	r2, [pc, #44]	@ (80012f8 <HAL_Init+0x74>)
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80012ce:	2000      	movs	r0, #0
 80012d0:	f000 f87a 	bl	80013c8 <HAL_InitTick>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d001      	beq.n	80012de <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80012da:	2301      	movs	r3, #1
 80012dc:	e002      	b.n	80012e4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80012de:	f7ff fbc9 	bl	8000a74 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012e2:	2300      	movs	r3, #0
}
 80012e4:	4618      	mov	r0, r3
 80012e6:	3708      	adds	r7, #8
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	58024400 	.word	0x58024400
 80012f0:	080067ec 	.word	0x080067ec
 80012f4:	24000004 	.word	0x24000004
 80012f8:	24000000 	.word	0x24000000

080012fc <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_AHB3_FORCE_RESET();
 8001300:	4b26      	ldr	r3, [pc, #152]	@ (800139c <HAL_DeInit+0xa0>)
 8001302:	4a27      	ldr	r2, [pc, #156]	@ (80013a0 <HAL_DeInit+0xa4>)
 8001304:	67da      	str	r2, [r3, #124]	@ 0x7c
  __HAL_RCC_AHB3_RELEASE_RESET();
 8001306:	4b25      	ldr	r3, [pc, #148]	@ (800139c <HAL_DeInit+0xa0>)
 8001308:	2200      	movs	r2, #0
 800130a:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_RCC_AHB1_FORCE_RESET();
 800130c:	4b23      	ldr	r3, [pc, #140]	@ (800139c <HAL_DeInit+0xa0>)
 800130e:	4a25      	ldr	r2, [pc, #148]	@ (80013a4 <HAL_DeInit+0xa8>)
 8001310:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  __HAL_RCC_AHB1_RELEASE_RESET();
 8001314:	4b21      	ldr	r3, [pc, #132]	@ (800139c <HAL_DeInit+0xa0>)
 8001316:	2200      	movs	r2, #0
 8001318:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  __HAL_RCC_AHB2_FORCE_RESET();
 800131c:	4b1f      	ldr	r3, [pc, #124]	@ (800139c <HAL_DeInit+0xa0>)
 800131e:	f240 2271 	movw	r2, #625	@ 0x271
 8001322:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __HAL_RCC_AHB2_RELEASE_RESET();
 8001326:	4b1d      	ldr	r3, [pc, #116]	@ (800139c <HAL_DeInit+0xa0>)
 8001328:	2200      	movs	r2, #0
 800132a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  __HAL_RCC_AHB4_FORCE_RESET();
 800132e:	4b1b      	ldr	r3, [pc, #108]	@ (800139c <HAL_DeInit+0xa0>)
 8001330:	4a1d      	ldr	r2, [pc, #116]	@ (80013a8 <HAL_DeInit+0xac>)
 8001332:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 __HAL_RCC_AHB4_RELEASE_RESET();
 8001336:	4b19      	ldr	r3, [pc, #100]	@ (800139c <HAL_DeInit+0xa0>)
 8001338:	2200      	movs	r2, #0
 800133a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_RCC_APB3_FORCE_RESET();
 800133e:	4b17      	ldr	r3, [pc, #92]	@ (800139c <HAL_DeInit+0xa0>)
 8001340:	2218      	movs	r2, #24
 8001342:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  __HAL_RCC_APB3_RELEASE_RESET();
 8001346:	4b15      	ldr	r3, [pc, #84]	@ (800139c <HAL_DeInit+0xa0>)
 8001348:	2200      	movs	r2, #0
 800134a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  __HAL_RCC_APB1L_FORCE_RESET();
 800134e:	4b13      	ldr	r3, [pc, #76]	@ (800139c <HAL_DeInit+0xa0>)
 8001350:	4a16      	ldr	r2, [pc, #88]	@ (80013ac <HAL_DeInit+0xb0>)
 8001352:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  __HAL_RCC_APB1L_RELEASE_RESET();
 8001356:	4b11      	ldr	r3, [pc, #68]	@ (800139c <HAL_DeInit+0xa0>)
 8001358:	2200      	movs	r2, #0
 800135a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  __HAL_RCC_APB1H_FORCE_RESET();
 800135e:	4b0f      	ldr	r3, [pc, #60]	@ (800139c <HAL_DeInit+0xa0>)
 8001360:	f44f 729b 	mov.w	r2, #310	@ 0x136
 8001364:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  __HAL_RCC_APB1H_RELEASE_RESET();
 8001368:	4b0c      	ldr	r3, [pc, #48]	@ (800139c <HAL_DeInit+0xa0>)
 800136a:	2200      	movs	r2, #0
 800136c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

   __HAL_RCC_APB2_FORCE_RESET();
 8001370:	4b0a      	ldr	r3, [pc, #40]	@ (800139c <HAL_DeInit+0xa0>)
 8001372:	4a0f      	ldr	r2, [pc, #60]	@ (80013b0 <HAL_DeInit+0xb4>)
 8001374:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
   __HAL_RCC_APB2_RELEASE_RESET();
 8001378:	4b08      	ldr	r3, [pc, #32]	@ (800139c <HAL_DeInit+0xa0>)
 800137a:	2200      	movs	r2, #0
 800137c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

  __HAL_RCC_APB4_FORCE_RESET();
 8001380:	4b06      	ldr	r3, [pc, #24]	@ (800139c <HAL_DeInit+0xa0>)
 8001382:	4a0c      	ldr	r2, [pc, #48]	@ (80013b4 <HAL_DeInit+0xb8>)
 8001384:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  __HAL_RCC_APB4_RELEASE_RESET();
 8001388:	4b04      	ldr	r3, [pc, #16]	@ (800139c <HAL_DeInit+0xa0>)
 800138a:	2200      	movs	r2, #0
 800138c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8001390:	f000 f812 	bl	80013b8 <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 8001394:	2300      	movs	r3, #0
}
 8001396:	4618      	mov	r0, r3
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	58024400 	.word	0x58024400
 80013a0:	00015031 	.word	0x00015031
 80013a4:	0a00c023 	.word	0x0a00c023
 80013a8:	032807ff 	.word	0x032807ff
 80013ac:	e8ffc3ff 	.word	0xe8ffc3ff
 80013b0:	31d73033 	.word	0x31d73033
 80013b4:	0020deaa 	.word	0x0020deaa

080013b8 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 80013bc:	bf00      	nop
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr
	...

080013c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80013d0:	4b15      	ldr	r3, [pc, #84]	@ (8001428 <HAL_InitTick+0x60>)
 80013d2:	781b      	ldrb	r3, [r3, #0]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d101      	bne.n	80013dc <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80013d8:	2301      	movs	r3, #1
 80013da:	e021      	b.n	8001420 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80013dc:	4b13      	ldr	r3, [pc, #76]	@ (800142c <HAL_InitTick+0x64>)
 80013de:	681a      	ldr	r2, [r3, #0]
 80013e0:	4b11      	ldr	r3, [pc, #68]	@ (8001428 <HAL_InitTick+0x60>)
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	4619      	mov	r1, r3
 80013e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80013ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80013f2:	4618      	mov	r0, r3
 80013f4:	f000 f971 	bl	80016da <HAL_SYSTICK_Config>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80013fe:	2301      	movs	r3, #1
 8001400:	e00e      	b.n	8001420 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	2b0f      	cmp	r3, #15
 8001406:	d80a      	bhi.n	800141e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001408:	2200      	movs	r2, #0
 800140a:	6879      	ldr	r1, [r7, #4]
 800140c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001410:	f000 f93b 	bl	800168a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001414:	4a06      	ldr	r2, [pc, #24]	@ (8001430 <HAL_InitTick+0x68>)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800141a:	2300      	movs	r3, #0
 800141c:	e000      	b.n	8001420 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800141e:	2301      	movs	r3, #1
}
 8001420:	4618      	mov	r0, r3
 8001422:	3708      	adds	r7, #8
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	24000028 	.word	0x24000028
 800142c:	24000000 	.word	0x24000000
 8001430:	24000024 	.word	0x24000024

08001434 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001438:	4b06      	ldr	r3, [pc, #24]	@ (8001454 <HAL_IncTick+0x20>)
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	461a      	mov	r2, r3
 800143e:	4b06      	ldr	r3, [pc, #24]	@ (8001458 <HAL_IncTick+0x24>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	4413      	add	r3, r2
 8001444:	4a04      	ldr	r2, [pc, #16]	@ (8001458 <HAL_IncTick+0x24>)
 8001446:	6013      	str	r3, [r2, #0]
}
 8001448:	bf00      	nop
 800144a:	46bd      	mov	sp, r7
 800144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001450:	4770      	bx	lr
 8001452:	bf00      	nop
 8001454:	24000028 	.word	0x24000028
 8001458:	24000220 	.word	0x24000220

0800145c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800145c:	b480      	push	{r7}
 800145e:	af00      	add	r7, sp, #0
  return uwTick;
 8001460:	4b03      	ldr	r3, [pc, #12]	@ (8001470 <HAL_GetTick+0x14>)
 8001462:	681b      	ldr	r3, [r3, #0]
}
 8001464:	4618      	mov	r0, r3
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr
 800146e:	bf00      	nop
 8001470:	24000220 	.word	0x24000220

08001474 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b084      	sub	sp, #16
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800147c:	f7ff ffee 	bl	800145c <HAL_GetTick>
 8001480:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800148c:	d005      	beq.n	800149a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800148e:	4b0a      	ldr	r3, [pc, #40]	@ (80014b8 <HAL_Delay+0x44>)
 8001490:	781b      	ldrb	r3, [r3, #0]
 8001492:	461a      	mov	r2, r3
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	4413      	add	r3, r2
 8001498:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800149a:	bf00      	nop
 800149c:	f7ff ffde 	bl	800145c <HAL_GetTick>
 80014a0:	4602      	mov	r2, r0
 80014a2:	68bb      	ldr	r3, [r7, #8]
 80014a4:	1ad3      	subs	r3, r2, r3
 80014a6:	68fa      	ldr	r2, [r7, #12]
 80014a8:	429a      	cmp	r2, r3
 80014aa:	d8f7      	bhi.n	800149c <HAL_Delay+0x28>
  {
  }
}
 80014ac:	bf00      	nop
 80014ae:	bf00      	nop
 80014b0:	3710      	adds	r7, #16
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	24000028 	.word	0x24000028

080014bc <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80014c0:	4b03      	ldr	r3, [pc, #12]	@ (80014d0 <HAL_GetREVID+0x14>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	0c1b      	lsrs	r3, r3, #16
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	46bd      	mov	sp, r7
 80014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ce:	4770      	bx	lr
 80014d0:	5c001000 	.word	0x5c001000

080014d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b085      	sub	sp, #20
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	f003 0307 	and.w	r3, r3, #7
 80014e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001514 <__NVIC_SetPriorityGrouping+0x40>)
 80014e6:	68db      	ldr	r3, [r3, #12]
 80014e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014ea:	68ba      	ldr	r2, [r7, #8]
 80014ec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80014f0:	4013      	ands	r3, r2
 80014f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014f8:	68bb      	ldr	r3, [r7, #8]
 80014fa:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80014fc:	4b06      	ldr	r3, [pc, #24]	@ (8001518 <__NVIC_SetPriorityGrouping+0x44>)
 80014fe:	4313      	orrs	r3, r2
 8001500:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001502:	4a04      	ldr	r2, [pc, #16]	@ (8001514 <__NVIC_SetPriorityGrouping+0x40>)
 8001504:	68bb      	ldr	r3, [r7, #8]
 8001506:	60d3      	str	r3, [r2, #12]
}
 8001508:	bf00      	nop
 800150a:	3714      	adds	r7, #20
 800150c:	46bd      	mov	sp, r7
 800150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001512:	4770      	bx	lr
 8001514:	e000ed00 	.word	0xe000ed00
 8001518:	05fa0000 	.word	0x05fa0000

0800151c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001520:	4b04      	ldr	r3, [pc, #16]	@ (8001534 <__NVIC_GetPriorityGrouping+0x18>)
 8001522:	68db      	ldr	r3, [r3, #12]
 8001524:	0a1b      	lsrs	r3, r3, #8
 8001526:	f003 0307 	and.w	r3, r3, #7
}
 800152a:	4618      	mov	r0, r3
 800152c:	46bd      	mov	sp, r7
 800152e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001532:	4770      	bx	lr
 8001534:	e000ed00 	.word	0xe000ed00

08001538 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001538:	b480      	push	{r7}
 800153a:	b083      	sub	sp, #12
 800153c:	af00      	add	r7, sp, #0
 800153e:	4603      	mov	r3, r0
 8001540:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001542:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001546:	2b00      	cmp	r3, #0
 8001548:	db0b      	blt.n	8001562 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800154a:	88fb      	ldrh	r3, [r7, #6]
 800154c:	f003 021f 	and.w	r2, r3, #31
 8001550:	4907      	ldr	r1, [pc, #28]	@ (8001570 <__NVIC_EnableIRQ+0x38>)
 8001552:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001556:	095b      	lsrs	r3, r3, #5
 8001558:	2001      	movs	r0, #1
 800155a:	fa00 f202 	lsl.w	r2, r0, r2
 800155e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001562:	bf00      	nop
 8001564:	370c      	adds	r7, #12
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr
 800156e:	bf00      	nop
 8001570:	e000e100 	.word	0xe000e100

08001574 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001574:	b480      	push	{r7}
 8001576:	b083      	sub	sp, #12
 8001578:	af00      	add	r7, sp, #0
 800157a:	4603      	mov	r3, r0
 800157c:	6039      	str	r1, [r7, #0]
 800157e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001580:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001584:	2b00      	cmp	r3, #0
 8001586:	db0a      	blt.n	800159e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	b2da      	uxtb	r2, r3
 800158c:	490c      	ldr	r1, [pc, #48]	@ (80015c0 <__NVIC_SetPriority+0x4c>)
 800158e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001592:	0112      	lsls	r2, r2, #4
 8001594:	b2d2      	uxtb	r2, r2
 8001596:	440b      	add	r3, r1
 8001598:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800159c:	e00a      	b.n	80015b4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	b2da      	uxtb	r2, r3
 80015a2:	4908      	ldr	r1, [pc, #32]	@ (80015c4 <__NVIC_SetPriority+0x50>)
 80015a4:	88fb      	ldrh	r3, [r7, #6]
 80015a6:	f003 030f 	and.w	r3, r3, #15
 80015aa:	3b04      	subs	r3, #4
 80015ac:	0112      	lsls	r2, r2, #4
 80015ae:	b2d2      	uxtb	r2, r2
 80015b0:	440b      	add	r3, r1
 80015b2:	761a      	strb	r2, [r3, #24]
}
 80015b4:	bf00      	nop
 80015b6:	370c      	adds	r7, #12
 80015b8:	46bd      	mov	sp, r7
 80015ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015be:	4770      	bx	lr
 80015c0:	e000e100 	.word	0xe000e100
 80015c4:	e000ed00 	.word	0xe000ed00

080015c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b089      	sub	sp, #36	@ 0x24
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	60f8      	str	r0, [r7, #12]
 80015d0:	60b9      	str	r1, [r7, #8]
 80015d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	f003 0307 	and.w	r3, r3, #7
 80015da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015dc:	69fb      	ldr	r3, [r7, #28]
 80015de:	f1c3 0307 	rsb	r3, r3, #7
 80015e2:	2b04      	cmp	r3, #4
 80015e4:	bf28      	it	cs
 80015e6:	2304      	movcs	r3, #4
 80015e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015ea:	69fb      	ldr	r3, [r7, #28]
 80015ec:	3304      	adds	r3, #4
 80015ee:	2b06      	cmp	r3, #6
 80015f0:	d902      	bls.n	80015f8 <NVIC_EncodePriority+0x30>
 80015f2:	69fb      	ldr	r3, [r7, #28]
 80015f4:	3b03      	subs	r3, #3
 80015f6:	e000      	b.n	80015fa <NVIC_EncodePriority+0x32>
 80015f8:	2300      	movs	r3, #0
 80015fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015fc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001600:	69bb      	ldr	r3, [r7, #24]
 8001602:	fa02 f303 	lsl.w	r3, r2, r3
 8001606:	43da      	mvns	r2, r3
 8001608:	68bb      	ldr	r3, [r7, #8]
 800160a:	401a      	ands	r2, r3
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001610:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001614:	697b      	ldr	r3, [r7, #20]
 8001616:	fa01 f303 	lsl.w	r3, r1, r3
 800161a:	43d9      	mvns	r1, r3
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001620:	4313      	orrs	r3, r2
         );
}
 8001622:	4618      	mov	r0, r3
 8001624:	3724      	adds	r7, #36	@ 0x24
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr
	...

08001630 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	3b01      	subs	r3, #1
 800163c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001640:	d301      	bcc.n	8001646 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001642:	2301      	movs	r3, #1
 8001644:	e00f      	b.n	8001666 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001646:	4a0a      	ldr	r2, [pc, #40]	@ (8001670 <SysTick_Config+0x40>)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	3b01      	subs	r3, #1
 800164c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800164e:	210f      	movs	r1, #15
 8001650:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001654:	f7ff ff8e 	bl	8001574 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001658:	4b05      	ldr	r3, [pc, #20]	@ (8001670 <SysTick_Config+0x40>)
 800165a:	2200      	movs	r2, #0
 800165c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800165e:	4b04      	ldr	r3, [pc, #16]	@ (8001670 <SysTick_Config+0x40>)
 8001660:	2207      	movs	r2, #7
 8001662:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001664:	2300      	movs	r3, #0
}
 8001666:	4618      	mov	r0, r3
 8001668:	3708      	adds	r7, #8
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	e000e010 	.word	0xe000e010

08001674 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800167c:	6878      	ldr	r0, [r7, #4]
 800167e:	f7ff ff29 	bl	80014d4 <__NVIC_SetPriorityGrouping>
}
 8001682:	bf00      	nop
 8001684:	3708      	adds	r7, #8
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}

0800168a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800168a:	b580      	push	{r7, lr}
 800168c:	b086      	sub	sp, #24
 800168e:	af00      	add	r7, sp, #0
 8001690:	4603      	mov	r3, r0
 8001692:	60b9      	str	r1, [r7, #8]
 8001694:	607a      	str	r2, [r7, #4]
 8001696:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001698:	f7ff ff40 	bl	800151c <__NVIC_GetPriorityGrouping>
 800169c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800169e:	687a      	ldr	r2, [r7, #4]
 80016a0:	68b9      	ldr	r1, [r7, #8]
 80016a2:	6978      	ldr	r0, [r7, #20]
 80016a4:	f7ff ff90 	bl	80015c8 <NVIC_EncodePriority>
 80016a8:	4602      	mov	r2, r0
 80016aa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80016ae:	4611      	mov	r1, r2
 80016b0:	4618      	mov	r0, r3
 80016b2:	f7ff ff5f 	bl	8001574 <__NVIC_SetPriority>
}
 80016b6:	bf00      	nop
 80016b8:	3718      	adds	r7, #24
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}

080016be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016be:	b580      	push	{r7, lr}
 80016c0:	b082      	sub	sp, #8
 80016c2:	af00      	add	r7, sp, #0
 80016c4:	4603      	mov	r3, r0
 80016c6:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016c8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016cc:	4618      	mov	r0, r3
 80016ce:	f7ff ff33 	bl	8001538 <__NVIC_EnableIRQ>
}
 80016d2:	bf00      	nop
 80016d4:	3708      	adds	r7, #8
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}

080016da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016da:	b580      	push	{r7, lr}
 80016dc:	b082      	sub	sp, #8
 80016de:	af00      	add	r7, sp, #0
 80016e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016e2:	6878      	ldr	r0, [r7, #4]
 80016e4:	f7ff ffa4 	bl	8001630 <SysTick_Config>
 80016e8:	4603      	mov	r3, r0
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	3708      	adds	r7, #8
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}

080016f2 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 80016f2:	b480      	push	{r7}
 80016f4:	b087      	sub	sp, #28
 80016f6:	af00      	add	r7, sp, #0
 80016f8:	60f8      	str	r0, [r7, #12]
 80016fa:	460b      	mov	r3, r1
 80016fc:	607a      	str	r2, [r7, #4]
 80016fe:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8001700:	2300      	movs	r3, #0
 8001702:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d101      	bne.n	800170e <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 800170a:	2301      	movs	r3, #1
 800170c:	e00a      	b.n	8001724 <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 800170e:	7afb      	ldrb	r3, [r7, #11]
 8001710:	2b00      	cmp	r3, #0
 8001712:	d103      	bne.n	800171c <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	687a      	ldr	r2, [r7, #4]
 8001718:	605a      	str	r2, [r3, #4]
      break;
 800171a:	e002      	b.n	8001722 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 800171c:	2301      	movs	r3, #1
 800171e:	75fb      	strb	r3, [r7, #23]
      break;
 8001720:	bf00      	nop
  }

  return status;
 8001722:	7dfb      	ldrb	r3, [r7, #23]
}
 8001724:	4618      	mov	r0, r3
 8001726:	371c      	adds	r7, #28
 8001728:	46bd      	mov	sp, r7
 800172a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172e:	4770      	bx	lr

08001730 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d101      	bne.n	8001744 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8001740:	2301      	movs	r3, #1
 8001742:	e003      	b.n	800174c <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	683a      	ldr	r2, [r7, #0]
 8001748:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800174a:	2300      	movs	r3, #0
  }
}
 800174c:	4618      	mov	r0, r3
 800174e:	370c      	adds	r7, #12
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr

08001758 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b086      	sub	sp, #24
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	0c1b      	lsrs	r3, r3, #16
 8001766:	f003 0303 	and.w	r3, r3, #3
 800176a:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f003 031f 	and.w	r3, r3, #31
 8001774:	2201      	movs	r2, #1
 8001776:	fa02 f303 	lsl.w	r3, r2, r3
 800177a:	613b      	str	r3, [r7, #16]
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 800177c:	697b      	ldr	r3, [r7, #20]
 800177e:	011a      	lsls	r2, r3, #4
 8001780:	4b0c      	ldr	r3, [pc, #48]	@ (80017b4 <HAL_EXTI_IRQHandler+0x5c>)
 8001782:	4413      	add	r3, r2
 8001784:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	693a      	ldr	r2, [r7, #16]
 800178c:	4013      	ands	r3, r2
 800178e:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 8001790:	68bb      	ldr	r3, [r7, #8]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d009      	beq.n	80017aa <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	693a      	ldr	r2, [r7, #16]
 800179a:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d002      	beq.n	80017aa <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	4798      	blx	r3
    }
  }
}
 80017aa:	bf00      	nop
 80017ac:	3718      	adds	r7, #24
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	58000088 	.word	0x58000088

080017b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b089      	sub	sp, #36	@ 0x24
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
 80017c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80017c2:	2300      	movs	r3, #0
 80017c4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80017c6:	4b89      	ldr	r3, [pc, #548]	@ (80019ec <HAL_GPIO_Init+0x234>)
 80017c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80017ca:	e194      	b.n	8001af6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	681a      	ldr	r2, [r3, #0]
 80017d0:	2101      	movs	r1, #1
 80017d2:	69fb      	ldr	r3, [r7, #28]
 80017d4:	fa01 f303 	lsl.w	r3, r1, r3
 80017d8:	4013      	ands	r3, r2
 80017da:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80017dc:	693b      	ldr	r3, [r7, #16]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	f000 8186 	beq.w	8001af0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	f003 0303 	and.w	r3, r3, #3
 80017ec:	2b01      	cmp	r3, #1
 80017ee:	d005      	beq.n	80017fc <HAL_GPIO_Init+0x44>
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	f003 0303 	and.w	r3, r3, #3
 80017f8:	2b02      	cmp	r3, #2
 80017fa:	d130      	bne.n	800185e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	689b      	ldr	r3, [r3, #8]
 8001800:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001802:	69fb      	ldr	r3, [r7, #28]
 8001804:	005b      	lsls	r3, r3, #1
 8001806:	2203      	movs	r2, #3
 8001808:	fa02 f303 	lsl.w	r3, r2, r3
 800180c:	43db      	mvns	r3, r3
 800180e:	69ba      	ldr	r2, [r7, #24]
 8001810:	4013      	ands	r3, r2
 8001812:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	68da      	ldr	r2, [r3, #12]
 8001818:	69fb      	ldr	r3, [r7, #28]
 800181a:	005b      	lsls	r3, r3, #1
 800181c:	fa02 f303 	lsl.w	r3, r2, r3
 8001820:	69ba      	ldr	r2, [r7, #24]
 8001822:	4313      	orrs	r3, r2
 8001824:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	69ba      	ldr	r2, [r7, #24]
 800182a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	685b      	ldr	r3, [r3, #4]
 8001830:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001832:	2201      	movs	r2, #1
 8001834:	69fb      	ldr	r3, [r7, #28]
 8001836:	fa02 f303 	lsl.w	r3, r2, r3
 800183a:	43db      	mvns	r3, r3
 800183c:	69ba      	ldr	r2, [r7, #24]
 800183e:	4013      	ands	r3, r2
 8001840:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	685b      	ldr	r3, [r3, #4]
 8001846:	091b      	lsrs	r3, r3, #4
 8001848:	f003 0201 	and.w	r2, r3, #1
 800184c:	69fb      	ldr	r3, [r7, #28]
 800184e:	fa02 f303 	lsl.w	r3, r2, r3
 8001852:	69ba      	ldr	r2, [r7, #24]
 8001854:	4313      	orrs	r3, r2
 8001856:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	69ba      	ldr	r2, [r7, #24]
 800185c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	f003 0303 	and.w	r3, r3, #3
 8001866:	2b03      	cmp	r3, #3
 8001868:	d017      	beq.n	800189a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	68db      	ldr	r3, [r3, #12]
 800186e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001870:	69fb      	ldr	r3, [r7, #28]
 8001872:	005b      	lsls	r3, r3, #1
 8001874:	2203      	movs	r2, #3
 8001876:	fa02 f303 	lsl.w	r3, r2, r3
 800187a:	43db      	mvns	r3, r3
 800187c:	69ba      	ldr	r2, [r7, #24]
 800187e:	4013      	ands	r3, r2
 8001880:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	689a      	ldr	r2, [r3, #8]
 8001886:	69fb      	ldr	r3, [r7, #28]
 8001888:	005b      	lsls	r3, r3, #1
 800188a:	fa02 f303 	lsl.w	r3, r2, r3
 800188e:	69ba      	ldr	r2, [r7, #24]
 8001890:	4313      	orrs	r3, r2
 8001892:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	69ba      	ldr	r2, [r7, #24]
 8001898:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	f003 0303 	and.w	r3, r3, #3
 80018a2:	2b02      	cmp	r3, #2
 80018a4:	d123      	bne.n	80018ee <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80018a6:	69fb      	ldr	r3, [r7, #28]
 80018a8:	08da      	lsrs	r2, r3, #3
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	3208      	adds	r2, #8
 80018ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80018b4:	69fb      	ldr	r3, [r7, #28]
 80018b6:	f003 0307 	and.w	r3, r3, #7
 80018ba:	009b      	lsls	r3, r3, #2
 80018bc:	220f      	movs	r2, #15
 80018be:	fa02 f303 	lsl.w	r3, r2, r3
 80018c2:	43db      	mvns	r3, r3
 80018c4:	69ba      	ldr	r2, [r7, #24]
 80018c6:	4013      	ands	r3, r2
 80018c8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	691a      	ldr	r2, [r3, #16]
 80018ce:	69fb      	ldr	r3, [r7, #28]
 80018d0:	f003 0307 	and.w	r3, r3, #7
 80018d4:	009b      	lsls	r3, r3, #2
 80018d6:	fa02 f303 	lsl.w	r3, r2, r3
 80018da:	69ba      	ldr	r2, [r7, #24]
 80018dc:	4313      	orrs	r3, r2
 80018de:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80018e0:	69fb      	ldr	r3, [r7, #28]
 80018e2:	08da      	lsrs	r2, r3, #3
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	3208      	adds	r2, #8
 80018e8:	69b9      	ldr	r1, [r7, #24]
 80018ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80018f4:	69fb      	ldr	r3, [r7, #28]
 80018f6:	005b      	lsls	r3, r3, #1
 80018f8:	2203      	movs	r2, #3
 80018fa:	fa02 f303 	lsl.w	r3, r2, r3
 80018fe:	43db      	mvns	r3, r3
 8001900:	69ba      	ldr	r2, [r7, #24]
 8001902:	4013      	ands	r3, r2
 8001904:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	f003 0203 	and.w	r2, r3, #3
 800190e:	69fb      	ldr	r3, [r7, #28]
 8001910:	005b      	lsls	r3, r3, #1
 8001912:	fa02 f303 	lsl.w	r3, r2, r3
 8001916:	69ba      	ldr	r2, [r7, #24]
 8001918:	4313      	orrs	r3, r2
 800191a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	69ba      	ldr	r2, [r7, #24]
 8001920:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800192a:	2b00      	cmp	r3, #0
 800192c:	f000 80e0 	beq.w	8001af0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001930:	4b2f      	ldr	r3, [pc, #188]	@ (80019f0 <HAL_GPIO_Init+0x238>)
 8001932:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001936:	4a2e      	ldr	r2, [pc, #184]	@ (80019f0 <HAL_GPIO_Init+0x238>)
 8001938:	f043 0302 	orr.w	r3, r3, #2
 800193c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001940:	4b2b      	ldr	r3, [pc, #172]	@ (80019f0 <HAL_GPIO_Init+0x238>)
 8001942:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001946:	f003 0302 	and.w	r3, r3, #2
 800194a:	60fb      	str	r3, [r7, #12]
 800194c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800194e:	4a29      	ldr	r2, [pc, #164]	@ (80019f4 <HAL_GPIO_Init+0x23c>)
 8001950:	69fb      	ldr	r3, [r7, #28]
 8001952:	089b      	lsrs	r3, r3, #2
 8001954:	3302      	adds	r3, #2
 8001956:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800195a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800195c:	69fb      	ldr	r3, [r7, #28]
 800195e:	f003 0303 	and.w	r3, r3, #3
 8001962:	009b      	lsls	r3, r3, #2
 8001964:	220f      	movs	r2, #15
 8001966:	fa02 f303 	lsl.w	r3, r2, r3
 800196a:	43db      	mvns	r3, r3
 800196c:	69ba      	ldr	r2, [r7, #24]
 800196e:	4013      	ands	r3, r2
 8001970:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	4a20      	ldr	r2, [pc, #128]	@ (80019f8 <HAL_GPIO_Init+0x240>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d052      	beq.n	8001a20 <HAL_GPIO_Init+0x268>
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	4a1f      	ldr	r2, [pc, #124]	@ (80019fc <HAL_GPIO_Init+0x244>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d031      	beq.n	80019e6 <HAL_GPIO_Init+0x22e>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	4a1e      	ldr	r2, [pc, #120]	@ (8001a00 <HAL_GPIO_Init+0x248>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d02b      	beq.n	80019e2 <HAL_GPIO_Init+0x22a>
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	4a1d      	ldr	r2, [pc, #116]	@ (8001a04 <HAL_GPIO_Init+0x24c>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d025      	beq.n	80019de <HAL_GPIO_Init+0x226>
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	4a1c      	ldr	r2, [pc, #112]	@ (8001a08 <HAL_GPIO_Init+0x250>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d01f      	beq.n	80019da <HAL_GPIO_Init+0x222>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4a1b      	ldr	r2, [pc, #108]	@ (8001a0c <HAL_GPIO_Init+0x254>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d019      	beq.n	80019d6 <HAL_GPIO_Init+0x21e>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	4a1a      	ldr	r2, [pc, #104]	@ (8001a10 <HAL_GPIO_Init+0x258>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d013      	beq.n	80019d2 <HAL_GPIO_Init+0x21a>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	4a19      	ldr	r2, [pc, #100]	@ (8001a14 <HAL_GPIO_Init+0x25c>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d00d      	beq.n	80019ce <HAL_GPIO_Init+0x216>
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	4a18      	ldr	r2, [pc, #96]	@ (8001a18 <HAL_GPIO_Init+0x260>)
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d007      	beq.n	80019ca <HAL_GPIO_Init+0x212>
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	4a17      	ldr	r2, [pc, #92]	@ (8001a1c <HAL_GPIO_Init+0x264>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d101      	bne.n	80019c6 <HAL_GPIO_Init+0x20e>
 80019c2:	2309      	movs	r3, #9
 80019c4:	e02d      	b.n	8001a22 <HAL_GPIO_Init+0x26a>
 80019c6:	230a      	movs	r3, #10
 80019c8:	e02b      	b.n	8001a22 <HAL_GPIO_Init+0x26a>
 80019ca:	2308      	movs	r3, #8
 80019cc:	e029      	b.n	8001a22 <HAL_GPIO_Init+0x26a>
 80019ce:	2307      	movs	r3, #7
 80019d0:	e027      	b.n	8001a22 <HAL_GPIO_Init+0x26a>
 80019d2:	2306      	movs	r3, #6
 80019d4:	e025      	b.n	8001a22 <HAL_GPIO_Init+0x26a>
 80019d6:	2305      	movs	r3, #5
 80019d8:	e023      	b.n	8001a22 <HAL_GPIO_Init+0x26a>
 80019da:	2304      	movs	r3, #4
 80019dc:	e021      	b.n	8001a22 <HAL_GPIO_Init+0x26a>
 80019de:	2303      	movs	r3, #3
 80019e0:	e01f      	b.n	8001a22 <HAL_GPIO_Init+0x26a>
 80019e2:	2302      	movs	r3, #2
 80019e4:	e01d      	b.n	8001a22 <HAL_GPIO_Init+0x26a>
 80019e6:	2301      	movs	r3, #1
 80019e8:	e01b      	b.n	8001a22 <HAL_GPIO_Init+0x26a>
 80019ea:	bf00      	nop
 80019ec:	58000080 	.word	0x58000080
 80019f0:	58024400 	.word	0x58024400
 80019f4:	58000400 	.word	0x58000400
 80019f8:	58020000 	.word	0x58020000
 80019fc:	58020400 	.word	0x58020400
 8001a00:	58020800 	.word	0x58020800
 8001a04:	58020c00 	.word	0x58020c00
 8001a08:	58021000 	.word	0x58021000
 8001a0c:	58021400 	.word	0x58021400
 8001a10:	58021800 	.word	0x58021800
 8001a14:	58021c00 	.word	0x58021c00
 8001a18:	58022000 	.word	0x58022000
 8001a1c:	58022400 	.word	0x58022400
 8001a20:	2300      	movs	r3, #0
 8001a22:	69fa      	ldr	r2, [r7, #28]
 8001a24:	f002 0203 	and.w	r2, r2, #3
 8001a28:	0092      	lsls	r2, r2, #2
 8001a2a:	4093      	lsls	r3, r2
 8001a2c:	69ba      	ldr	r2, [r7, #24]
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a32:	4938      	ldr	r1, [pc, #224]	@ (8001b14 <HAL_GPIO_Init+0x35c>)
 8001a34:	69fb      	ldr	r3, [r7, #28]
 8001a36:	089b      	lsrs	r3, r3, #2
 8001a38:	3302      	adds	r3, #2
 8001a3a:	69ba      	ldr	r2, [r7, #24]
 8001a3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001a40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001a48:	693b      	ldr	r3, [r7, #16]
 8001a4a:	43db      	mvns	r3, r3
 8001a4c:	69ba      	ldr	r2, [r7, #24]
 8001a4e:	4013      	ands	r3, r2
 8001a50:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d003      	beq.n	8001a66 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001a5e:	69ba      	ldr	r2, [r7, #24]
 8001a60:	693b      	ldr	r3, [r7, #16]
 8001a62:	4313      	orrs	r3, r2
 8001a64:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001a66:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001a6a:	69bb      	ldr	r3, [r7, #24]
 8001a6c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001a6e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001a76:	693b      	ldr	r3, [r7, #16]
 8001a78:	43db      	mvns	r3, r3
 8001a7a:	69ba      	ldr	r2, [r7, #24]
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d003      	beq.n	8001a94 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001a8c:	69ba      	ldr	r2, [r7, #24]
 8001a8e:	693b      	ldr	r3, [r7, #16]
 8001a90:	4313      	orrs	r3, r2
 8001a92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001a94:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001a98:	69bb      	ldr	r3, [r7, #24]
 8001a9a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001aa2:	693b      	ldr	r3, [r7, #16]
 8001aa4:	43db      	mvns	r3, r3
 8001aa6:	69ba      	ldr	r2, [r7, #24]
 8001aa8:	4013      	ands	r3, r2
 8001aaa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d003      	beq.n	8001ac0 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001ab8:	69ba      	ldr	r2, [r7, #24]
 8001aba:	693b      	ldr	r3, [r7, #16]
 8001abc:	4313      	orrs	r3, r2
 8001abe:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	69ba      	ldr	r2, [r7, #24]
 8001ac4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001ac6:	697b      	ldr	r3, [r7, #20]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001acc:	693b      	ldr	r3, [r7, #16]
 8001ace:	43db      	mvns	r3, r3
 8001ad0:	69ba      	ldr	r2, [r7, #24]
 8001ad2:	4013      	ands	r3, r2
 8001ad4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d003      	beq.n	8001aea <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001ae2:	69ba      	ldr	r2, [r7, #24]
 8001ae4:	693b      	ldr	r3, [r7, #16]
 8001ae6:	4313      	orrs	r3, r2
 8001ae8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	69ba      	ldr	r2, [r7, #24]
 8001aee:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001af0:	69fb      	ldr	r3, [r7, #28]
 8001af2:	3301      	adds	r3, #1
 8001af4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	681a      	ldr	r2, [r3, #0]
 8001afa:	69fb      	ldr	r3, [r7, #28]
 8001afc:	fa22 f303 	lsr.w	r3, r2, r3
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	f47f ae63 	bne.w	80017cc <HAL_GPIO_Init+0x14>
  }
}
 8001b06:	bf00      	nop
 8001b08:	bf00      	nop
 8001b0a:	3724      	adds	r7, #36	@ 0x24
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b12:	4770      	bx	lr
 8001b14:	58000400 	.word	0x58000400

08001b18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b083      	sub	sp, #12
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
 8001b20:	460b      	mov	r3, r1
 8001b22:	807b      	strh	r3, [r7, #2]
 8001b24:	4613      	mov	r3, r2
 8001b26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b28:	787b      	ldrb	r3, [r7, #1]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d003      	beq.n	8001b36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b2e:	887a      	ldrh	r2, [r7, #2]
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001b34:	e003      	b.n	8001b3e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001b36:	887b      	ldrh	r3, [r7, #2]
 8001b38:	041a      	lsls	r2, r3, #16
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	619a      	str	r2, [r3, #24]
}
 8001b3e:	bf00      	nop
 8001b40:	370c      	adds	r7, #12
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr
	...

08001b4c <HAL_HASH_Init>:
  *         relevant APIs manage themselves the MDMAT bit.
  * @param  hhash HASH handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HASH_Init(HASH_HandleTypeDef *hhash)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b082      	sub	sp, #8
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  /* Check the hash handle allocation */
  if (hhash == NULL)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d101      	bne.n	8001b5e <HAL_HASH_Init+0x12>
  {
    return HAL_ERROR;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	e043      	b.n	8001be6 <HAL_HASH_Init+0x9a>

    /* Init the low level hardware */
    hhash->MspInitCallback(hhash);
  }
#else
  if (hhash->State == HAL_HASH_STATE_RESET)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001b64:	b2db      	uxtb	r3, r3
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d106      	bne.n	8001b78 <HAL_HASH_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhash->Lock = HAL_UNLOCKED;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware */
    HAL_HASH_MspInit(hhash);
 8001b72:	6878      	ldr	r0, [r7, #4]
 8001b74:	f7fe ff98 	bl	8000aa8 <HAL_HASH_MspInit>
  }
#endif /* (USE_HAL_HASH_REGISTER_CALLBACKS) */

  /* Change the HASH state */
  hhash->State = HAL_HASH_STATE_BUSY;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	2202      	movs	r2, #2
 8001b7c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Reset HashInCount, HashITCounter, HashBuffSize and NbWordsAlreadyPushed */
  hhash->HashInCount = 0;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2200      	movs	r2, #0
 8001b84:	621a      	str	r2, [r3, #32]
  hhash->HashBuffSize = 0;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	2200      	movs	r2, #0
 8001b8a:	61da      	str	r2, [r3, #28]
  hhash->HashITCounter = 0;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2200      	movs	r2, #0
 8001b90:	625a      	str	r2, [r3, #36]	@ 0x24
  hhash->NbWordsAlreadyPushed = 0;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	2200      	movs	r2, #0
 8001b96:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset digest calculation bridle (MDMAT bit control) */
  hhash->DigestCalculationDisable = RESET;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	f883 2037 	strb.w	r2, [r3, #55]	@ 0x37
  /* Set phase to READY */
  hhash->Phase = HAL_HASH_PHASE_READY;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  /* Reset suspension request flag */
  hhash->SuspendRequest = HAL_HASH_SUSPEND_NONE;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2200      	movs	r2, #0
 8001bac:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Set the data type bit */
  MODIFY_REG(HASH->CR, HASH_CR_DATATYPE, hhash->Init.DataType);
 8001bb0:	4b0f      	ldr	r3, [pc, #60]	@ (8001bf0 <HAL_HASH_Init+0xa4>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	490c      	ldr	r1, [pc, #48]	@ (8001bf0 <HAL_HASH_Init+0xa4>)
 8001bbe:	4313      	orrs	r3, r2
 8001bc0:	600b      	str	r3, [r1, #0]
  /* Reset MDMAT bit */
  __HAL_HASH_RESET_MDMAT();
 8001bc2:	4b0b      	ldr	r3, [pc, #44]	@ (8001bf0 <HAL_HASH_Init+0xa4>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4a0a      	ldr	r2, [pc, #40]	@ (8001bf0 <HAL_HASH_Init+0xa4>)
 8001bc8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001bcc:	6013      	str	r3, [r2, #0]
  /* Reset HASH handle status */
  hhash->Status = HAL_OK;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Set the HASH state to Ready */
  hhash->State = HAL_HASH_STATE_READY;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2201      	movs	r2, #1
 8001bda:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Initialise the error code */
  hhash->ErrorCode = HAL_HASH_ERROR_NONE;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2200      	movs	r2, #0
 8001be2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001be4:	2300      	movs	r3, #0
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	3708      	adds	r7, #8
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	48021400 	.word	0x48021400

08001bf4 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b084      	sub	sp, #16
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8001bfc:	4b19      	ldr	r3, [pc, #100]	@ (8001c64 <HAL_PWREx_ConfigSupply+0x70>)
 8001bfe:	68db      	ldr	r3, [r3, #12]
 8001c00:	f003 0304 	and.w	r3, r3, #4
 8001c04:	2b04      	cmp	r3, #4
 8001c06:	d00a      	beq.n	8001c1e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001c08:	4b16      	ldr	r3, [pc, #88]	@ (8001c64 <HAL_PWREx_ConfigSupply+0x70>)
 8001c0a:	68db      	ldr	r3, [r3, #12]
 8001c0c:	f003 0307 	and.w	r3, r3, #7
 8001c10:	687a      	ldr	r2, [r7, #4]
 8001c12:	429a      	cmp	r2, r3
 8001c14:	d001      	beq.n	8001c1a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001c16:	2301      	movs	r3, #1
 8001c18:	e01f      	b.n	8001c5a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	e01d      	b.n	8001c5a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001c1e:	4b11      	ldr	r3, [pc, #68]	@ (8001c64 <HAL_PWREx_ConfigSupply+0x70>)
 8001c20:	68db      	ldr	r3, [r3, #12]
 8001c22:	f023 0207 	bic.w	r2, r3, #7
 8001c26:	490f      	ldr	r1, [pc, #60]	@ (8001c64 <HAL_PWREx_ConfigSupply+0x70>)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	4313      	orrs	r3, r2
 8001c2c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001c2e:	f7ff fc15 	bl	800145c <HAL_GetTick>
 8001c32:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001c34:	e009      	b.n	8001c4a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001c36:	f7ff fc11 	bl	800145c <HAL_GetTick>
 8001c3a:	4602      	mov	r2, r0
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	1ad3      	subs	r3, r2, r3
 8001c40:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001c44:	d901      	bls.n	8001c4a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001c46:	2301      	movs	r3, #1
 8001c48:	e007      	b.n	8001c5a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001c4a:	4b06      	ldr	r3, [pc, #24]	@ (8001c64 <HAL_PWREx_ConfigSupply+0x70>)
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c52:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001c56:	d1ee      	bne.n	8001c36 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001c58:	2300      	movs	r3, #0
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	3710      	adds	r7, #16
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	58024800 	.word	0x58024800

08001c68 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Increasing the CPU frequency */
  if (FLASH_LATENCY_DEFAULT  > __HAL_FLASH_GET_LATENCY())
 8001c6e:	4b89      	ldr	r3, [pc, #548]	@ (8001e94 <HAL_RCC_DeInit+0x22c>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f003 030f 	and.w	r3, r3, #15
 8001c76:	2b06      	cmp	r3, #6
 8001c78:	d80f      	bhi.n	8001c9a <HAL_RCC_DeInit+0x32>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_DEFAULT);
 8001c7a:	4b86      	ldr	r3, [pc, #536]	@ (8001e94 <HAL_RCC_DeInit+0x22c>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f023 030f 	bic.w	r3, r3, #15
 8001c82:	4a84      	ldr	r2, [pc, #528]	@ (8001e94 <HAL_RCC_DeInit+0x22c>)
 8001c84:	f043 0307 	orr.w	r3, r3, #7
 8001c88:	6013      	str	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLASH_LATENCY_DEFAULT)
 8001c8a:	4b82      	ldr	r3, [pc, #520]	@ (8001e94 <HAL_RCC_DeInit+0x22c>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f003 030f 	and.w	r3, r3, #15
 8001c92:	2b07      	cmp	r3, #7
 8001c94:	d001      	beq.n	8001c9a <HAL_RCC_DeInit+0x32>
    {
      return HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
 8001c98:	e0f7      	b.n	8001e8a <HAL_RCC_DeInit+0x222>

  }


  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8001c9a:	f7ff fbdf 	bl	800145c <HAL_GetTick>
 8001c9e:	6078      	str	r0, [r7, #4]

  /* Set HSION bit */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001ca0:	4b7d      	ldr	r3, [pc, #500]	@ (8001e98 <HAL_RCC_DeInit+0x230>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a7c      	ldr	r2, [pc, #496]	@ (8001e98 <HAL_RCC_DeInit+0x230>)
 8001ca6:	f043 0301 	orr.w	r3, r3, #1
 8001caa:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001cac:	e008      	b.n	8001cc0 <HAL_RCC_DeInit+0x58>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cae:	f7ff fbd5 	bl	800145c <HAL_GetTick>
 8001cb2:	4602      	mov	r2, r0
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	1ad3      	subs	r3, r2, r3
 8001cb8:	2b02      	cmp	r3, #2
 8001cba:	d901      	bls.n	8001cc0 <HAL_RCC_DeInit+0x58>
    {
      return HAL_TIMEOUT;
 8001cbc:	2303      	movs	r3, #3
 8001cbe:	e0e4      	b.n	8001e8a <HAL_RCC_DeInit+0x222>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001cc0:	4b75      	ldr	r3, [pc, #468]	@ (8001e98 <HAL_RCC_DeInit+0x230>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f003 0304 	and.w	r3, r3, #4
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d0f0      	beq.n	8001cae <HAL_RCC_DeInit+0x46>
    }
  }

  /* Set HSITRIM[6:0] bits to the reset value */
  SET_BIT(RCC->HSICFGR, RCC_HSICFGR_HSITRIM_6);
 8001ccc:	4b72      	ldr	r3, [pc, #456]	@ (8001e98 <HAL_RCC_DeInit+0x230>)
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	4a71      	ldr	r2, [pc, #452]	@ (8001e98 <HAL_RCC_DeInit+0x230>)
 8001cd2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001cd6:	6053      	str	r3, [r2, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 8001cd8:	4b6f      	ldr	r3, [pc, #444]	@ (8001e98 <HAL_RCC_DeInit+0x230>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	611a      	str	r2, [r3, #16]

  /* Update the SystemCoreClock and SystemD2Clock global variables */
  SystemCoreClock = HSI_VALUE;
 8001cde:	4b6f      	ldr	r3, [pc, #444]	@ (8001e9c <HAL_RCC_DeInit+0x234>)
 8001ce0:	4a6f      	ldr	r2, [pc, #444]	@ (8001ea0 <HAL_RCC_DeInit+0x238>)
 8001ce2:	601a      	str	r2, [r3, #0]
  SystemD2Clock = HSI_VALUE;
 8001ce4:	4b6f      	ldr	r3, [pc, #444]	@ (8001ea4 <HAL_RCC_DeInit+0x23c>)
 8001ce6:	4a6e      	ldr	r2, [pc, #440]	@ (8001ea0 <HAL_RCC_DeInit+0x238>)
 8001ce8:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001cea:	4b6f      	ldr	r3, [pc, #444]	@ (8001ea8 <HAL_RCC_DeInit+0x240>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f7ff fb6a 	bl	80013c8 <HAL_InitTick>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <HAL_RCC_DeInit+0x96>
  {
    return HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e0c5      	b.n	8001e8a <HAL_RCC_DeInit+0x222>
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8001cfe:	f7ff fbad 	bl	800145c <HAL_GetTick>
 8001d02:	6078      	str	r0, [r7, #4]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != 0U)
 8001d04:	e00a      	b.n	8001d1c <HAL_RCC_DeInit+0xb4>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d06:	f7ff fba9 	bl	800145c <HAL_GetTick>
 8001d0a:	4602      	mov	r2, r0
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	1ad3      	subs	r3, r2, r3
 8001d10:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d901      	bls.n	8001d1c <HAL_RCC_DeInit+0xb4>
    {
      return HAL_TIMEOUT;
 8001d18:	2303      	movs	r3, #3
 8001d1a:	e0b6      	b.n	8001e8a <HAL_RCC_DeInit+0x222>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != 0U)
 8001d1c:	4b5e      	ldr	r3, [pc, #376]	@ (8001e98 <HAL_RCC_DeInit+0x230>)
 8001d1e:	691b      	ldr	r3, [r3, #16]
 8001d20:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d1ee      	bne.n	8001d06 <HAL_RCC_DeInit+0x9e>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8001d28:	f7ff fb98 	bl	800145c <HAL_GetTick>
 8001d2c:	6078      	str	r0, [r7, #4]

  /* Reset CSION, CSIKERON, HSEON, HSI48ON, HSECSSON, HSIDIV bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSIKERON | RCC_CR_HSIDIV | RCC_CR_HSIDIVF | RCC_CR_CSION | RCC_CR_CSIKERON  \
 8001d2e:	4b5a      	ldr	r3, [pc, #360]	@ (8001e98 <HAL_RCC_DeInit+0x230>)
 8001d30:	681a      	ldr	r2, [r3, #0]
 8001d32:	4959      	ldr	r1, [pc, #356]	@ (8001e98 <HAL_RCC_DeInit+0x230>)
 8001d34:	4b5d      	ldr	r3, [pc, #372]	@ (8001eac <HAL_RCC_DeInit+0x244>)
 8001d36:	4013      	ands	r3, r2
 8001d38:	600b      	str	r3, [r1, #0]
            | RCC_CR_HSI48ON | RCC_CR_CSSHSEON);

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d3a:	e008      	b.n	8001d4e <HAL_RCC_DeInit+0xe6>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d3c:	f7ff fb8e 	bl	800145c <HAL_GetTick>
 8001d40:	4602      	mov	r2, r0
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	1ad3      	subs	r3, r2, r3
 8001d46:	2b64      	cmp	r3, #100	@ 0x64
 8001d48:	d901      	bls.n	8001d4e <HAL_RCC_DeInit+0xe6>
    {
      return HAL_TIMEOUT;
 8001d4a:	2303      	movs	r3, #3
 8001d4c:	e09d      	b.n	8001e8a <HAL_RCC_DeInit+0x222>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d4e:	4b52      	ldr	r3, [pc, #328]	@ (8001e98 <HAL_RCC_DeInit+0x230>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d1f0      	bne.n	8001d3c <HAL_RCC_DeInit+0xd4>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8001d5a:	f7ff fb7f 	bl	800145c <HAL_GetTick>
 8001d5e:	6078      	str	r0, [r7, #4]

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL1ON);
 8001d60:	4b4d      	ldr	r3, [pc, #308]	@ (8001e98 <HAL_RCC_DeInit+0x230>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a4c      	ldr	r2, [pc, #304]	@ (8001e98 <HAL_RCC_DeInit+0x230>)
 8001d66:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001d6a:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001d6c:	e008      	b.n	8001d80 <HAL_RCC_DeInit+0x118>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d6e:	f7ff fb75 	bl	800145c <HAL_GetTick>
 8001d72:	4602      	mov	r2, r0
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	1ad3      	subs	r3, r2, r3
 8001d78:	2b02      	cmp	r3, #2
 8001d7a:	d901      	bls.n	8001d80 <HAL_RCC_DeInit+0x118>
    {
      return HAL_TIMEOUT;
 8001d7c:	2303      	movs	r3, #3
 8001d7e:	e084      	b.n	8001e8a <HAL_RCC_DeInit+0x222>
  while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001d80:	4b45      	ldr	r3, [pc, #276]	@ (8001e98 <HAL_RCC_DeInit+0x230>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d1f0      	bne.n	8001d6e <HAL_RCC_DeInit+0x106>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8001d8c:	f7ff fb66 	bl	800145c <HAL_GetTick>
 8001d90:	6078      	str	r0, [r7, #4]

  /* Reset PLL2ON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL2ON);
 8001d92:	4b41      	ldr	r3, [pc, #260]	@ (8001e98 <HAL_RCC_DeInit+0x230>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	4a40      	ldr	r2, [pc, #256]	@ (8001e98 <HAL_RCC_DeInit+0x230>)
 8001d98:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8001d9c:	6013      	str	r3, [r2, #0]

  /* Wait till PLL2 is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
 8001d9e:	e008      	b.n	8001db2 <HAL_RCC_DeInit+0x14a>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001da0:	f7ff fb5c 	bl	800145c <HAL_GetTick>
 8001da4:	4602      	mov	r2, r0
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	1ad3      	subs	r3, r2, r3
 8001daa:	2b02      	cmp	r3, #2
 8001dac:	d901      	bls.n	8001db2 <HAL_RCC_DeInit+0x14a>
    {
      return HAL_TIMEOUT;
 8001dae:	2303      	movs	r3, #3
 8001db0:	e06b      	b.n	8001e8a <HAL_RCC_DeInit+0x222>
  while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != 0U)
 8001db2:	4b39      	ldr	r3, [pc, #228]	@ (8001e98 <HAL_RCC_DeInit+0x230>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d1f0      	bne.n	8001da0 <HAL_RCC_DeInit+0x138>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8001dbe:	f7ff fb4d 	bl	800145c <HAL_GetTick>
 8001dc2:	6078      	str	r0, [r7, #4]

  /* Reset PLL3 bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL3ON);
 8001dc4:	4b34      	ldr	r3, [pc, #208]	@ (8001e98 <HAL_RCC_DeInit+0x230>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a33      	ldr	r2, [pc, #204]	@ (8001e98 <HAL_RCC_DeInit+0x230>)
 8001dca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001dce:	6013      	str	r3, [r2, #0]

  /* Wait till PLL3 is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
 8001dd0:	e008      	b.n	8001de4 <HAL_RCC_DeInit+0x17c>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dd2:	f7ff fb43 	bl	800145c <HAL_GetTick>
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	1ad3      	subs	r3, r2, r3
 8001ddc:	2b02      	cmp	r3, #2
 8001dde:	d901      	bls.n	8001de4 <HAL_RCC_DeInit+0x17c>
    {
      return HAL_TIMEOUT;
 8001de0:	2303      	movs	r3, #3
 8001de2:	e052      	b.n	8001e8a <HAL_RCC_DeInit+0x222>
  while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != 0U)
 8001de4:	4b2c      	ldr	r3, [pc, #176]	@ (8001e98 <HAL_RCC_DeInit+0x230>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d1f0      	bne.n	8001dd2 <HAL_RCC_DeInit+0x16a>
    }
  }

#if defined(RCC_D1CFGR_HPRE)
  /* Reset D1CFGR register */
  CLEAR_REG(RCC->D1CFGR);
 8001df0:	4b29      	ldr	r3, [pc, #164]	@ (8001e98 <HAL_RCC_DeInit+0x230>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  CLEAR_REG(RCC->D2CFGR);
 8001df6:	4b28      	ldr	r3, [pc, #160]	@ (8001e98 <HAL_RCC_DeInit+0x230>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  CLEAR_REG(RCC->D3CFGR);
 8001dfc:	4b26      	ldr	r3, [pc, #152]	@ (8001e98 <HAL_RCC_DeInit+0x230>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	621a      	str	r2, [r3, #32]
  /* Reset SRDCFGR register */
  CLEAR_REG(RCC->SRDCFGR);
#endif

  /* Reset PLLCKSELR register to default value */
  RCC->PLLCKSELR = RCC_PLLCKSELR_DIVM1_5 | RCC_PLLCKSELR_DIVM2_5 | RCC_PLLCKSELR_DIVM3_5;
 8001e02:	4b25      	ldr	r3, [pc, #148]	@ (8001e98 <HAL_RCC_DeInit+0x230>)
 8001e04:	4a2a      	ldr	r2, [pc, #168]	@ (8001eb0 <HAL_RCC_DeInit+0x248>)
 8001e06:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register to default value */
  WRITE_REG(RCC->PLLCFGR, 0x01FF0000U);
 8001e08:	4b23      	ldr	r3, [pc, #140]	@ (8001e98 <HAL_RCC_DeInit+0x230>)
 8001e0a:	4a2a      	ldr	r2, [pc, #168]	@ (8001eb4 <HAL_RCC_DeInit+0x24c>)
 8001e0c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Reset PLL1DIVR register to default value */
  WRITE_REG(RCC->PLL1DIVR, 0x01010280U);
 8001e0e:	4b22      	ldr	r3, [pc, #136]	@ (8001e98 <HAL_RCC_DeInit+0x230>)
 8001e10:	4a29      	ldr	r2, [pc, #164]	@ (8001eb8 <HAL_RCC_DeInit+0x250>)
 8001e12:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Reset PLL1FRACR register */
  CLEAR_REG(RCC->PLL1FRACR);
 8001e14:	4b20      	ldr	r3, [pc, #128]	@ (8001e98 <HAL_RCC_DeInit+0x230>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register to default value */
  WRITE_REG(RCC->PLL2DIVR, 0x01010280U);
 8001e1a:	4b1f      	ldr	r3, [pc, #124]	@ (8001e98 <HAL_RCC_DeInit+0x230>)
 8001e1c:	4a26      	ldr	r2, [pc, #152]	@ (8001eb8 <HAL_RCC_DeInit+0x250>)
 8001e1e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */
  CLEAR_REG(RCC->PLL2FRACR);
 8001e20:	4b1d      	ldr	r3, [pc, #116]	@ (8001e98 <HAL_RCC_DeInit+0x230>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Reset PLL3DIVR register to default value */
  WRITE_REG(RCC->PLL3DIVR, 0x01010280U);
 8001e26:	4b1c      	ldr	r3, [pc, #112]	@ (8001e98 <HAL_RCC_DeInit+0x230>)
 8001e28:	4a23      	ldr	r2, [pc, #140]	@ (8001eb8 <HAL_RCC_DeInit+0x250>)
 8001e2a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  CLEAR_REG(RCC->PLL3FRACR);
 8001e2c:	4b1a      	ldr	r3, [pc, #104]	@ (8001e98 <HAL_RCC_DeInit+0x230>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset HSEEXT  */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEEXT);
#endif /* RCC_CR_HSEEXT */

  /* Reset HSEBYP bit */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 8001e32:	4b19      	ldr	r3, [pc, #100]	@ (8001e98 <HAL_RCC_DeInit+0x230>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	4a18      	ldr	r2, [pc, #96]	@ (8001e98 <HAL_RCC_DeInit+0x230>)
 8001e38:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e3c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIER);
 8001e3e:	4b16      	ldr	r3, [pc, #88]	@ (8001e98 <HAL_RCC_DeInit+0x230>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Clear all interrupts flags */
  WRITE_REG(RCC->CICR, 0xFFFFFFFFU);
 8001e44:	4b14      	ldr	r3, [pc, #80]	@ (8001e98 <HAL_RCC_DeInit+0x230>)
 8001e46:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001e4a:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Reset all RSR flags */
  SET_BIT(RCC->RSR, RCC_RSR_RMVF);
 8001e4c:	4b12      	ldr	r3, [pc, #72]	@ (8001e98 <HAL_RCC_DeInit+0x230>)
 8001e4e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8001e52:	4a11      	ldr	r2, [pc, #68]	@ (8001e98 <HAL_RCC_DeInit+0x230>)
 8001e54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e58:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLASH_LATENCY_DEFAULT  < __HAL_FLASH_GET_LATENCY())
 8001e5c:	4b0d      	ldr	r3, [pc, #52]	@ (8001e94 <HAL_RCC_DeInit+0x22c>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f003 0308 	and.w	r3, r3, #8
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d00f      	beq.n	8001e88 <HAL_RCC_DeInit+0x220>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_DEFAULT);
 8001e68:	4b0a      	ldr	r3, [pc, #40]	@ (8001e94 <HAL_RCC_DeInit+0x22c>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f023 030f 	bic.w	r3, r3, #15
 8001e70:	4a08      	ldr	r2, [pc, #32]	@ (8001e94 <HAL_RCC_DeInit+0x22c>)
 8001e72:	f043 0307 	orr.w	r3, r3, #7
 8001e76:	6013      	str	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLASH_LATENCY_DEFAULT)
 8001e78:	4b06      	ldr	r3, [pc, #24]	@ (8001e94 <HAL_RCC_DeInit+0x22c>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f003 030f 	and.w	r3, r3, #15
 8001e80:	2b07      	cmp	r3, #7
 8001e82:	d001      	beq.n	8001e88 <HAL_RCC_DeInit+0x220>
    {
      return HAL_ERROR;
 8001e84:	2301      	movs	r3, #1
 8001e86:	e000      	b.n	8001e8a <HAL_RCC_DeInit+0x222>
    }

  }

  return HAL_OK;
 8001e88:	2300      	movs	r3, #0
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	3708      	adds	r7, #8
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	52002000 	.word	0x52002000
 8001e98:	58024400 	.word	0x58024400
 8001e9c:	24000000 	.word	0x24000000
 8001ea0:	03d09000 	.word	0x03d09000
 8001ea4:	24000004 	.word	0x24000004
 8001ea8:	24000024 	.word	0x24000024
 8001eac:	fff6ed45 	.word	0xfff6ed45
 8001eb0:	02020200 	.word	0x02020200
 8001eb4:	01ff0000 	.word	0x01ff0000
 8001eb8:	01010280 	.word	0x01010280

08001ebc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b08c      	sub	sp, #48	@ 0x30
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d102      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	f000 bc48 	b.w	8002760 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f003 0301 	and.w	r3, r3, #1
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	f000 8088 	beq.w	8001fee <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ede:	4b99      	ldr	r3, [pc, #612]	@ (8002144 <HAL_RCC_OscConfig+0x288>)
 8001ee0:	691b      	ldr	r3, [r3, #16]
 8001ee2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001ee6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001ee8:	4b96      	ldr	r3, [pc, #600]	@ (8002144 <HAL_RCC_OscConfig+0x288>)
 8001eea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eec:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001eee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ef0:	2b10      	cmp	r3, #16
 8001ef2:	d007      	beq.n	8001f04 <HAL_RCC_OscConfig+0x48>
 8001ef4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ef6:	2b18      	cmp	r3, #24
 8001ef8:	d111      	bne.n	8001f1e <HAL_RCC_OscConfig+0x62>
 8001efa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001efc:	f003 0303 	and.w	r3, r3, #3
 8001f00:	2b02      	cmp	r3, #2
 8001f02:	d10c      	bne.n	8001f1e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f04:	4b8f      	ldr	r3, [pc, #572]	@ (8002144 <HAL_RCC_OscConfig+0x288>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d06d      	beq.n	8001fec <HAL_RCC_OscConfig+0x130>
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d169      	bne.n	8001fec <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	f000 bc21 	b.w	8002760 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f26:	d106      	bne.n	8001f36 <HAL_RCC_OscConfig+0x7a>
 8001f28:	4b86      	ldr	r3, [pc, #536]	@ (8002144 <HAL_RCC_OscConfig+0x288>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a85      	ldr	r2, [pc, #532]	@ (8002144 <HAL_RCC_OscConfig+0x288>)
 8001f2e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f32:	6013      	str	r3, [r2, #0]
 8001f34:	e02e      	b.n	8001f94 <HAL_RCC_OscConfig+0xd8>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d10c      	bne.n	8001f58 <HAL_RCC_OscConfig+0x9c>
 8001f3e:	4b81      	ldr	r3, [pc, #516]	@ (8002144 <HAL_RCC_OscConfig+0x288>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a80      	ldr	r2, [pc, #512]	@ (8002144 <HAL_RCC_OscConfig+0x288>)
 8001f44:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f48:	6013      	str	r3, [r2, #0]
 8001f4a:	4b7e      	ldr	r3, [pc, #504]	@ (8002144 <HAL_RCC_OscConfig+0x288>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4a7d      	ldr	r2, [pc, #500]	@ (8002144 <HAL_RCC_OscConfig+0x288>)
 8001f50:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f54:	6013      	str	r3, [r2, #0]
 8001f56:	e01d      	b.n	8001f94 <HAL_RCC_OscConfig+0xd8>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001f60:	d10c      	bne.n	8001f7c <HAL_RCC_OscConfig+0xc0>
 8001f62:	4b78      	ldr	r3, [pc, #480]	@ (8002144 <HAL_RCC_OscConfig+0x288>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a77      	ldr	r2, [pc, #476]	@ (8002144 <HAL_RCC_OscConfig+0x288>)
 8001f68:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f6c:	6013      	str	r3, [r2, #0]
 8001f6e:	4b75      	ldr	r3, [pc, #468]	@ (8002144 <HAL_RCC_OscConfig+0x288>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a74      	ldr	r2, [pc, #464]	@ (8002144 <HAL_RCC_OscConfig+0x288>)
 8001f74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f78:	6013      	str	r3, [r2, #0]
 8001f7a:	e00b      	b.n	8001f94 <HAL_RCC_OscConfig+0xd8>
 8001f7c:	4b71      	ldr	r3, [pc, #452]	@ (8002144 <HAL_RCC_OscConfig+0x288>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a70      	ldr	r2, [pc, #448]	@ (8002144 <HAL_RCC_OscConfig+0x288>)
 8001f82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f86:	6013      	str	r3, [r2, #0]
 8001f88:	4b6e      	ldr	r3, [pc, #440]	@ (8002144 <HAL_RCC_OscConfig+0x288>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a6d      	ldr	r2, [pc, #436]	@ (8002144 <HAL_RCC_OscConfig+0x288>)
 8001f8e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d013      	beq.n	8001fc4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f9c:	f7ff fa5e 	bl	800145c <HAL_GetTick>
 8001fa0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001fa2:	e008      	b.n	8001fb6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fa4:	f7ff fa5a 	bl	800145c <HAL_GetTick>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fac:	1ad3      	subs	r3, r2, r3
 8001fae:	2b64      	cmp	r3, #100	@ 0x64
 8001fb0:	d901      	bls.n	8001fb6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001fb2:	2303      	movs	r3, #3
 8001fb4:	e3d4      	b.n	8002760 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001fb6:	4b63      	ldr	r3, [pc, #396]	@ (8002144 <HAL_RCC_OscConfig+0x288>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d0f0      	beq.n	8001fa4 <HAL_RCC_OscConfig+0xe8>
 8001fc2:	e014      	b.n	8001fee <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fc4:	f7ff fa4a 	bl	800145c <HAL_GetTick>
 8001fc8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001fca:	e008      	b.n	8001fde <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fcc:	f7ff fa46 	bl	800145c <HAL_GetTick>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fd4:	1ad3      	subs	r3, r2, r3
 8001fd6:	2b64      	cmp	r3, #100	@ 0x64
 8001fd8:	d901      	bls.n	8001fde <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001fda:	2303      	movs	r3, #3
 8001fdc:	e3c0      	b.n	8002760 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001fde:	4b59      	ldr	r3, [pc, #356]	@ (8002144 <HAL_RCC_OscConfig+0x288>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d1f0      	bne.n	8001fcc <HAL_RCC_OscConfig+0x110>
 8001fea:	e000      	b.n	8001fee <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f003 0302 	and.w	r3, r3, #2
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	f000 80ca 	beq.w	8002190 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ffc:	4b51      	ldr	r3, [pc, #324]	@ (8002144 <HAL_RCC_OscConfig+0x288>)
 8001ffe:	691b      	ldr	r3, [r3, #16]
 8002000:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002004:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002006:	4b4f      	ldr	r3, [pc, #316]	@ (8002144 <HAL_RCC_OscConfig+0x288>)
 8002008:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800200a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800200c:	6a3b      	ldr	r3, [r7, #32]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d007      	beq.n	8002022 <HAL_RCC_OscConfig+0x166>
 8002012:	6a3b      	ldr	r3, [r7, #32]
 8002014:	2b18      	cmp	r3, #24
 8002016:	d156      	bne.n	80020c6 <HAL_RCC_OscConfig+0x20a>
 8002018:	69fb      	ldr	r3, [r7, #28]
 800201a:	f003 0303 	and.w	r3, r3, #3
 800201e:	2b00      	cmp	r3, #0
 8002020:	d151      	bne.n	80020c6 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002022:	4b48      	ldr	r3, [pc, #288]	@ (8002144 <HAL_RCC_OscConfig+0x288>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f003 0304 	and.w	r3, r3, #4
 800202a:	2b00      	cmp	r3, #0
 800202c:	d005      	beq.n	800203a <HAL_RCC_OscConfig+0x17e>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	68db      	ldr	r3, [r3, #12]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d101      	bne.n	800203a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002036:	2301      	movs	r3, #1
 8002038:	e392      	b.n	8002760 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800203a:	4b42      	ldr	r3, [pc, #264]	@ (8002144 <HAL_RCC_OscConfig+0x288>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f023 0219 	bic.w	r2, r3, #25
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	68db      	ldr	r3, [r3, #12]
 8002046:	493f      	ldr	r1, [pc, #252]	@ (8002144 <HAL_RCC_OscConfig+0x288>)
 8002048:	4313      	orrs	r3, r2
 800204a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800204c:	f7ff fa06 	bl	800145c <HAL_GetTick>
 8002050:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002052:	e008      	b.n	8002066 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002054:	f7ff fa02 	bl	800145c <HAL_GetTick>
 8002058:	4602      	mov	r2, r0
 800205a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800205c:	1ad3      	subs	r3, r2, r3
 800205e:	2b02      	cmp	r3, #2
 8002060:	d901      	bls.n	8002066 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002062:	2303      	movs	r3, #3
 8002064:	e37c      	b.n	8002760 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002066:	4b37      	ldr	r3, [pc, #220]	@ (8002144 <HAL_RCC_OscConfig+0x288>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f003 0304 	and.w	r3, r3, #4
 800206e:	2b00      	cmp	r3, #0
 8002070:	d0f0      	beq.n	8002054 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002072:	f7ff fa23 	bl	80014bc <HAL_GetREVID>
 8002076:	4603      	mov	r3, r0
 8002078:	f241 0203 	movw	r2, #4099	@ 0x1003
 800207c:	4293      	cmp	r3, r2
 800207e:	d817      	bhi.n	80020b0 <HAL_RCC_OscConfig+0x1f4>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	691b      	ldr	r3, [r3, #16]
 8002084:	2b40      	cmp	r3, #64	@ 0x40
 8002086:	d108      	bne.n	800209a <HAL_RCC_OscConfig+0x1de>
 8002088:	4b2e      	ldr	r3, [pc, #184]	@ (8002144 <HAL_RCC_OscConfig+0x288>)
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002090:	4a2c      	ldr	r2, [pc, #176]	@ (8002144 <HAL_RCC_OscConfig+0x288>)
 8002092:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002096:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002098:	e07a      	b.n	8002190 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800209a:	4b2a      	ldr	r3, [pc, #168]	@ (8002144 <HAL_RCC_OscConfig+0x288>)
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	691b      	ldr	r3, [r3, #16]
 80020a6:	031b      	lsls	r3, r3, #12
 80020a8:	4926      	ldr	r1, [pc, #152]	@ (8002144 <HAL_RCC_OscConfig+0x288>)
 80020aa:	4313      	orrs	r3, r2
 80020ac:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80020ae:	e06f      	b.n	8002190 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020b0:	4b24      	ldr	r3, [pc, #144]	@ (8002144 <HAL_RCC_OscConfig+0x288>)
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	691b      	ldr	r3, [r3, #16]
 80020bc:	061b      	lsls	r3, r3, #24
 80020be:	4921      	ldr	r1, [pc, #132]	@ (8002144 <HAL_RCC_OscConfig+0x288>)
 80020c0:	4313      	orrs	r3, r2
 80020c2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80020c4:	e064      	b.n	8002190 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	68db      	ldr	r3, [r3, #12]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d047      	beq.n	800215e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80020ce:	4b1d      	ldr	r3, [pc, #116]	@ (8002144 <HAL_RCC_OscConfig+0x288>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f023 0219 	bic.w	r2, r3, #25
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	68db      	ldr	r3, [r3, #12]
 80020da:	491a      	ldr	r1, [pc, #104]	@ (8002144 <HAL_RCC_OscConfig+0x288>)
 80020dc:	4313      	orrs	r3, r2
 80020de:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020e0:	f7ff f9bc 	bl	800145c <HAL_GetTick>
 80020e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80020e6:	e008      	b.n	80020fa <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020e8:	f7ff f9b8 	bl	800145c <HAL_GetTick>
 80020ec:	4602      	mov	r2, r0
 80020ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020f0:	1ad3      	subs	r3, r2, r3
 80020f2:	2b02      	cmp	r3, #2
 80020f4:	d901      	bls.n	80020fa <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80020f6:	2303      	movs	r3, #3
 80020f8:	e332      	b.n	8002760 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80020fa:	4b12      	ldr	r3, [pc, #72]	@ (8002144 <HAL_RCC_OscConfig+0x288>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f003 0304 	and.w	r3, r3, #4
 8002102:	2b00      	cmp	r3, #0
 8002104:	d0f0      	beq.n	80020e8 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002106:	f7ff f9d9 	bl	80014bc <HAL_GetREVID>
 800210a:	4603      	mov	r3, r0
 800210c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002110:	4293      	cmp	r3, r2
 8002112:	d819      	bhi.n	8002148 <HAL_RCC_OscConfig+0x28c>
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	691b      	ldr	r3, [r3, #16]
 8002118:	2b40      	cmp	r3, #64	@ 0x40
 800211a:	d108      	bne.n	800212e <HAL_RCC_OscConfig+0x272>
 800211c:	4b09      	ldr	r3, [pc, #36]	@ (8002144 <HAL_RCC_OscConfig+0x288>)
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002124:	4a07      	ldr	r2, [pc, #28]	@ (8002144 <HAL_RCC_OscConfig+0x288>)
 8002126:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800212a:	6053      	str	r3, [r2, #4]
 800212c:	e030      	b.n	8002190 <HAL_RCC_OscConfig+0x2d4>
 800212e:	4b05      	ldr	r3, [pc, #20]	@ (8002144 <HAL_RCC_OscConfig+0x288>)
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	691b      	ldr	r3, [r3, #16]
 800213a:	031b      	lsls	r3, r3, #12
 800213c:	4901      	ldr	r1, [pc, #4]	@ (8002144 <HAL_RCC_OscConfig+0x288>)
 800213e:	4313      	orrs	r3, r2
 8002140:	604b      	str	r3, [r1, #4]
 8002142:	e025      	b.n	8002190 <HAL_RCC_OscConfig+0x2d4>
 8002144:	58024400 	.word	0x58024400
 8002148:	4b9a      	ldr	r3, [pc, #616]	@ (80023b4 <HAL_RCC_OscConfig+0x4f8>)
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	691b      	ldr	r3, [r3, #16]
 8002154:	061b      	lsls	r3, r3, #24
 8002156:	4997      	ldr	r1, [pc, #604]	@ (80023b4 <HAL_RCC_OscConfig+0x4f8>)
 8002158:	4313      	orrs	r3, r2
 800215a:	604b      	str	r3, [r1, #4]
 800215c:	e018      	b.n	8002190 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800215e:	4b95      	ldr	r3, [pc, #596]	@ (80023b4 <HAL_RCC_OscConfig+0x4f8>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a94      	ldr	r2, [pc, #592]	@ (80023b4 <HAL_RCC_OscConfig+0x4f8>)
 8002164:	f023 0301 	bic.w	r3, r3, #1
 8002168:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800216a:	f7ff f977 	bl	800145c <HAL_GetTick>
 800216e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002170:	e008      	b.n	8002184 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002172:	f7ff f973 	bl	800145c <HAL_GetTick>
 8002176:	4602      	mov	r2, r0
 8002178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800217a:	1ad3      	subs	r3, r2, r3
 800217c:	2b02      	cmp	r3, #2
 800217e:	d901      	bls.n	8002184 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002180:	2303      	movs	r3, #3
 8002182:	e2ed      	b.n	8002760 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002184:	4b8b      	ldr	r3, [pc, #556]	@ (80023b4 <HAL_RCC_OscConfig+0x4f8>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f003 0304 	and.w	r3, r3, #4
 800218c:	2b00      	cmp	r3, #0
 800218e:	d1f0      	bne.n	8002172 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f003 0310 	and.w	r3, r3, #16
 8002198:	2b00      	cmp	r3, #0
 800219a:	f000 80a9 	beq.w	80022f0 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800219e:	4b85      	ldr	r3, [pc, #532]	@ (80023b4 <HAL_RCC_OscConfig+0x4f8>)
 80021a0:	691b      	ldr	r3, [r3, #16]
 80021a2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80021a6:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80021a8:	4b82      	ldr	r3, [pc, #520]	@ (80023b4 <HAL_RCC_OscConfig+0x4f8>)
 80021aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021ac:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80021ae:	69bb      	ldr	r3, [r7, #24]
 80021b0:	2b08      	cmp	r3, #8
 80021b2:	d007      	beq.n	80021c4 <HAL_RCC_OscConfig+0x308>
 80021b4:	69bb      	ldr	r3, [r7, #24]
 80021b6:	2b18      	cmp	r3, #24
 80021b8:	d13a      	bne.n	8002230 <HAL_RCC_OscConfig+0x374>
 80021ba:	697b      	ldr	r3, [r7, #20]
 80021bc:	f003 0303 	and.w	r3, r3, #3
 80021c0:	2b01      	cmp	r3, #1
 80021c2:	d135      	bne.n	8002230 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80021c4:	4b7b      	ldr	r3, [pc, #492]	@ (80023b4 <HAL_RCC_OscConfig+0x4f8>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d005      	beq.n	80021dc <HAL_RCC_OscConfig+0x320>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	69db      	ldr	r3, [r3, #28]
 80021d4:	2b80      	cmp	r3, #128	@ 0x80
 80021d6:	d001      	beq.n	80021dc <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80021d8:	2301      	movs	r3, #1
 80021da:	e2c1      	b.n	8002760 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80021dc:	f7ff f96e 	bl	80014bc <HAL_GetREVID>
 80021e0:	4603      	mov	r3, r0
 80021e2:	f241 0203 	movw	r2, #4099	@ 0x1003
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d817      	bhi.n	800221a <HAL_RCC_OscConfig+0x35e>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6a1b      	ldr	r3, [r3, #32]
 80021ee:	2b20      	cmp	r3, #32
 80021f0:	d108      	bne.n	8002204 <HAL_RCC_OscConfig+0x348>
 80021f2:	4b70      	ldr	r3, [pc, #448]	@ (80023b4 <HAL_RCC_OscConfig+0x4f8>)
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80021fa:	4a6e      	ldr	r2, [pc, #440]	@ (80023b4 <HAL_RCC_OscConfig+0x4f8>)
 80021fc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002200:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002202:	e075      	b.n	80022f0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002204:	4b6b      	ldr	r3, [pc, #428]	@ (80023b4 <HAL_RCC_OscConfig+0x4f8>)
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	6a1b      	ldr	r3, [r3, #32]
 8002210:	069b      	lsls	r3, r3, #26
 8002212:	4968      	ldr	r1, [pc, #416]	@ (80023b4 <HAL_RCC_OscConfig+0x4f8>)
 8002214:	4313      	orrs	r3, r2
 8002216:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002218:	e06a      	b.n	80022f0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800221a:	4b66      	ldr	r3, [pc, #408]	@ (80023b4 <HAL_RCC_OscConfig+0x4f8>)
 800221c:	68db      	ldr	r3, [r3, #12]
 800221e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6a1b      	ldr	r3, [r3, #32]
 8002226:	061b      	lsls	r3, r3, #24
 8002228:	4962      	ldr	r1, [pc, #392]	@ (80023b4 <HAL_RCC_OscConfig+0x4f8>)
 800222a:	4313      	orrs	r3, r2
 800222c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800222e:	e05f      	b.n	80022f0 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	69db      	ldr	r3, [r3, #28]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d042      	beq.n	80022be <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002238:	4b5e      	ldr	r3, [pc, #376]	@ (80023b4 <HAL_RCC_OscConfig+0x4f8>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a5d      	ldr	r2, [pc, #372]	@ (80023b4 <HAL_RCC_OscConfig+0x4f8>)
 800223e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002242:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002244:	f7ff f90a 	bl	800145c <HAL_GetTick>
 8002248:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800224a:	e008      	b.n	800225e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800224c:	f7ff f906 	bl	800145c <HAL_GetTick>
 8002250:	4602      	mov	r2, r0
 8002252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002254:	1ad3      	subs	r3, r2, r3
 8002256:	2b02      	cmp	r3, #2
 8002258:	d901      	bls.n	800225e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800225a:	2303      	movs	r3, #3
 800225c:	e280      	b.n	8002760 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800225e:	4b55      	ldr	r3, [pc, #340]	@ (80023b4 <HAL_RCC_OscConfig+0x4f8>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002266:	2b00      	cmp	r3, #0
 8002268:	d0f0      	beq.n	800224c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800226a:	f7ff f927 	bl	80014bc <HAL_GetREVID>
 800226e:	4603      	mov	r3, r0
 8002270:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002274:	4293      	cmp	r3, r2
 8002276:	d817      	bhi.n	80022a8 <HAL_RCC_OscConfig+0x3ec>
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6a1b      	ldr	r3, [r3, #32]
 800227c:	2b20      	cmp	r3, #32
 800227e:	d108      	bne.n	8002292 <HAL_RCC_OscConfig+0x3d6>
 8002280:	4b4c      	ldr	r3, [pc, #304]	@ (80023b4 <HAL_RCC_OscConfig+0x4f8>)
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002288:	4a4a      	ldr	r2, [pc, #296]	@ (80023b4 <HAL_RCC_OscConfig+0x4f8>)
 800228a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800228e:	6053      	str	r3, [r2, #4]
 8002290:	e02e      	b.n	80022f0 <HAL_RCC_OscConfig+0x434>
 8002292:	4b48      	ldr	r3, [pc, #288]	@ (80023b4 <HAL_RCC_OscConfig+0x4f8>)
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6a1b      	ldr	r3, [r3, #32]
 800229e:	069b      	lsls	r3, r3, #26
 80022a0:	4944      	ldr	r1, [pc, #272]	@ (80023b4 <HAL_RCC_OscConfig+0x4f8>)
 80022a2:	4313      	orrs	r3, r2
 80022a4:	604b      	str	r3, [r1, #4]
 80022a6:	e023      	b.n	80022f0 <HAL_RCC_OscConfig+0x434>
 80022a8:	4b42      	ldr	r3, [pc, #264]	@ (80023b4 <HAL_RCC_OscConfig+0x4f8>)
 80022aa:	68db      	ldr	r3, [r3, #12]
 80022ac:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6a1b      	ldr	r3, [r3, #32]
 80022b4:	061b      	lsls	r3, r3, #24
 80022b6:	493f      	ldr	r1, [pc, #252]	@ (80023b4 <HAL_RCC_OscConfig+0x4f8>)
 80022b8:	4313      	orrs	r3, r2
 80022ba:	60cb      	str	r3, [r1, #12]
 80022bc:	e018      	b.n	80022f0 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80022be:	4b3d      	ldr	r3, [pc, #244]	@ (80023b4 <HAL_RCC_OscConfig+0x4f8>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4a3c      	ldr	r2, [pc, #240]	@ (80023b4 <HAL_RCC_OscConfig+0x4f8>)
 80022c4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80022c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022ca:	f7ff f8c7 	bl	800145c <HAL_GetTick>
 80022ce:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80022d0:	e008      	b.n	80022e4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80022d2:	f7ff f8c3 	bl	800145c <HAL_GetTick>
 80022d6:	4602      	mov	r2, r0
 80022d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022da:	1ad3      	subs	r3, r2, r3
 80022dc:	2b02      	cmp	r3, #2
 80022de:	d901      	bls.n	80022e4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80022e0:	2303      	movs	r3, #3
 80022e2:	e23d      	b.n	8002760 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80022e4:	4b33      	ldr	r3, [pc, #204]	@ (80023b4 <HAL_RCC_OscConfig+0x4f8>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d1f0      	bne.n	80022d2 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f003 0308 	and.w	r3, r3, #8
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d036      	beq.n	800236a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	695b      	ldr	r3, [r3, #20]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d019      	beq.n	8002338 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002304:	4b2b      	ldr	r3, [pc, #172]	@ (80023b4 <HAL_RCC_OscConfig+0x4f8>)
 8002306:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002308:	4a2a      	ldr	r2, [pc, #168]	@ (80023b4 <HAL_RCC_OscConfig+0x4f8>)
 800230a:	f043 0301 	orr.w	r3, r3, #1
 800230e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002310:	f7ff f8a4 	bl	800145c <HAL_GetTick>
 8002314:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002316:	e008      	b.n	800232a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002318:	f7ff f8a0 	bl	800145c <HAL_GetTick>
 800231c:	4602      	mov	r2, r0
 800231e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002320:	1ad3      	subs	r3, r2, r3
 8002322:	2b02      	cmp	r3, #2
 8002324:	d901      	bls.n	800232a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002326:	2303      	movs	r3, #3
 8002328:	e21a      	b.n	8002760 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800232a:	4b22      	ldr	r3, [pc, #136]	@ (80023b4 <HAL_RCC_OscConfig+0x4f8>)
 800232c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800232e:	f003 0302 	and.w	r3, r3, #2
 8002332:	2b00      	cmp	r3, #0
 8002334:	d0f0      	beq.n	8002318 <HAL_RCC_OscConfig+0x45c>
 8002336:	e018      	b.n	800236a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002338:	4b1e      	ldr	r3, [pc, #120]	@ (80023b4 <HAL_RCC_OscConfig+0x4f8>)
 800233a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800233c:	4a1d      	ldr	r2, [pc, #116]	@ (80023b4 <HAL_RCC_OscConfig+0x4f8>)
 800233e:	f023 0301 	bic.w	r3, r3, #1
 8002342:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002344:	f7ff f88a 	bl	800145c <HAL_GetTick>
 8002348:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800234a:	e008      	b.n	800235e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800234c:	f7ff f886 	bl	800145c <HAL_GetTick>
 8002350:	4602      	mov	r2, r0
 8002352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002354:	1ad3      	subs	r3, r2, r3
 8002356:	2b02      	cmp	r3, #2
 8002358:	d901      	bls.n	800235e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800235a:	2303      	movs	r3, #3
 800235c:	e200      	b.n	8002760 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800235e:	4b15      	ldr	r3, [pc, #84]	@ (80023b4 <HAL_RCC_OscConfig+0x4f8>)
 8002360:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002362:	f003 0302 	and.w	r3, r3, #2
 8002366:	2b00      	cmp	r3, #0
 8002368:	d1f0      	bne.n	800234c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f003 0320 	and.w	r3, r3, #32
 8002372:	2b00      	cmp	r3, #0
 8002374:	d039      	beq.n	80023ea <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	699b      	ldr	r3, [r3, #24]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d01c      	beq.n	80023b8 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800237e:	4b0d      	ldr	r3, [pc, #52]	@ (80023b4 <HAL_RCC_OscConfig+0x4f8>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4a0c      	ldr	r2, [pc, #48]	@ (80023b4 <HAL_RCC_OscConfig+0x4f8>)
 8002384:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002388:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800238a:	f7ff f867 	bl	800145c <HAL_GetTick>
 800238e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002390:	e008      	b.n	80023a4 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002392:	f7ff f863 	bl	800145c <HAL_GetTick>
 8002396:	4602      	mov	r2, r0
 8002398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800239a:	1ad3      	subs	r3, r2, r3
 800239c:	2b02      	cmp	r3, #2
 800239e:	d901      	bls.n	80023a4 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80023a0:	2303      	movs	r3, #3
 80023a2:	e1dd      	b.n	8002760 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80023a4:	4b03      	ldr	r3, [pc, #12]	@ (80023b4 <HAL_RCC_OscConfig+0x4f8>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d0f0      	beq.n	8002392 <HAL_RCC_OscConfig+0x4d6>
 80023b0:	e01b      	b.n	80023ea <HAL_RCC_OscConfig+0x52e>
 80023b2:	bf00      	nop
 80023b4:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80023b8:	4b9b      	ldr	r3, [pc, #620]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a9a      	ldr	r2, [pc, #616]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 80023be:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80023c2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80023c4:	f7ff f84a 	bl	800145c <HAL_GetTick>
 80023c8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80023ca:	e008      	b.n	80023de <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80023cc:	f7ff f846 	bl	800145c <HAL_GetTick>
 80023d0:	4602      	mov	r2, r0
 80023d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023d4:	1ad3      	subs	r3, r2, r3
 80023d6:	2b02      	cmp	r3, #2
 80023d8:	d901      	bls.n	80023de <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80023da:	2303      	movs	r3, #3
 80023dc:	e1c0      	b.n	8002760 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80023de:	4b92      	ldr	r3, [pc, #584]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d1f0      	bne.n	80023cc <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f003 0304 	and.w	r3, r3, #4
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	f000 8081 	beq.w	80024fa <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80023f8:	4b8c      	ldr	r3, [pc, #560]	@ (800262c <HAL_RCC_OscConfig+0x770>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a8b      	ldr	r2, [pc, #556]	@ (800262c <HAL_RCC_OscConfig+0x770>)
 80023fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002402:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002404:	f7ff f82a 	bl	800145c <HAL_GetTick>
 8002408:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800240a:	e008      	b.n	800241e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800240c:	f7ff f826 	bl	800145c <HAL_GetTick>
 8002410:	4602      	mov	r2, r0
 8002412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002414:	1ad3      	subs	r3, r2, r3
 8002416:	2b64      	cmp	r3, #100	@ 0x64
 8002418:	d901      	bls.n	800241e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800241a:	2303      	movs	r3, #3
 800241c:	e1a0      	b.n	8002760 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800241e:	4b83      	ldr	r3, [pc, #524]	@ (800262c <HAL_RCC_OscConfig+0x770>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002426:	2b00      	cmp	r3, #0
 8002428:	d0f0      	beq.n	800240c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	689b      	ldr	r3, [r3, #8]
 800242e:	2b01      	cmp	r3, #1
 8002430:	d106      	bne.n	8002440 <HAL_RCC_OscConfig+0x584>
 8002432:	4b7d      	ldr	r3, [pc, #500]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 8002434:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002436:	4a7c      	ldr	r2, [pc, #496]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 8002438:	f043 0301 	orr.w	r3, r3, #1
 800243c:	6713      	str	r3, [r2, #112]	@ 0x70
 800243e:	e02d      	b.n	800249c <HAL_RCC_OscConfig+0x5e0>
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d10c      	bne.n	8002462 <HAL_RCC_OscConfig+0x5a6>
 8002448:	4b77      	ldr	r3, [pc, #476]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 800244a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800244c:	4a76      	ldr	r2, [pc, #472]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 800244e:	f023 0301 	bic.w	r3, r3, #1
 8002452:	6713      	str	r3, [r2, #112]	@ 0x70
 8002454:	4b74      	ldr	r3, [pc, #464]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 8002456:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002458:	4a73      	ldr	r2, [pc, #460]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 800245a:	f023 0304 	bic.w	r3, r3, #4
 800245e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002460:	e01c      	b.n	800249c <HAL_RCC_OscConfig+0x5e0>
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	689b      	ldr	r3, [r3, #8]
 8002466:	2b05      	cmp	r3, #5
 8002468:	d10c      	bne.n	8002484 <HAL_RCC_OscConfig+0x5c8>
 800246a:	4b6f      	ldr	r3, [pc, #444]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 800246c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800246e:	4a6e      	ldr	r2, [pc, #440]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 8002470:	f043 0304 	orr.w	r3, r3, #4
 8002474:	6713      	str	r3, [r2, #112]	@ 0x70
 8002476:	4b6c      	ldr	r3, [pc, #432]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 8002478:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800247a:	4a6b      	ldr	r2, [pc, #428]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 800247c:	f043 0301 	orr.w	r3, r3, #1
 8002480:	6713      	str	r3, [r2, #112]	@ 0x70
 8002482:	e00b      	b.n	800249c <HAL_RCC_OscConfig+0x5e0>
 8002484:	4b68      	ldr	r3, [pc, #416]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 8002486:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002488:	4a67      	ldr	r2, [pc, #412]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 800248a:	f023 0301 	bic.w	r3, r3, #1
 800248e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002490:	4b65      	ldr	r3, [pc, #404]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 8002492:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002494:	4a64      	ldr	r2, [pc, #400]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 8002496:	f023 0304 	bic.w	r3, r3, #4
 800249a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	689b      	ldr	r3, [r3, #8]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d015      	beq.n	80024d0 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024a4:	f7fe ffda 	bl	800145c <HAL_GetTick>
 80024a8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80024aa:	e00a      	b.n	80024c2 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024ac:	f7fe ffd6 	bl	800145c <HAL_GetTick>
 80024b0:	4602      	mov	r2, r0
 80024b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024b4:	1ad3      	subs	r3, r2, r3
 80024b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d901      	bls.n	80024c2 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80024be:	2303      	movs	r3, #3
 80024c0:	e14e      	b.n	8002760 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80024c2:	4b59      	ldr	r3, [pc, #356]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 80024c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024c6:	f003 0302 	and.w	r3, r3, #2
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d0ee      	beq.n	80024ac <HAL_RCC_OscConfig+0x5f0>
 80024ce:	e014      	b.n	80024fa <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024d0:	f7fe ffc4 	bl	800145c <HAL_GetTick>
 80024d4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80024d6:	e00a      	b.n	80024ee <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024d8:	f7fe ffc0 	bl	800145c <HAL_GetTick>
 80024dc:	4602      	mov	r2, r0
 80024de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024e0:	1ad3      	subs	r3, r2, r3
 80024e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d901      	bls.n	80024ee <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80024ea:	2303      	movs	r3, #3
 80024ec:	e138      	b.n	8002760 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80024ee:	4b4e      	ldr	r3, [pc, #312]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 80024f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024f2:	f003 0302 	and.w	r3, r3, #2
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d1ee      	bne.n	80024d8 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024fe:	2b00      	cmp	r3, #0
 8002500:	f000 812d 	beq.w	800275e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002504:	4b48      	ldr	r3, [pc, #288]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 8002506:	691b      	ldr	r3, [r3, #16]
 8002508:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800250c:	2b18      	cmp	r3, #24
 800250e:	f000 80bd 	beq.w	800268c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002516:	2b02      	cmp	r3, #2
 8002518:	f040 809e 	bne.w	8002658 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800251c:	4b42      	ldr	r3, [pc, #264]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a41      	ldr	r2, [pc, #260]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 8002522:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002526:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002528:	f7fe ff98 	bl	800145c <HAL_GetTick>
 800252c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800252e:	e008      	b.n	8002542 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002530:	f7fe ff94 	bl	800145c <HAL_GetTick>
 8002534:	4602      	mov	r2, r0
 8002536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002538:	1ad3      	subs	r3, r2, r3
 800253a:	2b02      	cmp	r3, #2
 800253c:	d901      	bls.n	8002542 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800253e:	2303      	movs	r3, #3
 8002540:	e10e      	b.n	8002760 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002542:	4b39      	ldr	r3, [pc, #228]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800254a:	2b00      	cmp	r3, #0
 800254c:	d1f0      	bne.n	8002530 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800254e:	4b36      	ldr	r3, [pc, #216]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 8002550:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002552:	4b37      	ldr	r3, [pc, #220]	@ (8002630 <HAL_RCC_OscConfig+0x774>)
 8002554:	4013      	ands	r3, r2
 8002556:	687a      	ldr	r2, [r7, #4]
 8002558:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800255a:	687a      	ldr	r2, [r7, #4]
 800255c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800255e:	0112      	lsls	r2, r2, #4
 8002560:	430a      	orrs	r2, r1
 8002562:	4931      	ldr	r1, [pc, #196]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 8002564:	4313      	orrs	r3, r2
 8002566:	628b      	str	r3, [r1, #40]	@ 0x28
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800256c:	3b01      	subs	r3, #1
 800256e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002576:	3b01      	subs	r3, #1
 8002578:	025b      	lsls	r3, r3, #9
 800257a:	b29b      	uxth	r3, r3
 800257c:	431a      	orrs	r2, r3
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002582:	3b01      	subs	r3, #1
 8002584:	041b      	lsls	r3, r3, #16
 8002586:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800258a:	431a      	orrs	r2, r3
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002590:	3b01      	subs	r3, #1
 8002592:	061b      	lsls	r3, r3, #24
 8002594:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002598:	4923      	ldr	r1, [pc, #140]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 800259a:	4313      	orrs	r3, r2
 800259c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800259e:	4b22      	ldr	r3, [pc, #136]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 80025a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025a2:	4a21      	ldr	r2, [pc, #132]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 80025a4:	f023 0301 	bic.w	r3, r3, #1
 80025a8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80025aa:	4b1f      	ldr	r3, [pc, #124]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 80025ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80025ae:	4b21      	ldr	r3, [pc, #132]	@ (8002634 <HAL_RCC_OscConfig+0x778>)
 80025b0:	4013      	ands	r3, r2
 80025b2:	687a      	ldr	r2, [r7, #4]
 80025b4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80025b6:	00d2      	lsls	r2, r2, #3
 80025b8:	491b      	ldr	r1, [pc, #108]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 80025ba:	4313      	orrs	r3, r2
 80025bc:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80025be:	4b1a      	ldr	r3, [pc, #104]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 80025c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025c2:	f023 020c 	bic.w	r2, r3, #12
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ca:	4917      	ldr	r1, [pc, #92]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 80025cc:	4313      	orrs	r3, r2
 80025ce:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80025d0:	4b15      	ldr	r3, [pc, #84]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 80025d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025d4:	f023 0202 	bic.w	r2, r3, #2
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025dc:	4912      	ldr	r1, [pc, #72]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 80025de:	4313      	orrs	r3, r2
 80025e0:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80025e2:	4b11      	ldr	r3, [pc, #68]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 80025e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025e6:	4a10      	ldr	r2, [pc, #64]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 80025e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025ec:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80025ee:	4b0e      	ldr	r3, [pc, #56]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 80025f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025f2:	4a0d      	ldr	r2, [pc, #52]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 80025f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025f8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80025fa:	4b0b      	ldr	r3, [pc, #44]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 80025fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025fe:	4a0a      	ldr	r2, [pc, #40]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 8002600:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002604:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002606:	4b08      	ldr	r3, [pc, #32]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 8002608:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800260a:	4a07      	ldr	r2, [pc, #28]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 800260c:	f043 0301 	orr.w	r3, r3, #1
 8002610:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002612:	4b05      	ldr	r3, [pc, #20]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a04      	ldr	r2, [pc, #16]	@ (8002628 <HAL_RCC_OscConfig+0x76c>)
 8002618:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800261c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800261e:	f7fe ff1d 	bl	800145c <HAL_GetTick>
 8002622:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002624:	e011      	b.n	800264a <HAL_RCC_OscConfig+0x78e>
 8002626:	bf00      	nop
 8002628:	58024400 	.word	0x58024400
 800262c:	58024800 	.word	0x58024800
 8002630:	fffffc0c 	.word	0xfffffc0c
 8002634:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002638:	f7fe ff10 	bl	800145c <HAL_GetTick>
 800263c:	4602      	mov	r2, r0
 800263e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	2b02      	cmp	r3, #2
 8002644:	d901      	bls.n	800264a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002646:	2303      	movs	r3, #3
 8002648:	e08a      	b.n	8002760 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800264a:	4b47      	ldr	r3, [pc, #284]	@ (8002768 <HAL_RCC_OscConfig+0x8ac>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002652:	2b00      	cmp	r3, #0
 8002654:	d0f0      	beq.n	8002638 <HAL_RCC_OscConfig+0x77c>
 8002656:	e082      	b.n	800275e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002658:	4b43      	ldr	r3, [pc, #268]	@ (8002768 <HAL_RCC_OscConfig+0x8ac>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4a42      	ldr	r2, [pc, #264]	@ (8002768 <HAL_RCC_OscConfig+0x8ac>)
 800265e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002662:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002664:	f7fe fefa 	bl	800145c <HAL_GetTick>
 8002668:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800266a:	e008      	b.n	800267e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800266c:	f7fe fef6 	bl	800145c <HAL_GetTick>
 8002670:	4602      	mov	r2, r0
 8002672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002674:	1ad3      	subs	r3, r2, r3
 8002676:	2b02      	cmp	r3, #2
 8002678:	d901      	bls.n	800267e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800267a:	2303      	movs	r3, #3
 800267c:	e070      	b.n	8002760 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800267e:	4b3a      	ldr	r3, [pc, #232]	@ (8002768 <HAL_RCC_OscConfig+0x8ac>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002686:	2b00      	cmp	r3, #0
 8002688:	d1f0      	bne.n	800266c <HAL_RCC_OscConfig+0x7b0>
 800268a:	e068      	b.n	800275e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800268c:	4b36      	ldr	r3, [pc, #216]	@ (8002768 <HAL_RCC_OscConfig+0x8ac>)
 800268e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002690:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002692:	4b35      	ldr	r3, [pc, #212]	@ (8002768 <HAL_RCC_OscConfig+0x8ac>)
 8002694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002696:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800269c:	2b01      	cmp	r3, #1
 800269e:	d031      	beq.n	8002704 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026a0:	693b      	ldr	r3, [r7, #16]
 80026a2:	f003 0203 	and.w	r2, r3, #3
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026aa:	429a      	cmp	r2, r3
 80026ac:	d12a      	bne.n	8002704 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	091b      	lsrs	r3, r3, #4
 80026b2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026ba:	429a      	cmp	r2, r3
 80026bc:	d122      	bne.n	8002704 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026c8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80026ca:	429a      	cmp	r2, r3
 80026cc:	d11a      	bne.n	8002704 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	0a5b      	lsrs	r3, r3, #9
 80026d2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026da:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80026dc:	429a      	cmp	r2, r3
 80026de:	d111      	bne.n	8002704 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	0c1b      	lsrs	r3, r3, #16
 80026e4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026ec:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80026ee:	429a      	cmp	r2, r3
 80026f0:	d108      	bne.n	8002704 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	0e1b      	lsrs	r3, r3, #24
 80026f6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026fe:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002700:	429a      	cmp	r2, r3
 8002702:	d001      	beq.n	8002708 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	e02b      	b.n	8002760 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002708:	4b17      	ldr	r3, [pc, #92]	@ (8002768 <HAL_RCC_OscConfig+0x8ac>)
 800270a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800270c:	08db      	lsrs	r3, r3, #3
 800270e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002712:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002718:	693a      	ldr	r2, [r7, #16]
 800271a:	429a      	cmp	r2, r3
 800271c:	d01f      	beq.n	800275e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800271e:	4b12      	ldr	r3, [pc, #72]	@ (8002768 <HAL_RCC_OscConfig+0x8ac>)
 8002720:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002722:	4a11      	ldr	r2, [pc, #68]	@ (8002768 <HAL_RCC_OscConfig+0x8ac>)
 8002724:	f023 0301 	bic.w	r3, r3, #1
 8002728:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800272a:	f7fe fe97 	bl	800145c <HAL_GetTick>
 800272e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002730:	bf00      	nop
 8002732:	f7fe fe93 	bl	800145c <HAL_GetTick>
 8002736:	4602      	mov	r2, r0
 8002738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800273a:	4293      	cmp	r3, r2
 800273c:	d0f9      	beq.n	8002732 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800273e:	4b0a      	ldr	r3, [pc, #40]	@ (8002768 <HAL_RCC_OscConfig+0x8ac>)
 8002740:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002742:	4b0a      	ldr	r3, [pc, #40]	@ (800276c <HAL_RCC_OscConfig+0x8b0>)
 8002744:	4013      	ands	r3, r2
 8002746:	687a      	ldr	r2, [r7, #4]
 8002748:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800274a:	00d2      	lsls	r2, r2, #3
 800274c:	4906      	ldr	r1, [pc, #24]	@ (8002768 <HAL_RCC_OscConfig+0x8ac>)
 800274e:	4313      	orrs	r3, r2
 8002750:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002752:	4b05      	ldr	r3, [pc, #20]	@ (8002768 <HAL_RCC_OscConfig+0x8ac>)
 8002754:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002756:	4a04      	ldr	r2, [pc, #16]	@ (8002768 <HAL_RCC_OscConfig+0x8ac>)
 8002758:	f043 0301 	orr.w	r3, r3, #1
 800275c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800275e:	2300      	movs	r3, #0
}
 8002760:	4618      	mov	r0, r3
 8002762:	3730      	adds	r7, #48	@ 0x30
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}
 8002768:	58024400 	.word	0x58024400
 800276c:	ffff0007 	.word	0xffff0007

08002770 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b086      	sub	sp, #24
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
 8002778:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d101      	bne.n	8002784 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	e19c      	b.n	8002abe <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002784:	4b8a      	ldr	r3, [pc, #552]	@ (80029b0 <HAL_RCC_ClockConfig+0x240>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f003 030f 	and.w	r3, r3, #15
 800278c:	683a      	ldr	r2, [r7, #0]
 800278e:	429a      	cmp	r2, r3
 8002790:	d910      	bls.n	80027b4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002792:	4b87      	ldr	r3, [pc, #540]	@ (80029b0 <HAL_RCC_ClockConfig+0x240>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f023 020f 	bic.w	r2, r3, #15
 800279a:	4985      	ldr	r1, [pc, #532]	@ (80029b0 <HAL_RCC_ClockConfig+0x240>)
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	4313      	orrs	r3, r2
 80027a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027a2:	4b83      	ldr	r3, [pc, #524]	@ (80029b0 <HAL_RCC_ClockConfig+0x240>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f003 030f 	and.w	r3, r3, #15
 80027aa:	683a      	ldr	r2, [r7, #0]
 80027ac:	429a      	cmp	r2, r3
 80027ae:	d001      	beq.n	80027b4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80027b0:	2301      	movs	r3, #1
 80027b2:	e184      	b.n	8002abe <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f003 0304 	and.w	r3, r3, #4
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d010      	beq.n	80027e2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	691a      	ldr	r2, [r3, #16]
 80027c4:	4b7b      	ldr	r3, [pc, #492]	@ (80029b4 <HAL_RCC_ClockConfig+0x244>)
 80027c6:	699b      	ldr	r3, [r3, #24]
 80027c8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80027cc:	429a      	cmp	r2, r3
 80027ce:	d908      	bls.n	80027e2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80027d0:	4b78      	ldr	r3, [pc, #480]	@ (80029b4 <HAL_RCC_ClockConfig+0x244>)
 80027d2:	699b      	ldr	r3, [r3, #24]
 80027d4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	691b      	ldr	r3, [r3, #16]
 80027dc:	4975      	ldr	r1, [pc, #468]	@ (80029b4 <HAL_RCC_ClockConfig+0x244>)
 80027de:	4313      	orrs	r3, r2
 80027e0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f003 0308 	and.w	r3, r3, #8
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d010      	beq.n	8002810 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	695a      	ldr	r2, [r3, #20]
 80027f2:	4b70      	ldr	r3, [pc, #448]	@ (80029b4 <HAL_RCC_ClockConfig+0x244>)
 80027f4:	69db      	ldr	r3, [r3, #28]
 80027f6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80027fa:	429a      	cmp	r2, r3
 80027fc:	d908      	bls.n	8002810 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80027fe:	4b6d      	ldr	r3, [pc, #436]	@ (80029b4 <HAL_RCC_ClockConfig+0x244>)
 8002800:	69db      	ldr	r3, [r3, #28]
 8002802:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	695b      	ldr	r3, [r3, #20]
 800280a:	496a      	ldr	r1, [pc, #424]	@ (80029b4 <HAL_RCC_ClockConfig+0x244>)
 800280c:	4313      	orrs	r3, r2
 800280e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f003 0310 	and.w	r3, r3, #16
 8002818:	2b00      	cmp	r3, #0
 800281a:	d010      	beq.n	800283e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	699a      	ldr	r2, [r3, #24]
 8002820:	4b64      	ldr	r3, [pc, #400]	@ (80029b4 <HAL_RCC_ClockConfig+0x244>)
 8002822:	69db      	ldr	r3, [r3, #28]
 8002824:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002828:	429a      	cmp	r2, r3
 800282a:	d908      	bls.n	800283e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800282c:	4b61      	ldr	r3, [pc, #388]	@ (80029b4 <HAL_RCC_ClockConfig+0x244>)
 800282e:	69db      	ldr	r3, [r3, #28]
 8002830:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	699b      	ldr	r3, [r3, #24]
 8002838:	495e      	ldr	r1, [pc, #376]	@ (80029b4 <HAL_RCC_ClockConfig+0x244>)
 800283a:	4313      	orrs	r3, r2
 800283c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f003 0320 	and.w	r3, r3, #32
 8002846:	2b00      	cmp	r3, #0
 8002848:	d010      	beq.n	800286c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	69da      	ldr	r2, [r3, #28]
 800284e:	4b59      	ldr	r3, [pc, #356]	@ (80029b4 <HAL_RCC_ClockConfig+0x244>)
 8002850:	6a1b      	ldr	r3, [r3, #32]
 8002852:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002856:	429a      	cmp	r2, r3
 8002858:	d908      	bls.n	800286c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800285a:	4b56      	ldr	r3, [pc, #344]	@ (80029b4 <HAL_RCC_ClockConfig+0x244>)
 800285c:	6a1b      	ldr	r3, [r3, #32]
 800285e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	69db      	ldr	r3, [r3, #28]
 8002866:	4953      	ldr	r1, [pc, #332]	@ (80029b4 <HAL_RCC_ClockConfig+0x244>)
 8002868:	4313      	orrs	r3, r2
 800286a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f003 0302 	and.w	r3, r3, #2
 8002874:	2b00      	cmp	r3, #0
 8002876:	d010      	beq.n	800289a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	68da      	ldr	r2, [r3, #12]
 800287c:	4b4d      	ldr	r3, [pc, #308]	@ (80029b4 <HAL_RCC_ClockConfig+0x244>)
 800287e:	699b      	ldr	r3, [r3, #24]
 8002880:	f003 030f 	and.w	r3, r3, #15
 8002884:	429a      	cmp	r2, r3
 8002886:	d908      	bls.n	800289a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002888:	4b4a      	ldr	r3, [pc, #296]	@ (80029b4 <HAL_RCC_ClockConfig+0x244>)
 800288a:	699b      	ldr	r3, [r3, #24]
 800288c:	f023 020f 	bic.w	r2, r3, #15
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	68db      	ldr	r3, [r3, #12]
 8002894:	4947      	ldr	r1, [pc, #284]	@ (80029b4 <HAL_RCC_ClockConfig+0x244>)
 8002896:	4313      	orrs	r3, r2
 8002898:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f003 0301 	and.w	r3, r3, #1
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d055      	beq.n	8002952 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80028a6:	4b43      	ldr	r3, [pc, #268]	@ (80029b4 <HAL_RCC_ClockConfig+0x244>)
 80028a8:	699b      	ldr	r3, [r3, #24]
 80028aa:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	4940      	ldr	r1, [pc, #256]	@ (80029b4 <HAL_RCC_ClockConfig+0x244>)
 80028b4:	4313      	orrs	r3, r2
 80028b6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	2b02      	cmp	r3, #2
 80028be:	d107      	bne.n	80028d0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80028c0:	4b3c      	ldr	r3, [pc, #240]	@ (80029b4 <HAL_RCC_ClockConfig+0x244>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d121      	bne.n	8002910 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80028cc:	2301      	movs	r3, #1
 80028ce:	e0f6      	b.n	8002abe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	2b03      	cmp	r3, #3
 80028d6:	d107      	bne.n	80028e8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80028d8:	4b36      	ldr	r3, [pc, #216]	@ (80029b4 <HAL_RCC_ClockConfig+0x244>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d115      	bne.n	8002910 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80028e4:	2301      	movs	r3, #1
 80028e6:	e0ea      	b.n	8002abe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	2b01      	cmp	r3, #1
 80028ee:	d107      	bne.n	8002900 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80028f0:	4b30      	ldr	r3, [pc, #192]	@ (80029b4 <HAL_RCC_ClockConfig+0x244>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d109      	bne.n	8002910 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80028fc:	2301      	movs	r3, #1
 80028fe:	e0de      	b.n	8002abe <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002900:	4b2c      	ldr	r3, [pc, #176]	@ (80029b4 <HAL_RCC_ClockConfig+0x244>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f003 0304 	and.w	r3, r3, #4
 8002908:	2b00      	cmp	r3, #0
 800290a:	d101      	bne.n	8002910 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800290c:	2301      	movs	r3, #1
 800290e:	e0d6      	b.n	8002abe <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002910:	4b28      	ldr	r3, [pc, #160]	@ (80029b4 <HAL_RCC_ClockConfig+0x244>)
 8002912:	691b      	ldr	r3, [r3, #16]
 8002914:	f023 0207 	bic.w	r2, r3, #7
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	4925      	ldr	r1, [pc, #148]	@ (80029b4 <HAL_RCC_ClockConfig+0x244>)
 800291e:	4313      	orrs	r3, r2
 8002920:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002922:	f7fe fd9b 	bl	800145c <HAL_GetTick>
 8002926:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002928:	e00a      	b.n	8002940 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800292a:	f7fe fd97 	bl	800145c <HAL_GetTick>
 800292e:	4602      	mov	r2, r0
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	1ad3      	subs	r3, r2, r3
 8002934:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002938:	4293      	cmp	r3, r2
 800293a:	d901      	bls.n	8002940 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800293c:	2303      	movs	r3, #3
 800293e:	e0be      	b.n	8002abe <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002940:	4b1c      	ldr	r3, [pc, #112]	@ (80029b4 <HAL_RCC_ClockConfig+0x244>)
 8002942:	691b      	ldr	r3, [r3, #16]
 8002944:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	00db      	lsls	r3, r3, #3
 800294e:	429a      	cmp	r2, r3
 8002950:	d1eb      	bne.n	800292a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f003 0302 	and.w	r3, r3, #2
 800295a:	2b00      	cmp	r3, #0
 800295c:	d010      	beq.n	8002980 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	68da      	ldr	r2, [r3, #12]
 8002962:	4b14      	ldr	r3, [pc, #80]	@ (80029b4 <HAL_RCC_ClockConfig+0x244>)
 8002964:	699b      	ldr	r3, [r3, #24]
 8002966:	f003 030f 	and.w	r3, r3, #15
 800296a:	429a      	cmp	r2, r3
 800296c:	d208      	bcs.n	8002980 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800296e:	4b11      	ldr	r3, [pc, #68]	@ (80029b4 <HAL_RCC_ClockConfig+0x244>)
 8002970:	699b      	ldr	r3, [r3, #24]
 8002972:	f023 020f 	bic.w	r2, r3, #15
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	68db      	ldr	r3, [r3, #12]
 800297a:	490e      	ldr	r1, [pc, #56]	@ (80029b4 <HAL_RCC_ClockConfig+0x244>)
 800297c:	4313      	orrs	r3, r2
 800297e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002980:	4b0b      	ldr	r3, [pc, #44]	@ (80029b0 <HAL_RCC_ClockConfig+0x240>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f003 030f 	and.w	r3, r3, #15
 8002988:	683a      	ldr	r2, [r7, #0]
 800298a:	429a      	cmp	r2, r3
 800298c:	d214      	bcs.n	80029b8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800298e:	4b08      	ldr	r3, [pc, #32]	@ (80029b0 <HAL_RCC_ClockConfig+0x240>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f023 020f 	bic.w	r2, r3, #15
 8002996:	4906      	ldr	r1, [pc, #24]	@ (80029b0 <HAL_RCC_ClockConfig+0x240>)
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	4313      	orrs	r3, r2
 800299c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800299e:	4b04      	ldr	r3, [pc, #16]	@ (80029b0 <HAL_RCC_ClockConfig+0x240>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f003 030f 	and.w	r3, r3, #15
 80029a6:	683a      	ldr	r2, [r7, #0]
 80029a8:	429a      	cmp	r2, r3
 80029aa:	d005      	beq.n	80029b8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80029ac:	2301      	movs	r3, #1
 80029ae:	e086      	b.n	8002abe <HAL_RCC_ClockConfig+0x34e>
 80029b0:	52002000 	.word	0x52002000
 80029b4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f003 0304 	and.w	r3, r3, #4
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d010      	beq.n	80029e6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	691a      	ldr	r2, [r3, #16]
 80029c8:	4b3f      	ldr	r3, [pc, #252]	@ (8002ac8 <HAL_RCC_ClockConfig+0x358>)
 80029ca:	699b      	ldr	r3, [r3, #24]
 80029cc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80029d0:	429a      	cmp	r2, r3
 80029d2:	d208      	bcs.n	80029e6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80029d4:	4b3c      	ldr	r3, [pc, #240]	@ (8002ac8 <HAL_RCC_ClockConfig+0x358>)
 80029d6:	699b      	ldr	r3, [r3, #24]
 80029d8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	691b      	ldr	r3, [r3, #16]
 80029e0:	4939      	ldr	r1, [pc, #228]	@ (8002ac8 <HAL_RCC_ClockConfig+0x358>)
 80029e2:	4313      	orrs	r3, r2
 80029e4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 0308 	and.w	r3, r3, #8
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d010      	beq.n	8002a14 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	695a      	ldr	r2, [r3, #20]
 80029f6:	4b34      	ldr	r3, [pc, #208]	@ (8002ac8 <HAL_RCC_ClockConfig+0x358>)
 80029f8:	69db      	ldr	r3, [r3, #28]
 80029fa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80029fe:	429a      	cmp	r2, r3
 8002a00:	d208      	bcs.n	8002a14 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002a02:	4b31      	ldr	r3, [pc, #196]	@ (8002ac8 <HAL_RCC_ClockConfig+0x358>)
 8002a04:	69db      	ldr	r3, [r3, #28]
 8002a06:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	695b      	ldr	r3, [r3, #20]
 8002a0e:	492e      	ldr	r1, [pc, #184]	@ (8002ac8 <HAL_RCC_ClockConfig+0x358>)
 8002a10:	4313      	orrs	r3, r2
 8002a12:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f003 0310 	and.w	r3, r3, #16
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d010      	beq.n	8002a42 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	699a      	ldr	r2, [r3, #24]
 8002a24:	4b28      	ldr	r3, [pc, #160]	@ (8002ac8 <HAL_RCC_ClockConfig+0x358>)
 8002a26:	69db      	ldr	r3, [r3, #28]
 8002a28:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	d208      	bcs.n	8002a42 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002a30:	4b25      	ldr	r3, [pc, #148]	@ (8002ac8 <HAL_RCC_ClockConfig+0x358>)
 8002a32:	69db      	ldr	r3, [r3, #28]
 8002a34:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	699b      	ldr	r3, [r3, #24]
 8002a3c:	4922      	ldr	r1, [pc, #136]	@ (8002ac8 <HAL_RCC_ClockConfig+0x358>)
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f003 0320 	and.w	r3, r3, #32
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d010      	beq.n	8002a70 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	69da      	ldr	r2, [r3, #28]
 8002a52:	4b1d      	ldr	r3, [pc, #116]	@ (8002ac8 <HAL_RCC_ClockConfig+0x358>)
 8002a54:	6a1b      	ldr	r3, [r3, #32]
 8002a56:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002a5a:	429a      	cmp	r2, r3
 8002a5c:	d208      	bcs.n	8002a70 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002a5e:	4b1a      	ldr	r3, [pc, #104]	@ (8002ac8 <HAL_RCC_ClockConfig+0x358>)
 8002a60:	6a1b      	ldr	r3, [r3, #32]
 8002a62:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	69db      	ldr	r3, [r3, #28]
 8002a6a:	4917      	ldr	r1, [pc, #92]	@ (8002ac8 <HAL_RCC_ClockConfig+0x358>)
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002a70:	f000 f834 	bl	8002adc <HAL_RCC_GetSysClockFreq>
 8002a74:	4602      	mov	r2, r0
 8002a76:	4b14      	ldr	r3, [pc, #80]	@ (8002ac8 <HAL_RCC_ClockConfig+0x358>)
 8002a78:	699b      	ldr	r3, [r3, #24]
 8002a7a:	0a1b      	lsrs	r3, r3, #8
 8002a7c:	f003 030f 	and.w	r3, r3, #15
 8002a80:	4912      	ldr	r1, [pc, #72]	@ (8002acc <HAL_RCC_ClockConfig+0x35c>)
 8002a82:	5ccb      	ldrb	r3, [r1, r3]
 8002a84:	f003 031f 	and.w	r3, r3, #31
 8002a88:	fa22 f303 	lsr.w	r3, r2, r3
 8002a8c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002a8e:	4b0e      	ldr	r3, [pc, #56]	@ (8002ac8 <HAL_RCC_ClockConfig+0x358>)
 8002a90:	699b      	ldr	r3, [r3, #24]
 8002a92:	f003 030f 	and.w	r3, r3, #15
 8002a96:	4a0d      	ldr	r2, [pc, #52]	@ (8002acc <HAL_RCC_ClockConfig+0x35c>)
 8002a98:	5cd3      	ldrb	r3, [r2, r3]
 8002a9a:	f003 031f 	and.w	r3, r3, #31
 8002a9e:	693a      	ldr	r2, [r7, #16]
 8002aa0:	fa22 f303 	lsr.w	r3, r2, r3
 8002aa4:	4a0a      	ldr	r2, [pc, #40]	@ (8002ad0 <HAL_RCC_ClockConfig+0x360>)
 8002aa6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002aa8:	4a0a      	ldr	r2, [pc, #40]	@ (8002ad4 <HAL_RCC_ClockConfig+0x364>)
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002aae:	4b0a      	ldr	r3, [pc, #40]	@ (8002ad8 <HAL_RCC_ClockConfig+0x368>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f7fe fc88 	bl	80013c8 <HAL_InitTick>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002abc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	3718      	adds	r7, #24
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}
 8002ac6:	bf00      	nop
 8002ac8:	58024400 	.word	0x58024400
 8002acc:	080067ec 	.word	0x080067ec
 8002ad0:	24000004 	.word	0x24000004
 8002ad4:	24000000 	.word	0x24000000
 8002ad8:	24000024 	.word	0x24000024

08002adc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b089      	sub	sp, #36	@ 0x24
 8002ae0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ae2:	4bb3      	ldr	r3, [pc, #716]	@ (8002db0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ae4:	691b      	ldr	r3, [r3, #16]
 8002ae6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002aea:	2b18      	cmp	r3, #24
 8002aec:	f200 8155 	bhi.w	8002d9a <HAL_RCC_GetSysClockFreq+0x2be>
 8002af0:	a201      	add	r2, pc, #4	@ (adr r2, 8002af8 <HAL_RCC_GetSysClockFreq+0x1c>)
 8002af2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002af6:	bf00      	nop
 8002af8:	08002b5d 	.word	0x08002b5d
 8002afc:	08002d9b 	.word	0x08002d9b
 8002b00:	08002d9b 	.word	0x08002d9b
 8002b04:	08002d9b 	.word	0x08002d9b
 8002b08:	08002d9b 	.word	0x08002d9b
 8002b0c:	08002d9b 	.word	0x08002d9b
 8002b10:	08002d9b 	.word	0x08002d9b
 8002b14:	08002d9b 	.word	0x08002d9b
 8002b18:	08002b83 	.word	0x08002b83
 8002b1c:	08002d9b 	.word	0x08002d9b
 8002b20:	08002d9b 	.word	0x08002d9b
 8002b24:	08002d9b 	.word	0x08002d9b
 8002b28:	08002d9b 	.word	0x08002d9b
 8002b2c:	08002d9b 	.word	0x08002d9b
 8002b30:	08002d9b 	.word	0x08002d9b
 8002b34:	08002d9b 	.word	0x08002d9b
 8002b38:	08002b89 	.word	0x08002b89
 8002b3c:	08002d9b 	.word	0x08002d9b
 8002b40:	08002d9b 	.word	0x08002d9b
 8002b44:	08002d9b 	.word	0x08002d9b
 8002b48:	08002d9b 	.word	0x08002d9b
 8002b4c:	08002d9b 	.word	0x08002d9b
 8002b50:	08002d9b 	.word	0x08002d9b
 8002b54:	08002d9b 	.word	0x08002d9b
 8002b58:	08002b8f 	.word	0x08002b8f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002b5c:	4b94      	ldr	r3, [pc, #592]	@ (8002db0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f003 0320 	and.w	r3, r3, #32
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d009      	beq.n	8002b7c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002b68:	4b91      	ldr	r3, [pc, #580]	@ (8002db0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	08db      	lsrs	r3, r3, #3
 8002b6e:	f003 0303 	and.w	r3, r3, #3
 8002b72:	4a90      	ldr	r2, [pc, #576]	@ (8002db4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002b74:	fa22 f303 	lsr.w	r3, r2, r3
 8002b78:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8002b7a:	e111      	b.n	8002da0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002b7c:	4b8d      	ldr	r3, [pc, #564]	@ (8002db4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002b7e:	61bb      	str	r3, [r7, #24]
      break;
 8002b80:	e10e      	b.n	8002da0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002b82:	4b8d      	ldr	r3, [pc, #564]	@ (8002db8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002b84:	61bb      	str	r3, [r7, #24]
      break;
 8002b86:	e10b      	b.n	8002da0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002b88:	4b8c      	ldr	r3, [pc, #560]	@ (8002dbc <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002b8a:	61bb      	str	r3, [r7, #24]
      break;
 8002b8c:	e108      	b.n	8002da0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002b8e:	4b88      	ldr	r3, [pc, #544]	@ (8002db0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002b90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b92:	f003 0303 	and.w	r3, r3, #3
 8002b96:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002b98:	4b85      	ldr	r3, [pc, #532]	@ (8002db0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002b9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b9c:	091b      	lsrs	r3, r3, #4
 8002b9e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002ba2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002ba4:	4b82      	ldr	r3, [pc, #520]	@ (8002db0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ba6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ba8:	f003 0301 	and.w	r3, r3, #1
 8002bac:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002bae:	4b80      	ldr	r3, [pc, #512]	@ (8002db0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002bb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bb2:	08db      	lsrs	r3, r3, #3
 8002bb4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002bb8:	68fa      	ldr	r2, [r7, #12]
 8002bba:	fb02 f303 	mul.w	r3, r2, r3
 8002bbe:	ee07 3a90 	vmov	s15, r3
 8002bc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bc6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	f000 80e1 	beq.w	8002d94 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8002bd2:	697b      	ldr	r3, [r7, #20]
 8002bd4:	2b02      	cmp	r3, #2
 8002bd6:	f000 8083 	beq.w	8002ce0 <HAL_RCC_GetSysClockFreq+0x204>
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	2b02      	cmp	r3, #2
 8002bde:	f200 80a1 	bhi.w	8002d24 <HAL_RCC_GetSysClockFreq+0x248>
 8002be2:	697b      	ldr	r3, [r7, #20]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d003      	beq.n	8002bf0 <HAL_RCC_GetSysClockFreq+0x114>
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	2b01      	cmp	r3, #1
 8002bec:	d056      	beq.n	8002c9c <HAL_RCC_GetSysClockFreq+0x1c0>
 8002bee:	e099      	b.n	8002d24 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002bf0:	4b6f      	ldr	r3, [pc, #444]	@ (8002db0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f003 0320 	and.w	r3, r3, #32
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d02d      	beq.n	8002c58 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002bfc:	4b6c      	ldr	r3, [pc, #432]	@ (8002db0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	08db      	lsrs	r3, r3, #3
 8002c02:	f003 0303 	and.w	r3, r3, #3
 8002c06:	4a6b      	ldr	r2, [pc, #428]	@ (8002db4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002c08:	fa22 f303 	lsr.w	r3, r2, r3
 8002c0c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	ee07 3a90 	vmov	s15, r3
 8002c14:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002c18:	693b      	ldr	r3, [r7, #16]
 8002c1a:	ee07 3a90 	vmov	s15, r3
 8002c1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002c26:	4b62      	ldr	r3, [pc, #392]	@ (8002db0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c2e:	ee07 3a90 	vmov	s15, r3
 8002c32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002c36:	ed97 6a02 	vldr	s12, [r7, #8]
 8002c3a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8002dc0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002c3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002c42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002c46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002c4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002c4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c52:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8002c56:	e087      	b.n	8002d68 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002c58:	693b      	ldr	r3, [r7, #16]
 8002c5a:	ee07 3a90 	vmov	s15, r3
 8002c5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c62:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002dc4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8002c66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002c6a:	4b51      	ldr	r3, [pc, #324]	@ (8002db0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c72:	ee07 3a90 	vmov	s15, r3
 8002c76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002c7a:	ed97 6a02 	vldr	s12, [r7, #8]
 8002c7e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8002dc0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002c82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002c86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002c8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002c8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002c92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c96:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002c9a:	e065      	b.n	8002d68 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002c9c:	693b      	ldr	r3, [r7, #16]
 8002c9e:	ee07 3a90 	vmov	s15, r3
 8002ca2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ca6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8002dc8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002caa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002cae:	4b40      	ldr	r3, [pc, #256]	@ (8002db0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002cb6:	ee07 3a90 	vmov	s15, r3
 8002cba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002cbe:	ed97 6a02 	vldr	s12, [r7, #8]
 8002cc2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8002dc0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002cc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002cca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002cce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002cd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002cd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cda:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002cde:	e043      	b.n	8002d68 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002ce0:	693b      	ldr	r3, [r7, #16]
 8002ce2:	ee07 3a90 	vmov	s15, r3
 8002ce6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002cea:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002dcc <HAL_RCC_GetSysClockFreq+0x2f0>
 8002cee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002cf2:	4b2f      	ldr	r3, [pc, #188]	@ (8002db0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002cf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cf6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002cfa:	ee07 3a90 	vmov	s15, r3
 8002cfe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002d02:	ed97 6a02 	vldr	s12, [r7, #8]
 8002d06:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8002dc0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002d0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002d0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002d12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002d16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002d1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d1e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002d22:	e021      	b.n	8002d68 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002d24:	693b      	ldr	r3, [r7, #16]
 8002d26:	ee07 3a90 	vmov	s15, r3
 8002d2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d2e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002dc8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002d32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002d36:	4b1e      	ldr	r3, [pc, #120]	@ (8002db0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d3e:	ee07 3a90 	vmov	s15, r3
 8002d42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002d46:	ed97 6a02 	vldr	s12, [r7, #8]
 8002d4a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8002dc0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002d4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002d52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002d56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002d5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002d5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d62:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002d66:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002d68:	4b11      	ldr	r3, [pc, #68]	@ (8002db0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d6c:	0a5b      	lsrs	r3, r3, #9
 8002d6e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002d72:	3301      	adds	r3, #1
 8002d74:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	ee07 3a90 	vmov	s15, r3
 8002d7c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002d80:	edd7 6a07 	vldr	s13, [r7, #28]
 8002d84:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002d88:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d8c:	ee17 3a90 	vmov	r3, s15
 8002d90:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8002d92:	e005      	b.n	8002da0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002d94:	2300      	movs	r3, #0
 8002d96:	61bb      	str	r3, [r7, #24]
      break;
 8002d98:	e002      	b.n	8002da0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8002d9a:	4b07      	ldr	r3, [pc, #28]	@ (8002db8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002d9c:	61bb      	str	r3, [r7, #24]
      break;
 8002d9e:	bf00      	nop
  }

  return sysclockfreq;
 8002da0:	69bb      	ldr	r3, [r7, #24]
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	3724      	adds	r7, #36	@ 0x24
 8002da6:	46bd      	mov	sp, r7
 8002da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dac:	4770      	bx	lr
 8002dae:	bf00      	nop
 8002db0:	58024400 	.word	0x58024400
 8002db4:	03d09000 	.word	0x03d09000
 8002db8:	003d0900 	.word	0x003d0900
 8002dbc:	007a1200 	.word	0x007a1200
 8002dc0:	46000000 	.word	0x46000000
 8002dc4:	4c742400 	.word	0x4c742400
 8002dc8:	4a742400 	.word	0x4a742400
 8002dcc:	4af42400 	.word	0x4af42400

08002dd0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b082      	sub	sp, #8
 8002dd4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002dd6:	f7ff fe81 	bl	8002adc <HAL_RCC_GetSysClockFreq>
 8002dda:	4602      	mov	r2, r0
 8002ddc:	4b10      	ldr	r3, [pc, #64]	@ (8002e20 <HAL_RCC_GetHCLKFreq+0x50>)
 8002dde:	699b      	ldr	r3, [r3, #24]
 8002de0:	0a1b      	lsrs	r3, r3, #8
 8002de2:	f003 030f 	and.w	r3, r3, #15
 8002de6:	490f      	ldr	r1, [pc, #60]	@ (8002e24 <HAL_RCC_GetHCLKFreq+0x54>)
 8002de8:	5ccb      	ldrb	r3, [r1, r3]
 8002dea:	f003 031f 	and.w	r3, r3, #31
 8002dee:	fa22 f303 	lsr.w	r3, r2, r3
 8002df2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002df4:	4b0a      	ldr	r3, [pc, #40]	@ (8002e20 <HAL_RCC_GetHCLKFreq+0x50>)
 8002df6:	699b      	ldr	r3, [r3, #24]
 8002df8:	f003 030f 	and.w	r3, r3, #15
 8002dfc:	4a09      	ldr	r2, [pc, #36]	@ (8002e24 <HAL_RCC_GetHCLKFreq+0x54>)
 8002dfe:	5cd3      	ldrb	r3, [r2, r3]
 8002e00:	f003 031f 	and.w	r3, r3, #31
 8002e04:	687a      	ldr	r2, [r7, #4]
 8002e06:	fa22 f303 	lsr.w	r3, r2, r3
 8002e0a:	4a07      	ldr	r2, [pc, #28]	@ (8002e28 <HAL_RCC_GetHCLKFreq+0x58>)
 8002e0c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002e0e:	4a07      	ldr	r2, [pc, #28]	@ (8002e2c <HAL_RCC_GetHCLKFreq+0x5c>)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002e14:	4b04      	ldr	r3, [pc, #16]	@ (8002e28 <HAL_RCC_GetHCLKFreq+0x58>)
 8002e16:	681b      	ldr	r3, [r3, #0]
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	3708      	adds	r7, #8
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd80      	pop	{r7, pc}
 8002e20:	58024400 	.word	0x58024400
 8002e24:	080067ec 	.word	0x080067ec
 8002e28:	24000004 	.word	0x24000004
 8002e2c:	24000000 	.word	0x24000000

08002e30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8002e34:	f7ff ffcc 	bl	8002dd0 <HAL_RCC_GetHCLKFreq>
 8002e38:	4602      	mov	r2, r0
 8002e3a:	4b06      	ldr	r3, [pc, #24]	@ (8002e54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e3c:	69db      	ldr	r3, [r3, #28]
 8002e3e:	091b      	lsrs	r3, r3, #4
 8002e40:	f003 0307 	and.w	r3, r3, #7
 8002e44:	4904      	ldr	r1, [pc, #16]	@ (8002e58 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002e46:	5ccb      	ldrb	r3, [r1, r3]
 8002e48:	f003 031f 	and.w	r3, r3, #31
 8002e4c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8002e50:	4618      	mov	r0, r3
 8002e52:	bd80      	pop	{r7, pc}
 8002e54:	58024400 	.word	0x58024400
 8002e58:	080067ec 	.word	0x080067ec

08002e5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8002e60:	f7ff ffb6 	bl	8002dd0 <HAL_RCC_GetHCLKFreq>
 8002e64:	4602      	mov	r2, r0
 8002e66:	4b06      	ldr	r3, [pc, #24]	@ (8002e80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e68:	69db      	ldr	r3, [r3, #28]
 8002e6a:	0a1b      	lsrs	r3, r3, #8
 8002e6c:	f003 0307 	and.w	r3, r3, #7
 8002e70:	4904      	ldr	r1, [pc, #16]	@ (8002e84 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002e72:	5ccb      	ldrb	r3, [r1, r3]
 8002e74:	f003 031f 	and.w	r3, r3, #31
 8002e78:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	bd80      	pop	{r7, pc}
 8002e80:	58024400 	.word	0x58024400
 8002e84:	080067ec 	.word	0x080067ec

08002e88 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e8c:	b0ca      	sub	sp, #296	@ 0x128
 8002e8e:	af00      	add	r7, sp, #0
 8002e90:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002e94:	2300      	movs	r3, #0
 8002e96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002ea0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ea8:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8002eac:	2500      	movs	r5, #0
 8002eae:	ea54 0305 	orrs.w	r3, r4, r5
 8002eb2:	d049      	beq.n	8002f48 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8002eb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002eb8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002eba:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002ebe:	d02f      	beq.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8002ec0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002ec4:	d828      	bhi.n	8002f18 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002ec6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002eca:	d01a      	beq.n	8002f02 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002ecc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002ed0:	d822      	bhi.n	8002f18 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d003      	beq.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002ed6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002eda:	d007      	beq.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002edc:	e01c      	b.n	8002f18 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002ede:	4bb8      	ldr	r3, [pc, #736]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002ee0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ee2:	4ab7      	ldr	r2, [pc, #732]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002ee4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ee8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002eea:	e01a      	b.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002eec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ef0:	3308      	adds	r3, #8
 8002ef2:	2102      	movs	r1, #2
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f001 fc8f 	bl	8004818 <RCCEx_PLL2_Config>
 8002efa:	4603      	mov	r3, r0
 8002efc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002f00:	e00f      	b.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8002f02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f06:	3328      	adds	r3, #40	@ 0x28
 8002f08:	2102      	movs	r1, #2
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	f001 fd36 	bl	800497c <RCCEx_PLL3_Config>
 8002f10:	4603      	mov	r3, r0
 8002f12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002f16:	e004      	b.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002f1e:	e000      	b.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8002f20:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002f22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d10a      	bne.n	8002f40 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002f2a:	4ba5      	ldr	r3, [pc, #660]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002f2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f2e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8002f32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f36:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002f38:	4aa1      	ldr	r2, [pc, #644]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002f3a:	430b      	orrs	r3, r1
 8002f3c:	6513      	str	r3, [r2, #80]	@ 0x50
 8002f3e:	e003      	b.n	8002f48 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002f44:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002f48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f50:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8002f54:	f04f 0900 	mov.w	r9, #0
 8002f58:	ea58 0309 	orrs.w	r3, r8, r9
 8002f5c:	d047      	beq.n	8002fee <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8002f5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f64:	2b04      	cmp	r3, #4
 8002f66:	d82a      	bhi.n	8002fbe <HAL_RCCEx_PeriphCLKConfig+0x136>
 8002f68:	a201      	add	r2, pc, #4	@ (adr r2, 8002f70 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8002f6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f6e:	bf00      	nop
 8002f70:	08002f85 	.word	0x08002f85
 8002f74:	08002f93 	.word	0x08002f93
 8002f78:	08002fa9 	.word	0x08002fa9
 8002f7c:	08002fc7 	.word	0x08002fc7
 8002f80:	08002fc7 	.word	0x08002fc7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f84:	4b8e      	ldr	r3, [pc, #568]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002f86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f88:	4a8d      	ldr	r2, [pc, #564]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002f8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f8e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002f90:	e01a      	b.n	8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002f92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f96:	3308      	adds	r3, #8
 8002f98:	2100      	movs	r1, #0
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	f001 fc3c 	bl	8004818 <RCCEx_PLL2_Config>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002fa6:	e00f      	b.n	8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002fa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002fac:	3328      	adds	r3, #40	@ 0x28
 8002fae:	2100      	movs	r1, #0
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	f001 fce3 	bl	800497c <RCCEx_PLL3_Config>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002fbc:	e004      	b.n	8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002fc4:	e000      	b.n	8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8002fc6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002fc8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d10a      	bne.n	8002fe6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002fd0:	4b7b      	ldr	r3, [pc, #492]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002fd2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002fd4:	f023 0107 	bic.w	r1, r3, #7
 8002fd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002fdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fde:	4a78      	ldr	r2, [pc, #480]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002fe0:	430b      	orrs	r3, r1
 8002fe2:	6513      	str	r3, [r2, #80]	@ 0x50
 8002fe4:	e003      	b.n	8002fee <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fe6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002fea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8002fee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ff6:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8002ffa:	f04f 0b00 	mov.w	fp, #0
 8002ffe:	ea5a 030b 	orrs.w	r3, sl, fp
 8003002:	d04c      	beq.n	800309e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8003004:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003008:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800300a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800300e:	d030      	beq.n	8003072 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8003010:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003014:	d829      	bhi.n	800306a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003016:	2bc0      	cmp	r3, #192	@ 0xc0
 8003018:	d02d      	beq.n	8003076 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800301a:	2bc0      	cmp	r3, #192	@ 0xc0
 800301c:	d825      	bhi.n	800306a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800301e:	2b80      	cmp	r3, #128	@ 0x80
 8003020:	d018      	beq.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003022:	2b80      	cmp	r3, #128	@ 0x80
 8003024:	d821      	bhi.n	800306a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003026:	2b00      	cmp	r3, #0
 8003028:	d002      	beq.n	8003030 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800302a:	2b40      	cmp	r3, #64	@ 0x40
 800302c:	d007      	beq.n	800303e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800302e:	e01c      	b.n	800306a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003030:	4b63      	ldr	r3, [pc, #396]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003032:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003034:	4a62      	ldr	r2, [pc, #392]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003036:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800303a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800303c:	e01c      	b.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800303e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003042:	3308      	adds	r3, #8
 8003044:	2100      	movs	r1, #0
 8003046:	4618      	mov	r0, r3
 8003048:	f001 fbe6 	bl	8004818 <RCCEx_PLL2_Config>
 800304c:	4603      	mov	r3, r0
 800304e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003052:	e011      	b.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003054:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003058:	3328      	adds	r3, #40	@ 0x28
 800305a:	2100      	movs	r1, #0
 800305c:	4618      	mov	r0, r3
 800305e:	f001 fc8d 	bl	800497c <RCCEx_PLL3_Config>
 8003062:	4603      	mov	r3, r0
 8003064:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003068:	e006      	b.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800306a:	2301      	movs	r3, #1
 800306c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003070:	e002      	b.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003072:	bf00      	nop
 8003074:	e000      	b.n	8003078 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003076:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003078:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800307c:	2b00      	cmp	r3, #0
 800307e:	d10a      	bne.n	8003096 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003080:	4b4f      	ldr	r3, [pc, #316]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003082:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003084:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003088:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800308c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800308e:	4a4c      	ldr	r2, [pc, #304]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003090:	430b      	orrs	r3, r1
 8003092:	6513      	str	r3, [r2, #80]	@ 0x50
 8003094:	e003      	b.n	800309e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003096:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800309a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800309e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030a6:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80030aa:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80030ae:	2300      	movs	r3, #0
 80030b0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80030b4:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80030b8:	460b      	mov	r3, r1
 80030ba:	4313      	orrs	r3, r2
 80030bc:	d053      	beq.n	8003166 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80030be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030c2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80030c6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80030ca:	d035      	beq.n	8003138 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80030cc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80030d0:	d82e      	bhi.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80030d2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80030d6:	d031      	beq.n	800313c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80030d8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80030dc:	d828      	bhi.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80030de:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80030e2:	d01a      	beq.n	800311a <HAL_RCCEx_PeriphCLKConfig+0x292>
 80030e4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80030e8:	d822      	bhi.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d003      	beq.n	80030f6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80030ee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80030f2:	d007      	beq.n	8003104 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80030f4:	e01c      	b.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80030f6:	4b32      	ldr	r3, [pc, #200]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80030f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030fa:	4a31      	ldr	r2, [pc, #196]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80030fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003100:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003102:	e01c      	b.n	800313e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003104:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003108:	3308      	adds	r3, #8
 800310a:	2100      	movs	r1, #0
 800310c:	4618      	mov	r0, r3
 800310e:	f001 fb83 	bl	8004818 <RCCEx_PLL2_Config>
 8003112:	4603      	mov	r3, r0
 8003114:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003118:	e011      	b.n	800313e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800311a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800311e:	3328      	adds	r3, #40	@ 0x28
 8003120:	2100      	movs	r1, #0
 8003122:	4618      	mov	r0, r3
 8003124:	f001 fc2a 	bl	800497c <RCCEx_PLL3_Config>
 8003128:	4603      	mov	r3, r0
 800312a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800312e:	e006      	b.n	800313e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003130:	2301      	movs	r3, #1
 8003132:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003136:	e002      	b.n	800313e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003138:	bf00      	nop
 800313a:	e000      	b.n	800313e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800313c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800313e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003142:	2b00      	cmp	r3, #0
 8003144:	d10b      	bne.n	800315e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003146:	4b1e      	ldr	r3, [pc, #120]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003148:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800314a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800314e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003152:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003156:	4a1a      	ldr	r2, [pc, #104]	@ (80031c0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003158:	430b      	orrs	r3, r1
 800315a:	6593      	str	r3, [r2, #88]	@ 0x58
 800315c:	e003      	b.n	8003166 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800315e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003162:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003166:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800316a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800316e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003172:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003176:	2300      	movs	r3, #0
 8003178:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800317c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003180:	460b      	mov	r3, r1
 8003182:	4313      	orrs	r3, r2
 8003184:	d056      	beq.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003186:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800318a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800318e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003192:	d038      	beq.n	8003206 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003194:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003198:	d831      	bhi.n	80031fe <HAL_RCCEx_PeriphCLKConfig+0x376>
 800319a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800319e:	d034      	beq.n	800320a <HAL_RCCEx_PeriphCLKConfig+0x382>
 80031a0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80031a4:	d82b      	bhi.n	80031fe <HAL_RCCEx_PeriphCLKConfig+0x376>
 80031a6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80031aa:	d01d      	beq.n	80031e8 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80031ac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80031b0:	d825      	bhi.n	80031fe <HAL_RCCEx_PeriphCLKConfig+0x376>
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d006      	beq.n	80031c4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80031b6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80031ba:	d00a      	beq.n	80031d2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80031bc:	e01f      	b.n	80031fe <HAL_RCCEx_PeriphCLKConfig+0x376>
 80031be:	bf00      	nop
 80031c0:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80031c4:	4ba2      	ldr	r3, [pc, #648]	@ (8003450 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80031c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031c8:	4aa1      	ldr	r2, [pc, #644]	@ (8003450 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80031ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80031d0:	e01c      	b.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80031d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031d6:	3308      	adds	r3, #8
 80031d8:	2100      	movs	r1, #0
 80031da:	4618      	mov	r0, r3
 80031dc:	f001 fb1c 	bl	8004818 <RCCEx_PLL2_Config>
 80031e0:	4603      	mov	r3, r0
 80031e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80031e6:	e011      	b.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80031e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031ec:	3328      	adds	r3, #40	@ 0x28
 80031ee:	2100      	movs	r1, #0
 80031f0:	4618      	mov	r0, r3
 80031f2:	f001 fbc3 	bl	800497c <RCCEx_PLL3_Config>
 80031f6:	4603      	mov	r3, r0
 80031f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80031fc:	e006      	b.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003204:	e002      	b.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003206:	bf00      	nop
 8003208:	e000      	b.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800320a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800320c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003210:	2b00      	cmp	r3, #0
 8003212:	d10b      	bne.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003214:	4b8e      	ldr	r3, [pc, #568]	@ (8003450 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003216:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003218:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800321c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003220:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003224:	4a8a      	ldr	r2, [pc, #552]	@ (8003450 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003226:	430b      	orrs	r3, r1
 8003228:	6593      	str	r3, [r2, #88]	@ 0x58
 800322a:	e003      	b.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800322c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003230:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003234:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003238:	e9d3 2300 	ldrd	r2, r3, [r3]
 800323c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003240:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003244:	2300      	movs	r3, #0
 8003246:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800324a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800324e:	460b      	mov	r3, r1
 8003250:	4313      	orrs	r3, r2
 8003252:	d03a      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003254:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003258:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800325a:	2b30      	cmp	r3, #48	@ 0x30
 800325c:	d01f      	beq.n	800329e <HAL_RCCEx_PeriphCLKConfig+0x416>
 800325e:	2b30      	cmp	r3, #48	@ 0x30
 8003260:	d819      	bhi.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003262:	2b20      	cmp	r3, #32
 8003264:	d00c      	beq.n	8003280 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8003266:	2b20      	cmp	r3, #32
 8003268:	d815      	bhi.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800326a:	2b00      	cmp	r3, #0
 800326c:	d019      	beq.n	80032a2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800326e:	2b10      	cmp	r3, #16
 8003270:	d111      	bne.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003272:	4b77      	ldr	r3, [pc, #476]	@ (8003450 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003274:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003276:	4a76      	ldr	r2, [pc, #472]	@ (8003450 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003278:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800327c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800327e:	e011      	b.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003280:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003284:	3308      	adds	r3, #8
 8003286:	2102      	movs	r1, #2
 8003288:	4618      	mov	r0, r3
 800328a:	f001 fac5 	bl	8004818 <RCCEx_PLL2_Config>
 800328e:	4603      	mov	r3, r0
 8003290:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003294:	e006      	b.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800329c:	e002      	b.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800329e:	bf00      	nop
 80032a0:	e000      	b.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80032a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80032a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d10a      	bne.n	80032c2 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80032ac:	4b68      	ldr	r3, [pc, #416]	@ (8003450 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80032ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032b0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80032b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032ba:	4a65      	ldr	r2, [pc, #404]	@ (8003450 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80032bc:	430b      	orrs	r3, r1
 80032be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80032c0:	e003      	b.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80032c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80032ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032d2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80032d6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80032da:	2300      	movs	r3, #0
 80032dc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80032e0:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80032e4:	460b      	mov	r3, r1
 80032e6:	4313      	orrs	r3, r2
 80032e8:	d051      	beq.n	800338e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80032ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032f0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80032f4:	d035      	beq.n	8003362 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80032f6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80032fa:	d82e      	bhi.n	800335a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80032fc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003300:	d031      	beq.n	8003366 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8003302:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003306:	d828      	bhi.n	800335a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003308:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800330c:	d01a      	beq.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800330e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003312:	d822      	bhi.n	800335a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003314:	2b00      	cmp	r3, #0
 8003316:	d003      	beq.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8003318:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800331c:	d007      	beq.n	800332e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800331e:	e01c      	b.n	800335a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003320:	4b4b      	ldr	r3, [pc, #300]	@ (8003450 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003322:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003324:	4a4a      	ldr	r2, [pc, #296]	@ (8003450 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003326:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800332a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800332c:	e01c      	b.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800332e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003332:	3308      	adds	r3, #8
 8003334:	2100      	movs	r1, #0
 8003336:	4618      	mov	r0, r3
 8003338:	f001 fa6e 	bl	8004818 <RCCEx_PLL2_Config>
 800333c:	4603      	mov	r3, r0
 800333e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003342:	e011      	b.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003344:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003348:	3328      	adds	r3, #40	@ 0x28
 800334a:	2100      	movs	r1, #0
 800334c:	4618      	mov	r0, r3
 800334e:	f001 fb15 	bl	800497c <RCCEx_PLL3_Config>
 8003352:	4603      	mov	r3, r0
 8003354:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003358:	e006      	b.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003360:	e002      	b.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003362:	bf00      	nop
 8003364:	e000      	b.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003366:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003368:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800336c:	2b00      	cmp	r3, #0
 800336e:	d10a      	bne.n	8003386 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003370:	4b37      	ldr	r3, [pc, #220]	@ (8003450 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003372:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003374:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003378:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800337c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800337e:	4a34      	ldr	r2, [pc, #208]	@ (8003450 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003380:	430b      	orrs	r3, r1
 8003382:	6513      	str	r3, [r2, #80]	@ 0x50
 8003384:	e003      	b.n	800338e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003386:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800338a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800338e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003396:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800339a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800339e:	2300      	movs	r3, #0
 80033a0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80033a4:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80033a8:	460b      	mov	r3, r1
 80033aa:	4313      	orrs	r3, r2
 80033ac:	d056      	beq.n	800345c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80033ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80033b4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80033b8:	d033      	beq.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80033ba:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80033be:	d82c      	bhi.n	800341a <HAL_RCCEx_PeriphCLKConfig+0x592>
 80033c0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80033c4:	d02f      	beq.n	8003426 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80033c6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80033ca:	d826      	bhi.n	800341a <HAL_RCCEx_PeriphCLKConfig+0x592>
 80033cc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80033d0:	d02b      	beq.n	800342a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80033d2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80033d6:	d820      	bhi.n	800341a <HAL_RCCEx_PeriphCLKConfig+0x592>
 80033d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80033dc:	d012      	beq.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80033de:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80033e2:	d81a      	bhi.n	800341a <HAL_RCCEx_PeriphCLKConfig+0x592>
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d022      	beq.n	800342e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80033e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033ec:	d115      	bne.n	800341a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80033ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033f2:	3308      	adds	r3, #8
 80033f4:	2101      	movs	r1, #1
 80033f6:	4618      	mov	r0, r3
 80033f8:	f001 fa0e 	bl	8004818 <RCCEx_PLL2_Config>
 80033fc:	4603      	mov	r3, r0
 80033fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003402:	e015      	b.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003404:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003408:	3328      	adds	r3, #40	@ 0x28
 800340a:	2101      	movs	r1, #1
 800340c:	4618      	mov	r0, r3
 800340e:	f001 fab5 	bl	800497c <RCCEx_PLL3_Config>
 8003412:	4603      	mov	r3, r0
 8003414:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003418:	e00a      	b.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003420:	e006      	b.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003422:	bf00      	nop
 8003424:	e004      	b.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003426:	bf00      	nop
 8003428:	e002      	b.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800342a:	bf00      	nop
 800342c:	e000      	b.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800342e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003430:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003434:	2b00      	cmp	r3, #0
 8003436:	d10d      	bne.n	8003454 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003438:	4b05      	ldr	r3, [pc, #20]	@ (8003450 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800343a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800343c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003440:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003444:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003446:	4a02      	ldr	r2, [pc, #8]	@ (8003450 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003448:	430b      	orrs	r3, r1
 800344a:	6513      	str	r3, [r2, #80]	@ 0x50
 800344c:	e006      	b.n	800345c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800344e:	bf00      	nop
 8003450:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003454:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003458:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800345c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003464:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003468:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800346c:	2300      	movs	r3, #0
 800346e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003472:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003476:	460b      	mov	r3, r1
 8003478:	4313      	orrs	r3, r2
 800347a:	d055      	beq.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800347c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003480:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003484:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003488:	d033      	beq.n	80034f2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800348a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800348e:	d82c      	bhi.n	80034ea <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003490:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003494:	d02f      	beq.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8003496:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800349a:	d826      	bhi.n	80034ea <HAL_RCCEx_PeriphCLKConfig+0x662>
 800349c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80034a0:	d02b      	beq.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0x672>
 80034a2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80034a6:	d820      	bhi.n	80034ea <HAL_RCCEx_PeriphCLKConfig+0x662>
 80034a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80034ac:	d012      	beq.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80034ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80034b2:	d81a      	bhi.n	80034ea <HAL_RCCEx_PeriphCLKConfig+0x662>
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d022      	beq.n	80034fe <HAL_RCCEx_PeriphCLKConfig+0x676>
 80034b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80034bc:	d115      	bne.n	80034ea <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80034be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034c2:	3308      	adds	r3, #8
 80034c4:	2101      	movs	r1, #1
 80034c6:	4618      	mov	r0, r3
 80034c8:	f001 f9a6 	bl	8004818 <RCCEx_PLL2_Config>
 80034cc:	4603      	mov	r3, r0
 80034ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80034d2:	e015      	b.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80034d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034d8:	3328      	adds	r3, #40	@ 0x28
 80034da:	2101      	movs	r1, #1
 80034dc:	4618      	mov	r0, r3
 80034de:	f001 fa4d 	bl	800497c <RCCEx_PLL3_Config>
 80034e2:	4603      	mov	r3, r0
 80034e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80034e8:	e00a      	b.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80034ea:	2301      	movs	r3, #1
 80034ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80034f0:	e006      	b.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80034f2:	bf00      	nop
 80034f4:	e004      	b.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80034f6:	bf00      	nop
 80034f8:	e002      	b.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80034fa:	bf00      	nop
 80034fc:	e000      	b.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80034fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003500:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003504:	2b00      	cmp	r3, #0
 8003506:	d10b      	bne.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003508:	4ba3      	ldr	r3, [pc, #652]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800350a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800350c:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003510:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003514:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003518:	4a9f      	ldr	r2, [pc, #636]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800351a:	430b      	orrs	r3, r1
 800351c:	6593      	str	r3, [r2, #88]	@ 0x58
 800351e:	e003      	b.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003520:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003524:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003528:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800352c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003530:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003534:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003538:	2300      	movs	r3, #0
 800353a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800353e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003542:	460b      	mov	r3, r1
 8003544:	4313      	orrs	r3, r2
 8003546:	d037      	beq.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003548:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800354c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800354e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003552:	d00e      	beq.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8003554:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003558:	d816      	bhi.n	8003588 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800355a:	2b00      	cmp	r3, #0
 800355c:	d018      	beq.n	8003590 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800355e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003562:	d111      	bne.n	8003588 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003564:	4b8c      	ldr	r3, [pc, #560]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003566:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003568:	4a8b      	ldr	r2, [pc, #556]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800356a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800356e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003570:	e00f      	b.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003572:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003576:	3308      	adds	r3, #8
 8003578:	2101      	movs	r1, #1
 800357a:	4618      	mov	r0, r3
 800357c:	f001 f94c 	bl	8004818 <RCCEx_PLL2_Config>
 8003580:	4603      	mov	r3, r0
 8003582:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003586:	e004      	b.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003588:	2301      	movs	r3, #1
 800358a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800358e:	e000      	b.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003590:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003592:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003596:	2b00      	cmp	r3, #0
 8003598:	d10a      	bne.n	80035b0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800359a:	4b7f      	ldr	r3, [pc, #508]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800359c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800359e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80035a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035a8:	4a7b      	ldr	r2, [pc, #492]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80035aa:	430b      	orrs	r3, r1
 80035ac:	6513      	str	r3, [r2, #80]	@ 0x50
 80035ae:	e003      	b.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80035b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035c0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80035c4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80035c8:	2300      	movs	r3, #0
 80035ca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80035ce:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80035d2:	460b      	mov	r3, r1
 80035d4:	4313      	orrs	r3, r2
 80035d6:	d039      	beq.n	800364c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80035d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035de:	2b03      	cmp	r3, #3
 80035e0:	d81c      	bhi.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x794>
 80035e2:	a201      	add	r2, pc, #4	@ (adr r2, 80035e8 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80035e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035e8:	08003625 	.word	0x08003625
 80035ec:	080035f9 	.word	0x080035f9
 80035f0:	08003607 	.word	0x08003607
 80035f4:	08003625 	.word	0x08003625
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80035f8:	4b67      	ldr	r3, [pc, #412]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80035fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035fc:	4a66      	ldr	r2, [pc, #408]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80035fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003602:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003604:	e00f      	b.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003606:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800360a:	3308      	adds	r3, #8
 800360c:	2102      	movs	r1, #2
 800360e:	4618      	mov	r0, r3
 8003610:	f001 f902 	bl	8004818 <RCCEx_PLL2_Config>
 8003614:	4603      	mov	r3, r0
 8003616:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800361a:	e004      	b.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003622:	e000      	b.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003624:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003626:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800362a:	2b00      	cmp	r3, #0
 800362c:	d10a      	bne.n	8003644 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800362e:	4b5a      	ldr	r3, [pc, #360]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003630:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003632:	f023 0103 	bic.w	r1, r3, #3
 8003636:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800363a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800363c:	4a56      	ldr	r2, [pc, #344]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800363e:	430b      	orrs	r3, r1
 8003640:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003642:	e003      	b.n	800364c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003644:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003648:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800364c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003654:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003658:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800365c:	2300      	movs	r3, #0
 800365e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003662:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003666:	460b      	mov	r3, r1
 8003668:	4313      	orrs	r3, r2
 800366a:	f000 809f 	beq.w	80037ac <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800366e:	4b4b      	ldr	r3, [pc, #300]	@ (800379c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	4a4a      	ldr	r2, [pc, #296]	@ (800379c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003674:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003678:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800367a:	f7fd feef 	bl	800145c <HAL_GetTick>
 800367e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003682:	e00b      	b.n	800369c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003684:	f7fd feea 	bl	800145c <HAL_GetTick>
 8003688:	4602      	mov	r2, r0
 800368a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800368e:	1ad3      	subs	r3, r2, r3
 8003690:	2b64      	cmp	r3, #100	@ 0x64
 8003692:	d903      	bls.n	800369c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003694:	2303      	movs	r3, #3
 8003696:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800369a:	e005      	b.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800369c:	4b3f      	ldr	r3, [pc, #252]	@ (800379c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d0ed      	beq.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80036a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d179      	bne.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80036b0:	4b39      	ldr	r3, [pc, #228]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80036b2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80036b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036b8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80036bc:	4053      	eors	r3, r2
 80036be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d015      	beq.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80036c6:	4b34      	ldr	r3, [pc, #208]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80036c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80036ce:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80036d2:	4b31      	ldr	r3, [pc, #196]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80036d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036d6:	4a30      	ldr	r2, [pc, #192]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80036d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036dc:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80036de:	4b2e      	ldr	r3, [pc, #184]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80036e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036e2:	4a2d      	ldr	r2, [pc, #180]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80036e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036e8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80036ea:	4a2b      	ldr	r2, [pc, #172]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80036ec:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80036f0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80036f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036f6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80036fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036fe:	d118      	bne.n	8003732 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003700:	f7fd feac 	bl	800145c <HAL_GetTick>
 8003704:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003708:	e00d      	b.n	8003726 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800370a:	f7fd fea7 	bl	800145c <HAL_GetTick>
 800370e:	4602      	mov	r2, r0
 8003710:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003714:	1ad2      	subs	r2, r2, r3
 8003716:	f241 3388 	movw	r3, #5000	@ 0x1388
 800371a:	429a      	cmp	r2, r3
 800371c:	d903      	bls.n	8003726 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800371e:	2303      	movs	r3, #3
 8003720:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8003724:	e005      	b.n	8003732 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003726:	4b1c      	ldr	r3, [pc, #112]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003728:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800372a:	f003 0302 	and.w	r3, r3, #2
 800372e:	2b00      	cmp	r3, #0
 8003730:	d0eb      	beq.n	800370a <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8003732:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003736:	2b00      	cmp	r3, #0
 8003738:	d129      	bne.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800373a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800373e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003742:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003746:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800374a:	d10e      	bne.n	800376a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800374c:	4b12      	ldr	r3, [pc, #72]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800374e:	691b      	ldr	r3, [r3, #16]
 8003750:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003754:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003758:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800375c:	091a      	lsrs	r2, r3, #4
 800375e:	4b10      	ldr	r3, [pc, #64]	@ (80037a0 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003760:	4013      	ands	r3, r2
 8003762:	4a0d      	ldr	r2, [pc, #52]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003764:	430b      	orrs	r3, r1
 8003766:	6113      	str	r3, [r2, #16]
 8003768:	e005      	b.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800376a:	4b0b      	ldr	r3, [pc, #44]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800376c:	691b      	ldr	r3, [r3, #16]
 800376e:	4a0a      	ldr	r2, [pc, #40]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003770:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003774:	6113      	str	r3, [r2, #16]
 8003776:	4b08      	ldr	r3, [pc, #32]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003778:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800377a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800377e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003782:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003786:	4a04      	ldr	r2, [pc, #16]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003788:	430b      	orrs	r3, r1
 800378a:	6713      	str	r3, [r2, #112]	@ 0x70
 800378c:	e00e      	b.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800378e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003792:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8003796:	e009      	b.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003798:	58024400 	.word	0x58024400
 800379c:	58024800 	.word	0x58024800
 80037a0:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037a8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80037ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037b4:	f002 0301 	and.w	r3, r2, #1
 80037b8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80037bc:	2300      	movs	r3, #0
 80037be:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80037c2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80037c6:	460b      	mov	r3, r1
 80037c8:	4313      	orrs	r3, r2
 80037ca:	f000 8089 	beq.w	80038e0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80037ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037d2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80037d4:	2b28      	cmp	r3, #40	@ 0x28
 80037d6:	d86b      	bhi.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80037d8:	a201      	add	r2, pc, #4	@ (adr r2, 80037e0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80037da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037de:	bf00      	nop
 80037e0:	080038b9 	.word	0x080038b9
 80037e4:	080038b1 	.word	0x080038b1
 80037e8:	080038b1 	.word	0x080038b1
 80037ec:	080038b1 	.word	0x080038b1
 80037f0:	080038b1 	.word	0x080038b1
 80037f4:	080038b1 	.word	0x080038b1
 80037f8:	080038b1 	.word	0x080038b1
 80037fc:	080038b1 	.word	0x080038b1
 8003800:	08003885 	.word	0x08003885
 8003804:	080038b1 	.word	0x080038b1
 8003808:	080038b1 	.word	0x080038b1
 800380c:	080038b1 	.word	0x080038b1
 8003810:	080038b1 	.word	0x080038b1
 8003814:	080038b1 	.word	0x080038b1
 8003818:	080038b1 	.word	0x080038b1
 800381c:	080038b1 	.word	0x080038b1
 8003820:	0800389b 	.word	0x0800389b
 8003824:	080038b1 	.word	0x080038b1
 8003828:	080038b1 	.word	0x080038b1
 800382c:	080038b1 	.word	0x080038b1
 8003830:	080038b1 	.word	0x080038b1
 8003834:	080038b1 	.word	0x080038b1
 8003838:	080038b1 	.word	0x080038b1
 800383c:	080038b1 	.word	0x080038b1
 8003840:	080038b9 	.word	0x080038b9
 8003844:	080038b1 	.word	0x080038b1
 8003848:	080038b1 	.word	0x080038b1
 800384c:	080038b1 	.word	0x080038b1
 8003850:	080038b1 	.word	0x080038b1
 8003854:	080038b1 	.word	0x080038b1
 8003858:	080038b1 	.word	0x080038b1
 800385c:	080038b1 	.word	0x080038b1
 8003860:	080038b9 	.word	0x080038b9
 8003864:	080038b1 	.word	0x080038b1
 8003868:	080038b1 	.word	0x080038b1
 800386c:	080038b1 	.word	0x080038b1
 8003870:	080038b1 	.word	0x080038b1
 8003874:	080038b1 	.word	0x080038b1
 8003878:	080038b1 	.word	0x080038b1
 800387c:	080038b1 	.word	0x080038b1
 8003880:	080038b9 	.word	0x080038b9
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003884:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003888:	3308      	adds	r3, #8
 800388a:	2101      	movs	r1, #1
 800388c:	4618      	mov	r0, r3
 800388e:	f000 ffc3 	bl	8004818 <RCCEx_PLL2_Config>
 8003892:	4603      	mov	r3, r0
 8003894:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003898:	e00f      	b.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800389a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800389e:	3328      	adds	r3, #40	@ 0x28
 80038a0:	2101      	movs	r1, #1
 80038a2:	4618      	mov	r0, r3
 80038a4:	f001 f86a 	bl	800497c <RCCEx_PLL3_Config>
 80038a8:	4603      	mov	r3, r0
 80038aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80038ae:	e004      	b.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80038b0:	2301      	movs	r3, #1
 80038b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80038b6:	e000      	b.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80038b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d10a      	bne.n	80038d8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80038c2:	4bbf      	ldr	r3, [pc, #764]	@ (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80038c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038c6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80038ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038ce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80038d0:	4abb      	ldr	r2, [pc, #748]	@ (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80038d2:	430b      	orrs	r3, r1
 80038d4:	6553      	str	r3, [r2, #84]	@ 0x54
 80038d6:	e003      	b.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80038e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038e8:	f002 0302 	and.w	r3, r2, #2
 80038ec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80038f0:	2300      	movs	r3, #0
 80038f2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80038f6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80038fa:	460b      	mov	r3, r1
 80038fc:	4313      	orrs	r3, r2
 80038fe:	d041      	beq.n	8003984 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003900:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003904:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003906:	2b05      	cmp	r3, #5
 8003908:	d824      	bhi.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800390a:	a201      	add	r2, pc, #4	@ (adr r2, 8003910 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800390c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003910:	0800395d 	.word	0x0800395d
 8003914:	08003929 	.word	0x08003929
 8003918:	0800393f 	.word	0x0800393f
 800391c:	0800395d 	.word	0x0800395d
 8003920:	0800395d 	.word	0x0800395d
 8003924:	0800395d 	.word	0x0800395d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003928:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800392c:	3308      	adds	r3, #8
 800392e:	2101      	movs	r1, #1
 8003930:	4618      	mov	r0, r3
 8003932:	f000 ff71 	bl	8004818 <RCCEx_PLL2_Config>
 8003936:	4603      	mov	r3, r0
 8003938:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800393c:	e00f      	b.n	800395e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800393e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003942:	3328      	adds	r3, #40	@ 0x28
 8003944:	2101      	movs	r1, #1
 8003946:	4618      	mov	r0, r3
 8003948:	f001 f818 	bl	800497c <RCCEx_PLL3_Config>
 800394c:	4603      	mov	r3, r0
 800394e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003952:	e004      	b.n	800395e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003954:	2301      	movs	r3, #1
 8003956:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800395a:	e000      	b.n	800395e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800395c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800395e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003962:	2b00      	cmp	r3, #0
 8003964:	d10a      	bne.n	800397c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003966:	4b96      	ldr	r3, [pc, #600]	@ (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003968:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800396a:	f023 0107 	bic.w	r1, r3, #7
 800396e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003972:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003974:	4a92      	ldr	r2, [pc, #584]	@ (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003976:	430b      	orrs	r3, r1
 8003978:	6553      	str	r3, [r2, #84]	@ 0x54
 800397a:	e003      	b.n	8003984 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800397c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003980:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003984:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800398c:	f002 0304 	and.w	r3, r2, #4
 8003990:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003994:	2300      	movs	r3, #0
 8003996:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800399a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800399e:	460b      	mov	r3, r1
 80039a0:	4313      	orrs	r3, r2
 80039a2:	d044      	beq.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80039a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80039ac:	2b05      	cmp	r3, #5
 80039ae:	d825      	bhi.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80039b0:	a201      	add	r2, pc, #4	@ (adr r2, 80039b8 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80039b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039b6:	bf00      	nop
 80039b8:	08003a05 	.word	0x08003a05
 80039bc:	080039d1 	.word	0x080039d1
 80039c0:	080039e7 	.word	0x080039e7
 80039c4:	08003a05 	.word	0x08003a05
 80039c8:	08003a05 	.word	0x08003a05
 80039cc:	08003a05 	.word	0x08003a05
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80039d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039d4:	3308      	adds	r3, #8
 80039d6:	2101      	movs	r1, #1
 80039d8:	4618      	mov	r0, r3
 80039da:	f000 ff1d 	bl	8004818 <RCCEx_PLL2_Config>
 80039de:	4603      	mov	r3, r0
 80039e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80039e4:	e00f      	b.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80039e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039ea:	3328      	adds	r3, #40	@ 0x28
 80039ec:	2101      	movs	r1, #1
 80039ee:	4618      	mov	r0, r3
 80039f0:	f000 ffc4 	bl	800497c <RCCEx_PLL3_Config>
 80039f4:	4603      	mov	r3, r0
 80039f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80039fa:	e004      	b.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80039fc:	2301      	movs	r3, #1
 80039fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a02:	e000      	b.n	8003a06 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8003a04:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d10b      	bne.n	8003a26 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003a0e:	4b6c      	ldr	r3, [pc, #432]	@ (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003a10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a12:	f023 0107 	bic.w	r1, r3, #7
 8003a16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a1e:	4a68      	ldr	r2, [pc, #416]	@ (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003a20:	430b      	orrs	r3, r1
 8003a22:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a24:	e003      	b.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a2a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003a2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a36:	f002 0320 	and.w	r3, r2, #32
 8003a3a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003a3e:	2300      	movs	r3, #0
 8003a40:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003a44:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003a48:	460b      	mov	r3, r1
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	d055      	beq.n	8003afa <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003a4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a56:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a5a:	d033      	beq.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8003a5c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a60:	d82c      	bhi.n	8003abc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003a62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a66:	d02f      	beq.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8003a68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a6c:	d826      	bhi.n	8003abc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003a6e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003a72:	d02b      	beq.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8003a74:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003a78:	d820      	bhi.n	8003abc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003a7a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a7e:	d012      	beq.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8003a80:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003a84:	d81a      	bhi.n	8003abc <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d022      	beq.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8003a8a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003a8e:	d115      	bne.n	8003abc <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003a90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a94:	3308      	adds	r3, #8
 8003a96:	2100      	movs	r1, #0
 8003a98:	4618      	mov	r0, r3
 8003a9a:	f000 febd 	bl	8004818 <RCCEx_PLL2_Config>
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003aa4:	e015      	b.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003aa6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aaa:	3328      	adds	r3, #40	@ 0x28
 8003aac:	2102      	movs	r1, #2
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f000 ff64 	bl	800497c <RCCEx_PLL3_Config>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003aba:	e00a      	b.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003abc:	2301      	movs	r3, #1
 8003abe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ac2:	e006      	b.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003ac4:	bf00      	nop
 8003ac6:	e004      	b.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003ac8:	bf00      	nop
 8003aca:	e002      	b.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003acc:	bf00      	nop
 8003ace:	e000      	b.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003ad0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ad2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d10b      	bne.n	8003af2 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003ada:	4b39      	ldr	r3, [pc, #228]	@ (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003adc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ade:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003ae2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ae6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003aea:	4a35      	ldr	r2, [pc, #212]	@ (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003aec:	430b      	orrs	r3, r1
 8003aee:	6553      	str	r3, [r2, #84]	@ 0x54
 8003af0:	e003      	b.n	8003afa <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003af2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003af6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003afa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b02:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8003b06:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003b10:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003b14:	460b      	mov	r3, r1
 8003b16:	4313      	orrs	r3, r2
 8003b18:	d058      	beq.n	8003bcc <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003b1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b1e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003b22:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003b26:	d033      	beq.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8003b28:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003b2c:	d82c      	bhi.n	8003b88 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003b2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b32:	d02f      	beq.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8003b34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b38:	d826      	bhi.n	8003b88 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003b3a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003b3e:	d02b      	beq.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8003b40:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003b44:	d820      	bhi.n	8003b88 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003b46:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b4a:	d012      	beq.n	8003b72 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8003b4c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b50:	d81a      	bhi.n	8003b88 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d022      	beq.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8003b56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b5a:	d115      	bne.n	8003b88 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003b5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b60:	3308      	adds	r3, #8
 8003b62:	2100      	movs	r1, #0
 8003b64:	4618      	mov	r0, r3
 8003b66:	f000 fe57 	bl	8004818 <RCCEx_PLL2_Config>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003b70:	e015      	b.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003b72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b76:	3328      	adds	r3, #40	@ 0x28
 8003b78:	2102      	movs	r1, #2
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	f000 fefe 	bl	800497c <RCCEx_PLL3_Config>
 8003b80:	4603      	mov	r3, r0
 8003b82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003b86:	e00a      	b.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b88:	2301      	movs	r3, #1
 8003b8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b8e:	e006      	b.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003b90:	bf00      	nop
 8003b92:	e004      	b.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003b94:	bf00      	nop
 8003b96:	e002      	b.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003b98:	bf00      	nop
 8003b9a:	e000      	b.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003b9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b9e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d10e      	bne.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003ba6:	4b06      	ldr	r3, [pc, #24]	@ (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003ba8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003baa:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8003bae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bb2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003bb6:	4a02      	ldr	r2, [pc, #8]	@ (8003bc0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003bb8:	430b      	orrs	r3, r1
 8003bba:	6593      	str	r3, [r2, #88]	@ 0x58
 8003bbc:	e006      	b.n	8003bcc <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8003bbe:	bf00      	nop
 8003bc0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bc4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bc8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003bcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bd4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8003bd8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003bdc:	2300      	movs	r3, #0
 8003bde:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003be2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8003be6:	460b      	mov	r3, r1
 8003be8:	4313      	orrs	r3, r2
 8003bea:	d055      	beq.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003bec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bf0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003bf4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003bf8:	d033      	beq.n	8003c62 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8003bfa:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003bfe:	d82c      	bhi.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003c00:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c04:	d02f      	beq.n	8003c66 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8003c06:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c0a:	d826      	bhi.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003c0c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003c10:	d02b      	beq.n	8003c6a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8003c12:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003c16:	d820      	bhi.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003c18:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003c1c:	d012      	beq.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8003c1e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003c22:	d81a      	bhi.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d022      	beq.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8003c28:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c2c:	d115      	bne.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003c2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c32:	3308      	adds	r3, #8
 8003c34:	2100      	movs	r1, #0
 8003c36:	4618      	mov	r0, r3
 8003c38:	f000 fdee 	bl	8004818 <RCCEx_PLL2_Config>
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003c42:	e015      	b.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003c44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c48:	3328      	adds	r3, #40	@ 0x28
 8003c4a:	2102      	movs	r1, #2
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	f000 fe95 	bl	800497c <RCCEx_PLL3_Config>
 8003c52:	4603      	mov	r3, r0
 8003c54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003c58:	e00a      	b.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c60:	e006      	b.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003c62:	bf00      	nop
 8003c64:	e004      	b.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003c66:	bf00      	nop
 8003c68:	e002      	b.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003c6a:	bf00      	nop
 8003c6c:	e000      	b.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003c6e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c70:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d10b      	bne.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003c78:	4ba1      	ldr	r3, [pc, #644]	@ (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003c7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c7c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8003c80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c84:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003c88:	4a9d      	ldr	r2, [pc, #628]	@ (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003c8a:	430b      	orrs	r3, r1
 8003c8c:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c8e:	e003      	b.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c90:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c94:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003c98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ca0:	f002 0308 	and.w	r3, r2, #8
 8003ca4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003ca8:	2300      	movs	r3, #0
 8003caa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003cae:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8003cb2:	460b      	mov	r3, r1
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	d01e      	beq.n	8003cf6 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8003cb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cbc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003cc0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003cc4:	d10c      	bne.n	8003ce0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003cc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cca:	3328      	adds	r3, #40	@ 0x28
 8003ccc:	2102      	movs	r1, #2
 8003cce:	4618      	mov	r0, r3
 8003cd0:	f000 fe54 	bl	800497c <RCCEx_PLL3_Config>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d002      	beq.n	8003ce0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003ce0:	4b87      	ldr	r3, [pc, #540]	@ (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003ce2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ce4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003ce8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003cf0:	4a83      	ldr	r2, [pc, #524]	@ (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003cf2:	430b      	orrs	r3, r1
 8003cf4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003cf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cfe:	f002 0310 	and.w	r3, r2, #16
 8003d02:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003d06:	2300      	movs	r3, #0
 8003d08:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003d0c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8003d10:	460b      	mov	r3, r1
 8003d12:	4313      	orrs	r3, r2
 8003d14:	d01e      	beq.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8003d16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d1a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003d1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d22:	d10c      	bne.n	8003d3e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003d24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d28:	3328      	adds	r3, #40	@ 0x28
 8003d2a:	2102      	movs	r1, #2
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f000 fe25 	bl	800497c <RCCEx_PLL3_Config>
 8003d32:	4603      	mov	r3, r0
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d002      	beq.n	8003d3e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8003d38:	2301      	movs	r3, #1
 8003d3a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003d3e:	4b70      	ldr	r3, [pc, #448]	@ (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003d40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d42:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003d46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d4a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003d4e:	4a6c      	ldr	r2, [pc, #432]	@ (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003d50:	430b      	orrs	r3, r1
 8003d52:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003d54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d5c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8003d60:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003d64:	2300      	movs	r3, #0
 8003d66:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003d6a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003d6e:	460b      	mov	r3, r1
 8003d70:	4313      	orrs	r3, r2
 8003d72:	d03e      	beq.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8003d74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d78:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003d7c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003d80:	d022      	beq.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8003d82:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003d86:	d81b      	bhi.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d003      	beq.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8003d8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d90:	d00b      	beq.n	8003daa <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8003d92:	e015      	b.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003d94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d98:	3308      	adds	r3, #8
 8003d9a:	2100      	movs	r1, #0
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	f000 fd3b 	bl	8004818 <RCCEx_PLL2_Config>
 8003da2:	4603      	mov	r3, r0
 8003da4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003da8:	e00f      	b.n	8003dca <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003daa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dae:	3328      	adds	r3, #40	@ 0x28
 8003db0:	2102      	movs	r1, #2
 8003db2:	4618      	mov	r0, r3
 8003db4:	f000 fde2 	bl	800497c <RCCEx_PLL3_Config>
 8003db8:	4603      	mov	r3, r0
 8003dba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003dbe:	e004      	b.n	8003dca <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003dc6:	e000      	b.n	8003dca <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8003dc8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003dca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d10b      	bne.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003dd2:	4b4b      	ldr	r3, [pc, #300]	@ (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003dd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dd6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8003dda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dde:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003de2:	4a47      	ldr	r2, [pc, #284]	@ (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003de4:	430b      	orrs	r3, r1
 8003de6:	6593      	str	r3, [r2, #88]	@ 0x58
 8003de8:	e003      	b.n	8003df2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003dee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003df2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003df6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dfa:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8003dfe:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003e00:	2300      	movs	r3, #0
 8003e02:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003e04:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8003e08:	460b      	mov	r3, r1
 8003e0a:	4313      	orrs	r3, r2
 8003e0c:	d03b      	beq.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8003e0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e16:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003e1a:	d01f      	beq.n	8003e5c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8003e1c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003e20:	d818      	bhi.n	8003e54 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8003e22:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003e26:	d003      	beq.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8003e28:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003e2c:	d007      	beq.n	8003e3e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8003e2e:	e011      	b.n	8003e54 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e30:	4b33      	ldr	r3, [pc, #204]	@ (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003e32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e34:	4a32      	ldr	r2, [pc, #200]	@ (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003e36:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e3a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8003e3c:	e00f      	b.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003e3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e42:	3328      	adds	r3, #40	@ 0x28
 8003e44:	2101      	movs	r1, #1
 8003e46:	4618      	mov	r0, r3
 8003e48:	f000 fd98 	bl	800497c <RCCEx_PLL3_Config>
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8003e52:	e004      	b.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e54:	2301      	movs	r3, #1
 8003e56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e5a:	e000      	b.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8003e5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d10b      	bne.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003e66:	4b26      	ldr	r3, [pc, #152]	@ (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003e68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e6a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003e6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e76:	4a22      	ldr	r2, [pc, #136]	@ (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003e78:	430b      	orrs	r3, r1
 8003e7a:	6553      	str	r3, [r2, #84]	@ 0x54
 8003e7c:	e003      	b.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e82:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003e86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e8e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003e92:	673b      	str	r3, [r7, #112]	@ 0x70
 8003e94:	2300      	movs	r3, #0
 8003e96:	677b      	str	r3, [r7, #116]	@ 0x74
 8003e98:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003e9c:	460b      	mov	r3, r1
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	d034      	beq.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8003ea2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ea6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d003      	beq.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8003eac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003eb0:	d007      	beq.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8003eb2:	e011      	b.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003eb4:	4b12      	ldr	r3, [pc, #72]	@ (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eb8:	4a11      	ldr	r2, [pc, #68]	@ (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003eba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ebe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003ec0:	e00e      	b.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003ec2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ec6:	3308      	adds	r3, #8
 8003ec8:	2102      	movs	r1, #2
 8003eca:	4618      	mov	r0, r3
 8003ecc:	f000 fca4 	bl	8004818 <RCCEx_PLL2_Config>
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003ed6:	e003      	b.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8003ed8:	2301      	movs	r3, #1
 8003eda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ede:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ee0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d10d      	bne.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003ee8:	4b05      	ldr	r3, [pc, #20]	@ (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003eea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003eec:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003ef0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ef4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ef6:	4a02      	ldr	r2, [pc, #8]	@ (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003ef8:	430b      	orrs	r3, r1
 8003efa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003efc:	e006      	b.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8003efe:	bf00      	nop
 8003f00:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f08:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003f0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f14:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8003f18:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003f1e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003f22:	460b      	mov	r3, r1
 8003f24:	4313      	orrs	r3, r2
 8003f26:	d00c      	beq.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003f28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f2c:	3328      	adds	r3, #40	@ 0x28
 8003f2e:	2102      	movs	r1, #2
 8003f30:	4618      	mov	r0, r3
 8003f32:	f000 fd23 	bl	800497c <RCCEx_PLL3_Config>
 8003f36:	4603      	mov	r3, r0
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d002      	beq.n	8003f42 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003f42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f4a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003f4e:	663b      	str	r3, [r7, #96]	@ 0x60
 8003f50:	2300      	movs	r3, #0
 8003f52:	667b      	str	r3, [r7, #100]	@ 0x64
 8003f54:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003f58:	460b      	mov	r3, r1
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	d038      	beq.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8003f5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f66:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f6a:	d018      	beq.n	8003f9e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8003f6c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f70:	d811      	bhi.n	8003f96 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8003f72:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f76:	d014      	beq.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8003f78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f7c:	d80b      	bhi.n	8003f96 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d011      	beq.n	8003fa6 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8003f82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f86:	d106      	bne.n	8003f96 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f88:	4bc3      	ldr	r3, [pc, #780]	@ (8004298 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003f8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f8c:	4ac2      	ldr	r2, [pc, #776]	@ (8004298 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003f8e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f92:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8003f94:	e008      	b.n	8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f96:	2301      	movs	r3, #1
 8003f98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f9c:	e004      	b.n	8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003f9e:	bf00      	nop
 8003fa0:	e002      	b.n	8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003fa2:	bf00      	nop
 8003fa4:	e000      	b.n	8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003fa6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003fa8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d10b      	bne.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003fb0:	4bb9      	ldr	r3, [pc, #740]	@ (8004298 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003fb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fb4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003fb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fbc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003fc0:	4ab5      	ldr	r2, [pc, #724]	@ (8004298 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003fc2:	430b      	orrs	r3, r1
 8003fc4:	6553      	str	r3, [r2, #84]	@ 0x54
 8003fc6:	e003      	b.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fc8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fcc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003fd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fd8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8003fdc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003fde:	2300      	movs	r3, #0
 8003fe0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003fe2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003fe6:	460b      	mov	r3, r1
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	d009      	beq.n	8004000 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003fec:	4baa      	ldr	r3, [pc, #680]	@ (8004298 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003fee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ff0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8003ff4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ff8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ffa:	4aa7      	ldr	r2, [pc, #668]	@ (8004298 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003ffc:	430b      	orrs	r3, r1
 8003ffe:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004000:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004004:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004008:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800400c:	653b      	str	r3, [r7, #80]	@ 0x50
 800400e:	2300      	movs	r3, #0
 8004010:	657b      	str	r3, [r7, #84]	@ 0x54
 8004012:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004016:	460b      	mov	r3, r1
 8004018:	4313      	orrs	r3, r2
 800401a:	d00a      	beq.n	8004032 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800401c:	4b9e      	ldr	r3, [pc, #632]	@ (8004298 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800401e:	691b      	ldr	r3, [r3, #16]
 8004020:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8004024:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004028:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800402c:	4a9a      	ldr	r2, [pc, #616]	@ (8004298 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800402e:	430b      	orrs	r3, r1
 8004030:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004032:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800403a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800403e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004040:	2300      	movs	r3, #0
 8004042:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004044:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004048:	460b      	mov	r3, r1
 800404a:	4313      	orrs	r3, r2
 800404c:	d009      	beq.n	8004062 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800404e:	4b92      	ldr	r3, [pc, #584]	@ (8004298 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004050:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004052:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004056:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800405a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800405c:	4a8e      	ldr	r2, [pc, #568]	@ (8004298 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800405e:	430b      	orrs	r3, r1
 8004060:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004062:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800406a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800406e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004070:	2300      	movs	r3, #0
 8004072:	647b      	str	r3, [r7, #68]	@ 0x44
 8004074:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004078:	460b      	mov	r3, r1
 800407a:	4313      	orrs	r3, r2
 800407c:	d00e      	beq.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800407e:	4b86      	ldr	r3, [pc, #536]	@ (8004298 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004080:	691b      	ldr	r3, [r3, #16]
 8004082:	4a85      	ldr	r2, [pc, #532]	@ (8004298 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004084:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004088:	6113      	str	r3, [r2, #16]
 800408a:	4b83      	ldr	r3, [pc, #524]	@ (8004298 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800408c:	6919      	ldr	r1, [r3, #16]
 800408e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004092:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004096:	4a80      	ldr	r2, [pc, #512]	@ (8004298 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004098:	430b      	orrs	r3, r1
 800409a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800409c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040a4:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80040a8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80040aa:	2300      	movs	r3, #0
 80040ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80040ae:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80040b2:	460b      	mov	r3, r1
 80040b4:	4313      	orrs	r3, r2
 80040b6:	d009      	beq.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80040b8:	4b77      	ldr	r3, [pc, #476]	@ (8004298 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80040ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040bc:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80040c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040c6:	4a74      	ldr	r2, [pc, #464]	@ (8004298 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80040c8:	430b      	orrs	r3, r1
 80040ca:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80040cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040d4:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80040d8:	633b      	str	r3, [r7, #48]	@ 0x30
 80040da:	2300      	movs	r3, #0
 80040dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80040de:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80040e2:	460b      	mov	r3, r1
 80040e4:	4313      	orrs	r3, r2
 80040e6:	d00a      	beq.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80040e8:	4b6b      	ldr	r3, [pc, #428]	@ (8004298 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80040ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040ec:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80040f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80040f8:	4a67      	ldr	r2, [pc, #412]	@ (8004298 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80040fa:	430b      	orrs	r3, r1
 80040fc:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80040fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004106:	2100      	movs	r1, #0
 8004108:	62b9      	str	r1, [r7, #40]	@ 0x28
 800410a:	f003 0301 	and.w	r3, r3, #1
 800410e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004110:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004114:	460b      	mov	r3, r1
 8004116:	4313      	orrs	r3, r2
 8004118:	d011      	beq.n	800413e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800411a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800411e:	3308      	adds	r3, #8
 8004120:	2100      	movs	r1, #0
 8004122:	4618      	mov	r0, r3
 8004124:	f000 fb78 	bl	8004818 <RCCEx_PLL2_Config>
 8004128:	4603      	mov	r3, r0
 800412a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800412e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004132:	2b00      	cmp	r3, #0
 8004134:	d003      	beq.n	800413e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004136:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800413a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800413e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004142:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004146:	2100      	movs	r1, #0
 8004148:	6239      	str	r1, [r7, #32]
 800414a:	f003 0302 	and.w	r3, r3, #2
 800414e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004150:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004154:	460b      	mov	r3, r1
 8004156:	4313      	orrs	r3, r2
 8004158:	d011      	beq.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800415a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800415e:	3308      	adds	r3, #8
 8004160:	2101      	movs	r1, #1
 8004162:	4618      	mov	r0, r3
 8004164:	f000 fb58 	bl	8004818 <RCCEx_PLL2_Config>
 8004168:	4603      	mov	r3, r0
 800416a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800416e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004172:	2b00      	cmp	r3, #0
 8004174:	d003      	beq.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004176:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800417a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800417e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004186:	2100      	movs	r1, #0
 8004188:	61b9      	str	r1, [r7, #24]
 800418a:	f003 0304 	and.w	r3, r3, #4
 800418e:	61fb      	str	r3, [r7, #28]
 8004190:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004194:	460b      	mov	r3, r1
 8004196:	4313      	orrs	r3, r2
 8004198:	d011      	beq.n	80041be <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800419a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800419e:	3308      	adds	r3, #8
 80041a0:	2102      	movs	r1, #2
 80041a2:	4618      	mov	r0, r3
 80041a4:	f000 fb38 	bl	8004818 <RCCEx_PLL2_Config>
 80041a8:	4603      	mov	r3, r0
 80041aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80041ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d003      	beq.n	80041be <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80041be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041c6:	2100      	movs	r1, #0
 80041c8:	6139      	str	r1, [r7, #16]
 80041ca:	f003 0308 	and.w	r3, r3, #8
 80041ce:	617b      	str	r3, [r7, #20]
 80041d0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80041d4:	460b      	mov	r3, r1
 80041d6:	4313      	orrs	r3, r2
 80041d8:	d011      	beq.n	80041fe <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80041da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041de:	3328      	adds	r3, #40	@ 0x28
 80041e0:	2100      	movs	r1, #0
 80041e2:	4618      	mov	r0, r3
 80041e4:	f000 fbca 	bl	800497c <RCCEx_PLL3_Config>
 80041e8:	4603      	mov	r3, r0
 80041ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80041ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d003      	beq.n	80041fe <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041fa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80041fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004206:	2100      	movs	r1, #0
 8004208:	60b9      	str	r1, [r7, #8]
 800420a:	f003 0310 	and.w	r3, r3, #16
 800420e:	60fb      	str	r3, [r7, #12]
 8004210:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004214:	460b      	mov	r3, r1
 8004216:	4313      	orrs	r3, r2
 8004218:	d011      	beq.n	800423e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800421a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800421e:	3328      	adds	r3, #40	@ 0x28
 8004220:	2101      	movs	r1, #1
 8004222:	4618      	mov	r0, r3
 8004224:	f000 fbaa 	bl	800497c <RCCEx_PLL3_Config>
 8004228:	4603      	mov	r3, r0
 800422a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800422e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004232:	2b00      	cmp	r3, #0
 8004234:	d003      	beq.n	800423e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004236:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800423a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800423e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004246:	2100      	movs	r1, #0
 8004248:	6039      	str	r1, [r7, #0]
 800424a:	f003 0320 	and.w	r3, r3, #32
 800424e:	607b      	str	r3, [r7, #4]
 8004250:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004254:	460b      	mov	r3, r1
 8004256:	4313      	orrs	r3, r2
 8004258:	d011      	beq.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800425a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800425e:	3328      	adds	r3, #40	@ 0x28
 8004260:	2102      	movs	r1, #2
 8004262:	4618      	mov	r0, r3
 8004264:	f000 fb8a 	bl	800497c <RCCEx_PLL3_Config>
 8004268:	4603      	mov	r3, r0
 800426a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800426e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004272:	2b00      	cmp	r3, #0
 8004274:	d003      	beq.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004276:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800427a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800427e:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8004282:	2b00      	cmp	r3, #0
 8004284:	d101      	bne.n	800428a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8004286:	2300      	movs	r3, #0
 8004288:	e000      	b.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800428a:	2301      	movs	r3, #1
}
 800428c:	4618      	mov	r0, r3
 800428e:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8004292:	46bd      	mov	sp, r7
 8004294:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004298:	58024400 	.word	0x58024400

0800429c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80042a0:	f7fe fd96 	bl	8002dd0 <HAL_RCC_GetHCLKFreq>
 80042a4:	4602      	mov	r2, r0
 80042a6:	4b06      	ldr	r3, [pc, #24]	@ (80042c0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80042a8:	6a1b      	ldr	r3, [r3, #32]
 80042aa:	091b      	lsrs	r3, r3, #4
 80042ac:	f003 0307 	and.w	r3, r3, #7
 80042b0:	4904      	ldr	r1, [pc, #16]	@ (80042c4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80042b2:	5ccb      	ldrb	r3, [r1, r3]
 80042b4:	f003 031f 	and.w	r3, r3, #31
 80042b8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80042bc:	4618      	mov	r0, r3
 80042be:	bd80      	pop	{r7, pc}
 80042c0:	58024400 	.word	0x58024400
 80042c4:	080067ec 	.word	0x080067ec

080042c8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80042c8:	b480      	push	{r7}
 80042ca:	b089      	sub	sp, #36	@ 0x24
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80042d0:	4ba1      	ldr	r3, [pc, #644]	@ (8004558 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80042d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042d4:	f003 0303 	and.w	r3, r3, #3
 80042d8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80042da:	4b9f      	ldr	r3, [pc, #636]	@ (8004558 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80042dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042de:	0b1b      	lsrs	r3, r3, #12
 80042e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80042e4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80042e6:	4b9c      	ldr	r3, [pc, #624]	@ (8004558 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80042e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042ea:	091b      	lsrs	r3, r3, #4
 80042ec:	f003 0301 	and.w	r3, r3, #1
 80042f0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80042f2:	4b99      	ldr	r3, [pc, #612]	@ (8004558 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80042f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042f6:	08db      	lsrs	r3, r3, #3
 80042f8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80042fc:	693a      	ldr	r2, [r7, #16]
 80042fe:	fb02 f303 	mul.w	r3, r2, r3
 8004302:	ee07 3a90 	vmov	s15, r3
 8004306:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800430a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800430e:	697b      	ldr	r3, [r7, #20]
 8004310:	2b00      	cmp	r3, #0
 8004312:	f000 8111 	beq.w	8004538 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8004316:	69bb      	ldr	r3, [r7, #24]
 8004318:	2b02      	cmp	r3, #2
 800431a:	f000 8083 	beq.w	8004424 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800431e:	69bb      	ldr	r3, [r7, #24]
 8004320:	2b02      	cmp	r3, #2
 8004322:	f200 80a1 	bhi.w	8004468 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8004326:	69bb      	ldr	r3, [r7, #24]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d003      	beq.n	8004334 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800432c:	69bb      	ldr	r3, [r7, #24]
 800432e:	2b01      	cmp	r3, #1
 8004330:	d056      	beq.n	80043e0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8004332:	e099      	b.n	8004468 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004334:	4b88      	ldr	r3, [pc, #544]	@ (8004558 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f003 0320 	and.w	r3, r3, #32
 800433c:	2b00      	cmp	r3, #0
 800433e:	d02d      	beq.n	800439c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004340:	4b85      	ldr	r3, [pc, #532]	@ (8004558 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	08db      	lsrs	r3, r3, #3
 8004346:	f003 0303 	and.w	r3, r3, #3
 800434a:	4a84      	ldr	r2, [pc, #528]	@ (800455c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800434c:	fa22 f303 	lsr.w	r3, r2, r3
 8004350:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004352:	68bb      	ldr	r3, [r7, #8]
 8004354:	ee07 3a90 	vmov	s15, r3
 8004358:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800435c:	697b      	ldr	r3, [r7, #20]
 800435e:	ee07 3a90 	vmov	s15, r3
 8004362:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004366:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800436a:	4b7b      	ldr	r3, [pc, #492]	@ (8004558 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800436c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800436e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004372:	ee07 3a90 	vmov	s15, r3
 8004376:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800437a:	ed97 6a03 	vldr	s12, [r7, #12]
 800437e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004560 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004382:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004386:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800438a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800438e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004392:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004396:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800439a:	e087      	b.n	80044ac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	ee07 3a90 	vmov	s15, r3
 80043a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043a6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004564 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80043aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80043ae:	4b6a      	ldr	r3, [pc, #424]	@ (8004558 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80043b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043b6:	ee07 3a90 	vmov	s15, r3
 80043ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80043be:	ed97 6a03 	vldr	s12, [r7, #12]
 80043c2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004560 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80043c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80043ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80043ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80043d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80043d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80043da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80043de:	e065      	b.n	80044ac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	ee07 3a90 	vmov	s15, r3
 80043e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043ea:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004568 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80043ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80043f2:	4b59      	ldr	r3, [pc, #356]	@ (8004558 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80043f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043fa:	ee07 3a90 	vmov	s15, r3
 80043fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004402:	ed97 6a03 	vldr	s12, [r7, #12]
 8004406:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004560 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800440a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800440e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004412:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004416:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800441a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800441e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004422:	e043      	b.n	80044ac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004424:	697b      	ldr	r3, [r7, #20]
 8004426:	ee07 3a90 	vmov	s15, r3
 800442a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800442e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800456c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8004432:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004436:	4b48      	ldr	r3, [pc, #288]	@ (8004558 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004438:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800443a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800443e:	ee07 3a90 	vmov	s15, r3
 8004442:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004446:	ed97 6a03 	vldr	s12, [r7, #12]
 800444a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004560 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800444e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004452:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004456:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800445a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800445e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004462:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004466:	e021      	b.n	80044ac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004468:	697b      	ldr	r3, [r7, #20]
 800446a:	ee07 3a90 	vmov	s15, r3
 800446e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004472:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004568 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004476:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800447a:	4b37      	ldr	r3, [pc, #220]	@ (8004558 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800447c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800447e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004482:	ee07 3a90 	vmov	s15, r3
 8004486:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800448a:	ed97 6a03 	vldr	s12, [r7, #12]
 800448e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004560 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004492:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004496:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800449a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800449e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80044a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80044aa:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80044ac:	4b2a      	ldr	r3, [pc, #168]	@ (8004558 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80044ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044b0:	0a5b      	lsrs	r3, r3, #9
 80044b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80044b6:	ee07 3a90 	vmov	s15, r3
 80044ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80044c2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80044c6:	edd7 6a07 	vldr	s13, [r7, #28]
 80044ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80044ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80044d2:	ee17 2a90 	vmov	r2, s15
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80044da:	4b1f      	ldr	r3, [pc, #124]	@ (8004558 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80044dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044de:	0c1b      	lsrs	r3, r3, #16
 80044e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80044e4:	ee07 3a90 	vmov	s15, r3
 80044e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044ec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80044f0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80044f4:	edd7 6a07 	vldr	s13, [r7, #28]
 80044f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80044fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004500:	ee17 2a90 	vmov	r2, s15
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8004508:	4b13      	ldr	r3, [pc, #76]	@ (8004558 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800450a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800450c:	0e1b      	lsrs	r3, r3, #24
 800450e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004512:	ee07 3a90 	vmov	s15, r3
 8004516:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800451a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800451e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004522:	edd7 6a07 	vldr	s13, [r7, #28]
 8004526:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800452a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800452e:	ee17 2a90 	vmov	r2, s15
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004536:	e008      	b.n	800454a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2200      	movs	r2, #0
 800453c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2200      	movs	r2, #0
 8004542:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2200      	movs	r2, #0
 8004548:	609a      	str	r2, [r3, #8]
}
 800454a:	bf00      	nop
 800454c:	3724      	adds	r7, #36	@ 0x24
 800454e:	46bd      	mov	sp, r7
 8004550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004554:	4770      	bx	lr
 8004556:	bf00      	nop
 8004558:	58024400 	.word	0x58024400
 800455c:	03d09000 	.word	0x03d09000
 8004560:	46000000 	.word	0x46000000
 8004564:	4c742400 	.word	0x4c742400
 8004568:	4a742400 	.word	0x4a742400
 800456c:	4af42400 	.word	0x4af42400

08004570 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004570:	b480      	push	{r7}
 8004572:	b089      	sub	sp, #36	@ 0x24
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004578:	4ba1      	ldr	r3, [pc, #644]	@ (8004800 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800457a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800457c:	f003 0303 	and.w	r3, r3, #3
 8004580:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8004582:	4b9f      	ldr	r3, [pc, #636]	@ (8004800 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004584:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004586:	0d1b      	lsrs	r3, r3, #20
 8004588:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800458c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800458e:	4b9c      	ldr	r3, [pc, #624]	@ (8004800 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004590:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004592:	0a1b      	lsrs	r3, r3, #8
 8004594:	f003 0301 	and.w	r3, r3, #1
 8004598:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800459a:	4b99      	ldr	r3, [pc, #612]	@ (8004800 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800459c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800459e:	08db      	lsrs	r3, r3, #3
 80045a0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80045a4:	693a      	ldr	r2, [r7, #16]
 80045a6:	fb02 f303 	mul.w	r3, r2, r3
 80045aa:	ee07 3a90 	vmov	s15, r3
 80045ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045b2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	f000 8111 	beq.w	80047e0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80045be:	69bb      	ldr	r3, [r7, #24]
 80045c0:	2b02      	cmp	r3, #2
 80045c2:	f000 8083 	beq.w	80046cc <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80045c6:	69bb      	ldr	r3, [r7, #24]
 80045c8:	2b02      	cmp	r3, #2
 80045ca:	f200 80a1 	bhi.w	8004710 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80045ce:	69bb      	ldr	r3, [r7, #24]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d003      	beq.n	80045dc <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80045d4:	69bb      	ldr	r3, [r7, #24]
 80045d6:	2b01      	cmp	r3, #1
 80045d8:	d056      	beq.n	8004688 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80045da:	e099      	b.n	8004710 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80045dc:	4b88      	ldr	r3, [pc, #544]	@ (8004800 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f003 0320 	and.w	r3, r3, #32
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d02d      	beq.n	8004644 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80045e8:	4b85      	ldr	r3, [pc, #532]	@ (8004800 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	08db      	lsrs	r3, r3, #3
 80045ee:	f003 0303 	and.w	r3, r3, #3
 80045f2:	4a84      	ldr	r2, [pc, #528]	@ (8004804 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80045f4:	fa22 f303 	lsr.w	r3, r2, r3
 80045f8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80045fa:	68bb      	ldr	r3, [r7, #8]
 80045fc:	ee07 3a90 	vmov	s15, r3
 8004600:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004604:	697b      	ldr	r3, [r7, #20]
 8004606:	ee07 3a90 	vmov	s15, r3
 800460a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800460e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004612:	4b7b      	ldr	r3, [pc, #492]	@ (8004800 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004616:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800461a:	ee07 3a90 	vmov	s15, r3
 800461e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004622:	ed97 6a03 	vldr	s12, [r7, #12]
 8004626:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004808 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800462a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800462e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004632:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004636:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800463a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800463e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004642:	e087      	b.n	8004754 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004644:	697b      	ldr	r3, [r7, #20]
 8004646:	ee07 3a90 	vmov	s15, r3
 800464a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800464e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800480c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8004652:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004656:	4b6a      	ldr	r3, [pc, #424]	@ (8004800 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004658:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800465a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800465e:	ee07 3a90 	vmov	s15, r3
 8004662:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004666:	ed97 6a03 	vldr	s12, [r7, #12]
 800466a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004808 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800466e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004672:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004676:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800467a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800467e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004682:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004686:	e065      	b.n	8004754 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004688:	697b      	ldr	r3, [r7, #20]
 800468a:	ee07 3a90 	vmov	s15, r3
 800468e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004692:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004810 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004696:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800469a:	4b59      	ldr	r3, [pc, #356]	@ (8004800 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800469c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800469e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046a2:	ee07 3a90 	vmov	s15, r3
 80046a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80046aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80046ae:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004808 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80046b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80046b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80046ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80046be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80046c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80046ca:	e043      	b.n	8004754 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80046cc:	697b      	ldr	r3, [r7, #20]
 80046ce:	ee07 3a90 	vmov	s15, r3
 80046d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046d6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004814 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80046da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80046de:	4b48      	ldr	r3, [pc, #288]	@ (8004800 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80046e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046e6:	ee07 3a90 	vmov	s15, r3
 80046ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80046ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80046f2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004808 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80046f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80046fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80046fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004702:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004706:	ee67 7a27 	vmul.f32	s15, s14, s15
 800470a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800470e:	e021      	b.n	8004754 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004710:	697b      	ldr	r3, [r7, #20]
 8004712:	ee07 3a90 	vmov	s15, r3
 8004716:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800471a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004810 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800471e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004722:	4b37      	ldr	r3, [pc, #220]	@ (8004800 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004726:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800472a:	ee07 3a90 	vmov	s15, r3
 800472e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004732:	ed97 6a03 	vldr	s12, [r7, #12]
 8004736:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004808 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800473a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800473e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004742:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004746:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800474a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800474e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004752:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004754:	4b2a      	ldr	r3, [pc, #168]	@ (8004800 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004758:	0a5b      	lsrs	r3, r3, #9
 800475a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800475e:	ee07 3a90 	vmov	s15, r3
 8004762:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004766:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800476a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800476e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004772:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004776:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800477a:	ee17 2a90 	vmov	r2, s15
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8004782:	4b1f      	ldr	r3, [pc, #124]	@ (8004800 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004786:	0c1b      	lsrs	r3, r3, #16
 8004788:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800478c:	ee07 3a90 	vmov	s15, r3
 8004790:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004794:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004798:	ee37 7a87 	vadd.f32	s14, s15, s14
 800479c:	edd7 6a07 	vldr	s13, [r7, #28]
 80047a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80047a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80047a8:	ee17 2a90 	vmov	r2, s15
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80047b0:	4b13      	ldr	r3, [pc, #76]	@ (8004800 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80047b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047b4:	0e1b      	lsrs	r3, r3, #24
 80047b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80047ba:	ee07 3a90 	vmov	s15, r3
 80047be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047c2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80047c6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80047ca:	edd7 6a07 	vldr	s13, [r7, #28]
 80047ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80047d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80047d6:	ee17 2a90 	vmov	r2, s15
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80047de:	e008      	b.n	80047f2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2200      	movs	r2, #0
 80047e4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2200      	movs	r2, #0
 80047ea:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2200      	movs	r2, #0
 80047f0:	609a      	str	r2, [r3, #8]
}
 80047f2:	bf00      	nop
 80047f4:	3724      	adds	r7, #36	@ 0x24
 80047f6:	46bd      	mov	sp, r7
 80047f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fc:	4770      	bx	lr
 80047fe:	bf00      	nop
 8004800:	58024400 	.word	0x58024400
 8004804:	03d09000 	.word	0x03d09000
 8004808:	46000000 	.word	0x46000000
 800480c:	4c742400 	.word	0x4c742400
 8004810:	4a742400 	.word	0x4a742400
 8004814:	4af42400 	.word	0x4af42400

08004818 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b084      	sub	sp, #16
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
 8004820:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004822:	2300      	movs	r3, #0
 8004824:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004826:	4b53      	ldr	r3, [pc, #332]	@ (8004974 <RCCEx_PLL2_Config+0x15c>)
 8004828:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800482a:	f003 0303 	and.w	r3, r3, #3
 800482e:	2b03      	cmp	r3, #3
 8004830:	d101      	bne.n	8004836 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004832:	2301      	movs	r3, #1
 8004834:	e099      	b.n	800496a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004836:	4b4f      	ldr	r3, [pc, #316]	@ (8004974 <RCCEx_PLL2_Config+0x15c>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	4a4e      	ldr	r2, [pc, #312]	@ (8004974 <RCCEx_PLL2_Config+0x15c>)
 800483c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004840:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004842:	f7fc fe0b 	bl	800145c <HAL_GetTick>
 8004846:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004848:	e008      	b.n	800485c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800484a:	f7fc fe07 	bl	800145c <HAL_GetTick>
 800484e:	4602      	mov	r2, r0
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	1ad3      	subs	r3, r2, r3
 8004854:	2b02      	cmp	r3, #2
 8004856:	d901      	bls.n	800485c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004858:	2303      	movs	r3, #3
 800485a:	e086      	b.n	800496a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800485c:	4b45      	ldr	r3, [pc, #276]	@ (8004974 <RCCEx_PLL2_Config+0x15c>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004864:	2b00      	cmp	r3, #0
 8004866:	d1f0      	bne.n	800484a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004868:	4b42      	ldr	r3, [pc, #264]	@ (8004974 <RCCEx_PLL2_Config+0x15c>)
 800486a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800486c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	031b      	lsls	r3, r3, #12
 8004876:	493f      	ldr	r1, [pc, #252]	@ (8004974 <RCCEx_PLL2_Config+0x15c>)
 8004878:	4313      	orrs	r3, r2
 800487a:	628b      	str	r3, [r1, #40]	@ 0x28
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	3b01      	subs	r3, #1
 8004882:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	3b01      	subs	r3, #1
 800488c:	025b      	lsls	r3, r3, #9
 800488e:	b29b      	uxth	r3, r3
 8004890:	431a      	orrs	r2, r3
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	68db      	ldr	r3, [r3, #12]
 8004896:	3b01      	subs	r3, #1
 8004898:	041b      	lsls	r3, r3, #16
 800489a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800489e:	431a      	orrs	r2, r3
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	691b      	ldr	r3, [r3, #16]
 80048a4:	3b01      	subs	r3, #1
 80048a6:	061b      	lsls	r3, r3, #24
 80048a8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80048ac:	4931      	ldr	r1, [pc, #196]	@ (8004974 <RCCEx_PLL2_Config+0x15c>)
 80048ae:	4313      	orrs	r3, r2
 80048b0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80048b2:	4b30      	ldr	r3, [pc, #192]	@ (8004974 <RCCEx_PLL2_Config+0x15c>)
 80048b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048b6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	695b      	ldr	r3, [r3, #20]
 80048be:	492d      	ldr	r1, [pc, #180]	@ (8004974 <RCCEx_PLL2_Config+0x15c>)
 80048c0:	4313      	orrs	r3, r2
 80048c2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80048c4:	4b2b      	ldr	r3, [pc, #172]	@ (8004974 <RCCEx_PLL2_Config+0x15c>)
 80048c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048c8:	f023 0220 	bic.w	r2, r3, #32
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	699b      	ldr	r3, [r3, #24]
 80048d0:	4928      	ldr	r1, [pc, #160]	@ (8004974 <RCCEx_PLL2_Config+0x15c>)
 80048d2:	4313      	orrs	r3, r2
 80048d4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80048d6:	4b27      	ldr	r3, [pc, #156]	@ (8004974 <RCCEx_PLL2_Config+0x15c>)
 80048d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048da:	4a26      	ldr	r2, [pc, #152]	@ (8004974 <RCCEx_PLL2_Config+0x15c>)
 80048dc:	f023 0310 	bic.w	r3, r3, #16
 80048e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80048e2:	4b24      	ldr	r3, [pc, #144]	@ (8004974 <RCCEx_PLL2_Config+0x15c>)
 80048e4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80048e6:	4b24      	ldr	r3, [pc, #144]	@ (8004978 <RCCEx_PLL2_Config+0x160>)
 80048e8:	4013      	ands	r3, r2
 80048ea:	687a      	ldr	r2, [r7, #4]
 80048ec:	69d2      	ldr	r2, [r2, #28]
 80048ee:	00d2      	lsls	r2, r2, #3
 80048f0:	4920      	ldr	r1, [pc, #128]	@ (8004974 <RCCEx_PLL2_Config+0x15c>)
 80048f2:	4313      	orrs	r3, r2
 80048f4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80048f6:	4b1f      	ldr	r3, [pc, #124]	@ (8004974 <RCCEx_PLL2_Config+0x15c>)
 80048f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048fa:	4a1e      	ldr	r2, [pc, #120]	@ (8004974 <RCCEx_PLL2_Config+0x15c>)
 80048fc:	f043 0310 	orr.w	r3, r3, #16
 8004900:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d106      	bne.n	8004916 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004908:	4b1a      	ldr	r3, [pc, #104]	@ (8004974 <RCCEx_PLL2_Config+0x15c>)
 800490a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800490c:	4a19      	ldr	r2, [pc, #100]	@ (8004974 <RCCEx_PLL2_Config+0x15c>)
 800490e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004912:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004914:	e00f      	b.n	8004936 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	2b01      	cmp	r3, #1
 800491a:	d106      	bne.n	800492a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800491c:	4b15      	ldr	r3, [pc, #84]	@ (8004974 <RCCEx_PLL2_Config+0x15c>)
 800491e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004920:	4a14      	ldr	r2, [pc, #80]	@ (8004974 <RCCEx_PLL2_Config+0x15c>)
 8004922:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004926:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004928:	e005      	b.n	8004936 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800492a:	4b12      	ldr	r3, [pc, #72]	@ (8004974 <RCCEx_PLL2_Config+0x15c>)
 800492c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800492e:	4a11      	ldr	r2, [pc, #68]	@ (8004974 <RCCEx_PLL2_Config+0x15c>)
 8004930:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004934:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004936:	4b0f      	ldr	r3, [pc, #60]	@ (8004974 <RCCEx_PLL2_Config+0x15c>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4a0e      	ldr	r2, [pc, #56]	@ (8004974 <RCCEx_PLL2_Config+0x15c>)
 800493c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004940:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004942:	f7fc fd8b 	bl	800145c <HAL_GetTick>
 8004946:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004948:	e008      	b.n	800495c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800494a:	f7fc fd87 	bl	800145c <HAL_GetTick>
 800494e:	4602      	mov	r2, r0
 8004950:	68bb      	ldr	r3, [r7, #8]
 8004952:	1ad3      	subs	r3, r2, r3
 8004954:	2b02      	cmp	r3, #2
 8004956:	d901      	bls.n	800495c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004958:	2303      	movs	r3, #3
 800495a:	e006      	b.n	800496a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800495c:	4b05      	ldr	r3, [pc, #20]	@ (8004974 <RCCEx_PLL2_Config+0x15c>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004964:	2b00      	cmp	r3, #0
 8004966:	d0f0      	beq.n	800494a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004968:	7bfb      	ldrb	r3, [r7, #15]
}
 800496a:	4618      	mov	r0, r3
 800496c:	3710      	adds	r7, #16
 800496e:	46bd      	mov	sp, r7
 8004970:	bd80      	pop	{r7, pc}
 8004972:	bf00      	nop
 8004974:	58024400 	.word	0x58024400
 8004978:	ffff0007 	.word	0xffff0007

0800497c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b084      	sub	sp, #16
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
 8004984:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004986:	2300      	movs	r3, #0
 8004988:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800498a:	4b53      	ldr	r3, [pc, #332]	@ (8004ad8 <RCCEx_PLL3_Config+0x15c>)
 800498c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800498e:	f003 0303 	and.w	r3, r3, #3
 8004992:	2b03      	cmp	r3, #3
 8004994:	d101      	bne.n	800499a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004996:	2301      	movs	r3, #1
 8004998:	e099      	b.n	8004ace <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800499a:	4b4f      	ldr	r3, [pc, #316]	@ (8004ad8 <RCCEx_PLL3_Config+0x15c>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4a4e      	ldr	r2, [pc, #312]	@ (8004ad8 <RCCEx_PLL3_Config+0x15c>)
 80049a0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80049a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80049a6:	f7fc fd59 	bl	800145c <HAL_GetTick>
 80049aa:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80049ac:	e008      	b.n	80049c0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80049ae:	f7fc fd55 	bl	800145c <HAL_GetTick>
 80049b2:	4602      	mov	r2, r0
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	1ad3      	subs	r3, r2, r3
 80049b8:	2b02      	cmp	r3, #2
 80049ba:	d901      	bls.n	80049c0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80049bc:	2303      	movs	r3, #3
 80049be:	e086      	b.n	8004ace <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80049c0:	4b45      	ldr	r3, [pc, #276]	@ (8004ad8 <RCCEx_PLL3_Config+0x15c>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d1f0      	bne.n	80049ae <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80049cc:	4b42      	ldr	r3, [pc, #264]	@ (8004ad8 <RCCEx_PLL3_Config+0x15c>)
 80049ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049d0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	051b      	lsls	r3, r3, #20
 80049da:	493f      	ldr	r1, [pc, #252]	@ (8004ad8 <RCCEx_PLL3_Config+0x15c>)
 80049dc:	4313      	orrs	r3, r2
 80049de:	628b      	str	r3, [r1, #40]	@ 0x28
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	3b01      	subs	r3, #1
 80049e6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	689b      	ldr	r3, [r3, #8]
 80049ee:	3b01      	subs	r3, #1
 80049f0:	025b      	lsls	r3, r3, #9
 80049f2:	b29b      	uxth	r3, r3
 80049f4:	431a      	orrs	r2, r3
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	68db      	ldr	r3, [r3, #12]
 80049fa:	3b01      	subs	r3, #1
 80049fc:	041b      	lsls	r3, r3, #16
 80049fe:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004a02:	431a      	orrs	r2, r3
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	691b      	ldr	r3, [r3, #16]
 8004a08:	3b01      	subs	r3, #1
 8004a0a:	061b      	lsls	r3, r3, #24
 8004a0c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004a10:	4931      	ldr	r1, [pc, #196]	@ (8004ad8 <RCCEx_PLL3_Config+0x15c>)
 8004a12:	4313      	orrs	r3, r2
 8004a14:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004a16:	4b30      	ldr	r3, [pc, #192]	@ (8004ad8 <RCCEx_PLL3_Config+0x15c>)
 8004a18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a1a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	695b      	ldr	r3, [r3, #20]
 8004a22:	492d      	ldr	r1, [pc, #180]	@ (8004ad8 <RCCEx_PLL3_Config+0x15c>)
 8004a24:	4313      	orrs	r3, r2
 8004a26:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004a28:	4b2b      	ldr	r3, [pc, #172]	@ (8004ad8 <RCCEx_PLL3_Config+0x15c>)
 8004a2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a2c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	699b      	ldr	r3, [r3, #24]
 8004a34:	4928      	ldr	r1, [pc, #160]	@ (8004ad8 <RCCEx_PLL3_Config+0x15c>)
 8004a36:	4313      	orrs	r3, r2
 8004a38:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004a3a:	4b27      	ldr	r3, [pc, #156]	@ (8004ad8 <RCCEx_PLL3_Config+0x15c>)
 8004a3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a3e:	4a26      	ldr	r2, [pc, #152]	@ (8004ad8 <RCCEx_PLL3_Config+0x15c>)
 8004a40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a44:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004a46:	4b24      	ldr	r3, [pc, #144]	@ (8004ad8 <RCCEx_PLL3_Config+0x15c>)
 8004a48:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004a4a:	4b24      	ldr	r3, [pc, #144]	@ (8004adc <RCCEx_PLL3_Config+0x160>)
 8004a4c:	4013      	ands	r3, r2
 8004a4e:	687a      	ldr	r2, [r7, #4]
 8004a50:	69d2      	ldr	r2, [r2, #28]
 8004a52:	00d2      	lsls	r2, r2, #3
 8004a54:	4920      	ldr	r1, [pc, #128]	@ (8004ad8 <RCCEx_PLL3_Config+0x15c>)
 8004a56:	4313      	orrs	r3, r2
 8004a58:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004a5a:	4b1f      	ldr	r3, [pc, #124]	@ (8004ad8 <RCCEx_PLL3_Config+0x15c>)
 8004a5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a5e:	4a1e      	ldr	r2, [pc, #120]	@ (8004ad8 <RCCEx_PLL3_Config+0x15c>)
 8004a60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a64:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d106      	bne.n	8004a7a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004a6c:	4b1a      	ldr	r3, [pc, #104]	@ (8004ad8 <RCCEx_PLL3_Config+0x15c>)
 8004a6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a70:	4a19      	ldr	r2, [pc, #100]	@ (8004ad8 <RCCEx_PLL3_Config+0x15c>)
 8004a72:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004a76:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004a78:	e00f      	b.n	8004a9a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	2b01      	cmp	r3, #1
 8004a7e:	d106      	bne.n	8004a8e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004a80:	4b15      	ldr	r3, [pc, #84]	@ (8004ad8 <RCCEx_PLL3_Config+0x15c>)
 8004a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a84:	4a14      	ldr	r2, [pc, #80]	@ (8004ad8 <RCCEx_PLL3_Config+0x15c>)
 8004a86:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004a8a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004a8c:	e005      	b.n	8004a9a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004a8e:	4b12      	ldr	r3, [pc, #72]	@ (8004ad8 <RCCEx_PLL3_Config+0x15c>)
 8004a90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a92:	4a11      	ldr	r2, [pc, #68]	@ (8004ad8 <RCCEx_PLL3_Config+0x15c>)
 8004a94:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004a98:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004a9a:	4b0f      	ldr	r3, [pc, #60]	@ (8004ad8 <RCCEx_PLL3_Config+0x15c>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	4a0e      	ldr	r2, [pc, #56]	@ (8004ad8 <RCCEx_PLL3_Config+0x15c>)
 8004aa0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004aa4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004aa6:	f7fc fcd9 	bl	800145c <HAL_GetTick>
 8004aaa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004aac:	e008      	b.n	8004ac0 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004aae:	f7fc fcd5 	bl	800145c <HAL_GetTick>
 8004ab2:	4602      	mov	r2, r0
 8004ab4:	68bb      	ldr	r3, [r7, #8]
 8004ab6:	1ad3      	subs	r3, r2, r3
 8004ab8:	2b02      	cmp	r3, #2
 8004aba:	d901      	bls.n	8004ac0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004abc:	2303      	movs	r3, #3
 8004abe:	e006      	b.n	8004ace <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004ac0:	4b05      	ldr	r3, [pc, #20]	@ (8004ad8 <RCCEx_PLL3_Config+0x15c>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d0f0      	beq.n	8004aae <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004acc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ace:	4618      	mov	r0, r3
 8004ad0:	3710      	adds	r7, #16
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	bd80      	pop	{r7, pc}
 8004ad6:	bf00      	nop
 8004ad8:	58024400 	.word	0x58024400
 8004adc:	ffff0007 	.word	0xffff0007

08004ae0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b082      	sub	sp, #8
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d101      	bne.n	8004af2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004aee:	2301      	movs	r3, #1
 8004af0:	e042      	b.n	8004b78 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d106      	bne.n	8004b0a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2200      	movs	r2, #0
 8004b00:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b04:	6878      	ldr	r0, [r7, #4]
 8004b06:	f7fb ffeb 	bl	8000ae0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2224      	movs	r2, #36	@ 0x24
 8004b0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	681a      	ldr	r2, [r3, #0]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f022 0201 	bic.w	r2, r2, #1
 8004b20:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d002      	beq.n	8004b30 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004b2a:	6878      	ldr	r0, [r7, #4]
 8004b2c:	f000 fe1e 	bl	800576c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004b30:	6878      	ldr	r0, [r7, #4]
 8004b32:	f000 f8b3 	bl	8004c9c <UART_SetConfig>
 8004b36:	4603      	mov	r3, r0
 8004b38:	2b01      	cmp	r3, #1
 8004b3a:	d101      	bne.n	8004b40 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	e01b      	b.n	8004b78 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	685a      	ldr	r2, [r3, #4]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004b4e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	689a      	ldr	r2, [r3, #8]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004b5e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	681a      	ldr	r2, [r3, #0]
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f042 0201 	orr.w	r2, r2, #1
 8004b6e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004b70:	6878      	ldr	r0, [r7, #4]
 8004b72:	f000 fe9d 	bl	80058b0 <UART_CheckIdleState>
 8004b76:	4603      	mov	r3, r0
}
 8004b78:	4618      	mov	r0, r3
 8004b7a:	3708      	adds	r7, #8
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	bd80      	pop	{r7, pc}

08004b80 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b08a      	sub	sp, #40	@ 0x28
 8004b84:	af02      	add	r7, sp, #8
 8004b86:	60f8      	str	r0, [r7, #12]
 8004b88:	60b9      	str	r1, [r7, #8]
 8004b8a:	603b      	str	r3, [r7, #0]
 8004b8c:	4613      	mov	r3, r2
 8004b8e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b96:	2b20      	cmp	r3, #32
 8004b98:	d17b      	bne.n	8004c92 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b9a:	68bb      	ldr	r3, [r7, #8]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d002      	beq.n	8004ba6 <HAL_UART_Transmit+0x26>
 8004ba0:	88fb      	ldrh	r3, [r7, #6]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d101      	bne.n	8004baa <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	e074      	b.n	8004c94 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	2200      	movs	r2, #0
 8004bae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	2221      	movs	r2, #33	@ 0x21
 8004bb6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004bba:	f7fc fc4f 	bl	800145c <HAL_GetTick>
 8004bbe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	88fa      	ldrh	r2, [r7, #6]
 8004bc4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	88fa      	ldrh	r2, [r7, #6]
 8004bcc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	689b      	ldr	r3, [r3, #8]
 8004bd4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bd8:	d108      	bne.n	8004bec <HAL_UART_Transmit+0x6c>
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	691b      	ldr	r3, [r3, #16]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d104      	bne.n	8004bec <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004be2:	2300      	movs	r3, #0
 8004be4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004be6:	68bb      	ldr	r3, [r7, #8]
 8004be8:	61bb      	str	r3, [r7, #24]
 8004bea:	e003      	b.n	8004bf4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004bf4:	e030      	b.n	8004c58 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	9300      	str	r3, [sp, #0]
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	2180      	movs	r1, #128	@ 0x80
 8004c00:	68f8      	ldr	r0, [r7, #12]
 8004c02:	f000 feff 	bl	8005a04 <UART_WaitOnFlagUntilTimeout>
 8004c06:	4603      	mov	r3, r0
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d005      	beq.n	8004c18 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	2220      	movs	r2, #32
 8004c10:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004c14:	2303      	movs	r3, #3
 8004c16:	e03d      	b.n	8004c94 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004c18:	69fb      	ldr	r3, [r7, #28]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d10b      	bne.n	8004c36 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004c1e:	69bb      	ldr	r3, [r7, #24]
 8004c20:	881b      	ldrh	r3, [r3, #0]
 8004c22:	461a      	mov	r2, r3
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c2c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004c2e:	69bb      	ldr	r3, [r7, #24]
 8004c30:	3302      	adds	r3, #2
 8004c32:	61bb      	str	r3, [r7, #24]
 8004c34:	e007      	b.n	8004c46 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004c36:	69fb      	ldr	r3, [r7, #28]
 8004c38:	781a      	ldrb	r2, [r3, #0]
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004c40:	69fb      	ldr	r3, [r7, #28]
 8004c42:	3301      	adds	r3, #1
 8004c44:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004c4c:	b29b      	uxth	r3, r3
 8004c4e:	3b01      	subs	r3, #1
 8004c50:	b29a      	uxth	r2, r3
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004c5e:	b29b      	uxth	r3, r3
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d1c8      	bne.n	8004bf6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	9300      	str	r3, [sp, #0]
 8004c68:	697b      	ldr	r3, [r7, #20]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	2140      	movs	r1, #64	@ 0x40
 8004c6e:	68f8      	ldr	r0, [r7, #12]
 8004c70:	f000 fec8 	bl	8005a04 <UART_WaitOnFlagUntilTimeout>
 8004c74:	4603      	mov	r3, r0
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d005      	beq.n	8004c86 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	2220      	movs	r2, #32
 8004c7e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8004c82:	2303      	movs	r3, #3
 8004c84:	e006      	b.n	8004c94 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	2220      	movs	r2, #32
 8004c8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004c8e:	2300      	movs	r3, #0
 8004c90:	e000      	b.n	8004c94 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8004c92:	2302      	movs	r3, #2
  }
}
 8004c94:	4618      	mov	r0, r3
 8004c96:	3720      	adds	r7, #32
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	bd80      	pop	{r7, pc}

08004c9c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ca0:	b092      	sub	sp, #72	@ 0x48
 8004ca2:	af00      	add	r7, sp, #0
 8004ca4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	689a      	ldr	r2, [r3, #8]
 8004cb0:	697b      	ldr	r3, [r7, #20]
 8004cb2:	691b      	ldr	r3, [r3, #16]
 8004cb4:	431a      	orrs	r2, r3
 8004cb6:	697b      	ldr	r3, [r7, #20]
 8004cb8:	695b      	ldr	r3, [r3, #20]
 8004cba:	431a      	orrs	r2, r3
 8004cbc:	697b      	ldr	r3, [r7, #20]
 8004cbe:	69db      	ldr	r3, [r3, #28]
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	681a      	ldr	r2, [r3, #0]
 8004cca:	4bbe      	ldr	r3, [pc, #760]	@ (8004fc4 <UART_SetConfig+0x328>)
 8004ccc:	4013      	ands	r3, r2
 8004cce:	697a      	ldr	r2, [r7, #20]
 8004cd0:	6812      	ldr	r2, [r2, #0]
 8004cd2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004cd4:	430b      	orrs	r3, r1
 8004cd6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004cd8:	697b      	ldr	r3, [r7, #20]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	685b      	ldr	r3, [r3, #4]
 8004cde:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	68da      	ldr	r2, [r3, #12]
 8004ce6:	697b      	ldr	r3, [r7, #20]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	430a      	orrs	r2, r1
 8004cec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	699b      	ldr	r3, [r3, #24]
 8004cf2:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004cf4:	697b      	ldr	r3, [r7, #20]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4ab3      	ldr	r2, [pc, #716]	@ (8004fc8 <UART_SetConfig+0x32c>)
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d004      	beq.n	8004d08 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004cfe:	697b      	ldr	r3, [r7, #20]
 8004d00:	6a1b      	ldr	r3, [r3, #32]
 8004d02:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004d04:	4313      	orrs	r3, r2
 8004d06:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004d08:	697b      	ldr	r3, [r7, #20]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	689a      	ldr	r2, [r3, #8]
 8004d0e:	4baf      	ldr	r3, [pc, #700]	@ (8004fcc <UART_SetConfig+0x330>)
 8004d10:	4013      	ands	r3, r2
 8004d12:	697a      	ldr	r2, [r7, #20]
 8004d14:	6812      	ldr	r2, [r2, #0]
 8004d16:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004d18:	430b      	orrs	r3, r1
 8004d1a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004d1c:	697b      	ldr	r3, [r7, #20]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d22:	f023 010f 	bic.w	r1, r3, #15
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004d2a:	697b      	ldr	r3, [r7, #20]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	430a      	orrs	r2, r1
 8004d30:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004d32:	697b      	ldr	r3, [r7, #20]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4aa6      	ldr	r2, [pc, #664]	@ (8004fd0 <UART_SetConfig+0x334>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d177      	bne.n	8004e2c <UART_SetConfig+0x190>
 8004d3c:	4ba5      	ldr	r3, [pc, #660]	@ (8004fd4 <UART_SetConfig+0x338>)
 8004d3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d40:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004d44:	2b28      	cmp	r3, #40	@ 0x28
 8004d46:	d86d      	bhi.n	8004e24 <UART_SetConfig+0x188>
 8004d48:	a201      	add	r2, pc, #4	@ (adr r2, 8004d50 <UART_SetConfig+0xb4>)
 8004d4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d4e:	bf00      	nop
 8004d50:	08004df5 	.word	0x08004df5
 8004d54:	08004e25 	.word	0x08004e25
 8004d58:	08004e25 	.word	0x08004e25
 8004d5c:	08004e25 	.word	0x08004e25
 8004d60:	08004e25 	.word	0x08004e25
 8004d64:	08004e25 	.word	0x08004e25
 8004d68:	08004e25 	.word	0x08004e25
 8004d6c:	08004e25 	.word	0x08004e25
 8004d70:	08004dfd 	.word	0x08004dfd
 8004d74:	08004e25 	.word	0x08004e25
 8004d78:	08004e25 	.word	0x08004e25
 8004d7c:	08004e25 	.word	0x08004e25
 8004d80:	08004e25 	.word	0x08004e25
 8004d84:	08004e25 	.word	0x08004e25
 8004d88:	08004e25 	.word	0x08004e25
 8004d8c:	08004e25 	.word	0x08004e25
 8004d90:	08004e05 	.word	0x08004e05
 8004d94:	08004e25 	.word	0x08004e25
 8004d98:	08004e25 	.word	0x08004e25
 8004d9c:	08004e25 	.word	0x08004e25
 8004da0:	08004e25 	.word	0x08004e25
 8004da4:	08004e25 	.word	0x08004e25
 8004da8:	08004e25 	.word	0x08004e25
 8004dac:	08004e25 	.word	0x08004e25
 8004db0:	08004e0d 	.word	0x08004e0d
 8004db4:	08004e25 	.word	0x08004e25
 8004db8:	08004e25 	.word	0x08004e25
 8004dbc:	08004e25 	.word	0x08004e25
 8004dc0:	08004e25 	.word	0x08004e25
 8004dc4:	08004e25 	.word	0x08004e25
 8004dc8:	08004e25 	.word	0x08004e25
 8004dcc:	08004e25 	.word	0x08004e25
 8004dd0:	08004e15 	.word	0x08004e15
 8004dd4:	08004e25 	.word	0x08004e25
 8004dd8:	08004e25 	.word	0x08004e25
 8004ddc:	08004e25 	.word	0x08004e25
 8004de0:	08004e25 	.word	0x08004e25
 8004de4:	08004e25 	.word	0x08004e25
 8004de8:	08004e25 	.word	0x08004e25
 8004dec:	08004e25 	.word	0x08004e25
 8004df0:	08004e1d 	.word	0x08004e1d
 8004df4:	2301      	movs	r3, #1
 8004df6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004dfa:	e222      	b.n	8005242 <UART_SetConfig+0x5a6>
 8004dfc:	2304      	movs	r3, #4
 8004dfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e02:	e21e      	b.n	8005242 <UART_SetConfig+0x5a6>
 8004e04:	2308      	movs	r3, #8
 8004e06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e0a:	e21a      	b.n	8005242 <UART_SetConfig+0x5a6>
 8004e0c:	2310      	movs	r3, #16
 8004e0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e12:	e216      	b.n	8005242 <UART_SetConfig+0x5a6>
 8004e14:	2320      	movs	r3, #32
 8004e16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e1a:	e212      	b.n	8005242 <UART_SetConfig+0x5a6>
 8004e1c:	2340      	movs	r3, #64	@ 0x40
 8004e1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e22:	e20e      	b.n	8005242 <UART_SetConfig+0x5a6>
 8004e24:	2380      	movs	r3, #128	@ 0x80
 8004e26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e2a:	e20a      	b.n	8005242 <UART_SetConfig+0x5a6>
 8004e2c:	697b      	ldr	r3, [r7, #20]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4a69      	ldr	r2, [pc, #420]	@ (8004fd8 <UART_SetConfig+0x33c>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d130      	bne.n	8004e98 <UART_SetConfig+0x1fc>
 8004e36:	4b67      	ldr	r3, [pc, #412]	@ (8004fd4 <UART_SetConfig+0x338>)
 8004e38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e3a:	f003 0307 	and.w	r3, r3, #7
 8004e3e:	2b05      	cmp	r3, #5
 8004e40:	d826      	bhi.n	8004e90 <UART_SetConfig+0x1f4>
 8004e42:	a201      	add	r2, pc, #4	@ (adr r2, 8004e48 <UART_SetConfig+0x1ac>)
 8004e44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e48:	08004e61 	.word	0x08004e61
 8004e4c:	08004e69 	.word	0x08004e69
 8004e50:	08004e71 	.word	0x08004e71
 8004e54:	08004e79 	.word	0x08004e79
 8004e58:	08004e81 	.word	0x08004e81
 8004e5c:	08004e89 	.word	0x08004e89
 8004e60:	2300      	movs	r3, #0
 8004e62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e66:	e1ec      	b.n	8005242 <UART_SetConfig+0x5a6>
 8004e68:	2304      	movs	r3, #4
 8004e6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e6e:	e1e8      	b.n	8005242 <UART_SetConfig+0x5a6>
 8004e70:	2308      	movs	r3, #8
 8004e72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e76:	e1e4      	b.n	8005242 <UART_SetConfig+0x5a6>
 8004e78:	2310      	movs	r3, #16
 8004e7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e7e:	e1e0      	b.n	8005242 <UART_SetConfig+0x5a6>
 8004e80:	2320      	movs	r3, #32
 8004e82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e86:	e1dc      	b.n	8005242 <UART_SetConfig+0x5a6>
 8004e88:	2340      	movs	r3, #64	@ 0x40
 8004e8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e8e:	e1d8      	b.n	8005242 <UART_SetConfig+0x5a6>
 8004e90:	2380      	movs	r3, #128	@ 0x80
 8004e92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e96:	e1d4      	b.n	8005242 <UART_SetConfig+0x5a6>
 8004e98:	697b      	ldr	r3, [r7, #20]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4a4f      	ldr	r2, [pc, #316]	@ (8004fdc <UART_SetConfig+0x340>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d130      	bne.n	8004f04 <UART_SetConfig+0x268>
 8004ea2:	4b4c      	ldr	r3, [pc, #304]	@ (8004fd4 <UART_SetConfig+0x338>)
 8004ea4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ea6:	f003 0307 	and.w	r3, r3, #7
 8004eaa:	2b05      	cmp	r3, #5
 8004eac:	d826      	bhi.n	8004efc <UART_SetConfig+0x260>
 8004eae:	a201      	add	r2, pc, #4	@ (adr r2, 8004eb4 <UART_SetConfig+0x218>)
 8004eb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eb4:	08004ecd 	.word	0x08004ecd
 8004eb8:	08004ed5 	.word	0x08004ed5
 8004ebc:	08004edd 	.word	0x08004edd
 8004ec0:	08004ee5 	.word	0x08004ee5
 8004ec4:	08004eed 	.word	0x08004eed
 8004ec8:	08004ef5 	.word	0x08004ef5
 8004ecc:	2300      	movs	r3, #0
 8004ece:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ed2:	e1b6      	b.n	8005242 <UART_SetConfig+0x5a6>
 8004ed4:	2304      	movs	r3, #4
 8004ed6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004eda:	e1b2      	b.n	8005242 <UART_SetConfig+0x5a6>
 8004edc:	2308      	movs	r3, #8
 8004ede:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ee2:	e1ae      	b.n	8005242 <UART_SetConfig+0x5a6>
 8004ee4:	2310      	movs	r3, #16
 8004ee6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004eea:	e1aa      	b.n	8005242 <UART_SetConfig+0x5a6>
 8004eec:	2320      	movs	r3, #32
 8004eee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ef2:	e1a6      	b.n	8005242 <UART_SetConfig+0x5a6>
 8004ef4:	2340      	movs	r3, #64	@ 0x40
 8004ef6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004efa:	e1a2      	b.n	8005242 <UART_SetConfig+0x5a6>
 8004efc:	2380      	movs	r3, #128	@ 0x80
 8004efe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f02:	e19e      	b.n	8005242 <UART_SetConfig+0x5a6>
 8004f04:	697b      	ldr	r3, [r7, #20]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4a35      	ldr	r2, [pc, #212]	@ (8004fe0 <UART_SetConfig+0x344>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d130      	bne.n	8004f70 <UART_SetConfig+0x2d4>
 8004f0e:	4b31      	ldr	r3, [pc, #196]	@ (8004fd4 <UART_SetConfig+0x338>)
 8004f10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f12:	f003 0307 	and.w	r3, r3, #7
 8004f16:	2b05      	cmp	r3, #5
 8004f18:	d826      	bhi.n	8004f68 <UART_SetConfig+0x2cc>
 8004f1a:	a201      	add	r2, pc, #4	@ (adr r2, 8004f20 <UART_SetConfig+0x284>)
 8004f1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f20:	08004f39 	.word	0x08004f39
 8004f24:	08004f41 	.word	0x08004f41
 8004f28:	08004f49 	.word	0x08004f49
 8004f2c:	08004f51 	.word	0x08004f51
 8004f30:	08004f59 	.word	0x08004f59
 8004f34:	08004f61 	.word	0x08004f61
 8004f38:	2300      	movs	r3, #0
 8004f3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f3e:	e180      	b.n	8005242 <UART_SetConfig+0x5a6>
 8004f40:	2304      	movs	r3, #4
 8004f42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f46:	e17c      	b.n	8005242 <UART_SetConfig+0x5a6>
 8004f48:	2308      	movs	r3, #8
 8004f4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f4e:	e178      	b.n	8005242 <UART_SetConfig+0x5a6>
 8004f50:	2310      	movs	r3, #16
 8004f52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f56:	e174      	b.n	8005242 <UART_SetConfig+0x5a6>
 8004f58:	2320      	movs	r3, #32
 8004f5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f5e:	e170      	b.n	8005242 <UART_SetConfig+0x5a6>
 8004f60:	2340      	movs	r3, #64	@ 0x40
 8004f62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f66:	e16c      	b.n	8005242 <UART_SetConfig+0x5a6>
 8004f68:	2380      	movs	r3, #128	@ 0x80
 8004f6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f6e:	e168      	b.n	8005242 <UART_SetConfig+0x5a6>
 8004f70:	697b      	ldr	r3, [r7, #20]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a1b      	ldr	r2, [pc, #108]	@ (8004fe4 <UART_SetConfig+0x348>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d142      	bne.n	8005000 <UART_SetConfig+0x364>
 8004f7a:	4b16      	ldr	r3, [pc, #88]	@ (8004fd4 <UART_SetConfig+0x338>)
 8004f7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f7e:	f003 0307 	and.w	r3, r3, #7
 8004f82:	2b05      	cmp	r3, #5
 8004f84:	d838      	bhi.n	8004ff8 <UART_SetConfig+0x35c>
 8004f86:	a201      	add	r2, pc, #4	@ (adr r2, 8004f8c <UART_SetConfig+0x2f0>)
 8004f88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f8c:	08004fa5 	.word	0x08004fa5
 8004f90:	08004fad 	.word	0x08004fad
 8004f94:	08004fb5 	.word	0x08004fb5
 8004f98:	08004fbd 	.word	0x08004fbd
 8004f9c:	08004fe9 	.word	0x08004fe9
 8004fa0:	08004ff1 	.word	0x08004ff1
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004faa:	e14a      	b.n	8005242 <UART_SetConfig+0x5a6>
 8004fac:	2304      	movs	r3, #4
 8004fae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fb2:	e146      	b.n	8005242 <UART_SetConfig+0x5a6>
 8004fb4:	2308      	movs	r3, #8
 8004fb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fba:	e142      	b.n	8005242 <UART_SetConfig+0x5a6>
 8004fbc:	2310      	movs	r3, #16
 8004fbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fc2:	e13e      	b.n	8005242 <UART_SetConfig+0x5a6>
 8004fc4:	cfff69f3 	.word	0xcfff69f3
 8004fc8:	58000c00 	.word	0x58000c00
 8004fcc:	11fff4ff 	.word	0x11fff4ff
 8004fd0:	40011000 	.word	0x40011000
 8004fd4:	58024400 	.word	0x58024400
 8004fd8:	40004400 	.word	0x40004400
 8004fdc:	40004800 	.word	0x40004800
 8004fe0:	40004c00 	.word	0x40004c00
 8004fe4:	40005000 	.word	0x40005000
 8004fe8:	2320      	movs	r3, #32
 8004fea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004fee:	e128      	b.n	8005242 <UART_SetConfig+0x5a6>
 8004ff0:	2340      	movs	r3, #64	@ 0x40
 8004ff2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ff6:	e124      	b.n	8005242 <UART_SetConfig+0x5a6>
 8004ff8:	2380      	movs	r3, #128	@ 0x80
 8004ffa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ffe:	e120      	b.n	8005242 <UART_SetConfig+0x5a6>
 8005000:	697b      	ldr	r3, [r7, #20]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	4acb      	ldr	r2, [pc, #812]	@ (8005334 <UART_SetConfig+0x698>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d176      	bne.n	80050f8 <UART_SetConfig+0x45c>
 800500a:	4bcb      	ldr	r3, [pc, #812]	@ (8005338 <UART_SetConfig+0x69c>)
 800500c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800500e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005012:	2b28      	cmp	r3, #40	@ 0x28
 8005014:	d86c      	bhi.n	80050f0 <UART_SetConfig+0x454>
 8005016:	a201      	add	r2, pc, #4	@ (adr r2, 800501c <UART_SetConfig+0x380>)
 8005018:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800501c:	080050c1 	.word	0x080050c1
 8005020:	080050f1 	.word	0x080050f1
 8005024:	080050f1 	.word	0x080050f1
 8005028:	080050f1 	.word	0x080050f1
 800502c:	080050f1 	.word	0x080050f1
 8005030:	080050f1 	.word	0x080050f1
 8005034:	080050f1 	.word	0x080050f1
 8005038:	080050f1 	.word	0x080050f1
 800503c:	080050c9 	.word	0x080050c9
 8005040:	080050f1 	.word	0x080050f1
 8005044:	080050f1 	.word	0x080050f1
 8005048:	080050f1 	.word	0x080050f1
 800504c:	080050f1 	.word	0x080050f1
 8005050:	080050f1 	.word	0x080050f1
 8005054:	080050f1 	.word	0x080050f1
 8005058:	080050f1 	.word	0x080050f1
 800505c:	080050d1 	.word	0x080050d1
 8005060:	080050f1 	.word	0x080050f1
 8005064:	080050f1 	.word	0x080050f1
 8005068:	080050f1 	.word	0x080050f1
 800506c:	080050f1 	.word	0x080050f1
 8005070:	080050f1 	.word	0x080050f1
 8005074:	080050f1 	.word	0x080050f1
 8005078:	080050f1 	.word	0x080050f1
 800507c:	080050d9 	.word	0x080050d9
 8005080:	080050f1 	.word	0x080050f1
 8005084:	080050f1 	.word	0x080050f1
 8005088:	080050f1 	.word	0x080050f1
 800508c:	080050f1 	.word	0x080050f1
 8005090:	080050f1 	.word	0x080050f1
 8005094:	080050f1 	.word	0x080050f1
 8005098:	080050f1 	.word	0x080050f1
 800509c:	080050e1 	.word	0x080050e1
 80050a0:	080050f1 	.word	0x080050f1
 80050a4:	080050f1 	.word	0x080050f1
 80050a8:	080050f1 	.word	0x080050f1
 80050ac:	080050f1 	.word	0x080050f1
 80050b0:	080050f1 	.word	0x080050f1
 80050b4:	080050f1 	.word	0x080050f1
 80050b8:	080050f1 	.word	0x080050f1
 80050bc:	080050e9 	.word	0x080050e9
 80050c0:	2301      	movs	r3, #1
 80050c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050c6:	e0bc      	b.n	8005242 <UART_SetConfig+0x5a6>
 80050c8:	2304      	movs	r3, #4
 80050ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050ce:	e0b8      	b.n	8005242 <UART_SetConfig+0x5a6>
 80050d0:	2308      	movs	r3, #8
 80050d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050d6:	e0b4      	b.n	8005242 <UART_SetConfig+0x5a6>
 80050d8:	2310      	movs	r3, #16
 80050da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050de:	e0b0      	b.n	8005242 <UART_SetConfig+0x5a6>
 80050e0:	2320      	movs	r3, #32
 80050e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050e6:	e0ac      	b.n	8005242 <UART_SetConfig+0x5a6>
 80050e8:	2340      	movs	r3, #64	@ 0x40
 80050ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050ee:	e0a8      	b.n	8005242 <UART_SetConfig+0x5a6>
 80050f0:	2380      	movs	r3, #128	@ 0x80
 80050f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80050f6:	e0a4      	b.n	8005242 <UART_SetConfig+0x5a6>
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	4a8f      	ldr	r2, [pc, #572]	@ (800533c <UART_SetConfig+0x6a0>)
 80050fe:	4293      	cmp	r3, r2
 8005100:	d130      	bne.n	8005164 <UART_SetConfig+0x4c8>
 8005102:	4b8d      	ldr	r3, [pc, #564]	@ (8005338 <UART_SetConfig+0x69c>)
 8005104:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005106:	f003 0307 	and.w	r3, r3, #7
 800510a:	2b05      	cmp	r3, #5
 800510c:	d826      	bhi.n	800515c <UART_SetConfig+0x4c0>
 800510e:	a201      	add	r2, pc, #4	@ (adr r2, 8005114 <UART_SetConfig+0x478>)
 8005110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005114:	0800512d 	.word	0x0800512d
 8005118:	08005135 	.word	0x08005135
 800511c:	0800513d 	.word	0x0800513d
 8005120:	08005145 	.word	0x08005145
 8005124:	0800514d 	.word	0x0800514d
 8005128:	08005155 	.word	0x08005155
 800512c:	2300      	movs	r3, #0
 800512e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005132:	e086      	b.n	8005242 <UART_SetConfig+0x5a6>
 8005134:	2304      	movs	r3, #4
 8005136:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800513a:	e082      	b.n	8005242 <UART_SetConfig+0x5a6>
 800513c:	2308      	movs	r3, #8
 800513e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005142:	e07e      	b.n	8005242 <UART_SetConfig+0x5a6>
 8005144:	2310      	movs	r3, #16
 8005146:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800514a:	e07a      	b.n	8005242 <UART_SetConfig+0x5a6>
 800514c:	2320      	movs	r3, #32
 800514e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005152:	e076      	b.n	8005242 <UART_SetConfig+0x5a6>
 8005154:	2340      	movs	r3, #64	@ 0x40
 8005156:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800515a:	e072      	b.n	8005242 <UART_SetConfig+0x5a6>
 800515c:	2380      	movs	r3, #128	@ 0x80
 800515e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005162:	e06e      	b.n	8005242 <UART_SetConfig+0x5a6>
 8005164:	697b      	ldr	r3, [r7, #20]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	4a75      	ldr	r2, [pc, #468]	@ (8005340 <UART_SetConfig+0x6a4>)
 800516a:	4293      	cmp	r3, r2
 800516c:	d130      	bne.n	80051d0 <UART_SetConfig+0x534>
 800516e:	4b72      	ldr	r3, [pc, #456]	@ (8005338 <UART_SetConfig+0x69c>)
 8005170:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005172:	f003 0307 	and.w	r3, r3, #7
 8005176:	2b05      	cmp	r3, #5
 8005178:	d826      	bhi.n	80051c8 <UART_SetConfig+0x52c>
 800517a:	a201      	add	r2, pc, #4	@ (adr r2, 8005180 <UART_SetConfig+0x4e4>)
 800517c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005180:	08005199 	.word	0x08005199
 8005184:	080051a1 	.word	0x080051a1
 8005188:	080051a9 	.word	0x080051a9
 800518c:	080051b1 	.word	0x080051b1
 8005190:	080051b9 	.word	0x080051b9
 8005194:	080051c1 	.word	0x080051c1
 8005198:	2300      	movs	r3, #0
 800519a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800519e:	e050      	b.n	8005242 <UART_SetConfig+0x5a6>
 80051a0:	2304      	movs	r3, #4
 80051a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051a6:	e04c      	b.n	8005242 <UART_SetConfig+0x5a6>
 80051a8:	2308      	movs	r3, #8
 80051aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051ae:	e048      	b.n	8005242 <UART_SetConfig+0x5a6>
 80051b0:	2310      	movs	r3, #16
 80051b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051b6:	e044      	b.n	8005242 <UART_SetConfig+0x5a6>
 80051b8:	2320      	movs	r3, #32
 80051ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051be:	e040      	b.n	8005242 <UART_SetConfig+0x5a6>
 80051c0:	2340      	movs	r3, #64	@ 0x40
 80051c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051c6:	e03c      	b.n	8005242 <UART_SetConfig+0x5a6>
 80051c8:	2380      	movs	r3, #128	@ 0x80
 80051ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051ce:	e038      	b.n	8005242 <UART_SetConfig+0x5a6>
 80051d0:	697b      	ldr	r3, [r7, #20]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4a5b      	ldr	r2, [pc, #364]	@ (8005344 <UART_SetConfig+0x6a8>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d130      	bne.n	800523c <UART_SetConfig+0x5a0>
 80051da:	4b57      	ldr	r3, [pc, #348]	@ (8005338 <UART_SetConfig+0x69c>)
 80051dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051de:	f003 0307 	and.w	r3, r3, #7
 80051e2:	2b05      	cmp	r3, #5
 80051e4:	d826      	bhi.n	8005234 <UART_SetConfig+0x598>
 80051e6:	a201      	add	r2, pc, #4	@ (adr r2, 80051ec <UART_SetConfig+0x550>)
 80051e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051ec:	08005205 	.word	0x08005205
 80051f0:	0800520d 	.word	0x0800520d
 80051f4:	08005215 	.word	0x08005215
 80051f8:	0800521d 	.word	0x0800521d
 80051fc:	08005225 	.word	0x08005225
 8005200:	0800522d 	.word	0x0800522d
 8005204:	2302      	movs	r3, #2
 8005206:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800520a:	e01a      	b.n	8005242 <UART_SetConfig+0x5a6>
 800520c:	2304      	movs	r3, #4
 800520e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005212:	e016      	b.n	8005242 <UART_SetConfig+0x5a6>
 8005214:	2308      	movs	r3, #8
 8005216:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800521a:	e012      	b.n	8005242 <UART_SetConfig+0x5a6>
 800521c:	2310      	movs	r3, #16
 800521e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005222:	e00e      	b.n	8005242 <UART_SetConfig+0x5a6>
 8005224:	2320      	movs	r3, #32
 8005226:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800522a:	e00a      	b.n	8005242 <UART_SetConfig+0x5a6>
 800522c:	2340      	movs	r3, #64	@ 0x40
 800522e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005232:	e006      	b.n	8005242 <UART_SetConfig+0x5a6>
 8005234:	2380      	movs	r3, #128	@ 0x80
 8005236:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800523a:	e002      	b.n	8005242 <UART_SetConfig+0x5a6>
 800523c:	2380      	movs	r3, #128	@ 0x80
 800523e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005242:	697b      	ldr	r3, [r7, #20]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4a3f      	ldr	r2, [pc, #252]	@ (8005344 <UART_SetConfig+0x6a8>)
 8005248:	4293      	cmp	r3, r2
 800524a:	f040 80f8 	bne.w	800543e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800524e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005252:	2b20      	cmp	r3, #32
 8005254:	dc46      	bgt.n	80052e4 <UART_SetConfig+0x648>
 8005256:	2b02      	cmp	r3, #2
 8005258:	f2c0 8082 	blt.w	8005360 <UART_SetConfig+0x6c4>
 800525c:	3b02      	subs	r3, #2
 800525e:	2b1e      	cmp	r3, #30
 8005260:	d87e      	bhi.n	8005360 <UART_SetConfig+0x6c4>
 8005262:	a201      	add	r2, pc, #4	@ (adr r2, 8005268 <UART_SetConfig+0x5cc>)
 8005264:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005268:	080052eb 	.word	0x080052eb
 800526c:	08005361 	.word	0x08005361
 8005270:	080052f3 	.word	0x080052f3
 8005274:	08005361 	.word	0x08005361
 8005278:	08005361 	.word	0x08005361
 800527c:	08005361 	.word	0x08005361
 8005280:	08005303 	.word	0x08005303
 8005284:	08005361 	.word	0x08005361
 8005288:	08005361 	.word	0x08005361
 800528c:	08005361 	.word	0x08005361
 8005290:	08005361 	.word	0x08005361
 8005294:	08005361 	.word	0x08005361
 8005298:	08005361 	.word	0x08005361
 800529c:	08005361 	.word	0x08005361
 80052a0:	08005313 	.word	0x08005313
 80052a4:	08005361 	.word	0x08005361
 80052a8:	08005361 	.word	0x08005361
 80052ac:	08005361 	.word	0x08005361
 80052b0:	08005361 	.word	0x08005361
 80052b4:	08005361 	.word	0x08005361
 80052b8:	08005361 	.word	0x08005361
 80052bc:	08005361 	.word	0x08005361
 80052c0:	08005361 	.word	0x08005361
 80052c4:	08005361 	.word	0x08005361
 80052c8:	08005361 	.word	0x08005361
 80052cc:	08005361 	.word	0x08005361
 80052d0:	08005361 	.word	0x08005361
 80052d4:	08005361 	.word	0x08005361
 80052d8:	08005361 	.word	0x08005361
 80052dc:	08005361 	.word	0x08005361
 80052e0:	08005353 	.word	0x08005353
 80052e4:	2b40      	cmp	r3, #64	@ 0x40
 80052e6:	d037      	beq.n	8005358 <UART_SetConfig+0x6bc>
 80052e8:	e03a      	b.n	8005360 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80052ea:	f7fe ffd7 	bl	800429c <HAL_RCCEx_GetD3PCLK1Freq>
 80052ee:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80052f0:	e03c      	b.n	800536c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80052f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80052f6:	4618      	mov	r0, r3
 80052f8:	f7fe ffe6 	bl	80042c8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80052fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005300:	e034      	b.n	800536c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005302:	f107 0318 	add.w	r3, r7, #24
 8005306:	4618      	mov	r0, r3
 8005308:	f7ff f932 	bl	8004570 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800530c:	69fb      	ldr	r3, [r7, #28]
 800530e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005310:	e02c      	b.n	800536c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005312:	4b09      	ldr	r3, [pc, #36]	@ (8005338 <UART_SetConfig+0x69c>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f003 0320 	and.w	r3, r3, #32
 800531a:	2b00      	cmp	r3, #0
 800531c:	d016      	beq.n	800534c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800531e:	4b06      	ldr	r3, [pc, #24]	@ (8005338 <UART_SetConfig+0x69c>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	08db      	lsrs	r3, r3, #3
 8005324:	f003 0303 	and.w	r3, r3, #3
 8005328:	4a07      	ldr	r2, [pc, #28]	@ (8005348 <UART_SetConfig+0x6ac>)
 800532a:	fa22 f303 	lsr.w	r3, r2, r3
 800532e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005330:	e01c      	b.n	800536c <UART_SetConfig+0x6d0>
 8005332:	bf00      	nop
 8005334:	40011400 	.word	0x40011400
 8005338:	58024400 	.word	0x58024400
 800533c:	40007800 	.word	0x40007800
 8005340:	40007c00 	.word	0x40007c00
 8005344:	58000c00 	.word	0x58000c00
 8005348:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800534c:	4b9d      	ldr	r3, [pc, #628]	@ (80055c4 <UART_SetConfig+0x928>)
 800534e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005350:	e00c      	b.n	800536c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005352:	4b9d      	ldr	r3, [pc, #628]	@ (80055c8 <UART_SetConfig+0x92c>)
 8005354:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005356:	e009      	b.n	800536c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005358:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800535c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800535e:	e005      	b.n	800536c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8005360:	2300      	movs	r3, #0
 8005362:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005364:	2301      	movs	r3, #1
 8005366:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800536a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800536c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800536e:	2b00      	cmp	r3, #0
 8005370:	f000 81de 	beq.w	8005730 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005374:	697b      	ldr	r3, [r7, #20]
 8005376:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005378:	4a94      	ldr	r2, [pc, #592]	@ (80055cc <UART_SetConfig+0x930>)
 800537a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800537e:	461a      	mov	r2, r3
 8005380:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005382:	fbb3 f3f2 	udiv	r3, r3, r2
 8005386:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	685a      	ldr	r2, [r3, #4]
 800538c:	4613      	mov	r3, r2
 800538e:	005b      	lsls	r3, r3, #1
 8005390:	4413      	add	r3, r2
 8005392:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005394:	429a      	cmp	r2, r3
 8005396:	d305      	bcc.n	80053a4 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005398:	697b      	ldr	r3, [r7, #20]
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800539e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80053a0:	429a      	cmp	r2, r3
 80053a2:	d903      	bls.n	80053ac <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80053a4:	2301      	movs	r3, #1
 80053a6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80053aa:	e1c1      	b.n	8005730 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80053ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053ae:	2200      	movs	r2, #0
 80053b0:	60bb      	str	r3, [r7, #8]
 80053b2:	60fa      	str	r2, [r7, #12]
 80053b4:	697b      	ldr	r3, [r7, #20]
 80053b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053b8:	4a84      	ldr	r2, [pc, #528]	@ (80055cc <UART_SetConfig+0x930>)
 80053ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80053be:	b29b      	uxth	r3, r3
 80053c0:	2200      	movs	r2, #0
 80053c2:	603b      	str	r3, [r7, #0]
 80053c4:	607a      	str	r2, [r7, #4]
 80053c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80053ca:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80053ce:	f7fa ffdf 	bl	8000390 <__aeabi_uldivmod>
 80053d2:	4602      	mov	r2, r0
 80053d4:	460b      	mov	r3, r1
 80053d6:	4610      	mov	r0, r2
 80053d8:	4619      	mov	r1, r3
 80053da:	f04f 0200 	mov.w	r2, #0
 80053de:	f04f 0300 	mov.w	r3, #0
 80053e2:	020b      	lsls	r3, r1, #8
 80053e4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80053e8:	0202      	lsls	r2, r0, #8
 80053ea:	6979      	ldr	r1, [r7, #20]
 80053ec:	6849      	ldr	r1, [r1, #4]
 80053ee:	0849      	lsrs	r1, r1, #1
 80053f0:	2000      	movs	r0, #0
 80053f2:	460c      	mov	r4, r1
 80053f4:	4605      	mov	r5, r0
 80053f6:	eb12 0804 	adds.w	r8, r2, r4
 80053fa:	eb43 0905 	adc.w	r9, r3, r5
 80053fe:	697b      	ldr	r3, [r7, #20]
 8005400:	685b      	ldr	r3, [r3, #4]
 8005402:	2200      	movs	r2, #0
 8005404:	469a      	mov	sl, r3
 8005406:	4693      	mov	fp, r2
 8005408:	4652      	mov	r2, sl
 800540a:	465b      	mov	r3, fp
 800540c:	4640      	mov	r0, r8
 800540e:	4649      	mov	r1, r9
 8005410:	f7fa ffbe 	bl	8000390 <__aeabi_uldivmod>
 8005414:	4602      	mov	r2, r0
 8005416:	460b      	mov	r3, r1
 8005418:	4613      	mov	r3, r2
 800541a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800541c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800541e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005422:	d308      	bcc.n	8005436 <UART_SetConfig+0x79a>
 8005424:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005426:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800542a:	d204      	bcs.n	8005436 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800542c:	697b      	ldr	r3, [r7, #20]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005432:	60da      	str	r2, [r3, #12]
 8005434:	e17c      	b.n	8005730 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8005436:	2301      	movs	r3, #1
 8005438:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800543c:	e178      	b.n	8005730 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	69db      	ldr	r3, [r3, #28]
 8005442:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005446:	f040 80c5 	bne.w	80055d4 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800544a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800544e:	2b20      	cmp	r3, #32
 8005450:	dc48      	bgt.n	80054e4 <UART_SetConfig+0x848>
 8005452:	2b00      	cmp	r3, #0
 8005454:	db7b      	blt.n	800554e <UART_SetConfig+0x8b2>
 8005456:	2b20      	cmp	r3, #32
 8005458:	d879      	bhi.n	800554e <UART_SetConfig+0x8b2>
 800545a:	a201      	add	r2, pc, #4	@ (adr r2, 8005460 <UART_SetConfig+0x7c4>)
 800545c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005460:	080054eb 	.word	0x080054eb
 8005464:	080054f3 	.word	0x080054f3
 8005468:	0800554f 	.word	0x0800554f
 800546c:	0800554f 	.word	0x0800554f
 8005470:	080054fb 	.word	0x080054fb
 8005474:	0800554f 	.word	0x0800554f
 8005478:	0800554f 	.word	0x0800554f
 800547c:	0800554f 	.word	0x0800554f
 8005480:	0800550b 	.word	0x0800550b
 8005484:	0800554f 	.word	0x0800554f
 8005488:	0800554f 	.word	0x0800554f
 800548c:	0800554f 	.word	0x0800554f
 8005490:	0800554f 	.word	0x0800554f
 8005494:	0800554f 	.word	0x0800554f
 8005498:	0800554f 	.word	0x0800554f
 800549c:	0800554f 	.word	0x0800554f
 80054a0:	0800551b 	.word	0x0800551b
 80054a4:	0800554f 	.word	0x0800554f
 80054a8:	0800554f 	.word	0x0800554f
 80054ac:	0800554f 	.word	0x0800554f
 80054b0:	0800554f 	.word	0x0800554f
 80054b4:	0800554f 	.word	0x0800554f
 80054b8:	0800554f 	.word	0x0800554f
 80054bc:	0800554f 	.word	0x0800554f
 80054c0:	0800554f 	.word	0x0800554f
 80054c4:	0800554f 	.word	0x0800554f
 80054c8:	0800554f 	.word	0x0800554f
 80054cc:	0800554f 	.word	0x0800554f
 80054d0:	0800554f 	.word	0x0800554f
 80054d4:	0800554f 	.word	0x0800554f
 80054d8:	0800554f 	.word	0x0800554f
 80054dc:	0800554f 	.word	0x0800554f
 80054e0:	08005541 	.word	0x08005541
 80054e4:	2b40      	cmp	r3, #64	@ 0x40
 80054e6:	d02e      	beq.n	8005546 <UART_SetConfig+0x8aa>
 80054e8:	e031      	b.n	800554e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80054ea:	f7fd fca1 	bl	8002e30 <HAL_RCC_GetPCLK1Freq>
 80054ee:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80054f0:	e033      	b.n	800555a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80054f2:	f7fd fcb3 	bl	8002e5c <HAL_RCC_GetPCLK2Freq>
 80054f6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80054f8:	e02f      	b.n	800555a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80054fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80054fe:	4618      	mov	r0, r3
 8005500:	f7fe fee2 	bl	80042c8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005504:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005506:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005508:	e027      	b.n	800555a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800550a:	f107 0318 	add.w	r3, r7, #24
 800550e:	4618      	mov	r0, r3
 8005510:	f7ff f82e 	bl	8004570 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005514:	69fb      	ldr	r3, [r7, #28]
 8005516:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005518:	e01f      	b.n	800555a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800551a:	4b2d      	ldr	r3, [pc, #180]	@ (80055d0 <UART_SetConfig+0x934>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f003 0320 	and.w	r3, r3, #32
 8005522:	2b00      	cmp	r3, #0
 8005524:	d009      	beq.n	800553a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005526:	4b2a      	ldr	r3, [pc, #168]	@ (80055d0 <UART_SetConfig+0x934>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	08db      	lsrs	r3, r3, #3
 800552c:	f003 0303 	and.w	r3, r3, #3
 8005530:	4a24      	ldr	r2, [pc, #144]	@ (80055c4 <UART_SetConfig+0x928>)
 8005532:	fa22 f303 	lsr.w	r3, r2, r3
 8005536:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005538:	e00f      	b.n	800555a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800553a:	4b22      	ldr	r3, [pc, #136]	@ (80055c4 <UART_SetConfig+0x928>)
 800553c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800553e:	e00c      	b.n	800555a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005540:	4b21      	ldr	r3, [pc, #132]	@ (80055c8 <UART_SetConfig+0x92c>)
 8005542:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005544:	e009      	b.n	800555a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005546:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800554a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800554c:	e005      	b.n	800555a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800554e:	2300      	movs	r3, #0
 8005550:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005552:	2301      	movs	r3, #1
 8005554:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005558:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800555a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800555c:	2b00      	cmp	r3, #0
 800555e:	f000 80e7 	beq.w	8005730 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005566:	4a19      	ldr	r2, [pc, #100]	@ (80055cc <UART_SetConfig+0x930>)
 8005568:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800556c:	461a      	mov	r2, r3
 800556e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005570:	fbb3 f3f2 	udiv	r3, r3, r2
 8005574:	005a      	lsls	r2, r3, #1
 8005576:	697b      	ldr	r3, [r7, #20]
 8005578:	685b      	ldr	r3, [r3, #4]
 800557a:	085b      	lsrs	r3, r3, #1
 800557c:	441a      	add	r2, r3
 800557e:	697b      	ldr	r3, [r7, #20]
 8005580:	685b      	ldr	r3, [r3, #4]
 8005582:	fbb2 f3f3 	udiv	r3, r2, r3
 8005586:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005588:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800558a:	2b0f      	cmp	r3, #15
 800558c:	d916      	bls.n	80055bc <UART_SetConfig+0x920>
 800558e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005590:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005594:	d212      	bcs.n	80055bc <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005596:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005598:	b29b      	uxth	r3, r3
 800559a:	f023 030f 	bic.w	r3, r3, #15
 800559e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80055a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055a2:	085b      	lsrs	r3, r3, #1
 80055a4:	b29b      	uxth	r3, r3
 80055a6:	f003 0307 	and.w	r3, r3, #7
 80055aa:	b29a      	uxth	r2, r3
 80055ac:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80055ae:	4313      	orrs	r3, r2
 80055b0:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80055b2:	697b      	ldr	r3, [r7, #20]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80055b8:	60da      	str	r2, [r3, #12]
 80055ba:	e0b9      	b.n	8005730 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80055bc:	2301      	movs	r3, #1
 80055be:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80055c2:	e0b5      	b.n	8005730 <UART_SetConfig+0xa94>
 80055c4:	03d09000 	.word	0x03d09000
 80055c8:	003d0900 	.word	0x003d0900
 80055cc:	08006808 	.word	0x08006808
 80055d0:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80055d4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80055d8:	2b20      	cmp	r3, #32
 80055da:	dc49      	bgt.n	8005670 <UART_SetConfig+0x9d4>
 80055dc:	2b00      	cmp	r3, #0
 80055de:	db7c      	blt.n	80056da <UART_SetConfig+0xa3e>
 80055e0:	2b20      	cmp	r3, #32
 80055e2:	d87a      	bhi.n	80056da <UART_SetConfig+0xa3e>
 80055e4:	a201      	add	r2, pc, #4	@ (adr r2, 80055ec <UART_SetConfig+0x950>)
 80055e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055ea:	bf00      	nop
 80055ec:	08005677 	.word	0x08005677
 80055f0:	0800567f 	.word	0x0800567f
 80055f4:	080056db 	.word	0x080056db
 80055f8:	080056db 	.word	0x080056db
 80055fc:	08005687 	.word	0x08005687
 8005600:	080056db 	.word	0x080056db
 8005604:	080056db 	.word	0x080056db
 8005608:	080056db 	.word	0x080056db
 800560c:	08005697 	.word	0x08005697
 8005610:	080056db 	.word	0x080056db
 8005614:	080056db 	.word	0x080056db
 8005618:	080056db 	.word	0x080056db
 800561c:	080056db 	.word	0x080056db
 8005620:	080056db 	.word	0x080056db
 8005624:	080056db 	.word	0x080056db
 8005628:	080056db 	.word	0x080056db
 800562c:	080056a7 	.word	0x080056a7
 8005630:	080056db 	.word	0x080056db
 8005634:	080056db 	.word	0x080056db
 8005638:	080056db 	.word	0x080056db
 800563c:	080056db 	.word	0x080056db
 8005640:	080056db 	.word	0x080056db
 8005644:	080056db 	.word	0x080056db
 8005648:	080056db 	.word	0x080056db
 800564c:	080056db 	.word	0x080056db
 8005650:	080056db 	.word	0x080056db
 8005654:	080056db 	.word	0x080056db
 8005658:	080056db 	.word	0x080056db
 800565c:	080056db 	.word	0x080056db
 8005660:	080056db 	.word	0x080056db
 8005664:	080056db 	.word	0x080056db
 8005668:	080056db 	.word	0x080056db
 800566c:	080056cd 	.word	0x080056cd
 8005670:	2b40      	cmp	r3, #64	@ 0x40
 8005672:	d02e      	beq.n	80056d2 <UART_SetConfig+0xa36>
 8005674:	e031      	b.n	80056da <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005676:	f7fd fbdb 	bl	8002e30 <HAL_RCC_GetPCLK1Freq>
 800567a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800567c:	e033      	b.n	80056e6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800567e:	f7fd fbed 	bl	8002e5c <HAL_RCC_GetPCLK2Freq>
 8005682:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005684:	e02f      	b.n	80056e6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005686:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800568a:	4618      	mov	r0, r3
 800568c:	f7fe fe1c 	bl	80042c8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005690:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005692:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005694:	e027      	b.n	80056e6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005696:	f107 0318 	add.w	r3, r7, #24
 800569a:	4618      	mov	r0, r3
 800569c:	f7fe ff68 	bl	8004570 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80056a0:	69fb      	ldr	r3, [r7, #28]
 80056a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056a4:	e01f      	b.n	80056e6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80056a6:	4b2d      	ldr	r3, [pc, #180]	@ (800575c <UART_SetConfig+0xac0>)
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f003 0320 	and.w	r3, r3, #32
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d009      	beq.n	80056c6 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80056b2:	4b2a      	ldr	r3, [pc, #168]	@ (800575c <UART_SetConfig+0xac0>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	08db      	lsrs	r3, r3, #3
 80056b8:	f003 0303 	and.w	r3, r3, #3
 80056bc:	4a28      	ldr	r2, [pc, #160]	@ (8005760 <UART_SetConfig+0xac4>)
 80056be:	fa22 f303 	lsr.w	r3, r2, r3
 80056c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80056c4:	e00f      	b.n	80056e6 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80056c6:	4b26      	ldr	r3, [pc, #152]	@ (8005760 <UART_SetConfig+0xac4>)
 80056c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056ca:	e00c      	b.n	80056e6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80056cc:	4b25      	ldr	r3, [pc, #148]	@ (8005764 <UART_SetConfig+0xac8>)
 80056ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056d0:	e009      	b.n	80056e6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80056d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80056d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056d8:	e005      	b.n	80056e6 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80056da:	2300      	movs	r3, #0
 80056dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80056de:	2301      	movs	r3, #1
 80056e0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80056e4:	bf00      	nop
    }

    if (pclk != 0U)
 80056e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d021      	beq.n	8005730 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80056ec:	697b      	ldr	r3, [r7, #20]
 80056ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056f0:	4a1d      	ldr	r2, [pc, #116]	@ (8005768 <UART_SetConfig+0xacc>)
 80056f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80056f6:	461a      	mov	r2, r3
 80056f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056fa:	fbb3 f2f2 	udiv	r2, r3, r2
 80056fe:	697b      	ldr	r3, [r7, #20]
 8005700:	685b      	ldr	r3, [r3, #4]
 8005702:	085b      	lsrs	r3, r3, #1
 8005704:	441a      	add	r2, r3
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	685b      	ldr	r3, [r3, #4]
 800570a:	fbb2 f3f3 	udiv	r3, r2, r3
 800570e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005710:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005712:	2b0f      	cmp	r3, #15
 8005714:	d909      	bls.n	800572a <UART_SetConfig+0xa8e>
 8005716:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005718:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800571c:	d205      	bcs.n	800572a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800571e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005720:	b29a      	uxth	r2, r3
 8005722:	697b      	ldr	r3, [r7, #20]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	60da      	str	r2, [r3, #12]
 8005728:	e002      	b.n	8005730 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800572a:	2301      	movs	r3, #1
 800572c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005730:	697b      	ldr	r3, [r7, #20]
 8005732:	2201      	movs	r2, #1
 8005734:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005738:	697b      	ldr	r3, [r7, #20]
 800573a:	2201      	movs	r2, #1
 800573c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005740:	697b      	ldr	r3, [r7, #20]
 8005742:	2200      	movs	r2, #0
 8005744:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005746:	697b      	ldr	r3, [r7, #20]
 8005748:	2200      	movs	r2, #0
 800574a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800574c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8005750:	4618      	mov	r0, r3
 8005752:	3748      	adds	r7, #72	@ 0x48
 8005754:	46bd      	mov	sp, r7
 8005756:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800575a:	bf00      	nop
 800575c:	58024400 	.word	0x58024400
 8005760:	03d09000 	.word	0x03d09000
 8005764:	003d0900 	.word	0x003d0900
 8005768:	08006808 	.word	0x08006808

0800576c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800576c:	b480      	push	{r7}
 800576e:	b083      	sub	sp, #12
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005778:	f003 0308 	and.w	r3, r3, #8
 800577c:	2b00      	cmp	r3, #0
 800577e:	d00a      	beq.n	8005796 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	685b      	ldr	r3, [r3, #4]
 8005786:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	430a      	orrs	r2, r1
 8005794:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800579a:	f003 0301 	and.w	r3, r3, #1
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d00a      	beq.n	80057b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	430a      	orrs	r2, r1
 80057b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057bc:	f003 0302 	and.w	r3, r3, #2
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d00a      	beq.n	80057da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	685b      	ldr	r3, [r3, #4]
 80057ca:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	430a      	orrs	r2, r1
 80057d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057de:	f003 0304 	and.w	r3, r3, #4
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d00a      	beq.n	80057fc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	685b      	ldr	r3, [r3, #4]
 80057ec:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	430a      	orrs	r2, r1
 80057fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005800:	f003 0310 	and.w	r3, r3, #16
 8005804:	2b00      	cmp	r3, #0
 8005806:	d00a      	beq.n	800581e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	689b      	ldr	r3, [r3, #8]
 800580e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	430a      	orrs	r2, r1
 800581c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005822:	f003 0320 	and.w	r3, r3, #32
 8005826:	2b00      	cmp	r3, #0
 8005828:	d00a      	beq.n	8005840 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	689b      	ldr	r3, [r3, #8]
 8005830:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	430a      	orrs	r2, r1
 800583e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005844:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005848:	2b00      	cmp	r3, #0
 800584a:	d01a      	beq.n	8005882 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	685b      	ldr	r3, [r3, #4]
 8005852:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	430a      	orrs	r2, r1
 8005860:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005866:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800586a:	d10a      	bne.n	8005882 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	685b      	ldr	r3, [r3, #4]
 8005872:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	430a      	orrs	r2, r1
 8005880:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005886:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800588a:	2b00      	cmp	r3, #0
 800588c:	d00a      	beq.n	80058a4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	685b      	ldr	r3, [r3, #4]
 8005894:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	430a      	orrs	r2, r1
 80058a2:	605a      	str	r2, [r3, #4]
  }
}
 80058a4:	bf00      	nop
 80058a6:	370c      	adds	r7, #12
 80058a8:	46bd      	mov	sp, r7
 80058aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ae:	4770      	bx	lr

080058b0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b098      	sub	sp, #96	@ 0x60
 80058b4:	af02      	add	r7, sp, #8
 80058b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2200      	movs	r2, #0
 80058bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80058c0:	f7fb fdcc 	bl	800145c <HAL_GetTick>
 80058c4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f003 0308 	and.w	r3, r3, #8
 80058d0:	2b08      	cmp	r3, #8
 80058d2:	d12f      	bne.n	8005934 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80058d4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80058d8:	9300      	str	r3, [sp, #0]
 80058da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80058dc:	2200      	movs	r2, #0
 80058de:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80058e2:	6878      	ldr	r0, [r7, #4]
 80058e4:	f000 f88e 	bl	8005a04 <UART_WaitOnFlagUntilTimeout>
 80058e8:	4603      	mov	r3, r0
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d022      	beq.n	8005934 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058f6:	e853 3f00 	ldrex	r3, [r3]
 80058fa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80058fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005902:	653b      	str	r3, [r7, #80]	@ 0x50
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	461a      	mov	r2, r3
 800590a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800590c:	647b      	str	r3, [r7, #68]	@ 0x44
 800590e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005910:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005912:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005914:	e841 2300 	strex	r3, r2, [r1]
 8005918:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800591a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800591c:	2b00      	cmp	r3, #0
 800591e:	d1e6      	bne.n	80058ee <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2220      	movs	r2, #32
 8005924:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2200      	movs	r2, #0
 800592c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005930:	2303      	movs	r3, #3
 8005932:	e063      	b.n	80059fc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f003 0304 	and.w	r3, r3, #4
 800593e:	2b04      	cmp	r3, #4
 8005940:	d149      	bne.n	80059d6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005942:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005946:	9300      	str	r3, [sp, #0]
 8005948:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800594a:	2200      	movs	r2, #0
 800594c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005950:	6878      	ldr	r0, [r7, #4]
 8005952:	f000 f857 	bl	8005a04 <UART_WaitOnFlagUntilTimeout>
 8005956:	4603      	mov	r3, r0
 8005958:	2b00      	cmp	r3, #0
 800595a:	d03c      	beq.n	80059d6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005964:	e853 3f00 	ldrex	r3, [r3]
 8005968:	623b      	str	r3, [r7, #32]
   return(result);
 800596a:	6a3b      	ldr	r3, [r7, #32]
 800596c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005970:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	461a      	mov	r2, r3
 8005978:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800597a:	633b      	str	r3, [r7, #48]	@ 0x30
 800597c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800597e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005980:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005982:	e841 2300 	strex	r3, r2, [r1]
 8005986:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005988:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800598a:	2b00      	cmp	r3, #0
 800598c:	d1e6      	bne.n	800595c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	3308      	adds	r3, #8
 8005994:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005996:	693b      	ldr	r3, [r7, #16]
 8005998:	e853 3f00 	ldrex	r3, [r3]
 800599c:	60fb      	str	r3, [r7, #12]
   return(result);
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	f023 0301 	bic.w	r3, r3, #1
 80059a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	3308      	adds	r3, #8
 80059ac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80059ae:	61fa      	str	r2, [r7, #28]
 80059b0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059b2:	69b9      	ldr	r1, [r7, #24]
 80059b4:	69fa      	ldr	r2, [r7, #28]
 80059b6:	e841 2300 	strex	r3, r2, [r1]
 80059ba:	617b      	str	r3, [r7, #20]
   return(result);
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d1e5      	bne.n	800598e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2220      	movs	r2, #32
 80059c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2200      	movs	r2, #0
 80059ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80059d2:	2303      	movs	r3, #3
 80059d4:	e012      	b.n	80059fc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2220      	movs	r2, #32
 80059da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2220      	movs	r2, #32
 80059e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2200      	movs	r2, #0
 80059ea:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2200      	movs	r2, #0
 80059f0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2200      	movs	r2, #0
 80059f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80059fa:	2300      	movs	r3, #0
}
 80059fc:	4618      	mov	r0, r3
 80059fe:	3758      	adds	r7, #88	@ 0x58
 8005a00:	46bd      	mov	sp, r7
 8005a02:	bd80      	pop	{r7, pc}

08005a04 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b084      	sub	sp, #16
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	60f8      	str	r0, [r7, #12]
 8005a0c:	60b9      	str	r1, [r7, #8]
 8005a0e:	603b      	str	r3, [r7, #0]
 8005a10:	4613      	mov	r3, r2
 8005a12:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a14:	e04f      	b.n	8005ab6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a16:	69bb      	ldr	r3, [r7, #24]
 8005a18:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a1c:	d04b      	beq.n	8005ab6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a1e:	f7fb fd1d 	bl	800145c <HAL_GetTick>
 8005a22:	4602      	mov	r2, r0
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	1ad3      	subs	r3, r2, r3
 8005a28:	69ba      	ldr	r2, [r7, #24]
 8005a2a:	429a      	cmp	r2, r3
 8005a2c:	d302      	bcc.n	8005a34 <UART_WaitOnFlagUntilTimeout+0x30>
 8005a2e:	69bb      	ldr	r3, [r7, #24]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d101      	bne.n	8005a38 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005a34:	2303      	movs	r3, #3
 8005a36:	e04e      	b.n	8005ad6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f003 0304 	and.w	r3, r3, #4
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d037      	beq.n	8005ab6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	2b80      	cmp	r3, #128	@ 0x80
 8005a4a:	d034      	beq.n	8005ab6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	2b40      	cmp	r3, #64	@ 0x40
 8005a50:	d031      	beq.n	8005ab6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	69db      	ldr	r3, [r3, #28]
 8005a58:	f003 0308 	and.w	r3, r3, #8
 8005a5c:	2b08      	cmp	r3, #8
 8005a5e:	d110      	bne.n	8005a82 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	2208      	movs	r2, #8
 8005a66:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005a68:	68f8      	ldr	r0, [r7, #12]
 8005a6a:	f000 f839 	bl	8005ae0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	2208      	movs	r2, #8
 8005a72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005a7e:	2301      	movs	r3, #1
 8005a80:	e029      	b.n	8005ad6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	69db      	ldr	r3, [r3, #28]
 8005a88:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a8c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a90:	d111      	bne.n	8005ab6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005a9a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005a9c:	68f8      	ldr	r0, [r7, #12]
 8005a9e:	f000 f81f 	bl	8005ae0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2220      	movs	r2, #32
 8005aa6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	2200      	movs	r2, #0
 8005aae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005ab2:	2303      	movs	r3, #3
 8005ab4:	e00f      	b.n	8005ad6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	69da      	ldr	r2, [r3, #28]
 8005abc:	68bb      	ldr	r3, [r7, #8]
 8005abe:	4013      	ands	r3, r2
 8005ac0:	68ba      	ldr	r2, [r7, #8]
 8005ac2:	429a      	cmp	r2, r3
 8005ac4:	bf0c      	ite	eq
 8005ac6:	2301      	moveq	r3, #1
 8005ac8:	2300      	movne	r3, #0
 8005aca:	b2db      	uxtb	r3, r3
 8005acc:	461a      	mov	r2, r3
 8005ace:	79fb      	ldrb	r3, [r7, #7]
 8005ad0:	429a      	cmp	r2, r3
 8005ad2:	d0a0      	beq.n	8005a16 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005ad4:	2300      	movs	r3, #0
}
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	3710      	adds	r7, #16
 8005ada:	46bd      	mov	sp, r7
 8005adc:	bd80      	pop	{r7, pc}
	...

08005ae0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005ae0:	b480      	push	{r7}
 8005ae2:	b095      	sub	sp, #84	@ 0x54
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005af0:	e853 3f00 	ldrex	r3, [r3]
 8005af4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005af6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005af8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005afc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	461a      	mov	r2, r3
 8005b04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b06:	643b      	str	r3, [r7, #64]	@ 0x40
 8005b08:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b0a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005b0c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005b0e:	e841 2300 	strex	r3, r2, [r1]
 8005b12:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005b14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d1e6      	bne.n	8005ae8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	3308      	adds	r3, #8
 8005b20:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b22:	6a3b      	ldr	r3, [r7, #32]
 8005b24:	e853 3f00 	ldrex	r3, [r3]
 8005b28:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b2a:	69fa      	ldr	r2, [r7, #28]
 8005b2c:	4b1e      	ldr	r3, [pc, #120]	@ (8005ba8 <UART_EndRxTransfer+0xc8>)
 8005b2e:	4013      	ands	r3, r2
 8005b30:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	3308      	adds	r3, #8
 8005b38:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005b3c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b3e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005b40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b42:	e841 2300 	strex	r3, r2, [r1]
 8005b46:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d1e5      	bne.n	8005b1a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b52:	2b01      	cmp	r3, #1
 8005b54:	d118      	bne.n	8005b88 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	e853 3f00 	ldrex	r3, [r3]
 8005b62:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b64:	68bb      	ldr	r3, [r7, #8]
 8005b66:	f023 0310 	bic.w	r3, r3, #16
 8005b6a:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	461a      	mov	r2, r3
 8005b72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005b74:	61bb      	str	r3, [r7, #24]
 8005b76:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b78:	6979      	ldr	r1, [r7, #20]
 8005b7a:	69ba      	ldr	r2, [r7, #24]
 8005b7c:	e841 2300 	strex	r3, r2, [r1]
 8005b80:	613b      	str	r3, [r7, #16]
   return(result);
 8005b82:	693b      	ldr	r3, [r7, #16]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d1e6      	bne.n	8005b56 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2220      	movs	r2, #32
 8005b8c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2200      	movs	r2, #0
 8005b94:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2200      	movs	r2, #0
 8005b9a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005b9c:	bf00      	nop
 8005b9e:	3754      	adds	r7, #84	@ 0x54
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba6:	4770      	bx	lr
 8005ba8:	effffffe 	.word	0xeffffffe

08005bac <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005bac:	b480      	push	{r7}
 8005bae:	b085      	sub	sp, #20
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005bba:	2b01      	cmp	r3, #1
 8005bbc:	d101      	bne.n	8005bc2 <HAL_UARTEx_DisableFifoMode+0x16>
 8005bbe:	2302      	movs	r3, #2
 8005bc0:	e027      	b.n	8005c12 <HAL_UARTEx_DisableFifoMode+0x66>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2201      	movs	r2, #1
 8005bc6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2224      	movs	r2, #36	@ 0x24
 8005bce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	681a      	ldr	r2, [r3, #0]
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f022 0201 	bic.w	r2, r2, #1
 8005be8:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005bf0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	68fa      	ldr	r2, [r7, #12]
 8005bfe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2220      	movs	r2, #32
 8005c04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005c10:	2300      	movs	r3, #0
}
 8005c12:	4618      	mov	r0, r3
 8005c14:	3714      	adds	r7, #20
 8005c16:	46bd      	mov	sp, r7
 8005c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1c:	4770      	bx	lr

08005c1e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005c1e:	b580      	push	{r7, lr}
 8005c20:	b084      	sub	sp, #16
 8005c22:	af00      	add	r7, sp, #0
 8005c24:	6078      	str	r0, [r7, #4]
 8005c26:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005c2e:	2b01      	cmp	r3, #1
 8005c30:	d101      	bne.n	8005c36 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005c32:	2302      	movs	r3, #2
 8005c34:	e02d      	b.n	8005c92 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2201      	movs	r2, #1
 8005c3a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2224      	movs	r2, #36	@ 0x24
 8005c42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	681a      	ldr	r2, [r3, #0]
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f022 0201 	bic.w	r2, r2, #1
 8005c5c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	689b      	ldr	r3, [r3, #8]
 8005c64:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	683a      	ldr	r2, [r7, #0]
 8005c6e:	430a      	orrs	r2, r1
 8005c70:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005c72:	6878      	ldr	r0, [r7, #4]
 8005c74:	f000 f850 	bl	8005d18 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	68fa      	ldr	r2, [r7, #12]
 8005c7e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2220      	movs	r2, #32
 8005c84:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2200      	movs	r2, #0
 8005c8c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005c90:	2300      	movs	r3, #0
}
 8005c92:	4618      	mov	r0, r3
 8005c94:	3710      	adds	r7, #16
 8005c96:	46bd      	mov	sp, r7
 8005c98:	bd80      	pop	{r7, pc}

08005c9a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005c9a:	b580      	push	{r7, lr}
 8005c9c:	b084      	sub	sp, #16
 8005c9e:	af00      	add	r7, sp, #0
 8005ca0:	6078      	str	r0, [r7, #4]
 8005ca2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005caa:	2b01      	cmp	r3, #1
 8005cac:	d101      	bne.n	8005cb2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005cae:	2302      	movs	r3, #2
 8005cb0:	e02d      	b.n	8005d0e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2201      	movs	r2, #1
 8005cb6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2224      	movs	r2, #36	@ 0x24
 8005cbe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	681a      	ldr	r2, [r3, #0]
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f022 0201 	bic.w	r2, r2, #1
 8005cd8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	689b      	ldr	r3, [r3, #8]
 8005ce0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	683a      	ldr	r2, [r7, #0]
 8005cea:	430a      	orrs	r2, r1
 8005cec:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005cee:	6878      	ldr	r0, [r7, #4]
 8005cf0:	f000 f812 	bl	8005d18 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	68fa      	ldr	r2, [r7, #12]
 8005cfa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2220      	movs	r2, #32
 8005d00:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2200      	movs	r2, #0
 8005d08:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005d0c:	2300      	movs	r3, #0
}
 8005d0e:	4618      	mov	r0, r3
 8005d10:	3710      	adds	r7, #16
 8005d12:	46bd      	mov	sp, r7
 8005d14:	bd80      	pop	{r7, pc}
	...

08005d18 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b085      	sub	sp, #20
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d108      	bne.n	8005d3a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2201      	movs	r2, #1
 8005d2c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2201      	movs	r2, #1
 8005d34:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005d38:	e031      	b.n	8005d9e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005d3a:	2310      	movs	r3, #16
 8005d3c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005d3e:	2310      	movs	r3, #16
 8005d40:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	689b      	ldr	r3, [r3, #8]
 8005d48:	0e5b      	lsrs	r3, r3, #25
 8005d4a:	b2db      	uxtb	r3, r3
 8005d4c:	f003 0307 	and.w	r3, r3, #7
 8005d50:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	689b      	ldr	r3, [r3, #8]
 8005d58:	0f5b      	lsrs	r3, r3, #29
 8005d5a:	b2db      	uxtb	r3, r3
 8005d5c:	f003 0307 	and.w	r3, r3, #7
 8005d60:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005d62:	7bbb      	ldrb	r3, [r7, #14]
 8005d64:	7b3a      	ldrb	r2, [r7, #12]
 8005d66:	4911      	ldr	r1, [pc, #68]	@ (8005dac <UARTEx_SetNbDataToProcess+0x94>)
 8005d68:	5c8a      	ldrb	r2, [r1, r2]
 8005d6a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005d6e:	7b3a      	ldrb	r2, [r7, #12]
 8005d70:	490f      	ldr	r1, [pc, #60]	@ (8005db0 <UARTEx_SetNbDataToProcess+0x98>)
 8005d72:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005d74:	fb93 f3f2 	sdiv	r3, r3, r2
 8005d78:	b29a      	uxth	r2, r3
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005d80:	7bfb      	ldrb	r3, [r7, #15]
 8005d82:	7b7a      	ldrb	r2, [r7, #13]
 8005d84:	4909      	ldr	r1, [pc, #36]	@ (8005dac <UARTEx_SetNbDataToProcess+0x94>)
 8005d86:	5c8a      	ldrb	r2, [r1, r2]
 8005d88:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005d8c:	7b7a      	ldrb	r2, [r7, #13]
 8005d8e:	4908      	ldr	r1, [pc, #32]	@ (8005db0 <UARTEx_SetNbDataToProcess+0x98>)
 8005d90:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005d92:	fb93 f3f2 	sdiv	r3, r3, r2
 8005d96:	b29a      	uxth	r2, r3
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005d9e:	bf00      	nop
 8005da0:	3714      	adds	r7, #20
 8005da2:	46bd      	mov	sp, r7
 8005da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da8:	4770      	bx	lr
 8005daa:	bf00      	nop
 8005dac:	08006820 	.word	0x08006820
 8005db0:	08006828 	.word	0x08006828

08005db4 <MX_MBEDTLS_Init>:

/* USER CODE END 2 */

/* MBEDTLS init function */
void MX_MBEDTLS_Init(void)
{
 8005db4:	b480      	push	{r7}
 8005db6:	af00      	add	r7, sp, #0
  */
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */

}
 8005db8:	bf00      	nop
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc0:	4770      	bx	lr
	...

08005dc4 <sbrk_aligned>:
 8005dc4:	b570      	push	{r4, r5, r6, lr}
 8005dc6:	4e0f      	ldr	r6, [pc, #60]	@ (8005e04 <sbrk_aligned+0x40>)
 8005dc8:	460c      	mov	r4, r1
 8005dca:	6831      	ldr	r1, [r6, #0]
 8005dcc:	4605      	mov	r5, r0
 8005dce:	b911      	cbnz	r1, 8005dd6 <sbrk_aligned+0x12>
 8005dd0:	f000 f904 	bl	8005fdc <_sbrk_r>
 8005dd4:	6030      	str	r0, [r6, #0]
 8005dd6:	4621      	mov	r1, r4
 8005dd8:	4628      	mov	r0, r5
 8005dda:	f000 f8ff 	bl	8005fdc <_sbrk_r>
 8005dde:	1c43      	adds	r3, r0, #1
 8005de0:	d103      	bne.n	8005dea <sbrk_aligned+0x26>
 8005de2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005de6:	4620      	mov	r0, r4
 8005de8:	bd70      	pop	{r4, r5, r6, pc}
 8005dea:	1cc4      	adds	r4, r0, #3
 8005dec:	f024 0403 	bic.w	r4, r4, #3
 8005df0:	42a0      	cmp	r0, r4
 8005df2:	d0f8      	beq.n	8005de6 <sbrk_aligned+0x22>
 8005df4:	1a21      	subs	r1, r4, r0
 8005df6:	4628      	mov	r0, r5
 8005df8:	f000 f8f0 	bl	8005fdc <_sbrk_r>
 8005dfc:	3001      	adds	r0, #1
 8005dfe:	d1f2      	bne.n	8005de6 <sbrk_aligned+0x22>
 8005e00:	e7ef      	b.n	8005de2 <sbrk_aligned+0x1e>
 8005e02:	bf00      	nop
 8005e04:	24000224 	.word	0x24000224

08005e08 <_malloc_r>:
 8005e08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e0c:	1ccd      	adds	r5, r1, #3
 8005e0e:	f025 0503 	bic.w	r5, r5, #3
 8005e12:	3508      	adds	r5, #8
 8005e14:	2d0c      	cmp	r5, #12
 8005e16:	bf38      	it	cc
 8005e18:	250c      	movcc	r5, #12
 8005e1a:	2d00      	cmp	r5, #0
 8005e1c:	4606      	mov	r6, r0
 8005e1e:	db01      	blt.n	8005e24 <_malloc_r+0x1c>
 8005e20:	42a9      	cmp	r1, r5
 8005e22:	d904      	bls.n	8005e2e <_malloc_r+0x26>
 8005e24:	230c      	movs	r3, #12
 8005e26:	6033      	str	r3, [r6, #0]
 8005e28:	2000      	movs	r0, #0
 8005e2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e2e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005f04 <_malloc_r+0xfc>
 8005e32:	f000 f869 	bl	8005f08 <__malloc_lock>
 8005e36:	f8d8 3000 	ldr.w	r3, [r8]
 8005e3a:	461c      	mov	r4, r3
 8005e3c:	bb44      	cbnz	r4, 8005e90 <_malloc_r+0x88>
 8005e3e:	4629      	mov	r1, r5
 8005e40:	4630      	mov	r0, r6
 8005e42:	f7ff ffbf 	bl	8005dc4 <sbrk_aligned>
 8005e46:	1c43      	adds	r3, r0, #1
 8005e48:	4604      	mov	r4, r0
 8005e4a:	d158      	bne.n	8005efe <_malloc_r+0xf6>
 8005e4c:	f8d8 4000 	ldr.w	r4, [r8]
 8005e50:	4627      	mov	r7, r4
 8005e52:	2f00      	cmp	r7, #0
 8005e54:	d143      	bne.n	8005ede <_malloc_r+0xd6>
 8005e56:	2c00      	cmp	r4, #0
 8005e58:	d04b      	beq.n	8005ef2 <_malloc_r+0xea>
 8005e5a:	6823      	ldr	r3, [r4, #0]
 8005e5c:	4639      	mov	r1, r7
 8005e5e:	4630      	mov	r0, r6
 8005e60:	eb04 0903 	add.w	r9, r4, r3
 8005e64:	f000 f8ba 	bl	8005fdc <_sbrk_r>
 8005e68:	4581      	cmp	r9, r0
 8005e6a:	d142      	bne.n	8005ef2 <_malloc_r+0xea>
 8005e6c:	6821      	ldr	r1, [r4, #0]
 8005e6e:	1a6d      	subs	r5, r5, r1
 8005e70:	4629      	mov	r1, r5
 8005e72:	4630      	mov	r0, r6
 8005e74:	f7ff ffa6 	bl	8005dc4 <sbrk_aligned>
 8005e78:	3001      	adds	r0, #1
 8005e7a:	d03a      	beq.n	8005ef2 <_malloc_r+0xea>
 8005e7c:	6823      	ldr	r3, [r4, #0]
 8005e7e:	442b      	add	r3, r5
 8005e80:	6023      	str	r3, [r4, #0]
 8005e82:	f8d8 3000 	ldr.w	r3, [r8]
 8005e86:	685a      	ldr	r2, [r3, #4]
 8005e88:	bb62      	cbnz	r2, 8005ee4 <_malloc_r+0xdc>
 8005e8a:	f8c8 7000 	str.w	r7, [r8]
 8005e8e:	e00f      	b.n	8005eb0 <_malloc_r+0xa8>
 8005e90:	6822      	ldr	r2, [r4, #0]
 8005e92:	1b52      	subs	r2, r2, r5
 8005e94:	d420      	bmi.n	8005ed8 <_malloc_r+0xd0>
 8005e96:	2a0b      	cmp	r2, #11
 8005e98:	d917      	bls.n	8005eca <_malloc_r+0xc2>
 8005e9a:	1961      	adds	r1, r4, r5
 8005e9c:	42a3      	cmp	r3, r4
 8005e9e:	6025      	str	r5, [r4, #0]
 8005ea0:	bf18      	it	ne
 8005ea2:	6059      	strne	r1, [r3, #4]
 8005ea4:	6863      	ldr	r3, [r4, #4]
 8005ea6:	bf08      	it	eq
 8005ea8:	f8c8 1000 	streq.w	r1, [r8]
 8005eac:	5162      	str	r2, [r4, r5]
 8005eae:	604b      	str	r3, [r1, #4]
 8005eb0:	4630      	mov	r0, r6
 8005eb2:	f000 f82f 	bl	8005f14 <__malloc_unlock>
 8005eb6:	f104 000b 	add.w	r0, r4, #11
 8005eba:	1d23      	adds	r3, r4, #4
 8005ebc:	f020 0007 	bic.w	r0, r0, #7
 8005ec0:	1ac2      	subs	r2, r0, r3
 8005ec2:	bf1c      	itt	ne
 8005ec4:	1a1b      	subne	r3, r3, r0
 8005ec6:	50a3      	strne	r3, [r4, r2]
 8005ec8:	e7af      	b.n	8005e2a <_malloc_r+0x22>
 8005eca:	6862      	ldr	r2, [r4, #4]
 8005ecc:	42a3      	cmp	r3, r4
 8005ece:	bf0c      	ite	eq
 8005ed0:	f8c8 2000 	streq.w	r2, [r8]
 8005ed4:	605a      	strne	r2, [r3, #4]
 8005ed6:	e7eb      	b.n	8005eb0 <_malloc_r+0xa8>
 8005ed8:	4623      	mov	r3, r4
 8005eda:	6864      	ldr	r4, [r4, #4]
 8005edc:	e7ae      	b.n	8005e3c <_malloc_r+0x34>
 8005ede:	463c      	mov	r4, r7
 8005ee0:	687f      	ldr	r7, [r7, #4]
 8005ee2:	e7b6      	b.n	8005e52 <_malloc_r+0x4a>
 8005ee4:	461a      	mov	r2, r3
 8005ee6:	685b      	ldr	r3, [r3, #4]
 8005ee8:	42a3      	cmp	r3, r4
 8005eea:	d1fb      	bne.n	8005ee4 <_malloc_r+0xdc>
 8005eec:	2300      	movs	r3, #0
 8005eee:	6053      	str	r3, [r2, #4]
 8005ef0:	e7de      	b.n	8005eb0 <_malloc_r+0xa8>
 8005ef2:	230c      	movs	r3, #12
 8005ef4:	6033      	str	r3, [r6, #0]
 8005ef6:	4630      	mov	r0, r6
 8005ef8:	f000 f80c 	bl	8005f14 <__malloc_unlock>
 8005efc:	e794      	b.n	8005e28 <_malloc_r+0x20>
 8005efe:	6005      	str	r5, [r0, #0]
 8005f00:	e7d6      	b.n	8005eb0 <_malloc_r+0xa8>
 8005f02:	bf00      	nop
 8005f04:	24000228 	.word	0x24000228

08005f08 <__malloc_lock>:
 8005f08:	4801      	ldr	r0, [pc, #4]	@ (8005f10 <__malloc_lock+0x8>)
 8005f0a:	f000 b8a1 	b.w	8006050 <__retarget_lock_acquire_recursive>
 8005f0e:	bf00      	nop
 8005f10:	24000364 	.word	0x24000364

08005f14 <__malloc_unlock>:
 8005f14:	4801      	ldr	r0, [pc, #4]	@ (8005f1c <__malloc_unlock+0x8>)
 8005f16:	f000 b89c 	b.w	8006052 <__retarget_lock_release_recursive>
 8005f1a:	bf00      	nop
 8005f1c:	24000364 	.word	0x24000364

08005f20 <_vsniprintf_r>:
 8005f20:	b530      	push	{r4, r5, lr}
 8005f22:	4614      	mov	r4, r2
 8005f24:	2c00      	cmp	r4, #0
 8005f26:	b09b      	sub	sp, #108	@ 0x6c
 8005f28:	4605      	mov	r5, r0
 8005f2a:	461a      	mov	r2, r3
 8005f2c:	da05      	bge.n	8005f3a <_vsniprintf_r+0x1a>
 8005f2e:	238b      	movs	r3, #139	@ 0x8b
 8005f30:	6003      	str	r3, [r0, #0]
 8005f32:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005f36:	b01b      	add	sp, #108	@ 0x6c
 8005f38:	bd30      	pop	{r4, r5, pc}
 8005f3a:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005f3e:	f8ad 300c 	strh.w	r3, [sp, #12]
 8005f42:	f04f 0300 	mov.w	r3, #0
 8005f46:	9319      	str	r3, [sp, #100]	@ 0x64
 8005f48:	bf14      	ite	ne
 8005f4a:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8005f4e:	4623      	moveq	r3, r4
 8005f50:	9302      	str	r3, [sp, #8]
 8005f52:	9305      	str	r3, [sp, #20]
 8005f54:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005f58:	9100      	str	r1, [sp, #0]
 8005f5a:	9104      	str	r1, [sp, #16]
 8005f5c:	f8ad 300e 	strh.w	r3, [sp, #14]
 8005f60:	4669      	mov	r1, sp
 8005f62:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8005f64:	f000 f92a 	bl	80061bc <_svfiprintf_r>
 8005f68:	1c43      	adds	r3, r0, #1
 8005f6a:	bfbc      	itt	lt
 8005f6c:	238b      	movlt	r3, #139	@ 0x8b
 8005f6e:	602b      	strlt	r3, [r5, #0]
 8005f70:	2c00      	cmp	r4, #0
 8005f72:	d0e0      	beq.n	8005f36 <_vsniprintf_r+0x16>
 8005f74:	9b00      	ldr	r3, [sp, #0]
 8005f76:	2200      	movs	r2, #0
 8005f78:	701a      	strb	r2, [r3, #0]
 8005f7a:	e7dc      	b.n	8005f36 <_vsniprintf_r+0x16>

08005f7c <vsniprintf>:
 8005f7c:	b507      	push	{r0, r1, r2, lr}
 8005f7e:	9300      	str	r3, [sp, #0]
 8005f80:	4613      	mov	r3, r2
 8005f82:	460a      	mov	r2, r1
 8005f84:	4601      	mov	r1, r0
 8005f86:	4803      	ldr	r0, [pc, #12]	@ (8005f94 <vsniprintf+0x18>)
 8005f88:	6800      	ldr	r0, [r0, #0]
 8005f8a:	f7ff ffc9 	bl	8005f20 <_vsniprintf_r>
 8005f8e:	b003      	add	sp, #12
 8005f90:	f85d fb04 	ldr.w	pc, [sp], #4
 8005f94:	2400002c 	.word	0x2400002c

08005f98 <memmove>:
 8005f98:	4288      	cmp	r0, r1
 8005f9a:	b510      	push	{r4, lr}
 8005f9c:	eb01 0402 	add.w	r4, r1, r2
 8005fa0:	d902      	bls.n	8005fa8 <memmove+0x10>
 8005fa2:	4284      	cmp	r4, r0
 8005fa4:	4623      	mov	r3, r4
 8005fa6:	d807      	bhi.n	8005fb8 <memmove+0x20>
 8005fa8:	1e43      	subs	r3, r0, #1
 8005faa:	42a1      	cmp	r1, r4
 8005fac:	d008      	beq.n	8005fc0 <memmove+0x28>
 8005fae:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005fb2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005fb6:	e7f8      	b.n	8005faa <memmove+0x12>
 8005fb8:	4402      	add	r2, r0
 8005fba:	4601      	mov	r1, r0
 8005fbc:	428a      	cmp	r2, r1
 8005fbe:	d100      	bne.n	8005fc2 <memmove+0x2a>
 8005fc0:	bd10      	pop	{r4, pc}
 8005fc2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005fc6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005fca:	e7f7      	b.n	8005fbc <memmove+0x24>

08005fcc <memset>:
 8005fcc:	4402      	add	r2, r0
 8005fce:	4603      	mov	r3, r0
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d100      	bne.n	8005fd6 <memset+0xa>
 8005fd4:	4770      	bx	lr
 8005fd6:	f803 1b01 	strb.w	r1, [r3], #1
 8005fda:	e7f9      	b.n	8005fd0 <memset+0x4>

08005fdc <_sbrk_r>:
 8005fdc:	b538      	push	{r3, r4, r5, lr}
 8005fde:	4d06      	ldr	r5, [pc, #24]	@ (8005ff8 <_sbrk_r+0x1c>)
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	4604      	mov	r4, r0
 8005fe4:	4608      	mov	r0, r1
 8005fe6:	602b      	str	r3, [r5, #0]
 8005fe8:	f7fa fe40 	bl	8000c6c <_sbrk>
 8005fec:	1c43      	adds	r3, r0, #1
 8005fee:	d102      	bne.n	8005ff6 <_sbrk_r+0x1a>
 8005ff0:	682b      	ldr	r3, [r5, #0]
 8005ff2:	b103      	cbz	r3, 8005ff6 <_sbrk_r+0x1a>
 8005ff4:	6023      	str	r3, [r4, #0]
 8005ff6:	bd38      	pop	{r3, r4, r5, pc}
 8005ff8:	24000368 	.word	0x24000368

08005ffc <__errno>:
 8005ffc:	4b01      	ldr	r3, [pc, #4]	@ (8006004 <__errno+0x8>)
 8005ffe:	6818      	ldr	r0, [r3, #0]
 8006000:	4770      	bx	lr
 8006002:	bf00      	nop
 8006004:	2400002c 	.word	0x2400002c

08006008 <__libc_init_array>:
 8006008:	b570      	push	{r4, r5, r6, lr}
 800600a:	4d0d      	ldr	r5, [pc, #52]	@ (8006040 <__libc_init_array+0x38>)
 800600c:	4c0d      	ldr	r4, [pc, #52]	@ (8006044 <__libc_init_array+0x3c>)
 800600e:	1b64      	subs	r4, r4, r5
 8006010:	10a4      	asrs	r4, r4, #2
 8006012:	2600      	movs	r6, #0
 8006014:	42a6      	cmp	r6, r4
 8006016:	d109      	bne.n	800602c <__libc_init_array+0x24>
 8006018:	4d0b      	ldr	r5, [pc, #44]	@ (8006048 <__libc_init_array+0x40>)
 800601a:	4c0c      	ldr	r4, [pc, #48]	@ (800604c <__libc_init_array+0x44>)
 800601c:	f000 fb8c 	bl	8006738 <_init>
 8006020:	1b64      	subs	r4, r4, r5
 8006022:	10a4      	asrs	r4, r4, #2
 8006024:	2600      	movs	r6, #0
 8006026:	42a6      	cmp	r6, r4
 8006028:	d105      	bne.n	8006036 <__libc_init_array+0x2e>
 800602a:	bd70      	pop	{r4, r5, r6, pc}
 800602c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006030:	4798      	blx	r3
 8006032:	3601      	adds	r6, #1
 8006034:	e7ee      	b.n	8006014 <__libc_init_array+0xc>
 8006036:	f855 3b04 	ldr.w	r3, [r5], #4
 800603a:	4798      	blx	r3
 800603c:	3601      	adds	r6, #1
 800603e:	e7f2      	b.n	8006026 <__libc_init_array+0x1e>
 8006040:	0800686c 	.word	0x0800686c
 8006044:	0800686c 	.word	0x0800686c
 8006048:	0800686c 	.word	0x0800686c
 800604c:	08006870 	.word	0x08006870

08006050 <__retarget_lock_acquire_recursive>:
 8006050:	4770      	bx	lr

08006052 <__retarget_lock_release_recursive>:
 8006052:	4770      	bx	lr

08006054 <memcpy>:
 8006054:	440a      	add	r2, r1
 8006056:	4291      	cmp	r1, r2
 8006058:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800605c:	d100      	bne.n	8006060 <memcpy+0xc>
 800605e:	4770      	bx	lr
 8006060:	b510      	push	{r4, lr}
 8006062:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006066:	f803 4f01 	strb.w	r4, [r3, #1]!
 800606a:	4291      	cmp	r1, r2
 800606c:	d1f9      	bne.n	8006062 <memcpy+0xe>
 800606e:	bd10      	pop	{r4, pc}

08006070 <_free_r>:
 8006070:	b538      	push	{r3, r4, r5, lr}
 8006072:	4605      	mov	r5, r0
 8006074:	2900      	cmp	r1, #0
 8006076:	d041      	beq.n	80060fc <_free_r+0x8c>
 8006078:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800607c:	1f0c      	subs	r4, r1, #4
 800607e:	2b00      	cmp	r3, #0
 8006080:	bfb8      	it	lt
 8006082:	18e4      	addlt	r4, r4, r3
 8006084:	f7ff ff40 	bl	8005f08 <__malloc_lock>
 8006088:	4a1d      	ldr	r2, [pc, #116]	@ (8006100 <_free_r+0x90>)
 800608a:	6813      	ldr	r3, [r2, #0]
 800608c:	b933      	cbnz	r3, 800609c <_free_r+0x2c>
 800608e:	6063      	str	r3, [r4, #4]
 8006090:	6014      	str	r4, [r2, #0]
 8006092:	4628      	mov	r0, r5
 8006094:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006098:	f7ff bf3c 	b.w	8005f14 <__malloc_unlock>
 800609c:	42a3      	cmp	r3, r4
 800609e:	d908      	bls.n	80060b2 <_free_r+0x42>
 80060a0:	6820      	ldr	r0, [r4, #0]
 80060a2:	1821      	adds	r1, r4, r0
 80060a4:	428b      	cmp	r3, r1
 80060a6:	bf01      	itttt	eq
 80060a8:	6819      	ldreq	r1, [r3, #0]
 80060aa:	685b      	ldreq	r3, [r3, #4]
 80060ac:	1809      	addeq	r1, r1, r0
 80060ae:	6021      	streq	r1, [r4, #0]
 80060b0:	e7ed      	b.n	800608e <_free_r+0x1e>
 80060b2:	461a      	mov	r2, r3
 80060b4:	685b      	ldr	r3, [r3, #4]
 80060b6:	b10b      	cbz	r3, 80060bc <_free_r+0x4c>
 80060b8:	42a3      	cmp	r3, r4
 80060ba:	d9fa      	bls.n	80060b2 <_free_r+0x42>
 80060bc:	6811      	ldr	r1, [r2, #0]
 80060be:	1850      	adds	r0, r2, r1
 80060c0:	42a0      	cmp	r0, r4
 80060c2:	d10b      	bne.n	80060dc <_free_r+0x6c>
 80060c4:	6820      	ldr	r0, [r4, #0]
 80060c6:	4401      	add	r1, r0
 80060c8:	1850      	adds	r0, r2, r1
 80060ca:	4283      	cmp	r3, r0
 80060cc:	6011      	str	r1, [r2, #0]
 80060ce:	d1e0      	bne.n	8006092 <_free_r+0x22>
 80060d0:	6818      	ldr	r0, [r3, #0]
 80060d2:	685b      	ldr	r3, [r3, #4]
 80060d4:	6053      	str	r3, [r2, #4]
 80060d6:	4408      	add	r0, r1
 80060d8:	6010      	str	r0, [r2, #0]
 80060da:	e7da      	b.n	8006092 <_free_r+0x22>
 80060dc:	d902      	bls.n	80060e4 <_free_r+0x74>
 80060de:	230c      	movs	r3, #12
 80060e0:	602b      	str	r3, [r5, #0]
 80060e2:	e7d6      	b.n	8006092 <_free_r+0x22>
 80060e4:	6820      	ldr	r0, [r4, #0]
 80060e6:	1821      	adds	r1, r4, r0
 80060e8:	428b      	cmp	r3, r1
 80060ea:	bf04      	itt	eq
 80060ec:	6819      	ldreq	r1, [r3, #0]
 80060ee:	685b      	ldreq	r3, [r3, #4]
 80060f0:	6063      	str	r3, [r4, #4]
 80060f2:	bf04      	itt	eq
 80060f4:	1809      	addeq	r1, r1, r0
 80060f6:	6021      	streq	r1, [r4, #0]
 80060f8:	6054      	str	r4, [r2, #4]
 80060fa:	e7ca      	b.n	8006092 <_free_r+0x22>
 80060fc:	bd38      	pop	{r3, r4, r5, pc}
 80060fe:	bf00      	nop
 8006100:	24000228 	.word	0x24000228

08006104 <__ssputs_r>:
 8006104:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006108:	688e      	ldr	r6, [r1, #8]
 800610a:	461f      	mov	r7, r3
 800610c:	42be      	cmp	r6, r7
 800610e:	680b      	ldr	r3, [r1, #0]
 8006110:	4682      	mov	sl, r0
 8006112:	460c      	mov	r4, r1
 8006114:	4690      	mov	r8, r2
 8006116:	d82d      	bhi.n	8006174 <__ssputs_r+0x70>
 8006118:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800611c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006120:	d026      	beq.n	8006170 <__ssputs_r+0x6c>
 8006122:	6965      	ldr	r5, [r4, #20]
 8006124:	6909      	ldr	r1, [r1, #16]
 8006126:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800612a:	eba3 0901 	sub.w	r9, r3, r1
 800612e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006132:	1c7b      	adds	r3, r7, #1
 8006134:	444b      	add	r3, r9
 8006136:	106d      	asrs	r5, r5, #1
 8006138:	429d      	cmp	r5, r3
 800613a:	bf38      	it	cc
 800613c:	461d      	movcc	r5, r3
 800613e:	0553      	lsls	r3, r2, #21
 8006140:	d527      	bpl.n	8006192 <__ssputs_r+0x8e>
 8006142:	4629      	mov	r1, r5
 8006144:	f7ff fe60 	bl	8005e08 <_malloc_r>
 8006148:	4606      	mov	r6, r0
 800614a:	b360      	cbz	r0, 80061a6 <__ssputs_r+0xa2>
 800614c:	6921      	ldr	r1, [r4, #16]
 800614e:	464a      	mov	r2, r9
 8006150:	f7ff ff80 	bl	8006054 <memcpy>
 8006154:	89a3      	ldrh	r3, [r4, #12]
 8006156:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800615a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800615e:	81a3      	strh	r3, [r4, #12]
 8006160:	6126      	str	r6, [r4, #16]
 8006162:	6165      	str	r5, [r4, #20]
 8006164:	444e      	add	r6, r9
 8006166:	eba5 0509 	sub.w	r5, r5, r9
 800616a:	6026      	str	r6, [r4, #0]
 800616c:	60a5      	str	r5, [r4, #8]
 800616e:	463e      	mov	r6, r7
 8006170:	42be      	cmp	r6, r7
 8006172:	d900      	bls.n	8006176 <__ssputs_r+0x72>
 8006174:	463e      	mov	r6, r7
 8006176:	6820      	ldr	r0, [r4, #0]
 8006178:	4632      	mov	r2, r6
 800617a:	4641      	mov	r1, r8
 800617c:	f7ff ff0c 	bl	8005f98 <memmove>
 8006180:	68a3      	ldr	r3, [r4, #8]
 8006182:	1b9b      	subs	r3, r3, r6
 8006184:	60a3      	str	r3, [r4, #8]
 8006186:	6823      	ldr	r3, [r4, #0]
 8006188:	4433      	add	r3, r6
 800618a:	6023      	str	r3, [r4, #0]
 800618c:	2000      	movs	r0, #0
 800618e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006192:	462a      	mov	r2, r5
 8006194:	f000 fa9a 	bl	80066cc <_realloc_r>
 8006198:	4606      	mov	r6, r0
 800619a:	2800      	cmp	r0, #0
 800619c:	d1e0      	bne.n	8006160 <__ssputs_r+0x5c>
 800619e:	6921      	ldr	r1, [r4, #16]
 80061a0:	4650      	mov	r0, sl
 80061a2:	f7ff ff65 	bl	8006070 <_free_r>
 80061a6:	230c      	movs	r3, #12
 80061a8:	f8ca 3000 	str.w	r3, [sl]
 80061ac:	89a3      	ldrh	r3, [r4, #12]
 80061ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80061b2:	81a3      	strh	r3, [r4, #12]
 80061b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80061b8:	e7e9      	b.n	800618e <__ssputs_r+0x8a>
	...

080061bc <_svfiprintf_r>:
 80061bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061c0:	4698      	mov	r8, r3
 80061c2:	898b      	ldrh	r3, [r1, #12]
 80061c4:	061b      	lsls	r3, r3, #24
 80061c6:	b09d      	sub	sp, #116	@ 0x74
 80061c8:	4607      	mov	r7, r0
 80061ca:	460d      	mov	r5, r1
 80061cc:	4614      	mov	r4, r2
 80061ce:	d510      	bpl.n	80061f2 <_svfiprintf_r+0x36>
 80061d0:	690b      	ldr	r3, [r1, #16]
 80061d2:	b973      	cbnz	r3, 80061f2 <_svfiprintf_r+0x36>
 80061d4:	2140      	movs	r1, #64	@ 0x40
 80061d6:	f7ff fe17 	bl	8005e08 <_malloc_r>
 80061da:	6028      	str	r0, [r5, #0]
 80061dc:	6128      	str	r0, [r5, #16]
 80061de:	b930      	cbnz	r0, 80061ee <_svfiprintf_r+0x32>
 80061e0:	230c      	movs	r3, #12
 80061e2:	603b      	str	r3, [r7, #0]
 80061e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80061e8:	b01d      	add	sp, #116	@ 0x74
 80061ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061ee:	2340      	movs	r3, #64	@ 0x40
 80061f0:	616b      	str	r3, [r5, #20]
 80061f2:	2300      	movs	r3, #0
 80061f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80061f6:	2320      	movs	r3, #32
 80061f8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80061fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8006200:	2330      	movs	r3, #48	@ 0x30
 8006202:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80063a0 <_svfiprintf_r+0x1e4>
 8006206:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800620a:	f04f 0901 	mov.w	r9, #1
 800620e:	4623      	mov	r3, r4
 8006210:	469a      	mov	sl, r3
 8006212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006216:	b10a      	cbz	r2, 800621c <_svfiprintf_r+0x60>
 8006218:	2a25      	cmp	r2, #37	@ 0x25
 800621a:	d1f9      	bne.n	8006210 <_svfiprintf_r+0x54>
 800621c:	ebba 0b04 	subs.w	fp, sl, r4
 8006220:	d00b      	beq.n	800623a <_svfiprintf_r+0x7e>
 8006222:	465b      	mov	r3, fp
 8006224:	4622      	mov	r2, r4
 8006226:	4629      	mov	r1, r5
 8006228:	4638      	mov	r0, r7
 800622a:	f7ff ff6b 	bl	8006104 <__ssputs_r>
 800622e:	3001      	adds	r0, #1
 8006230:	f000 80a7 	beq.w	8006382 <_svfiprintf_r+0x1c6>
 8006234:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006236:	445a      	add	r2, fp
 8006238:	9209      	str	r2, [sp, #36]	@ 0x24
 800623a:	f89a 3000 	ldrb.w	r3, [sl]
 800623e:	2b00      	cmp	r3, #0
 8006240:	f000 809f 	beq.w	8006382 <_svfiprintf_r+0x1c6>
 8006244:	2300      	movs	r3, #0
 8006246:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800624a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800624e:	f10a 0a01 	add.w	sl, sl, #1
 8006252:	9304      	str	r3, [sp, #16]
 8006254:	9307      	str	r3, [sp, #28]
 8006256:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800625a:	931a      	str	r3, [sp, #104]	@ 0x68
 800625c:	4654      	mov	r4, sl
 800625e:	2205      	movs	r2, #5
 8006260:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006264:	484e      	ldr	r0, [pc, #312]	@ (80063a0 <_svfiprintf_r+0x1e4>)
 8006266:	f7fa f843 	bl	80002f0 <memchr>
 800626a:	9a04      	ldr	r2, [sp, #16]
 800626c:	b9d8      	cbnz	r0, 80062a6 <_svfiprintf_r+0xea>
 800626e:	06d0      	lsls	r0, r2, #27
 8006270:	bf44      	itt	mi
 8006272:	2320      	movmi	r3, #32
 8006274:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006278:	0711      	lsls	r1, r2, #28
 800627a:	bf44      	itt	mi
 800627c:	232b      	movmi	r3, #43	@ 0x2b
 800627e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006282:	f89a 3000 	ldrb.w	r3, [sl]
 8006286:	2b2a      	cmp	r3, #42	@ 0x2a
 8006288:	d015      	beq.n	80062b6 <_svfiprintf_r+0xfa>
 800628a:	9a07      	ldr	r2, [sp, #28]
 800628c:	4654      	mov	r4, sl
 800628e:	2000      	movs	r0, #0
 8006290:	f04f 0c0a 	mov.w	ip, #10
 8006294:	4621      	mov	r1, r4
 8006296:	f811 3b01 	ldrb.w	r3, [r1], #1
 800629a:	3b30      	subs	r3, #48	@ 0x30
 800629c:	2b09      	cmp	r3, #9
 800629e:	d94b      	bls.n	8006338 <_svfiprintf_r+0x17c>
 80062a0:	b1b0      	cbz	r0, 80062d0 <_svfiprintf_r+0x114>
 80062a2:	9207      	str	r2, [sp, #28]
 80062a4:	e014      	b.n	80062d0 <_svfiprintf_r+0x114>
 80062a6:	eba0 0308 	sub.w	r3, r0, r8
 80062aa:	fa09 f303 	lsl.w	r3, r9, r3
 80062ae:	4313      	orrs	r3, r2
 80062b0:	9304      	str	r3, [sp, #16]
 80062b2:	46a2      	mov	sl, r4
 80062b4:	e7d2      	b.n	800625c <_svfiprintf_r+0xa0>
 80062b6:	9b03      	ldr	r3, [sp, #12]
 80062b8:	1d19      	adds	r1, r3, #4
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	9103      	str	r1, [sp, #12]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	bfbb      	ittet	lt
 80062c2:	425b      	neglt	r3, r3
 80062c4:	f042 0202 	orrlt.w	r2, r2, #2
 80062c8:	9307      	strge	r3, [sp, #28]
 80062ca:	9307      	strlt	r3, [sp, #28]
 80062cc:	bfb8      	it	lt
 80062ce:	9204      	strlt	r2, [sp, #16]
 80062d0:	7823      	ldrb	r3, [r4, #0]
 80062d2:	2b2e      	cmp	r3, #46	@ 0x2e
 80062d4:	d10a      	bne.n	80062ec <_svfiprintf_r+0x130>
 80062d6:	7863      	ldrb	r3, [r4, #1]
 80062d8:	2b2a      	cmp	r3, #42	@ 0x2a
 80062da:	d132      	bne.n	8006342 <_svfiprintf_r+0x186>
 80062dc:	9b03      	ldr	r3, [sp, #12]
 80062de:	1d1a      	adds	r2, r3, #4
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	9203      	str	r2, [sp, #12]
 80062e4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80062e8:	3402      	adds	r4, #2
 80062ea:	9305      	str	r3, [sp, #20]
 80062ec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80063b0 <_svfiprintf_r+0x1f4>
 80062f0:	7821      	ldrb	r1, [r4, #0]
 80062f2:	2203      	movs	r2, #3
 80062f4:	4650      	mov	r0, sl
 80062f6:	f7f9 fffb 	bl	80002f0 <memchr>
 80062fa:	b138      	cbz	r0, 800630c <_svfiprintf_r+0x150>
 80062fc:	9b04      	ldr	r3, [sp, #16]
 80062fe:	eba0 000a 	sub.w	r0, r0, sl
 8006302:	2240      	movs	r2, #64	@ 0x40
 8006304:	4082      	lsls	r2, r0
 8006306:	4313      	orrs	r3, r2
 8006308:	3401      	adds	r4, #1
 800630a:	9304      	str	r3, [sp, #16]
 800630c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006310:	4824      	ldr	r0, [pc, #144]	@ (80063a4 <_svfiprintf_r+0x1e8>)
 8006312:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006316:	2206      	movs	r2, #6
 8006318:	f7f9 ffea 	bl	80002f0 <memchr>
 800631c:	2800      	cmp	r0, #0
 800631e:	d036      	beq.n	800638e <_svfiprintf_r+0x1d2>
 8006320:	4b21      	ldr	r3, [pc, #132]	@ (80063a8 <_svfiprintf_r+0x1ec>)
 8006322:	bb1b      	cbnz	r3, 800636c <_svfiprintf_r+0x1b0>
 8006324:	9b03      	ldr	r3, [sp, #12]
 8006326:	3307      	adds	r3, #7
 8006328:	f023 0307 	bic.w	r3, r3, #7
 800632c:	3308      	adds	r3, #8
 800632e:	9303      	str	r3, [sp, #12]
 8006330:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006332:	4433      	add	r3, r6
 8006334:	9309      	str	r3, [sp, #36]	@ 0x24
 8006336:	e76a      	b.n	800620e <_svfiprintf_r+0x52>
 8006338:	fb0c 3202 	mla	r2, ip, r2, r3
 800633c:	460c      	mov	r4, r1
 800633e:	2001      	movs	r0, #1
 8006340:	e7a8      	b.n	8006294 <_svfiprintf_r+0xd8>
 8006342:	2300      	movs	r3, #0
 8006344:	3401      	adds	r4, #1
 8006346:	9305      	str	r3, [sp, #20]
 8006348:	4619      	mov	r1, r3
 800634a:	f04f 0c0a 	mov.w	ip, #10
 800634e:	4620      	mov	r0, r4
 8006350:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006354:	3a30      	subs	r2, #48	@ 0x30
 8006356:	2a09      	cmp	r2, #9
 8006358:	d903      	bls.n	8006362 <_svfiprintf_r+0x1a6>
 800635a:	2b00      	cmp	r3, #0
 800635c:	d0c6      	beq.n	80062ec <_svfiprintf_r+0x130>
 800635e:	9105      	str	r1, [sp, #20]
 8006360:	e7c4      	b.n	80062ec <_svfiprintf_r+0x130>
 8006362:	fb0c 2101 	mla	r1, ip, r1, r2
 8006366:	4604      	mov	r4, r0
 8006368:	2301      	movs	r3, #1
 800636a:	e7f0      	b.n	800634e <_svfiprintf_r+0x192>
 800636c:	ab03      	add	r3, sp, #12
 800636e:	9300      	str	r3, [sp, #0]
 8006370:	462a      	mov	r2, r5
 8006372:	4b0e      	ldr	r3, [pc, #56]	@ (80063ac <_svfiprintf_r+0x1f0>)
 8006374:	a904      	add	r1, sp, #16
 8006376:	4638      	mov	r0, r7
 8006378:	f3af 8000 	nop.w
 800637c:	1c42      	adds	r2, r0, #1
 800637e:	4606      	mov	r6, r0
 8006380:	d1d6      	bne.n	8006330 <_svfiprintf_r+0x174>
 8006382:	89ab      	ldrh	r3, [r5, #12]
 8006384:	065b      	lsls	r3, r3, #25
 8006386:	f53f af2d 	bmi.w	80061e4 <_svfiprintf_r+0x28>
 800638a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800638c:	e72c      	b.n	80061e8 <_svfiprintf_r+0x2c>
 800638e:	ab03      	add	r3, sp, #12
 8006390:	9300      	str	r3, [sp, #0]
 8006392:	462a      	mov	r2, r5
 8006394:	4b05      	ldr	r3, [pc, #20]	@ (80063ac <_svfiprintf_r+0x1f0>)
 8006396:	a904      	add	r1, sp, #16
 8006398:	4638      	mov	r0, r7
 800639a:	f000 f879 	bl	8006490 <_printf_i>
 800639e:	e7ed      	b.n	800637c <_svfiprintf_r+0x1c0>
 80063a0:	08006830 	.word	0x08006830
 80063a4:	0800683a 	.word	0x0800683a
 80063a8:	00000000 	.word	0x00000000
 80063ac:	08006105 	.word	0x08006105
 80063b0:	08006836 	.word	0x08006836

080063b4 <_printf_common>:
 80063b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063b8:	4616      	mov	r6, r2
 80063ba:	4698      	mov	r8, r3
 80063bc:	688a      	ldr	r2, [r1, #8]
 80063be:	690b      	ldr	r3, [r1, #16]
 80063c0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80063c4:	4293      	cmp	r3, r2
 80063c6:	bfb8      	it	lt
 80063c8:	4613      	movlt	r3, r2
 80063ca:	6033      	str	r3, [r6, #0]
 80063cc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80063d0:	4607      	mov	r7, r0
 80063d2:	460c      	mov	r4, r1
 80063d4:	b10a      	cbz	r2, 80063da <_printf_common+0x26>
 80063d6:	3301      	adds	r3, #1
 80063d8:	6033      	str	r3, [r6, #0]
 80063da:	6823      	ldr	r3, [r4, #0]
 80063dc:	0699      	lsls	r1, r3, #26
 80063de:	bf42      	ittt	mi
 80063e0:	6833      	ldrmi	r3, [r6, #0]
 80063e2:	3302      	addmi	r3, #2
 80063e4:	6033      	strmi	r3, [r6, #0]
 80063e6:	6825      	ldr	r5, [r4, #0]
 80063e8:	f015 0506 	ands.w	r5, r5, #6
 80063ec:	d106      	bne.n	80063fc <_printf_common+0x48>
 80063ee:	f104 0a19 	add.w	sl, r4, #25
 80063f2:	68e3      	ldr	r3, [r4, #12]
 80063f4:	6832      	ldr	r2, [r6, #0]
 80063f6:	1a9b      	subs	r3, r3, r2
 80063f8:	42ab      	cmp	r3, r5
 80063fa:	dc26      	bgt.n	800644a <_printf_common+0x96>
 80063fc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006400:	6822      	ldr	r2, [r4, #0]
 8006402:	3b00      	subs	r3, #0
 8006404:	bf18      	it	ne
 8006406:	2301      	movne	r3, #1
 8006408:	0692      	lsls	r2, r2, #26
 800640a:	d42b      	bmi.n	8006464 <_printf_common+0xb0>
 800640c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006410:	4641      	mov	r1, r8
 8006412:	4638      	mov	r0, r7
 8006414:	47c8      	blx	r9
 8006416:	3001      	adds	r0, #1
 8006418:	d01e      	beq.n	8006458 <_printf_common+0xa4>
 800641a:	6823      	ldr	r3, [r4, #0]
 800641c:	6922      	ldr	r2, [r4, #16]
 800641e:	f003 0306 	and.w	r3, r3, #6
 8006422:	2b04      	cmp	r3, #4
 8006424:	bf02      	ittt	eq
 8006426:	68e5      	ldreq	r5, [r4, #12]
 8006428:	6833      	ldreq	r3, [r6, #0]
 800642a:	1aed      	subeq	r5, r5, r3
 800642c:	68a3      	ldr	r3, [r4, #8]
 800642e:	bf0c      	ite	eq
 8006430:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006434:	2500      	movne	r5, #0
 8006436:	4293      	cmp	r3, r2
 8006438:	bfc4      	itt	gt
 800643a:	1a9b      	subgt	r3, r3, r2
 800643c:	18ed      	addgt	r5, r5, r3
 800643e:	2600      	movs	r6, #0
 8006440:	341a      	adds	r4, #26
 8006442:	42b5      	cmp	r5, r6
 8006444:	d11a      	bne.n	800647c <_printf_common+0xc8>
 8006446:	2000      	movs	r0, #0
 8006448:	e008      	b.n	800645c <_printf_common+0xa8>
 800644a:	2301      	movs	r3, #1
 800644c:	4652      	mov	r2, sl
 800644e:	4641      	mov	r1, r8
 8006450:	4638      	mov	r0, r7
 8006452:	47c8      	blx	r9
 8006454:	3001      	adds	r0, #1
 8006456:	d103      	bne.n	8006460 <_printf_common+0xac>
 8006458:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800645c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006460:	3501      	adds	r5, #1
 8006462:	e7c6      	b.n	80063f2 <_printf_common+0x3e>
 8006464:	18e1      	adds	r1, r4, r3
 8006466:	1c5a      	adds	r2, r3, #1
 8006468:	2030      	movs	r0, #48	@ 0x30
 800646a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800646e:	4422      	add	r2, r4
 8006470:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006474:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006478:	3302      	adds	r3, #2
 800647a:	e7c7      	b.n	800640c <_printf_common+0x58>
 800647c:	2301      	movs	r3, #1
 800647e:	4622      	mov	r2, r4
 8006480:	4641      	mov	r1, r8
 8006482:	4638      	mov	r0, r7
 8006484:	47c8      	blx	r9
 8006486:	3001      	adds	r0, #1
 8006488:	d0e6      	beq.n	8006458 <_printf_common+0xa4>
 800648a:	3601      	adds	r6, #1
 800648c:	e7d9      	b.n	8006442 <_printf_common+0x8e>
	...

08006490 <_printf_i>:
 8006490:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006494:	7e0f      	ldrb	r7, [r1, #24]
 8006496:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006498:	2f78      	cmp	r7, #120	@ 0x78
 800649a:	4691      	mov	r9, r2
 800649c:	4680      	mov	r8, r0
 800649e:	460c      	mov	r4, r1
 80064a0:	469a      	mov	sl, r3
 80064a2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80064a6:	d807      	bhi.n	80064b8 <_printf_i+0x28>
 80064a8:	2f62      	cmp	r7, #98	@ 0x62
 80064aa:	d80a      	bhi.n	80064c2 <_printf_i+0x32>
 80064ac:	2f00      	cmp	r7, #0
 80064ae:	f000 80d1 	beq.w	8006654 <_printf_i+0x1c4>
 80064b2:	2f58      	cmp	r7, #88	@ 0x58
 80064b4:	f000 80b8 	beq.w	8006628 <_printf_i+0x198>
 80064b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80064bc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80064c0:	e03a      	b.n	8006538 <_printf_i+0xa8>
 80064c2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80064c6:	2b15      	cmp	r3, #21
 80064c8:	d8f6      	bhi.n	80064b8 <_printf_i+0x28>
 80064ca:	a101      	add	r1, pc, #4	@ (adr r1, 80064d0 <_printf_i+0x40>)
 80064cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80064d0:	08006529 	.word	0x08006529
 80064d4:	0800653d 	.word	0x0800653d
 80064d8:	080064b9 	.word	0x080064b9
 80064dc:	080064b9 	.word	0x080064b9
 80064e0:	080064b9 	.word	0x080064b9
 80064e4:	080064b9 	.word	0x080064b9
 80064e8:	0800653d 	.word	0x0800653d
 80064ec:	080064b9 	.word	0x080064b9
 80064f0:	080064b9 	.word	0x080064b9
 80064f4:	080064b9 	.word	0x080064b9
 80064f8:	080064b9 	.word	0x080064b9
 80064fc:	0800663b 	.word	0x0800663b
 8006500:	08006567 	.word	0x08006567
 8006504:	080065f5 	.word	0x080065f5
 8006508:	080064b9 	.word	0x080064b9
 800650c:	080064b9 	.word	0x080064b9
 8006510:	0800665d 	.word	0x0800665d
 8006514:	080064b9 	.word	0x080064b9
 8006518:	08006567 	.word	0x08006567
 800651c:	080064b9 	.word	0x080064b9
 8006520:	080064b9 	.word	0x080064b9
 8006524:	080065fd 	.word	0x080065fd
 8006528:	6833      	ldr	r3, [r6, #0]
 800652a:	1d1a      	adds	r2, r3, #4
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	6032      	str	r2, [r6, #0]
 8006530:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006534:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006538:	2301      	movs	r3, #1
 800653a:	e09c      	b.n	8006676 <_printf_i+0x1e6>
 800653c:	6833      	ldr	r3, [r6, #0]
 800653e:	6820      	ldr	r0, [r4, #0]
 8006540:	1d19      	adds	r1, r3, #4
 8006542:	6031      	str	r1, [r6, #0]
 8006544:	0606      	lsls	r6, r0, #24
 8006546:	d501      	bpl.n	800654c <_printf_i+0xbc>
 8006548:	681d      	ldr	r5, [r3, #0]
 800654a:	e003      	b.n	8006554 <_printf_i+0xc4>
 800654c:	0645      	lsls	r5, r0, #25
 800654e:	d5fb      	bpl.n	8006548 <_printf_i+0xb8>
 8006550:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006554:	2d00      	cmp	r5, #0
 8006556:	da03      	bge.n	8006560 <_printf_i+0xd0>
 8006558:	232d      	movs	r3, #45	@ 0x2d
 800655a:	426d      	negs	r5, r5
 800655c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006560:	4858      	ldr	r0, [pc, #352]	@ (80066c4 <_printf_i+0x234>)
 8006562:	230a      	movs	r3, #10
 8006564:	e011      	b.n	800658a <_printf_i+0xfa>
 8006566:	6821      	ldr	r1, [r4, #0]
 8006568:	6833      	ldr	r3, [r6, #0]
 800656a:	0608      	lsls	r0, r1, #24
 800656c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006570:	d402      	bmi.n	8006578 <_printf_i+0xe8>
 8006572:	0649      	lsls	r1, r1, #25
 8006574:	bf48      	it	mi
 8006576:	b2ad      	uxthmi	r5, r5
 8006578:	2f6f      	cmp	r7, #111	@ 0x6f
 800657a:	4852      	ldr	r0, [pc, #328]	@ (80066c4 <_printf_i+0x234>)
 800657c:	6033      	str	r3, [r6, #0]
 800657e:	bf14      	ite	ne
 8006580:	230a      	movne	r3, #10
 8006582:	2308      	moveq	r3, #8
 8006584:	2100      	movs	r1, #0
 8006586:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800658a:	6866      	ldr	r6, [r4, #4]
 800658c:	60a6      	str	r6, [r4, #8]
 800658e:	2e00      	cmp	r6, #0
 8006590:	db05      	blt.n	800659e <_printf_i+0x10e>
 8006592:	6821      	ldr	r1, [r4, #0]
 8006594:	432e      	orrs	r6, r5
 8006596:	f021 0104 	bic.w	r1, r1, #4
 800659a:	6021      	str	r1, [r4, #0]
 800659c:	d04b      	beq.n	8006636 <_printf_i+0x1a6>
 800659e:	4616      	mov	r6, r2
 80065a0:	fbb5 f1f3 	udiv	r1, r5, r3
 80065a4:	fb03 5711 	mls	r7, r3, r1, r5
 80065a8:	5dc7      	ldrb	r7, [r0, r7]
 80065aa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80065ae:	462f      	mov	r7, r5
 80065b0:	42bb      	cmp	r3, r7
 80065b2:	460d      	mov	r5, r1
 80065b4:	d9f4      	bls.n	80065a0 <_printf_i+0x110>
 80065b6:	2b08      	cmp	r3, #8
 80065b8:	d10b      	bne.n	80065d2 <_printf_i+0x142>
 80065ba:	6823      	ldr	r3, [r4, #0]
 80065bc:	07df      	lsls	r7, r3, #31
 80065be:	d508      	bpl.n	80065d2 <_printf_i+0x142>
 80065c0:	6923      	ldr	r3, [r4, #16]
 80065c2:	6861      	ldr	r1, [r4, #4]
 80065c4:	4299      	cmp	r1, r3
 80065c6:	bfde      	ittt	le
 80065c8:	2330      	movle	r3, #48	@ 0x30
 80065ca:	f806 3c01 	strble.w	r3, [r6, #-1]
 80065ce:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80065d2:	1b92      	subs	r2, r2, r6
 80065d4:	6122      	str	r2, [r4, #16]
 80065d6:	f8cd a000 	str.w	sl, [sp]
 80065da:	464b      	mov	r3, r9
 80065dc:	aa03      	add	r2, sp, #12
 80065de:	4621      	mov	r1, r4
 80065e0:	4640      	mov	r0, r8
 80065e2:	f7ff fee7 	bl	80063b4 <_printf_common>
 80065e6:	3001      	adds	r0, #1
 80065e8:	d14a      	bne.n	8006680 <_printf_i+0x1f0>
 80065ea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80065ee:	b004      	add	sp, #16
 80065f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065f4:	6823      	ldr	r3, [r4, #0]
 80065f6:	f043 0320 	orr.w	r3, r3, #32
 80065fa:	6023      	str	r3, [r4, #0]
 80065fc:	4832      	ldr	r0, [pc, #200]	@ (80066c8 <_printf_i+0x238>)
 80065fe:	2778      	movs	r7, #120	@ 0x78
 8006600:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006604:	6823      	ldr	r3, [r4, #0]
 8006606:	6831      	ldr	r1, [r6, #0]
 8006608:	061f      	lsls	r7, r3, #24
 800660a:	f851 5b04 	ldr.w	r5, [r1], #4
 800660e:	d402      	bmi.n	8006616 <_printf_i+0x186>
 8006610:	065f      	lsls	r7, r3, #25
 8006612:	bf48      	it	mi
 8006614:	b2ad      	uxthmi	r5, r5
 8006616:	6031      	str	r1, [r6, #0]
 8006618:	07d9      	lsls	r1, r3, #31
 800661a:	bf44      	itt	mi
 800661c:	f043 0320 	orrmi.w	r3, r3, #32
 8006620:	6023      	strmi	r3, [r4, #0]
 8006622:	b11d      	cbz	r5, 800662c <_printf_i+0x19c>
 8006624:	2310      	movs	r3, #16
 8006626:	e7ad      	b.n	8006584 <_printf_i+0xf4>
 8006628:	4826      	ldr	r0, [pc, #152]	@ (80066c4 <_printf_i+0x234>)
 800662a:	e7e9      	b.n	8006600 <_printf_i+0x170>
 800662c:	6823      	ldr	r3, [r4, #0]
 800662e:	f023 0320 	bic.w	r3, r3, #32
 8006632:	6023      	str	r3, [r4, #0]
 8006634:	e7f6      	b.n	8006624 <_printf_i+0x194>
 8006636:	4616      	mov	r6, r2
 8006638:	e7bd      	b.n	80065b6 <_printf_i+0x126>
 800663a:	6833      	ldr	r3, [r6, #0]
 800663c:	6825      	ldr	r5, [r4, #0]
 800663e:	6961      	ldr	r1, [r4, #20]
 8006640:	1d18      	adds	r0, r3, #4
 8006642:	6030      	str	r0, [r6, #0]
 8006644:	062e      	lsls	r6, r5, #24
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	d501      	bpl.n	800664e <_printf_i+0x1be>
 800664a:	6019      	str	r1, [r3, #0]
 800664c:	e002      	b.n	8006654 <_printf_i+0x1c4>
 800664e:	0668      	lsls	r0, r5, #25
 8006650:	d5fb      	bpl.n	800664a <_printf_i+0x1ba>
 8006652:	8019      	strh	r1, [r3, #0]
 8006654:	2300      	movs	r3, #0
 8006656:	6123      	str	r3, [r4, #16]
 8006658:	4616      	mov	r6, r2
 800665a:	e7bc      	b.n	80065d6 <_printf_i+0x146>
 800665c:	6833      	ldr	r3, [r6, #0]
 800665e:	1d1a      	adds	r2, r3, #4
 8006660:	6032      	str	r2, [r6, #0]
 8006662:	681e      	ldr	r6, [r3, #0]
 8006664:	6862      	ldr	r2, [r4, #4]
 8006666:	2100      	movs	r1, #0
 8006668:	4630      	mov	r0, r6
 800666a:	f7f9 fe41 	bl	80002f0 <memchr>
 800666e:	b108      	cbz	r0, 8006674 <_printf_i+0x1e4>
 8006670:	1b80      	subs	r0, r0, r6
 8006672:	6060      	str	r0, [r4, #4]
 8006674:	6863      	ldr	r3, [r4, #4]
 8006676:	6123      	str	r3, [r4, #16]
 8006678:	2300      	movs	r3, #0
 800667a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800667e:	e7aa      	b.n	80065d6 <_printf_i+0x146>
 8006680:	6923      	ldr	r3, [r4, #16]
 8006682:	4632      	mov	r2, r6
 8006684:	4649      	mov	r1, r9
 8006686:	4640      	mov	r0, r8
 8006688:	47d0      	blx	sl
 800668a:	3001      	adds	r0, #1
 800668c:	d0ad      	beq.n	80065ea <_printf_i+0x15a>
 800668e:	6823      	ldr	r3, [r4, #0]
 8006690:	079b      	lsls	r3, r3, #30
 8006692:	d413      	bmi.n	80066bc <_printf_i+0x22c>
 8006694:	68e0      	ldr	r0, [r4, #12]
 8006696:	9b03      	ldr	r3, [sp, #12]
 8006698:	4298      	cmp	r0, r3
 800669a:	bfb8      	it	lt
 800669c:	4618      	movlt	r0, r3
 800669e:	e7a6      	b.n	80065ee <_printf_i+0x15e>
 80066a0:	2301      	movs	r3, #1
 80066a2:	4632      	mov	r2, r6
 80066a4:	4649      	mov	r1, r9
 80066a6:	4640      	mov	r0, r8
 80066a8:	47d0      	blx	sl
 80066aa:	3001      	adds	r0, #1
 80066ac:	d09d      	beq.n	80065ea <_printf_i+0x15a>
 80066ae:	3501      	adds	r5, #1
 80066b0:	68e3      	ldr	r3, [r4, #12]
 80066b2:	9903      	ldr	r1, [sp, #12]
 80066b4:	1a5b      	subs	r3, r3, r1
 80066b6:	42ab      	cmp	r3, r5
 80066b8:	dcf2      	bgt.n	80066a0 <_printf_i+0x210>
 80066ba:	e7eb      	b.n	8006694 <_printf_i+0x204>
 80066bc:	2500      	movs	r5, #0
 80066be:	f104 0619 	add.w	r6, r4, #25
 80066c2:	e7f5      	b.n	80066b0 <_printf_i+0x220>
 80066c4:	08006841 	.word	0x08006841
 80066c8:	08006852 	.word	0x08006852

080066cc <_realloc_r>:
 80066cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066d0:	4607      	mov	r7, r0
 80066d2:	4614      	mov	r4, r2
 80066d4:	460d      	mov	r5, r1
 80066d6:	b921      	cbnz	r1, 80066e2 <_realloc_r+0x16>
 80066d8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80066dc:	4611      	mov	r1, r2
 80066de:	f7ff bb93 	b.w	8005e08 <_malloc_r>
 80066e2:	b92a      	cbnz	r2, 80066f0 <_realloc_r+0x24>
 80066e4:	f7ff fcc4 	bl	8006070 <_free_r>
 80066e8:	4625      	mov	r5, r4
 80066ea:	4628      	mov	r0, r5
 80066ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80066f0:	f000 f81a 	bl	8006728 <_malloc_usable_size_r>
 80066f4:	4284      	cmp	r4, r0
 80066f6:	4606      	mov	r6, r0
 80066f8:	d802      	bhi.n	8006700 <_realloc_r+0x34>
 80066fa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80066fe:	d8f4      	bhi.n	80066ea <_realloc_r+0x1e>
 8006700:	4621      	mov	r1, r4
 8006702:	4638      	mov	r0, r7
 8006704:	f7ff fb80 	bl	8005e08 <_malloc_r>
 8006708:	4680      	mov	r8, r0
 800670a:	b908      	cbnz	r0, 8006710 <_realloc_r+0x44>
 800670c:	4645      	mov	r5, r8
 800670e:	e7ec      	b.n	80066ea <_realloc_r+0x1e>
 8006710:	42b4      	cmp	r4, r6
 8006712:	4622      	mov	r2, r4
 8006714:	4629      	mov	r1, r5
 8006716:	bf28      	it	cs
 8006718:	4632      	movcs	r2, r6
 800671a:	f7ff fc9b 	bl	8006054 <memcpy>
 800671e:	4629      	mov	r1, r5
 8006720:	4638      	mov	r0, r7
 8006722:	f7ff fca5 	bl	8006070 <_free_r>
 8006726:	e7f1      	b.n	800670c <_realloc_r+0x40>

08006728 <_malloc_usable_size_r>:
 8006728:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800672c:	1f18      	subs	r0, r3, #4
 800672e:	2b00      	cmp	r3, #0
 8006730:	bfbc      	itt	lt
 8006732:	580b      	ldrlt	r3, [r1, r0]
 8006734:	18c0      	addlt	r0, r0, r3
 8006736:	4770      	bx	lr

08006738 <_init>:
 8006738:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800673a:	bf00      	nop
 800673c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800673e:	bc08      	pop	{r3}
 8006740:	469e      	mov	lr, r3
 8006742:	4770      	bx	lr

08006744 <_fini>:
 8006744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006746:	bf00      	nop
 8006748:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800674a:	bc08      	pop	{r3}
 800674c:	469e      	mov	lr, r3
 800674e:	4770      	bx	lr
