//-----------------------------------------------------------------------------
// LSD Generator
//-----------------------------------------------------------------------------
// Perl Package        : LSD::generator::targetC (v1.1)
// LSD Source          : /home/p34x/p34x_chip/v_reddydev.priv.p34x_chip.chip_work/ipg_lsd/lsd_sys/source_32b/xml/reg_files/chip_usxgmii/XPCS_XS_PMA_MMD_def.xml
// Register File Name  : XPCS_XS_PMA_MMD
// Register File Title : XPCS XS PMA MMD
// Register Width      : 32
// Note                : Doxygen compliant comments
//-----------------------------------------------------------------------------

#ifndef _XPCS_XS_PMA_MMD_H
#define _XPCS_XS_PMA_MMD_H

//! \defgroup XPCS_XS_PMA_MMD Register File XPCS_XS_PMA_MMD - XPCS XS PMA MMD
//! @{

//! Base Address of XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_MODULE_BASE 0x00060080u

//! \defgroup XPCS_VR_XS_PMA_RX_LSTS Register XPCS_VR_XS_PMA_RX_LSTS - XPCS VR XS PMA RX LSTS
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_RX_LSTS 0x0
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_RX_LSTS 0x00060080u

//! Register Reset Value
#define XPCS_VR_XS_PMA_RX_LSTS_RST 0x00000000u

//! Field RESERVED_3_0 - Reserved_3_0
#define XPCS_VR_XS_PMA_RX_LSTS_RESERVED_3_0_POS 0
//! Field RESERVED_3_0 - Reserved_3_0
#define XPCS_VR_XS_PMA_RX_LSTS_RESERVED_3_0_MASK 0xFu

//! Field SIG_DET_0 - SIG_DET_0
#define XPCS_VR_XS_PMA_RX_LSTS_SIG_DET_0_POS 4
//! Field SIG_DET_0 - SIG_DET_0
#define XPCS_VR_XS_PMA_RX_LSTS_SIG_DET_0_MASK 0x10u

//! Field SIG_DET_3_1 - SIG_DET_3_1
#define XPCS_VR_XS_PMA_RX_LSTS_SIG_DET_3_1_POS 5
//! Field SIG_DET_3_1 - SIG_DET_3_1
#define XPCS_VR_XS_PMA_RX_LSTS_SIG_DET_3_1_MASK 0xE0u

//! Field RX_PLL_STATE_0 - RX_PLL_STATE_0
#define XPCS_VR_XS_PMA_RX_LSTS_RX_PLL_STATE_0_POS 8
//! Field RX_PLL_STATE_0 - RX_PLL_STATE_0
#define XPCS_VR_XS_PMA_RX_LSTS_RX_PLL_STATE_0_MASK 0x100u

//! Field RX_PLL_STATE_3_1 - RX_PLL_STATE_3_1
#define XPCS_VR_XS_PMA_RX_LSTS_RX_PLL_STATE_3_1_POS 9
//! Field RX_PLL_STATE_3_1 - RX_PLL_STATE_3_1
#define XPCS_VR_XS_PMA_RX_LSTS_RX_PLL_STATE_3_1_MASK 0xE00u

//! Field RX_VALID_0 - RX_VALID_0
#define XPCS_VR_XS_PMA_RX_LSTS_RX_VALID_0_POS 12
//! Field RX_VALID_0 - RX_VALID_0
#define XPCS_VR_XS_PMA_RX_LSTS_RX_VALID_0_MASK 0x1000u

//! Field RX_VALID_3_1 - RX_VALID_3_1
#define XPCS_VR_XS_PMA_RX_LSTS_RX_VALID_3_1_POS 13
//! Field RX_VALID_3_1 - RX_VALID_3_1
#define XPCS_VR_XS_PMA_RX_LSTS_RX_VALID_3_1_MASK 0xE000u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL0 Register XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL0 - XPCS VR XS PMA SNPS MP 12G 16G 25G TX GENCTRL0
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL0 0x40
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL0 0x000600C0u

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL0_RST 0x00001000u

//! Field TXBCN_EN_0 - TXBCN_EN_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL0_TXBCN_EN_0_POS 0
//! Field TXBCN_EN_0 - TXBCN_EN_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL0_TXBCN_EN_0_MASK 0x1u

//! Field TXBCN_EN_3_1 - TXBCN_EN_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL0_TXBCN_EN_3_1_POS 1
//! Field TXBCN_EN_3_1 - TXBCN_EN_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL0_TXBCN_EN_3_1_MASK 0xEu

//! Field TX_INV_0 - TX_INV_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL0_TX_INV_0_POS 4
//! Field TX_INV_0 - TX_INV_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL0_TX_INV_0_MASK 0x10u

//! Field TX_INV_3_1 - TX_INV_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL0_TX_INV_3_1_POS 5
//! Field TX_INV_3_1 - TX_INV_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL0_TX_INV_3_1_MASK 0xE0u

//! Field TX_RST_0 - TX_RST_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL0_TX_RST_0_POS 8
//! Field TX_RST_0 - TX_RST_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL0_TX_RST_0_MASK 0x100u

//! Field TX_RST_3_1 - TX_RST_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL0_TX_RST_3_1_POS 9
//! Field TX_RST_3_1 - TX_RST_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL0_TX_RST_3_1_MASK 0xE00u

//! Field TX_DT_EN_0 - TX_DT_EN_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL0_TX_DT_EN_0_POS 12
//! Field TX_DT_EN_0 - TX_DT_EN_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL0_TX_DT_EN_0_MASK 0x1000u

//! Field TX_DT_EN_3_1 - TX_DT_EN_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL0_TX_DT_EN_3_1_POS 13
//! Field TX_DT_EN_3_1 - TX_DT_EN_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL0_TX_DT_EN_3_1_MASK 0xE000u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL1 Register XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL1 - XPCS VR XS PMA SNPS MP 12G 16G 25G TX GENCTRL1
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL1 0x44
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL1 0x000600C4u

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL1_RST 0x00001510u

//! Field DET_RX_REQ_0 - DET_RX_REQ_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL1_DET_RX_REQ_0_POS 0
//! Field DET_RX_REQ_0 - DET_RX_REQ_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL1_DET_RX_REQ_0_MASK 0x1u

//! Field DET_RX_REQ_3_1 - DET_RX_REQ_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL1_DET_RX_REQ_3_1_POS 1
//! Field DET_RX_REQ_3_1 - DET_RX_REQ_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL1_DET_RX_REQ_3_1_MASK 0xEu

//! Field VBOOST_EN_0 - VBOOST_EN_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_EN_0_POS 4
//! Field VBOOST_EN_0 - VBOOST_EN_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_EN_0_MASK 0x10u

//! Field VBOOST_EN_3_1 - VBOOST_EN_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_EN_3_1_POS 5
//! Field VBOOST_EN_3_1 - VBOOST_EN_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_EN_3_1_MASK 0xE0u

//! Field VBOOST_LVL - VBOOST_LVL
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_LVL_POS 8
//! Field VBOOST_LVL - VBOOST_LVL
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_LVL_MASK 0x700u

//! Field RESERVED_11 - Reserved_11
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL1_RESERVED_11_POS 11
//! Field RESERVED_11 - Reserved_11
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL1_RESERVED_11_MASK 0x800u

//! Field TX_CLK_RDY_0 - TX_CLK_RDY_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL1_TX_CLK_RDY_0_POS 12
//! Field TX_CLK_RDY_0 - TX_CLK_RDY_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL1_TX_CLK_RDY_0_MASK 0x1000u

//! Field TX_CLK_RDY_3_1 - TX_CLK_RDY_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL1_TX_CLK_RDY_3_1_POS 13
//! Field TX_CLK_RDY_3_1 - TX_CLK_RDY_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_GENCTRL1_TX_CLK_RDY_3_1_MASK 0xE000u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_16G_TX_GENCTRL2 Register XPCS_VR_XS_PMA_SNPS_MP_12G_16G_TX_GENCTRL2 - XPCS VR XS PMA SNPS MP 12G 16G TX GENCTRL2
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_TX_GENCTRL2 0x48
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_16G_TX_GENCTRL2 0x000600C8u

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_TX_GENCTRL2_RST 0x00000200u

//! Field TX_REQ_0 - TX_REQ_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_TX_GENCTRL2_TX_REQ_0_POS 0
//! Field TX_REQ_0 - TX_REQ_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_TX_GENCTRL2_TX_REQ_0_MASK 0x1u

//! Field TX_REQ_3_1 - TX_REQ_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_TX_GENCTRL2_TX_REQ_3_1_POS 1
//! Field TX_REQ_3_1 - TX_REQ_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_TX_GENCTRL2_TX_REQ_3_1_MASK 0xEu

//! Field TX_LPD_0 - TX_LPD_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_TX_GENCTRL2_TX_LPD_0_POS 4
//! Field TX_LPD_0 - TX_LPD_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_TX_GENCTRL2_TX_LPD_0_MASK 0x10u

//! Field TX_LPD_3_1 - TX_LPD_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_TX_GENCTRL2_TX_LPD_3_1_POS 5
//! Field TX_LPD_3_1 - TX_LPD_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_TX_GENCTRL2_TX_LPD_3_1_MASK 0xE0u

//! Field TX0_WIDTH - TX0_WIDTH
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_TX_GENCTRL2_TX0_WIDTH_POS 8
//! Field TX0_WIDTH - TX0_WIDTH
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_TX_GENCTRL2_TX0_WIDTH_MASK 0x300u

//! Field TX1_WIDTH - TX1_WIDTH
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_TX_GENCTRL2_TX1_WIDTH_POS 10
//! Field TX1_WIDTH - TX1_WIDTH
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_TX_GENCTRL2_TX1_WIDTH_MASK 0xC00u

//! Field TX2_WIDTH - TX2_WIDTH
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_TX_GENCTRL2_TX2_WIDTH_POS 12
//! Field TX2_WIDTH - TX2_WIDTH
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_TX_GENCTRL2_TX2_WIDTH_MASK 0x3000u

//! Field TX3_WIDTH - TX3_WIDTH
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_TX_GENCTRL2_TX3_WIDTH_POS 14
//! Field TX3_WIDTH - TX3_WIDTH
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_TX_GENCTRL2_TX3_WIDTH_MASK 0xC000u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_BOOST_CTRL Register XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_BOOST_CTRL - XPCS VR XS PMA SNPS MP 12G 16G 25G TX BOOST CTRL
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_BOOST_CTRL 0x4C
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_BOOST_CTRL 0x000600CCu

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_BOOST_CTRL_RST 0x0000000Fu

//! Field TX0_IBOOST - TX0_IBOOST
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_BOOST_CTRL_TX0_IBOOST_POS 0
//! Field TX0_IBOOST - TX0_IBOOST
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_BOOST_CTRL_TX0_IBOOST_MASK 0xFu

//! Field TX1_IBOOST - TX1_IBOOST
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_BOOST_CTRL_TX1_IBOOST_POS 4
//! Field TX1_IBOOST - TX1_IBOOST
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_BOOST_CTRL_TX1_IBOOST_MASK 0xF0u

//! Field TX2_IBOOST - TX2_IBOOST
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_BOOST_CTRL_TX2_IBOOST_POS 8
//! Field TX2_IBOOST - TX2_IBOOST
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_BOOST_CTRL_TX2_IBOOST_MASK 0xF00u

//! Field TX3_IBOOST - TX3_IBOOST
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_BOOST_CTRL_TX3_IBOOST_POS 12
//! Field TX3_IBOOST - TX3_IBOOST
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_BOOST_CTRL_TX3_IBOOST_MASK 0xF000u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_RATE_CTRL Register XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_RATE_CTRL - XPCS VR XS PMA SNPS MP 12G 16G 25G TX RATE CTRL
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_RATE_CTRL 0x50
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_RATE_CTRL 0x000600D0u

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_RATE_CTRL_RST 0x00000000u

//! Field TX0_RATE - TX0_RATE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_RATE_CTRL_TX0_RATE_POS 0
//! Field TX0_RATE - TX0_RATE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_RATE_CTRL_TX0_RATE_MASK 0x7u

//! Field RESERVED_3 - Reserved_3
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_RATE_CTRL_RESERVED_3_POS 3
//! Field RESERVED_3 - Reserved_3
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_RATE_CTRL_RESERVED_3_MASK 0x8u

//! Field TX1_RATE - TX1_RATE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_RATE_CTRL_TX1_RATE_POS 4
//! Field TX1_RATE - TX1_RATE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_RATE_CTRL_TX1_RATE_MASK 0x70u

//! Field RESERVED_7 - Reserved_7
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_RATE_CTRL_RESERVED_7_POS 7
//! Field RESERVED_7 - Reserved_7
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_RATE_CTRL_RESERVED_7_MASK 0x80u

//! Field TX2_RATE - TX2_RATE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_RATE_CTRL_TX2_RATE_POS 8
//! Field TX2_RATE - TX2_RATE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_RATE_CTRL_TX2_RATE_MASK 0x700u

//! Field RESERVED_11 - Reserved_11
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_RATE_CTRL_RESERVED_11_POS 11
//! Field RESERVED_11 - Reserved_11
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_RATE_CTRL_RESERVED_11_MASK 0x800u

//! Field TX3_RATE - TX3_RATE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_RATE_CTRL_TX3_RATE_POS 12
//! Field TX3_RATE - TX3_RATE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_RATE_CTRL_TX3_RATE_MASK 0x7000u

//! Field RESERVED_15 - Reserved_15
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_RATE_CTRL_RESERVED_15_POS 15
//! Field RESERVED_15 - Reserved_15
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_RATE_CTRL_RESERVED_15_MASK 0x8000u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_POWER_STATE_CTRL Register XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_POWER_STATE_CTRL - XPCS VR XS PMA SNPS MP 12G 16G 25G TX POWER STATE CTRL
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_POWER_STATE_CTRL 0x54
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_POWER_STATE_CTRL 0x000600D4u

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_POWER_STATE_CTRL_RST 0x00000000u

//! Field TX0_PSTATE - TX0_PSTATE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX0_PSTATE_POS 0
//! Field TX0_PSTATE - TX0_PSTATE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX0_PSTATE_MASK 0x3u

//! Field TX1_PSTATE - TX1_PSTATE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX1_PSTATE_POS 2
//! Field TX1_PSTATE - TX1_PSTATE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX1_PSTATE_MASK 0xCu

//! Field TX2_PSTATE - TX2_PSTATE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX2_PSTATE_POS 4
//! Field TX2_PSTATE - TX2_PSTATE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX2_PSTATE_MASK 0x30u

//! Field TX3_PSTATE - TX3_PSTATE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX3_PSTATE_POS 6
//! Field TX3_PSTATE - TX3_PSTATE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX3_PSTATE_MASK 0xC0u

//! Field TX_DISABLE_0 - TX_DISABLE_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX_DISABLE_0_POS 8
//! Field TX_DISABLE_0 - TX_DISABLE_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX_DISABLE_0_MASK 0x100u

//! Field TX_DISABLE_3_1 - TX_DISABLE_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX_DISABLE_3_1_POS 9
//! Field TX_DISABLE_3_1 - TX_DISABLE_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX_DISABLE_3_1_MASK 0xE00u

//! Field RESERVED_15_12 - Reserved_15_12
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_POWER_STATE_CTRL_RESERVED_15_12_POS 12
//! Field RESERVED_15_12 - Reserved_15_12
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_POWER_STATE_CTRL_RESERVED_15_12_MASK 0xF000u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL0 Register XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL0 - XPCS VR XS PMA SNPS MP 12G 16G 25G TX EQ CTRL0
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL0 0x58
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL0 0x000600D8u

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL0_RST 0x00002800u

//! Field TX_EQ_PRE - TX_EQ_PRE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL0_TX_EQ_PRE_POS 0
//! Field TX_EQ_PRE - TX_EQ_PRE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL0_TX_EQ_PRE_MASK 0x3Fu

//! Field RESERVED_7_6 - Reserved_7_6
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL0_RESERVED_7_6_POS 6
//! Field RESERVED_7_6 - Reserved_7_6
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL0_RESERVED_7_6_MASK 0xC0u

//! Field TX_EQ_MAIN - TX_EQ_MAIN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL0_TX_EQ_MAIN_POS 8
//! Field TX_EQ_MAIN - TX_EQ_MAIN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL0_TX_EQ_MAIN_MASK 0x3F00u

//! Field RESERVED_15_14 - Reserved_15_14
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL0_RESERVED_15_14_POS 14
//! Field RESERVED_15_14 - Reserved_15_14
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL0_RESERVED_15_14_MASK 0xC000u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL1 Register XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL1 - XPCS VR XS PMA SNPS MP 12G 16G 25G TX EQ CTRL1
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL1 0x5C
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL1 0x000600DCu

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL1_RST 0x00000000u

//! Field TX_EQ_POST - TX_EQ_POST
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL1_TX_EQ_POST_POS 0
//! Field TX_EQ_POST - TX_EQ_POST
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL1_TX_EQ_POST_MASK 0x3Fu

//! Field TX_EQ_OVR_RIDE - TX_EQ_OVR_RIDE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL1_TX_EQ_OVR_RIDE_POS 6
//! Field TX_EQ_OVR_RIDE - TX_EQ_OVR_RIDE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL1_TX_EQ_OVR_RIDE_MASK 0x40u

//! Field TX_EQ_DEF_CTRL - TX_EQ_DEF_CTRL
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL1_TX_EQ_DEF_CTRL_POS 7
//! Field TX_EQ_DEF_CTRL - TX_EQ_DEF_CTRL
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL1_TX_EQ_DEF_CTRL_MASK 0x80u

//! Field CA_TX_EQ - CA_TX_EQ
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL1_CA_TX_EQ_POS 8
//! Field CA_TX_EQ - CA_TX_EQ
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL1_CA_TX_EQ_MASK 0x100u

//! Field RESERVED_15_9 - Reserved_15_9
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL1_RESERVED_15_9_POS 9
//! Field RESERVED_15_9 - Reserved_15_9
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL1_RESERVED_15_9_MASK 0xFE00u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL2 Register XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL2 - XPCS VR XS PMA SNPS MP 12G 16G 25G TX EQ CTRL2
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL2 0x60
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL2 0x000600E0u

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL2_RST 0x000016F7u

//! Field PRE_MAX_LMT - PRE_MAX_LMT
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL2_PRE_MAX_LMT_POS 0
//! Field PRE_MAX_LMT - PRE_MAX_LMT
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL2_PRE_MAX_LMT_MASK 0xFu

//! Field POST_MAX_LMT - POST_MAX_LMT
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL2_POST_MAX_LMT_POS 4
//! Field POST_MAX_LMT - POST_MAX_LMT
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL2_POST_MAX_LMT_MASK 0xF0u

//! Field LMAIN_MIN_LMT - LMAIN_MIN_LMT
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL2_LMAIN_MIN_LMT_POS 8
//! Field LMAIN_MIN_LMT - LMAIN_MIN_LMT
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL2_LMAIN_MIN_LMT_MASK 0x3F00u

//! Field RESERVED_15_14 - Reserved_15_14
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL2_RESERVED_15_14_POS 14
//! Field RESERVED_15_14 - Reserved_15_14
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL2_RESERVED_15_14_MASK 0xC000u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL3 Register XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL3 - XPCS VR XS PMA SNPS MP 12G 16G 25G TX EQ CTRL3
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL3 0x64
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL3 0x000600E4u

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL3_RST 0x00000412u

//! Field NATTEN_MAX_LMT - NATTEN_MAX_LMT
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL3_NATTEN_MAX_LMT_POS 0
//! Field NATTEN_MAX_LMT - NATTEN_MAX_LMT
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL3_NATTEN_MAX_LMT_MASK 0x3Fu

//! Field RESERVED_7_6 - Reserved_7_6
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL3_RESERVED_7_6_POS 6
//! Field RESERVED_7_6 - Reserved_7_6
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL3_RESERVED_7_6_MASK 0xC0u

//! Field MISC_LMT - MISC_LMT
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL3_MISC_LMT_POS 8
//! Field MISC_LMT - MISC_LMT
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL3_MISC_LMT_MASK 0x3F00u

//! Field RESERVED_15_14 - Reserved_15_14
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL3_RESERVED_15_14_POS 14
//! Field RESERVED_15_14 - Reserved_15_14
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_EQ_CTRL3_RESERVED_15_14_MASK 0xC000u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_EQ_INIT_CTRL0 Register XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_EQ_INIT_CTRL0 - XPCS VR XS PMA SNPS MP 12G 16G 25G EQ INIT CTRL0
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_EQ_INIT_CTRL0 0x68
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_EQ_INIT_CTRL0 0x000600E8u

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_EQ_INIT_CTRL0_RST 0x00006C08u

//! Field PRE_INIT - PRE_INIT
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_EQ_INIT_CTRL0_PRE_INIT_POS 0
//! Field PRE_INIT - PRE_INIT
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_EQ_INIT_CTRL0_PRE_INIT_MASK 0x3Fu

//! Field RESERVED_7_6 - Reserved_7_6
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_EQ_INIT_CTRL0_RESERVED_7_6_POS 6
//! Field RESERVED_7_6 - Reserved_7_6
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_EQ_INIT_CTRL0_RESERVED_7_6_MASK 0xC0u

//! Field LMAIN_INIT - LMAIN_INIT
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_EQ_INIT_CTRL0_LMAIN_INIT_POS 8
//! Field LMAIN_INIT - LMAIN_INIT
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_EQ_INIT_CTRL0_LMAIN_INIT_MASK 0xFF00u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_EQ_INIT_CTRL1 Register XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_EQ_INIT_CTRL1 - XPCS VR XS PMA SNPS MP 12G 16G 25G EQ INIT CTRL1
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_EQ_INIT_CTRL1 0x6C
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_EQ_INIT_CTRL1 0x000600ECu

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_EQ_INIT_CTRL1_RST 0x0000002Cu

//! Field POST_INIT - POST_INIT
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_EQ_INIT_CTRL1_POST_INIT_POS 0
//! Field POST_INIT - POST_INIT
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_EQ_INIT_CTRL1_POST_INIT_MASK 0x3Fu

//! Field RESERVED_15_6 - Reserved_15_6
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_EQ_INIT_CTRL1_RESERVED_15_6_POS 6
//! Field RESERVED_15_6 - Reserved_15_6
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_EQ_INIT_CTRL1_RESERVED_15_6_MASK 0xFFC0u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_STS Register XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_STS - XPCS VR XS PMA SNPS MP 12G 16G 25G TX STS
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_STS 0x80
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_STS 0x00060100u

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_STS_RST 0x00000000u

//! Field TX_ACK_0 - TX_ACK_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_STS_TX_ACK_0_POS 0
//! Field TX_ACK_0 - TX_ACK_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_STS_TX_ACK_0_MASK 0x1u

//! Field TX_ACK_3_1 - TX_ACK_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_STS_TX_ACK_3_1_POS 1
//! Field TX_ACK_3_1 - TX_ACK_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_STS_TX_ACK_3_1_MASK 0xEu

//! Field DETRX_RSLT_0 - DETRX_RSLT_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_STS_DETRX_RSLT_0_POS 4
//! Field DETRX_RSLT_0 - DETRX_RSLT_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_STS_DETRX_RSLT_0_MASK 0x10u

//! Field DETRX_RSLT_3_1 - DETRX_RSLT_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_STS_DETRX_RSLT_3_1_POS 5
//! Field DETRX_RSLT_3_1 - DETRX_RSLT_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_STS_DETRX_RSLT_3_1_MASK 0xE0u

//! Field RESERVED_15_8 - Reserved_15_8
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_STS_RESERVED_15_8_POS 8
//! Field RESERVED_15_8 - Reserved_15_8
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_TX_STS_RESERVED_15_8_MASK 0xFF00u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL0 Register XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL0 - XPCS VR XS PMA SNPS MP 12G 16G 25G RX GENCTRL0
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL0 0xC0
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL0 0x00060140u

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL0_RST 0x00000101u

//! Field RX_TERM_EN_0 - RX_TERM_EN_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL0_RX_TERM_EN_0_POS 0
//! Field RX_TERM_EN_0 - RX_TERM_EN_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL0_RX_TERM_EN_0_MASK 0x1u

//! Field RX_TERM_EN_3_1 - RX_TERM_EN_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL0_RX_TERM_EN_3_1_POS 1
//! Field RX_TERM_EN_3_1 - RX_TERM_EN_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL0_RX_TERM_EN_3_1_MASK 0xEu

//! Field RX_ALIGN_EN_0 - RX_ALIGN_EN_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL0_RX_ALIGN_EN_0_POS 4
//! Field RX_ALIGN_EN_0 - RX_ALIGN_EN_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL0_RX_ALIGN_EN_0_MASK 0x10u

//! Field RX_ALIGN_EN_3_1 - RX_ALIGN_EN_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL0_RX_ALIGN_EN_3_1_POS 5
//! Field RX_ALIGN_EN_3_1 - RX_ALIGN_EN_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL0_RX_ALIGN_EN_3_1_MASK 0xE0u

//! Field RX_DT_EN_0 - RX_DT_EN_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL0_RX_DT_EN_0_POS 8
//! Field RX_DT_EN_0 - RX_DT_EN_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL0_RX_DT_EN_0_MASK 0x100u

//! Field RX_DT_EN_3_1 - RX_DT_EN_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL0_RX_DT_EN_3_1_POS 9
//! Field RX_DT_EN_3_1 - RX_DT_EN_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL0_RX_DT_EN_3_1_MASK 0xE00u

//! Field RX_CLKSFT_0 - RX_CLKSFT_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL0_RX_CLKSFT_0_POS 12
//! Field RX_CLKSFT_0 - RX_CLKSFT_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL0_RX_CLKSFT_0_MASK 0x1000u

//! Field RX_CLKSFT_3_1 - RX_CLKSFT_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL0_RX_CLKSFT_3_1_POS 13
//! Field RX_CLKSFT_3_1 - RX_CLKSFT_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL0_RX_CLKSFT_3_1_MASK 0xE000u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL1 Register XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL1 - XPCS VR XS PMA SNPS MP 12G 16G 25G RX GENCTRL1
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL1 0xC4
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL1 0x00060144u

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL1_RST 0x00001100u

//! Field RX_INV_0 - RX_INV_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL1_RX_INV_0_POS 0
//! Field RX_INV_0 - RX_INV_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL1_RX_INV_0_MASK 0x1u

//! Field RX_INV_3_1 - RX_INV_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL1_RX_INV_3_1_POS 1
//! Field RX_INV_3_1 - RX_INV_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL1_RX_INV_3_1_MASK 0xEu

//! Field RX_RST_0 - RX_RST_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL1_RX_RST_0_POS 4
//! Field RX_RST_0 - RX_RST_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL1_RX_RST_0_MASK 0x10u

//! Field RX_RST_3_1 - RX_RST_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL1_RX_RST_3_1_POS 5
//! Field RX_RST_3_1 - RX_RST_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL1_RX_RST_3_1_MASK 0xE0u

//! Field RX_TERM_ACDC_0 - RX_TERM_ACDC_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL1_RX_TERM_ACDC_0_POS 8
//! Field RX_TERM_ACDC_0 - RX_TERM_ACDC_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL1_RX_TERM_ACDC_0_MASK 0x100u

//! Field RX_TERM_ACDC_3_1 - RX_TERM_ACDC_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL1_RX_TERM_ACDC_3_1_POS 9
//! Field RX_TERM_ACDC_3_1 - RX_TERM_ACDC_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL1_RX_TERM_ACDC_3_1_MASK 0xE00u

//! Field RX_DIV16P5_CLK_EN_0 - RX_DIV16P5_CLK_EN_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL1_RX_DIV16P5_CLK_EN_0_POS 12
//! Field RX_DIV16P5_CLK_EN_0 - RX_DIV16P5_CLK_EN_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL1_RX_DIV16P5_CLK_EN_0_MASK 0x1000u

//! Field RX_DIV16P5_CLK_EN_3_1 - RX_DIV16P5_CLK_EN_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL1_RX_DIV16P5_CLK_EN_3_1_POS 13
//! Field RX_DIV16P5_CLK_EN_3_1 - RX_DIV16P5_CLK_EN_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_GENCTRL1_RX_DIV16P5_CLK_EN_3_1_MASK 0xE000u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_16G_RX_GENCTRL2 Register XPCS_VR_XS_PMA_SNPS_MP_12G_16G_RX_GENCTRL2 - XPCS VR XS PMA SNPS MP 12G 16G RX GENCTRL2
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_RX_GENCTRL2 0xC8
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_16G_RX_GENCTRL2 0x00060148u

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_RX_GENCTRL2_RST 0x00000200u

//! Field RX_REQ_0 - RX_REQ_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_RX_GENCTRL2_RX_REQ_0_POS 0
//! Field RX_REQ_0 - RX_REQ_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_RX_GENCTRL2_RX_REQ_0_MASK 0x1u

//! Field RX_REQ_3_1 - RX_REQ_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_RX_GENCTRL2_RX_REQ_3_1_POS 1
//! Field RX_REQ_3_1 - RX_REQ_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_RX_GENCTRL2_RX_REQ_3_1_MASK 0xEu

//! Field RX_LPD_0 - RX_LPD_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_RX_GENCTRL2_RX_LPD_0_POS 4
//! Field RX_LPD_0 - RX_LPD_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_RX_GENCTRL2_RX_LPD_0_MASK 0x10u

//! Field RX_LPD_3_1 - RX_LPD_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_RX_GENCTRL2_RX_LPD_3_1_POS 5
//! Field RX_LPD_3_1 - RX_LPD_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_RX_GENCTRL2_RX_LPD_3_1_MASK 0xE0u

//! Field RX0_WIDTH - RX0_WIDTH
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_RX_GENCTRL2_RX0_WIDTH_POS 8
//! Field RX0_WIDTH - RX0_WIDTH
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_RX_GENCTRL2_RX0_WIDTH_MASK 0x300u

//! Field RX1_WIDTH - RX1_WIDTH
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_RX_GENCTRL2_RX1_WIDTH_POS 10
//! Field RX1_WIDTH - RX1_WIDTH
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_RX_GENCTRL2_RX1_WIDTH_MASK 0xC00u

//! Field RX2_WIDTH - RX2_WIDTH
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_RX_GENCTRL2_RX2_WIDTH_POS 12
//! Field RX2_WIDTH - RX2_WIDTH
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_RX_GENCTRL2_RX2_WIDTH_MASK 0x3000u

//! Field RX3_WIDTH - RX3_WIDTH
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_RX_GENCTRL2_RX3_WIDTH_POS 14
//! Field RX3_WIDTH - RX3_WIDTH
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_RX_GENCTRL2_RX3_WIDTH_MASK 0xC000u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_16G_RX_GENCTRL3 Register XPCS_VR_XS_PMA_SNPS_MP_12G_16G_RX_GENCTRL3 - XPCS VR XS PMA SNPS MP 12G 16G RX GENCTRL3
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_RX_GENCTRL3 0xCC
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_16G_RX_GENCTRL3 0x0006014Cu

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_RX_GENCTRL3_RST 0x00000003u

//! Field LOS_TRSHLD_0 - LOS_TRSHLD_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_0_POS 0
//! Field LOS_TRSHLD_0 - LOS_TRSHLD_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_0_MASK 0x7u

//! Field LOS_TRSHLD_1 - LOS_TRSHLD_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_1_POS 3
//! Field LOS_TRSHLD_1 - LOS_TRSHLD_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_1_MASK 0x38u

//! Field LOS_TRSHLD_2 - LOS_TRSHLD_2
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_2_POS 6
//! Field LOS_TRSHLD_2 - LOS_TRSHLD_2
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_2_MASK 0x1C0u

//! Field LOS_TRSHLD_3 - LOS_TRSHLD_3
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_3_POS 9
//! Field LOS_TRSHLD_3 - LOS_TRSHLD_3
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_3_MASK 0xE00u

//! Field LOS_LFPS_EN_0 - LOS_LFPS_EN_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_RX_GENCTRL3_LOS_LFPS_EN_0_POS 12
//! Field LOS_LFPS_EN_0 - LOS_LFPS_EN_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_RX_GENCTRL3_LOS_LFPS_EN_0_MASK 0x1000u

//! Field LOS_LFPS_EN_3_1 - LOS_LFPS_EN_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_RX_GENCTRL3_LOS_LFPS_EN_3_1_POS 13
//! Field LOS_LFPS_EN_3_1 - LOS_LFPS_EN_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_RX_GENCTRL3_LOS_LFPS_EN_3_1_MASK 0xE000u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_RATE_CTRL Register XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_RATE_CTRL - XPCS VR XS PMA SNPS MP 12G 16G 25G RX RATE CTRL
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_RATE_CTRL 0xD0
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_RATE_CTRL 0x00060150u

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_RATE_CTRL_RST 0x00000000u

//! Field RX0_RATE - RX0_RATE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_RATE_CTRL_RX0_RATE_POS 0
//! Field RX0_RATE - RX0_RATE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_RATE_CTRL_RX0_RATE_MASK 0x3u

//! Field RESERVED_3 - Reserved_3
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_RATE_CTRL_RESERVED_3_POS 3
//! Field RESERVED_3 - Reserved_3
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_RATE_CTRL_RESERVED_3_MASK 0x8u

//! Field RX1_RATE - RX1_RATE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_RATE_CTRL_RX1_RATE_POS 4
//! Field RX1_RATE - RX1_RATE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_RATE_CTRL_RX1_RATE_MASK 0x30u

//! Field RESERVED_7 - Reserved_7
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_RATE_CTRL_RESERVED_7_POS 7
//! Field RESERVED_7 - Reserved_7
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_RATE_CTRL_RESERVED_7_MASK 0x80u

//! Field RX2_RATE - RX2_RATE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_RATE_CTRL_RX2_RATE_POS 8
//! Field RX2_RATE - RX2_RATE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_RATE_CTRL_RX2_RATE_MASK 0x300u

//! Field RESERVED_11 - Reserved_11
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_RATE_CTRL_RESERVED_11_POS 11
//! Field RESERVED_11 - Reserved_11
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_RATE_CTRL_RESERVED_11_MASK 0x800u

//! Field RX3_RATE - RX3_RATE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_RATE_CTRL_RX3_RATE_POS 12
//! Field RX3_RATE - RX3_RATE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_RATE_CTRL_RX3_RATE_MASK 0x3000u

//! Field RESERVED_15 - Reserved_15
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_RATE_CTRL_RESERVED_15_POS 15
//! Field RESERVED_15 - Reserved_15
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_RATE_CTRL_RESERVED_15_MASK 0x8000u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_POWER_STATE_CTRL Register XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_POWER_STATE_CTRL - XPCS VR XS PMA SNPS MP 12G 16G 25G RX POWER STATE CTRL
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_POWER_STATE_CTRL 0xD4
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_POWER_STATE_CTRL 0x00060154u

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RST 0x00000000u

//! Field RX0_PSTATE - RX0_PSTATE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX0_PSTATE_POS 0
//! Field RX0_PSTATE - RX0_PSTATE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX0_PSTATE_MASK 0x3u

//! Field RX1_PSTATE - RX1_PSTATE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX1_PSTATE_POS 2
//! Field RX1_PSTATE - RX1_PSTATE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX1_PSTATE_MASK 0xCu

//! Field RX2_PSTATE - RX2_PSTATE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX2_PSTATE_POS 4
//! Field RX2_PSTATE - RX2_PSTATE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX2_PSTATE_MASK 0x30u

//! Field RX3_PSTATE - RX3_PSTATE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX3_PSTATE_POS 6
//! Field RX3_PSTATE - RX3_PSTATE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX3_PSTATE_MASK 0xC0u

//! Field RX_DISABLE_0 - RX_DISABLE_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX_DISABLE_0_POS 8
//! Field RX_DISABLE_0 - RX_DISABLE_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX_DISABLE_0_MASK 0x100u

//! Field RX_DISABLE_3_1 - RX_DISABLE_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX_DISABLE_3_1_POS 9
//! Field RX_DISABLE_3_1 - RX_DISABLE_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX_DISABLE_3_1_MASK 0xE00u

//! Field EEE_OVR_RIDE - EEE_OVR_RIDE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_POWER_STATE_CTRL_EEE_OVR_RIDE_POS 12
//! Field EEE_OVR_RIDE - EEE_OVR_RIDE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_POWER_STATE_CTRL_EEE_OVR_RIDE_MASK 0x1000u

//! Field RESERVED_15_12 - Reserved_15_12
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RESERVED_15_12_POS 13
//! Field RESERVED_15_12 - Reserved_15_12
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RESERVED_15_12_MASK 0xE000u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_CDR_CTRL Register XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_CDR_CTRL - XPCS VR XS PMA SNPS MP 12G 16G 25G RX CDR CTRL
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_CDR_CTRL 0xD8
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_CDR_CTRL 0x00060158u

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_CDR_CTRL_RST 0x00000101u

//! Field CDR_TRACK_EN_0 - CDR_TRACK_EN_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_CDR_CTRL_CDR_TRACK_EN_0_POS 0
//! Field CDR_TRACK_EN_0 - CDR_TRACK_EN_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_CDR_CTRL_CDR_TRACK_EN_0_MASK 0x1u

//! Field CDR_TRACK_EN_3_1 - CDR_TRACK_EN_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_CDR_CTRL_CDR_TRACK_EN_3_1_POS 1
//! Field CDR_TRACK_EN_3_1 - CDR_TRACK_EN_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_CDR_CTRL_CDR_TRACK_EN_3_1_MASK 0xEu

//! Field CDR_SSC_EN_0 - CDR_SSC_EN_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_CDR_CTRL_CDR_SSC_EN_0_POS 4
//! Field CDR_SSC_EN_0 - CDR_SSC_EN_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_CDR_CTRL_CDR_SSC_EN_0_MASK 0x10u

//! Field CDR_SSC_EN_3_1 - CDR_SSC_EN_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_CDR_CTRL_CDR_SSC_EN_3_1_POS 5
//! Field CDR_SSC_EN_3_1 - CDR_SSC_EN_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_CDR_CTRL_CDR_SSC_EN_3_1_MASK 0xE0u

//! Field VCO_LOW_FREQ_0 - VCO_LOW_FREQ_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_CDR_CTRL_VCO_LOW_FREQ_0_POS 8
//! Field VCO_LOW_FREQ_0 - VCO_LOW_FREQ_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_CDR_CTRL_VCO_LOW_FREQ_0_MASK 0x100u

//! Field VCO_LOW_FREQ_3_1 - VCO_LOW_FREQ_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_CDR_CTRL_VCO_LOW_FREQ_3_1_POS 9
//! Field VCO_LOW_FREQ_3_1 - VCO_LOW_FREQ_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_CDR_CTRL_VCO_LOW_FREQ_3_1_MASK 0xE00u

//! Field RESERVED_15_12 - Reserved_15_12
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_CDR_CTRL_RESERVED_15_12_POS 12
//! Field RESERVED_15_12 - Reserved_15_12
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_CDR_CTRL_RESERVED_15_12_MASK 0xF000u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_ATTN_CTRL Register XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_ATTN_CTRL - XPCS VR XS PMA SNPS MP 12G 16G 25G RX ATTN CTRL
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_ATTN_CTRL 0xDC
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_ATTN_CTRL 0x0006015Cu

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_ATTN_CTRL_RST 0x00000000u

//! Field RX0_EQ_ATT_LVL - RX0_EQ_ATT_LVL
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_ATTN_CTRL_RX0_EQ_ATT_LVL_POS 0
//! Field RX0_EQ_ATT_LVL - RX0_EQ_ATT_LVL
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_ATTN_CTRL_RX0_EQ_ATT_LVL_MASK 0x7u

//! Field RESERVED_3 - Reserved_3
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_ATTN_CTRL_RESERVED_3_POS 3
//! Field RESERVED_3 - Reserved_3
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_ATTN_CTRL_RESERVED_3_MASK 0x8u

//! Field RX1_EQ_ATT_LVL - RX1_EQ_ATT_LVL
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_ATTN_CTRL_RX1_EQ_ATT_LVL_POS 4
//! Field RX1_EQ_ATT_LVL - RX1_EQ_ATT_LVL
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_ATTN_CTRL_RX1_EQ_ATT_LVL_MASK 0x70u

//! Field RESERVED_7 - Reserved_7
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_ATTN_CTRL_RESERVED_7_POS 7
//! Field RESERVED_7 - Reserved_7
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_ATTN_CTRL_RESERVED_7_MASK 0x80u

//! Field RX2_EQ_ATT_LVL - RX2_EQ_ATT_LVL
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_ATTN_CTRL_RX2_EQ_ATT_LVL_POS 8
//! Field RX2_EQ_ATT_LVL - RX2_EQ_ATT_LVL
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_ATTN_CTRL_RX2_EQ_ATT_LVL_MASK 0x700u

//! Field RESERVED_11 - Reserved_11
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_ATTN_CTRL_RESERVED_11_POS 11
//! Field RESERVED_11 - Reserved_11
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_ATTN_CTRL_RESERVED_11_MASK 0x800u

//! Field RX3_EQ_ATT_LVL - RX3_EQ_ATT_LVL
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_ATTN_CTRL_RX3_EQ_ATT_LVL_POS 12
//! Field RX3_EQ_ATT_LVL - RX3_EQ_ATT_LVL
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_ATTN_CTRL_RX3_EQ_ATT_LVL_MASK 0x7000u

//! Field RESERVED_15 - Reserved_15
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_ATTN_CTRL_RESERVED_15_POS 15
//! Field RESERVED_15 - Reserved_15
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_ATTN_CTRL_RESERVED_15_MASK 0x8000u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_RX_EQ_CTRL0 Register XPCS_VR_XS_PMA_SNPS_MP_12G_RX_EQ_CTRL0 - XPCS VR XS PMA SNPS MP 12G RX EQ CTRL0
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_RX_EQ_CTRL0 0xE0
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_RX_EQ_CTRL0 0x00060160u

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_RX_EQ_CTRL0_RST 0x0000FF06u

//! Field CTLE_BOOST_0 - CTLE_BOOST_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_RX_EQ_CTRL0_CTLE_BOOST_0_POS 0
//! Field CTLE_BOOST_0 - CTLE_BOOST_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_RX_EQ_CTRL0_CTLE_BOOST_0_MASK 0x1Fu

//! Field CTLE_POLE_0 - CTLE_POLE_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_RX_EQ_CTRL0_CTLE_POLE_0_POS 5
//! Field CTLE_POLE_0 - CTLE_POLE_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_RX_EQ_CTRL0_CTLE_POLE_0_MASK 0xE0u

//! Field VGA2_GAIN_0 - VGA2_GAIN_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_RX_EQ_CTRL0_VGA2_GAIN_0_POS 8
//! Field VGA2_GAIN_0 - VGA2_GAIN_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_RX_EQ_CTRL0_VGA2_GAIN_0_MASK 0xF00u

//! Field VGA1_GAIN_0 - VGA1_GAIN_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_RX_EQ_CTRL0_VGA1_GAIN_0_POS 12
//! Field VGA1_GAIN_0 - VGA1_GAIN_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_RX_EQ_CTRL0_VGA1_GAIN_0_MASK 0xF000u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_EQ_CTRL4 Register XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_EQ_CTRL4 - XPCS VR XS PMA SNPS MP 12G 16G 25G RX EQ CTRL4
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_EQ_CTRL4 0xF0
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_EQ_CTRL4 0x00060170u

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_EQ_CTRL4_RST 0x00000011u

//! Field CONT_ADAPT_0 - CONT_ADAPT_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_ADAPT_0_POS 0
//! Field CONT_ADAPT_0 - CONT_ADAPT_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_ADAPT_0_MASK 0x1u

//! Field CONT_ADAPT_3_1 - CONT_ADAPT_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_ADAPT_3_1_POS 1
//! Field CONT_ADAPT_3_1 - CONT_ADAPT_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_ADAPT_3_1_MASK 0xEu

//! Field CONT_OFF_CAN_0 - CONT_OFF_CAN_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_OFF_CAN_0_POS 4
//! Field CONT_OFF_CAN_0 - CONT_OFF_CAN_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_OFF_CAN_0_MASK 0x10u

//! Field CONT_OFF_CAN_3_1 - CONT_OFF_CAN_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_OFF_CAN_3_1_POS 5
//! Field CONT_OFF_CAN_3_1 - CONT_OFF_CAN_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_OFF_CAN_3_1_MASK 0xE0u

//! Field SEQ_EQ_EN - SEQ_EQ_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_EQ_CTRL4_SEQ_EQ_EN_POS 8
//! Field SEQ_EQ_EN - SEQ_EQ_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_EQ_CTRL4_SEQ_EQ_EN_MASK 0x100u

//! Field PING_PONG_EN - PING_PONG_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_EQ_CTRL4_PING_PONG_EN_POS 9
//! Field PING_PONG_EN - PING_PONG_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_EQ_CTRL4_PING_PONG_EN_MASK 0x200u

//! Field SELF_MAIN_EN - SELF_MAIN_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_EQ_CTRL4_SELF_MAIN_EN_POS 10
//! Field SELF_MAIN_EN - SELF_MAIN_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_EQ_CTRL4_SELF_MAIN_EN_MASK 0x400u

//! Field RX_EQ_STRT_CTRL - RX_EQ_STRT_CTRL
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_EQ_CTRL4_RX_EQ_STRT_CTRL_POS 11
//! Field RX_EQ_STRT_CTRL - RX_EQ_STRT_CTRL
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_EQ_CTRL4_RX_EQ_STRT_CTRL_MASK 0x800u

//! Field RX_AD_REQ - RX_AD_REQ
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_EQ_CTRL4_RX_AD_REQ_POS 12
//! Field RX_AD_REQ - RX_AD_REQ
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_EQ_CTRL4_RX_AD_REQ_MASK 0x1000u

//! Field RESERVED_15_13 - Reserved_15_13
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_EQ_CTRL4_RESERVED_15_13_POS 13
//! Field RESERVED_15_13 - Reserved_15_13
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_EQ_CTRL4_RESERVED_15_13_MASK 0xE000u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_AFE_DFE_EN_CTRL Register XPCS_VR_XS_PMA_SNPS_MP_12G_AFE_DFE_EN_CTRL - XPCS VR XS PMA SNPS MP 12G AFE DFE EN CTRL
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_AFE_DFE_EN_CTRL 0xF4
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_AFE_DFE_EN_CTRL 0x00060174u

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_AFE_DFE_EN_CTRL_RST 0x00000011u

//! Field AFE_EN_0 - AFE_EN_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_AFE_DFE_EN_CTRL_AFE_EN_0_POS 0
//! Field AFE_EN_0 - AFE_EN_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_AFE_DFE_EN_CTRL_AFE_EN_0_MASK 0x1u

//! Field AFE_EN_3_1 - AFE_EN_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_AFE_DFE_EN_CTRL_AFE_EN_3_1_POS 1
//! Field AFE_EN_3_1 - AFE_EN_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_AFE_DFE_EN_CTRL_AFE_EN_3_1_MASK 0xEu

//! Field DFE_EN_0 - DFE_EN_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_AFE_DFE_EN_CTRL_DFE_EN_0_POS 4
//! Field DFE_EN_0 - DFE_EN_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_AFE_DFE_EN_CTRL_DFE_EN_0_MASK 0x10u

//! Field DFE_EN_3_1 - DFE_EN_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_AFE_DFE_EN_CTRL_DFE_EN_3_1_POS 5
//! Field DFE_EN_3_1 - DFE_EN_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_AFE_DFE_EN_CTRL_DFE_EN_3_1_MASK 0xE0u

//! Field RESERVED_15_8 - Reserved_15_8
#define XPCS_VR_XS_PMA_SNPS_MP_12G_AFE_DFE_EN_CTRL_RESERVED_15_8_POS 8
//! Field RESERVED_15_8 - Reserved_15_8
#define XPCS_VR_XS_PMA_SNPS_MP_12G_AFE_DFE_EN_CTRL_RESERVED_15_8_MASK 0xFF00u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_DFE_TAP_CTRL0 Register XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_DFE_TAP_CTRL0 - XPCS VR XS PMA SNPS MP 12G 16G 25G DFE TAP CTRL0
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_DFE_TAP_CTRL0 0xF8
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_DFE_TAP_CTRL0 0x00060178u

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_DFE_TAP_CTRL0_RST 0x00000000u

//! Field DFE_TAP1_0 - DFE_TAP1_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_DFE_TAP_CTRL0_DFE_TAP1_0_POS 0
//! Field DFE_TAP1_0 - DFE_TAP1_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_DFE_TAP_CTRL0_DFE_TAP1_0_MASK 0xFFu

//! Field DFE_TAP1_1 - DFE_TAP1_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_DFE_TAP_CTRL0_DFE_TAP1_1_POS 8
//! Field DFE_TAP1_1 - DFE_TAP1_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_DFE_TAP_CTRL0_DFE_TAP1_1_MASK 0xFF00u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_STS Register XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_STS - XPCS VR XS PMA SNPS MP 12G 16G 25G RX STS
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_STS 0x100
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_STS 0x00060180u

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_STS_RST 0x00000000u

//! Field RX_ACK_0 - RX_ACK_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_STS_RX_ACK_0_POS 0
//! Field RX_ACK_0 - RX_ACK_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_STS_RX_ACK_0_MASK 0x1u

//! Field RX_ACK_3_1 - RX_ACK_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_STS_RX_ACK_3_1_POS 1
//! Field RX_ACK_3_1 - RX_ACK_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_STS_RX_ACK_3_1_MASK 0xEu

//! Field LF_SD_0 - LF_SD_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_STS_LF_SD_0_POS 4
//! Field LF_SD_0 - LF_SD_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_STS_LF_SD_0_MASK 0x10u

//! Field LF_SD_3_1 - LF_SD_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_STS_LF_SD_3_1_POS 5
//! Field LF_SD_3_1 - LF_SD_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_STS_LF_SD_3_1_MASK 0xE0u

//! Field HF_SD_0 - HF_SD_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_STS_HF_SD_0_POS 8
//! Field HF_SD_0 - HF_SD_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_STS_HF_SD_0_MASK 0x100u

//! Field HF_SD_3_1 - HF_SD_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_STS_HF_SD_3_1_POS 9
//! Field HF_SD_3_1 - HF_SD_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_STS_HF_SD_3_1_MASK 0xE00u

//! Field RESERVED_15_12 - Reserved_15_12
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_STS_RESERVED_15_12_POS 12
//! Field RESERVED_15_12 - Reserved_15_12
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_RX_STS_RESERVED_15_12_MASK 0xF000u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_CMN_CTRL Register XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_CMN_CTRL - XPCS VR XS PMA SNPS MP 12G 16G 25G CMN CTRL
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_CMN_CTRL 0x140
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_CMN_CTRL 0x000601C0u

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_CMN_CTRL_RST 0x00000001u

//! Field MPLL_EN_0 - MPLL_EN_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_CMN_CTRL_MPLL_EN_0_POS 0
//! Field MPLL_EN_0 - MPLL_EN_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_CMN_CTRL_MPLL_EN_0_MASK 0x1u

//! Field MPLL_EN_3_1 - MPLL_EN_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_CMN_CTRL_MPLL_EN_3_1_POS 1
//! Field MPLL_EN_3_1 - MPLL_EN_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_CMN_CTRL_MPLL_EN_3_1_MASK 0xEu

//! Field MPLLB_SEL_0 - MPLLB_SEL_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_CMN_CTRL_MPLLB_SEL_0_POS 4
//! Field MPLLB_SEL_0 - MPLLB_SEL_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_CMN_CTRL_MPLLB_SEL_0_MASK 0x10u

//! Field MPLLB_SEL_3_1 - MPLLB_SEL_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_CMN_CTRL_MPLLB_SEL_3_1_POS 5
//! Field MPLLB_SEL_3_1 - MPLLB_SEL_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_CMN_CTRL_MPLLB_SEL_3_1_MASK 0xE0u

//! Field RESERVED_15_8 - Reserved_15_8
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_CMN_CTRL_RESERVED_15_8_POS 8
//! Field RESERVED_15_8 - Reserved_15_8
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_CMN_CTRL_RESERVED_15_8_MASK 0xFF00u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL0 Register XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL0 - XPCS VR XS PMA SNPS MP 12G 16G MPLLA CTRL0
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL0 0x144
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL0 0x000601C4u

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL0_RST 0x00000021u

//! Field MPLLA_MULTIPLIER - MPLLA_MULTIPLIER
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL0_MPLLA_MULTIPLIER_POS 0
//! Field MPLLA_MULTIPLIER - MPLLA_MULTIPLIER
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL0_MPLLA_MULTIPLIER_MASK 0xFFu

//! Field MPLLA_SSC_CLK_SEL - MPLLA_SSC_CLK_SEL
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL0_MPLLA_SSC_CLK_SEL_POS 8
//! Field MPLLA_SSC_CLK_SEL - MPLLA_SSC_CLK_SEL
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL0_MPLLA_SSC_CLK_SEL_MASK 0x700u

//! Field RESERVED_11 - Reserved_11
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL0_RESERVED_11_POS 11
//! Field RESERVED_11 - Reserved_11
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL0_RESERVED_11_MASK 0x800u

//! Field FRAC_EN - FRAC_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL0_FRAC_EN_POS 12
//! Field FRAC_EN - FRAC_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL0_FRAC_EN_MASK 0x1000u

//! Field FR_CFG_UP_EN - FR_CFG_UP_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL0_FR_CFG_UP_EN_POS 13
//! Field FR_CFG_UP_EN - FR_CFG_UP_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL0_FR_CFG_UP_EN_MASK 0x2000u

//! Field PMIX_EN - PMIX_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL0_PMIX_EN_POS 14
//! Field PMIX_EN - PMIX_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL0_PMIX_EN_MASK 0x4000u

//! Field MPLLA_CAL_DISABLE - MPLLA_CAL_DISABLE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL0_MPLLA_CAL_DISABLE_POS 15
//! Field MPLLA_CAL_DISABLE - MPLLA_CAL_DISABLE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL0_MPLLA_CAL_DISABLE_MASK 0x8000u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLA_CTRL1 Register XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLA_CTRL1 - XPCS VR XS PMA SNPS MP 12G MPLLA CTRL1
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLA_CTRL1 0x148
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLA_CTRL1 0x000601C8u

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLA_CTRL1_RST 0x00000000u

//! Field MPLLA_SSC_EN - MPLLA_SSC_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLA_CTRL1_MPLLA_SSC_EN_POS 0
//! Field MPLLA_SSC_EN - MPLLA_SSC_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLA_CTRL1_MPLLA_SSC_EN_MASK 0x1u

//! Field MPLLA_SSC_RANGE - MPLLA_SSC_RANGE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLA_CTRL1_MPLLA_SSC_RANGE_POS 1
//! Field MPLLA_SSC_RANGE - MPLLA_SSC_RANGE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLA_CTRL1_MPLLA_SSC_RANGE_MASK 0xEu

//! Field MPLLA_SSC_CLK_SEL - MPLLA_SSC_CLK_SEL
#define XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLA_CTRL1_MPLLA_SSC_CLK_SEL_POS 4
//! Field MPLLA_SSC_CLK_SEL - MPLLA_SSC_CLK_SEL
#define XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLA_CTRL1_MPLLA_SSC_CLK_SEL_MASK 0x70u

//! Field MPLLA_FRACN_CTRL - MPLLA_FRACN_CTRL
#define XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLA_CTRL1_MPLLA_FRACN_CTRL_POS 7
//! Field MPLLA_FRACN_CTRL - MPLLA_FRACN_CTRL
#define XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLA_CTRL1_MPLLA_FRACN_CTRL_MASK 0xFF80u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL2 Register XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL2 - XPCS VR XS PMA SNPS MP 12G 16G MPLLA CTRL2
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL2 0x14C
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL2 0x000601CCu

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL2_RST 0x00000500u

//! Field MPLLA_DIV_MULT - MPLLA_DIV_MULT
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV_MULT_POS 0
//! Field MPLLA_DIV_MULT - MPLLA_DIV_MULT
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV_MULT_MASK 0x7Fu

//! Field MPLLA_DIV_CLK_EN - MPLLA_DIV_CLK_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV_CLK_EN_POS 7
//! Field MPLLA_DIV_CLK_EN - MPLLA_DIV_CLK_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV_CLK_EN_MASK 0x80u

//! Field MPLLA_DIV8_CLK_EN - MPLLA_DIV8_CLK_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV8_CLK_EN_POS 8
//! Field MPLLA_DIV8_CLK_EN - MPLLA_DIV8_CLK_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV8_CLK_EN_MASK 0x100u

//! Field MPLLA_DIV10_CLK_EN - MPLLA_DIV10_CLK_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV10_CLK_EN_POS 9
//! Field MPLLA_DIV10_CLK_EN - MPLLA_DIV10_CLK_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV10_CLK_EN_MASK 0x200u

//! Field MPLLA_DIV16P5_CLK_EN - MPLLA_DIV16P5_CLK_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV16P5_CLK_EN_POS 10
//! Field MPLLA_DIV16P5_CLK_EN - MPLLA_DIV16P5_CLK_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV16P5_CLK_EN_MASK 0x400u

//! Field MPLLA_TX_CLK_DIV - MPLLA_TX_CLK_DIV
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL2_MPLLA_TX_CLK_DIV_POS 11
//! Field MPLLA_TX_CLK_DIV - MPLLA_TX_CLK_DIV
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL2_MPLLA_TX_CLK_DIV_MASK 0x1800u

//! Field MPLLA_RECAL_BANK_SEL - MPLLA_RECAL_BANK_SEL
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL2_MPLLA_RECAL_BANK_SEL_POS 13
//! Field MPLLA_RECAL_BANK_SEL - MPLLA_RECAL_BANK_SEL
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL2_MPLLA_RECAL_BANK_SEL_MASK 0x6000u

//! Field MPLLA_WRD_DIV2_EN - MPLLA_WRD_DIV2_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL2_MPLLA_WRD_DIV2_EN_POS 15
//! Field MPLLA_WRD_DIV2_EN - MPLLA_WRD_DIV2_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLA_CTRL2_MPLLA_WRD_DIV2_EN_MASK 0x8000u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL0 Register XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL0 - XPCS VR XS PMA SNPS MP 12G 16G MPLLB CTRL0
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL0 0x150
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL0 0x000601D0u

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL0_RST 0x00008000u

//! Field MPLLB_MULTIPLIER - MPLLB_MULTIPLIER
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL0_MPLLB_MULTIPLIER_POS 0
//! Field MPLLB_MULTIPLIER - MPLLB_MULTIPLIER
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL0_MPLLB_MULTIPLIER_MASK 0xFFu

//! Field MPLLB_SSC_CLK_SEL - MPLLB_SSC_CLK_SEL
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL0_MPLLB_SSC_CLK_SEL_POS 8
//! Field MPLLB_SSC_CLK_SEL - MPLLB_SSC_CLK_SEL
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL0_MPLLB_SSC_CLK_SEL_MASK 0x700u

//! Field RESERVED_11 - Reserved_11
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL0_RESERVED_11_POS 11
//! Field RESERVED_11 - Reserved_11
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL0_RESERVED_11_MASK 0x800u

//! Field FRAC_EN - FRAC_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL0_FRAC_EN_POS 12
//! Field FRAC_EN - FRAC_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL0_FRAC_EN_MASK 0x1000u

//! Field FR_CFG_UP_EN - FR_CFG_UP_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL0_FR_CFG_UP_EN_POS 13
//! Field FR_CFG_UP_EN - FR_CFG_UP_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL0_FR_CFG_UP_EN_MASK 0x2000u

//! Field PMIX_EN - PMIX_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL0_PMIX_EN_POS 14
//! Field PMIX_EN - PMIX_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL0_PMIX_EN_MASK 0x4000u

//! Field MPLLB_CAL_DISABLE - MPLLB_CAL_DISABLE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL0_MPLLB_CAL_DISABLE_POS 15
//! Field MPLLB_CAL_DISABLE - MPLLB_CAL_DISABLE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL0_MPLLB_CAL_DISABLE_MASK 0x8000u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLB_CTRL1 Register XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLB_CTRL1 - XPCS VR XS PMA SNPS MP 12G MPLLB CTRL1
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLB_CTRL1 0x154
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLB_CTRL1 0x000601D4u

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLB_CTRL1_RST 0x00000000u

//! Field MPLLB_SSC_EN - MPLLB_SSC_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLB_CTRL1_MPLLB_SSC_EN_POS 0
//! Field MPLLB_SSC_EN - MPLLB_SSC_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLB_CTRL1_MPLLB_SSC_EN_MASK 0x1u

//! Field MPLLB_SSC_RANGE - MPLLB_SSC_RANGE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLB_CTRL1_MPLLB_SSC_RANGE_POS 1
//! Field MPLLB_SSC_RANGE - MPLLB_SSC_RANGE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLB_CTRL1_MPLLB_SSC_RANGE_MASK 0xEu

//! Field MPLLB_SSC_CLK_SEL - MPLLB_SSC_CLK_SEL
#define XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLB_CTRL1_MPLLB_SSC_CLK_SEL_POS 4
//! Field MPLLB_SSC_CLK_SEL - MPLLB_SSC_CLK_SEL
#define XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLB_CTRL1_MPLLB_SSC_CLK_SEL_MASK 0x70u

//! Field MPLLB_FRACN_CTRL - MPLLB_FRACN_CTRL
#define XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLB_CTRL1_MPLLB_FRACN_CTRL_POS 7
//! Field MPLLB_FRACN_CTRL - MPLLB_FRACN_CTRL
#define XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLB_CTRL1_MPLLB_FRACN_CTRL_MASK 0xFF80u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL2 Register XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL2 - XPCS VR XS PMA SNPS MP 12G 16G MPLLB CTRL2
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL2 0x158
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL2 0x000601D8u

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL2_RST 0x00000000u

//! Field MPLLB_DIV_MULT - MPLLB_DIV_MULT
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL2_MPLLB_DIV_MULT_POS 0
//! Field MPLLB_DIV_MULT - MPLLB_DIV_MULT
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL2_MPLLB_DIV_MULT_MASK 0x7Fu

//! Field MPLLB_DIV_CLK_EN - MPLLB_DIV_CLK_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL2_MPLLB_DIV_CLK_EN_POS 7
//! Field MPLLB_DIV_CLK_EN - MPLLB_DIV_CLK_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL2_MPLLB_DIV_CLK_EN_MASK 0x80u

//! Field MPLLB_DIV8_CLK_EN - MPLLB_DIV8_CLK_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL2_MPLLB_DIV8_CLK_EN_POS 8
//! Field MPLLB_DIV8_CLK_EN - MPLLB_DIV8_CLK_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL2_MPLLB_DIV8_CLK_EN_MASK 0x100u

//! Field MPLLB_DIV10_CLK_EN - MPLLB_DIV10_CLK_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL2_MPLLB_DIV10_CLK_EN_POS 9
//! Field MPLLB_DIV10_CLK_EN - MPLLB_DIV10_CLK_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL2_MPLLB_DIV10_CLK_EN_MASK 0x200u

//! Field RESERVED_10 - Reserved_10
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL2_RESERVED_10_POS 10
//! Field RESERVED_10 - Reserved_10
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL2_RESERVED_10_MASK 0x400u

//! Field MPLLB_TX_CLK_DIV - MPLLB_TX_CLK_DIV
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL2_MPLLB_TX_CLK_DIV_POS 11
//! Field MPLLB_TX_CLK_DIV - MPLLB_TX_CLK_DIV
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL2_MPLLB_TX_CLK_DIV_MASK 0x1800u

//! Field MPLLB_RECAL_BANK_SEL - MPLLB_RECAL_BANK_SEL
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL2_MPLLB_RECAL_BANK_SEL_POS 13
//! Field MPLLB_RECAL_BANK_SEL - MPLLB_RECAL_BANK_SEL
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL2_MPLLB_RECAL_BANK_SEL_MASK 0x6000u

//! Field RESERVED_15 - Reserved_15
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL2_RESERVED_15_POS 15
//! Field RESERVED_15 - Reserved_15
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_MPLLB_CTRL2_RESERVED_15_MASK 0x8000u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLA_CTRL3 Register XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLA_CTRL3 - XPCS VR XS PMA SNPS MP 12G MPLLA CTRL3
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLA_CTRL3 0x15C
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLA_CTRL3 0x000601DCu

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLA_CTRL3_RST 0x00000790u

//! Field MPLLA_BANDWIDTH - MPLLA_BANDWIDTH
#define XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLA_CTRL3_MPLLA_BANDWIDTH_POS 0
//! Field MPLLA_BANDWIDTH - MPLLA_BANDWIDTH
#define XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLA_CTRL3_MPLLA_BANDWIDTH_MASK 0x7FFu

//! Field RESERVED_15_11 - Reserved_15_11
#define XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLA_CTRL3_RESERVED_15_11_POS 11
//! Field RESERVED_15_11 - Reserved_15_11
#define XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLA_CTRL3_RESERVED_15_11_MASK 0xF800u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLB_CTRL3 Register XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLB_CTRL3 - XPCS VR XS PMA SNPS MP 12G MPLLB CTRL3
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLB_CTRL3 0x160
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLB_CTRL3 0x000601E0u

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLB_CTRL3_RST 0x00000000u

//! Field MPLLB_BANDWIDTH - MPLLB_BANDWIDTH
#define XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLB_CTRL3_MPLLB_BANDWIDTH_POS 0
//! Field MPLLB_BANDWIDTH - MPLLB_BANDWIDTH
#define XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLB_CTRL3_MPLLB_BANDWIDTH_MASK 0x7FFu

//! Field RESERVED_15_11 - Reserved_15_11
#define XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLB_CTRL3_RESERVED_15_11_POS 11
//! Field RESERVED_15_11 - Reserved_15_11
#define XPCS_VR_XS_PMA_SNPS_MP_12G_MPLLB_CTRL3_RESERVED_15_11_MASK 0xF800u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_CTRL0 Register XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_CTRL0 - XPCS VR XS PMA SNPS MP 12G 16G 25G MISC CTRL0
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_CTRL0 0x1C0
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_CTRL0 0x00060240u

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_CTRL0_RST 0x00005100u

//! Field TX2RX_LB_EN_0 - TX2RX_LB_EN_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_CTRL0_TX2RX_LB_EN_0_POS 0
//! Field TX2RX_LB_EN_0 - TX2RX_LB_EN_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_CTRL0_TX2RX_LB_EN_0_MASK 0x1u

//! Field TX2RX_LB_EN_3_1 - TX2RX_LB_EN_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_CTRL0_TX2RX_LB_EN_3_1_POS 1
//! Field TX2RX_LB_EN_3_1 - TX2RX_LB_EN_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_CTRL0_TX2RX_LB_EN_3_1_MASK 0xEu

//! Field RX2TX_LB_EN_0 - RX2TX_LB_EN_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_CTRL0_RX2TX_LB_EN_0_POS 4
//! Field RX2TX_LB_EN_0 - RX2TX_LB_EN_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_CTRL0_RX2TX_LB_EN_0_MASK 0x10u

//! Field RX2TX_LB_EN_3_1 - RX2TX_LB_EN_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_CTRL0_RX2TX_LB_EN_3_1_POS 5
//! Field RX2TX_LB_EN_3_1 - RX2TX_LB_EN_3_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_CTRL0_RX2TX_LB_EN_3_1_MASK 0xE0u

//! Field RX_VREF_CTRL - RX_VREF_CTRL
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_CTRL0_RX_VREF_CTRL_POS 8
//! Field RX_VREF_CTRL - RX_VREF_CTRL
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_CTRL0_RX_VREF_CTRL_MASK 0x1F00u

//! Field RTUNE_REQ - RTUNE_REQ
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_CTRL0_RTUNE_REQ_POS 13
//! Field RTUNE_REQ - RTUNE_REQ
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_CTRL0_RTUNE_REQ_MASK 0x2000u

//! Field CR_PARA_SEL - CR_PARA_SEL
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_CTRL0_CR_PARA_SEL_POS 14
//! Field CR_PARA_SEL - CR_PARA_SEL
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_CTRL0_CR_PARA_SEL_MASK 0x4000u

//! Field PLL_CTRL - PLL_CTRL
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_CTRL0_PLL_CTRL_POS 15
//! Field PLL_CTRL - PLL_CTRL
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_CTRL0_PLL_CTRL_MASK 0x8000u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_REF_CLK_CTRL Register XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_REF_CLK_CTRL - XPCS VR XS PMA SNPS MP 12G 16G 25G REF CLK CTRL
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_REF_CLK_CTRL 0x1C4
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_REF_CLK_CTRL 0x00060244u

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_REF_CLK_CTRL_RST 0x00000071u

//! Field REF_CLK_EN - REF_CLK_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_REF_CLK_CTRL_REF_CLK_EN_POS 0
//! Field REF_CLK_EN - REF_CLK_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_REF_CLK_CTRL_REF_CLK_EN_MASK 0x1u

//! Field REF_USE_PAD - REF_USE_PAD
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_REF_CLK_CTRL_REF_USE_PAD_POS 1
//! Field REF_USE_PAD - REF_USE_PAD
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_REF_CLK_CTRL_REF_USE_PAD_MASK 0x2u

//! Field REF_CLK_DIV2 - REF_CLK_DIV2
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_REF_CLK_CTRL_REF_CLK_DIV2_POS 2
//! Field REF_CLK_DIV2 - REF_CLK_DIV2
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_REF_CLK_CTRL_REF_CLK_DIV2_MASK 0x4u

//! Field REF_RANGE - REF_RANGE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_REF_CLK_CTRL_REF_RANGE_POS 3
//! Field REF_RANGE - REF_RANGE
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_REF_CLK_CTRL_REF_RANGE_MASK 0x38u

//! Field REF_MPLLA_DIV2 - REF_MPLLA_DIV2
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLA_DIV2_POS 6
//! Field REF_MPLLA_DIV2 - REF_MPLLA_DIV2
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLA_DIV2_MASK 0x40u

//! Field REF_MPLLB_DIV2 - REF_MPLLB_DIV2
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLB_DIV2_POS 7
//! Field REF_MPLLB_DIV2 - REF_MPLLB_DIV2
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLB_DIV2_MASK 0x80u

//! Field REF_RPT_CLK_EN - REF_RPT_CLK_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_REF_CLK_CTRL_REF_RPT_CLK_EN_POS 8
//! Field REF_RPT_CLK_EN - REF_RPT_CLK_EN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_REF_CLK_CTRL_REF_RPT_CLK_EN_MASK 0x100u

//! Field ALT_LP_CLK_SEL - ALT_LP_CLK_SEL
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_REF_CLK_CTRL_ALT_LP_CLK_SEL_POS 9
//! Field ALT_LP_CLK_SEL - ALT_LP_CLK_SEL
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_REF_CLK_CTRL_ALT_LP_CLK_SEL_MASK 0x200u

//! Field REF_MPLLA_DIV - REF_MPLLA_DIV
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLA_DIV_POS 10
//! Field REF_MPLLA_DIV - REF_MPLLA_DIV
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLA_DIV_MASK 0x1C00u

//! Field REF_MPLLB_DIV - REF_MPLLB_DIV
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLB_DIV_POS 13
//! Field REF_MPLLB_DIV - REF_MPLLB_DIV
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLB_DIV_MASK 0xE000u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_VCO_CAL_LD0 Register XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_VCO_CAL_LD0 - XPCS VR XS PMA SNPS MP 12G 16G 25G VCO CAL LD0
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_VCO_CAL_LD0 0x1C8
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_VCO_CAL_LD0 0x00060248u

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_VCO_CAL_LD0_RST 0x00000549u

//! Field VCO_LD_VAL_0 - VCO_LD_VAL_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_VCO_CAL_LD0_VCO_LD_VAL_0_POS 0
//! Field VCO_LD_VAL_0 - VCO_LD_VAL_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_VCO_CAL_LD0_VCO_LD_VAL_0_MASK 0x1FFFu

//! Field RESERVED_15_13 - Reserved_15_13
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_VCO_CAL_LD0_RESERVED_15_13_POS 13
//! Field RESERVED_15_13 - Reserved_15_13
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_VCO_CAL_LD0_RESERVED_15_13_MASK 0xE000u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_VCO_CAL_REF0 Register XPCS_VR_XS_PMA_SNPS_MP_12G_VCO_CAL_REF0 - XPCS VR XS PMA SNPS MP 12G VCO CAL REF0
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_VCO_CAL_REF0 0x1D8
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_VCO_CAL_REF0 0x00060258u

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_VCO_CAL_REF0_RST 0x00000029u

//! Field VCO_REF_LD_0 - VCO_REF_LD_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_VCO_CAL_REF0_VCO_REF_LD_0_POS 0
//! Field VCO_REF_LD_0 - VCO_REF_LD_0
#define XPCS_VR_XS_PMA_SNPS_MP_12G_VCO_CAL_REF0_VCO_REF_LD_0_MASK 0x3Fu

//! Field RESERVED_6 - Reserved_6
#define XPCS_VR_XS_PMA_SNPS_MP_12G_VCO_CAL_REF0_RESERVED_6_POS 6
//! Field RESERVED_6 - Reserved_6
#define XPCS_VR_XS_PMA_SNPS_MP_12G_VCO_CAL_REF0_RESERVED_6_MASK 0x40u

//! Field RESERVED_7 - Reserved_7
#define XPCS_VR_XS_PMA_SNPS_MP_12G_VCO_CAL_REF0_RESERVED_7_POS 7
//! Field RESERVED_7 - Reserved_7
#define XPCS_VR_XS_PMA_SNPS_MP_12G_VCO_CAL_REF0_RESERVED_7_MASK 0x80u

//! Field VCO_REF_LD_1 - VCO_REF_LD_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_VCO_CAL_REF0_VCO_REF_LD_1_POS 8
//! Field VCO_REF_LD_1 - VCO_REF_LD_1
#define XPCS_VR_XS_PMA_SNPS_MP_12G_VCO_CAL_REF0_VCO_REF_LD_1_MASK 0x3F00u

//! Field RESERVED_15_14 - Reserved_15_14
#define XPCS_VR_XS_PMA_SNPS_MP_12G_VCO_CAL_REF0_RESERVED_15_14_POS 14
//! Field RESERVED_15_14 - Reserved_15_14
#define XPCS_VR_XS_PMA_SNPS_MP_12G_VCO_CAL_REF0_RESERVED_15_14_MASK 0xC000u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_STS Register XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_STS - XPCS VR XS PMA SNPS MP 12G 16G 25G MISC STS
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_STS 0x1E0
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_STS 0x00060260u

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_STS_RST 0x00000200u

//! Field FOM - FOM
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_STS_FOM_POS 0
//! Field FOM - FOM
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_STS_FOM_MASK 0xFFu

//! Field RTUNE_ACK - RTUNE_ACK
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_STS_RTUNE_ACK_POS 8
//! Field RTUNE_ACK - RTUNE_ACK
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_STS_RTUNE_ACK_MASK 0x100u

//! Field MPLLA_STS - MPLLA_STS
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_STS_MPLLA_STS_POS 9
//! Field MPLLA_STS - MPLLA_STS
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_STS_MPLLA_STS_MASK 0x200u

//! Field MPLLB_STS - MPLLB_STS
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_STS_MPLLB_STS_POS 10
//! Field MPLLB_STS - MPLLB_STS
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_STS_MPLLB_STS_MASK 0x400u

//! Field REF_CLKDET_RESULT - REF_CLKDET_RESULT
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_STS_REF_CLKDET_RESULT_POS 11
//! Field REF_CLKDET_RESULT - REF_CLKDET_RESULT
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_STS_REF_CLKDET_RESULT_MASK 0x800u

//! Field RX_ADPT_ACK - RX_ADPT_ACK
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_STS_RX_ADPT_ACK_POS 12
//! Field RX_ADPT_ACK - RX_ADPT_ACK
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_STS_RX_ADPT_ACK_MASK 0x1000u

//! Field RESERVED_15_13 - Reserved_15_13
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_STS_RESERVED_15_13_POS 13
//! Field RESERVED_15_13 - Reserved_15_13
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_STS_RESERVED_15_13_MASK 0xE000u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_CTRL1 Register XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_CTRL1 - XPCS VR XS PMA SNPS MP 12G 16G 25G MISC CTRL1
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_CTRL1 0x1E4
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_CTRL1 0x00060264u

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_CTRL1_RST 0x0000FFFFu

//! Field RX_LNK_UP_TIME - RX_LNK_UP_TIME
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_CTRL1_RX_LNK_UP_TIME_POS 0
//! Field RX_LNK_UP_TIME - RX_LNK_UP_TIME
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_MISC_CTRL1_RX_LNK_UP_TIME_MASK 0xFFFFu

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_EEE_CTRL Register XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_EEE_CTRL - XPCS VR XS PMA SNPS MP 12G 16G 25G EEE CTRL
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_EEE_CTRL 0x1E8
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_EEE_CTRL 0x00060268u

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_EEE_CTRL_RST 0x0000004Fu

//! Field MIN_QUIET_COUNT - MIN_QUIET_COUNT
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_EEE_CTRL_MIN_QUIET_COUNT_POS 0
//! Field MIN_QUIET_COUNT - MIN_QUIET_COUNT
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_EEE_CTRL_MIN_QUIET_COUNT_MASK 0xFFu

//! Field RESERVED_15_8 - Reserved_15_8
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_EEE_CTRL_RESERVED_15_8_POS 8
//! Field RESERVED_15_8 - Reserved_15_8
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_EEE_CTRL_RESERVED_15_8_MASK 0xFF00u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_SRAM Register XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_SRAM - XPCS VR XS PMA SNPS MP 12G 16G 25G SRAM
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_SRAM 0x1EC
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_SRAM 0x0006026Cu

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_SRAM_RST 0x00000001u

//! Field INIT_DN - INIT_DN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_SRAM_INIT_DN_POS 0
//! Field INIT_DN - INIT_DN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_SRAM_INIT_DN_MASK 0x1u

//! Field EXT_LD_DN - EXT_LD_DN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_SRAM_EXT_LD_DN_POS 1
//! Field EXT_LD_DN - EXT_LD_DN
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_SRAM_EXT_LD_DN_MASK 0x2u

//! Field BTLD_BYP - BTLD_BYP
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_SRAM_BTLD_BYP_POS 2
//! Field BTLD_BYP - BTLD_BYP
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_SRAM_BTLD_BYP_MASK 0x4u

//! Field RESERVED_15_3 - Reserved_15_3
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_SRAM_RESERVED_15_3_POS 3
//! Field RESERVED_15_3 - Reserved_15_3
#define XPCS_VR_XS_PMA_SNPS_MP_12G_16G_25G_SRAM_RESERVED_15_3_MASK 0xFFF8u

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_CR_CTRL Register XPCS_VR_XS_PMA_SNPS_CR_CTRL - XPCS VR XS PMA SNPS CR CTRL
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_CR_CTRL 0x200
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_CR_CTRL 0x00060280u

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_CR_CTRL_RST 0x00000000u

//! Field START_BUSY - START_BUSY
#define XPCS_VR_XS_PMA_SNPS_CR_CTRL_START_BUSY_POS 0
//! Field START_BUSY - START_BUSY
#define XPCS_VR_XS_PMA_SNPS_CR_CTRL_START_BUSY_MASK 0x1u

//! Field WR_RDN - WR_RDN
#define XPCS_VR_XS_PMA_SNPS_CR_CTRL_WR_RDN_POS 1
//! Field WR_RDN - WR_RDN
#define XPCS_VR_XS_PMA_SNPS_CR_CTRL_WR_RDN_MASK 0x2u

//! Field RESERVED_15_2 - Reserved_15_2
#define XPCS_VR_XS_PMA_SNPS_CR_CTRL_RESERVED_15_2_POS 2
//! Field RESERVED_15_2 - Reserved_15_2
#define XPCS_VR_XS_PMA_SNPS_CR_CTRL_RESERVED_15_2_MASK 0xFFFCu

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_CR_ADDR Register XPCS_VR_XS_PMA_SNPS_CR_ADDR - XPCS VR XS PMA SNPS CR ADDR
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_CR_ADDR 0x204
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_CR_ADDR 0x00060284u

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_CR_ADDR_RST 0x00000000u

//! Field ADDRESS - ADDRESS
#define XPCS_VR_XS_PMA_SNPS_CR_ADDR_ADDRESS_POS 0
//! Field ADDRESS - ADDRESS
#define XPCS_VR_XS_PMA_SNPS_CR_ADDR_ADDRESS_MASK 0xFFFFu

//! @}

//! \defgroup XPCS_VR_XS_PMA_SNPS_CR_DATA Register XPCS_VR_XS_PMA_SNPS_CR_DATA - XPCS VR XS PMA SNPS CR DATA
//! @{

//! Register Offset (relative)
#define XPCS_VR_XS_PMA_SNPS_CR_DATA 0x208
//! Register Offset (absolute) for 1st Instance XPCS_XS_PMA_MMD
#define XPCS_XS_PMA_MMD_XPCS_VR_XS_PMA_SNPS_CR_DATA 0x00060288u

//! Register Reset Value
#define XPCS_VR_XS_PMA_SNPS_CR_DATA_RST 0x00000000u

//! Field DATA - DATA
#define XPCS_VR_XS_PMA_SNPS_CR_DATA_DATA_POS 0
//! Field DATA - DATA
#define XPCS_VR_XS_PMA_SNPS_CR_DATA_DATA_MASK 0xFFFFu

//! @}

//! @}

#endif
