entity cpu is
   port (
      p_reset : in      bit;
      m_clock : in      bit;
      mwrite  : out     bit;
      mread   : out     bit;
      adder   : out     bit_vector(7 downto 0);
      dbuso   : out     bit_vector(7 downto 0);
      dbusi   : in      bit_vector(7 downto 0);
      vdd     : in      bit;
      vss     : in      bit
 );
end cpu;

architecture structural of cpu is
Component o3_x4
   port (
      i2  : in      bit;
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a4_x4
   port (
      i2  : in      bit;
      i3  : in      bit;
      i1  : in      bit;
      i0  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component inv_x8
   port (
      i   : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o4_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component noa2a22_x1
   port (
      i1  : in      bit;
      i0  : in      bit;
      i3  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component inv_x4
   port (
      i   : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component ao22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a4_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component sff2_x4
   port (
      ck  : in      bit;
      cmd : in      bit;
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no4_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na3_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a3_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component an12_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component sff1_x4
   port (
      ck  : in      bit;
      i   : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component ao2o22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component nao22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component inv_x2
   port (
      i   : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa2a2a23_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      i5  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component nmx2_x1
   port (
      cmd : in      bit;
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o2_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o3_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa2ao222_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component nxr2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a2_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component nao2o22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no3_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component noa22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component xr2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa2a22_x2
   port (
      i1  : in      bit;
      i0  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na4_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component on12_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component buf_x4
   port (
      i   : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component buf_x2
   port (
      i   : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

signal a                      : bit_vector( 7 downto 0);
signal count                  : bit_vector( 7 downto 0);
signal i                      : bit_vector( 7 downto 0);
signal ins                    : bit_vector( 7 downto 0);
signal mbk_buf_not_rtlcarry_3 : bit_vector( 6 downto 6);
signal mbk_buf_op1            : bit_vector( 1 downto 0);
signal mbk_buf_op2            : bit_vector( 1 downto 0);
signal mbk_buf_rtlcarry_3     : bit_vector( 6 downto 1);
signal not_a                  : bit_vector( 7 downto 0);
signal not_count              : bit_vector( 0 downto 0);
signal not_dbusi              : bit_vector( 7 downto 0);
signal not_i                  : bit_vector( 7 downto 0);
signal not_ins                : bit_vector( 7 downto 0);
signal not_op                 : bit_vector( 7 downto 0);
signal not_op1                : bit_vector( 6 downto 1);
signal not_op2                : bit_vector( 6 downto 1);
signal not_pc                 : bit_vector( 7 downto 0);
signal not_rtlcarry_3         : bit_vector( 6 downto 6);
signal not_v_net_107          : bit_vector( 6 downto 6);
signal op                     : bit_vector( 7 downto 0);
signal op1                    : bit_vector( 6 downto 0);
signal op2                    : bit_vector( 6 downto 0);
signal pc                     : bit_vector( 7 downto 0);
signal rtlcarry_0             : bit_vector( 6 downto 2);
signal rtlcarry_1             : bit_vector( 6 downto 1);
signal rtlcarry_2             : bit_vector( 6 downto 2);
signal rtlcarry_3             : bit_vector( 6 downto 1);
signal v_net_122              : bit_vector( 0 downto 0);
signal xr2_x1_sig             : bit;
signal xr2_x1_9_sig           : bit;
signal xr2_x1_8_sig           : bit;
signal xr2_x1_7_sig           : bit;
signal xr2_x1_71_sig          : bit;
signal xr2_x1_70_sig          : bit;
signal xr2_x1_6_sig           : bit;
signal xr2_x1_69_sig          : bit;
signal xr2_x1_68_sig          : bit;
signal xr2_x1_67_sig          : bit;
signal xr2_x1_66_sig          : bit;
signal xr2_x1_65_sig          : bit;
signal xr2_x1_64_sig          : bit;
signal xr2_x1_63_sig          : bit;
signal xr2_x1_62_sig          : bit;
signal xr2_x1_61_sig          : bit;
signal xr2_x1_60_sig          : bit;
signal xr2_x1_5_sig           : bit;
signal xr2_x1_59_sig          : bit;
signal xr2_x1_58_sig          : bit;
signal xr2_x1_57_sig          : bit;
signal xr2_x1_56_sig          : bit;
signal xr2_x1_55_sig          : bit;
signal xr2_x1_54_sig          : bit;
signal xr2_x1_53_sig          : bit;
signal xr2_x1_52_sig          : bit;
signal xr2_x1_51_sig          : bit;
signal xr2_x1_50_sig          : bit;
signal xr2_x1_4_sig           : bit;
signal xr2_x1_49_sig          : bit;
signal xr2_x1_48_sig          : bit;
signal xr2_x1_47_sig          : bit;
signal xr2_x1_46_sig          : bit;
signal xr2_x1_45_sig          : bit;
signal xr2_x1_44_sig          : bit;
signal xr2_x1_43_sig          : bit;
signal xr2_x1_42_sig          : bit;
signal xr2_x1_41_sig          : bit;
signal xr2_x1_40_sig          : bit;
signal xr2_x1_3_sig           : bit;
signal xr2_x1_39_sig          : bit;
signal xr2_x1_38_sig          : bit;
signal xr2_x1_37_sig          : bit;
signal xr2_x1_36_sig          : bit;
signal xr2_x1_35_sig          : bit;
signal xr2_x1_34_sig          : bit;
signal xr2_x1_33_sig          : bit;
signal xr2_x1_32_sig          : bit;
signal xr2_x1_31_sig          : bit;
signal xr2_x1_30_sig          : bit;
signal xr2_x1_2_sig           : bit;
signal xr2_x1_29_sig          : bit;
signal xr2_x1_28_sig          : bit;
signal xr2_x1_27_sig          : bit;
signal xr2_x1_26_sig          : bit;
signal xr2_x1_25_sig          : bit;
signal xr2_x1_24_sig          : bit;
signal xr2_x1_23_sig          : bit;
signal xr2_x1_22_sig          : bit;
signal xr2_x1_21_sig          : bit;
signal xr2_x1_20_sig          : bit;
signal xr2_x1_19_sig          : bit;
signal xr2_x1_18_sig          : bit;
signal xr2_x1_17_sig          : bit;
signal xr2_x1_16_sig          : bit;
signal xr2_x1_15_sig          : bit;
signal xr2_x1_14_sig          : bit;
signal xr2_x1_13_sig          : bit;
signal xr2_x1_12_sig          : bit;
signal xr2_x1_11_sig          : bit;
signal xr2_x1_10_sig          : bit;
signal v_net_95               : bit;
signal v_net_42               : bit;
signal v_net_4                : bit;
signal v_net_30               : bit;
signal on12_x1_sig            : bit;
signal on12_x1_9_sig          : bit;
signal on12_x1_8_sig          : bit;
signal on12_x1_7_sig          : bit;
signal on12_x1_6_sig          : bit;
signal on12_x1_5_sig          : bit;
signal on12_x1_4_sig          : bit;
signal on12_x1_3_sig          : bit;
signal on12_x1_32_sig         : bit;
signal on12_x1_31_sig         : bit;
signal on12_x1_30_sig         : bit;
signal on12_x1_2_sig          : bit;
signal on12_x1_29_sig         : bit;
signal on12_x1_28_sig         : bit;
signal on12_x1_27_sig         : bit;
signal on12_x1_26_sig         : bit;
signal on12_x1_25_sig         : bit;
signal on12_x1_24_sig         : bit;
signal on12_x1_23_sig         : bit;
signal on12_x1_22_sig         : bit;
signal on12_x1_21_sig         : bit;
signal on12_x1_20_sig         : bit;
signal on12_x1_19_sig         : bit;
signal on12_x1_18_sig         : bit;
signal on12_x1_17_sig         : bit;
signal on12_x1_16_sig         : bit;
signal on12_x1_15_sig         : bit;
signal on12_x1_14_sig         : bit;
signal on12_x1_13_sig         : bit;
signal on12_x1_12_sig         : bit;
signal on12_x1_11_sig         : bit;
signal on12_x1_10_sig         : bit;
signal ofetch                 : bit;
signal oa2ao222_x2_sig        : bit;
signal oa2a22_x2_sig          : bit;
signal oa2a22_x2_2_sig        : bit;
signal oa22_x2_sig            : bit;
signal oa22_x2_9_sig          : bit;
signal oa22_x2_8_sig          : bit;
signal oa22_x2_7_sig          : bit;
signal oa22_x2_6_sig          : bit;
signal oa22_x2_5_sig          : bit;
signal oa22_x2_4_sig          : bit;
signal oa22_x2_3_sig          : bit;
signal oa22_x2_2_sig          : bit;
signal oa22_x2_16_sig         : bit;
signal oa22_x2_15_sig         : bit;
signal oa22_x2_14_sig         : bit;
signal oa22_x2_13_sig         : bit;
signal oa22_x2_12_sig         : bit;
signal oa22_x2_11_sig         : bit;
signal oa22_x2_10_sig         : bit;
signal o3_x2_sig              : bit;
signal o3_x2_3_sig            : bit;
signal o3_x2_2_sig            : bit;
signal o2_x2_sig              : bit;
signal o2_x2_9_sig            : bit;
signal o2_x2_8_sig            : bit;
signal o2_x2_7_sig            : bit;
signal o2_x2_6_sig            : bit;
signal o2_x2_5_sig            : bit;
signal o2_x2_52_sig           : bit;
signal o2_x2_51_sig           : bit;
signal o2_x2_50_sig           : bit;
signal o2_x2_4_sig            : bit;
signal o2_x2_49_sig           : bit;
signal o2_x2_48_sig           : bit;
signal o2_x2_47_sig           : bit;
signal o2_x2_46_sig           : bit;
signal o2_x2_45_sig           : bit;
signal o2_x2_44_sig           : bit;
signal o2_x2_43_sig           : bit;
signal o2_x2_42_sig           : bit;
signal o2_x2_41_sig           : bit;
signal o2_x2_40_sig           : bit;
signal o2_x2_3_sig            : bit;
signal o2_x2_39_sig           : bit;
signal o2_x2_38_sig           : bit;
signal o2_x2_37_sig           : bit;
signal o2_x2_36_sig           : bit;
signal o2_x2_35_sig           : bit;
signal o2_x2_34_sig           : bit;
signal o2_x2_33_sig           : bit;
signal o2_x2_32_sig           : bit;
signal o2_x2_31_sig           : bit;
signal o2_x2_30_sig           : bit;
signal o2_x2_2_sig            : bit;
signal o2_x2_29_sig           : bit;
signal o2_x2_28_sig           : bit;
signal o2_x2_27_sig           : bit;
signal o2_x2_26_sig           : bit;
signal o2_x2_25_sig           : bit;
signal o2_x2_24_sig           : bit;
signal o2_x2_23_sig           : bit;
signal o2_x2_22_sig           : bit;
signal o2_x2_21_sig           : bit;
signal o2_x2_20_sig           : bit;
signal o2_x2_19_sig           : bit;
signal o2_x2_18_sig           : bit;
signal o2_x2_17_sig           : bit;
signal o2_x2_16_sig           : bit;
signal o2_x2_15_sig           : bit;
signal o2_x2_14_sig           : bit;
signal o2_x2_13_sig           : bit;
signal o2_x2_12_sig           : bit;
signal o2_x2_11_sig           : bit;
signal o2_x2_10_sig           : bit;
signal nxr2_x1_sig            : bit;
signal nxr2_x1_9_sig          : bit;
signal nxr2_x1_8_sig          : bit;
signal nxr2_x1_7_sig          : bit;
signal nxr2_x1_6_sig          : bit;
signal nxr2_x1_5_sig          : bit;
signal nxr2_x1_4_sig          : bit;
signal nxr2_x1_3_sig          : bit;
signal nxr2_x1_2_sig          : bit;
signal nxr2_x1_19_sig         : bit;
signal nxr2_x1_18_sig         : bit;
signal nxr2_x1_17_sig         : bit;
signal nxr2_x1_16_sig         : bit;
signal nxr2_x1_15_sig         : bit;
signal nxr2_x1_14_sig         : bit;
signal nxr2_x1_13_sig         : bit;
signal nxr2_x1_12_sig         : bit;
signal nxr2_x1_11_sig         : bit;
signal nxr2_x1_10_sig         : bit;
signal not_v_proc_ifetch_set  : bit;
signal not_v_net_95           : bit;
signal not_v_net_90           : bit;
signal not_v_net_85           : bit;
signal not_v_net_80           : bit;
signal not_v_net_78           : bit;
signal not_v_net_76           : bit;
signal not_v_net_74           : bit;
signal not_v_net_69           : bit;
signal not_v_net_67           : bit;
signal not_v_net_65           : bit;
signal not_v_net_62           : bit;
signal not_v_net_59           : bit;
signal not_v_net_57           : bit;
signal not_v_net_51           : bit;
signal not_v_net_50           : bit;
signal not_v_net_5            : bit;
signal not_v_net_46           : bit;
signal not_v_net_42           : bit;
signal not_v_net_4            : bit;
signal not_v_net_38           : bit;
signal not_v_net_34           : bit;
signal not_v_net_30           : bit;
signal not_v_net_3            : bit;
signal not_v_net_23           : bit;
signal not_v_net_2            : bit;
signal not_v_net_18           : bit;
signal not_v_net_16           : bit;
signal not_v_net_14           : bit;
signal not_v_net_12           : bit;
signal not_v_net_100          : bit;
signal not_v_net_1            : bit;
signal not_v_net_0            : bit;
signal not_pcinc              : bit;
signal not_p_reset            : bit;
signal not_ofetch             : bit;
signal not_ifetch             : bit;
signal not_exop               : bit;
signal not_exec               : bit;
signal not_br_taken           : bit;
signal not_aux98              : bit;
signal not_aux97              : bit;
signal not_aux96              : bit;
signal not_aux95              : bit;
signal not_aux94              : bit;
signal not_aux92              : bit;
signal not_aux91              : bit;
signal not_aux90              : bit;
signal not_aux89              : bit;
signal not_aux88              : bit;
signal not_aux87              : bit;
signal not_aux75              : bit;
signal not_aux73              : bit;
signal not_aux68              : bit;
signal not_aux62              : bit;
signal not_aux61              : bit;
signal not_aux59              : bit;
signal not_aux58              : bit;
signal not_aux55              : bit;
signal not_aux54              : bit;
signal not_aux53              : bit;
signal not_aux51              : bit;
signal not_aux50              : bit;
signal not_aux49              : bit;
signal not_aux48              : bit;
signal not_aux47              : bit;
signal not_aux46              : bit;
signal not_aux44              : bit;
signal not_aux43              : bit;
signal not_aux42              : bit;
signal not_aux41              : bit;
signal not_aux38              : bit;
signal not_aux37              : bit;
signal not_aux36              : bit;
signal not_aux33              : bit;
signal not_aux32              : bit;
signal not_aux31              : bit;
signal not_aux30              : bit;
signal not_aux29              : bit;
signal not_aux26              : bit;
signal not_aux25              : bit;
signal not_aux2               : bit;
signal not_aux19              : bit;
signal not_aux15              : bit;
signal noa22_x1_sig           : bit;
signal noa22_x1_9_sig         : bit;
signal noa22_x1_8_sig         : bit;
signal noa22_x1_7_sig         : bit;
signal noa22_x1_6_sig         : bit;
signal noa22_x1_5_sig         : bit;
signal noa22_x1_4_sig         : bit;
signal noa22_x1_3_sig         : bit;
signal noa22_x1_2_sig         : bit;
signal noa22_x1_29_sig        : bit;
signal noa22_x1_28_sig        : bit;
signal noa22_x1_27_sig        : bit;
signal noa22_x1_26_sig        : bit;
signal noa22_x1_25_sig        : bit;
signal noa22_x1_24_sig        : bit;
signal noa22_x1_23_sig        : bit;
signal noa22_x1_22_sig        : bit;
signal noa22_x1_21_sig        : bit;
signal noa22_x1_20_sig        : bit;
signal noa22_x1_19_sig        : bit;
signal noa22_x1_18_sig        : bit;
signal noa22_x1_17_sig        : bit;
signal noa22_x1_16_sig        : bit;
signal noa22_x1_15_sig        : bit;
signal noa22_x1_14_sig        : bit;
signal noa22_x1_13_sig        : bit;
signal noa22_x1_12_sig        : bit;
signal noa22_x1_11_sig        : bit;
signal noa22_x1_10_sig        : bit;
signal no4_x1_sig             : bit;
signal no4_x1_9_sig           : bit;
signal no4_x1_8_sig           : bit;
signal no4_x1_7_sig           : bit;
signal no4_x1_6_sig           : bit;
signal no4_x1_5_sig           : bit;
signal no4_x1_4_sig           : bit;
signal no4_x1_3_sig           : bit;
signal no4_x1_2_sig           : bit;
signal no4_x1_13_sig          : bit;
signal no4_x1_12_sig          : bit;
signal no4_x1_11_sig          : bit;
signal no4_x1_10_sig          : bit;
signal no3_x1_sig             : bit;
signal no3_x1_9_sig           : bit;
signal no3_x1_8_sig           : bit;
signal no3_x1_7_sig           : bit;
signal no3_x1_6_sig           : bit;
signal no3_x1_5_sig           : bit;
signal no3_x1_4_sig           : bit;
signal no3_x1_42_sig          : bit;
signal no3_x1_41_sig          : bit;
signal no3_x1_40_sig          : bit;
signal no3_x1_3_sig           : bit;
signal no3_x1_39_sig          : bit;
signal no3_x1_38_sig          : bit;
signal no3_x1_37_sig          : bit;
signal no3_x1_36_sig          : bit;
signal no3_x1_35_sig          : bit;
signal no3_x1_34_sig          : bit;
signal no3_x1_33_sig          : bit;
signal no3_x1_32_sig          : bit;
signal no3_x1_31_sig          : bit;
signal no3_x1_30_sig          : bit;
signal no3_x1_2_sig           : bit;
signal no3_x1_29_sig          : bit;
signal no3_x1_28_sig          : bit;
signal no3_x1_27_sig          : bit;
signal no3_x1_26_sig          : bit;
signal no3_x1_25_sig          : bit;
signal no3_x1_24_sig          : bit;
signal no3_x1_23_sig          : bit;
signal no3_x1_22_sig          : bit;
signal no3_x1_21_sig          : bit;
signal no3_x1_20_sig          : bit;
signal no3_x1_19_sig          : bit;
signal no3_x1_18_sig          : bit;
signal no3_x1_17_sig          : bit;
signal no3_x1_16_sig          : bit;
signal no3_x1_15_sig          : bit;
signal no3_x1_14_sig          : bit;
signal no3_x1_13_sig          : bit;
signal no3_x1_12_sig          : bit;
signal no3_x1_11_sig          : bit;
signal no3_x1_10_sig          : bit;
signal no2_x1_sig             : bit;
signal no2_x1_9_sig           : bit;
signal no2_x1_99_sig          : bit;
signal no2_x1_98_sig          : bit;
signal no2_x1_97_sig          : bit;
signal no2_x1_96_sig          : bit;
signal no2_x1_95_sig          : bit;
signal no2_x1_94_sig          : bit;
signal no2_x1_93_sig          : bit;
signal no2_x1_92_sig          : bit;
signal no2_x1_91_sig          : bit;
signal no2_x1_90_sig          : bit;
signal no2_x1_8_sig           : bit;
signal no2_x1_89_sig          : bit;
signal no2_x1_88_sig          : bit;
signal no2_x1_87_sig          : bit;
signal no2_x1_86_sig          : bit;
signal no2_x1_85_sig          : bit;
signal no2_x1_84_sig          : bit;
signal no2_x1_83_sig          : bit;
signal no2_x1_82_sig          : bit;
signal no2_x1_81_sig          : bit;
signal no2_x1_80_sig          : bit;
signal no2_x1_7_sig           : bit;
signal no2_x1_79_sig          : bit;
signal no2_x1_78_sig          : bit;
signal no2_x1_77_sig          : bit;
signal no2_x1_76_sig          : bit;
signal no2_x1_75_sig          : bit;
signal no2_x1_74_sig          : bit;
signal no2_x1_73_sig          : bit;
signal no2_x1_72_sig          : bit;
signal no2_x1_71_sig          : bit;
signal no2_x1_70_sig          : bit;
signal no2_x1_6_sig           : bit;
signal no2_x1_69_sig          : bit;
signal no2_x1_68_sig          : bit;
signal no2_x1_67_sig          : bit;
signal no2_x1_66_sig          : bit;
signal no2_x1_65_sig          : bit;
signal no2_x1_64_sig          : bit;
signal no2_x1_63_sig          : bit;
signal no2_x1_62_sig          : bit;
signal no2_x1_61_sig          : bit;
signal no2_x1_60_sig          : bit;
signal no2_x1_5_sig           : bit;
signal no2_x1_59_sig          : bit;
signal no2_x1_58_sig          : bit;
signal no2_x1_57_sig          : bit;
signal no2_x1_56_sig          : bit;
signal no2_x1_55_sig          : bit;
signal no2_x1_54_sig          : bit;
signal no2_x1_53_sig          : bit;
signal no2_x1_52_sig          : bit;
signal no2_x1_51_sig          : bit;
signal no2_x1_50_sig          : bit;
signal no2_x1_4_sig           : bit;
signal no2_x1_49_sig          : bit;
signal no2_x1_48_sig          : bit;
signal no2_x1_47_sig          : bit;
signal no2_x1_46_sig          : bit;
signal no2_x1_45_sig          : bit;
signal no2_x1_44_sig          : bit;
signal no2_x1_43_sig          : bit;
signal no2_x1_42_sig          : bit;
signal no2_x1_41_sig          : bit;
signal no2_x1_40_sig          : bit;
signal no2_x1_3_sig           : bit;
signal no2_x1_39_sig          : bit;
signal no2_x1_38_sig          : bit;
signal no2_x1_37_sig          : bit;
signal no2_x1_36_sig          : bit;
signal no2_x1_35_sig          : bit;
signal no2_x1_34_sig          : bit;
signal no2_x1_33_sig          : bit;
signal no2_x1_32_sig          : bit;
signal no2_x1_31_sig          : bit;
signal no2_x1_30_sig          : bit;
signal no2_x1_2_sig           : bit;
signal no2_x1_29_sig          : bit;
signal no2_x1_28_sig          : bit;
signal no2_x1_27_sig          : bit;
signal no2_x1_26_sig          : bit;
signal no2_x1_25_sig          : bit;
signal no2_x1_24_sig          : bit;
signal no2_x1_23_sig          : bit;
signal no2_x1_22_sig          : bit;
signal no2_x1_21_sig          : bit;
signal no2_x1_20_sig          : bit;
signal no2_x1_19_sig          : bit;
signal no2_x1_18_sig          : bit;
signal no2_x1_17_sig          : bit;
signal no2_x1_16_sig          : bit;
signal no2_x1_15_sig          : bit;
signal no2_x1_14_sig          : bit;
signal no2_x1_13_sig          : bit;
signal no2_x1_12_sig          : bit;
signal no2_x1_11_sig          : bit;
signal no2_x1_10_sig          : bit;
signal no2_x1_105_sig         : bit;
signal no2_x1_104_sig         : bit;
signal no2_x1_103_sig         : bit;
signal no2_x1_102_sig         : bit;
signal no2_x1_101_sig         : bit;
signal no2_x1_100_sig         : bit;
signal nmx2_x1_sig            : bit;
signal nmx2_x1_4_sig          : bit;
signal nmx2_x1_3_sig          : bit;
signal nmx2_x1_2_sig          : bit;
signal nao2o22_x1_sig         : bit;
signal nao2o22_x1_7_sig       : bit;
signal nao2o22_x1_6_sig       : bit;
signal nao2o22_x1_5_sig       : bit;
signal nao2o22_x1_4_sig       : bit;
signal nao2o22_x1_3_sig       : bit;
signal nao2o22_x1_2_sig       : bit;
signal nao22_x1_sig           : bit;
signal nao22_x1_9_sig         : bit;
signal nao22_x1_8_sig         : bit;
signal nao22_x1_7_sig         : bit;
signal nao22_x1_6_sig         : bit;
signal nao22_x1_5_sig         : bit;
signal nao22_x1_4_sig         : bit;
signal nao22_x1_3_sig         : bit;
signal nao22_x1_2_sig         : bit;
signal nao22_x1_13_sig        : bit;
signal nao22_x1_12_sig        : bit;
signal nao22_x1_11_sig        : bit;
signal nao22_x1_10_sig        : bit;
signal na4_x1_sig             : bit;
signal na4_x1_4_sig           : bit;
signal na4_x1_3_sig           : bit;
signal na4_x1_2_sig           : bit;
signal na3_x1_sig             : bit;
signal na3_x1_9_sig           : bit;
signal na3_x1_8_sig           : bit;
signal na3_x1_7_sig           : bit;
signal na3_x1_6_sig           : bit;
signal na3_x1_5_sig           : bit;
signal na3_x1_4_sig           : bit;
signal na3_x1_3_sig           : bit;
signal na3_x1_34_sig          : bit;
signal na3_x1_33_sig          : bit;
signal na3_x1_32_sig          : bit;
signal na3_x1_31_sig          : bit;
signal na3_x1_30_sig          : bit;
signal na3_x1_2_sig           : bit;
signal na3_x1_29_sig          : bit;
signal na3_x1_28_sig          : bit;
signal na3_x1_27_sig          : bit;
signal na3_x1_26_sig          : bit;
signal na3_x1_25_sig          : bit;
signal na3_x1_24_sig          : bit;
signal na3_x1_23_sig          : bit;
signal na3_x1_22_sig          : bit;
signal na3_x1_21_sig          : bit;
signal na3_x1_20_sig          : bit;
signal na3_x1_19_sig          : bit;
signal na3_x1_18_sig          : bit;
signal na3_x1_17_sig          : bit;
signal na3_x1_16_sig          : bit;
signal na3_x1_15_sig          : bit;
signal na3_x1_14_sig          : bit;
signal na3_x1_13_sig          : bit;
signal na3_x1_12_sig          : bit;
signal na3_x1_11_sig          : bit;
signal na3_x1_10_sig          : bit;
signal na2_x1_sig             : bit;
signal na2_x1_9_sig           : bit;
signal na2_x1_8_sig           : bit;
signal na2_x1_7_sig           : bit;
signal na2_x1_6_sig           : bit;
signal na2_x1_5_sig           : bit;
signal na2_x1_4_sig           : bit;
signal na2_x1_3_sig           : bit;
signal na2_x1_2_sig           : bit;
signal na2_x1_25_sig          : bit;
signal na2_x1_24_sig          : bit;
signal na2_x1_23_sig          : bit;
signal na2_x1_22_sig          : bit;
signal na2_x1_21_sig          : bit;
signal na2_x1_20_sig          : bit;
signal na2_x1_19_sig          : bit;
signal na2_x1_18_sig          : bit;
signal na2_x1_17_sig          : bit;
signal na2_x1_16_sig          : bit;
signal na2_x1_15_sig          : bit;
signal na2_x1_14_sig          : bit;
signal na2_x1_13_sig          : bit;
signal na2_x1_12_sig          : bit;
signal na2_x1_11_sig          : bit;
signal na2_x1_10_sig          : bit;
signal mbk_buf_not_v_net_23   : bit;
signal mbk_buf_not_aux50      : bit;
signal mbk_buf_not_aux49      : bit;
signal mbk_buf_not_aux48      : bit;
signal inv_x2_sig             : bit;
signal inv_x2_9_sig           : bit;
signal inv_x2_8_sig           : bit;
signal inv_x2_7_sig           : bit;
signal inv_x2_6_sig           : bit;
signal inv_x2_5_sig           : bit;
signal inv_x2_4_sig           : bit;
signal inv_x2_3_sig           : bit;
signal inv_x2_2_sig           : bit;
signal inv_x2_18_sig          : bit;
signal inv_x2_17_sig          : bit;
signal inv_x2_16_sig          : bit;
signal inv_x2_15_sig          : bit;
signal inv_x2_14_sig          : bit;
signal inv_x2_13_sig          : bit;
signal inv_x2_12_sig          : bit;
signal inv_x2_11_sig          : bit;
signal inv_x2_10_sig          : bit;
signal ifetch                 : bit;
signal exop                   : bit;
signal exec                   : bit;
signal aux93                  : bit;
signal aux23                  : bit;
signal aux20                  : bit;
signal aux19                  : bit;
signal ao2o22_x2_sig          : bit;
signal ao2o22_x2_4_sig        : bit;
signal ao2o22_x2_3_sig        : bit;
signal ao2o22_x2_2_sig        : bit;
signal ao22_x2_sig            : bit;
signal an12_x1_sig            : bit;
signal a4_x2_sig              : bit;
signal a4_x2_9_sig            : bit;
signal a4_x2_8_sig            : bit;
signal a4_x2_7_sig            : bit;
signal a4_x2_6_sig            : bit;
signal a4_x2_5_sig            : bit;
signal a4_x2_4_sig            : bit;
signal a4_x2_3_sig            : bit;
signal a4_x2_2_sig            : bit;
signal a4_x2_13_sig           : bit;
signal a4_x2_12_sig           : bit;
signal a4_x2_11_sig           : bit;
signal a4_x2_10_sig           : bit;
signal a3_x2_sig              : bit;
signal a3_x2_9_sig            : bit;
signal a3_x2_8_sig            : bit;
signal a3_x2_7_sig            : bit;
signal a3_x2_6_sig            : bit;
signal a3_x2_5_sig            : bit;
signal a3_x2_4_sig            : bit;
signal a3_x2_3_sig            : bit;
signal a3_x2_2_sig            : bit;
signal a3_x2_20_sig           : bit;
signal a3_x2_19_sig           : bit;
signal a3_x2_18_sig           : bit;
signal a3_x2_17_sig           : bit;
signal a3_x2_16_sig           : bit;
signal a3_x2_15_sig           : bit;
signal a3_x2_14_sig           : bit;
signal a3_x2_13_sig           : bit;
signal a3_x2_12_sig           : bit;
signal a3_x2_11_sig           : bit;
signal a3_x2_10_sig           : bit;
signal a2_x2_sig              : bit;
signal a2_x2_9_sig            : bit;
signal a2_x2_8_sig            : bit;
signal a2_x2_7_sig            : bit;
signal a2_x2_6_sig            : bit;
signal a2_x2_5_sig            : bit;
signal a2_x2_4_sig            : bit;
signal a2_x2_3_sig            : bit;
signal a2_x2_2_sig            : bit;
signal a2_x2_17_sig           : bit;
signal a2_x2_16_sig           : bit;
signal a2_x2_15_sig           : bit;
signal a2_x2_14_sig           : bit;
signal a2_x2_13_sig           : bit;
signal a2_x2_12_sig           : bit;
signal a2_x2_11_sig           : bit;
signal a2_x2_10_sig           : bit;

begin

not_aux92_ins : on12_x1
   port map (
      i0  => not_v_net_42,
      i1  => aux23,
      q   => not_aux92,
      vdd => vdd,
      vss => vss
   );

not_aux25_ins : a3_x2
   port map (
      i0  => not_v_net_12,
      i1  => not_v_net_30,
      i2  => not_ifetch,
      q   => not_aux25,
      vdd => vdd,
      vss => vss
   );

not_aux91_ins : na2_x1
   port map (
      i0  => not_v_net_42,
      i1  => aux23,
      nq  => not_aux91,
      vdd => vdd,
      vss => vss
   );

no2_x1_ins : no2_x1
   port map (
      i0  => not_aux59,
      i1  => not_aux97,
      nq  => no2_x1_sig,
      vdd => vdd,
      vss => vss
   );

not_v_net_38_ins : on12_x1
   port map (
      i0  => no2_x1_sig,
      i1  => not_exop,
      q   => not_v_net_38,
      vdd => vdd,
      vss => vss
   );

no2_x1_2_ins : no2_x1
   port map (
      i0  => not_aux59,
      i1  => not_aux96,
      nq  => no2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

not_v_net_34_ins : on12_x1
   port map (
      i0  => no2_x1_2_sig,
      i1  => not_exop,
      q   => not_v_net_34,
      vdd => vdd,
      vss => vss
   );

not_aux59_ins : o2_x2
   port map (
      i0  => not_aux58,
      i1  => ins(1),
      q   => not_aux59,
      vdd => vdd,
      vss => vss
   );

not_pc_7_ins : inv_x2
   port map (
      i   => pc(7),
      nq  => not_pc(7),
      vdd => vdd,
      vss => vss
   );

not_pc_6_ins : inv_x2
   port map (
      i   => pc(6),
      nq  => not_pc(6),
      vdd => vdd,
      vss => vss
   );

not_pc_5_ins : inv_x2
   port map (
      i   => pc(5),
      nq  => not_pc(5),
      vdd => vdd,
      vss => vss
   );

not_pc_4_ins : inv_x2
   port map (
      i   => pc(4),
      nq  => not_pc(4),
      vdd => vdd,
      vss => vss
   );

not_pc_3_ins : inv_x2
   port map (
      i   => pc(3),
      nq  => not_pc(3),
      vdd => vdd,
      vss => vss
   );

not_pc_2_ins : inv_x2
   port map (
      i   => pc(2),
      nq  => not_pc(2),
      vdd => vdd,
      vss => vss
   );

not_pc_1_ins : inv_x2
   port map (
      i   => pc(1),
      nq  => not_pc(1),
      vdd => vdd,
      vss => vss
   );

not_aux90_ins : a2_x2
   port map (
      i0  => not_aux89,
      i1  => not_pcinc,
      q   => not_aux90,
      vdd => vdd,
      vss => vss
   );

not_aux32_ins : a2_x2
   port map (
      i0  => not_v_net_65,
      i1  => not_exec,
      q   => not_aux32,
      vdd => vdd,
      vss => vss
   );

not_pc_0_ins : inv_x2
   port map (
      i   => pc(0),
      nq  => not_pc(0),
      vdd => vdd,
      vss => vss
   );

not_aux19_ins : inv_x2
   port map (
      i   => aux19,
      nq  => not_aux19,
      vdd => vdd,
      vss => vss
   );

not_pcinc_ins : a2_x2
   port map (
      i0  => not_v_net_12,
      i1  => not_ifetch,
      q   => not_pcinc,
      vdd => vdd,
      vss => vss
   );

not_aux88_ins : o2_x2
   port map (
      i0  => p_reset,
      i1  => not_ifetch,
      q   => not_aux88,
      vdd => vdd,
      vss => vss
   );

not_v_net_4_ins : inv_x2
   port map (
      i   => v_net_4,
      nq  => not_v_net_4,
      vdd => vdd,
      vss => vss
   );

not_v_net_107_6_ins : o2_x2
   port map (
      i0  => not_v_net_76,
      i1  => not_a(7),
      q   => not_v_net_107(6),
      vdd => vdd,
      vss => vss
   );

a4_x2_2_ins : a4_x2
   port map (
      i0  => not_v_net_90,
      i1  => not_v_net_74,
      i2  => not_v_net_50,
      i3  => not_v_net_16,
      q   => a4_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_ins : a4_x2
   port map (
      i0  => not_v_net_80,
      i1  => not_v_net_76,
      i2  => not_v_net_78,
      i3  => a4_x2_2_sig,
      q   => a4_x2_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_ins : a3_x2
   port map (
      i0  => mbk_buf_not_v_net_23,
      i1  => not_v_net_69,
      i2  => not_v_net_59,
      q   => a3_x2_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_ins : na4_x1
   port map (
      i0  => not_v_net_42,
      i1  => a3_x2_sig,
      i2  => not_v_net_67,
      i3  => a4_x2_sig,
      nq  => na4_x1_sig,
      vdd => vdd,
      vss => vss
   );

not_aux87_ins : an12_x1
   port map (
      i0  => na4_x1_sig,
      i1  => not_v_net_100,
      q   => not_aux87,
      vdd => vdd,
      vss => vss
   );

not_aux31_ins : a2_x2
   port map (
      i0  => not_v_net_50,
      i1  => not_v_net_42,
      q   => not_aux31,
      vdd => vdd,
      vss => vss
   );

a4_x2_4_ins : a4_x2
   port map (
      i0  => not_v_net_90,
      i1  => not_v_net_74,
      i2  => not_v_net_50,
      i3  => not_v_net_16,
      q   => a4_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_3_ins : a4_x2
   port map (
      i0  => not_v_net_78,
      i1  => not_v_net_76,
      i2  => not_v_net_80,
      i3  => a4_x2_4_sig,
      q   => a4_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_5_ins : a4_x2
   port map (
      i0  => mbk_buf_not_v_net_23,
      i1  => not_v_net_59,
      i2  => not_v_net_69,
      i3  => not_v_net_42,
      q   => a4_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_2_ins : na4_x1
   port map (
      i0  => not_v_net_67,
      i1  => a4_x2_5_sig,
      i2  => not_v_net_18,
      i3  => a4_x2_3_sig,
      nq  => na4_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux15_ins : on12_x1
   port map (
      i0  => not_v_net_100,
      i1  => na4_x1_2_sig,
      q   => not_aux15,
      vdd => vdd,
      vss => vss
   );

o2_x2_ins : o2_x2
   port map (
      i0  => mbk_buf_not_aux49,
      i1  => not_aux95,
      q   => o2_x2_sig,
      vdd => vdd,
      vss => vss
   );

not_v_net_67_ins : o3_x2
   port map (
      i0  => o2_x2_sig,
      i1  => not_ins(1),
      i2  => not_exec,
      q   => not_v_net_67,
      vdd => vdd,
      vss => vss
   );

no2_x1_3_ins : no2_x1
   port map (
      i0  => not_aux44,
      i1  => not_aux94,
      nq  => no2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

not_v_net_76_ins : on12_x1
   port map (
      i0  => no2_x1_3_sig,
      i1  => not_exec,
      q   => not_v_net_76,
      vdd => vdd,
      vss => vss
   );

o2_x2_2_ins : o2_x2
   port map (
      i0  => not_aux51,
      i1  => not_aux96,
      q   => o2_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

not_v_net_59_ins : o3_x2
   port map (
      i0  => o2_x2_2_sig,
      i1  => ins(1),
      i2  => not_exop,
      q   => not_v_net_59,
      vdd => vdd,
      vss => vss
   );

no2_x1_4_ins : no2_x1
   port map (
      i0  => not_aux44,
      i1  => not_aux95,
      nq  => no2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

not_v_net_78_ins : on12_x1
   port map (
      i0  => no2_x1_4_sig,
      i1  => not_exec,
      q   => not_v_net_78,
      vdd => vdd,
      vss => vss
   );

not_aux44_ins : o2_x2
   port map (
      i0  => not_aux42,
      i1  => not_ins(1),
      q   => not_aux44,
      vdd => vdd,
      vss => vss
   );

no2_x1_5_ins : no2_x1
   port map (
      i0  => mbk_buf_not_aux50,
      i1  => not_aux94,
      nq  => no2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

not_v_net_69_ins : on12_x1
   port map (
      i0  => no2_x1_5_sig,
      i1  => not_exec,
      q   => not_v_net_69,
      vdd => vdd,
      vss => vss
   );

no2_x1_6_ins : no2_x1
   port map (
      i0  => not_aux43,
      i1  => not_aux94,
      nq  => no2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

not_v_net_80_ins : on12_x1
   port map (
      i0  => no2_x1_6_sig,
      i1  => not_exec,
      q   => not_v_net_80,
      vdd => vdd,
      vss => vss
   );

no2_x1_7_ins : no2_x1
   port map (
      i0  => not_aux55,
      i1  => not_aux97,
      nq  => no2_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

not_v_net_50_ins : on12_x1
   port map (
      i0  => no2_x1_7_sig,
      i1  => not_exop,
      q   => not_v_net_50,
      vdd => vdd,
      vss => vss
   );

no2_x1_8_ins : no2_x1
   port map (
      i0  => not_aux61,
      i1  => not_aux98,
      nq  => no2_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

not_v_net_16_ins : on12_x1
   port map (
      i0  => no2_x1_8_sig,
      i1  => not_exop,
      q   => not_v_net_16,
      vdd => vdd,
      vss => vss
   );

not_v_net_42_ins : inv_x2
   port map (
      i   => v_net_42,
      nq  => not_v_net_42,
      vdd => vdd,
      vss => vss
   );

no2_x1_9_ins : no2_x1
   port map (
      i0  => not_aux62,
      i1  => not_aux96,
      nq  => no2_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

not_v_net_18_ins : on12_x1
   port map (
      i0  => no2_x1_9_sig,
      i1  => not_exop,
      q   => not_v_net_18,
      vdd => vdd,
      vss => vss
   );

not_i_7_ins : inv_x2
   port map (
      i   => i(7),
      nq  => not_i(7),
      vdd => vdd,
      vss => vss
   );

not_op_7_ins : inv_x2
   port map (
      i   => op(7),
      nq  => not_op(7),
      vdd => vdd,
      vss => vss
   );

not_op2_6_ins : inv_x2
   port map (
      i   => op2(6),
      nq  => not_op2(6),
      vdd => vdd,
      vss => vss
   );

not_op1_6_ins : inv_x2
   port map (
      i   => op1(6),
      nq  => not_op1(6),
      vdd => vdd,
      vss => vss
   );

not_op_6_ins : inv_x2
   port map (
      i   => op(6),
      nq  => not_op(6),
      vdd => vdd,
      vss => vss
   );

not_i_6_ins : inv_x2
   port map (
      i   => i(6),
      nq  => not_i(6),
      vdd => vdd,
      vss => vss
   );

not_rtlcarry_3_6_ins : inv_x2
   port map (
      i   => rtlcarry_3(6),
      nq  => not_rtlcarry_3(6),
      vdd => vdd,
      vss => vss
   );

not_op1_5_ins : inv_x2
   port map (
      i   => op1(5),
      nq  => not_op1(5),
      vdd => vdd,
      vss => vss
   );

not_op2_5_ins : inv_x2
   port map (
      i   => op2(5),
      nq  => not_op2(5),
      vdd => vdd,
      vss => vss
   );

not_i_5_ins : inv_x2
   port map (
      i   => i(5),
      nq  => not_i(5),
      vdd => vdd,
      vss => vss
   );

not_op_5_ins : inv_x2
   port map (
      i   => op(5),
      nq  => not_op(5),
      vdd => vdd,
      vss => vss
   );

not_op2_4_ins : inv_x2
   port map (
      i   => op2(4),
      nq  => not_op2(4),
      vdd => vdd,
      vss => vss
   );

not_op1_4_ins : inv_x2
   port map (
      i   => op1(4),
      nq  => not_op1(4),
      vdd => vdd,
      vss => vss
   );

not_op_4_ins : inv_x2
   port map (
      i   => op(4),
      nq  => not_op(4),
      vdd => vdd,
      vss => vss
   );

not_i_4_ins : inv_x2
   port map (
      i   => i(4),
      nq  => not_i(4),
      vdd => vdd,
      vss => vss
   );

not_op1_3_ins : inv_x2
   port map (
      i   => op1(3),
      nq  => not_op1(3),
      vdd => vdd,
      vss => vss
   );

not_op2_3_ins : inv_x2
   port map (
      i   => op2(3),
      nq  => not_op2(3),
      vdd => vdd,
      vss => vss
   );

not_i_3_ins : inv_x2
   port map (
      i   => i(3),
      nq  => not_i(3),
      vdd => vdd,
      vss => vss
   );

not_op_3_ins : inv_x2
   port map (
      i   => op(3),
      nq  => not_op(3),
      vdd => vdd,
      vss => vss
   );

not_op1_2_ins : inv_x2
   port map (
      i   => op1(2),
      nq  => not_op1(2),
      vdd => vdd,
      vss => vss
   );

not_op2_2_ins : inv_x2
   port map (
      i   => op2(2),
      nq  => not_op2(2),
      vdd => vdd,
      vss => vss
   );

not_op_2_ins : inv_x2
   port map (
      i   => op(2),
      nq  => not_op(2),
      vdd => vdd,
      vss => vss
   );

not_i_2_ins : inv_x2
   port map (
      i   => i(2),
      nq  => not_i(2),
      vdd => vdd,
      vss => vss
   );

not_op1_1_ins : inv_x4
   port map (
      i   => op1(1),
      nq  => not_op1(1),
      vdd => vdd,
      vss => vss
   );

not_op2_1_ins : inv_x2
   port map (
      i   => op2(1),
      nq  => not_op2(1),
      vdd => vdd,
      vss => vss
   );

not_op_1_ins : inv_x2
   port map (
      i   => op(1),
      nq  => not_op(1),
      vdd => vdd,
      vss => vss
   );

not_i_1_ins : inv_x2
   port map (
      i   => i(1),
      nq  => not_i(1),
      vdd => vdd,
      vss => vss
   );

not_aux75_ins : a3_x2
   port map (
      i0  => not_v_net_85,
      i1  => not_v_net_95,
      i2  => not_v_net_46,
      q   => not_aux75,
      vdd => vdd,
      vss => vss
   );

not_aux29_ins : a4_x4
   port map (
      i0  => not_v_net_74,
      i2  => not_v_net_23,
      i1  => not_v_net_90,
      i3  => not_v_net_100,
      q   => not_aux29,
      vdd => vdd,
      vss => vss
   );

not_aux30_ins : a2_x2
   port map (
      i0  => not_v_net_95,
      i1  => not_v_net_85,
      q   => not_aux30,
      vdd => vdd,
      vss => vss
   );

not_aux26_ins : a2_x2
   port map (
      i0  => not_v_net_74,
      i1  => not_v_net_30,
      q   => not_aux26,
      vdd => vdd,
      vss => vss
   );

not_i_0_ins : inv_x2
   port map (
      i   => i(0),
      nq  => not_i(0),
      vdd => vdd,
      vss => vss
   );

not_op_0_ins : inv_x2
   port map (
      i   => op(0),
      nq  => not_op(0),
      vdd => vdd,
      vss => vss
   );

o2_x2_3_ins : o2_x2
   port map (
      i0  => not_aux37,
      i1  => not_aux94,
      q   => o2_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

not_v_net_100_ins : o3_x4
   port map (
      i2  => o2_x2_3_sig,
      i0  => ins(1),
      i1  => not_exec,
      q   => not_v_net_100,
      vdd => vdd,
      vss => vss
   );

a3_x2_2_ins : a3_x2
   port map (
      i0  => not_v_net_90,
      i1  => not_v_net_95,
      i2  => not_v_net_74,
      q   => a3_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux73_ins : a4_x4
   port map (
      i2  => mbk_buf_not_v_net_23,
      i3  => not_v_net_85,
      i1  => not_v_net_30,
      i0  => a3_x2_2_sig,
      q   => not_aux73,
      vdd => vdd,
      vss => vss
   );

no2_x1_10_ins : no2_x1
   port map (
      i1  => not_aux50,
      i0  => not_aux95,
      nq  => no2_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

not_v_net_74_ins : on12_x1
   port map (
      i0  => no2_x1_10_sig,
      i1  => not_exec,
      q   => not_v_net_74,
      vdd => vdd,
      vss => vss
   );

not_aux50_ins : o2_x2
   port map (
      i1  => not_aux49,
      i0  => ins(1),
      q   => not_aux50,
      vdd => vdd,
      vss => vss
   );

not_aux49_ins : o2_x2
   port map (
      i1  => not_aux48,
      i0  => ins(7),
      q   => not_aux49,
      vdd => vdd,
      vss => vss
   );

no2_x1_11_ins : no2_x1
   port map (
      i0  => not_aux62,
      i1  => not_aux97,
      nq  => no2_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

not_v_net_23_ins : on12_x1
   port map (
      i0  => no2_x1_11_sig,
      i1  => not_exop,
      q   => not_v_net_23,
      vdd => vdd,
      vss => vss
   );

not_aux62_ins : o2_x2
   port map (
      i0  => not_aux61,
      i1  => ins(1),
      q   => not_aux62,
      vdd => vdd,
      vss => vss
   );

inv_x2_ins : inv_x2
   port map (
      i   => ins(5),
      nq  => inv_x2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux61_ins : o3_x2
   port map (
      i0  => not_aux47,
      i1  => inv_x2_sig,
      i2  => not_ins(7),
      q   => not_aux61,
      vdd => vdd,
      vss => vss
   );

no2_x1_12_ins : no2_x1
   port map (
      i0  => not_aux38,
      i1  => not_aux94,
      nq  => no2_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

not_v_net_90_ins : on12_x1
   port map (
      i0  => no2_x1_12_sig,
      i1  => not_exec,
      q   => not_v_net_90,
      vdd => vdd,
      vss => vss
   );

not_aux94_ins : o2_x2
   port map (
      i0  => not_ins(0),
      i1  => not_exec,
      q   => not_aux94,
      vdd => vdd,
      vss => vss
   );

not_v_net_30_ins : inv_x8
   port map (
      i   => v_net_30,
      nq  => not_v_net_30,
      vdd => vdd,
      vss => vss
   );

inv_x2_2_ins : inv_x2
   port map (
      i   => ins(4),
      nq  => inv_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux58_ins : o4_x2
   port map (
      i0  => inv_x2_2_sig,
      i1  => not_aux46,
      i2  => ins(5),
      i3  => not_ins(7),
      q   => not_aux58,
      vdd => vdd,
      vss => vss
   );

not_aux2_ins : na4_x1
   port map (
      i0  => not_v_net_85,
      i1  => not_v_net_46,
      i2  => not_v_net_95,
      i3  => not_v_net_57,
      nq  => not_aux2,
      vdd => vdd,
      vss => vss
   );

no2_x1_13_ins : no2_x1
   port map (
      i0  => not_aux55,
      i1  => not_aux96,
      nq  => no2_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

not_v_net_46_ins : on12_x1
   port map (
      i0  => no2_x1_13_sig,
      i1  => not_exop,
      q   => not_v_net_46,
      vdd => vdd,
      vss => vss
   );

not_aux55_ins : o2_x2
   port map (
      i0  => not_aux54,
      i1  => ins(1),
      q   => not_aux55,
      vdd => vdd,
      vss => vss
   );

not_aux54_ins : o2_x2
   port map (
      i0  => mbk_buf_not_aux48,
      i1  => not_ins(7),
      q   => not_aux54,
      vdd => vdd,
      vss => vss
   );

not_aux48_ins : o2_x2
   port map (
      i1  => not_aux47,
      i0  => ins(5),
      q   => not_aux48,
      vdd => vdd,
      vss => vss
   );

not_aux47_ins : o2_x2
   port map (
      i1  => not_aux46,
      i0  => ins(4),
      q   => not_aux47,
      vdd => vdd,
      vss => vss
   );

inv_x2_3_ins : inv_x4
   port map (
      i   => ins(3),
      nq  => inv_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

not_aux46_ins : o3_x2
   port map (
      i0  => ins(6),
      i1  => ins(2),
      i2  => inv_x2_3_sig,
      q   => not_aux46,
      vdd => vdd,
      vss => vss
   );

not_v_net_95_ins : inv_x2
   port map (
      i   => v_net_95,
      nq  => not_v_net_95,
      vdd => vdd,
      vss => vss
   );

not_aux38_ins : o2_x2
   port map (
      i0  => not_aux37,
      i1  => not_ins(1),
      q   => not_aux38,
      vdd => vdd,
      vss => vss
   );

not_aux37_ins : o2_x2
   port map (
      i0  => not_aux36,
      i1  => ins(7),
      q   => not_aux37,
      vdd => vdd,
      vss => vss
   );

no2_x1_14_ins : no2_x1
   port map (
      i0  => not_aux43,
      i1  => not_aux95,
      nq  => no2_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

not_v_net_85_ins : on12_x1
   port map (
      i0  => no2_x1_14_sig,
      i1  => not_exec,
      q   => not_v_net_85,
      vdd => vdd,
      vss => vss
   );

not_aux95_ins : o2_x2
   port map (
      i0  => ins(0),
      i1  => not_exec,
      q   => not_aux95,
      vdd => vdd,
      vss => vss
   );

not_aux43_ins : o2_x2
   port map (
      i0  => not_aux42,
      i1  => ins(1),
      q   => not_aux43,
      vdd => vdd,
      vss => vss
   );

not_aux42_ins : o2_x2
   port map (
      i0  => not_aux41,
      i1  => ins(7),
      q   => not_aux42,
      vdd => vdd,
      vss => vss
   );

no2_x1_15_ins : no2_x1
   port map (
      i0  => not_aux51,
      i1  => not_aux98,
      nq  => no2_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

not_v_net_57_ins : on12_x1
   port map (
      i0  => no2_x1_15_sig,
      i1  => not_exop,
      q   => not_v_net_57,
      vdd => vdd,
      vss => vss
   );

not_aux98_ins : o2_x2
   port map (
      i0  => not_aux97,
      i1  => not_ins(1),
      q   => not_aux98,
      vdd => vdd,
      vss => vss
   );

not_aux51_ins : o2_x2
   port map (
      i0  => not_aux36,
      i1  => not_ins(7),
      q   => not_aux51,
      vdd => vdd,
      vss => vss
   );

not_aux36_ins : o4_x2
   port map (
      i0  => ins(2),
      i1  => not_aux33,
      i2  => ins(4),
      i3  => ins(5),
      q   => not_aux36,
      vdd => vdd,
      vss => vss
   );

not_v_net_3_ins : a2_x2
   port map (
      i0  => not_v_proc_ifetch_set,
      i1  => not_ifetch,
      q   => not_v_net_3,
      vdd => vdd,
      vss => vss
   );

not_v_proc_ifetch_set_ins : a2_x2
   port map (
      i0  => not_aux89,
      i1  => not_exec,
      q   => not_v_proc_ifetch_set,
      vdd => vdd,
      vss => vss
   );

not_aux89_ins : a3_x2
   port map (
      i0  => not_v_net_65,
      i1  => not_v_net_5,
      i2  => not_v_net_62,
      q   => not_aux89,
      vdd => vdd,
      vss => vss
   );

not_v_net_5_ins : na2_x1
   port map (
      i0  => not_aux68,
      i1  => count(0),
      nq  => not_v_net_5,
      vdd => vdd,
      vss => vss
   );

not_count_0_ins : inv_x2
   port map (
      i   => count(0),
      nq  => not_count(0),
      vdd => vdd,
      vss => vss
   );

no3_x1_ins : no3_x1
   port map (
      i0  => count(1),
      i1  => count(4),
      i2  => count(7),
      nq  => no3_x1_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_16_ins : no2_x1
   port map (
      i0  => count(5),
      i1  => count(3),
      nq  => no2_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_17_ins : no2_x1
   port map (
      i0  => count(2),
      i1  => count(6),
      nq  => no2_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

not_aux68_ins : a3_x2
   port map (
      i0  => no2_x1_17_sig,
      i1  => no2_x1_16_sig,
      i2  => no3_x1_sig,
      q   => not_aux68,
      vdd => vdd,
      vss => vss
   );

not_v_net_2_ins : a3_x2
   port map (
      i0  => not_v_net_14,
      i1  => not_v_net_12,
      i2  => not_ifetch,
      q   => not_v_net_2,
      vdd => vdd,
      vss => vss
   );

not_ifetch_ins : inv_x2
   port map (
      i   => ifetch,
      nq  => not_ifetch,
      vdd => vdd,
      vss => vss
   );

not_v_net_1_ins : a3_x2
   port map (
      i0  => not_v_net_62,
      i1  => not_v_net_65,
      i2  => not_v_net_12,
      q   => not_v_net_1,
      vdd => vdd,
      vss => vss
   );

not_v_net_65_ins : na2_x1
   port map (
      i0  => not_br_taken,
      i1  => exop,
      nq  => not_v_net_65,
      vdd => vdd,
      vss => vss
   );

not_v_net_62_ins : o2_x2
   port map (
      i0  => not_br_taken,
      i1  => not_exop,
      q   => not_v_net_62,
      vdd => vdd,
      vss => vss
   );

no3_x1_2_ins : no3_x1
   port map (
      i0  => a(6),
      i1  => a(1),
      i2  => a(2),
      nq  => no3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_ins : a2_x2
   port map (
      i0  => exop,
      i1  => exop,
      q   => a2_x2_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_18_ins : no2_x1
   port map (
      i0  => a(3),
      i1  => a(7),
      nq  => no2_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_4_ins : o2_x2
   port map (
      i0  => not_v_net_51,
      i1  => not_v_net_51,
      q   => o2_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_ins : no4_x1
   port map (
      i0  => a(4),
      i1  => o2_x2_4_sig,
      i2  => a(5),
      i3  => a(0),
      nq  => no4_x1_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_6_ins : a4_x2
   port map (
      i0  => no4_x1_sig,
      i1  => no2_x1_18_sig,
      i2  => a2_x2_sig,
      i3  => no3_x1_2_sig,
      q   => a4_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_19_ins : no2_x1
   port map (
      i0  => not_aux53,
      i1  => not_aux97,
      nq  => no2_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

not_br_taken_ins : noa22_x1
   port map (
      i0  => exop,
      i1  => no2_x1_19_sig,
      i2  => a4_x2_6_sig,
      nq  => not_br_taken,
      vdd => vdd,
      vss => vss
   );

not_aux97_ins : o2_x2
   port map (
      i0  => ins(0),
      i1  => not_exop,
      q   => not_aux97,
      vdd => vdd,
      vss => vss
   );

not_v_net_51_ins : o2_x2
   port map (
      i0  => not_aux53,
      i1  => not_aux96,
      q   => not_v_net_51,
      vdd => vdd,
      vss => vss
   );

not_aux96_ins : o2_x2
   port map (
      i0  => not_ins(0),
      i1  => not_exop,
      q   => not_aux96,
      vdd => vdd,
      vss => vss
   );

not_ins_0_ins : inv_x2
   port map (
      i   => ins(0),
      nq  => not_ins(0),
      vdd => vdd,
      vss => vss
   );

not_aux53_ins : o3_x2
   port map (
      i0  => not_aux41,
      i1  => ins(1),
      i2  => not_ins(7),
      q   => not_aux53,
      vdd => vdd,
      vss => vss
   );

not_ins_1_ins : inv_x2
   port map (
      i   => ins(1),
      nq  => not_ins(1),
      vdd => vdd,
      vss => vss
   );

inv_x2_4_ins : inv_x2
   port map (
      i   => ins(2),
      nq  => inv_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

not_aux41_ins : o4_x2
   port map (
      i0  => ins(4),
      i1  => not_aux33,
      i2  => ins(5),
      i3  => inv_x2_4_sig,
      q   => not_aux41,
      vdd => vdd,
      vss => vss
   );

not_aux33_ins : o2_x2
   port map (
      i0  => ins(3),
      i1  => ins(6),
      q   => not_aux33,
      vdd => vdd,
      vss => vss
   );

not_a_4_ins : inv_x2
   port map (
      i   => a(4),
      nq  => not_a(4),
      vdd => vdd,
      vss => vss
   );

not_a_0_ins : inv_x2
   port map (
      i   => a(0),
      nq  => not_a(0),
      vdd => vdd,
      vss => vss
   );

not_a_5_ins : inv_x2
   port map (
      i   => a(5),
      nq  => not_a(5),
      vdd => vdd,
      vss => vss
   );

not_a_7_ins : inv_x2
   port map (
      i   => a(7),
      nq  => not_a(7),
      vdd => vdd,
      vss => vss
   );

not_a_6_ins : inv_x2
   port map (
      i   => a(6),
      nq  => not_a(6),
      vdd => vdd,
      vss => vss
   );

not_a_2_ins : inv_x2
   port map (
      i   => a(2),
      nq  => not_a(2),
      vdd => vdd,
      vss => vss
   );

not_a_1_ins : inv_x2
   port map (
      i   => a(1),
      nq  => not_a(1),
      vdd => vdd,
      vss => vss
   );

not_a_3_ins : inv_x2
   port map (
      i   => a(3),
      nq  => not_a(3),
      vdd => vdd,
      vss => vss
   );

not_exop_ins : inv_x2
   port map (
      i   => exop,
      nq  => not_exop,
      vdd => vdd,
      vss => vss
   );

not_v_net_12_ins : o2_x2
   port map (
      i0  => not_ofetch,
      i1  => not_ins(7),
      q   => not_v_net_12,
      vdd => vdd,
      vss => vss
   );

not_v_net_0_ins : a2_x2
   port map (
      i0  => not_v_net_14,
      i1  => not_exec,
      q   => not_v_net_0,
      vdd => vdd,
      vss => vss
   );

not_exec_ins : inv_x2
   port map (
      i   => exec,
      nq  => not_exec,
      vdd => vdd,
      vss => vss
   );

not_v_net_14_ins : o2_x2
   port map (
      i0  => ins(7),
      i1  => not_ofetch,
      q   => not_v_net_14,
      vdd => vdd,
      vss => vss
   );

not_ins_7_ins : inv_x2
   port map (
      i   => ins(7),
      nq  => not_ins(7),
      vdd => vdd,
      vss => vss
   );

not_ofetch_ins : inv_x2
   port map (
      i   => ofetch,
      nq  => not_ofetch,
      vdd => vdd,
      vss => vss
   );

not_p_reset_ins : inv_x2
   port map (
      i   => p_reset,
      nq  => not_p_reset,
      vdd => vdd,
      vss => vss
   );

not_dbusi_7_ins : inv_x2
   port map (
      i   => dbusi(7),
      nq  => not_dbusi(7),
      vdd => vdd,
      vss => vss
   );

not_dbusi_6_ins : inv_x2
   port map (
      i   => dbusi(6),
      nq  => not_dbusi(6),
      vdd => vdd,
      vss => vss
   );

not_dbusi_5_ins : inv_x2
   port map (
      i   => dbusi(5),
      nq  => not_dbusi(5),
      vdd => vdd,
      vss => vss
   );

not_dbusi_4_ins : inv_x2
   port map (
      i   => dbusi(4),
      nq  => not_dbusi(4),
      vdd => vdd,
      vss => vss
   );

not_dbusi_3_ins : inv_x2
   port map (
      i   => dbusi(3),
      nq  => not_dbusi(3),
      vdd => vdd,
      vss => vss
   );

not_dbusi_2_ins : inv_x2
   port map (
      i   => dbusi(2),
      nq  => not_dbusi(2),
      vdd => vdd,
      vss => vss
   );

not_dbusi_1_ins : inv_x2
   port map (
      i   => dbusi(1),
      nq  => not_dbusi(1),
      vdd => vdd,
      vss => vss
   );

not_dbusi_0_ins : inv_x2
   port map (
      i   => dbusi(0),
      nq  => not_dbusi(0),
      vdd => vdd,
      vss => vss
   );

aux93_ins : a2_x2
   port map (
      i0  => not_v_net_34,
      i1  => aux20,
      q   => aux93,
      vdd => vdd,
      vss => vss
   );

aux23_ins : na4_x1
   port map (
      i0  => not_v_net_50,
      i1  => not_v_net_34,
      i2  => not_v_net_38,
      i3  => not_v_net_46,
      nq  => aux23,
      vdd => vdd,
      vss => vss
   );

aux20_ins : na2_x1
   port map (
      i0  => not_v_net_38,
      i1  => not_v_net_30,
      nq  => aux20,
      vdd => vdd,
      vss => vss
   );

na4_x1_3_ins : na4_x1
   port map (
      i0  => not_v_net_65,
      i1  => not_pcinc,
      i2  => not_v_net_5,
      i3  => not_v_net_62,
      nq  => na4_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

aux19_ins : no2_x1
   port map (
      i0  => na4_x1_3_sig,
      i1  => exec,
      nq  => aux19,
      vdd => vdd,
      vss => vss
   );

v_net_122_0_ins : na2_x1
   port map (
      i0  => not_v_net_90,
      i1  => not_v_net_85,
      nq  => v_net_122(0),
      vdd => vdd,
      vss => vss
   );

o2_x2_5_ins : o2_x2
   port map (
      i0  => not_aux38,
      i1  => not_aux95,
      q   => o2_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

v_net_95_ins : no2_x1
   port map (
      i0  => o2_x2_5_sig,
      i1  => not_exec,
      nq  => v_net_95,
      vdd => vdd,
      vss => vss
   );

o2_x2_6_ins : o2_x2
   port map (
      i0  => not_aux54,
      i1  => not_aux98,
      q   => o2_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

v_net_42_ins : no2_x1
   port map (
      i0  => o2_x2_6_sig,
      i1  => not_exop,
      nq  => v_net_42,
      vdd => vdd,
      vss => vss
   );

o2_x2_7_ins : o2_x2
   port map (
      i0  => not_aux98,
      i1  => not_aux58,
      q   => o2_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

v_net_30_ins : no2_x1
   port map (
      i0  => o2_x2_7_sig,
      i1  => not_exop,
      nq  => v_net_30,
      vdd => vdd,
      vss => vss
   );

v_net_4_ins : na2_x1
   port map (
      i0  => not_aux68,
      i1  => not_count(0),
      nq  => v_net_4,
      vdd => vdd,
      vss => vss
   );

no2_x1_20_ins : no2_x1
   port map (
      i0  => mbk_buf_not_v_net_23,
      i1  => not_op(0),
      nq  => no2_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_21_ins : no2_x1
   port map (
      i0  => not_aux26,
      i1  => not_i(0),
      nq  => no2_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_2_ins : no4_x1
   port map (
      i0  => no2_x1_21_sig,
      i1  => v_net_95,
      i2  => no2_x1_20_sig,
      i3  => v_net_122(0),
      nq  => no4_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

op2_0_ins : noa2a22_x1
   port map (
      i1  => not_v_net_100,
      i0  => no4_x1_2_sig,
      i3  => not_v_net_100,
      i2  => not_aux73,
      nq  => op2(0),
      vdd => vdd,
      vss => vss
   );

no2_x1_22_ins : no2_x1
   port map (
      i0  => mbk_buf_not_v_net_23,
      i1  => not_op(1),
      nq  => no2_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_23_ins : no2_x1
   port map (
      i0  => not_aux26,
      i1  => not_i(1),
      nq  => no2_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_3_ins : no3_x1
   port map (
      i0  => no2_x1_23_sig,
      i1  => no2_x1_22_sig,
      i2  => v_net_122(0),
      nq  => no3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

op2_1_ins : noa22_x1
   port map (
      i0  => not_v_net_100,
      i1  => not_aux73,
      i2  => no3_x1_3_sig,
      nq  => op2(1),
      vdd => vdd,
      vss => vss
   );

no2_x1_24_ins : no2_x1
   port map (
      i0  => mbk_buf_not_v_net_23,
      i1  => not_op(2),
      nq  => no2_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_25_ins : no2_x1
   port map (
      i0  => not_aux26,
      i1  => not_i(2),
      nq  => no2_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_4_ins : no3_x1
   port map (
      i0  => no2_x1_25_sig,
      i1  => no2_x1_24_sig,
      i2  => v_net_122(0),
      nq  => no3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

op2_2_ins : noa22_x1
   port map (
      i0  => not_v_net_100,
      i1  => not_aux73,
      i2  => no3_x1_4_sig,
      nq  => op2(2),
      vdd => vdd,
      vss => vss
   );

no2_x1_26_ins : no2_x1
   port map (
      i0  => mbk_buf_not_v_net_23,
      i1  => not_op(3),
      nq  => no2_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_27_ins : no2_x1
   port map (
      i0  => not_aux26,
      i1  => not_i(3),
      nq  => no2_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_5_ins : no3_x1
   port map (
      i0  => no2_x1_27_sig,
      i1  => no2_x1_26_sig,
      i2  => v_net_122(0),
      nq  => no3_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

op2_3_ins : noa22_x1
   port map (
      i0  => not_v_net_100,
      i1  => not_aux73,
      i2  => no3_x1_5_sig,
      nq  => op2(3),
      vdd => vdd,
      vss => vss
   );

no2_x1_28_ins : no2_x1
   port map (
      i0  => mbk_buf_not_v_net_23,
      i1  => not_op(4),
      nq  => no2_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_29_ins : no2_x1
   port map (
      i0  => not_aux26,
      i1  => not_i(4),
      nq  => no2_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_6_ins : no3_x1
   port map (
      i0  => no2_x1_29_sig,
      i1  => no2_x1_28_sig,
      i2  => v_net_122(0),
      nq  => no3_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

op2_4_ins : noa22_x1
   port map (
      i0  => not_v_net_100,
      i1  => not_aux73,
      i2  => no3_x1_6_sig,
      nq  => op2(4),
      vdd => vdd,
      vss => vss
   );

no2_x1_30_ins : no2_x1
   port map (
      i0  => mbk_buf_not_v_net_23,
      i1  => not_op(5),
      nq  => no2_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_31_ins : no2_x1
   port map (
      i0  => not_aux26,
      i1  => not_i(5),
      nq  => no2_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_7_ins : no3_x1
   port map (
      i0  => no2_x1_31_sig,
      i1  => no2_x1_30_sig,
      i2  => v_net_122(0),
      nq  => no3_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

op2_5_ins : noa22_x1
   port map (
      i0  => not_v_net_100,
      i1  => not_aux73,
      i2  => no3_x1_7_sig,
      nq  => op2(5),
      vdd => vdd,
      vss => vss
   );

no2_x1_32_ins : no2_x1
   port map (
      i0  => mbk_buf_not_v_net_23,
      i1  => not_op(6),
      nq  => no2_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_33_ins : no2_x1
   port map (
      i0  => not_aux26,
      i1  => not_i(6),
      nq  => no2_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_8_ins : no3_x1
   port map (
      i0  => no2_x1_33_sig,
      i1  => no2_x1_32_sig,
      i2  => v_net_122(0),
      nq  => no3_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

op2_6_ins : noa22_x1
   port map (
      i0  => not_v_net_100,
      i1  => not_aux73,
      i2  => no3_x1_8_sig,
      nq  => op2(6),
      vdd => vdd,
      vss => vss
   );

no2_x1_34_ins : no2_x1
   port map (
      i0  => not_aux30,
      i1  => not_i(0),
      nq  => no2_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_35_ins : no2_x1
   port map (
      i0  => not_v_net_30,
      i1  => not_op(0),
      nq  => no2_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_36_ins : no2_x1
   port map (
      i0  => not_aux29,
      i1  => not_a(0),
      nq  => no2_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_9_ins : no3_x1
   port map (
      i1  => no2_x1_36_sig,
      i0  => no2_x1_35_sig,
      i2  => no2_x1_34_sig,
      nq  => no3_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

op1_0_ins : noa22_x1
   port map (
      i0  => not_v_net_100,
      i1  => not_aux73,
      i2  => no3_x1_9_sig,
      nq  => op1(0),
      vdd => vdd,
      vss => vss
   );

no2_x1_37_ins : no2_x1
   port map (
      i0  => not_aux30,
      i1  => not_i(1),
      nq  => no2_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_38_ins : no2_x1
   port map (
      i0  => not_v_net_30,
      i1  => not_op(1),
      nq  => no2_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_39_ins : no2_x1
   port map (
      i1  => not_aux29,
      i0  => not_a(1),
      nq  => no2_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_10_ins : no3_x1
   port map (
      i1  => no2_x1_39_sig,
      i0  => no2_x1_38_sig,
      i2  => no2_x1_37_sig,
      nq  => no3_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

op1_1_ins : noa22_x1
   port map (
      i0  => not_v_net_100,
      i1  => not_aux73,
      i2  => no3_x1_10_sig,
      nq  => op1(1),
      vdd => vdd,
      vss => vss
   );

no2_x1_40_ins : no2_x1
   port map (
      i0  => not_aux30,
      i1  => not_i(2),
      nq  => no2_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_41_ins : no2_x1
   port map (
      i0  => not_v_net_30,
      i1  => not_op(2),
      nq  => no2_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_42_ins : no2_x1
   port map (
      i0  => not_aux29,
      i1  => not_a(2),
      nq  => no2_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_11_ins : no3_x1
   port map (
      i0  => no2_x1_42_sig,
      i1  => no2_x1_41_sig,
      i2  => no2_x1_40_sig,
      nq  => no3_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

op1_2_ins : noa22_x1
   port map (
      i0  => not_v_net_100,
      i1  => not_aux73,
      i2  => no3_x1_11_sig,
      nq  => op1(2),
      vdd => vdd,
      vss => vss
   );

no2_x1_43_ins : no2_x1
   port map (
      i0  => not_aux30,
      i1  => not_i(3),
      nq  => no2_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_44_ins : no2_x1
   port map (
      i0  => not_v_net_30,
      i1  => not_op(3),
      nq  => no2_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_45_ins : no2_x1
   port map (
      i0  => not_aux29,
      i1  => not_a(3),
      nq  => no2_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_12_ins : no3_x1
   port map (
      i0  => no2_x1_45_sig,
      i1  => no2_x1_44_sig,
      i2  => no2_x1_43_sig,
      nq  => no3_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

op1_3_ins : noa22_x1
   port map (
      i0  => not_v_net_100,
      i1  => not_aux73,
      i2  => no3_x1_12_sig,
      nq  => op1(3),
      vdd => vdd,
      vss => vss
   );

no2_x1_46_ins : no2_x1
   port map (
      i0  => not_aux30,
      i1  => not_i(4),
      nq  => no2_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_47_ins : no2_x1
   port map (
      i0  => not_v_net_30,
      i1  => not_op(4),
      nq  => no2_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_48_ins : no2_x1
   port map (
      i0  => not_aux29,
      i1  => not_a(4),
      nq  => no2_x1_48_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_13_ins : no3_x1
   port map (
      i0  => no2_x1_48_sig,
      i1  => no2_x1_47_sig,
      i2  => no2_x1_46_sig,
      nq  => no3_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

op1_4_ins : noa22_x1
   port map (
      i0  => not_v_net_100,
      i1  => not_aux73,
      i2  => no3_x1_13_sig,
      nq  => op1(4),
      vdd => vdd,
      vss => vss
   );

no2_x1_49_ins : no2_x1
   port map (
      i0  => not_aux30,
      i1  => not_i(5),
      nq  => no2_x1_49_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_50_ins : no2_x1
   port map (
      i0  => not_v_net_30,
      i1  => not_op(5),
      nq  => no2_x1_50_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_51_ins : no2_x1
   port map (
      i0  => not_aux29,
      i1  => not_a(5),
      nq  => no2_x1_51_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_14_ins : no3_x1
   port map (
      i0  => no2_x1_51_sig,
      i1  => no2_x1_50_sig,
      i2  => no2_x1_49_sig,
      nq  => no3_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

op1_5_ins : noa22_x1
   port map (
      i0  => not_v_net_100,
      i1  => not_aux73,
      i2  => no3_x1_14_sig,
      nq  => op1(5),
      vdd => vdd,
      vss => vss
   );

no2_x1_52_ins : no2_x1
   port map (
      i0  => not_aux30,
      i1  => not_i(6),
      nq  => no2_x1_52_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_53_ins : no2_x1
   port map (
      i0  => not_v_net_30,
      i1  => not_op(6),
      nq  => no2_x1_53_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_54_ins : no2_x1
   port map (
      i0  => not_aux29,
      i1  => not_a(6),
      nq  => no2_x1_54_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_15_ins : no3_x1
   port map (
      i0  => no2_x1_54_sig,
      i1  => no2_x1_53_sig,
      i2  => no2_x1_52_sig,
      nq  => no3_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

op1_6_ins : noa22_x1
   port map (
      i0  => not_v_net_100,
      i1  => not_aux73,
      i2  => no3_x1_15_sig,
      nq  => op1(6),
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_2_ins : on12_x1
   port map (
      i0  => not_count(0),
      i1  => count(1),
      q   => rtlcarry_0(2),
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_3_ins : o2_x2
   port map (
      i0  => count(2),
      i1  => rtlcarry_0(2),
      q   => rtlcarry_0(3),
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_4_ins : o2_x2
   port map (
      i0  => count(3),
      i1  => rtlcarry_0(3),
      q   => rtlcarry_0(4),
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_5_ins : o2_x2
   port map (
      i0  => count(4),
      i1  => rtlcarry_0(4),
      q   => rtlcarry_0(5),
      vdd => vdd,
      vss => vss
   );

rtlcarry_0_6_ins : o2_x2
   port map (
      i0  => count(5),
      i1  => rtlcarry_0(5),
      q   => rtlcarry_0(6),
      vdd => vdd,
      vss => vss
   );

rtlcarry_1_1_ins : no2_x1
   port map (
      i0  => not_i(0),
      i1  => not_op(0),
      nq  => rtlcarry_1(1),
      vdd => vdd,
      vss => vss
   );

rtlcarry_1_2_ins : oa2ao222_x2
   port map (
      i0  => op(1),
      i1  => i(1),
      i2  => i(1),
      i3  => op(1),
      i4  => rtlcarry_1(1),
      q   => rtlcarry_1(2),
      vdd => vdd,
      vss => vss
   );

rtlcarry_1_3_ins : oa2ao222_x2
   port map (
      i0  => op(2),
      i1  => i(2),
      i2  => i(2),
      i3  => op(2),
      i4  => rtlcarry_1(2),
      q   => rtlcarry_1(3),
      vdd => vdd,
      vss => vss
   );

rtlcarry_1_4_ins : oa2ao222_x2
   port map (
      i0  => op(3),
      i1  => i(3),
      i2  => i(3),
      i3  => op(3),
      i4  => rtlcarry_1(3),
      q   => rtlcarry_1(4),
      vdd => vdd,
      vss => vss
   );

rtlcarry_1_5_ins : oa2ao222_x2
   port map (
      i0  => op(4),
      i1  => i(4),
      i2  => i(4),
      i3  => op(4),
      i4  => rtlcarry_1(4),
      q   => rtlcarry_1(5),
      vdd => vdd,
      vss => vss
   );

rtlcarry_1_6_ins : oa2ao222_x2
   port map (
      i0  => op(5),
      i1  => i(5),
      i2  => i(5),
      i3  => op(5),
      i4  => rtlcarry_1(5),
      q   => rtlcarry_1(6),
      vdd => vdd,
      vss => vss
   );

rtlcarry_2_2_ins : no2_x1
   port map (
      i0  => not_pc(1),
      i1  => not_pc(0),
      nq  => rtlcarry_2(2),
      vdd => vdd,
      vss => vss
   );

rtlcarry_2_3_ins : an12_x1
   port map (
      i0  => not_pc(2),
      i1  => rtlcarry_2(2),
      q   => rtlcarry_2(3),
      vdd => vdd,
      vss => vss
   );

rtlcarry_2_4_ins : an12_x1
   port map (
      i0  => not_pc(3),
      i1  => rtlcarry_2(3),
      q   => rtlcarry_2(4),
      vdd => vdd,
      vss => vss
   );

rtlcarry_2_5_ins : an12_x1
   port map (
      i0  => not_pc(4),
      i1  => rtlcarry_2(4),
      q   => rtlcarry_2(5),
      vdd => vdd,
      vss => vss
   );

rtlcarry_2_6_ins : an12_x1
   port map (
      i0  => not_pc(5),
      i1  => rtlcarry_2(5),
      q   => rtlcarry_2(6),
      vdd => vdd,
      vss => vss
   );

rtlcarry_3_1_ins : a2_x2
   port map (
      i1  => op1(0),
      i0  => op2(0),
      q   => rtlcarry_3(1),
      vdd => vdd,
      vss => vss
   );

a2_x2_2_ins : a2_x2
   port map (
      i0  => not_op2(1),
      i1  => not_op1(1),
      q   => a2_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_5_ins : inv_x4
   port map (
      i   => rtlcarry_3(1),
      nq  => inv_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_3_2_ins : nao2o22_x1
   port map (
      i1  => inv_x2_5_sig,
      i0  => a2_x2_2_sig,
      i2  => not_op1(1),
      i3  => not_op2(1),
      nq  => rtlcarry_3(2),
      vdd => vdd,
      vss => vss
   );

inv_x2_6_ins : inv_x2
   port map (
      i   => rtlcarry_3(2),
      nq  => inv_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_3_ins : a2_x2
   port map (
      i0  => not_op2(2),
      i1  => not_op1(2),
      q   => a2_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_3_3_ins : nao2o22_x1
   port map (
      i0  => a2_x2_3_sig,
      i1  => inv_x2_6_sig,
      i2  => not_op1(2),
      i3  => not_op2(2),
      nq  => rtlcarry_3(3),
      vdd => vdd,
      vss => vss
   );

inv_x2_7_ins : inv_x2
   port map (
      i   => rtlcarry_3(3),
      nq  => inv_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_4_ins : a2_x2
   port map (
      i0  => not_op2(3),
      i1  => not_op1(3),
      q   => a2_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_3_4_ins : nao2o22_x1
   port map (
      i0  => a2_x2_4_sig,
      i1  => inv_x2_7_sig,
      i2  => not_op1(3),
      i3  => not_op2(3),
      nq  => rtlcarry_3(4),
      vdd => vdd,
      vss => vss
   );

inv_x2_8_ins : inv_x2
   port map (
      i   => rtlcarry_3(4),
      nq  => inv_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_5_ins : a2_x2
   port map (
      i0  => not_op2(4),
      i1  => not_op1(4),
      q   => a2_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_3_5_ins : nao2o22_x1
   port map (
      i0  => a2_x2_5_sig,
      i1  => inv_x2_8_sig,
      i2  => not_op1(4),
      i3  => not_op2(4),
      nq  => rtlcarry_3(5),
      vdd => vdd,
      vss => vss
   );

inv_x2_9_ins : inv_x2
   port map (
      i   => rtlcarry_3(5),
      nq  => inv_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_6_ins : a2_x2
   port map (
      i0  => not_op2(5),
      i1  => not_op1(5),
      q   => a2_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

rtlcarry_3_6_ins : nao2o22_x1
   port map (
      i0  => a2_x2_6_sig,
      i1  => inv_x2_9_sig,
      i2  => not_op1(5),
      i3  => not_op2(5),
      nq  => rtlcarry_3(6),
      vdd => vdd,
      vss => vss
   );

no3_x1_16_ins : no3_x1
   port map (
      i0  => not_v_net_14,
      i1  => not_v_net_0,
      i2  => p_reset,
      nq  => no3_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_7_ins : a2_x2
   port map (
      i0  => not_v_net_0,
      i1  => not_p_reset,
      q   => a2_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_ins : oa22_x2
   port map (
      i0  => exec,
      i1  => a2_x2_7_sig,
      i2  => no3_x1_16_sig,
      q   => oa22_x2_sig,
      vdd => vdd,
      vss => vss
   );

exec_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => oa22_x2_sig,
      q   => exec,
      vdd => vdd,
      vss => vss
   );

no3_x1_17_ins : no3_x1
   port map (
      i0  => not_v_net_1,
      i1  => not_v_net_12,
      i2  => p_reset,
      nq  => no3_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_8_ins : a2_x2
   port map (
      i0  => not_v_net_1,
      i1  => not_p_reset,
      q   => a2_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_2_ins : oa22_x2
   port map (
      i0  => exop,
      i1  => a2_x2_8_sig,
      i2  => no3_x1_17_sig,
      q   => oa22_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

exop_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => oa22_x2_2_sig,
      q   => exop,
      vdd => vdd,
      vss => vss
   );

a3_x2_3_ins : a3_x2
   port map (
      i0  => not_p_reset,
      i1  => not_v_net_2,
      i2  => ofetch,
      q   => a3_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_55_ins : no2_x1
   port map (
      i0  => p_reset,
      i1  => not_v_net_2,
      nq  => no2_x1_55_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_3_ins : oa22_x2
   port map (
      i0  => ifetch,
      i1  => no2_x1_55_sig,
      i2  => a3_x2_3_sig,
      q   => oa22_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

ofetch_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => oa22_x2_3_sig,
      q   => ofetch,
      vdd => vdd,
      vss => vss
   );

no3_x1_18_ins : no3_x1
   port map (
      i0  => not_v_net_3,
      i1  => not_v_proc_ifetch_set,
      i2  => p_reset,
      nq  => no3_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_9_ins : a2_x2
   port map (
      i0  => not_v_net_3,
      i1  => not_p_reset,
      q   => a2_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_4_ins : oa22_x2
   port map (
      i0  => ifetch,
      i1  => a2_x2_9_sig,
      i2  => no3_x1_18_sig,
      q   => oa22_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

ifetch_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => oa22_x2_4_sig,
      q   => ifetch,
      vdd => vdd,
      vss => vss
   );

na3_x1_ins : na3_x1
   port map (
      i0  => not_aux75,
      i1  => not_v_net_57,
      i2  => not_i(0),
      nq  => na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_ins : na2_x1
   port map (
      i0  => not_p_reset,
      i1  => na3_x1_sig,
      nq  => na2_x1_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_8_ins : o2_x2
   port map (
      i0  => not_v_net_57,
      i1  => not_op(0),
      q   => o2_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_9_ins : o2_x2
   port map (
      i0  => not_dbusi(0),
      i1  => not_v_net_46,
      q   => o2_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_4_ins : a3_x2
   port map (
      i0  => o2_x2_9_sig,
      i1  => not_aux2,
      i2  => o2_x2_8_sig,
      q   => a3_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_ins : xr2_x1
   port map (
      i0  => mbk_buf_op2(0),
      i1  => mbk_buf_op1(0),
      q   => xr2_x1_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_ins : on12_x1
   port map (
      i0  => xr2_x1_sig,
      i1  => not_aux30,
      q   => on12_x1_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_ins : noa22_x1
   port map (
      i0  => on12_x1_sig,
      i1  => a3_x2_4_sig,
      i2  => na2_x1_sig,
      nq  => noa22_x1_sig,
      vdd => vdd,
      vss => vss
   );

i_0_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => noa22_x1_sig,
      q   => i(0),
      vdd => vdd,
      vss => vss
   );

na3_x1_2_ins : na3_x1
   port map (
      i0  => not_aux75,
      i1  => not_v_net_57,
      i2  => not_i(1),
      nq  => na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_2_ins : na2_x1
   port map (
      i0  => not_p_reset,
      i1  => na3_x1_2_sig,
      nq  => na2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_10_ins : o2_x2
   port map (
      i0  => not_v_net_57,
      i1  => not_op(1),
      q   => o2_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_11_ins : o2_x2
   port map (
      i0  => not_dbusi(1),
      i1  => not_v_net_46,
      q   => o2_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_5_ins : a3_x2
   port map (
      i0  => o2_x2_11_sig,
      i1  => not_aux2,
      i2  => o2_x2_10_sig,
      q   => a3_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_3_ins : xr2_x1
   port map (
      i0  => mbk_buf_op2(1),
      i1  => mbk_buf_rtlcarry_3(1),
      q   => xr2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_2_ins : xr2_x1
   port map (
      i0  => xr2_x1_3_sig,
      i1  => mbk_buf_op1(1),
      q   => xr2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_2_ins : on12_x1
   port map (
      i0  => xr2_x1_2_sig,
      i1  => not_aux30,
      q   => on12_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_2_ins : noa22_x1
   port map (
      i0  => on12_x1_2_sig,
      i1  => a3_x2_5_sig,
      i2  => na2_x1_2_sig,
      nq  => noa22_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

i_1_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => noa22_x1_2_sig,
      q   => i(1),
      vdd => vdd,
      vss => vss
   );

na3_x1_3_ins : na3_x1
   port map (
      i0  => not_aux75,
      i1  => not_v_net_57,
      i2  => not_i(2),
      nq  => na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_3_ins : na2_x1
   port map (
      i0  => not_p_reset,
      i1  => na3_x1_3_sig,
      nq  => na2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_12_ins : o2_x2
   port map (
      i0  => not_v_net_57,
      i1  => not_op(2),
      q   => o2_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_13_ins : o2_x2
   port map (
      i0  => not_dbusi(2),
      i1  => not_v_net_46,
      q   => o2_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_6_ins : a3_x2
   port map (
      i0  => o2_x2_13_sig,
      i1  => not_aux2,
      i2  => o2_x2_12_sig,
      q   => a3_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_5_ins : xr2_x1
   port map (
      i0  => op2(2),
      i1  => mbk_buf_rtlcarry_3(2),
      q   => xr2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_4_ins : xr2_x1
   port map (
      i0  => xr2_x1_5_sig,
      i1  => op1(2),
      q   => xr2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_3_ins : on12_x1
   port map (
      i0  => xr2_x1_4_sig,
      i1  => not_aux30,
      q   => on12_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_3_ins : noa22_x1
   port map (
      i0  => on12_x1_3_sig,
      i1  => a3_x2_6_sig,
      i2  => na2_x1_3_sig,
      nq  => noa22_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

i_2_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => noa22_x1_3_sig,
      q   => i(2),
      vdd => vdd,
      vss => vss
   );

na3_x1_4_ins : na3_x1
   port map (
      i0  => not_aux75,
      i1  => not_v_net_57,
      i2  => not_i(3),
      nq  => na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_4_ins : na2_x1
   port map (
      i0  => not_p_reset,
      i1  => na3_x1_4_sig,
      nq  => na2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_14_ins : o2_x2
   port map (
      i0  => not_v_net_57,
      i1  => not_op(3),
      q   => o2_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_15_ins : o2_x2
   port map (
      i0  => not_dbusi(3),
      i1  => not_v_net_46,
      q   => o2_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_7_ins : a3_x2
   port map (
      i0  => o2_x2_15_sig,
      i1  => not_aux2,
      i2  => o2_x2_14_sig,
      q   => a3_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_7_ins : xr2_x1
   port map (
      i0  => op2(3),
      i1  => mbk_buf_rtlcarry_3(3),
      q   => xr2_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_6_ins : xr2_x1
   port map (
      i0  => xr2_x1_7_sig,
      i1  => op1(3),
      q   => xr2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_4_ins : on12_x1
   port map (
      i0  => xr2_x1_6_sig,
      i1  => not_aux30,
      q   => on12_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_4_ins : noa22_x1
   port map (
      i0  => on12_x1_4_sig,
      i1  => a3_x2_7_sig,
      i2  => na2_x1_4_sig,
      nq  => noa22_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

i_3_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => noa22_x1_4_sig,
      q   => i(3),
      vdd => vdd,
      vss => vss
   );

na3_x1_5_ins : na3_x1
   port map (
      i0  => not_aux75,
      i1  => not_v_net_57,
      i2  => not_i(4),
      nq  => na3_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_5_ins : na2_x1
   port map (
      i0  => not_p_reset,
      i1  => na3_x1_5_sig,
      nq  => na2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_16_ins : o2_x2
   port map (
      i0  => not_v_net_57,
      i1  => not_op(4),
      q   => o2_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_17_ins : o2_x2
   port map (
      i0  => not_dbusi(4),
      i1  => not_v_net_46,
      q   => o2_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_8_ins : a3_x2
   port map (
      i0  => o2_x2_17_sig,
      i1  => not_aux2,
      i2  => o2_x2_16_sig,
      q   => a3_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_9_ins : xr2_x1
   port map (
      i0  => op2(4),
      i1  => mbk_buf_rtlcarry_3(4),
      q   => xr2_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_8_ins : xr2_x1
   port map (
      i0  => xr2_x1_9_sig,
      i1  => op1(4),
      q   => xr2_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_5_ins : on12_x1
   port map (
      i0  => xr2_x1_8_sig,
      i1  => not_aux30,
      q   => on12_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_5_ins : noa22_x1
   port map (
      i0  => on12_x1_5_sig,
      i1  => a3_x2_8_sig,
      i2  => na2_x1_5_sig,
      nq  => noa22_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

i_4_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => noa22_x1_5_sig,
      q   => i(4),
      vdd => vdd,
      vss => vss
   );

na3_x1_6_ins : na3_x1
   port map (
      i0  => not_aux75,
      i1  => not_v_net_57,
      i2  => not_i(5),
      nq  => na3_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_6_ins : na2_x1
   port map (
      i0  => not_p_reset,
      i1  => na3_x1_6_sig,
      nq  => na2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_18_ins : o2_x2
   port map (
      i0  => not_v_net_57,
      i1  => not_op(5),
      q   => o2_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_19_ins : o2_x2
   port map (
      i0  => not_dbusi(5),
      i1  => not_v_net_46,
      q   => o2_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_9_ins : a3_x2
   port map (
      i0  => o2_x2_19_sig,
      i1  => not_aux2,
      i2  => o2_x2_18_sig,
      q   => a3_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_11_ins : xr2_x1
   port map (
      i0  => op2(5),
      i1  => mbk_buf_rtlcarry_3(5),
      q   => xr2_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_10_ins : xr2_x1
   port map (
      i0  => xr2_x1_11_sig,
      i1  => op1(5),
      q   => xr2_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_6_ins : on12_x1
   port map (
      i0  => xr2_x1_10_sig,
      i1  => not_aux30,
      q   => on12_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_6_ins : noa22_x1
   port map (
      i0  => on12_x1_6_sig,
      i1  => a3_x2_9_sig,
      i2  => na2_x1_6_sig,
      nq  => noa22_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

i_5_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => noa22_x1_6_sig,
      q   => i(5),
      vdd => vdd,
      vss => vss
   );

na3_x1_7_ins : na3_x1
   port map (
      i0  => not_aux75,
      i1  => not_v_net_57,
      i2  => not_i(6),
      nq  => na3_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_7_ins : na2_x1
   port map (
      i0  => not_p_reset,
      i1  => na3_x1_7_sig,
      nq  => na2_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_20_ins : o2_x2
   port map (
      i0  => not_v_net_57,
      i1  => not_op(6),
      q   => o2_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_21_ins : o2_x2
   port map (
      i0  => not_dbusi(6),
      i1  => not_v_net_46,
      q   => o2_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_10_ins : a3_x2
   port map (
      i0  => o2_x2_21_sig,
      i1  => not_aux2,
      i2  => o2_x2_20_sig,
      q   => a3_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_13_ins : xr2_x1
   port map (
      i0  => op2(6),
      i1  => mbk_buf_rtlcarry_3(6),
      q   => xr2_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_12_ins : xr2_x1
   port map (
      i0  => xr2_x1_13_sig,
      i1  => op1(6),
      q   => xr2_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_7_ins : on12_x1
   port map (
      i0  => xr2_x1_12_sig,
      i1  => not_aux30,
      q   => on12_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_7_ins : noa22_x1
   port map (
      i0  => on12_x1_7_sig,
      i1  => a3_x2_10_sig,
      i2  => na2_x1_7_sig,
      nq  => noa22_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

i_6_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => noa22_x1_7_sig,
      q   => i(6),
      vdd => vdd,
      vss => vss
   );

na3_x1_8_ins : na3_x1
   port map (
      i0  => not_aux75,
      i1  => not_v_net_57,
      i2  => not_i(7),
      nq  => na3_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_8_ins : na2_x1
   port map (
      i0  => not_p_reset,
      i1  => na3_x1_8_sig,
      nq  => na2_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_22_ins : o2_x2
   port map (
      i0  => not_v_net_57,
      i1  => not_op(7),
      q   => o2_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_23_ins : o2_x2
   port map (
      i0  => not_dbusi(7),
      i1  => not_v_net_46,
      q   => o2_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_11_ins : a3_x2
   port map (
      i0  => o2_x2_23_sig,
      i1  => not_aux2,
      i2  => o2_x2_22_sig,
      q   => a3_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_56_ins : no2_x1
   port map (
      i0  => not_aux30,
      i1  => not_i(7),
      nq  => no2_x1_56_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_57_ins : no2_x1
   port map (
      i0  => not_v_net_30,
      i1  => not_op(7),
      nq  => no2_x1_57_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_58_ins : no2_x1
   port map (
      i0  => not_aux29,
      i1  => not_a(7),
      nq  => no2_x1_58_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_19_ins : no3_x1
   port map (
      i0  => no2_x1_58_sig,
      i1  => no2_x1_57_sig,
      i2  => no2_x1_56_sig,
      nq  => no3_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_9_ins : noa22_x1
   port map (
      i0  => not_v_net_100,
      i1  => not_aux73,
      i2  => no3_x1_19_sig,
      nq  => noa22_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_10_ins : a2_x2
   port map (
      i0  => not_op2(6),
      i1  => not_op1(6),
      q   => a2_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_ins : nao2o22_x1
   port map (
      i0  => a2_x2_10_sig,
      i1  => mbk_buf_not_rtlcarry_3(6),
      i2  => not_op1(6),
      i3  => not_op2(6),
      nq  => nao2o22_x1_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_59_ins : no2_x1
   port map (
      i0  => mbk_buf_not_v_net_23,
      i1  => not_op(7),
      nq  => no2_x1_59_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_60_ins : no2_x1
   port map (
      i0  => not_aux26,
      i1  => not_i(7),
      nq  => no2_x1_60_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_20_ins : no3_x1
   port map (
      i0  => no2_x1_60_sig,
      i1  => no2_x1_59_sig,
      i2  => v_net_122(0),
      nq  => no3_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_10_ins : noa22_x1
   port map (
      i0  => not_v_net_100,
      i1  => not_aux73,
      i2  => no3_x1_20_sig,
      nq  => noa22_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_15_ins : xr2_x1
   port map (
      i0  => noa22_x1_10_sig,
      i1  => nao2o22_x1_sig,
      q   => xr2_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_14_ins : xr2_x1
   port map (
      i0  => xr2_x1_15_sig,
      i1  => noa22_x1_9_sig,
      q   => xr2_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_8_ins : on12_x1
   port map (
      i0  => xr2_x1_14_sig,
      i1  => not_aux30,
      q   => on12_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_8_ins : noa22_x1
   port map (
      i0  => on12_x1_8_sig,
      i1  => a3_x2_11_sig,
      i2  => na2_x1_8_sig,
      nq  => noa22_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

i_7_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => noa22_x1_8_sig,
      q   => i(7),
      vdd => vdd,
      vss => vss
   );

na3_x1_9_ins : na3_x1
   port map (
      i0  => not_v_net_18,
      i1  => not_aux87,
      i2  => not_a(0),
      nq  => na3_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_9_ins : na2_x1
   port map (
      i0  => not_p_reset,
      i1  => na3_x1_9_sig,
      nq  => na2_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_24_ins : o2_x2
   port map (
      i0  => not_v_net_59,
      i1  => not_op(0),
      q   => o2_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_ins : ao22_x2
   port map (
      i0  => not_aux31,
      i1  => not_dbusi(0),
      i2  => not_aux15,
      q   => ao22_x2_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_25_ins : o2_x2
   port map (
      i0  => not_v_net_80,
      i1  => not_a(1),
      q   => o2_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_26_ins : o2_x2
   port map (
      i0  => not_v_net_76,
      i1  => not_a(1),
      q   => o2_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_7_ins : a4_x2
   port map (
      i0  => o2_x2_26_sig,
      i1  => o2_x2_25_sig,
      i2  => ao22_x2_sig,
      i3  => o2_x2_24_sig,
      q   => a4_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_ins : nxr2_x1
   port map (
      i0  => a(0),
      i1  => i(0),
      nq  => nxr2_x1_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_61_ins : no2_x1
   port map (
      i0  => not_v_net_67,
      i1  => nxr2_x1_sig,
      nq  => no2_x1_61_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_2_ins : nxr2_x1
   port map (
      i0  => op(0),
      i1  => a(0),
      nq  => nxr2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_62_ins : no2_x1
   port map (
      i0  => not_v_net_16,
      i1  => nxr2_x1_2_sig,
      nq  => no2_x1_62_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_21_ins : no3_x1
   port map (
      i0  => not_a(0),
      i1  => not_v_net_69,
      i2  => not_i(0),
      nq  => no3_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_22_ins : no3_x1
   port map (
      i0  => not_op(0),
      i1  => not_v_net_18,
      i2  => not_a(0),
      nq  => no3_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_3_ins : no4_x1
   port map (
      i0  => no3_x1_22_sig,
      i1  => no3_x1_21_sig,
      i2  => no2_x1_62_sig,
      i3  => no2_x1_61_sig,
      nq  => no4_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_11_ins : a2_x2
   port map (
      i0  => no4_x1_3_sig,
      i1  => a4_x2_7_sig,
      q   => a2_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_16_ins : xr2_x1
   port map (
      i0  => mbk_buf_op2(0),
      i1  => mbk_buf_op1(0),
      q   => xr2_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_9_ins : on12_x1
   port map (
      i0  => xr2_x1_16_sig,
      i1  => not_aux29,
      q   => on12_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_11_ins : noa22_x1
   port map (
      i0  => on12_x1_9_sig,
      i1  => a2_x2_11_sig,
      i2  => na2_x1_9_sig,
      nq  => noa22_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

a_0_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => noa22_x1_11_sig,
      q   => a(0),
      vdd => vdd,
      vss => vss
   );

na3_x1_10_ins : na3_x1
   port map (
      i0  => not_v_net_18,
      i1  => not_aux87,
      i2  => not_a(1),
      nq  => na3_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_10_ins : na2_x1
   port map (
      i0  => not_p_reset,
      i1  => na3_x1_10_sig,
      nq  => na2_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_2_ins : nao2o22_x1
   port map (
      i0  => not_a(0),
      i1  => not_v_net_78,
      i2  => not_aux31,
      i3  => not_dbusi(1),
      nq  => nao2o22_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_3_ins : nxr2_x1
   port map (
      i0  => a(1),
      i1  => i(1),
      nq  => nxr2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_63_ins : no2_x1
   port map (
      i0  => not_v_net_67,
      i1  => nxr2_x1_3_sig,
      nq  => no2_x1_63_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_23_ins : no3_x1
   port map (
      i0  => not_a(1),
      i1  => not_v_net_69,
      i2  => not_i(1),
      nq  => no3_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_24_ins : no3_x1
   port map (
      i0  => not_op(1),
      i1  => not_v_net_18,
      i2  => not_a(1),
      nq  => no3_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_4_ins : no4_x1
   port map (
      i0  => no3_x1_24_sig,
      i1  => no3_x1_23_sig,
      i2  => no2_x1_63_sig,
      i3  => nao2o22_x1_2_sig,
      nq  => no4_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_27_ins : o2_x2
   port map (
      i0  => not_v_net_80,
      i1  => not_a(2),
      q   => o2_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_28_ins : o2_x2
   port map (
      i0  => not_v_net_76,
      i1  => not_a(2),
      q   => o2_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_29_ins : o2_x2
   port map (
      i0  => not_v_net_59,
      i1  => not_op(1),
      q   => o2_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_8_ins : a4_x2
   port map (
      i0  => o2_x2_29_sig,
      i1  => o2_x2_28_sig,
      i2  => not_aux15,
      i3  => o2_x2_27_sig,
      q   => a4_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_17_ins : xr2_x1
   port map (
      i0  => op(1),
      i1  => a(1),
      q   => xr2_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_10_ins : on12_x1
   port map (
      i0  => xr2_x1_17_sig,
      i1  => not_v_net_16,
      q   => on12_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_12_ins : a3_x2
   port map (
      i0  => on12_x1_10_sig,
      i1  => a4_x2_8_sig,
      i2  => no4_x1_4_sig,
      q   => a3_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_19_ins : xr2_x1
   port map (
      i0  => mbk_buf_op2(1),
      i1  => mbk_buf_rtlcarry_3(1),
      q   => xr2_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_18_ins : xr2_x1
   port map (
      i0  => xr2_x1_19_sig,
      i1  => mbk_buf_op1(1),
      q   => xr2_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_11_ins : on12_x1
   port map (
      i0  => xr2_x1_18_sig,
      i1  => not_aux29,
      q   => on12_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_12_ins : noa22_x1
   port map (
      i0  => on12_x1_11_sig,
      i1  => a3_x2_12_sig,
      i2  => na2_x1_10_sig,
      nq  => noa22_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

a_1_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => noa22_x1_12_sig,
      q   => a(1),
      vdd => vdd,
      vss => vss
   );

na3_x1_11_ins : na3_x1
   port map (
      i0  => not_v_net_18,
      i1  => not_aux87,
      i2  => not_a(2),
      nq  => na3_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_11_ins : na2_x1
   port map (
      i0  => not_p_reset,
      i1  => na3_x1_11_sig,
      nq  => na2_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_ins : nao22_x1
   port map (
      i0  => not_aux31,
      i1  => not_dbusi(2),
      i2  => not_aux15,
      nq  => nao22_x1_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_64_ins : no2_x1
   port map (
      i0  => not_v_net_78,
      i1  => not_a(1),
      nq  => no2_x1_64_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_65_ins : no2_x1
   port map (
      i0  => not_v_net_76,
      i1  => not_a(3),
      nq  => no2_x1_65_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_66_ins : no2_x1
   port map (
      i0  => not_v_net_80,
      i1  => not_a(3),
      nq  => no2_x1_66_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_5_ins : no4_x1
   port map (
      i0  => no2_x1_66_sig,
      i1  => no2_x1_65_sig,
      i2  => no2_x1_64_sig,
      i3  => nao22_x1_sig,
      nq  => no4_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_20_ins : xr2_x1
   port map (
      i0  => op(2),
      i1  => a(2),
      q   => xr2_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_12_ins : on12_x1
   port map (
      i0  => xr2_x1_20_sig,
      i1  => not_v_net_16,
      q   => on12_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_21_ins : xr2_x1
   port map (
      i0  => a(2),
      i1  => i(2),
      q   => xr2_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_13_ins : on12_x1
   port map (
      i0  => xr2_x1_21_sig,
      i1  => not_v_net_67,
      q   => on12_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_67_ins : no2_x1
   port map (
      i0  => not_v_net_59,
      i1  => not_op(2),
      nq  => no2_x1_67_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_26_ins : no3_x1
   port map (
      i0  => not_op(2),
      i1  => not_v_net_18,
      i2  => not_a(2),
      nq  => no3_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_27_ins : no3_x1
   port map (
      i0  => not_a(2),
      i1  => not_v_net_69,
      i2  => not_i(2),
      nq  => no3_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_25_ins : no3_x1
   port map (
      i0  => no3_x1_27_sig,
      i1  => no3_x1_26_sig,
      i2  => no2_x1_67_sig,
      nq  => no3_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_9_ins : a4_x2
   port map (
      i0  => no3_x1_25_sig,
      i1  => on12_x1_13_sig,
      i2  => on12_x1_12_sig,
      i3  => no4_x1_5_sig,
      q   => a4_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_23_ins : xr2_x1
   port map (
      i0  => op2(2),
      i1  => mbk_buf_rtlcarry_3(2),
      q   => xr2_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_22_ins : xr2_x1
   port map (
      i0  => xr2_x1_23_sig,
      i1  => op1(2),
      q   => xr2_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_14_ins : on12_x1
   port map (
      i0  => xr2_x1_22_sig,
      i1  => not_aux29,
      q   => on12_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_13_ins : noa22_x1
   port map (
      i0  => on12_x1_14_sig,
      i1  => a4_x2_9_sig,
      i2  => na2_x1_11_sig,
      nq  => noa22_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

a_2_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => noa22_x1_13_sig,
      q   => a(2),
      vdd => vdd,
      vss => vss
   );

na3_x1_12_ins : na3_x1
   port map (
      i0  => not_v_net_18,
      i1  => not_aux87,
      i2  => not_a(3),
      nq  => na3_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_12_ins : na2_x1
   port map (
      i0  => not_p_reset,
      i1  => na3_x1_12_sig,
      nq  => na2_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_2_ins : nao22_x1
   port map (
      i0  => not_aux31,
      i1  => not_dbusi(3),
      i2  => not_aux15,
      nq  => nao22_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_68_ins : no2_x1
   port map (
      i0  => not_v_net_78,
      i1  => not_a(2),
      nq  => no2_x1_68_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_69_ins : no2_x1
   port map (
      i0  => not_v_net_76,
      i1  => not_a(4),
      nq  => no2_x1_69_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_70_ins : no2_x1
   port map (
      i0  => not_v_net_80,
      i1  => not_a(4),
      nq  => no2_x1_70_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_6_ins : no4_x1
   port map (
      i0  => no2_x1_70_sig,
      i1  => no2_x1_69_sig,
      i2  => no2_x1_68_sig,
      i3  => nao22_x1_2_sig,
      nq  => no4_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_24_ins : xr2_x1
   port map (
      i0  => op(3),
      i1  => a(3),
      q   => xr2_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_15_ins : on12_x1
   port map (
      i0  => xr2_x1_24_sig,
      i1  => not_v_net_16,
      q   => on12_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_25_ins : xr2_x1
   port map (
      i0  => a(3),
      i1  => i(3),
      q   => xr2_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_16_ins : on12_x1
   port map (
      i0  => xr2_x1_25_sig,
      i1  => not_v_net_67,
      q   => on12_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_71_ins : no2_x1
   port map (
      i0  => not_v_net_59,
      i1  => not_op(3),
      nq  => no2_x1_71_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_29_ins : no3_x1
   port map (
      i0  => not_op(3),
      i1  => not_v_net_18,
      i2  => not_a(3),
      nq  => no3_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_30_ins : no3_x1
   port map (
      i0  => not_a(3),
      i1  => not_v_net_69,
      i2  => not_i(3),
      nq  => no3_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_28_ins : no3_x1
   port map (
      i0  => no3_x1_30_sig,
      i1  => no3_x1_29_sig,
      i2  => no2_x1_71_sig,
      nq  => no3_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_10_ins : a4_x2
   port map (
      i0  => no3_x1_28_sig,
      i1  => on12_x1_16_sig,
      i2  => on12_x1_15_sig,
      i3  => no4_x1_6_sig,
      q   => a4_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_27_ins : xr2_x1
   port map (
      i0  => op2(3),
      i1  => mbk_buf_rtlcarry_3(3),
      q   => xr2_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_26_ins : xr2_x1
   port map (
      i0  => xr2_x1_27_sig,
      i1  => op1(3),
      q   => xr2_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_17_ins : on12_x1
   port map (
      i0  => xr2_x1_26_sig,
      i1  => not_aux29,
      q   => on12_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_14_ins : noa22_x1
   port map (
      i0  => on12_x1_17_sig,
      i1  => a4_x2_10_sig,
      i2  => na2_x1_12_sig,
      nq  => noa22_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

a_3_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => noa22_x1_14_sig,
      q   => a(3),
      vdd => vdd,
      vss => vss
   );

na3_x1_13_ins : na3_x1
   port map (
      i0  => not_v_net_18,
      i1  => not_aux87,
      i2  => not_a(4),
      nq  => na3_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_13_ins : na2_x1
   port map (
      i0  => not_p_reset,
      i1  => na3_x1_13_sig,
      nq  => na2_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_31_ins : no3_x1
   port map (
      i0  => not_op(4),
      i1  => not_v_net_18,
      i2  => not_a(4),
      nq  => no3_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_4_ins : nxr2_x1
   port map (
      i0  => a(4),
      i1  => i(4),
      nq  => nxr2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_72_ins : no2_x1
   port map (
      i0  => not_v_net_67,
      i1  => nxr2_x1_4_sig,
      nq  => no2_x1_72_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_73_ins : no2_x1
   port map (
      i0  => not_v_net_59,
      i1  => not_op(4),
      nq  => no2_x1_73_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_32_ins : no3_x1
   port map (
      i0  => not_a(4),
      i1  => not_v_net_69,
      i2  => not_i(4),
      nq  => no3_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_7_ins : no4_x1
   port map (
      i0  => no3_x1_32_sig,
      i1  => no2_x1_73_sig,
      i2  => no2_x1_72_sig,
      i3  => no3_x1_31_sig,
      nq  => no4_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_3_ins : nao22_x1
   port map (
      i0  => not_aux31,
      i1  => not_dbusi(4),
      i2  => not_aux15,
      nq  => nao22_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_74_ins : no2_x1
   port map (
      i0  => not_v_net_78,
      i1  => not_a(3),
      nq  => no2_x1_74_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_75_ins : no2_x1
   port map (
      i0  => not_v_net_76,
      i1  => not_a(5),
      nq  => no2_x1_75_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_76_ins : no2_x1
   port map (
      i0  => not_v_net_80,
      i1  => not_a(5),
      nq  => no2_x1_76_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_8_ins : no4_x1
   port map (
      i0  => no2_x1_76_sig,
      i1  => no2_x1_75_sig,
      i2  => no2_x1_74_sig,
      i3  => nao22_x1_3_sig,
      nq  => no4_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_28_ins : xr2_x1
   port map (
      i0  => op(4),
      i1  => a(4),
      q   => xr2_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_18_ins : on12_x1
   port map (
      i0  => xr2_x1_28_sig,
      i1  => not_v_net_16,
      q   => on12_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_13_ins : a3_x2
   port map (
      i0  => on12_x1_18_sig,
      i1  => no4_x1_8_sig,
      i2  => no4_x1_7_sig,
      q   => a3_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_30_ins : xr2_x1
   port map (
      i0  => op2(4),
      i1  => mbk_buf_rtlcarry_3(4),
      q   => xr2_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_29_ins : xr2_x1
   port map (
      i0  => xr2_x1_30_sig,
      i1  => op1(4),
      q   => xr2_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_19_ins : on12_x1
   port map (
      i0  => xr2_x1_29_sig,
      i1  => not_aux29,
      q   => on12_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_15_ins : noa22_x1
   port map (
      i0  => on12_x1_19_sig,
      i1  => a3_x2_13_sig,
      i2  => na2_x1_13_sig,
      nq  => noa22_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

a_4_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => noa22_x1_15_sig,
      q   => a(4),
      vdd => vdd,
      vss => vss
   );

na3_x1_14_ins : na3_x1
   port map (
      i0  => not_v_net_18,
      i1  => not_aux87,
      i2  => not_a(5),
      nq  => na3_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_14_ins : na2_x1
   port map (
      i0  => not_p_reset,
      i1  => na3_x1_14_sig,
      nq  => na2_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_4_ins : nao22_x1
   port map (
      i0  => not_aux31,
      i1  => not_dbusi(5),
      i2  => not_aux15,
      nq  => nao22_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_77_ins : no2_x1
   port map (
      i0  => not_v_net_76,
      i1  => not_a(6),
      nq  => no2_x1_77_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_78_ins : no2_x1
   port map (
      i0  => not_v_net_78,
      i1  => not_a(4),
      nq  => no2_x1_78_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_79_ins : no2_x1
   port map (
      i0  => not_v_net_80,
      i1  => not_a(6),
      nq  => no2_x1_79_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_9_ins : no4_x1
   port map (
      i0  => no2_x1_79_sig,
      i1  => no2_x1_78_sig,
      i2  => no2_x1_77_sig,
      i3  => nao22_x1_4_sig,
      nq  => no4_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_31_ins : xr2_x1
   port map (
      i0  => op(5),
      i1  => a(5),
      q   => xr2_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_20_ins : on12_x1
   port map (
      i0  => xr2_x1_31_sig,
      i1  => not_v_net_16,
      q   => on12_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_32_ins : xr2_x1
   port map (
      i0  => a(5),
      i1  => i(5),
      q   => xr2_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_21_ins : on12_x1
   port map (
      i0  => xr2_x1_32_sig,
      i1  => not_v_net_67,
      q   => on12_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_80_ins : no2_x1
   port map (
      i0  => not_v_net_59,
      i1  => not_op(5),
      nq  => no2_x1_80_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_34_ins : no3_x1
   port map (
      i0  => not_op(5),
      i1  => not_v_net_18,
      i2  => not_a(5),
      nq  => no3_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_35_ins : no3_x1
   port map (
      i0  => not_a(5),
      i1  => not_v_net_69,
      i2  => not_i(5),
      nq  => no3_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_33_ins : no3_x1
   port map (
      i0  => no3_x1_35_sig,
      i1  => no3_x1_34_sig,
      i2  => no2_x1_80_sig,
      nq  => no3_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_11_ins : a4_x2
   port map (
      i0  => no3_x1_33_sig,
      i1  => on12_x1_21_sig,
      i2  => on12_x1_20_sig,
      i3  => no4_x1_9_sig,
      q   => a4_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_34_ins : xr2_x1
   port map (
      i0  => op2(5),
      i1  => mbk_buf_rtlcarry_3(5),
      q   => xr2_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_33_ins : xr2_x1
   port map (
      i0  => xr2_x1_34_sig,
      i1  => op1(5),
      q   => xr2_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_22_ins : on12_x1
   port map (
      i0  => xr2_x1_33_sig,
      i1  => not_aux29,
      q   => on12_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_16_ins : noa22_x1
   port map (
      i0  => on12_x1_22_sig,
      i1  => a4_x2_11_sig,
      i2  => na2_x1_14_sig,
      nq  => noa22_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

a_5_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => noa22_x1_16_sig,
      q   => a(5),
      vdd => vdd,
      vss => vss
   );

na3_x1_15_ins : na3_x1
   port map (
      i0  => not_v_net_18,
      i1  => not_aux87,
      i2  => not_a(6),
      nq  => na3_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_15_ins : na2_x1
   port map (
      i0  => not_p_reset,
      i1  => na3_x1_15_sig,
      nq  => na2_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_30_ins : o2_x2
   port map (
      i0  => not_v_net_59,
      i1  => not_op(6),
      q   => o2_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_31_ins : o2_x2
   port map (
      i0  => not_v_net_78,
      i1  => not_a(5),
      q   => o2_x2_31_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_32_ins : o2_x2
   port map (
      i0  => not_dbusi(6),
      i1  => not_aux31,
      q   => o2_x2_32_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_14_ins : a3_x2
   port map (
      i0  => not_v_net_107(6),
      i1  => not_aux15,
      i2  => o2_x2_32_sig,
      q   => a3_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_33_ins : o2_x2
   port map (
      i0  => not_v_net_80,
      i1  => not_a(7),
      q   => o2_x2_33_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_12_ins : a4_x2
   port map (
      i0  => o2_x2_33_sig,
      i1  => a3_x2_14_sig,
      i2  => o2_x2_31_sig,
      i3  => o2_x2_30_sig,
      q   => a4_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_5_ins : nxr2_x1
   port map (
      i0  => a(6),
      i1  => i(6),
      nq  => nxr2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_81_ins : no2_x1
   port map (
      i0  => not_v_net_67,
      i1  => nxr2_x1_5_sig,
      nq  => no2_x1_81_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_6_ins : nxr2_x1
   port map (
      i0  => op(6),
      i1  => a(6),
      nq  => nxr2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_82_ins : no2_x1
   port map (
      i0  => not_v_net_16,
      i1  => nxr2_x1_6_sig,
      nq  => no2_x1_82_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_36_ins : no3_x1
   port map (
      i0  => not_a(6),
      i1  => not_v_net_69,
      i2  => not_i(6),
      nq  => no3_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_37_ins : no3_x1
   port map (
      i0  => not_op(6),
      i1  => not_v_net_18,
      i2  => not_a(6),
      nq  => no3_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_10_ins : no4_x1
   port map (
      i0  => no3_x1_37_sig,
      i1  => no3_x1_36_sig,
      i2  => no2_x1_82_sig,
      i3  => no2_x1_81_sig,
      nq  => no4_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_12_ins : a2_x2
   port map (
      i0  => no4_x1_10_sig,
      i1  => a4_x2_12_sig,
      q   => a2_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_36_ins : xr2_x1
   port map (
      i0  => op2(6),
      i1  => mbk_buf_rtlcarry_3(6),
      q   => xr2_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_35_ins : xr2_x1
   port map (
      i0  => xr2_x1_36_sig,
      i1  => op1(6),
      q   => xr2_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_23_ins : on12_x1
   port map (
      i0  => xr2_x1_35_sig,
      i1  => not_aux29,
      q   => on12_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_17_ins : noa22_x1
   port map (
      i0  => on12_x1_23_sig,
      i1  => a2_x2_12_sig,
      i2  => na2_x1_15_sig,
      nq  => noa22_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

a_6_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => noa22_x1_17_sig,
      q   => a(6),
      vdd => vdd,
      vss => vss
   );

na3_x1_16_ins : na3_x1
   port map (
      i0  => not_v_net_18,
      i1  => not_aux87,
      i2  => not_a(7),
      nq  => na3_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_16_ins : na2_x1
   port map (
      i0  => not_p_reset,
      i1  => na3_x1_16_sig,
      nq  => na2_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_37_ins : xr2_x1
   port map (
      i0  => op(7),
      i1  => a(7),
      q   => xr2_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_24_ins : on12_x1
   port map (
      i0  => xr2_x1_37_sig,
      i1  => not_v_net_16,
      q   => on12_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_38_ins : xr2_x1
   port map (
      i0  => a(7),
      i1  => i(7),
      q   => xr2_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_25_ins : on12_x1
   port map (
      i0  => xr2_x1_38_sig,
      i1  => not_v_net_67,
      q   => on12_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_ins : o3_x2
   port map (
      i0  => not_a(7),
      i1  => not_v_net_18,
      i2  => not_op(7),
      q   => o3_x2_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_83_ins : no2_x1
   port map (
      i0  => not_v_net_59,
      i1  => not_op(7),
      nq  => no2_x1_83_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_38_ins : no3_x1
   port map (
      i0  => not_a(7),
      i1  => not_v_net_69,
      i2  => not_i(7),
      nq  => no3_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_34_ins : o2_x2
   port map (
      i0  => not_dbusi(7),
      i1  => not_aux31,
      q   => o2_x2_34_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_17_ins : na3_x1
   port map (
      i0  => not_v_net_107(6),
      i1  => not_aux15,
      i2  => o2_x2_34_sig,
      nq  => na3_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_84_ins : no2_x1
   port map (
      i0  => not_v_net_78,
      i1  => not_a(6),
      nq  => no2_x1_84_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_11_ins : no4_x1
   port map (
      i0  => no2_x1_84_sig,
      i1  => na3_x1_17_sig,
      i2  => no3_x1_38_sig,
      i3  => no2_x1_83_sig,
      nq  => no4_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_13_ins : a4_x2
   port map (
      i0  => no4_x1_11_sig,
      i1  => o3_x2_sig,
      i2  => on12_x1_25_sig,
      i3  => on12_x1_24_sig,
      q   => a4_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_85_ins : no2_x1
   port map (
      i0  => not_aux30,
      i1  => not_i(7),
      nq  => no2_x1_85_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_86_ins : no2_x1
   port map (
      i0  => not_v_net_30,
      i1  => not_op(7),
      nq  => no2_x1_86_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_87_ins : no2_x1
   port map (
      i0  => not_aux29,
      i1  => not_a(7),
      nq  => no2_x1_87_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_39_ins : no3_x1
   port map (
      i0  => no2_x1_87_sig,
      i1  => no2_x1_86_sig,
      i2  => no2_x1_85_sig,
      nq  => no3_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_19_ins : noa22_x1
   port map (
      i0  => not_v_net_100,
      i1  => not_aux73,
      i2  => no3_x1_39_sig,
      nq  => noa22_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_13_ins : a2_x2
   port map (
      i0  => not_op2(6),
      i1  => not_op1(6),
      q   => a2_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_3_ins : nao2o22_x1
   port map (
      i0  => a2_x2_13_sig,
      i1  => mbk_buf_not_rtlcarry_3(6),
      i2  => not_op1(6),
      i3  => not_op2(6),
      nq  => nao2o22_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_88_ins : no2_x1
   port map (
      i0  => mbk_buf_not_v_net_23,
      i1  => not_op(7),
      nq  => no2_x1_88_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_89_ins : no2_x1
   port map (
      i0  => not_aux26,
      i1  => not_i(7),
      nq  => no2_x1_89_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_40_ins : no3_x1
   port map (
      i0  => no2_x1_89_sig,
      i1  => no2_x1_88_sig,
      i2  => v_net_122(0),
      nq  => no3_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_20_ins : noa22_x1
   port map (
      i0  => not_v_net_100,
      i1  => not_aux73,
      i2  => no3_x1_40_sig,
      nq  => noa22_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_40_ins : xr2_x1
   port map (
      i0  => noa22_x1_20_sig,
      i1  => nao2o22_x1_3_sig,
      q   => xr2_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_39_ins : xr2_x1
   port map (
      i0  => xr2_x1_40_sig,
      i1  => noa22_x1_19_sig,
      q   => xr2_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_26_ins : on12_x1
   port map (
      i0  => xr2_x1_39_sig,
      i1  => not_aux29,
      q   => on12_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_18_ins : noa22_x1
   port map (
      i0  => on12_x1_26_sig,
      i1  => a4_x2_13_sig,
      i2  => na2_x1_16_sig,
      nq  => noa22_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

a_7_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => noa22_x1_18_sig,
      q   => a(7),
      vdd => vdd,
      vss => vss
   );

o2_x2_35_ins : o2_x2
   port map (
      i0  => not_v_net_4,
      i1  => count(0),
      q   => o2_x2_35_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_17_ins : na2_x1
   port map (
      i0  => not_v_net_4,
      i1  => count(0),
      nq  => na2_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_18_ins : na3_x1
   port map (
      i0  => not_p_reset,
      i1  => na2_x1_17_sig,
      i2  => o2_x2_35_sig,
      nq  => na3_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

count_0_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => na3_x1_18_sig,
      q   => count(0),
      vdd => vdd,
      vss => vss
   );

noa22_x1_21_ins : noa22_x1
   port map (
      i0  => count(1),
      i1  => not_v_net_4,
      i2  => p_reset,
      nq  => noa22_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_41_ins : xr2_x1
   port map (
      i0  => count(0),
      i1  => count(1),
      q   => xr2_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_5_ins : nao22_x1
   port map (
      i0  => not_v_net_4,
      i1  => xr2_x1_41_sig,
      i2  => noa22_x1_21_sig,
      nq  => nao22_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

count_1_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => nao22_x1_5_sig,
      q   => count(1),
      vdd => vdd,
      vss => vss
   );

oa22_x2_6_ins : oa22_x2
   port map (
      i0  => count(2),
      i1  => not_v_net_4,
      i2  => p_reset,
      q   => oa22_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_7_ins : nxr2_x1
   port map (
      i0  => rtlcarry_0(2),
      i1  => count(2),
      nq  => nxr2_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_5_ins : oa22_x2
   port map (
      i0  => v_net_4,
      i1  => nxr2_x1_7_sig,
      i2  => oa22_x2_6_sig,
      q   => oa22_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

count_2_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => oa22_x2_5_sig,
      q   => count(2),
      vdd => vdd,
      vss => vss
   );

oa22_x2_8_ins : oa22_x2
   port map (
      i0  => count(3),
      i1  => not_v_net_4,
      i2  => p_reset,
      q   => oa22_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_8_ins : nxr2_x1
   port map (
      i0  => rtlcarry_0(3),
      i1  => count(3),
      nq  => nxr2_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_7_ins : oa22_x2
   port map (
      i0  => v_net_4,
      i1  => nxr2_x1_8_sig,
      i2  => oa22_x2_8_sig,
      q   => oa22_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

count_3_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => oa22_x2_7_sig,
      q   => count(3),
      vdd => vdd,
      vss => vss
   );

oa22_x2_10_ins : oa22_x2
   port map (
      i0  => count(4),
      i1  => not_v_net_4,
      i2  => p_reset,
      q   => oa22_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_9_ins : nxr2_x1
   port map (
      i0  => rtlcarry_0(4),
      i1  => count(4),
      nq  => nxr2_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_9_ins : oa22_x2
   port map (
      i0  => v_net_4,
      i1  => nxr2_x1_9_sig,
      i2  => oa22_x2_10_sig,
      q   => oa22_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

count_4_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => oa22_x2_9_sig,
      q   => count(4),
      vdd => vdd,
      vss => vss
   );

oa22_x2_12_ins : oa22_x2
   port map (
      i0  => count(5),
      i1  => not_v_net_4,
      i2  => p_reset,
      q   => oa22_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_10_ins : nxr2_x1
   port map (
      i0  => rtlcarry_0(5),
      i1  => count(5),
      nq  => nxr2_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_11_ins : oa22_x2
   port map (
      i0  => v_net_4,
      i1  => nxr2_x1_10_sig,
      i2  => oa22_x2_12_sig,
      q   => oa22_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

count_5_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => oa22_x2_11_sig,
      q   => count(5),
      vdd => vdd,
      vss => vss
   );

oa22_x2_14_ins : oa22_x2
   port map (
      i0  => count(6),
      i1  => not_v_net_4,
      i2  => p_reset,
      q   => oa22_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_11_ins : nxr2_x1
   port map (
      i0  => rtlcarry_0(6),
      i1  => count(6),
      nq  => nxr2_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_13_ins : oa22_x2
   port map (
      i0  => v_net_4,
      i1  => nxr2_x1_11_sig,
      i2  => oa22_x2_14_sig,
      q   => oa22_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

count_6_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => oa22_x2_13_sig,
      q   => count(6),
      vdd => vdd,
      vss => vss
   );

oa22_x2_16_ins : oa22_x2
   port map (
      i0  => count(7),
      i1  => not_v_net_4,
      i2  => p_reset,
      q   => oa22_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_36_ins : o2_x2
   port map (
      i0  => count(6),
      i1  => rtlcarry_0(6),
      q   => o2_x2_36_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_12_ins : nxr2_x1
   port map (
      i0  => o2_x2_36_sig,
      i1  => count(7),
      nq  => nxr2_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_15_ins : oa22_x2
   port map (
      i0  => nxr2_x1_12_sig,
      i1  => v_net_4,
      i2  => oa22_x2_16_sig,
      q   => oa22_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

count_7_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => oa22_x2_15_sig,
      q   => count(7),
      vdd => vdd,
      vss => vss
   );

op_0_ins : sff2_x4
   port map (
      ck  => m_clock,
      cmd => not_v_net_12,
      i0  => dbusi(0),
      i1  => op(0),
      q   => op(0),
      vdd => vdd,
      vss => vss
   );

op_1_ins : sff2_x4
   port map (
      ck  => m_clock,
      cmd => not_v_net_12,
      i0  => dbusi(1),
      i1  => op(1),
      q   => op(1),
      vdd => vdd,
      vss => vss
   );

op_2_ins : sff2_x4
   port map (
      ck  => m_clock,
      cmd => not_v_net_12,
      i0  => dbusi(2),
      i1  => op(2),
      q   => op(2),
      vdd => vdd,
      vss => vss
   );

op_3_ins : sff2_x4
   port map (
      ck  => m_clock,
      cmd => not_v_net_12,
      i0  => dbusi(3),
      i1  => op(3),
      q   => op(3),
      vdd => vdd,
      vss => vss
   );

op_4_ins : sff2_x4
   port map (
      ck  => m_clock,
      cmd => not_v_net_12,
      i0  => dbusi(4),
      i1  => op(4),
      q   => op(4),
      vdd => vdd,
      vss => vss
   );

op_5_ins : sff2_x4
   port map (
      ck  => m_clock,
      cmd => not_v_net_12,
      i0  => dbusi(5),
      i1  => op(5),
      q   => op(5),
      vdd => vdd,
      vss => vss
   );

op_6_ins : sff2_x4
   port map (
      ck  => m_clock,
      cmd => not_v_net_12,
      i0  => dbusi(6),
      i1  => op(6),
      q   => op(6),
      vdd => vdd,
      vss => vss
   );

op_7_ins : sff2_x4
   port map (
      ck  => m_clock,
      cmd => not_v_net_12,
      i0  => dbusi(7),
      i1  => op(7),
      q   => op(7),
      vdd => vdd,
      vss => vss
   );

na3_x1_19_ins : na3_x1
   port map (
      i0  => not_p_reset,
      i1  => ins(0),
      i2  => not_ifetch,
      nq  => na3_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_6_ins : nao22_x1
   port map (
      i0  => not_aux88,
      i1  => not_dbusi(0),
      i2  => na3_x1_19_sig,
      nq  => nao22_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

ins_0_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => nao22_x1_6_sig,
      q   => ins(0),
      vdd => vdd,
      vss => vss
   );

na3_x1_20_ins : na3_x1
   port map (
      i0  => not_p_reset,
      i1  => ins(1),
      i2  => not_ifetch,
      nq  => na3_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_7_ins : nao22_x1
   port map (
      i0  => not_aux88,
      i1  => not_dbusi(1),
      i2  => na3_x1_20_sig,
      nq  => nao22_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

ins_1_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => nao22_x1_7_sig,
      q   => ins(1),
      vdd => vdd,
      vss => vss
   );

na3_x1_21_ins : na3_x1
   port map (
      i0  => not_p_reset,
      i1  => ins(2),
      i2  => not_ifetch,
      nq  => na3_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_8_ins : nao22_x1
   port map (
      i0  => not_aux88,
      i1  => not_dbusi(2),
      i2  => na3_x1_21_sig,
      nq  => nao22_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

ins_2_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => nao22_x1_8_sig,
      q   => ins(2),
      vdd => vdd,
      vss => vss
   );

na3_x1_22_ins : na3_x1
   port map (
      i0  => not_p_reset,
      i1  => ins(3),
      i2  => not_ifetch,
      nq  => na3_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_9_ins : nao22_x1
   port map (
      i0  => not_aux88,
      i1  => not_dbusi(3),
      i2  => na3_x1_22_sig,
      nq  => nao22_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

ins_3_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => nao22_x1_9_sig,
      q   => ins(3),
      vdd => vdd,
      vss => vss
   );

na3_x1_23_ins : na3_x1
   port map (
      i0  => not_p_reset,
      i1  => ins(4),
      i2  => not_ifetch,
      nq  => na3_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_10_ins : nao22_x1
   port map (
      i0  => not_aux88,
      i1  => not_dbusi(4),
      i2  => na3_x1_23_sig,
      nq  => nao22_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

ins_4_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => nao22_x1_10_sig,
      q   => ins(4),
      vdd => vdd,
      vss => vss
   );

na3_x1_24_ins : na3_x1
   port map (
      i0  => not_p_reset,
      i1  => ins(5),
      i2  => not_ifetch,
      nq  => na3_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_11_ins : nao22_x1
   port map (
      i0  => not_aux88,
      i1  => not_dbusi(5),
      i2  => na3_x1_24_sig,
      nq  => nao22_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

ins_5_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => nao22_x1_11_sig,
      q   => ins(5),
      vdd => vdd,
      vss => vss
   );

na3_x1_25_ins : na3_x1
   port map (
      i0  => not_p_reset,
      i1  => ins(6),
      i2  => not_ifetch,
      nq  => na3_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_12_ins : nao22_x1
   port map (
      i0  => not_aux88,
      i1  => not_dbusi(6),
      i2  => na3_x1_25_sig,
      nq  => nao22_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

ins_6_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => nao22_x1_12_sig,
      q   => ins(6),
      vdd => vdd,
      vss => vss
   );

na3_x1_26_ins : na3_x1
   port map (
      i0  => not_p_reset,
      i1  => ins(7),
      i2  => not_ifetch,
      nq  => na3_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_13_ins : nao22_x1
   port map (
      i0  => not_aux88,
      i1  => not_dbusi(7),
      i2  => na3_x1_26_sig,
      nq  => nao22_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

ins_7_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => nao22_x1_13_sig,
      q   => ins(7),
      vdd => vdd,
      vss => vss
   );

no2_x1_91_ins : no2_x1
   port map (
      i0  => not_v_net_62,
      i1  => not_op(0),
      nq  => no2_x1_91_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_92_ins : no2_x1
   port map (
      i0  => not_aux32,
      i1  => not_pc(0),
      nq  => no2_x1_92_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_93_ins : no2_x1
   port map (
      i0  => not_pcinc,
      i1  => pc(0),
      nq  => no2_x1_93_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_12_ins : no4_x1
   port map (
      i0  => no2_x1_93_sig,
      i1  => aux19,
      i2  => no2_x1_92_sig,
      i3  => no2_x1_91_sig,
      nq  => no4_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_27_ins : na3_x1
   port map (
      i0  => not_aux90,
      i1  => not_pc(0),
      i2  => not_exec,
      nq  => na3_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_18_ins : na2_x1
   port map (
      i0  => not_p_reset,
      i1  => na3_x1_27_sig,
      nq  => na2_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_90_ins : no2_x1
   port map (
      i0  => na2_x1_18_sig,
      i1  => no4_x1_12_sig,
      nq  => no2_x1_90_sig,
      vdd => vdd,
      vss => vss
   );

pc_0_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => no2_x1_90_sig,
      q   => pc(0),
      vdd => vdd,
      vss => vss
   );

no2_x1_95_ins : no2_x1
   port map (
      i0  => not_v_net_62,
      i1  => not_op(1),
      nq  => no2_x1_95_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_13_ins : nxr2_x1
   port map (
      i0  => pc(0),
      i1  => pc(1),
      nq  => nxr2_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_96_ins : no2_x1
   port map (
      i0  => not_pcinc,
      i1  => nxr2_x1_13_sig,
      nq  => no2_x1_96_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_97_ins : no2_x1
   port map (
      i0  => not_aux32,
      i1  => not_pc(1),
      nq  => no2_x1_97_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_13_ins : no4_x1
   port map (
      i0  => no2_x1_97_sig,
      i1  => aux19,
      i2  => no2_x1_96_sig,
      i3  => no2_x1_95_sig,
      nq  => no4_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_28_ins : na3_x1
   port map (
      i0  => not_aux90,
      i1  => not_pc(1),
      i2  => not_exec,
      nq  => na3_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_19_ins : na2_x1
   port map (
      i0  => not_p_reset,
      i1  => na3_x1_28_sig,
      nq  => na2_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_94_ins : no2_x1
   port map (
      i0  => na2_x1_19_sig,
      i1  => no4_x1_13_sig,
      nq  => no2_x1_94_sig,
      vdd => vdd,
      vss => vss
   );

pc_1_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => no2_x1_94_sig,
      q   => pc(1),
      vdd => vdd,
      vss => vss
   );

na3_x1_29_ins : na3_x1
   port map (
      i0  => not_aux90,
      i1  => not_pc(2),
      i2  => not_exec,
      nq  => na3_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_20_ins : na2_x1
   port map (
      i0  => not_p_reset,
      i1  => na3_x1_29_sig,
      nq  => na2_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_37_ins : o2_x2
   port map (
      i0  => not_v_net_62,
      i1  => not_op(2),
      q   => o2_x2_37_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_38_ins : o2_x2
   port map (
      i0  => not_aux32,
      i1  => not_pc(2),
      q   => o2_x2_38_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_15_ins : a3_x2
   port map (
      i0  => not_aux19,
      i1  => o2_x2_38_sig,
      i2  => o2_x2_37_sig,
      q   => a3_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_42_ins : xr2_x1
   port map (
      i0  => rtlcarry_2(2),
      i1  => pc(2),
      q   => xr2_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_27_ins : on12_x1
   port map (
      i0  => xr2_x1_42_sig,
      i1  => not_pcinc,
      q   => on12_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_22_ins : noa22_x1
   port map (
      i0  => on12_x1_27_sig,
      i1  => a3_x2_15_sig,
      i2  => na2_x1_20_sig,
      nq  => noa22_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

pc_2_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => noa22_x1_22_sig,
      q   => pc(2),
      vdd => vdd,
      vss => vss
   );

na3_x1_30_ins : na3_x1
   port map (
      i0  => not_aux90,
      i1  => not_pc(3),
      i2  => not_exec,
      nq  => na3_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_21_ins : na2_x1
   port map (
      i0  => not_p_reset,
      i1  => na3_x1_30_sig,
      nq  => na2_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_39_ins : o2_x2
   port map (
      i0  => not_v_net_62,
      i1  => not_op(3),
      q   => o2_x2_39_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_40_ins : o2_x2
   port map (
      i0  => not_aux32,
      i1  => not_pc(3),
      q   => o2_x2_40_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_16_ins : a3_x2
   port map (
      i0  => not_aux19,
      i1  => o2_x2_40_sig,
      i2  => o2_x2_39_sig,
      q   => a3_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_43_ins : xr2_x1
   port map (
      i0  => rtlcarry_2(3),
      i1  => pc(3),
      q   => xr2_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_28_ins : on12_x1
   port map (
      i0  => xr2_x1_43_sig,
      i1  => not_pcinc,
      q   => on12_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_23_ins : noa22_x1
   port map (
      i0  => on12_x1_28_sig,
      i1  => a3_x2_16_sig,
      i2  => na2_x1_21_sig,
      nq  => noa22_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

pc_3_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => noa22_x1_23_sig,
      q   => pc(3),
      vdd => vdd,
      vss => vss
   );

na3_x1_31_ins : na3_x1
   port map (
      i0  => not_aux90,
      i1  => not_pc(4),
      i2  => not_exec,
      nq  => na3_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_22_ins : na2_x1
   port map (
      i0  => not_p_reset,
      i1  => na3_x1_31_sig,
      nq  => na2_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_41_ins : o2_x2
   port map (
      i0  => not_v_net_62,
      i1  => not_op(4),
      q   => o2_x2_41_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_42_ins : o2_x2
   port map (
      i0  => not_aux32,
      i1  => not_pc(4),
      q   => o2_x2_42_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_17_ins : a3_x2
   port map (
      i0  => not_aux19,
      i1  => o2_x2_42_sig,
      i2  => o2_x2_41_sig,
      q   => a3_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_44_ins : xr2_x1
   port map (
      i0  => rtlcarry_2(4),
      i1  => pc(4),
      q   => xr2_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_29_ins : on12_x1
   port map (
      i0  => xr2_x1_44_sig,
      i1  => not_pcinc,
      q   => on12_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_24_ins : noa22_x1
   port map (
      i0  => on12_x1_29_sig,
      i1  => a3_x2_17_sig,
      i2  => na2_x1_22_sig,
      nq  => noa22_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

pc_4_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => noa22_x1_24_sig,
      q   => pc(4),
      vdd => vdd,
      vss => vss
   );

na3_x1_32_ins : na3_x1
   port map (
      i0  => not_aux90,
      i1  => not_pc(5),
      i2  => not_exec,
      nq  => na3_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_23_ins : na2_x1
   port map (
      i0  => not_p_reset,
      i1  => na3_x1_32_sig,
      nq  => na2_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_45_ins : xr2_x1
   port map (
      i0  => rtlcarry_2(5),
      i1  => pc(5),
      q   => xr2_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_30_ins : on12_x1
   port map (
      i0  => xr2_x1_45_sig,
      i1  => not_pcinc,
      q   => on12_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_43_ins : o2_x2
   port map (
      i0  => not_v_net_62,
      i1  => not_op(5),
      q   => o2_x2_43_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_44_ins : o2_x2
   port map (
      i0  => not_aux32,
      i1  => not_pc(5),
      q   => o2_x2_44_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_18_ins : a3_x2
   port map (
      i0  => not_aux19,
      i1  => o2_x2_44_sig,
      i2  => o2_x2_43_sig,
      q   => a3_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_25_ins : noa22_x1
   port map (
      i0  => a3_x2_18_sig,
      i1  => on12_x1_30_sig,
      i2  => na2_x1_23_sig,
      nq  => noa22_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

pc_5_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => noa22_x1_25_sig,
      q   => pc(5),
      vdd => vdd,
      vss => vss
   );

na3_x1_33_ins : na3_x1
   port map (
      i0  => not_aux90,
      i1  => not_pc(6),
      i2  => not_exec,
      nq  => na3_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_24_ins : na2_x1
   port map (
      i0  => not_p_reset,
      i1  => na3_x1_33_sig,
      nq  => na2_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_45_ins : o2_x2
   port map (
      i0  => not_v_net_62,
      i1  => not_op(6),
      q   => o2_x2_45_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_46_ins : o2_x2
   port map (
      i0  => not_aux32,
      i1  => not_pc(6),
      q   => o2_x2_46_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_19_ins : a3_x2
   port map (
      i0  => not_aux19,
      i1  => o2_x2_46_sig,
      i2  => o2_x2_45_sig,
      q   => a3_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_46_ins : xr2_x1
   port map (
      i0  => rtlcarry_2(6),
      i1  => pc(6),
      q   => xr2_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_31_ins : on12_x1
   port map (
      i0  => xr2_x1_46_sig,
      i1  => not_pcinc,
      q   => on12_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_26_ins : noa22_x1
   port map (
      i0  => on12_x1_31_sig,
      i1  => a3_x2_19_sig,
      i2  => na2_x1_24_sig,
      nq  => noa22_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

pc_6_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => noa22_x1_26_sig,
      q   => pc(6),
      vdd => vdd,
      vss => vss
   );

na3_x1_34_ins : na3_x1
   port map (
      i0  => not_aux90,
      i1  => not_pc(7),
      i2  => not_exec,
      nq  => na3_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_25_ins : na2_x1
   port map (
      i0  => not_p_reset,
      i1  => na3_x1_34_sig,
      nq  => na2_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_47_ins : o2_x2
   port map (
      i0  => not_v_net_62,
      i1  => not_op(7),
      q   => o2_x2_47_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_48_ins : o2_x2
   port map (
      i0  => not_aux32,
      i1  => not_pc(7),
      q   => o2_x2_48_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_20_ins : a3_x2
   port map (
      i0  => not_aux19,
      i1  => o2_x2_48_sig,
      i2  => o2_x2_47_sig,
      q   => a3_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_ins : an12_x1
   port map (
      i0  => not_pc(6),
      i1  => rtlcarry_2(6),
      q   => an12_x1_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_47_ins : xr2_x1
   port map (
      i0  => an12_x1_sig,
      i1  => pc(7),
      q   => xr2_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_32_ins : on12_x1
   port map (
      i0  => xr2_x1_47_sig,
      i1  => not_pcinc,
      q   => on12_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_27_ins : noa22_x1
   port map (
      i0  => on12_x1_32_sig,
      i1  => a3_x2_20_sig,
      i2  => na2_x1_25_sig,
      nq  => noa22_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

pc_7_ins : sff1_x4
   port map (
      ck  => m_clock,
      i   => noa22_x1_27_sig,
      q   => pc(7),
      vdd => vdd,
      vss => vss
   );

inv_x2_10_ins : inv_x2
   port map (
      i   => aux93,
      nq  => inv_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

dbuso_0_ins : nao2o22_x1
   port map (
      i0  => inv_x2_10_sig,
      i1  => not_a(0),
      i2  => not_v_net_34,
      i3  => not_i(0),
      nq  => dbuso(0),
      vdd => vdd,
      vss => vss
   );

inv_x2_11_ins : inv_x2
   port map (
      i   => aux93,
      nq  => inv_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

dbuso_1_ins : nao2o22_x1
   port map (
      i0  => inv_x2_11_sig,
      i1  => not_a(1),
      i2  => not_v_net_34,
      i3  => not_i(1),
      nq  => dbuso(1),
      vdd => vdd,
      vss => vss
   );

inv_x2_12_ins : inv_x2
   port map (
      i   => aux93,
      nq  => inv_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

dbuso_2_ins : nao2o22_x1
   port map (
      i0  => inv_x2_12_sig,
      i1  => not_a(2),
      i2  => not_v_net_34,
      i3  => not_i(2),
      nq  => dbuso(2),
      vdd => vdd,
      vss => vss
   );

inv_x2_13_ins : inv_x2
   port map (
      i   => aux93,
      nq  => inv_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

dbuso_3_ins : nao2o22_x1
   port map (
      i0  => inv_x2_13_sig,
      i1  => not_a(3),
      i2  => not_v_net_34,
      i3  => not_i(3),
      nq  => dbuso(3),
      vdd => vdd,
      vss => vss
   );

inv_x2_14_ins : inv_x2
   port map (
      i   => aux93,
      nq  => inv_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

dbuso_4_ins : nao2o22_x1
   port map (
      i0  => inv_x2_14_sig,
      i1  => not_a(4),
      i2  => not_v_net_34,
      i3  => not_i(4),
      nq  => dbuso(4),
      vdd => vdd,
      vss => vss
   );

inv_x2_15_ins : inv_x2
   port map (
      i   => aux93,
      nq  => inv_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

dbuso_5_ins : nao2o22_x1
   port map (
      i0  => inv_x2_15_sig,
      i1  => not_a(5),
      i2  => not_v_net_34,
      i3  => not_i(5),
      nq  => dbuso(5),
      vdd => vdd,
      vss => vss
   );

inv_x2_16_ins : inv_x2
   port map (
      i   => aux93,
      nq  => inv_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

dbuso_6_ins : nao2o22_x1
   port map (
      i0  => inv_x2_16_sig,
      i1  => not_a(6),
      i2  => not_v_net_34,
      i3  => not_i(6),
      nq  => dbuso(6),
      vdd => vdd,
      vss => vss
   );

inv_x2_17_ins : inv_x2
   port map (
      i   => aux93,
      nq  => inv_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

dbuso_7_ins : nao2o22_x1
   port map (
      i0  => inv_x2_17_sig,
      i1  => not_a(7),
      i2  => not_v_net_34,
      i3  => not_i(7),
      nq  => dbuso(7),
      vdd => vdd,
      vss => vss
   );

nxr2_x1_14_ins : nxr2_x1
   port map (
      i0  => op(0),
      i1  => i(0),
      nq  => nxr2_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_ins : ao2o22_x2
   port map (
      i0  => not_v_net_42,
      i1  => nxr2_x1_14_sig,
      i2  => not_op(0),
      i3  => not_aux91,
      q   => ao2o22_x2_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_14_ins : a2_x2
   port map (
      i0  => not_v_net_30,
      i1  => not_pc(0),
      q   => a2_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_2_ins : o3_x2
   port map (
      i0  => not_aux92,
      i1  => not_aux25,
      i2  => a2_x2_14_sig,
      q   => o3_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_15_ins : nxr2_x1
   port map (
      i0  => mbk_buf_op2(0),
      i1  => mbk_buf_op1(0),
      nq  => nxr2_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_15_ins : a2_x2
   port map (
      i0  => nxr2_x1_15_sig,
      i1  => v_net_30,
      q   => a2_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

adder_0_ins : nao22_x1
   port map (
      i0  => a2_x2_15_sig,
      i1  => o3_x2_2_sig,
      i2  => ao2o22_x2_sig,
      nq  => adder(0),
      vdd => vdd,
      vss => vss
   );

xr2_x1_48_ins : xr2_x1
   port map (
      i0  => rtlcarry_1(1),
      i1  => i(1),
      q   => xr2_x1_48_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_16_ins : nxr2_x1
   port map (
      i0  => xr2_x1_48_sig,
      i1  => op(1),
      nq  => nxr2_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_2_ins : ao2o22_x2
   port map (
      i0  => not_v_net_42,
      i1  => nxr2_x1_16_sig,
      i2  => not_op(1),
      i3  => not_aux91,
      q   => ao2o22_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_49_ins : o2_x2
   port map (
      i0  => not_aux92,
      i1  => not_aux25,
      q   => o2_x2_49_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_50_ins : xr2_x1
   port map (
      i0  => mbk_buf_op2(1),
      i1  => mbk_buf_rtlcarry_3(1),
      q   => xr2_x1_50_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_49_ins : xr2_x1
   port map (
      i0  => xr2_x1_50_sig,
      i1  => mbk_buf_op1(1),
      q   => xr2_x1_49_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_ins : nmx2_x1
   port map (
      cmd => v_net_30,
      i0  => pc(1),
      i1  => xr2_x1_49_sig,
      nq  => nmx2_x1_sig,
      vdd => vdd,
      vss => vss
   );

adder_1_ins : nao22_x1
   port map (
      i0  => nmx2_x1_sig,
      i1  => o2_x2_49_sig,
      i2  => ao2o22_x2_2_sig,
      nq  => adder(1),
      vdd => vdd,
      vss => vss
   );

xr2_x1_51_ins : xr2_x1
   port map (
      i0  => op(2),
      i1  => i(2),
      q   => xr2_x1_51_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_17_ins : nxr2_x1
   port map (
      i0  => rtlcarry_1(2),
      i1  => xr2_x1_51_sig,
      nq  => nxr2_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_3_ins : ao2o22_x2
   port map (
      i0  => not_v_net_42,
      i1  => nxr2_x1_17_sig,
      i2  => not_op(2),
      i3  => not_aux91,
      q   => ao2o22_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_50_ins : o2_x2
   port map (
      i0  => not_aux92,
      i1  => not_aux25,
      q   => o2_x2_50_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_53_ins : xr2_x1
   port map (
      i0  => op2(2),
      i1  => mbk_buf_rtlcarry_3(2),
      q   => xr2_x1_53_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_52_ins : xr2_x1
   port map (
      i0  => xr2_x1_53_sig,
      i1  => op1(2),
      q   => xr2_x1_52_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_2_ins : nmx2_x1
   port map (
      cmd => v_net_30,
      i0  => pc(2),
      i1  => xr2_x1_52_sig,
      nq  => nmx2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

adder_2_ins : nao22_x1
   port map (
      i0  => nmx2_x1_2_sig,
      i1  => o2_x2_50_sig,
      i2  => ao2o22_x2_3_sig,
      nq  => adder(2),
      vdd => vdd,
      vss => vss
   );

xr2_x1_54_ins : xr2_x1
   port map (
      i0  => op(3),
      i1  => i(3),
      q   => xr2_x1_54_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_18_ins : nxr2_x1
   port map (
      i0  => rtlcarry_1(3),
      i1  => xr2_x1_54_sig,
      nq  => nxr2_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

ao2o22_x2_4_ins : ao2o22_x2
   port map (
      i0  => not_v_net_42,
      i1  => nxr2_x1_18_sig,
      i2  => not_op(3),
      i3  => not_aux91,
      q   => ao2o22_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_51_ins : o2_x2
   port map (
      i0  => not_aux92,
      i1  => not_aux25,
      q   => o2_x2_51_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_56_ins : xr2_x1
   port map (
      i0  => op2(3),
      i1  => mbk_buf_rtlcarry_3(3),
      q   => xr2_x1_56_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_55_ins : xr2_x1
   port map (
      i0  => xr2_x1_56_sig,
      i1  => op1(3),
      q   => xr2_x1_55_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_3_ins : nmx2_x1
   port map (
      cmd => v_net_30,
      i0  => pc(3),
      i1  => xr2_x1_55_sig,
      nq  => nmx2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

adder_3_ins : nao22_x1
   port map (
      i0  => nmx2_x1_3_sig,
      i1  => o2_x2_51_sig,
      i2  => ao2o22_x2_4_sig,
      nq  => adder(3),
      vdd => vdd,
      vss => vss
   );

xr2_x1_58_ins : xr2_x1
   port map (
      i0  => op(4),
      i1  => i(4),
      q   => xr2_x1_58_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_57_ins : xr2_x1
   port map (
      i0  => rtlcarry_1(4),
      i1  => xr2_x1_58_sig,
      q   => xr2_x1_57_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_60_ins : xr2_x1
   port map (
      i0  => op2(4),
      i1  => mbk_buf_rtlcarry_3(4),
      q   => xr2_x1_60_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_59_ins : xr2_x1
   port map (
      i0  => xr2_x1_60_sig,
      i1  => op1(4),
      q   => xr2_x1_59_sig,
      vdd => vdd,
      vss => vss
   );

oa2a22_x2_ins : oa2a22_x2
   port map (
      i0  => v_net_30,
      i1  => xr2_x1_59_sig,
      i2  => not_v_net_30,
      i3  => pc(4),
      q   => oa2a22_x2_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_98_ins : no2_x1
   port map (
      i0  => not_aux92,
      i1  => not_aux25,
      nq  => no2_x1_98_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_18_ins : inv_x2
   port map (
      i   => not_aux91,
      nq  => inv_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

adder_4_ins : oa2a2a23_x2
   port map (
      i0  => op(4),
      i1  => inv_x2_18_sig,
      i2  => no2_x1_98_sig,
      i3  => oa2a22_x2_sig,
      i4  => xr2_x1_57_sig,
      i5  => v_net_42,
      q   => adder(4),
      vdd => vdd,
      vss => vss
   );

xr2_x1_62_ins : xr2_x1
   port map (
      i0  => op2(5),
      i1  => mbk_buf_rtlcarry_3(5),
      q   => xr2_x1_62_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_61_ins : xr2_x1
   port map (
      i0  => xr2_x1_62_sig,
      i1  => op1(5),
      q   => xr2_x1_61_sig,
      vdd => vdd,
      vss => vss
   );

nmx2_x1_4_ins : nmx2_x1
   port map (
      cmd => not_v_net_30,
      i0  => xr2_x1_61_sig,
      i1  => pc(5),
      nq  => nmx2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_52_ins : o2_x2
   port map (
      i0  => not_aux92,
      i1  => not_aux25,
      q   => o2_x2_52_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_4_ins : nao2o22_x1
   port map (
      i0  => o2_x2_52_sig,
      i1  => nmx2_x1_4_sig,
      i2  => not_op(5),
      i3  => not_aux91,
      nq  => nao2o22_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_64_ins : xr2_x1
   port map (
      i0  => op(5),
      i1  => i(5),
      q   => xr2_x1_64_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_63_ins : xr2_x1
   port map (
      i0  => rtlcarry_1(5),
      i1  => xr2_x1_64_sig,
      q   => xr2_x1_63_sig,
      vdd => vdd,
      vss => vss
   );

adder_5_ins : oa22_x2
   port map (
      i0  => xr2_x1_63_sig,
      i1  => v_net_42,
      i2  => nao2o22_x1_4_sig,
      q   => adder(5),
      vdd => vdd,
      vss => vss
   );

xr2_x1_66_ins : xr2_x1
   port map (
      i0  => op2(6),
      i1  => mbk_buf_rtlcarry_3(6),
      q   => xr2_x1_66_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_65_ins : xr2_x1
   port map (
      i0  => xr2_x1_66_sig,
      i1  => op1(6),
      q   => xr2_x1_65_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_99_ins : no2_x1
   port map (
      i0  => not_v_net_30,
      i1  => xr2_x1_65_sig,
      nq  => no2_x1_99_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_16_ins : a2_x2
   port map (
      i0  => not_v_net_30,
      i1  => not_pc(6),
      q   => a2_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_3_ins : o3_x2
   port map (
      i0  => not_aux92,
      i1  => not_aux25,
      i2  => a2_x2_16_sig,
      q   => o3_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_5_ins : nao2o22_x1
   port map (
      i0  => o3_x2_3_sig,
      i1  => no2_x1_99_sig,
      i2  => not_op(6),
      i3  => not_aux91,
      nq  => nao2o22_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_68_ins : xr2_x1
   port map (
      i0  => op(6),
      i1  => i(6),
      q   => xr2_x1_68_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_67_ins : xr2_x1
   port map (
      i0  => rtlcarry_1(6),
      i1  => xr2_x1_68_sig,
      q   => xr2_x1_67_sig,
      vdd => vdd,
      vss => vss
   );

adder_6_ins : oa22_x2
   port map (
      i0  => xr2_x1_67_sig,
      i1  => v_net_42,
      i2  => nao2o22_x1_5_sig,
      q   => adder(6),
      vdd => vdd,
      vss => vss
   );

xr2_x1_69_ins : xr2_x1
   port map (
      i0  => op(7),
      i1  => i(7),
      q   => xr2_x1_69_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_ins : oa2ao222_x2
   port map (
      i0  => op(6),
      i1  => i(6),
      i2  => i(6),
      i3  => op(6),
      i4  => rtlcarry_1(6),
      q   => oa2ao222_x2_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_19_ins : nxr2_x1
   port map (
      i0  => oa2ao222_x2_sig,
      i1  => xr2_x1_69_sig,
      nq  => nxr2_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_6_ins : nao2o22_x1
   port map (
      i0  => not_v_net_42,
      i1  => nxr2_x1_19_sig,
      i2  => not_op(7),
      i3  => not_aux91,
      nq  => nao2o22_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_100_ins : no2_x1
   port map (
      i0  => not_aux92,
      i1  => not_aux25,
      nq  => no2_x1_100_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_101_ins : no2_x1
   port map (
      i0  => not_aux30,
      i1  => not_i(7),
      nq  => no2_x1_101_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_102_ins : no2_x1
   port map (
      i0  => not_v_net_30,
      i1  => not_op(7),
      nq  => no2_x1_102_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_103_ins : no2_x1
   port map (
      i0  => not_aux29,
      i1  => not_a(7),
      nq  => no2_x1_103_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_41_ins : no3_x1
   port map (
      i0  => no2_x1_103_sig,
      i1  => no2_x1_102_sig,
      i2  => no2_x1_101_sig,
      nq  => no3_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_28_ins : noa22_x1
   port map (
      i0  => not_v_net_100,
      i1  => not_aux73,
      i2  => no3_x1_41_sig,
      nq  => noa22_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_17_ins : a2_x2
   port map (
      i0  => not_op2(6),
      i1  => not_op1(6),
      q   => a2_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_7_ins : nao2o22_x1
   port map (
      i0  => a2_x2_17_sig,
      i1  => not_rtlcarry_3(6),
      i2  => not_op1(6),
      i3  => not_op2(6),
      nq  => nao2o22_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_104_ins : no2_x1
   port map (
      i0  => mbk_buf_not_v_net_23,
      i1  => not_op(7),
      nq  => no2_x1_104_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_105_ins : no2_x1
   port map (
      i0  => not_aux26,
      i1  => not_i(7),
      nq  => no2_x1_105_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_42_ins : no3_x1
   port map (
      i0  => no2_x1_105_sig,
      i1  => no2_x1_104_sig,
      i2  => v_net_122(0),
      nq  => no3_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_29_ins : noa22_x1
   port map (
      i0  => not_v_net_100,
      i1  => not_aux73,
      i2  => no3_x1_42_sig,
      nq  => noa22_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_71_ins : xr2_x1
   port map (
      i1  => noa22_x1_29_sig,
      i0  => nao2o22_x1_7_sig,
      q   => xr2_x1_71_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_70_ins : xr2_x1
   port map (
      i0  => xr2_x1_71_sig,
      i1  => noa22_x1_28_sig,
      q   => xr2_x1_70_sig,
      vdd => vdd,
      vss => vss
   );

oa2a22_x2_2_ins : oa2a22_x2
   port map (
      i1  => v_net_30,
      i0  => xr2_x1_70_sig,
      i2  => not_v_net_30,
      i3  => pc(7),
      q   => oa2a22_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

adder_7_ins : oa22_x2
   port map (
      i0  => oa2a22_x2_2_sig,
      i1  => no2_x1_100_sig,
      i2  => nao2o22_x1_6_sig,
      q   => adder(7),
      vdd => vdd,
      vss => vss
   );

na4_x1_4_ins : na4_x1
   port map (
      i0  => not_v_net_46,
      i1  => not_v_net_50,
      i2  => not_v_net_42,
      i3  => not_ifetch,
      nq  => na4_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

mread_ins : on12_x1
   port map (
      i0  => not_v_net_12,
      i1  => na4_x1_4_sig,
      q   => mread,
      vdd => vdd,
      vss => vss
   );

mwrite_ins : on12_x1
   port map (
      i0  => not_v_net_34,
      i1  => aux20,
      q   => mwrite,
      vdd => vdd,
      vss => vss
   );

mbk_buf_rtlcarry_3_1 : buf_x2
   port map (
      i   => rtlcarry_3(1),
      q   => mbk_buf_rtlcarry_3(1),
      vdd => vdd,
      vss => vss
   );

dmbk_buf_rtlcarry_3_2 : buf_x2
   port map (
      i   => rtlcarry_3(2),
      q   => mbk_buf_rtlcarry_3(2),
      vdd => vdd,
      vss => vss
   );

mbk_buf_rtlcarry_3_3 : buf_x2
   port map (
      i   => rtlcarry_3(3),
      q   => mbk_buf_rtlcarry_3(3),
      vdd => vdd,
      vss => vss
   );

mbk_buf_rtlcarry_3_4 : buf_x2
   port map (
      i   => rtlcarry_3(4),
      q   => mbk_buf_rtlcarry_3(4),
      vdd => vdd,
      vss => vss
   );

mbk_buf_rtlcarry_3_5 : buf_x2
   port map (
      i   => rtlcarry_3(5),
      q   => mbk_buf_rtlcarry_3(5),
      vdd => vdd,
      vss => vss
   );

mbk_buf_rtlcarry_3_6 : buf_x4
   port map (
      i   => rtlcarry_3(6),
      q   => mbk_buf_rtlcarry_3(6),
      vdd => vdd,
      vss => vss
   );

mbk_buf_op2_0 : buf_x2
   port map (
      i   => op2(0),
      q   => mbk_buf_op2(0),
      vdd => vdd,
      vss => vss
   );

mbk_buf_not_v_net_23 : buf_x2
   port map (
      i   => not_v_net_23,
      q   => mbk_buf_not_v_net_23,
      vdd => vdd,
      vss => vss
   );

mbk_buf_op1_1 : buf_x2
   port map (
      i   => op1(1),
      q   => mbk_buf_op1(1),
      vdd => vdd,
      vss => vss
   );

mbk_buf_op2_1 : buf_x2
   port map (
      i   => op2(1),
      q   => mbk_buf_op2(1),
      vdd => vdd,
      vss => vss
   );

mbk_buf_op1_0 : buf_x2
   port map (
      i   => op1(0),
      q   => mbk_buf_op1(0),
      vdd => vdd,
      vss => vss
   );

mbk_buf_not_rtlcarry_3_6 : buf_x2
   port map (
      i   => not_rtlcarry_3(6),
      q   => mbk_buf_not_rtlcarry_3(6),
      vdd => vdd,
      vss => vss
   );

mbk_buf_not_aux50 : buf_x2
   port map (
      i   => not_aux50,
      q   => mbk_buf_not_aux50,
      vdd => vdd,
      vss => vss
   );

mbk_buf_not_aux48 : buf_x2
   port map (
      i   => not_aux48,
      q   => mbk_buf_not_aux48,
      vdd => vdd,
      vss => vss
   );

mbk_buf_not_aux49 : buf_x2
   port map (
      i   => not_aux49,
      q   => mbk_buf_not_aux49,
      vdd => vdd,
      vss => vss
   );


end structural;
