{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1489245432713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489245432716 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 11 15:17:12 2017 " "Processing started: Sat Mar 11 15:17:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489245432716 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1489245432716 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tty_input_state_gen_3 -c tty_input_state_gen_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tty_input_state_gen_3 -c tty_input_state_gen_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1489245432718 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1489245433266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/divide_by_n/divide_by_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/divide_by_n/divide_by_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divide_by_n-rtl " "Found design unit 1: divide_by_n-rtl" {  } { { "../../divide_by_n/divide_by_n.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/divide_by_n/divide_by_n.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489245434389 ""} { "Info" "ISGN_ENTITY_NAME" "1 divide_by_n " "Found entity 1: divide_by_n" {  } { { "../../divide_by_n/divide_by_n.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/divide_by_n/divide_by_n.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489245434389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489245434389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_4_bit-rtl " "Found design unit 1: counter_4_bit-rtl" {  } { { "../../counters/counter_4_bit/counter_4_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489245434393 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_4_bit " "Found entity 1: counter_4_bit" {  } { { "../../counters/counter_4_bit/counter_4_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489245434393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489245434393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ms_jk_ff-gates " "Found design unit 1: ms_jk_ff-gates" {  } { { "../../ms_jk_ff/ms_jk_ff.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489245434395 ""} { "Info" "ISGN_ENTITY_NAME" "1 ms_jk_ff " "Found entity 1: ms_jk_ff" {  } { { "../../ms_jk_ff/ms_jk_ff.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489245434395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489245434395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd 24 12 " "Found 24 design units, including 12 entities, in source file /home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_gate-rtl " "Found design unit 1: NOT_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489245434399 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NAND_3_gate-rtl " "Found design unit 2: NAND_3_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489245434399 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 NAND_gate-rtl " "Found design unit 3: NAND_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489245434399 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 AND_gate-rtl " "Found design unit 4: AND_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489245434399 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 AND_3_gate-rtl " "Found design unit 5: AND_3_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489245434399 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 OR_5_gate-rtl " "Found design unit 6: OR_5_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489245434399 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 OR_4_gate-rtl " "Found design unit 7: OR_4_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489245434399 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 AND_4_gate-rtl " "Found design unit 8: AND_4_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 141 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489245434399 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 NOR_4_gate-rtl " "Found design unit 9: NOR_4_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 161 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489245434399 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 OR_3_gate-rtl " "Found design unit 10: OR_3_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 180 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489245434399 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 OR_gate-rtl " "Found design unit 11: OR_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 197 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489245434399 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 XOR_gate-rtl " "Found design unit 12: XOR_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 213 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489245434399 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT_gate " "Found entity 1: NOT_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489245434399 ""} { "Info" "ISGN_ENTITY_NAME" "2 NAND_3_gate " "Found entity 2: NAND_3_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489245434399 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_gate " "Found entity 3: NAND_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489245434399 ""} { "Info" "ISGN_ENTITY_NAME" "4 AND_gate " "Found entity 4: AND_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489245434399 ""} { "Info" "ISGN_ENTITY_NAME" "5 AND_3_gate " "Found entity 5: AND_3_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489245434399 ""} { "Info" "ISGN_ENTITY_NAME" "6 OR_5_gate " "Found entity 6: OR_5_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489245434399 ""} { "Info" "ISGN_ENTITY_NAME" "7 OR_4_gate " "Found entity 7: OR_4_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489245434399 ""} { "Info" "ISGN_ENTITY_NAME" "8 AND_4_gate " "Found entity 8: AND_4_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489245434399 ""} { "Info" "ISGN_ENTITY_NAME" "9 NOR_4_gate " "Found entity 9: NOR_4_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489245434399 ""} { "Info" "ISGN_ENTITY_NAME" "10 OR_3_gate " "Found entity 10: OR_3_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489245434399 ""} { "Info" "ISGN_ENTITY_NAME" "11 OR_gate " "Found entity 11: OR_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489245434399 ""} { "Info" "ISGN_ENTITY_NAME" "12 XOR_gate " "Found entity 12: XOR_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 206 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489245434399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489245434399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_unit-rtl " "Found design unit 1: counter_unit-rtl" {  } { { "counter_unit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/counter_unit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489245434409 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_unit " "Found entity 1: counter_unit" {  } { { "counter_unit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/counter_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489245434409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489245434409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_unit-gates " "Found design unit 1: logic_unit-gates" {  } { { "logic_unit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/logic_unit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489245434411 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_unit " "Found entity 1: logic_unit" {  } { { "logic_unit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/logic_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489245434411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489245434411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch_unit-gates " "Found design unit 1: latch_unit-gates" {  } { { "latch_unit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/latch_unit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489245434415 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch_unit " "Found entity 1: latch_unit" {  } { { "latch_unit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/latch_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489245434415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489245434415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tty_input_state_gen_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tty_input_state_gen_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tty_input_state_gen_3-rtl " "Found design unit 1: tty_input_state_gen_3-rtl" {  } { { "tty_input_state_gen_3.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489245434426 ""} { "Info" "ISGN_ENTITY_NAME" "1 tty_input_state_gen_3 " "Found entity 1: tty_input_state_gen_3" {  } { { "tty_input_state_gen_3.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489245434426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489245434426 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tty_input_state_gen_3 " "Elaborating entity \"tty_input_state_gen_3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1489245434599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_by_n divide_by_n:clock_divider " "Elaborating entity \"divide_by_n\" for hierarchy \"divide_by_n:clock_divider\"" {  } { { "tty_input_state_gen_3.vhd" "clock_divider" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489245434626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_unit counter_unit:counter_unit_0 " "Elaborating entity \"counter_unit\" for hierarchy \"counter_unit:counter_unit_0\"" {  } { { "tty_input_state_gen_3.vhd" "counter_unit_0" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489245434631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_gate counter_unit:counter_unit_0\|AND_gate:and_0 " "Elaborating entity \"AND_gate\" for hierarchy \"counter_unit:counter_unit_0\|AND_gate:and_0\"" {  } { { "counter_unit.vhd" "and_0" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/counter_unit.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489245434637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_4_bit counter_unit:counter_unit_0\|counter_4_bit:sub_counter " "Elaborating entity \"counter_4_bit\" for hierarchy \"counter_unit:counter_unit_0\|counter_4_bit:sub_counter\"" {  } { { "counter_unit.vhd" "sub_counter" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/counter_unit.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489245434641 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_ff_outputs counter_4_bit.vhd(43) " "Verilog HDL or VHDL warning at counter_4_bit.vhd(43): object \"not_ff_outputs\" assigned a value but never read" {  } { { "../../counters/counter_4_bit/counter_4_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489245434643 "|tty_input_state_gen_3|counter_unit:counter_unit_0|counter_4_bit:sub_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_gate counter_unit:counter_unit_0\|counter_4_bit:sub_counter\|OR_gate:or_0_0 " "Elaborating entity \"OR_gate\" for hierarchy \"counter_unit:counter_unit_0\|counter_4_bit:sub_counter\|OR_gate:or_0_0\"" {  } { { "../../counters/counter_4_bit/counter_4_bit.vhd" "or_0_0" { Text "/home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489245434649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_3_gate counter_unit:counter_unit_0\|counter_4_bit:sub_counter\|AND_3_gate:and_2_0 " "Elaborating entity \"AND_3_gate\" for hierarchy \"counter_unit:counter_unit_0\|counter_4_bit:sub_counter\|AND_3_gate:and_2_0\"" {  } { { "../../counters/counter_4_bit/counter_4_bit.vhd" "and_2_0" { Text "/home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489245434657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ms_jk_ff counter_unit:counter_unit_0\|counter_4_bit:sub_counter\|ms_jk_ff:ms_jk_ff_0 " "Elaborating entity \"ms_jk_ff\" for hierarchy \"counter_unit:counter_unit_0\|counter_4_bit:sub_counter\|ms_jk_ff:ms_jk_ff_0\"" {  } { { "../../counters/counter_4_bit/counter_4_bit.vhd" "ms_jk_ff_0" { Text "/home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489245434664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_3_gate counter_unit:counter_unit_0\|counter_4_bit:sub_counter\|ms_jk_ff:ms_jk_ff_0\|NAND_3_gate:nand_3_1 " "Elaborating entity \"NAND_3_gate\" for hierarchy \"counter_unit:counter_unit_0\|counter_4_bit:sub_counter\|ms_jk_ff:ms_jk_ff_0\|NAND_3_gate:nand_3_1\"" {  } { { "../../ms_jk_ff/ms_jk_ff.vhd" "nand_3_1" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489245434666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_gate counter_unit:counter_unit_0\|counter_4_bit:sub_counter\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_1 " "Elaborating entity \"NAND_gate\" for hierarchy \"counter_unit:counter_unit_0\|counter_4_bit:sub_counter\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_1\"" {  } { { "../../ms_jk_ff/ms_jk_ff.vhd" "nand_1" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489245434671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_unit logic_unit:logic_unit_0 " "Elaborating entity \"logic_unit\" for hierarchy \"logic_unit:logic_unit_0\"" {  } { { "tty_input_state_gen_3.vhd" "logic_unit_0" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489245434858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT_gate logic_unit:logic_unit_0\|NOT_gate:not_4 " "Elaborating entity \"NOT_gate\" for hierarchy \"logic_unit:logic_unit_0\|NOT_gate:not_4\"" {  } { { "logic_unit.vhd" "not_4" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/logic_unit.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489245434861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_3_gate logic_unit:logic_unit_0\|OR_3_gate:or_0 " "Elaborating entity \"OR_3_gate\" for hierarchy \"logic_unit:logic_unit_0\|OR_3_gate:or_0\"" {  } { { "logic_unit.vhd" "or_0" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/logic_unit.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489245434863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_4_gate logic_unit:logic_unit_0\|AND_4_gate:and_0 " "Elaborating entity \"AND_4_gate\" for hierarchy \"logic_unit:logic_unit_0\|AND_4_gate:and_0\"" {  } { { "logic_unit.vhd" "and_0" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/logic_unit.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489245434869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_unit latch_unit:latch_unit_0 " "Elaborating entity \"latch_unit\" for hierarchy \"latch_unit:latch_unit_0\"" {  } { { "tty_input_state_gen_3.vhd" "latch_unit_0" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489245434882 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jk_ff_1_q latch_unit.vhd(66) " "Verilog HDL or VHDL warning at latch_unit.vhd(66): object \"jk_ff_1_q\" assigned a value but never read" {  } { { "latch_unit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/latch_unit.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489245434884 "|tty_input_state_gen_3|latch_unit:latch_unit_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jk_ff_2_not_q latch_unit.vhd(69) " "Verilog HDL or VHDL warning at latch_unit.vhd(69): object \"jk_ff_2_not_q\" assigned a value but never read" {  } { { "latch_unit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/latch_unit.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1489245434884 "|tty_input_state_gen_3|latch_unit:latch_unit_0"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1489245436045 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1489245436697 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245436697 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1489245436869 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1489245436869 ""} { "Info" "ICUT_CUT_TM_LCELLS" "69 " "Implemented 69 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1489245436869 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1489245436869 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "715 " "Peak virtual memory: 715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489245436892 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 11 15:17:16 2017 " "Processing ended: Sat Mar 11 15:17:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489245436892 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489245436892 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489245436892 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489245436892 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1489245441447 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489245441450 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 11 15:17:20 2017 " "Processing started: Sat Mar 11 15:17:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489245441450 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1489245441450 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tty_input_state_gen_3 -c tty_input_state_gen_3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off tty_input_state_gen_3 -c tty_input_state_gen_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1489245441452 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1489245441538 ""}
{ "Info" "0" "" "Project  = tty_input_state_gen_3" {  } {  } 0 0 "Project  = tty_input_state_gen_3" 0 0 "Fitter" 0 0 1489245441542 ""}
{ "Info" "0" "" "Revision = tty_input_state_gen_3" {  } {  } 0 0 "Revision = tty_input_state_gen_3" 0 0 "Fitter" 0 0 1489245441542 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1489245441767 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tty_input_state_gen_3 EP2C5AT144A7 " "Selected device EP2C5AT144A7 for design \"tty_input_state_gen_3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1489245441778 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1489245441836 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1489245441841 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1489245442346 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1489245442368 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1489245442751 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1489245442771 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1489245442771 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1489245442771 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1489245442771 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 12 " "No exact pin location assignment(s) for 11 pins of 12 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SLOW_CLK " "Pin SLOW_CLK not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SLOW_CLK } } } { "tty_input_state_gen_3.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 9 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SLOW_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489245442866 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SLOW_CLK_run " "Pin SLOW_CLK_run not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SLOW_CLK_run } } } { "tty_input_state_gen_3.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 10 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SLOW_CLK_run } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489245442866 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RX_FLAG " "Pin RX_FLAG not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RX_FLAG } } } { "tty_input_state_gen_3.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 11 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RX_FLAG } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489245442866 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SR_CLK " "Pin SR_CLK not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { SR_CLK } } } { "tty_input_state_gen_3.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 12 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SR_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489245442866 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clr_ctrl " "Pin clr_ctrl not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { clr_ctrl } } } { "tty_input_state_gen_3.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 13 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clr_ctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489245442866 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tick_ctrl " "Pin tick_ctrl not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { tick_ctrl } } } { "tty_input_state_gen_3.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 14 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { tick_ctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489245442866 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "half_tick_ctrl " "Pin half_tick_ctrl not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { half_tick_ctrl } } } { "tty_input_state_gen_3.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 15 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { half_tick_ctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489245442866 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "end_ctrl " "Pin end_ctrl not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { end_ctrl } } } { "tty_input_state_gen_3.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 16 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { end_ctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489245442866 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "not_reset " "Pin not_reset not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { not_reset } } } { "tty_input_state_gen_3.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 8 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { not_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489245442866 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RX " "Pin RX not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { RX } } } { "tty_input_state_gen_3.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 5 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489245442866 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLR_RX_FLAG " "Pin CLR_RX_FLAG not assigned to an exact location on the device" {  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { CLR_RX_FLAG } } } { "tty_input_state_gen_3.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 7 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLR_RX_FLAG } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489245442866 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1489245442866 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1489245443072 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tty_input_state_gen_3.sdc " "Synopsys Design Constraints File file not found: 'tty_input_state_gen_3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1489245443075 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1489245443076 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_2\|nand_1\|output~2\|combout " "Node \"latch_unit_0\|ms_jk_2\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443083 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_2\|nand_1\|output~2\|datab " "Node \"latch_unit_0\|ms_jk_2\|nand_1\|output~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443083 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489245443083 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|sub_counter\|ms_jk_ff_3\|nand_1\|output~3\|combout " "Node \"counter_unit_0\|sub_counter\|ms_jk_ff_3\|nand_1\|output~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443083 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|sub_counter\|ms_jk_ff_3\|nand_1\|output~3\|datab " "Node \"counter_unit_0\|sub_counter\|ms_jk_ff_3\|nand_1\|output~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443083 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489245443083 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|sub_counter\|ms_jk_ff_2\|nand_1\|output~3\|combout " "Node \"counter_unit_0\|sub_counter\|ms_jk_ff_2\|nand_1\|output~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443084 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|sub_counter\|ms_jk_ff_2\|nand_1\|output~3\|datab " "Node \"counter_unit_0\|sub_counter\|ms_jk_ff_2\|nand_1\|output~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443084 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489245443084 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|sub_counter\|ms_jk_ff_0\|nand_1\|output~2\|combout " "Node \"counter_unit_0\|sub_counter\|ms_jk_ff_0\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443084 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|sub_counter\|ms_jk_ff_0\|nand_1\|output~1\|datad " "Node \"counter_unit_0\|sub_counter\|ms_jk_ff_0\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443084 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|sub_counter\|ms_jk_ff_0\|nand_1\|output~1\|combout " "Node \"counter_unit_0\|sub_counter\|ms_jk_ff_0\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443084 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|sub_counter\|ms_jk_ff_0\|nand_1\|output~2\|dataa " "Node \"counter_unit_0\|sub_counter\|ms_jk_ff_0\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443084 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489245443084 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_1\|nand_3_3\|output~2\|combout " "Node \"latch_unit_0\|ms_jk_1\|nand_3_3\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443085 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_1\|nand_3_3\|output~2\|datab " "Node \"latch_unit_0\|ms_jk_1\|nand_3_3\|output~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443085 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489245443085 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|sub_counter\|ms_jk_ff_1\|nand_1\|output~2\|combout " "Node \"counter_unit_0\|sub_counter\|ms_jk_ff_1\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443085 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|sub_counter\|ms_jk_ff_1\|nand_1\|output~2\|datab " "Node \"counter_unit_0\|sub_counter\|ms_jk_ff_1\|nand_1\|output~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443085 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489245443085 ""}
{ "Warning" "WSTA_SCC_LOOP" "21 " "Found combinational loop of 21 nodes" { { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_5\|output~1\|combout " "Node \"latch_unit_0\|ms_jk_0\|nand_5\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443086 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|or_0\|output\|datac " "Node \"latch_unit_0\|or_0\|output\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443086 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|or_0\|output\|combout " "Node \"latch_unit_0\|or_0\|output\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443086 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_6\|output~1\|datac " "Node \"latch_unit_0\|ms_jk_0\|nand_6\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443086 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_6\|output~1\|combout " "Node \"latch_unit_0\|ms_jk_0\|nand_6\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443086 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_5\|output~1\|dataa " "Node \"latch_unit_0\|ms_jk_0\|nand_5\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443086 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_3_3\|output~1\|datac " "Node \"latch_unit_0\|ms_jk_0\|nand_3_3\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443086 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_3_3\|output~1\|combout " "Node \"latch_unit_0\|ms_jk_0\|nand_3_3\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443086 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_3_3\|output~2\|datab " "Node \"latch_unit_0\|ms_jk_0\|nand_3_3\|output~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443086 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_3_3\|output~2\|combout " "Node \"latch_unit_0\|ms_jk_0\|nand_3_3\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443086 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_5\|output~1\|datab " "Node \"latch_unit_0\|ms_jk_0\|nand_5\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443086 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_3_3\|output~1\|dataa " "Node \"latch_unit_0\|ms_jk_0\|nand_3_3\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443086 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_6\|output~1\|datad " "Node \"latch_unit_0\|ms_jk_0\|nand_6\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443086 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|or_0\|output\|datad " "Node \"latch_unit_0\|or_0\|output\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443086 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_3_3\|output~1\|datab " "Node \"latch_unit_0\|ms_jk_0\|nand_3_3\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443086 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_3_2\|output~0\|dataa " "Node \"latch_unit_0\|ms_jk_0\|nand_3_2\|output~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443086 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_3_2\|output~0\|combout " "Node \"latch_unit_0\|ms_jk_0\|nand_3_2\|output~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443086 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_3_3\|output~2\|datad " "Node \"latch_unit_0\|ms_jk_0\|nand_3_3\|output~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443086 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_5\|output~1\|datad " "Node \"latch_unit_0\|ms_jk_0\|nand_5\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443086 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_6\|output~1\|dataa " "Node \"latch_unit_0\|ms_jk_0\|nand_6\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443086 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_3_3\|output~2\|datac " "Node \"latch_unit_0\|ms_jk_0\|nand_3_3\|output~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443086 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 193 -1 0 } } { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489245443086 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_2\|nand_5\|output~1\|combout " "Node \"counter_unit_0\|counter\|ms_jk_ff_2\|nand_5\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443088 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_2\|nand_1\|output~1\|dataa " "Node \"counter_unit_0\|counter\|ms_jk_ff_2\|nand_1\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443088 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_2\|nand_1\|output~1\|combout " "Node \"counter_unit_0\|counter\|ms_jk_ff_2\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443088 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_2\|nand_1\|output~1\|datad " "Node \"counter_unit_0\|counter\|ms_jk_ff_2\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443088 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_2\|nand_5\|output~1\|dataa " "Node \"counter_unit_0\|counter\|ms_jk_ff_2\|nand_5\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443088 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_2\|nand_5\|output~1\|datab " "Node \"counter_unit_0\|counter\|ms_jk_ff_2\|nand_5\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443088 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489245443088 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_1\|nand_5\|output~1\|combout " "Node \"counter_unit_0\|counter\|ms_jk_ff_1\|nand_5\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443089 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_1\|nand_5\|output~1\|datab " "Node \"counter_unit_0\|counter\|ms_jk_ff_1\|nand_5\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443089 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489245443089 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_3\|nand_5\|output~1\|combout " "Node \"counter_unit_0\|counter\|ms_jk_ff_3\|nand_5\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443089 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_3\|nand_5\|output~1\|datab " "Node \"counter_unit_0\|counter\|ms_jk_ff_3\|nand_5\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443089 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489245443089 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_0\|nand_5\|output~1\|combout " "Node \"counter_unit_0\|counter\|ms_jk_ff_0\|nand_5\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443090 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_0\|nand_1\|output~1\|dataa " "Node \"counter_unit_0\|counter\|ms_jk_ff_0\|nand_1\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443090 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_0\|nand_1\|output~1\|combout " "Node \"counter_unit_0\|counter\|ms_jk_ff_0\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443090 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_0\|nand_1\|output~1\|datad " "Node \"counter_unit_0\|counter\|ms_jk_ff_0\|nand_1\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443090 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_0\|nand_5\|output~1\|dataa " "Node \"counter_unit_0\|counter\|ms_jk_ff_0\|nand_5\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443090 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_0\|nand_5\|output~1\|datab " "Node \"counter_unit_0\|counter\|ms_jk_ff_0\|nand_5\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245443090 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1489245443090 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: counter_unit_0\|counter\|ms_jk_ff_0\|nand_1\|output~1\|datab  to: counter_unit_0\|counter\|ms_jk_ff_0\|nand_5\|output~1\|combout " "From: counter_unit_0\|counter\|ms_jk_ff_0\|nand_1\|output~1\|datab  to: counter_unit_0\|counter\|ms_jk_ff_0\|nand_5\|output~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489245443093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_unit_0\|counter\|ms_jk_ff_0\|nand_5\|output~1  from: datac  to: combout " "Cell: counter_unit_0\|counter\|ms_jk_ff_0\|nand_5\|output~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489245443093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_unit_0\|counter\|ms_jk_ff_1\|nand_5\|output~1  from: datac  to: combout " "Cell: counter_unit_0\|counter\|ms_jk_ff_1\|nand_5\|output~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489245443093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: counter_unit_0\|counter\|ms_jk_ff_2\|nand_1\|output~1\|datab  to: counter_unit_0\|counter\|ms_jk_ff_2\|nand_5\|output~1\|combout " "From: counter_unit_0\|counter\|ms_jk_ff_2\|nand_1\|output~1\|datab  to: counter_unit_0\|counter\|ms_jk_ff_2\|nand_5\|output~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489245443093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_unit_0\|counter\|ms_jk_ff_2\|nand_5\|output~1  from: datac  to: combout " "Cell: counter_unit_0\|counter\|ms_jk_ff_2\|nand_5\|output~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489245443093 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_unit_0\|counter\|ms_jk_ff_3\|nand_5\|output~1  from: datac  to: combout " "Cell: counter_unit_0\|counter\|ms_jk_ff_3\|nand_5\|output~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489245443093 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1489245443093 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1489245443096 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_signal  " "Automatically promoted node clk_signal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489245443163 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch_unit:latch_unit_0\|OR_gate:or_0\|output " "Destination node latch_unit:latch_unit_0\|OR_gate:or_0\|output" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 193 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { latch_unit:latch_unit_0|OR_gate:or_0|output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489245443163 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch_unit:latch_unit_0\|ms_jk_ff:ms_jk_2\|NAND_gate:nand_1\|output~1 " "Destination node latch_unit:latch_unit_0\|ms_jk_ff:ms_jk_2\|NAND_gate:nand_1\|output~1" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_1|output~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489245443163 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1489245443163 ""}  } { { "tty_input_state_gen_3.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 78 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk_signal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489245443163 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "not_reset (placed in PIN 18 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node not_reset (placed in PIN 18 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489245443174 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_signal " "Destination node clk_signal" {  } { { "tty_input_state_gen_3.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 78 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk_signal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489245443174 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch_unit:latch_unit_0\|ms_jk_ff:ms_jk_0\|NAND_3_gate:nand_3_3\|output~2 " "Destination node latch_unit:latch_unit_0\|ms_jk_ff:ms_jk_0\|NAND_3_gate:nand_3_3\|output~2" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { latch_unit:latch_unit_0|ms_jk_ff:ms_jk_0|NAND_3_gate:nand_3_3|output~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489245443174 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch_unit:latch_unit_0\|ms_jk_ff:ms_jk_2\|NAND_gate:nand_1\|output~2 " "Destination node latch_unit:latch_unit_0\|ms_jk_ff:ms_jk_2\|NAND_gate:nand_1\|output~2" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { latch_unit:latch_unit_0|ms_jk_ff:ms_jk_2|NAND_gate:nand_1|output~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489245443174 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_unit:counter_unit_0\|counter_4_bit:counter\|ms_jk_ff:ms_jk_ff_3\|NAND_gate:nand_1\|output~1 " "Destination node counter_unit:counter_unit_0\|counter_4_bit:counter\|ms_jk_ff:ms_jk_ff_3\|NAND_gate:nand_1\|output~1" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489245443174 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_unit:counter_unit_0\|counter_4_bit:sub_counter\|ms_jk_ff:ms_jk_ff_3\|NAND_gate:nand_1\|output~3 " "Destination node counter_unit:counter_unit_0\|counter_4_bit:sub_counter\|ms_jk_ff:ms_jk_ff_3\|NAND_gate:nand_1\|output~3" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1|output~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489245443174 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_unit:counter_unit_0\|counter_4_bit:sub_counter\|ms_jk_ff:ms_jk_ff_2\|NAND_gate:nand_1\|output~3 " "Destination node counter_unit:counter_unit_0\|counter_4_bit:sub_counter\|ms_jk_ff:ms_jk_ff_2\|NAND_gate:nand_1\|output~3" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489245443174 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_unit:counter_unit_0\|counter_4_bit:sub_counter\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_1\|output~1 " "Destination node counter_unit:counter_unit_0\|counter_4_bit:sub_counter\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_1\|output~1" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1|output~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489245443174 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_unit:counter_unit_0\|counter_4_bit:sub_counter\|ms_jk_ff:ms_jk_ff_1\|NAND_gate:nand_1\|output~2 " "Destination node counter_unit:counter_unit_0\|counter_4_bit:sub_counter\|ms_jk_ff:ms_jk_ff_1\|NAND_gate:nand_1\|output~2" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { counter_unit:counter_unit_0|counter_4_bit:sub_counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489245443174 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch_unit:latch_unit_0\|ms_jk_ff:ms_jk_1\|NAND_3_gate:nand_3_3\|output~2 " "Destination node latch_unit:latch_unit_0\|ms_jk_ff:ms_jk_1\|NAND_3_gate:nand_3_3\|output~2" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { latch_unit:latch_unit_0|ms_jk_ff:ms_jk_1|NAND_3_gate:nand_3_3|output~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489245443174 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_unit:counter_unit_0\|counter_4_bit:counter\|ms_jk_ff:ms_jk_ff_1\|NAND_gate:nand_1\|output~1 " "Destination node counter_unit:counter_unit_0\|counter_4_bit:counter\|ms_jk_ff:ms_jk_ff_1\|NAND_gate:nand_1\|output~1" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { counter_unit:counter_unit_0|counter_4_bit:counter|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489245443174 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1489245443174 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1489245443174 ""}  } { { "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/sebsikora/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { not_reset } } } { "tty_input_state_gen_3.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 8 0 0 } } { "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/sebsikora/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { not_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489245443174 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1489245443300 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1489245443301 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1489245443301 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1489245443313 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1489245443319 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1489245443320 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1489245443320 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1489245443321 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1489245443323 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1489245443324 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1489245443324 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 3.3V 2 8 0 " "Number of I/O pins in group: 10 (unused VREF, 3.3V VCCIO, 2 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1489245443335 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1489245443335 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1489245443335 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 15 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1489245443338 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1489245443338 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1489245443338 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1489245443338 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1489245443338 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1489245443338 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489245443356 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1489245444058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489245444199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1489245444242 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1489245444821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489245444821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1489245444921 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1489245446357 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1489245446357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489245447102 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1489245447105 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1489245447105 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.23 " "Total time spent on timing analysis during the Fitter is 1.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1489245447121 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1489245447129 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLOW_CLK 0 " "Pin \"SLOW_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489245447138 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SLOW_CLK_run 0 " "Pin \"SLOW_CLK_run\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489245447138 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RX_FLAG 0 " "Pin \"RX_FLAG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489245447138 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SR_CLK 0 " "Pin \"SR_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489245447138 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clr_ctrl 0 " "Pin \"clr_ctrl\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489245447138 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tick_ctrl 0 " "Pin \"tick_ctrl\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489245447138 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "half_tick_ctrl 0 " "Pin \"half_tick_ctrl\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489245447138 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "end_ctrl 0 " "Pin \"end_ctrl\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489245447138 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1489245447138 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1489245447293 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1489245447334 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1489245447490 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489245447726 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1489245447758 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/output_files/tty_input_state_gen_3.fit.smsg " "Generated suppressed messages file /home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/output_files/tty_input_state_gen_3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1489245447893 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 69 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "726 " "Peak virtual memory: 726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489245448075 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 11 15:17:28 2017 " "Processing ended: Sat Mar 11 15:17:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489245448075 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489245448075 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489245448075 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1489245448075 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1489245452453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489245452456 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 11 15:17:32 2017 " "Processing started: Sat Mar 11 15:17:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489245452456 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1489245452456 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tty_input_state_gen_3 -c tty_input_state_gen_3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tty_input_state_gen_3 -c tty_input_state_gen_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1489245452458 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1489245453321 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1489245453349 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "636 " "Peak virtual memory: 636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489245453771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 11 15:17:33 2017 " "Processing ended: Sat Mar 11 15:17:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489245453771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489245453771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489245453771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1489245453771 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1489245454281 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1489245457685 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489245457688 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 11 15:17:37 2017 " "Processing started: Sat Mar 11 15:17:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489245457688 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1489245457688 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tty_input_state_gen_3 -c tty_input_state_gen_3 " "Command: quartus_sta tty_input_state_gen_3 -c tty_input_state_gen_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1489245457689 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1489245457776 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1489245458084 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1489245458125 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1489245458125 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1489245458225 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tty_input_state_gen_3.sdc " "Synopsys Design Constraints File file not found: 'tty_input_state_gen_3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1489245458245 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1489245458246 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458249 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name not_reset not_reset " "create_clock -period 1.000 -name not_reset not_reset" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458249 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divide_by_n:clock_divider\|clk_out_int divide_by_n:clock_divider\|clk_out_int " "create_clock -period 1.000 -name divide_by_n:clock_divider\|clk_out_int divide_by_n:clock_divider\|clk_out_int" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458249 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458249 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_2\|nand_1\|output~2\|combout " "Node \"latch_unit_0\|ms_jk_2\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458250 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_2\|nand_1\|output~2\|dataa " "Node \"latch_unit_0\|ms_jk_2\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458250 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1489245458250 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|sub_counter\|ms_jk_ff_0\|nand_1\|output~2\|combout " "Node \"counter_unit_0\|sub_counter\|ms_jk_ff_0\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458252 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|sub_counter\|ms_jk_ff_0\|nand_1\|output~1\|datab " "Node \"counter_unit_0\|sub_counter\|ms_jk_ff_0\|nand_1\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458252 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|sub_counter\|ms_jk_ff_0\|nand_1\|output~1\|combout " "Node \"counter_unit_0\|sub_counter\|ms_jk_ff_0\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458252 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|sub_counter\|ms_jk_ff_0\|nand_1\|output~2\|dataa " "Node \"counter_unit_0\|sub_counter\|ms_jk_ff_0\|nand_1\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458252 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1489245458252 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|sub_counter\|ms_jk_ff_1\|nand_1\|output~2\|combout " "Node \"counter_unit_0\|sub_counter\|ms_jk_ff_1\|nand_1\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458252 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|sub_counter\|ms_jk_ff_1\|nand_1\|output~2\|datac " "Node \"counter_unit_0\|sub_counter\|ms_jk_ff_1\|nand_1\|output~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458252 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1489245458252 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|sub_counter\|ms_jk_ff_2\|nand_1\|output~3\|combout " "Node \"counter_unit_0\|sub_counter\|ms_jk_ff_2\|nand_1\|output~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458253 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|sub_counter\|ms_jk_ff_2\|nand_1\|output~3\|dataa " "Node \"counter_unit_0\|sub_counter\|ms_jk_ff_2\|nand_1\|output~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458253 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1489245458253 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_1\|nand_3_3\|output~2\|combout " "Node \"latch_unit_0\|ms_jk_1\|nand_3_3\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458253 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_1\|nand_3_3\|output~2\|dataa " "Node \"latch_unit_0\|ms_jk_1\|nand_3_3\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458253 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1489245458253 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|sub_counter\|ms_jk_ff_3\|nand_1\|output~3\|combout " "Node \"counter_unit_0\|sub_counter\|ms_jk_ff_3\|nand_1\|output~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458253 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|sub_counter\|ms_jk_ff_3\|nand_1\|output~3\|datab " "Node \"counter_unit_0\|sub_counter\|ms_jk_ff_3\|nand_1\|output~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458253 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1489245458253 ""}
{ "Warning" "WSTA_SCC_LOOP" "21 " "Found combinational loop of 21 nodes" { { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_5\|output~1\|combout " "Node \"latch_unit_0\|ms_jk_0\|nand_5\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458254 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_3_3\|output~2\|datac " "Node \"latch_unit_0\|ms_jk_0\|nand_3_3\|output~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458254 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_3_3\|output~2\|combout " "Node \"latch_unit_0\|ms_jk_0\|nand_3_3\|output~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458254 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_3_3\|output~1\|datac " "Node \"latch_unit_0\|ms_jk_0\|nand_3_3\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458254 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_3_3\|output~1\|combout " "Node \"latch_unit_0\|ms_jk_0\|nand_3_3\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458254 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_3_3\|output~2\|dataa " "Node \"latch_unit_0\|ms_jk_0\|nand_3_3\|output~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458254 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_6\|output~1\|datac " "Node \"latch_unit_0\|ms_jk_0\|nand_6\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458254 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_6\|output~1\|combout " "Node \"latch_unit_0\|ms_jk_0\|nand_6\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458254 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_5\|output~1\|datac " "Node \"latch_unit_0\|ms_jk_0\|nand_5\|output~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458254 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_3_3\|output~1\|datab " "Node \"latch_unit_0\|ms_jk_0\|nand_3_3\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458254 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|or_0\|output\|datab " "Node \"latch_unit_0\|or_0\|output\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458254 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|or_0\|output\|combout " "Node \"latch_unit_0\|or_0\|output\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458254 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_5\|output~1\|datab " "Node \"latch_unit_0\|ms_jk_0\|nand_5\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458254 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_3_3\|output~1\|dataa " "Node \"latch_unit_0\|ms_jk_0\|nand_3_3\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458254 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_6\|output~1\|dataa " "Node \"latch_unit_0\|ms_jk_0\|nand_6\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458254 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_3_2\|output~0\|dataa " "Node \"latch_unit_0\|ms_jk_0\|nand_3_2\|output~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458254 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_3_2\|output~0\|combout " "Node \"latch_unit_0\|ms_jk_0\|nand_3_2\|output~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458254 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_3_3\|output~2\|datad " "Node \"latch_unit_0\|ms_jk_0\|nand_3_3\|output~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458254 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_5\|output~1\|datad " "Node \"latch_unit_0\|ms_jk_0\|nand_5\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458254 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|or_0\|output\|dataa " "Node \"latch_unit_0\|or_0\|output\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458254 ""} { "Warning" "WSTA_SCC_NODE" "latch_unit_0\|ms_jk_0\|nand_6\|output~1\|datad " "Node \"latch_unit_0\|ms_jk_0\|nand_6\|output~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458254 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } } { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 26 -1 0 } } { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 193 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1489245458254 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_2\|nand_5\|output~1\|combout " "Node \"counter_unit_0\|counter\|ms_jk_ff_2\|nand_5\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458256 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_2\|nand_5\|output~1\|dataa " "Node \"counter_unit_0\|counter\|ms_jk_ff_2\|nand_5\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458256 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_2\|nand_1\|output~1\|dataa " "Node \"counter_unit_0\|counter\|ms_jk_ff_2\|nand_1\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458256 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_2\|nand_1\|output~1\|combout " "Node \"counter_unit_0\|counter\|ms_jk_ff_2\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458256 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_2\|nand_1\|output~1\|datab " "Node \"counter_unit_0\|counter\|ms_jk_ff_2\|nand_1\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458256 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_2\|nand_5\|output~1\|datab " "Node \"counter_unit_0\|counter\|ms_jk_ff_2\|nand_5\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458256 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1489245458256 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_0\|nand_5\|output~1\|combout " "Node \"counter_unit_0\|counter\|ms_jk_ff_0\|nand_5\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458257 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_0\|nand_1\|output~1\|datab " "Node \"counter_unit_0\|counter\|ms_jk_ff_0\|nand_1\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458257 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_0\|nand_1\|output~1\|combout " "Node \"counter_unit_0\|counter\|ms_jk_ff_0\|nand_1\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458257 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_0\|nand_1\|output~1\|dataa " "Node \"counter_unit_0\|counter\|ms_jk_ff_0\|nand_1\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458257 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_0\|nand_5\|output~1\|dataa " "Node \"counter_unit_0\|counter\|ms_jk_ff_0\|nand_5\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458257 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_0\|nand_5\|output~1\|datab " "Node \"counter_unit_0\|counter\|ms_jk_ff_0\|nand_5\|output~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458257 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1489245458257 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_1\|nand_5\|output~1\|combout " "Node \"counter_unit_0\|counter\|ms_jk_ff_1\|nand_5\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458258 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_1\|nand_5\|output~1\|dataa " "Node \"counter_unit_0\|counter\|ms_jk_ff_1\|nand_5\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458258 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1489245458258 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_3\|nand_5\|output~1\|combout " "Node \"counter_unit_0\|counter\|ms_jk_ff_3\|nand_5\|output~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458258 ""} { "Warning" "WSTA_SCC_NODE" "counter_unit_0\|counter\|ms_jk_ff_3\|nand_5\|output~1\|dataa " "Node \"counter_unit_0\|counter\|ms_jk_ff_3\|nand_5\|output~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489245458258 ""}  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 44 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1489245458258 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: counter_unit_0\|counter\|ms_jk_ff_0\|nand_1\|output~1\|datac  to: counter_unit_0\|counter\|ms_jk_ff_0\|nand_5\|output~1\|combout " "From: counter_unit_0\|counter\|ms_jk_ff_0\|nand_1\|output~1\|datac  to: counter_unit_0\|counter\|ms_jk_ff_0\|nand_5\|output~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_unit_0\|counter\|ms_jk_ff_0\|nand_5\|output~1  from: datac  to: combout " "Cell: counter_unit_0\|counter\|ms_jk_ff_0\|nand_5\|output~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_unit_0\|counter\|ms_jk_ff_1\|nand_5\|output~1  from: datad  to: combout " "Cell: counter_unit_0\|counter\|ms_jk_ff_1\|nand_5\|output~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: counter_unit_0\|counter\|ms_jk_ff_2\|nand_1\|output~1\|datac  to: counter_unit_0\|counter\|ms_jk_ff_2\|nand_5\|output~1\|combout " "From: counter_unit_0\|counter\|ms_jk_ff_2\|nand_1\|output~1\|datac  to: counter_unit_0\|counter\|ms_jk_ff_2\|nand_5\|output~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_unit_0\|counter\|ms_jk_ff_2\|nand_5\|output~1  from: datac  to: combout " "Cell: counter_unit_0\|counter\|ms_jk_ff_2\|nand_5\|output~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_unit_0\|counter\|ms_jk_ff_3\|nand_5\|output~1  from: datac  to: combout " "Cell: counter_unit_0\|counter\|ms_jk_ff_3\|nand_5\|output~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458261 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1489245458261 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1489245458265 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1489245458275 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1489245458286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.686 " "Worst-case setup slack is -17.686" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.686       -79.424 divide_by_n:clock_divider\|clk_out_int  " "  -17.686       -79.424 divide_by_n:clock_divider\|clk_out_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.301      -192.129 clk  " "  -12.301      -192.129 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.656      -181.809 not_reset  " "  -11.656      -181.809 not_reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489245458288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.771 " "Worst-case hold slack is -1.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.771        -1.771 not_reset  " "   -1.771        -1.771 not_reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.126        -1.126 clk  " "   -1.126        -1.126 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.872         0.000 divide_by_n:clock_divider\|clk_out_int  " "    0.872         0.000 divide_by_n:clock_divider\|clk_out_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489245458294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.097 " "Worst-case recovery slack is -9.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.097       -18.177 divide_by_n:clock_divider\|clk_out_int  " "   -9.097       -18.177 divide_by_n:clock_divider\|clk_out_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.932       -13.847 not_reset  " "   -6.932       -13.847 not_reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.021         0.000 clk  " "    2.021         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489245458298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -6.077 " "Worst-case removal slack is -6.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.077        -8.267 divide_by_n:clock_divider\|clk_out_int  " "   -6.077        -8.267 divide_by_n:clock_divider\|clk_out_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.985       -44.428 not_reset  " "   -5.985       -44.428 not_reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.778       -26.670 clk  " "   -1.778       -26.670 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489245458302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.891 " "Worst-case minimum pulse width slack is -4.891" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.891      -150.248 divide_by_n:clock_divider\|clk_out_int  " "   -4.891      -150.248 divide_by_n:clock_divider\|clk_out_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.873       -59.703 not_reset  " "   -2.873       -59.703 not_reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -19.961 clk  " "   -1.631       -19.961 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489245458304 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1489245458536 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1489245458539 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: counter_unit_0\|counter\|ms_jk_ff_0\|nand_1\|output~1\|datac  to: counter_unit_0\|counter\|ms_jk_ff_0\|nand_5\|output~1\|combout " "From: counter_unit_0\|counter\|ms_jk_ff_0\|nand_1\|output~1\|datac  to: counter_unit_0\|counter\|ms_jk_ff_0\|nand_5\|output~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458583 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_unit_0\|counter\|ms_jk_ff_0\|nand_5\|output~1  from: datac  to: combout " "Cell: counter_unit_0\|counter\|ms_jk_ff_0\|nand_5\|output~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458583 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_unit_0\|counter\|ms_jk_ff_1\|nand_5\|output~1  from: datad  to: combout " "Cell: counter_unit_0\|counter\|ms_jk_ff_1\|nand_5\|output~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458583 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: counter_unit_0\|counter\|ms_jk_ff_2\|nand_1\|output~1\|datac  to: counter_unit_0\|counter\|ms_jk_ff_2\|nand_5\|output~1\|combout " "From: counter_unit_0\|counter\|ms_jk_ff_2\|nand_1\|output~1\|datac  to: counter_unit_0\|counter\|ms_jk_ff_2\|nand_5\|output~1\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458583 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_unit_0\|counter\|ms_jk_ff_2\|nand_5\|output~1  from: datac  to: combout " "Cell: counter_unit_0\|counter\|ms_jk_ff_2\|nand_5\|output~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458583 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: counter_unit_0\|counter\|ms_jk_ff_3\|nand_5\|output~1  from: datac  to: combout " "Cell: counter_unit_0\|counter\|ms_jk_ff_3\|nand_5\|output~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458583 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1489245458583 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1489245458589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.636 " "Worst-case setup slack is -5.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.636       -25.152 divide_by_n:clock_divider\|clk_out_int  " "   -5.636       -25.152 divide_by_n:clock_divider\|clk_out_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.259       -50.863 clk  " "   -3.259       -50.863 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.021       -47.055 not_reset  " "   -3.021       -47.055 not_reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489245458599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.847 " "Worst-case hold slack is -0.847" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.847        -4.223 not_reset  " "   -0.847        -4.223 not_reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.609        -0.639 clk  " "   -0.609        -0.639 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289         0.000 divide_by_n:clock_divider\|clk_out_int  " "    0.289         0.000 divide_by_n:clock_divider\|clk_out_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489245458610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.847 " "Worst-case recovery slack is -2.847" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.847        -5.545 divide_by_n:clock_divider\|clk_out_int  " "   -2.847        -5.545 divide_by_n:clock_divider\|clk_out_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.010        -3.867 not_reset  " "   -2.010        -3.867 not_reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.062         0.000 clk  " "    1.062         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489245458621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.977 " "Worst-case removal slack is -1.977" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.977       -16.439 not_reset  " "   -1.977       -16.439 not_reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.891        -2.497 divide_by_n:clock_divider\|clk_out_int  " "   -1.891        -2.497 divide_by_n:clock_divider\|clk_out_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.680       -10.200 clk  " "   -0.680       -10.200 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489245458631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -22.442 not_reset  " "   -1.380       -22.442 not_reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -16.380 clk  " "   -1.380       -16.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.307       -28.624 divide_by_n:clock_divider\|clk_out_int  " "   -1.307       -28.624 divide_by_n:clock_divider\|clk_out_int " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489245458640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489245458640 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1489245458997 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1489245459095 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1489245459096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 67 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "598 " "Peak virtual memory: 598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489245459287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 11 15:17:39 2017 " "Processing ended: Sat Mar 11 15:17:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489245459287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489245459287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489245459287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489245459287 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1489245464933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489245464937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 11 15:17:44 2017 " "Processing started: Sat Mar 11 15:17:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489245464937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1489245464937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off tty_input_state_gen_3 -c tty_input_state_gen_3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off tty_input_state_gen_3 -c tty_input_state_gen_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1489245464939 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "tty_input_state_gen_3.vho\", \"tty_input_state_gen_3_fast.vho tty_input_state_gen_3_vhd.sdo tty_input_state_gen_3_vhd_fast.sdo /home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/simulation/modelsim/ simulation " "Generated files \"tty_input_state_gen_3.vho\", \"tty_input_state_gen_3_fast.vho\", \"tty_input_state_gen_3_vhd.sdo\" and \"tty_input_state_gen_3_vhd_fast.sdo\" in directory \"/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1489245465629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "888 " "Peak virtual memory: 888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489245465718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 11 15:17:45 2017 " "Processing ended: Sat Mar 11 15:17:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489245465718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489245465718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489245465718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489245465718 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 140 s " "Quartus II Full Compilation was successful. 0 errors, 140 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489245465894 ""}
