# vlog -work work -sv -stats=none C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module q1
# 
# Top level modules:
# 	q1
# 
# 
# vlog -work work -sv -stats=none C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module q2
# 
# Top level modules:
# 	q2
# 
# 
# vlog -work work -sv -stats=none C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q3.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module q3
# 
# Top level modules:
# 	q3
# 
# 
# vlog -work work -sv -stats=none C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q4.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module q4
# 
# Top level modules:
# 	q4
# 
# 
# vlog -work work -sv -stats=none C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/uop_utils.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling package uop_utils
# 
# Top level modules:
# 	--none--
# 
# 
# vlog -work work -sv -stats=none C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q1_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling package q1_tb_sv_unit
# -- Importing package uop_utils
# -- Compiling module q1_tb
# 
# Top level modules:
# 	q1_tb
# 
# 
# vlog -work work -sv -stats=none C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q4_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling package q4_tb_sv_unit
# -- Importing package uop_utils
# -- Compiling module q4_tb
# 
# Top level modules:
# 	q4_tb
# 
# 
# vlog -work work -sv -stats=none C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q2_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling package q2_tb_sv_unit
# -- Importing package uop_utils
# -- Compiling module q2_tb
# 
# Top level modules:
# 	q2_tb
# 
# 
# vlog -work work -sv -stats=none C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q3_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling package q3_tb_sv_unit
# -- Importing package uop_utils
# -- Compiling module q3_tb
# 
# Top level modules:
# 	q3_tb
# 
# 
# vlog -work work -sv -stats=none C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q5.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module q5
# 
# Top level modules:
# 	q5
# 
# 
# vlog -work work -sv -stats=none C:/git/DigitalSystems/tasks/Task209-TestBench/simulation/modelsim/examples/q5_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling package q5_tb_sv_unit
# -- Importing package uop_utils
# -- Compiling module q5_tb
# 
# Top level modules:
# 	q5_tb
# 
# 
# 11 compiles, 0 failed with no errors.
vsim work.q1_tb
# vsim work.q1_tb 
# Start time: 20:53:22 on Oct 21,2021
# Loading sv_std.std
# Loading work.uop_utils
# Loading work.q1_tb_sv_unit
# Loading work.q1_tb
# Loading work.q1
add wave -position insertpoint  \
sim:/q1_tb/aa \
sim:/q1_tb/bb \
sim:/q1_tb/yy
run -all
# term | 1 0 | 0 
#    0 | 0 0 | 1 
#    1 | 0 1 | 0 
#    2 | 1 0 | 0 
#    3 | 1 1 | 1 
# End time: 20:53:58 on Oct 21,2021, Elapsed time: 0:00:36
# Errors: 0, Warnings: 2
