# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../wyj_test_3-4.ip_user_files/bd/wyj_test_3_4/ip/wyj_test_3_4_util_vector_logic_0_0/sim/wyj_test_3_4_util_vector_logic_0_0.v" \
"../../../../wyj_test_3-4.ip_user_files/bd/wyj_test_3_4/ip/wyj_test_3_4_util_vector_logic_0_1/sim/wyj_test_3_4_util_vector_logic_0_1.v" \
"../../../../wyj_test_3-4.ip_user_files/bd/wyj_test_3_4/ip/wyj_test_3_4_util_vector_logic_0_2/sim/wyj_test_3_4_util_vector_logic_0_2.v" \
"../../../../wyj_test_3-4.ip_user_files/bd/wyj_test_3_4/ip/wyj_test_3_4_util_vector_logic_0_3/sim/wyj_test_3_4_util_vector_logic_0_3.v" \
"../../../../wyj_test_3-4.ip_user_files/bd/wyj_test_3_4/ipshared/77b9/ip_74ls163.v" \
"../../../../wyj_test_3-4.ip_user_files/bd/wyj_test_3_4/ip/wyj_test_3_4_ls163_0_0/sim/wyj_test_3_4_ls163_0_0.v" \
"../../../../wyj_test_3-4.ip_user_files/bd/wyj_test_3_4/ip/wyj_test_3_4_ls163_0_1/sim/wyj_test_3_4_ls163_0_1.v" \
"../../../../wyj_test_3-4.ip_user_files/bd/wyj_test_3_4/sim/wyj_test_3_4.v" \
"../../../../wyj_test_3-4.gen/sources_1/bd/wyj_test_3_4/hdl/wyj_test_3_4_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
