\hypertarget{classsysCore}{
\section{sysCore Class Reference}
\label{classsysCore}\index{sysCore@{sysCore}}
}


{\ttfamily \#include $<$sysCore.h$>$}



Inheritance diagram for sysCore:


Collaboration diagram for sysCore:
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classsysCore_a1372d54e87258b1725df6c2b61aaa6fe}{sysCore} (\hyperlink{global_2global_8h_a32516e1b668a88eb546e9b6ee2e3345d}{GHz} clk\_\-frequency, \hyperlink{global_2global_8h_a6fa2e24b8a418fa215e183264cbea3aa}{WIDTH} bp\_\-width, \hyperlink{global_2global_8h_a6fa2e24b8a418fa215e183264cbea3aa}{WIDTH} fetch\_\-width, \hyperlink{global_2global_8h_a6fa2e24b8a418fa215e183264cbea3aa}{WIDTH} decode\_\-width, \hyperlink{global_2global_8h_a6fa2e24b8a418fa215e183264cbea3aa}{WIDTH} scheduler\_\-width, \hyperlink{global_2global_8h_a6fa2e24b8a418fa215e183264cbea3aa}{WIDTH} execution\_\-width, \hyperlink{global_2global_8h_a6fa2e24b8a418fa215e183264cbea3aa}{WIDTH} memory\_\-width, \hyperlink{global_2global_8h_a6fa2e24b8a418fa215e183264cbea3aa}{WIDTH} commit\_\-width, \hyperlink{global_2global_8h_a7e19a550ec11d1ed921deb20c22efb5b}{CYCLE} fetch\_\-to\_\-decode\_\-delay, \hyperlink{global_2global_8h_ad7ec63c69447a2b630929c8e0197860d}{LENGTH} fetch\_\-to\_\-decode\_\-buff\_\-len, \hyperlink{global_2global_8h_a7e19a550ec11d1ed921deb20c22efb5b}{CYCLE} fetch\_\-to\_\-bp\_\-delay, \hyperlink{global_2global_8h_ad7ec63c69447a2b630929c8e0197860d}{LENGTH} fetch\_\-to\_\-bp\_\-buff\_\-len, \hyperlink{global_2global_8h_a7e19a550ec11d1ed921deb20c22efb5b}{CYCLE} bp\_\-to\_\-fetch\_\-delay, \hyperlink{global_2global_8h_ad7ec63c69447a2b630929c8e0197860d}{LENGTH} bp\_\-to\_\-fetch\_\-buff\_\-len, \hyperlink{global_2global_8h_a7e19a550ec11d1ed921deb20c22efb5b}{CYCLE} decode\_\-to\_\-scheduler\_\-delay, \hyperlink{global_2global_8h_ad7ec63c69447a2b630929c8e0197860d}{LENGTH} decode\_\-to\_\-scheduler\_\-buff\_\-len, \hyperlink{global_2global_8h_a7e19a550ec11d1ed921deb20c22efb5b}{CYCLE} scheduler\_\-to\_\-execution\_\-delay, \hyperlink{global_2global_8h_ad7ec63c69447a2b630929c8e0197860d}{LENGTH} scheduler\_\-to\_\-execution\_\-buff\_\-len, \hyperlink{global_2global_8h_a7e19a550ec11d1ed921deb20c22efb5b}{CYCLE} execution\_\-to\_\-scheduler\_\-delay, \hyperlink{global_2global_8h_ad7ec63c69447a2b630929c8e0197860d}{LENGTH} execution\_\-to\_\-scheduler\_\-buff\_\-len, \hyperlink{global_2global_8h_a7e19a550ec11d1ed921deb20c22efb5b}{CYCLE} execution\_\-to\_\-memory\_\-delay, \hyperlink{global_2global_8h_ad7ec63c69447a2b630929c8e0197860d}{LENGTH} execution\_\-to\_\-memory\_\-buff\_\-len, \hyperlink{global_2global_8h_a7e19a550ec11d1ed921deb20c22efb5b}{CYCLE} memory\_\-to\_\-scheduler\_\-delay, \hyperlink{global_2global_8h_ad7ec63c69447a2b630929c8e0197860d}{LENGTH} memory\_\-to\_\-scheduler\_\-buff\_\-len, \hyperlink{global_2global_8h_a7e19a550ec11d1ed921deb20c22efb5b}{CYCLE} commit\_\-to\_\-bp\_\-delay, \hyperlink{global_2global_8h_ad7ec63c69447a2b630929c8e0197860d}{LENGTH} commit\_\-to\_\-bp\_\-buff\_\-len, \hyperlink{global_2global_8h_a7e19a550ec11d1ed921deb20c22efb5b}{CYCLE} commit\_\-to\_\-scheduler\_\-delay, \hyperlink{global_2global_8h_ad7ec63c69447a2b630929c8e0197860d}{LENGTH} commit\_\-to\_\-scheduler\_\-buff\_\-len)
\item 
\hyperlink{classsysCore_a4bc59653314c1a0f57a857e704b4b36c}{$\sim$sysCore} ()
\item 
void \hyperlink{classsysCore_a329e1539dcc7da668fb0d6237368922f}{runCore} ()
\end{DoxyCompactItemize}


\subsection{Constructor \& Destructor Documentation}
\hypertarget{classsysCore_a1372d54e87258b1725df6c2b61aaa6fe}{
\index{sysCore@{sysCore}!sysCore@{sysCore}}
\index{sysCore@{sysCore}!sysCore@{sysCore}}
\subsubsection[{sysCore}]{\setlength{\rightskip}{0pt plus 5cm}sysCore::sysCore (
\begin{DoxyParamCaption}
\item[{{\bf GHz}}]{clk\_\-frequency, }
\item[{{\bf WIDTH}}]{bp\_\-width, }
\item[{{\bf WIDTH}}]{fetch\_\-width, }
\item[{{\bf WIDTH}}]{decode\_\-width, }
\item[{{\bf WIDTH}}]{scheduler\_\-width, }
\item[{{\bf WIDTH}}]{execution\_\-width, }
\item[{{\bf WIDTH}}]{memory\_\-width, }
\item[{{\bf WIDTH}}]{commit\_\-width, }
\item[{{\bf CYCLE}}]{fetch\_\-to\_\-decode\_\-delay, }
\item[{{\bf LENGTH}}]{fetch\_\-to\_\-decode\_\-buff\_\-len, }
\item[{{\bf CYCLE}}]{fetch\_\-to\_\-bp\_\-delay, }
\item[{{\bf LENGTH}}]{fetch\_\-to\_\-bp\_\-buff\_\-len, }
\item[{{\bf CYCLE}}]{bp\_\-to\_\-fetch\_\-delay, }
\item[{{\bf LENGTH}}]{bp\_\-to\_\-fetch\_\-buff\_\-len, }
\item[{{\bf CYCLE}}]{decode\_\-to\_\-scheduler\_\-delay, }
\item[{{\bf LENGTH}}]{decode\_\-to\_\-scheduler\_\-buff\_\-len, }
\item[{{\bf CYCLE}}]{scheduler\_\-to\_\-execution\_\-delay, }
\item[{{\bf LENGTH}}]{scheduler\_\-to\_\-execution\_\-buff\_\-len, }
\item[{{\bf CYCLE}}]{execution\_\-to\_\-scheduler\_\-delay, }
\item[{{\bf LENGTH}}]{execution\_\-to\_\-scheduler\_\-buff\_\-len, }
\item[{{\bf CYCLE}}]{execution\_\-to\_\-memory\_\-delay, }
\item[{{\bf LENGTH}}]{execution\_\-to\_\-memory\_\-buff\_\-len, }
\item[{{\bf CYCLE}}]{memory\_\-to\_\-scheduler\_\-delay, }
\item[{{\bf LENGTH}}]{memory\_\-to\_\-scheduler\_\-buff\_\-len, }
\item[{{\bf CYCLE}}]{commit\_\-to\_\-bp\_\-delay, }
\item[{{\bf LENGTH}}]{commit\_\-to\_\-bp\_\-buff\_\-len, }
\item[{{\bf CYCLE}}]{commit\_\-to\_\-scheduler\_\-delay, }
\item[{{\bf LENGTH}}]{commit\_\-to\_\-scheduler\_\-buff\_\-len}
\end{DoxyParamCaption}
)}}
\label{classsysCore_a1372d54e87258b1725df6c2b61aaa6fe}

\begin{DoxyCode}
        : unit("SysCore"),
      _fetch_to_decode_delay (fetch_to_decode_delay),
          _fetch_to_decode_buff_len (fetch_to_decode_buff_len),
          _fetch_to_bp_delay (fetch_to_bp_delay),
          _fetch_to_bp_buff_len (fetch_to_bp_buff_len),
          _bp_to_fetch_delay (bp_to_fetch_delay),
          _bp_to_fetch_buff_len (bp_to_fetch_buff_len),
          _decode_to_scheduler_delay (decode_to_scheduler_delay),
          _decode_to_scheduler_buff_len (decode_to_scheduler_buff_len),
          _scheduler_to_execution_delay (scheduler_to_execution_delay),
          _scheduler_to_execution_buff_len (scheduler_to_execution_buff_len),
          _execution_to_scheduler_delay (execution_to_scheduler_delay),
          _execution_to_scheduler_buff_len (execution_to_scheduler_buff_len),
          _execution_to_memory_delay (execution_to_memory_delay),
          _execution_to_memory_buff_len (execution_to_memory_buff_len),
          _memory_to_scheduler_delay (memory_to_scheduler_delay),
          _memory_to_scheduler_buff_len (memory_to_scheduler_buff_len),
          _commit_to_bp_delay (commit_to_bp_delay),
          _commit_to_bp_buff_len (commit_to_bp_buff_len),
          _commit_to_scheduler_delay (commit_to_scheduler_delay),
          _commit_to_scheduler_buff_len (commit_to_scheduler_buff_len),
      // INIT PORTS
      _bp_to_fetch_port (bp_to_fetch_buff_len, bp_to_fetch_delay, "bp_to_fetch_po
      rt"),
      _fetch_to_bp_port (fetch_to_bp_buff_len, fetch_to_bp_delay, "fetch_to_bp_po
      rt"),
      _fetch_to_decode_port (fetch_to_decode_buff_len, fetch_to_decode_delay, "fe
      tch_to_decode_port"),
      _decode_to_scheduler_port (decode_to_scheduler_buff_len, decode_to_schedule
      r_delay, "decode_to_scheduler_port"),
      _scheduler_to_execution_port (scheduler_to_execution_buff_len, scheduler_to
      _execution_delay, "scheduler_to_execution_port"),
      _execution_to_scheduler_port (execution_to_scheduler_buff_len, execution_to
      _scheduler_delay, "execution_to_scheduler_port"),
      _execution_to_memory_port (execution_to_memory_buff_len, execution_to_memor
      y_delay, "execution_to_memory_port"),
      _memory_to_scheduler_port (memory_to_scheduler_buff_len, memory_to_schedule
      r_delay, "memory_to_scheduler_port"),
      _commit_to_bp_port (commit_to_bp_buff_len, commit_to_bp_delay, "commit_to_b
      p_port"),
      _commit_to_scheduler_port (commit_to_scheduler_buff_len, commit_to_schedule
      r_delay, "commit_to_scheduler_port"),
          _clk (clk_frequency)
{
    _iROB = new CAMtable<dynInstruction*>(50, 4, 4, "iROB");
    // INIT STAGES
    dbg.print (DBG_CORE, "%s: Constructing CPU Stages", _c_name.c_str ());
    _bp = new branchPred (_fetch_to_bp_port, _bp_to_fetch_port, bp_width, "branch
      Pred");
    _fetch = new fetch (_bp_to_fetch_port, _fetch_to_decode_port, _fetch_to_bp_po
      rt, fetch_width, "fetch");
    _decode = new decode (_fetch_to_decode_port, _decode_to_scheduler_port, decod
      e_width, "decode");
    _scheduler = new scheduler (_decode_to_scheduler_port, _execution_to_schedule
      r_port, _memory_to_scheduler_port, _scheduler_to_execution_port, _iROB, scheduler
      _width, "schedule");
    _execution = new execution (_scheduler_to_execution_port, _execution_to_sched
      uler_port, _execution_to_memory_port, _iROB, execution_width, "execution");
    _memory = new memory (_execution_to_memory_port, _memory_to_scheduler_port, _
      iROB, memory_width, "memory");
    _commit = new commit (_commit_to_bp_port, _commit_to_scheduler_port, _iROB, c
      ommit_width, "commit");
}
\end{DoxyCode}


Here is the call graph for this function:


\hypertarget{classsysCore_a4bc59653314c1a0f57a857e704b4b36c}{
\index{sysCore@{sysCore}!$\sim$sysCore@{$\sim$sysCore}}
\index{$\sim$sysCore@{$\sim$sysCore}!sysCore@{sysCore}}
\subsubsection[{$\sim$sysCore}]{\setlength{\rightskip}{0pt plus 5cm}sysCore::$\sim$sysCore (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}
\label{classsysCore_a4bc59653314c1a0f57a857e704b4b36c}

\begin{DoxyCode}
                   {
    delete _iROB;
    delete _bp;
    delete _fetch;
    delete _decode;
    delete _scheduler;
    delete _execution;
}
\end{DoxyCode}


\subsection{Member Function Documentation}
\hypertarget{classsysCore_a329e1539dcc7da668fb0d6237368922f}{
\index{sysCore@{sysCore}!runCore@{runCore}}
\index{runCore@{runCore}!sysCore@{sysCore}}
\subsubsection[{runCore}]{\setlength{\rightskip}{0pt plus 5cm}void sysCore::runCore (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}
\label{classsysCore_a329e1539dcc7da668fb0d6237368922f}

\begin{DoxyCode}
                       {
        while (true) {
                _clk.tick ();
        dbg.print (DBG_CORE, "\n** CYCLE %d **\n", _clk.now ());
            _commit->doCOMMIT (_clk);
            _memory->doMEMORY (_clk);
            _execution->doEXECUTION (_clk);
        if (g_var.g_pipe_state == PIPE_SQUASH_ROB) _commit->squash (_clk);
            _scheduler->doSCHEDULER (_clk);
            _decode->doDECODE (_clk);
            if (_fetch->doFETCH (_clk) == FRONT_END && g_var.g_pipe_state == 
      PIPE_NORMAL) {
            dbg.print (DBG_CORE, "SWITCH TO FRONTEND\n");
            break;
        }
        _bp->doBP (_clk);
        }
}
\end{DoxyCode}


Here is the call graph for this function:




Here is the caller graph for this function:




The documentation for this class was generated from the following files:\begin{DoxyCompactItemize}
\item 
/home/milad/esc\_\-project/svn/PARS/src/backend/ino/\hyperlink{ino_2sysCore_8h}{sysCore.h}\item 
/home/milad/esc\_\-project/svn/PARS/src/backend/ino/\hyperlink{ino_2sysCore_8cpp}{sysCore.cpp}\end{DoxyCompactItemize}
