vcom -work work -2002 -explicit -stats=none {C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/procedures/timer.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity timer
-- Compiling architecture rtl of timer


vsim -gui work.timer_tb
vsim -gui work.timer_tb 
Start time: 22:16:23 on Oct 02,2024
Loading std.standard
Loading std.textio(body)
Loading ieee.std_logic_1164(body)
Loading ieee.numeric_std(body)
Loading work.timer_tb(sim)
Loading work.timer(rtl)
view -new wave
-new not supported on PE
add wave -position insertpoint  \
sim:/timer_tb/i_timer/clk \
sim:/timer_tb/i_timer/seconds \
sim:/timer_tb/i_timer/minutes \
sim:/timer_tb/i_timer/hours \
sim:/timer_tb/i_timer/periods
run 26 hr
run 26 hr
restart
** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run 26 hr
GetModuleFileName: The specified module could not be found.


restart 
run 30 hr
GetModuleFileName: The specified module could not be found.


vcom -work work -2002 -explicit -stats=none {C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/procedures/timer.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity timer
-- Compiling architecture rtl of timer


restart
** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
Loading work.timer(rtl)
run 30 hr
GetModuleFileName: The specified module could not be found.


vcom -work work -2002 -explicit -stats=none {C:/Users/Choaib ELMADI/Downloads/D.I.F.Y/7. Electronics/2. FPGA/Getting Started with VHDL/Docs/procedures/timer.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity timer
-- Compiling architecture rtl of timer


restart
** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
Loading work.timer(rtl)
run 30 hr
GetModuleFileName: The specified module could not be found.


End time: 22:34:10 on Oct 02,2024, Elapsed time: 0:17:47
Errors: 0, Warnings: 1
