

================================================================
== Vivado HLS Report for 'DCT_Quant'
================================================================
* Date:           Fri Oct 30 22:32:24 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.46|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |  337|  1233|  337|  1233|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- row     |   336|   336|        42|          -|          -|     8|    no    |
        | + col    |    40|    40|         5|          -|          -|     8|    no    |
        |- row     |  1232|  1232|       154|          -|          -|     8|    no    |
        | + col    |   152|   152|        19|          -|          -|     8|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 26
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!function_read & !exitcond1_i3)
	22  / (function_read & !exitcond1_i)
3 --> 
	4  / (!exitcond_i6)
	2  / (exitcond_i6)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	3  / true
22 --> 
	23  / (!exitcond_i)
	2  / (exitcond_i)
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	22  / true
* FSM state operations: 

 <State 1>: 2.61ns
ST_1: function_read [1/1] 1.04ns
:0  %function_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %function_r)

ST_1: stg_28 [1/1] 1.57ns
:1  br i1 %function_read, label %.preheader2, label %.preheader


 <State 2>: 1.88ns
ST_2: i_i2 [1/1] 0.00ns
.preheader:0  %i_i2 = phi i4 [ %i_1, %8 ], [ 0, %0 ]

ST_2: exitcond1_i3 [1/1] 1.88ns
.preheader:1  %exitcond1_i3 = icmp eq i4 %i_i2, -8

ST_2: empty_6 [1/1] 0.00ns
.preheader:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: i_1 [1/1] 0.80ns
.preheader:3  %i_1 = add i4 %i_i2, 1

ST_2: stg_33 [1/1] 0.00ns
.preheader:4  br i1 %exitcond1_i3, label %DOT_Multiply.exit, label %5

ST_2: stg_34 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str8) nounwind

ST_2: tmp_1_i [1/1] 0.00ns
:1  %tmp_1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str8)

ST_2: tmp_1 [1/1] 0.00ns
:2  %tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_i2, i3 0)

ST_2: p_addr_cast [1/1] 0.00ns
:3  %p_addr_cast = zext i7 %tmp_1 to i8

ST_2: stg_38 [1/1] 1.57ns
:4  br label %6

ST_2: i_i [1/1] 0.00ns
.preheader2:0  %i_i = phi i4 [ %i, %4 ], [ 0, %0 ]

ST_2: exitcond1_i [1/1] 1.88ns
.preheader2:1  %exitcond1_i = icmp eq i4 %i_i, -8

ST_2: empty [1/1] 0.00ns
.preheader2:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: i [1/1] 0.80ns
.preheader2:3  %i = add i4 %i_i, 1

ST_2: stg_43 [1/1] 0.00ns
.preheader2:4  br i1 %exitcond1_i, label %DOT_Multiply.exit, label %1

ST_2: stg_44 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str8) nounwind

ST_2: tmp_3_i [1/1] 0.00ns
:1  %tmp_3_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str8)

ST_2: tmp [1/1] 0.00ns
:2  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_i, i3 0)

ST_2: p_addr2_cast [1/1] 0.00ns
:3  %p_addr2_cast = zext i7 %tmp to i8

ST_2: stg_48 [1/1] 1.57ns
:4  br label %2

ST_2: stg_49 [1/1] 0.00ns
DOT_Multiply.exit:0  ret void


 <State 3>: 4.43ns
ST_3: j_i5 [1/1] 0.00ns
:0  %j_i5 = phi i4 [ 0, %5 ], [ %j_1, %7 ]

ST_3: exitcond_i6 [1/1] 1.88ns
:1  %exitcond_i6 = icmp eq i4 %j_i5, -8

ST_3: empty_7 [1/1] 0.00ns
:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_3: j_1 [1/1] 0.80ns
:3  %j_1 = add i4 %j_i5, 1

ST_3: stg_54 [1/1] 0.00ns
:4  br i1 %exitcond_i6, label %8, label %7

ST_3: tmp_i7_trn_cast [1/1] 0.00ns
:1  %tmp_i7_trn_cast = zext i4 %j_i5 to i8

ST_3: p_addr1 [1/1] 1.72ns
:2  %p_addr1 = add i8 %tmp_i7_trn_cast, %p_addr_cast

ST_3: tmp_3 [1/1] 0.00ns
:3  %tmp_3 = zext i8 %p_addr1 to i64

ST_3: X_addr_1 [1/1] 0.00ns
:4  %X_addr_1 = getelementptr [64 x float]* %X, i64 0, i64 %tmp_3

ST_3: X_load_1 [2/2] 2.71ns
:5  %X_load_1 = load float* %X_addr_1, align 4

ST_3: empty_8 [1/1] 0.00ns
:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str8, i32 %tmp_1_i)

ST_3: stg_61 [1/1] 0.00ns
:1  br label %.preheader


 <State 4>: 2.71ns
ST_4: X_load_1 [1/2] 2.71ns
:5  %X_load_1 = load float* %X_addr_1, align 4

ST_4: QMatrix_addr_1 [1/1] 0.00ns
:6  %QMatrix_addr_1 = getelementptr [64 x float]* @QMatrix, i64 0, i64 %tmp_3

ST_4: QMatrix_load_1 [2/2] 2.39ns
:7  %QMatrix_load_1 = load float* %QMatrix_addr_1, align 4


 <State 5>: 8.46ns
ST_5: QMatrix_load_1 [1/2] 2.39ns
:7  %QMatrix_load_1 = load float* %QMatrix_addr_1, align 4

ST_5: tmp_3_i1 [16/16] 6.08ns
:8  %tmp_3_i1 = fdiv float %X_load_1, %QMatrix_load_1


 <State 6>: 6.08ns
ST_6: tmp_3_i1 [15/16] 6.08ns
:8  %tmp_3_i1 = fdiv float %X_load_1, %QMatrix_load_1


 <State 7>: 6.08ns
ST_7: tmp_3_i1 [14/16] 6.08ns
:8  %tmp_3_i1 = fdiv float %X_load_1, %QMatrix_load_1


 <State 8>: 6.08ns
ST_8: tmp_3_i1 [13/16] 6.08ns
:8  %tmp_3_i1 = fdiv float %X_load_1, %QMatrix_load_1


 <State 9>: 6.08ns
ST_9: tmp_3_i1 [12/16] 6.08ns
:8  %tmp_3_i1 = fdiv float %X_load_1, %QMatrix_load_1


 <State 10>: 6.08ns
ST_10: tmp_3_i1 [11/16] 6.08ns
:8  %tmp_3_i1 = fdiv float %X_load_1, %QMatrix_load_1


 <State 11>: 6.08ns
ST_11: tmp_3_i1 [10/16] 6.08ns
:8  %tmp_3_i1 = fdiv float %X_load_1, %QMatrix_load_1


 <State 12>: 6.08ns
ST_12: tmp_3_i1 [9/16] 6.08ns
:8  %tmp_3_i1 = fdiv float %X_load_1, %QMatrix_load_1


 <State 13>: 6.08ns
ST_13: tmp_3_i1 [8/16] 6.08ns
:8  %tmp_3_i1 = fdiv float %X_load_1, %QMatrix_load_1


 <State 14>: 6.08ns
ST_14: tmp_3_i1 [7/16] 6.08ns
:8  %tmp_3_i1 = fdiv float %X_load_1, %QMatrix_load_1


 <State 15>: 6.08ns
ST_15: tmp_3_i1 [6/16] 6.08ns
:8  %tmp_3_i1 = fdiv float %X_load_1, %QMatrix_load_1


 <State 16>: 6.08ns
ST_16: tmp_3_i1 [5/16] 6.08ns
:8  %tmp_3_i1 = fdiv float %X_load_1, %QMatrix_load_1


 <State 17>: 6.08ns
ST_17: tmp_3_i1 [4/16] 6.08ns
:8  %tmp_3_i1 = fdiv float %X_load_1, %QMatrix_load_1


 <State 18>: 6.08ns
ST_18: tmp_3_i1 [3/16] 6.08ns
:8  %tmp_3_i1 = fdiv float %X_load_1, %QMatrix_load_1


 <State 19>: 6.08ns
ST_19: tmp_3_i1 [2/16] 6.08ns
:8  %tmp_3_i1 = fdiv float %X_load_1, %QMatrix_load_1


 <State 20>: 6.08ns
ST_20: tmp_3_i1 [1/16] 6.08ns
:8  %tmp_3_i1 = fdiv float %X_load_1, %QMatrix_load_1


 <State 21>: 2.71ns
ST_21: stg_82 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str9) nounwind

ST_21: Y_addr_1 [1/1] 0.00ns
:9  %Y_addr_1 = getelementptr [64 x float]* %Y, i64 0, i64 %tmp_3

ST_21: stg_84 [1/1] 2.71ns
:10  store float %tmp_3_i1, float* %Y_addr_1, align 4

ST_21: stg_85 [1/1] 0.00ns
:11  br label %6


 <State 22>: 4.43ns
ST_22: j_i [1/1] 0.00ns
:0  %j_i = phi i4 [ 0, %1 ], [ %j, %3 ]

ST_22: exitcond_i [1/1] 1.88ns
:1  %exitcond_i = icmp eq i4 %j_i, -8

ST_22: empty_4 [1/1] 0.00ns
:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_22: j [1/1] 0.80ns
:3  %j = add i4 %j_i, 1

ST_22: stg_90 [1/1] 0.00ns
:4  br i1 %exitcond_i, label %4, label %3

ST_22: tmp_i_trn_cast [1/1] 0.00ns
:1  %tmp_i_trn_cast = zext i4 %j_i to i8

ST_22: p_addr3 [1/1] 1.72ns
:2  %p_addr3 = add i8 %tmp_i_trn_cast, %p_addr2_cast

ST_22: tmp_2 [1/1] 0.00ns
:3  %tmp_2 = zext i8 %p_addr3 to i64

ST_22: X_addr [1/1] 0.00ns
:4  %X_addr = getelementptr [64 x float]* %X, i64 0, i64 %tmp_2

ST_22: X_load [2/2] 2.71ns
:5  %X_load = load float* %X_addr, align 4

ST_22: QMatrix_addr [1/1] 0.00ns
:6  %QMatrix_addr = getelementptr [64 x float]* @QMatrix, i64 0, i64 %tmp_2

ST_22: QMatrix_load [2/2] 2.39ns
:7  %QMatrix_load = load float* %QMatrix_addr, align 4

ST_22: empty_5 [1/1] 0.00ns
:0  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str8, i32 %tmp_3_i)

ST_22: stg_99 [1/1] 0.00ns
:1  br label %.preheader2


 <State 23>: 8.41ns
ST_23: X_load [1/2] 2.71ns
:5  %X_load = load float* %X_addr, align 4

ST_23: QMatrix_load [1/2] 2.39ns
:7  %QMatrix_load = load float* %QMatrix_addr, align 4

ST_23: tmp_5_i [4/4] 5.70ns
:8  %tmp_5_i = fmul float %X_load, %QMatrix_load


 <State 24>: 5.70ns
ST_24: tmp_5_i [3/4] 5.70ns
:8  %tmp_5_i = fmul float %X_load, %QMatrix_load


 <State 25>: 5.70ns
ST_25: tmp_5_i [2/4] 5.70ns
:8  %tmp_5_i = fmul float %X_load, %QMatrix_load


 <State 26>: 8.41ns
ST_26: stg_105 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str9) nounwind

ST_26: tmp_5_i [1/4] 5.70ns
:8  %tmp_5_i = fmul float %X_load, %QMatrix_load

ST_26: Y_addr [1/1] 0.00ns
:9  %Y_addr = getelementptr [64 x float]* %Y, i64 0, i64 %tmp_2

ST_26: stg_108 [1/1] 2.71ns
:10  store float %tmp_5_i, float* %Y_addr, align 4

ST_26: stg_109 [1/1] 0.00ns
:11  br label %2



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0xfdfa4d0; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ function_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xfdfa560; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0xfdfa5f0; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ QMatrix]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0xfdfa680; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
function_read   (read             ) [ 001111111111111111111111111]
stg_28          (br               ) [ 011111111111111111111111111]
i_i2            (phi              ) [ 001000000000000000000000000]
exitcond1_i3    (icmp             ) [ 001111111111111111111111111]
empty_6         (speclooptripcount) [ 000000000000000000000000000]
i_1             (add              ) [ 011111111111111111111111111]
stg_33          (br               ) [ 000000000000000000000000000]
stg_34          (specloopname     ) [ 000000000000000000000000000]
tmp_1_i         (specregionbegin  ) [ 000111111111111111111100000]
tmp_1           (bitconcatenate   ) [ 000000000000000000000000000]
p_addr_cast     (zext             ) [ 000111111111111111111100000]
stg_38          (br               ) [ 001111111111111111111111111]
i_i             (phi              ) [ 001000000000000000000000000]
exitcond1_i     (icmp             ) [ 001111111111111111111111111]
empty           (speclooptripcount) [ 000000000000000000000000000]
i               (add              ) [ 011111111111111111111111111]
stg_43          (br               ) [ 000000000000000000000000000]
stg_44          (specloopname     ) [ 000000000000000000000000000]
tmp_3_i         (specregionbegin  ) [ 000000000000000000000011111]
tmp             (bitconcatenate   ) [ 000000000000000000000000000]
p_addr2_cast    (zext             ) [ 000000000000000000000011111]
stg_48          (br               ) [ 001111111111111111111111111]
stg_49          (ret              ) [ 000000000000000000000000000]
j_i5            (phi              ) [ 000100000000000000000000000]
exitcond_i6     (icmp             ) [ 001111111111111111111111111]
empty_7         (speclooptripcount) [ 000000000000000000000000000]
j_1             (add              ) [ 001111111111111111111111111]
stg_54          (br               ) [ 000000000000000000000000000]
tmp_i7_trn_cast (zext             ) [ 000000000000000000000000000]
p_addr1         (add              ) [ 000000000000000000000000000]
tmp_3           (zext             ) [ 000011111111111111111100000]
X_addr_1        (getelementptr    ) [ 000010000000000000000000000]
empty_8         (specregionend    ) [ 000000000000000000000000000]
stg_61          (br               ) [ 011111111111111111111111111]
X_load_1        (load             ) [ 000001111111111111111000000]
QMatrix_addr_1  (getelementptr    ) [ 000001000000000000000000000]
QMatrix_load_1  (load             ) [ 000000111111111111111000000]
tmp_3_i1        (fdiv             ) [ 000000000000000000000100000]
stg_82          (specloopname     ) [ 000000000000000000000000000]
Y_addr_1        (getelementptr    ) [ 000000000000000000000000000]
stg_84          (store            ) [ 000000000000000000000000000]
stg_85          (br               ) [ 001111111111111111111111111]
j_i             (phi              ) [ 000000000000000000000010000]
exitcond_i      (icmp             ) [ 001111111111111111111111111]
empty_4         (speclooptripcount) [ 000000000000000000000000000]
j               (add              ) [ 001111111111111111111111111]
stg_90          (br               ) [ 000000000000000000000000000]
tmp_i_trn_cast  (zext             ) [ 000000000000000000000000000]
p_addr3         (add              ) [ 000000000000000000000000000]
tmp_2           (zext             ) [ 000000000000000000000001111]
X_addr          (getelementptr    ) [ 000000000000000000000001000]
QMatrix_addr    (getelementptr    ) [ 000000000000000000000001000]
empty_5         (specregionend    ) [ 000000000000000000000000000]
stg_99          (br               ) [ 011111111111111111111111111]
X_load          (load             ) [ 000000000000000000000000111]
QMatrix_load    (load             ) [ 000000000000000000000000111]
stg_105         (specloopname     ) [ 000000000000000000000000000]
tmp_5_i         (fmul             ) [ 000000000000000000000000000]
Y_addr          (getelementptr    ) [ 000000000000000000000000000]
stg_108         (store            ) [ 000000000000000000000000000]
stg_109         (br               ) [ 001111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="function_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="function_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="QMatrix">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="QMatrix"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="function_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="function_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="X_addr_1_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="8" slack="0"/>
<pin id="46" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_addr_1/3 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="6" slack="0"/>
<pin id="51" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="52" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_load_1/3 X_load/22 "/>
</bind>
</comp>

<comp id="54" class="1004" name="QMatrix_addr_1_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="8" slack="1"/>
<pin id="58" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="QMatrix_addr_1/4 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="6" slack="0"/>
<pin id="63" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="64" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="QMatrix_load_1/4 QMatrix_load/22 "/>
</bind>
</comp>

<comp id="66" class="1004" name="Y_addr_1_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="8" slack="18"/>
<pin id="70" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Y_addr_1/21 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="6" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="0"/>
<pin id="76" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_84/21 stg_108/26 "/>
</bind>
</comp>

<comp id="78" class="1004" name="X_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="8" slack="0"/>
<pin id="82" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_addr/22 "/>
</bind>
</comp>

<comp id="86" class="1004" name="QMatrix_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="8" slack="0"/>
<pin id="90" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="QMatrix_addr/22 "/>
</bind>
</comp>

<comp id="94" class="1004" name="Y_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="8" slack="4"/>
<pin id="98" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Y_addr/26 "/>
</bind>
</comp>

<comp id="102" class="1005" name="i_i2_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="1"/>
<pin id="104" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_i2 (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_i2_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="1" slack="1"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i2/2 "/>
</bind>
</comp>

<comp id="113" class="1005" name="i_i_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="1"/>
<pin id="115" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="i_i_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="0"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="1" slack="1"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/2 "/>
</bind>
</comp>

<comp id="124" class="1005" name="j_i5_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="1"/>
<pin id="126" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_i5 (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="j_i5_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="4" slack="0"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i5/3 "/>
</bind>
</comp>

<comp id="135" class="1005" name="j_i_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="1"/>
<pin id="137" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="j_i_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="4" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/22 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_5_i/23 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_3_i1/5 "/>
</bind>
</comp>

<comp id="159" class="1005" name="reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_load_1 X_load "/>
</bind>
</comp>

<comp id="165" class="1005" name="reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="QMatrix_load_1 QMatrix_load "/>
</bind>
</comp>

<comp id="171" class="1004" name="exitcond1_i3_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="0" index="1" bw="4" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i3/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="i_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="7" slack="0"/>
<pin id="185" dir="0" index="1" bw="4" slack="0"/>
<pin id="186" dir="0" index="2" bw="1" slack="0"/>
<pin id="187" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="p_addr_cast_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="0"/>
<pin id="193" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr_cast/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="exitcond1_i_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="0" index="1" bw="4" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="i_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="0"/>
<pin id="209" dir="0" index="1" bw="4" slack="0"/>
<pin id="210" dir="0" index="2" bw="1" slack="0"/>
<pin id="211" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="p_addr2_cast_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="7" slack="0"/>
<pin id="217" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr2_cast/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="exitcond_i6_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="0" index="1" bw="4" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i6/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="j_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_i7_trn_cast_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="0"/>
<pin id="233" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i7_trn_cast/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="p_addr1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="0" index="1" bw="7" slack="1"/>
<pin id="238" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr1/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_3_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="exitcond_i_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="0"/>
<pin id="247" dir="0" index="1" bw="4" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/22 "/>
</bind>
</comp>

<comp id="251" class="1004" name="j_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/22 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_i_trn_cast_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_trn_cast/22 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_addr3_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="0" index="1" bw="7" slack="1"/>
<pin id="264" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr3/22 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/22 "/>
</bind>
</comp>

<comp id="272" class="1005" name="function_read_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="function_read "/>
</bind>
</comp>

<comp id="279" class="1005" name="i_1_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="0"/>
<pin id="281" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="284" class="1005" name="p_addr_cast_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="1"/>
<pin id="286" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_cast "/>
</bind>
</comp>

<comp id="292" class="1005" name="i_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="0"/>
<pin id="294" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="297" class="1005" name="p_addr2_cast_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="1"/>
<pin id="299" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_addr2_cast "/>
</bind>
</comp>

<comp id="305" class="1005" name="j_1_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="310" class="1005" name="tmp_3_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="1"/>
<pin id="312" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="316" class="1005" name="X_addr_1_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="6" slack="1"/>
<pin id="318" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="X_addr_1 "/>
</bind>
</comp>

<comp id="321" class="1005" name="QMatrix_addr_1_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="6" slack="1"/>
<pin id="323" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="QMatrix_addr_1 "/>
</bind>
</comp>

<comp id="326" class="1005" name="tmp_3_i1_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i1 "/>
</bind>
</comp>

<comp id="334" class="1005" name="j_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="0"/>
<pin id="336" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="339" class="1005" name="tmp_2_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="64" slack="4"/>
<pin id="341" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="344" class="1005" name="X_addr_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="6" slack="1"/>
<pin id="346" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="X_addr "/>
</bind>
</comp>

<comp id="349" class="1005" name="QMatrix_addr_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="6" slack="1"/>
<pin id="351" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="QMatrix_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="8" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="30" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="42" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="30" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="30" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="30" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="78" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="30" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="86" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="30" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="94" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="10" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="151"><net_src comp="147" pin="2"/><net_sink comp="73" pin=1"/></net>

<net id="152"><net_src comp="49" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="61" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="158"><net_src comp="61" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="49" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="159" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="168"><net_src comp="61" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="170"><net_src comp="165" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="175"><net_src comp="106" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="12" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="106" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="18" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="188"><net_src comp="26" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="106" pin="4"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="28" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="194"><net_src comp="183" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="117" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="12" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="117" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="18" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="212"><net_src comp="26" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="117" pin="4"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="28" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="218"><net_src comp="207" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="128" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="12" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="128" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="18" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="128" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="235" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="249"><net_src comp="139" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="12" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="139" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="18" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="139" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="257" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="261" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="275"><net_src comp="36" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="177" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="287"><net_src comp="191" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="295"><net_src comp="201" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="300"><net_src comp="215" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="308"><net_src comp="225" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="313"><net_src comp="240" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="319"><net_src comp="42" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="324"><net_src comp="54" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="329"><net_src comp="154" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="337"><net_src comp="251" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="342"><net_src comp="266" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="347"><net_src comp="78" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="352"><net_src comp="86" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="61" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		exitcond1_i3 : 1
		i_1 : 1
		stg_33 : 2
		tmp_1 : 1
		p_addr_cast : 2
		exitcond1_i : 1
		i : 1
		stg_43 : 2
		tmp : 1
		p_addr2_cast : 2
	State 3
		exitcond_i6 : 1
		j_1 : 1
		stg_54 : 2
		tmp_i7_trn_cast : 1
		p_addr1 : 2
		tmp_3 : 3
		X_addr_1 : 4
		X_load_1 : 5
	State 4
		QMatrix_load_1 : 1
	State 5
		tmp_3_i1 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		stg_84 : 1
	State 22
		exitcond_i : 1
		j : 1
		stg_90 : 2
		tmp_i_trn_cast : 1
		p_addr3 : 2
		tmp_2 : 3
		X_addr : 4
		X_load : 5
		QMatrix_addr : 4
		QMatrix_load : 5
	State 23
		tmp_5_i : 1
	State 24
	State 25
	State 26
		stg_108 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   fdiv   |        grp_fu_154        |    0    |   761   |   994   |
|----------|--------------------------|---------|---------|---------|
|   fmul   |        grp_fu_147        |    3    |   143   |   321   |
|----------|--------------------------|---------|---------|---------|
|          |        i_1_fu_177        |    0    |    0    |    4    |
|          |         i_fu_201         |    0    |    0    |    4    |
|    add   |        j_1_fu_225        |    0    |    0    |    4    |
|          |      p_addr1_fu_235      |    0    |    0    |    7    |
|          |         j_fu_251         |    0    |    0    |    4    |
|          |      p_addr3_fu_261      |    0    |    0    |    7    |
|----------|--------------------------|---------|---------|---------|
|          |    exitcond1_i3_fu_171   |    0    |    0    |    2    |
|   icmp   |    exitcond1_i_fu_195    |    0    |    0    |    2    |
|          |    exitcond_i6_fu_219    |    0    |    0    |    2    |
|          |     exitcond_i_fu_245    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|   read   | function_read_read_fu_36 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|       tmp_1_fu_183       |    0    |    0    |    0    |
|          |        tmp_fu_207        |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    p_addr_cast_fu_191    |    0    |    0    |    0    |
|          |    p_addr2_cast_fu_215   |    0    |    0    |    0    |
|   zext   |  tmp_i7_trn_cast_fu_231  |    0    |    0    |    0    |
|          |       tmp_3_fu_240       |    0    |    0    |    0    |
|          |   tmp_i_trn_cast_fu_257  |    0    |    0    |    0    |
|          |       tmp_2_fu_266       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    3    |   904   |   1353  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|QMatrix_addr_1_reg_321|    6   |
| QMatrix_addr_reg_349 |    6   |
|   X_addr_1_reg_316   |    6   |
|    X_addr_reg_344    |    6   |
| function_read_reg_272|    1   |
|      i_1_reg_279     |    4   |
|     i_i2_reg_102     |    4   |
|      i_i_reg_113     |    4   |
|       i_reg_292      |    4   |
|      j_1_reg_305     |    4   |
|     j_i5_reg_124     |    4   |
|      j_i_reg_135     |    4   |
|       j_reg_334      |    4   |
| p_addr2_cast_reg_297 |    8   |
|  p_addr_cast_reg_284 |    8   |
|        reg_159       |   32   |
|        reg_165       |   32   |
|     tmp_2_reg_339    |   64   |
|   tmp_3_i1_reg_326   |   32   |
|     tmp_3_reg_310    |   64   |
+----------------------+--------+
|         Total        |   297  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_49 |  p0  |   4  |   6  |   24   ||    6    |
| grp_access_fu_61 |  p0  |   4  |   6  |   24   ||    6    |
| grp_access_fu_73 |  p0  |   2  |   6  |   12   ||    6    |
| grp_access_fu_73 |  p1  |   2  |  32  |   64   ||    32   |
|    grp_fu_147    |  p0  |   2  |  32  |   64   ||    32   |
|    grp_fu_147    |  p1  |   2  |  32  |   64   ||    32   |
|    grp_fu_154    |  p1  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   316  ||  10.997 ||   146   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   904  |  1353  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   146  |
|  Register |    -   |    -   |   297  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   10   |  1201  |  1499  |
+-----------+--------+--------+--------+--------+
