Running in Lattice mode

Starting:    C:\lscc\diamond\3.10_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.10_x64\synpbase
Hostname:    MEHRDAD-HP-WIN
Date:        Mon Feb  4 17:06:17 2019
Version:     M-2017.03L-SP1-1

Arguments:   -product synplify_pro -batch lora_tx_impl1_synplify.tcl
ProductType: synplify_pro




log file: "C:\work\tinysdr_fpga_lora_tx\impl1\lora_tx_impl1.srr"
Running: impl1 in foreground

Running proj_1|impl1

Running: compile (Compile) on proj_1|impl1
# Mon Feb  4 17:06:17 2019

Running: compile_flow (Compile Process) on proj_1|impl1
# Mon Feb  4 17:06:17 2019

Running: compiler (Compile Input) on proj_1|impl1
# Mon Feb  4 17:06:17 2019
Copied C:\work\tinysdr_fpga_lora_tx\impl1\synwork\lora_tx_impl1_comp.srs to C:\work\tinysdr_fpga_lora_tx\impl1\lora_tx_impl1.srs

compiler completed
# Mon Feb  4 17:06:20 2019

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|impl1
# Mon Feb  4 17:06:20 2019

multi_srs_gen completed
# Mon Feb  4 17:06:20 2019

Return Code: 0
Run Time:00h:00m:00s
Copied C:\work\tinysdr_fpga_lora_tx\impl1\synwork\lora_tx_impl1_mult.srs to C:\work\tinysdr_fpga_lora_tx\impl1\lora_tx_impl1.srs
Copied C:\work\tinysdr_fpga_lora_tx\impl1\lora_tx_impl1.srr to C:\work\tinysdr_fpga_lora_tx\impl1\lora_tx_impl1.srf
Complete: Compile Process on proj_1|impl1

Running: premap (Pre-mapping) on proj_1|impl1
# Mon Feb  4 17:06:20 2019

premap completed with warnings
# Mon Feb  4 17:06:22 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on proj_1|impl1

Running: map (Map) on proj_1|impl1
# Mon Feb  4 17:06:22 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|impl1
# Mon Feb  4 17:06:22 2019
Copied C:\work\tinysdr_fpga_lora_tx\impl1\synwork\lora_tx_impl1_m.srm to C:\work\tinysdr_fpga_lora_tx\impl1\lora_tx_impl1.srm

fpga_mapper completed with warnings
# Mon Feb  4 17:06:46 2019

Return Code: 1
Run Time:00h:00m:24s
Complete: Map on proj_1|impl1
Copied C:\work\tinysdr_fpga_lora_tx\impl1\lora_tx_impl1.srr to C:\work\tinysdr_fpga_lora_tx\impl1\lora_tx_impl1.srf
Complete: Logic Synthesis on proj_1|impl1
TCL script complete: "lora_tx_impl1_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\work\tinysdr_fpga_lora_tx\impl1\proj_1.prj
batch mode default:no
