*** timeDesign #3 [begin] : totSession cpu/real = 0:06:08.7/0:24:03.2 (0.3), mem = 1566.5M
**WARN: (TCLCMD-1681):	The software has performed a full/partial timing reset. All existing timing path and timing point collection references have been invalidated and may no longer be referenced.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1468.8M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: Top
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1520.08)
Total number of fetched objects 1386
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
Total number of fetched objects 1386
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1543.98 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1543.98 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:06:09 mem=1544.0M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.127  | 94.035  | 45.127  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   324   |   296   |   28    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.622%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.61 sec
Total Real time: 1.0 sec
Total Memory Usage: 1513.238281 Mbytes
