// Seed: 1341238899
module module_0;
  initial begin
    id_1 = id_1[1];
  end
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    output uwire id_2,
    input wor id_3,
    input uwire id_4,
    input uwire id_5,
    output uwire id_6,
    input supply0 id_7,
    output tri id_8,
    input wand id_9,
    input wire id_10,
    output wor id_11,
    output supply0 id_12,
    output supply1 id_13
);
  assign id_6 = 1;
  module_0();
endmodule
module module_2 (
    input  tri   id_0,
    input  wire  id_1,
    output logic id_2,
    input  tri   id_3,
    output wand  id_4,
    input  wire  id_5,
    input  tri1  id_6,
    output tri0  id_7,
    output uwire id_8,
    input  wor   id_9,
    input  wor   id_10,
    input  tri   id_11,
    input  uwire id_12,
    input  tri0  id_13,
    output wor   id_14,
    output tri1  id_15
);
  wire id_17;
  module_0();
  initial
    #1 begin
      id_2 <= 1'h0;
    end
endmodule
