#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Dec 17 21:43:46 2024
# Process ID: 14744
# Current directory: D:/FPGAproj/spline/DAQ_Z30
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17484 D:\FPGAproj\spline\DAQ_Z30\DAQ_Z30.xpr
# Log file: D:/FPGAproj/spline/DAQ_Z30/vivado.log
# Journal file: D:/FPGAproj/spline/DAQ_Z30\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.xpr
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {design_1_xlconcat_0_0 design_1_fifo_generator_2_1 design_1_clk_wiz_1_0 design_1_axi_gpio_0_0 design_1_fifo_generator_0_0 design_1_clk_wiz_0_0 design_1_axi_smc_0 design_1_axis_data_fifo_0_0 design_1_fifo_generator_2_0 design_1_clk_wiz_0_1 design_1_ila_0_0 design_1_xlconstant_0_1 design_1_xlconstant_0_0 design_1_rst_ps7_0_100M_0 design_1_fifo_generator_0_2 design_1_axi_dma_0_0 design_1_ps7_0_axi_periph_0 design_1_rst_ps7_0_100M_1_0 design_1_axi_gpio_0_1 design_1_vio_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_xlconcat_0_0 design_1_fifo_generator_2_1 design_1_clk_wiz_1_0 design_1_axi_gpio_0_0 design_1_fifo_generator_0_0 design_1_clk_wiz_0_0 design_1_axi_smc_0 design_1_axis_data_fifo_0_0 design_1_fifo_generator_2_0 design_1_clk_wiz_0_1 design_1_ila_0_0 design_1_xlconstant_0_1 design_1_xlconstant_0_0 design_1_rst_ps7_0_100M_0 design_1_fifo_generator_0_2 design_1_axi_dma_0_0 design_1_ps7_0_axi_periph_0 design_1_rst_ps7_0_100M_1_0 design_1_axi_gpio_0_1 design_1_vio_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_MJ_OBUFGDS_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_MJ_IBUFG_DS_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_fifo_generator_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_ADS4249_Decode_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_axi_dma_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_axis_data_fifo_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_100M_0] }
catch { config_ip_cache -export [get_ips -all design_1_fifo_generator_0_2] }
catch { config_ip_cache -export [get_ips -all design_1_fifo_generator_2_0] }
catch { config_ip_cache -export [get_ips -all design_1_fifo_generator_2_1] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_MJ_inputclk_ds_gbuf_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_mj_not_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_vio_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_ila_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_count_ip_0_2] }
catch { config_ip_cache -export [get_ips -all design_1_CNTtest_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_100M_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_s00_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_s01_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
export_ip_user_files -of_objects [get_files D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_MJ_OBUFGDS_0_0_synth_1 design_1_MJ_IBUFG_DS_0_0_synth_1 design_1_ADS4249_Decode_0_1_synth_1 design_1_processing_system7_0_0_synth_1 design_1_MJ_inputclk_ds_gbuf_0_0_synth_1 design_1_mj_not_0_0_synth_1 design_1_count_ip_0_2_synth_1 design_1_CNTtest_0_1_synth_1 design_1_clk_wiz_0_0_synth_1 design_1_fifo_generator_0_0_synth_1 design_1_axi_dma_0_0_synth_1 design_1_axi_gpio_0_0_synth_1 design_1_axi_smc_0_synth_1 design_1_axis_data_fifo_0_0_synth_1 design_1_rst_ps7_0_100M_0_synth_1 design_1_fifo_generator_0_2_synth_1 design_1_fifo_generator_2_0_synth_1 design_1_fifo_generator_2_1_synth_1 design_1_axi_gpio_0_1_synth_1 design_1_clk_wiz_1_0_synth_1 design_1_vio_0_0_synth_1 design_1_ila_0_0_synth_1 design_1_clk_wiz_0_1_synth_1 design_1_rst_ps7_0_100M_1_0_synth_1 design_1_xbar_0_synth_1 design_1_s00_data_fifo_0_synth_1 design_1_auto_pc_0_synth_1 design_1_s01_data_fifo_0_synth_1 design_1_auto_pc_1_synth_1 -jobs 32
wait_on_run design_1_MJ_OBUFGDS_0_0_synth_1
wait_on_run design_1_MJ_IBUFG_DS_0_0_synth_1
wait_on_run design_1_ADS4249_Decode_0_1_synth_1
wait_on_run design_1_processing_system7_0_0_synth_1
wait_on_run design_1_MJ_inputclk_ds_gbuf_0_0_synth_1
wait_on_run design_1_mj_not_0_0_synth_1
wait_on_run design_1_count_ip_0_2_synth_1
wait_on_run design_1_CNTtest_0_1_synth_1
wait_on_run design_1_clk_wiz_0_0_synth_1
wait_on_run design_1_fifo_generator_0_0_synth_1
wait_on_run design_1_axi_dma_0_0_synth_1
wait_on_run design_1_axi_gpio_0_0_synth_1
wait_on_run design_1_axi_smc_0_synth_1
wait_on_run design_1_axis_data_fifo_0_0_synth_1
wait_on_run design_1_rst_ps7_0_100M_0_synth_1
wait_on_run design_1_fifo_generator_0_2_synth_1
wait_on_run design_1_fifo_generator_2_0_synth_1
wait_on_run design_1_fifo_generator_2_1_synth_1
wait_on_run design_1_axi_gpio_0_1_synth_1
wait_on_run design_1_clk_wiz_1_0_synth_1
wait_on_run design_1_vio_0_0_synth_1
wait_on_run design_1_ila_0_0_synth_1
wait_on_run design_1_clk_wiz_0_1_synth_1
wait_on_run design_1_rst_ps7_0_100M_1_0_synth_1
wait_on_run design_1_xbar_0_synth_1
wait_on_run design_1_s00_data_fifo_0_synth_1
wait_on_run design_1_auto_pc_0_synth_1
wait_on_run design_1_s01_data_fifo_0_synth_1
wait_on_run design_1_auto_pc_1_synth_1
export_simulation -of_objects [get_files D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.ip_user_files -ipstatic_source_dir D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.cache/compile_simlib/modelsim} {questa=D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.cache/compile_simlib/questa} {riviera=D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.cache/compile_simlib/riviera} {activehdl=D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins clk_wiz_2/reset]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 32
launch_runs synth_1 -jobs 32
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
show_objects -name find_1 [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ RTL_MEMORY.ram.* } ]
show_objects -name find_2 [get_cells -hierarchical -filter { PRIMITIVE_TYPE == RTL_OPERATOR.ARITHMETIC.RTL_MULT } ]
open_bd_design {D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd}
validate_bd_design -force
reset_run design_1_axi_smc_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
set_property write_incremental_synth_checkpoint true [get_runs synth_1]
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
set_property AUTO_INCREMENTAL_CHECKPOINT 1 [get_runs synth_1]
set_property AUTO_INCREMENTAL_CHECKPOINT.DIRECTORY D:/FPGAproj/spline/DAQ_Z30 [get_runs synth_1]
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
show_objects -name find_1 [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ RTL_MEMORY.ram.* } ]
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 32
wait_on_run synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/FPGAproj/spline/DAQ_Z30/DAQ_Z30.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
