// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_top_rx_sar_table (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        txEng2rxSar_req_dout,
        txEng2rxSar_req_empty_n,
        txEng2rxSar_req_read,
        rxApp2rxSar_upd_req_dout,
        rxApp2rxSar_upd_req_empty_n,
        rxApp2rxSar_upd_req_read,
        rxEng2rxSar_upd_req_dout,
        rxEng2rxSar_upd_req_empty_n,
        rxEng2rxSar_upd_req_read,
        rxSar2rxEng_upd_rsp_din,
        rxSar2rxEng_upd_rsp_full_n,
        rxSar2rxEng_upd_rsp_write,
        rxSar2rxApp_upd_rsp_din,
        rxSar2rxApp_upd_rsp_full_n,
        rxSar2rxApp_upd_rsp_write,
        rxSar2txEng_rsp_din,
        rxSar2txEng_rsp_full_n,
        rxSar2txEng_rsp_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] txEng2rxSar_req_dout;
input   txEng2rxSar_req_empty_n;
output   txEng2rxSar_req_read;
input  [34:0] rxApp2rxSar_upd_req_dout;
input   rxApp2rxSar_upd_req_empty_n;
output   rxApp2rxSar_upd_req_read;
input  [118:0] rxEng2rxSar_upd_req_dout;
input   rxEng2rxSar_upd_req_empty_n;
output   rxEng2rxSar_upd_req_read;
output  [118:0] rxSar2rxEng_upd_rsp_din;
input   rxSar2rxEng_upd_rsp_full_n;
output   rxSar2rxEng_upd_rsp_write;
output  [34:0] rxSar2rxApp_upd_rsp_din;
input   rxSar2rxApp_upd_rsp_full_n;
output   rxSar2rxApp_upd_rsp_write;
output  [69:0] rxSar2txEng_rsp_din;
input   rxSar2txEng_rsp_full_n;
output   rxSar2txEng_rsp_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg txEng2rxSar_req_read;
reg rxApp2rxSar_upd_req_read;
reg rxEng2rxSar_upd_req_read;
reg rxSar2rxEng_upd_rsp_write;
reg rxSar2rxApp_upd_rsp_write;
reg rxSar2txEng_rsp_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_112_p3;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_i_reg_492;
wire   [0:0] tmp_i_303_nbreadreq_fu_126_p3;
reg    ap_predicate_op45_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] tmp_i_reg_492_pp0_iter1_reg;
reg   [0:0] tmp_i_303_reg_501;
wire   [0:0] tmp_8_i_nbreadreq_fu_140_p3;
reg    ap_predicate_op53_read_state3;
reg    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
reg   [0:0] tmp_i_reg_492_pp0_iter4_reg;
reg   [0:0] tmp_i_303_reg_501_pp0_iter4_reg;
reg   [0:0] tmp_8_i_reg_520;
reg   [0:0] tmp_8_i_reg_520_pp0_iter4_reg;
reg   [0:0] tmp_write_V_2_reg_539;
reg   [0:0] tmp_write_V_2_reg_539_pp0_iter4_reg;
reg    ap_predicate_op115_write_state6;
reg   [0:0] tmp_write_V_reg_516;
reg   [0:0] tmp_write_V_reg_516_pp0_iter4_reg;
reg    ap_predicate_op118_write_state6;
reg    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_subdone;
reg   [9:0] rx_table_recvd_V_address0;
reg    rx_table_recvd_V_ce0;
reg    rx_table_recvd_V_we0;
wire   [31:0] rx_table_recvd_V_q0;
reg   [9:0] rx_table_appd_V_address0;
reg    rx_table_appd_V_ce0;
reg    rx_table_appd_V_we0;
reg   [17:0] rx_table_appd_V_d0;
wire   [17:0] rx_table_appd_V_q0;
reg   [9:0] rx_table_win_shift_V_address0;
reg    rx_table_win_shift_V_ce0;
reg    rx_table_win_shift_V_we0;
wire   [3:0] rx_table_win_shift_V_q0;
wire   [9:0] rx_table_head_V_address0;
reg    rx_table_head_V_ce0;
reg    rx_table_head_V_we0;
wire   [31:0] rx_table_head_V_q0;
wire   [9:0] rx_table_offset_V_address0;
reg    rx_table_offset_V_ce0;
reg    rx_table_offset_V_we0;
wire   [31:0] rx_table_offset_V_q0;
wire   [9:0] rx_table_gap_address0;
reg    rx_table_gap_ce0;
reg    rx_table_gap_we0;
wire   [0:0] rx_table_gap_q0;
reg    txEng2rxSar_req_blk_n;
wire    ap_block_pp0_stage0;
reg    rxSar2txEng_rsp_blk_n;
reg    rxApp2rxSar_upd_req_blk_n;
reg    rxSar2rxApp_upd_rsp_blk_n;
reg    rxEng2rxSar_upd_req_blk_n;
reg    rxSar2rxEng_upd_rsp_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_i_reg_492_pp0_iter2_reg;
reg   [0:0] tmp_i_reg_492_pp0_iter3_reg;
reg   [15:0] addr_V_reg_496;
reg   [15:0] addr_V_reg_496_pp0_iter1_reg;
reg   [15:0] addr_V_reg_496_pp0_iter2_reg;
reg   [0:0] tmp_i_303_reg_501_pp0_iter2_reg;
reg   [0:0] tmp_i_303_reg_501_pp0_iter3_reg;
wire   [15:0] tmp_sessionID_V_fu_301_p1;
reg   [15:0] tmp_sessionID_V_reg_505;
reg   [15:0] tmp_sessionID_V_reg_505_pp0_iter2_reg;
reg   [15:0] tmp_sessionID_V_reg_505_pp0_iter3_reg;
reg   [15:0] tmp_sessionID_V_reg_505_pp0_iter4_reg;
reg   [17:0] tmp_appd_V_reg_511;
reg   [17:0] tmp_appd_V_reg_511_pp0_iter2_reg;
reg   [0:0] tmp_write_V_reg_516_pp0_iter2_reg;
reg   [0:0] tmp_write_V_reg_516_pp0_iter3_reg;
reg   [0:0] tmp_8_i_reg_520_pp0_iter3_reg;
wire   [9:0] tmp_sessionID_V_3_fu_323_p1;
reg   [9:0] tmp_sessionID_V_3_reg_524;
reg   [31:0] tmp_recvd_V_reg_529;
reg   [3:0] tmp_win_shift_V_reg_534;
wire   [0:0] tmp_write_V_2_fu_347_p3;
reg   [0:0] tmp_write_V_2_reg_539_pp0_iter3_reg;
wire   [0:0] tmp_init_V_fu_355_p3;
reg   [0:0] tmp_init_V_reg_543;
reg   [31:0] tmp_head_V_reg_547;
reg   [31:0] tmp_offset_V_reg_552;
reg   [0:0] in_recvd_gap_reg_557;
reg   [17:0] trunc_ln223_6_reg_562;
wire   [118:0] p_11_fu_422_p7;
reg   [118:0] p_11_reg_617;
reg   [17:0] rx_table_appd_V_load_reg_622;
reg   [31:0] entry_recvd_V_reg_627;
reg   [3:0] entry_win_shift_V_reg_632;
wire   [17:0] actualWindowSize_fu_448_p2;
reg   [17:0] actualWindowSize_reg_638;
wire   [63:0] zext_ln587_11_fu_401_p1;
wire   [9:0] rx_table_appd_V_addr_3_gep_fu_253_p3;
wire   [9:0] rx_table_win_shift_V_addr_2_gep_fu_261_p3;
wire   [63:0] zext_ln587_10_fu_412_p1;
wire   [63:0] zext_ln587_fu_416_p1;
reg    ap_block_pp0_stage0_01001;
wire   [17:0] trunc_ln223_fu_438_p1;
wire   [17:0] xor_ln229_fu_442_p2;
wire   [30:0] zext_ln599_fu_463_p1;
wire   [30:0] zext_ln993_fu_466_p1;
wire   [30:0] lshr_ln993_fu_469_p2;
wire   [15:0] reply_windowSize_V_fu_475_p1;
wire   [51:0] tmp_57_i_fu_479_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to4;
reg    ap_reset_idle_pp0;
reg    ap_block_pp0;
reg    ap_predicate_op80_store_state4;
reg    ap_enable_operation_80;
reg    ap_enable_state4_pp0_iter3_stage0;
reg    ap_predicate_op72_load_state4;
reg    ap_enable_operation_72;
reg    ap_predicate_op101_load_state5;
reg    ap_enable_operation_101;
reg    ap_enable_state5_pp0_iter4_stage0;
reg    ap_enable_operation_96;
reg    ap_enable_operation_109;
reg    ap_predicate_op81_store_state4;
reg    ap_enable_operation_81;
reg    ap_predicate_op77_load_state4;
reg    ap_enable_operation_77;
reg    ap_predicate_op104_load_state5;
reg    ap_enable_operation_104;
reg    ap_predicate_op82_store_state4;
reg    ap_enable_operation_82;
reg    ap_predicate_op78_load_state4;
reg    ap_enable_operation_78;
reg    ap_predicate_op105_load_state5;
reg    ap_enable_operation_105;
reg    ap_predicate_op83_store_state4;
reg    ap_enable_operation_83;
reg    ap_predicate_op79_load_state4;
reg    ap_enable_operation_79;
reg    ap_predicate_op106_load_state5;
reg    ap_enable_operation_106;
reg    ap_predicate_op85_store_state4;
reg    ap_enable_operation_85;
reg    ap_predicate_op74_load_state4;
reg    ap_enable_operation_74;
reg    ap_predicate_op102_load_state5;
reg    ap_enable_operation_102;
reg    ap_predicate_op91_load_state4;
reg    ap_enable_operation_91;
reg    ap_predicate_op108_load_state5;
reg    ap_enable_operation_108;
reg    ap_predicate_op92_store_state4;
reg    ap_enable_operation_92;
reg    ap_enable_operation_98;
reg    ap_enable_operation_110;
reg    ap_predicate_op87_store_state4;
reg    ap_enable_operation_87;
reg    ap_predicate_op76_load_state4;
reg    ap_enable_operation_76;
reg    ap_predicate_op103_load_state5;
reg    ap_enable_operation_103;
reg    ap_enable_operation_100;
reg    ap_enable_operation_111;
wire    ap_enable_pp0;
reg    ap_condition_625;
reg    ap_condition_622;
reg    ap_condition_304;
reg    ap_condition_355;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_done_reg = 1'b0;
end

toe_top_rx_sar_table_rx_table_recvd_V_RAM_1P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
rx_table_recvd_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rx_table_recvd_V_address0),
    .ce0(rx_table_recvd_V_ce0),
    .we0(rx_table_recvd_V_we0),
    .d0(tmp_recvd_V_reg_529),
    .q0(rx_table_recvd_V_q0)
);

toe_top_rx_sar_table_rx_table_appd_V_RAM_1P_BRAM_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
rx_table_appd_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rx_table_appd_V_address0),
    .ce0(rx_table_appd_V_ce0),
    .we0(rx_table_appd_V_we0),
    .d0(rx_table_appd_V_d0),
    .q0(rx_table_appd_V_q0)
);

toe_top_rx_sar_table_rx_table_win_shift_V_RAM_1P_BRAM_1R1W #(
    .DataWidth( 4 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
rx_table_win_shift_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rx_table_win_shift_V_address0),
    .ce0(rx_table_win_shift_V_ce0),
    .we0(rx_table_win_shift_V_we0),
    .d0(tmp_win_shift_V_reg_534),
    .q0(rx_table_win_shift_V_q0)
);

toe_top_rx_sar_table_rx_table_recvd_V_RAM_1P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
rx_table_head_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rx_table_head_V_address0),
    .ce0(rx_table_head_V_ce0),
    .we0(rx_table_head_V_we0),
    .d0(tmp_head_V_reg_547),
    .q0(rx_table_head_V_q0)
);

toe_top_rx_sar_table_rx_table_recvd_V_RAM_1P_BRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
rx_table_offset_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rx_table_offset_V_address0),
    .ce0(rx_table_offset_V_ce0),
    .we0(rx_table_offset_V_we0),
    .d0(tmp_offset_V_reg_552),
    .q0(rx_table_offset_V_q0)
);

toe_top_rx_sar_table_rx_table_gap_RAM_1P_BRAM_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 1000 ),
    .AddressWidth( 10 ))
rx_table_gap_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rx_table_gap_address0),
    .ce0(rx_table_gap_ce0),
    .we0(rx_table_gap_we0),
    .d0(in_recvd_gap_reg_557),
    .q0(rx_table_gap_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_492_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        actualWindowSize_reg_638 <= actualWindowSize_fu_448_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_112_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        addr_V_reg_496 <= txEng2rxSar_req_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        addr_V_reg_496_pp0_iter1_reg <= addr_V_reg_496;
        tmp_i_reg_492 <= tmp_i_nbreadreq_fu_112_p3;
        tmp_i_reg_492_pp0_iter1_reg <= tmp_i_reg_492;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        addr_V_reg_496_pp0_iter2_reg <= addr_V_reg_496_pp0_iter1_reg;
        tmp_8_i_reg_520_pp0_iter3_reg <= tmp_8_i_reg_520;
        tmp_8_i_reg_520_pp0_iter4_reg <= tmp_8_i_reg_520_pp0_iter3_reg;
        tmp_appd_V_reg_511_pp0_iter2_reg <= tmp_appd_V_reg_511;
        tmp_i_303_reg_501_pp0_iter2_reg <= tmp_i_303_reg_501;
        tmp_i_303_reg_501_pp0_iter3_reg <= tmp_i_303_reg_501_pp0_iter2_reg;
        tmp_i_303_reg_501_pp0_iter4_reg <= tmp_i_303_reg_501_pp0_iter3_reg;
        tmp_i_reg_492_pp0_iter2_reg <= tmp_i_reg_492_pp0_iter1_reg;
        tmp_i_reg_492_pp0_iter3_reg <= tmp_i_reg_492_pp0_iter2_reg;
        tmp_i_reg_492_pp0_iter4_reg <= tmp_i_reg_492_pp0_iter3_reg;
        tmp_sessionID_V_reg_505_pp0_iter2_reg <= tmp_sessionID_V_reg_505;
        tmp_sessionID_V_reg_505_pp0_iter3_reg <= tmp_sessionID_V_reg_505_pp0_iter2_reg;
        tmp_sessionID_V_reg_505_pp0_iter4_reg <= tmp_sessionID_V_reg_505_pp0_iter3_reg;
        tmp_write_V_2_reg_539_pp0_iter3_reg <= tmp_write_V_2_reg_539;
        tmp_write_V_2_reg_539_pp0_iter4_reg <= tmp_write_V_2_reg_539_pp0_iter3_reg;
        tmp_write_V_reg_516_pp0_iter2_reg <= tmp_write_V_reg_516;
        tmp_write_V_reg_516_pp0_iter3_reg <= tmp_write_V_reg_516_pp0_iter2_reg;
        tmp_write_V_reg_516_pp0_iter4_reg <= tmp_write_V_reg_516_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_i_reg_492_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        entry_recvd_V_reg_627 <= rx_table_recvd_V_q0;
        entry_win_shift_V_reg_632 <= rx_table_win_shift_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_8_i_nbreadreq_fu_140_p3 == 1'd1) & (tmp_i_303_reg_501 == 1'd0) & (tmp_i_reg_492_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_recvd_gap_reg_557 <= rxEng2rxSar_upd_req_dout[32'd118];
        tmp_head_V_reg_547 <= {{rxEng2rxSar_upd_req_dout[85:54]}};
        tmp_init_V_reg_543 <= rxEng2rxSar_upd_req_dout[32'd53];
        tmp_offset_V_reg_552 <= {{rxEng2rxSar_upd_req_dout[117:86]}};
        tmp_recvd_V_reg_529 <= {{rxEng2rxSar_upd_req_dout[47:16]}};
        tmp_sessionID_V_3_reg_524 <= tmp_sessionID_V_3_fu_323_p1;
        tmp_win_shift_V_reg_534 <= {{rxEng2rxSar_upd_req_dout[51:48]}};
        tmp_write_V_2_reg_539 <= rxEng2rxSar_upd_req_dout[32'd52];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_write_V_2_reg_539_pp0_iter3_reg == 1'd0) & (tmp_8_i_reg_520_pp0_iter3_reg == 1'd1) & (tmp_i_303_reg_501_pp0_iter3_reg == 1'd0) & (tmp_i_reg_492_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_11_reg_617 <= p_11_fu_422_p7;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (tmp_write_V_reg_516_pp0_iter3_reg == 1'd0) & (tmp_i_303_reg_501_pp0_iter3_reg == 1'd1) & (tmp_i_reg_492_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_table_appd_V_load_reg_622 <= rx_table_appd_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_303_reg_501 == 1'd0) & (tmp_i_reg_492_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_8_i_reg_520 <= tmp_8_i_nbreadreq_fu_140_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_303_nbreadreq_fu_126_p3 == 1'd1) & (tmp_i_reg_492 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_appd_V_reg_511 <= {{rxApp2rxSar_upd_req_dout[33:16]}};
        tmp_sessionID_V_reg_505 <= tmp_sessionID_V_fu_301_p1;
        tmp_write_V_reg_516 <= rxApp2rxSar_upd_req_dout[32'd34];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_492 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_303_reg_501 <= tmp_i_303_nbreadreq_fu_126_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_8_i_nbreadreq_fu_140_p3 == 1'd1) & (tmp_i_303_reg_501 == 1'd0) & (tmp_i_reg_492_pp0_iter1_reg == 1'd0) & (tmp_init_V_fu_355_p3 == 1'd1) & (tmp_write_V_2_fu_347_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln223_6_reg_562 <= {{rxEng2rxSar_upd_req_dout[33:16]}};
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op45_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        rxApp2rxSar_upd_req_blk_n = rxApp2rxSar_upd_req_empty_n;
    end else begin
        rxApp2rxSar_upd_req_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op45_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxApp2rxSar_upd_req_read = 1'b1;
    end else begin
        rxApp2rxSar_upd_req_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op53_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rxEng2rxSar_upd_req_blk_n = rxEng2rxSar_upd_req_empty_n;
    end else begin
        rxEng2rxSar_upd_req_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op53_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxEng2rxSar_upd_req_read = 1'b1;
    end else begin
        rxEng2rxSar_upd_req_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op118_write_state6 == 1'b1))) begin
        rxSar2rxApp_upd_rsp_blk_n = rxSar2rxApp_upd_rsp_full_n;
    end else begin
        rxSar2rxApp_upd_rsp_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op118_write_state6 == 1'b1))) begin
        rxSar2rxApp_upd_rsp_write = 1'b1;
    end else begin
        rxSar2rxApp_upd_rsp_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op115_write_state6 == 1'b1))) begin
        rxSar2rxEng_upd_rsp_blk_n = rxSar2rxEng_upd_rsp_full_n;
    end else begin
        rxSar2rxEng_upd_rsp_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op115_write_state6 == 1'b1))) begin
        rxSar2rxEng_upd_rsp_write = 1'b1;
    end else begin
        rxSar2rxEng_upd_rsp_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (tmp_i_reg_492_pp0_iter4_reg == 1'd1))) begin
        rxSar2txEng_rsp_blk_n = rxSar2txEng_rsp_full_n;
    end else begin
        rxSar2txEng_rsp_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_492_pp0_iter4_reg == 1'd1))) begin
        rxSar2txEng_rsp_write = 1'b1;
    end else begin
        rxSar2txEng_rsp_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_i_reg_492_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        rx_table_appd_V_address0 = zext_ln587_fu_416_p1;
    end else if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_write_V_reg_516_pp0_iter2_reg == 1'd1) & (tmp_i_303_reg_501_pp0_iter2_reg == 1'd1) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_write_V_reg_516_pp0_iter2_reg == 1'd0) & (tmp_i_303_reg_501_pp0_iter2_reg == 1'd1) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        rx_table_appd_V_address0 = zext_ln587_10_fu_412_p1;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_init_V_reg_543 == 1'd1) & (tmp_i_303_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_write_V_2_reg_539 == 1'd1) & (tmp_8_i_reg_520 == 1'd1))) begin
        rx_table_appd_V_address0 = rx_table_appd_V_addr_3_gep_fu_253_p3;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_i_303_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_write_V_2_reg_539 == 1'd0) & (tmp_8_i_reg_520 == 1'd1))) begin
        rx_table_appd_V_address0 = zext_ln587_11_fu_401_p1;
    end else begin
        rx_table_appd_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_write_V_reg_516_pp0_iter2_reg == 1'd1) & (tmp_i_303_reg_501_pp0_iter2_reg == 1'd1) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_write_V_reg_516_pp0_iter2_reg == 1'd0) & (tmp_i_303_reg_501_pp0_iter2_reg == 1'd1) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_init_V_reg_543 == 1'd1) & (tmp_i_303_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_2_reg_539 == 1'd1) & (tmp_8_i_reg_520 == 1'd1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_i_reg_492_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_i_303_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_2_reg_539 == 1'd0) & (tmp_8_i_reg_520 == 1'd1)))) begin
        rx_table_appd_V_ce0 = 1'b1;
    end else begin
        rx_table_appd_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_622)) begin
        if (((tmp_write_V_reg_516_pp0_iter2_reg == 1'd1) & (tmp_i_303_reg_501_pp0_iter2_reg == 1'd1))) begin
            rx_table_appd_V_d0 = tmp_appd_V_reg_511_pp0_iter2_reg;
        end else if ((1'b1 == ap_condition_625)) begin
            rx_table_appd_V_d0 = trunc_ln223_6_reg_562;
        end else begin
            rx_table_appd_V_d0 = 'bx;
        end
    end else begin
        rx_table_appd_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_write_V_reg_516_pp0_iter2_reg == 1'd1) & (tmp_i_303_reg_501_pp0_iter2_reg == 1'd1) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_init_V_reg_543 == 1'd1) & (tmp_i_303_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_2_reg_539 == 1'd1) & (tmp_8_i_reg_520 == 1'd1)))) begin
        rx_table_appd_V_we0 = 1'b1;
    end else begin
        rx_table_appd_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_i_303_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_2_reg_539 == 1'd1) & (tmp_8_i_reg_520 == 1'd1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_i_303_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_2_reg_539 == 1'd0) & (tmp_8_i_reg_520 == 1'd1)))) begin
        rx_table_gap_ce0 = 1'b1;
    end else begin
        rx_table_gap_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_i_303_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_2_reg_539 == 1'd1) & (tmp_8_i_reg_520 == 1'd1))) begin
        rx_table_gap_we0 = 1'b1;
    end else begin
        rx_table_gap_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_i_303_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_2_reg_539 == 1'd1) & (tmp_8_i_reg_520 == 1'd1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_i_303_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_2_reg_539 == 1'd0) & (tmp_8_i_reg_520 == 1'd1)))) begin
        rx_table_head_V_ce0 = 1'b1;
    end else begin
        rx_table_head_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_i_303_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_2_reg_539 == 1'd1) & (tmp_8_i_reg_520 == 1'd1))) begin
        rx_table_head_V_we0 = 1'b1;
    end else begin
        rx_table_head_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_i_303_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_2_reg_539 == 1'd1) & (tmp_8_i_reg_520 == 1'd1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_i_303_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_2_reg_539 == 1'd0) & (tmp_8_i_reg_520 == 1'd1)))) begin
        rx_table_offset_V_ce0 = 1'b1;
    end else begin
        rx_table_offset_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_i_303_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_2_reg_539 == 1'd1) & (tmp_8_i_reg_520 == 1'd1))) begin
        rx_table_offset_V_we0 = 1'b1;
    end else begin
        rx_table_offset_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_i_reg_492_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        rx_table_recvd_V_address0 = zext_ln587_fu_416_p1;
    end else if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_i_303_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_write_V_2_reg_539 == 1'd1) & (tmp_8_i_reg_520 == 1'd1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_i_303_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (tmp_write_V_2_reg_539 == 1'd0) & (tmp_8_i_reg_520 == 1'd1)))) begin
        rx_table_recvd_V_address0 = zext_ln587_11_fu_401_p1;
    end else begin
        rx_table_recvd_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_i_reg_492_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_i_303_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_2_reg_539 == 1'd1) & (tmp_8_i_reg_520 == 1'd1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_i_303_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_2_reg_539 == 1'd0) & (tmp_8_i_reg_520 == 1'd1)))) begin
        rx_table_recvd_V_ce0 = 1'b1;
    end else begin
        rx_table_recvd_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_i_303_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_2_reg_539 == 1'd1) & (tmp_8_i_reg_520 == 1'd1))) begin
        rx_table_recvd_V_we0 = 1'b1;
    end else begin
        rx_table_recvd_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((tmp_i_reg_492_pp0_iter2_reg == 1'd1)) begin
            rx_table_win_shift_V_address0 = zext_ln587_fu_416_p1;
        end else if ((1'b1 == ap_condition_355)) begin
            rx_table_win_shift_V_address0 = rx_table_win_shift_V_addr_2_gep_fu_261_p3;
        end else if ((1'b1 == ap_condition_304)) begin
            rx_table_win_shift_V_address0 = zext_ln587_11_fu_401_p1;
        end else begin
            rx_table_win_shift_V_address0 = 'bx;
        end
    end else begin
        rx_table_win_shift_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_init_V_reg_543 == 1'd1) & (tmp_i_303_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_2_reg_539 == 1'd1) & (tmp_8_i_reg_520 == 1'd1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_i_reg_492_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_i_303_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_2_reg_539 == 1'd0) & (tmp_8_i_reg_520 == 1'd1)))) begin
        rx_table_win_shift_V_ce0 = 1'b1;
    end else begin
        rx_table_win_shift_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_init_V_reg_543 == 1'd1) & (tmp_i_303_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_write_V_2_reg_539 == 1'd1) & (tmp_8_i_reg_520 == 1'd1))) begin
        rx_table_win_shift_V_we0 = 1'b1;
    end else begin
        rx_table_win_shift_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (tmp_i_nbreadreq_fu_112_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        txEng2rxSar_req_blk_n = txEng2rxSar_req_empty_n;
    end else begin
        txEng2rxSar_req_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_i_nbreadreq_fu_112_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        txEng2rxSar_req_read = 1'b1;
    end else begin
        txEng2rxSar_req_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign actualWindowSize_fu_448_p2 = (rx_table_appd_V_q0 + xor_ln229_fu_442_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op53_read_state3 == 1'b1) & (rxEng2rxSar_upd_req_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op45_read_state2 == 1'b1) & (rxApp2rxSar_upd_req_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_112_p3 == 1'd1) & (txEng2rxSar_req_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (((rxSar2txEng_rsp_full_n == 1'b0) & (tmp_i_reg_492_pp0_iter4_reg == 1'd1)) | ((ap_predicate_op118_write_state6 == 1'b1) & (rxSar2rxApp_upd_rsp_full_n == 1'b0)) | ((rxSar2rxEng_upd_rsp_full_n == 1'b0) & (ap_predicate_op115_write_state6 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op53_read_state3 == 1'b1) & (rxEng2rxSar_upd_req_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op45_read_state2 == 1'b1) & (rxApp2rxSar_upd_req_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_112_p3 == 1'd1) & (txEng2rxSar_req_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (((rxSar2txEng_rsp_full_n == 1'b0) & (tmp_i_reg_492_pp0_iter4_reg == 1'd1)) | ((ap_predicate_op118_write_state6 == 1'b1) & (rxSar2rxApp_upd_rsp_full_n == 1'b0)) | ((rxSar2rxEng_upd_rsp_full_n == 1'b0) & (ap_predicate_op115_write_state6 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op53_read_state3 == 1'b1) & (rxEng2rxSar_upd_req_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op45_read_state2 == 1'b1) & (rxApp2rxSar_upd_req_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_112_p3 == 1'd1) & (txEng2rxSar_req_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (((rxSar2txEng_rsp_full_n == 1'b0) & (tmp_i_reg_492_pp0_iter4_reg == 1'd1)) | ((ap_predicate_op118_write_state6 == 1'b1) & (rxSar2rxApp_upd_rsp_full_n == 1'b0)) | ((rxSar2rxEng_upd_rsp_full_n == 1'b0) & (ap_predicate_op115_write_state6 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_112_p3 == 1'd1) & (txEng2rxSar_req_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op45_read_state2 == 1'b1) & (rxApp2rxSar_upd_req_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op53_read_state3 == 1'b1) & (rxEng2rxSar_upd_req_empty_n == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage0_iter5 = (((rxSar2txEng_rsp_full_n == 1'b0) & (tmp_i_reg_492_pp0_iter4_reg == 1'd1)) | ((ap_predicate_op118_write_state6 == 1'b1) & (rxSar2rxApp_upd_rsp_full_n == 1'b0)) | ((rxSar2rxEng_upd_rsp_full_n == 1'b0) & (ap_predicate_op115_write_state6 == 1'b1)));
end

always @ (*) begin
    ap_condition_304 = ((tmp_i_303_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (tmp_write_V_2_reg_539 == 1'd0) & (tmp_8_i_reg_520 == 1'd1));
end

always @ (*) begin
    ap_condition_355 = ((tmp_init_V_reg_543 == 1'd1) & (tmp_i_303_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (tmp_write_V_2_reg_539 == 1'd1) & (tmp_8_i_reg_520 == 1'd1));
end

always @ (*) begin
    ap_condition_622 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_625 = ((tmp_init_V_reg_543 == 1'd1) & (tmp_i_303_reg_501_pp0_iter2_reg == 1'd0) & (tmp_write_V_2_reg_539 == 1'd1) & (tmp_8_i_reg_520 == 1'd1));
end

always @ (*) begin
    ap_enable_operation_100 = (tmp_i_reg_492_pp0_iter2_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_101 = (ap_predicate_op101_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_102 = (ap_predicate_op102_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_103 = (ap_predicate_op103_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_104 = (ap_predicate_op104_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_105 = (ap_predicate_op105_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_106 = (ap_predicate_op106_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_108 = (ap_predicate_op108_load_state5 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_109 = (tmp_i_reg_492_pp0_iter3_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_110 = (tmp_i_reg_492_pp0_iter3_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_111 = (tmp_i_reg_492_pp0_iter3_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_72 = (ap_predicate_op72_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_74 = (ap_predicate_op74_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_76 = (ap_predicate_op76_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_77 = (ap_predicate_op77_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_78 = (ap_predicate_op78_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_79 = (ap_predicate_op79_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_80 = (ap_predicate_op80_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_81 = (ap_predicate_op81_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_82 = (ap_predicate_op82_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_83 = (ap_predicate_op83_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_85 = (ap_predicate_op85_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_87 = (ap_predicate_op87_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_91 = (ap_predicate_op91_load_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_92 = (ap_predicate_op92_store_state4 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_96 = (tmp_i_reg_492_pp0_iter2_reg == 1'd1);
end

always @ (*) begin
    ap_enable_operation_98 = (tmp_i_reg_492_pp0_iter2_reg == 1'd1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_enable_state4_pp0_iter3_stage0 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state5_pp0_iter4_stage0 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_predicate_op101_load_state5 = ((tmp_write_V_2_reg_539_pp0_iter3_reg == 1'd0) & (tmp_8_i_reg_520_pp0_iter3_reg == 1'd1) & (tmp_i_303_reg_501_pp0_iter3_reg == 1'd0) & (tmp_i_reg_492_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op102_load_state5 = ((tmp_write_V_2_reg_539_pp0_iter3_reg == 1'd0) & (tmp_8_i_reg_520_pp0_iter3_reg == 1'd1) & (tmp_i_303_reg_501_pp0_iter3_reg == 1'd0) & (tmp_i_reg_492_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op103_load_state5 = ((tmp_write_V_2_reg_539_pp0_iter3_reg == 1'd0) & (tmp_8_i_reg_520_pp0_iter3_reg == 1'd1) & (tmp_i_303_reg_501_pp0_iter3_reg == 1'd0) & (tmp_i_reg_492_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op104_load_state5 = ((tmp_write_V_2_reg_539_pp0_iter3_reg == 1'd0) & (tmp_8_i_reg_520_pp0_iter3_reg == 1'd1) & (tmp_i_303_reg_501_pp0_iter3_reg == 1'd0) & (tmp_i_reg_492_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op105_load_state5 = ((tmp_write_V_2_reg_539_pp0_iter3_reg == 1'd0) & (tmp_8_i_reg_520_pp0_iter3_reg == 1'd1) & (tmp_i_303_reg_501_pp0_iter3_reg == 1'd0) & (tmp_i_reg_492_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op106_load_state5 = ((tmp_write_V_2_reg_539_pp0_iter3_reg == 1'd0) & (tmp_8_i_reg_520_pp0_iter3_reg == 1'd1) & (tmp_i_303_reg_501_pp0_iter3_reg == 1'd0) & (tmp_i_reg_492_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op108_load_state5 = ((tmp_write_V_reg_516_pp0_iter3_reg == 1'd0) & (tmp_i_303_reg_501_pp0_iter3_reg == 1'd1) & (tmp_i_reg_492_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op115_write_state6 = ((tmp_write_V_2_reg_539_pp0_iter4_reg == 1'd0) & (tmp_8_i_reg_520_pp0_iter4_reg == 1'd1) & (tmp_i_303_reg_501_pp0_iter4_reg == 1'd0) & (tmp_i_reg_492_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op118_write_state6 = ((tmp_write_V_reg_516_pp0_iter4_reg == 1'd0) & (tmp_i_303_reg_501_pp0_iter4_reg == 1'd1) & (tmp_i_reg_492_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op45_read_state2 = ((tmp_i_303_nbreadreq_fu_126_p3 == 1'd1) & (tmp_i_reg_492 == 1'd0));
end

always @ (*) begin
    ap_predicate_op53_read_state3 = ((tmp_8_i_nbreadreq_fu_140_p3 == 1'd1) & (tmp_i_303_reg_501 == 1'd0) & (tmp_i_reg_492_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op72_load_state4 = ((tmp_i_303_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (tmp_write_V_2_reg_539 == 1'd0) & (tmp_8_i_reg_520 == 1'd1));
end

always @ (*) begin
    ap_predicate_op74_load_state4 = ((tmp_i_303_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (tmp_write_V_2_reg_539 == 1'd0) & (tmp_8_i_reg_520 == 1'd1));
end

always @ (*) begin
    ap_predicate_op76_load_state4 = ((tmp_i_303_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (tmp_write_V_2_reg_539 == 1'd0) & (tmp_8_i_reg_520 == 1'd1));
end

always @ (*) begin
    ap_predicate_op77_load_state4 = ((tmp_i_303_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (tmp_write_V_2_reg_539 == 1'd0) & (tmp_8_i_reg_520 == 1'd1));
end

always @ (*) begin
    ap_predicate_op78_load_state4 = ((tmp_i_303_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (tmp_write_V_2_reg_539 == 1'd0) & (tmp_8_i_reg_520 == 1'd1));
end

always @ (*) begin
    ap_predicate_op79_load_state4 = ((tmp_i_303_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (tmp_write_V_2_reg_539 == 1'd0) & (tmp_8_i_reg_520 == 1'd1));
end

always @ (*) begin
    ap_predicate_op80_store_state4 = ((tmp_i_303_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (tmp_write_V_2_reg_539 == 1'd1) & (tmp_8_i_reg_520 == 1'd1));
end

always @ (*) begin
    ap_predicate_op81_store_state4 = ((tmp_i_303_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (tmp_write_V_2_reg_539 == 1'd1) & (tmp_8_i_reg_520 == 1'd1));
end

always @ (*) begin
    ap_predicate_op82_store_state4 = ((tmp_i_303_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (tmp_write_V_2_reg_539 == 1'd1) & (tmp_8_i_reg_520 == 1'd1));
end

always @ (*) begin
    ap_predicate_op83_store_state4 = ((tmp_i_303_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (tmp_write_V_2_reg_539 == 1'd1) & (tmp_8_i_reg_520 == 1'd1));
end

always @ (*) begin
    ap_predicate_op85_store_state4 = ((tmp_init_V_reg_543 == 1'd1) & (tmp_i_303_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (tmp_write_V_2_reg_539 == 1'd1) & (tmp_8_i_reg_520 == 1'd1));
end

always @ (*) begin
    ap_predicate_op87_store_state4 = ((tmp_init_V_reg_543 == 1'd1) & (tmp_i_303_reg_501_pp0_iter2_reg == 1'd0) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0) & (tmp_write_V_2_reg_539 == 1'd1) & (tmp_8_i_reg_520 == 1'd1));
end

always @ (*) begin
    ap_predicate_op91_load_state4 = ((tmp_write_V_reg_516_pp0_iter2_reg == 1'd0) & (tmp_i_303_reg_501_pp0_iter2_reg == 1'd1) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op92_store_state4 = ((tmp_write_V_reg_516_pp0_iter2_reg == 1'd1) & (tmp_i_303_reg_501_pp0_iter2_reg == 1'd1) & (tmp_i_reg_492_pp0_iter2_reg == 1'd0));
end

assign lshr_ln993_fu_469_p2 = zext_ln599_fu_463_p1 >> zext_ln993_fu_466_p1;

assign p_11_fu_422_p7 = {{{{{{rx_table_gap_q0}, {rx_table_offset_V_q0}}, {rx_table_head_V_q0}}, {rx_table_win_shift_V_q0}}, {rx_table_appd_V_q0}}, {rx_table_recvd_V_q0}};

assign reply_windowSize_V_fu_475_p1 = lshr_ln993_fu_469_p2[15:0];

assign rxSar2rxApp_upd_rsp_din = {{{{1'd1}, {rx_table_appd_V_load_reg_622}}}, {tmp_sessionID_V_reg_505_pp0_iter4_reg}};

assign rxSar2rxEng_upd_rsp_din = p_11_reg_617;

assign rxSar2txEng_rsp_din = tmp_57_i_fu_479_p4;

assign rx_table_appd_V_addr_3_gep_fu_253_p3 = zext_ln587_11_fu_401_p1;

assign rx_table_gap_address0 = zext_ln587_11_fu_401_p1;

assign rx_table_head_V_address0 = zext_ln587_11_fu_401_p1;

assign rx_table_offset_V_address0 = zext_ln587_11_fu_401_p1;

assign rx_table_win_shift_V_addr_2_gep_fu_261_p3 = zext_ln587_11_fu_401_p1;

assign tmp_57_i_fu_479_p4 = {{{reply_windowSize_V_fu_475_p1}, {entry_win_shift_V_reg_632}}, {entry_recvd_V_reg_627}};

assign tmp_8_i_nbreadreq_fu_140_p3 = rxEng2rxSar_upd_req_empty_n;

assign tmp_i_303_nbreadreq_fu_126_p3 = rxApp2rxSar_upd_req_empty_n;

assign tmp_i_nbreadreq_fu_112_p3 = txEng2rxSar_req_empty_n;

assign tmp_init_V_fu_355_p3 = rxEng2rxSar_upd_req_dout[32'd53];

assign tmp_sessionID_V_3_fu_323_p1 = rxEng2rxSar_upd_req_dout[9:0];

assign tmp_sessionID_V_fu_301_p1 = rxApp2rxSar_upd_req_dout[15:0];

assign tmp_write_V_2_fu_347_p3 = rxEng2rxSar_upd_req_dout[32'd52];

assign trunc_ln223_fu_438_p1 = rx_table_recvd_V_q0[17:0];

assign xor_ln229_fu_442_p2 = (trunc_ln223_fu_438_p1 ^ 18'd262143);

assign zext_ln587_10_fu_412_p1 = tmp_sessionID_V_reg_505_pp0_iter2_reg;

assign zext_ln587_11_fu_401_p1 = tmp_sessionID_V_3_reg_524;

assign zext_ln587_fu_416_p1 = addr_V_reg_496_pp0_iter2_reg;

assign zext_ln599_fu_463_p1 = actualWindowSize_reg_638;

assign zext_ln993_fu_466_p1 = entry_win_shift_V_reg_632;

endmodule //toe_top_rx_sar_table
