$date
	Fri Dec 22 22:26:28 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_numConv $end
$var wire 4 ! gray_2_bin [3:0] $end
$var wire 4 " bin_2_gray [3:0] $end
$var parameter 32 # n $end
$var reg 4 $ bin [3:0] $end
$scope module DUT $end
$var wire 4 % bin [3:0] $end
$var wire 4 & bin_2_gray [3:0] $end
$var parameter 32 ' n $end
$var reg 4 ( gray_2_bin [3:0] $end
$var integer 32 ) i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 '
b100 #
$end
#0
$dumpvars
b100 )
b1010 (
b1111 &
b1010 %
b1010 $
b1111 "
b1010 !
$end
#10000000000
