Analysis & Synthesis report for FFT_32K
Sun Mar 24 18:28:11 2013
Quartus II 32-bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sun Mar 24 18:28:11 2013             ;
; Quartus II 32-bit Version          ; 12.1 Build 243 01/31/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; FFT_32K                                       ;
; Top-level Entity Name              ; fft_32K                                       ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; N/A until Partition Merge                     ;
;     Total combinational functions  ; N/A until Partition Merge                     ;
;     Dedicated logic registers      ; N/A until Partition Merge                     ;
; Total registers                    ; N/A until Partition Merge                     ;
; Total pins                         ; N/A until Partition Merge                     ;
; Total virtual pins                 ; N/A until Partition Merge                     ;
; Total memory bits                  ; N/A until Partition Merge                     ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                     ;
; Total PLLs                         ; N/A until Partition Merge                     ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C50F484C6       ;                    ;
; Top-level entity name                                                      ; fft_32K            ; FFT_32K            ;
; Family name                                                                ; Cyclone II         ; Stratix            ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                        ; IP Include File                                                                          ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |fft_32K|clk_pll:clk_pll_inst                                                                          ; /home/xooxies/Dropbox/Research/LEV/code/altera/design_example/fft_32K/source/clk_pll.v   ;
; Altera ; ALTSYNCRAM   ; N/A     ; N/A          ; N/A          ; |fft_32K|combine_fft:combine_fft_inst|comb_final_fft_res:combine_fft_top_bot|mram_buf:fft_res_buf_imag ; /home/xooxies/Dropbox/Research/LEV/code/altera/design_example/fft_32K/source/mram_buf.v  ;
; Altera ; ALTSYNCRAM   ; N/A     ; N/A          ; N/A          ; |fft_32K|combine_fft:combine_fft_inst|comb_final_fft_res:combine_fft_top_bot|mram_buf:fft_res_buf_real ; /home/xooxies/Dropbox/Research/LEV/code/altera/design_example/fft_32K/source/mram_buf.v  ;
; Altera ; ALTMULT_ADD  ; N/A     ; N/A          ; N/A          ; |fft_32K|combine_fft:combine_fft_inst|mul_fft_bot_tf:multiply_twiddle_factor|mult_add:mult_add_imag    ; /home/xooxies/Dropbox/Research/LEV/code/altera/design_example/fft_32K/source/mult_add.v  ;
; Altera ; ALTMULT_ADD  ; N/A     ; N/A          ; N/A          ; |fft_32K|combine_fft:combine_fft_inst|mul_fft_bot_tf:multiply_twiddle_factor|mult_add:mult_add_real    ; /home/xooxies/Dropbox/Research/LEV/code/altera/design_example/fft_32K/source/mult_add.v  ;
; Altera ; FFT          ; 2.1.3   ; N/A          ; N/A          ; |fft_32K|fft_small:fft_small_bot                                                                       ; /home/xooxies/Dropbox/Research/LEV/code/altera/design_example/fft_32K/source/fft_small.v ;
; Altera ; FFT          ; 2.1.3   ; N/A          ; N/A          ; |fft_32K|fft_small:fft_small_top                                                                       ; /home/xooxies/Dropbox/Research/LEV/code/altera/design_example/fft_32K/source/fft_small.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Mar 24 18:28:08 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FFT_32K -c FFT_32K
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file /home/xooxies/Dropbox/Research/LEV/code/altera/design_example/fft_32K/source/clk_pll.v
    Info (12023): Found entity 1: clk_pll
Info (12021): Found 1 design units, including 1 entities, in source file /home/xooxies/Dropbox/Research/LEV/code/altera/design_example/fft_32K/source/twiddle_rom_add.v
    Info (12023): Found entity 1: twiddle_rom_add
Info (12021): Found 1 design units, including 1 entities, in source file /home/xooxies/Dropbox/Research/LEV/code/altera/design_example/fft_32K/source/comb_final_fft_res.v
    Info (12023): Found entity 1: comb_final_fft_res
Info (12021): Found 1 design units, including 1 entities, in source file /home/xooxies/Dropbox/Research/LEV/code/altera/design_example/fft_32K/source/combine_fft.v
    Info (12023): Found entity 1: combine_fft
Info (12021): Found 1 design units, including 1 entities, in source file /home/xooxies/Dropbox/Research/LEV/code/altera/design_example/fft_32K/source/fft_32K.v
    Info (12023): Found entity 1: fft_32K
Info (12021): Found 1 design units, including 1 entities, in source file /home/xooxies/Dropbox/Research/LEV/code/altera/design_example/fft_32K/source/fft_small.v
    Info (12023): Found entity 1: fft_small
Info (12021): Found 1 design units, including 1 entities, in source file /home/xooxies/Dropbox/Research/LEV/code/altera/design_example/fft_32K/source/mram_buf.v
    Info (12023): Found entity 1: mram_buf
Info (12021): Found 1 design units, including 1 entities, in source file /home/xooxies/Dropbox/Research/LEV/code/altera/design_example/fft_32K/source/mul_fft_bot_tf.v
    Info (12023): Found entity 1: mul_fft_bot_tf
Info (12021): Found 1 design units, including 1 entities, in source file /home/xooxies/Dropbox/Research/LEV/code/altera/design_example/fft_32K/source/mult_add.v
    Info (12023): Found entity 1: mult_add
Info (12021): Found 1 design units, including 1 entities, in source file /home/xooxies/Dropbox/Research/LEV/code/altera/design_example/fft_32K/source/parse_fft_input.v
    Info (12023): Found entity 1: parse_fft_input
Info (12021): Found 1 design units, including 1 entities, in source file /home/xooxies/Dropbox/Research/LEV/code/altera/design_example/fft_32K/source/scale_fft_res.v
    Info (12023): Found entity 1: scale_fft_res
Warning (12019): Can't analyze file -- file C:/software/altera/MegaCore/fft-v2.1.3/lib/fft_pack.vhd is missing
Warning (12019): Can't analyze file -- file C:/altera/design_example/fft_32K/source/fft_small.v is missing
Info (12127): Elaborating entity "fft_32K" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at fft_32K.v(73): object "master_source_eop_comb" assigned a value but never read
Info (12128): Elaborating entity "clk_pll" for hierarchy "clk_pll:clk_pll_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "clk_pll:clk_pll_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "clk_pll:clk_pll_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "clk_pll:clk_pll_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "inclk0_input_frequency" = "5000"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "spread_frequency" = "0"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
Info (12128): Elaborating entity "parse_fft_input" for hierarchy "parse_fft_input:parse_fft_input_inst"
Warning (10230): Verilog HDL assignment warning at parse_fft_input.v(105): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "fft_small" for hierarchy "fft_small:fft_small_top"
Info (12128): Elaborating entity "combine_fft" for hierarchy "combine_fft:combine_fft_inst"
Info (12128): Elaborating entity "twiddle_rom_add" for hierarchy "combine_fft:combine_fft_inst|twiddle_rom_add:twiddle_add"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "combine_fft:combine_fft_inst|twiddle_rom_add:twiddle_add|lpm_counter:counter_rom"
Info (12130): Elaborated megafunction instantiation "combine_fft:combine_fft_inst|twiddle_rom_add:twiddle_add|lpm_counter:counter_rom"
Info (12133): Instantiated megafunction "combine_fft:combine_fft_inst|twiddle_rom_add:twiddle_add|lpm_counter:counter_rom" with the following parameter:
    Info (12134): Parameter "lpm_width" = "15"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_direction" = "UP"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ooi.tdf
    Info (12023): Found entity 1: cntr_ooi
Info (12128): Elaborating entity "cntr_ooi" for hierarchy "combine_fft:combine_fft_inst|twiddle_rom_add:twiddle_add|lpm_counter:counter_rom|cntr_ooi:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "combine_fft:combine_fft_inst|twiddle_rom_add:twiddle_add|lpm_counter:counter_cos_rom"
Info (12130): Elaborated megafunction instantiation "combine_fft:combine_fft_inst|twiddle_rom_add:twiddle_add|lpm_counter:counter_cos_rom"
Info (12133): Instantiated megafunction "combine_fft:combine_fft_inst|twiddle_rom_add:twiddle_add|lpm_counter:counter_cos_rom" with the following parameter:
    Info (12134): Parameter "lpm_width" = "13"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_direction" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2pe.tdf
    Info (12023): Found entity 1: cntr_2pe
Info (12128): Elaborating entity "cntr_2pe" for hierarchy "combine_fft:combine_fft_inst|twiddle_rom_add:twiddle_add|lpm_counter:counter_cos_rom|cntr_2pe:auto_generated"
Info (12128): Elaborating entity "altsyncram" for hierarchy "combine_fft:combine_fft_inst|twiddle_rom_add:twiddle_add|altsyncram:coshex"
Info (12130): Elaborated megafunction instantiation "combine_fft:combine_fft_inst|twiddle_rom_add:twiddle_add|altsyncram:coshex"
Info (12133): Instantiated megafunction "combine_fft:combine_fft_inst|twiddle_rom_add:twiddle_add|altsyncram:coshex" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "init_file" = "fft_32K_coshex.hex"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nu71.tdf
    Info (12023): Found entity 1: altsyncram_nu71
Info (12128): Elaborating entity "altsyncram_nu71" for hierarchy "combine_fft:combine_fft_inst|twiddle_rom_add:twiddle_add|altsyncram:coshex|altsyncram_nu71:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf
    Info (12023): Found entity 1: decode_1oa
Info (12128): Elaborating entity "decode_1oa" for hierarchy "combine_fft:combine_fft_inst|twiddle_rom_add:twiddle_add|altsyncram:coshex|altsyncram_nu71:auto_generated|decode_1oa:deep_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0kb.tdf
    Info (12023): Found entity 1: mux_0kb
Info (12128): Elaborating entity "mux_0kb" for hierarchy "combine_fft:combine_fft_inst|twiddle_rom_add:twiddle_add|altsyncram:coshex|altsyncram_nu71:auto_generated|mux_0kb:mux2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "combine_fft:combine_fft_inst|twiddle_rom_add:twiddle_add|altsyncram:sinhex"
Info (12130): Elaborated megafunction instantiation "combine_fft:combine_fft_inst|twiddle_rom_add:twiddle_add|altsyncram:sinhex"
Info (12133): Instantiated megafunction "combine_fft:combine_fft_inst|twiddle_rom_add:twiddle_add|altsyncram:sinhex" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "init_file" = "fft_32K_sinhex.hex"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_su71.tdf
    Info (12023): Found entity 1: altsyncram_su71
Info (12128): Elaborating entity "altsyncram_su71" for hierarchy "combine_fft:combine_fft_inst|twiddle_rom_add:twiddle_add|altsyncram:sinhex|altsyncram_su71:auto_generated"
Info (12128): Elaborating entity "mul_fft_bot_tf" for hierarchy "combine_fft:combine_fft_inst|mul_fft_bot_tf:multiply_twiddle_factor"
Info (12128): Elaborating entity "mult_add" for hierarchy "combine_fft:combine_fft_inst|mul_fft_bot_tf:multiply_twiddle_factor|mult_add:mult_add_real"
Info (12128): Elaborating entity "altmult_add" for hierarchy "combine_fft:combine_fft_inst|mul_fft_bot_tf:multiply_twiddle_factor|mult_add:mult_add_real|altmult_add:ALTMULT_ADD_component"
Info (12130): Elaborated megafunction instantiation "combine_fft:combine_fft_inst|mul_fft_bot_tf:multiply_twiddle_factor|mult_add:mult_add_real|altmult_add:ALTMULT_ADD_component"
Info (12133): Instantiated megafunction "combine_fft:combine_fft_inst|mul_fft_bot_tf:multiply_twiddle_factor|mult_add:mult_add_real|altmult_add:ALTMULT_ADD_component" with the following parameter:
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "UNUSED"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "UNUSED"
    Info (12134): Parameter "signed_aclr_a" = "UNUSED"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "2"
    Info (12134): Parameter "multiplier_aclr0" = "UNUSED"
    Info (12134): Parameter "signed_aclr_b" = "UNUSED"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "lpm_type" = "altmult_add"
    Info (12134): Parameter "multiplier_aclr1" = "UNUSED"
    Info (12134): Parameter "input_aclr_b0" = "UNUSED"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "width_result" = "33"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_aclr_b1" = "UNUSED"
    Info (12134): Parameter "input_aclr_a0" = "UNUSED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_aclr_a1" = "UNUSED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "UNUSED"
    Info (12134): Parameter "output_aclr" = "UNUSED"
    Info (12134): Parameter "port_addnsub1" = "PORT_USED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "UNUSED"
Warning (287001): Assertion warning: Asynchronous clear port aclr3 of altmult_add megafunction clears register ADDNSUB_MULTIPLIER_REGISTER1
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_49k2.tdf
    Info (12023): Found entity 1: mult_add_49k2
Info (12128): Elaborating entity "mult_add_49k2" for hierarchy "combine_fft:combine_fft_inst|mul_fft_bot_tf:multiply_twiddle_factor|mult_add:mult_add_real|altmult_add:ALTMULT_ADD_component|mult_add_49k2:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_r291.tdf
    Info (12023): Found entity 1: ded_mult_r291
Info (12128): Elaborating entity "ded_mult_r291" for hierarchy "combine_fft:combine_fft_inst|mul_fft_bot_tf:multiply_twiddle_factor|mult_add:mult_add_real|altmult_add:ALTMULT_ADD_component|mult_add_49k2:auto_generated|ded_mult_r291:ded_mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf
    Info (12023): Found entity 1: dffpipe_93c
Info (12128): Elaborating entity "dffpipe_93c" for hierarchy "combine_fft:combine_fft_inst|mul_fft_bot_tf:multiply_twiddle_factor|mult_add:mult_add_real|altmult_add:ALTMULT_ADD_component|mult_add_49k2:auto_generated|ded_mult_r291:ded_mult1|dffpipe_93c:pre_result"
Info (12128): Elaborating entity "scale_fft_res" for hierarchy "combine_fft:combine_fft_inst|scale_fft_res:scale_fft_real_imag"
Warning (10230): Verilog HDL assignment warning at scale_fft_res.v(38): truncated value with size 6 to match size of target (5)
Info (12128): Elaborating entity "altshift_taps" for hierarchy "combine_fft:combine_fft_inst|scale_fft_res:scale_fft_real_imag|altshift_taps:delay_exp"
Info (12130): Elaborated megafunction instantiation "combine_fft:combine_fft_inst|scale_fft_res:scale_fft_real_imag|altshift_taps:delay_exp"
Info (12133): Instantiated megafunction "combine_fft:combine_fft_inst|scale_fft_res:scale_fft_real_imag|altshift_taps:delay_exp" with the following parameter:
    Info (12134): Parameter "width" = "12"
    Info (12134): Parameter "number_of_taps" = "1"
    Info (12134): Parameter "tap_distance" = "5"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M512"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
Warning (287001): Assertion warning: Device family Cyclone II does not have M512 blocks -- using available memory blocks
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_g3r.tdf
    Info (12023): Found entity 1: shift_taps_g3r
Info (12128): Elaborating entity "shift_taps_g3r" for hierarchy "combine_fft:combine_fft_inst|scale_fft_res:scale_fft_real_imag|altshift_taps:delay_exp|shift_taps_g3r:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p4a1.tdf
    Info (12023): Found entity 1: altsyncram_p4a1
Info (12128): Elaborating entity "altsyncram_p4a1" for hierarchy "combine_fft:combine_fft_inst|scale_fft_res:scale_fft_real_imag|altshift_taps:delay_exp|shift_taps_g3r:auto_generated|altsyncram_p4a1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kkf.tdf
    Info (12023): Found entity 1: cntr_kkf
Info (12128): Elaborating entity "cntr_kkf" for hierarchy "combine_fft:combine_fft_inst|scale_fft_res:scale_fft_real_imag|altshift_taps:delay_exp|shift_taps_g3r:auto_generated|cntr_kkf:cntr1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6cc.tdf
    Info (12023): Found entity 1: cmpr_6cc
Info (12128): Elaborating entity "cmpr_6cc" for hierarchy "combine_fft:combine_fft_inst|scale_fft_res:scale_fft_real_imag|altshift_taps:delay_exp|shift_taps_g3r:auto_generated|cntr_kkf:cntr1|cmpr_6cc:cmpr6"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "combine_fft:combine_fft_inst|scale_fft_res:scale_fft_real_imag|lpm_add_sub:exp_shift"
Info (12130): Elaborated megafunction instantiation "combine_fft:combine_fft_inst|scale_fft_res:scale_fft_real_imag|lpm_add_sub:exp_shift"
Info (12133): Instantiated megafunction "combine_fft:combine_fft_inst|scale_fft_res:scale_fft_real_imag|lpm_add_sub:exp_shift" with the following parameter:
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_direction" = "SUB"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_pipeline" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bmg.tdf
    Info (12023): Found entity 1: add_sub_bmg
Info (12128): Elaborating entity "add_sub_bmg" for hierarchy "combine_fft:combine_fft_inst|scale_fft_res:scale_fft_real_imag|lpm_add_sub:exp_shift|add_sub_bmg:auto_generated"
Info (12128): Elaborating entity "lpm_clshift" for hierarchy "combine_fft:combine_fft_inst|scale_fft_res:scale_fft_real_imag|lpm_clshift:scale_fft_real"
Info (12130): Elaborated megafunction instantiation "combine_fft:combine_fft_inst|scale_fft_res:scale_fft_real_imag|lpm_clshift:scale_fft_real"
Info (12133): Instantiated megafunction "combine_fft:combine_fft_inst|scale_fft_res:scale_fft_real_imag|lpm_clshift:scale_fft_real" with the following parameter:
    Info (12134): Parameter "lpm_type" = "LPM_CLSHIFT"
    Info (12134): Parameter "lpm_shifttype" = "ARITHMETIC"
    Info (12134): Parameter "lpm_width" = "18"
    Info (12134): Parameter "lpm_widthdist" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_clshift_iuc.tdf
    Info (12023): Found entity 1: lpm_clshift_iuc
Info (12128): Elaborating entity "lpm_clshift_iuc" for hierarchy "combine_fft:combine_fft_inst|scale_fft_res:scale_fft_real_imag|lpm_clshift:scale_fft_real|lpm_clshift_iuc:auto_generated"
Info (12128): Elaborating entity "comb_final_fft_res" for hierarchy "combine_fft:combine_fft_inst|comb_final_fft_res:combine_fft_top_bot"
Warning (10230): Verilog HDL assignment warning at comb_final_fft_res.v(88): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at comb_final_fft_res.v(89): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "combine_fft:combine_fft_inst|comb_final_fft_res:combine_fft_top_bot|lpm_add_sub:comb_fft_add_real"
Info (12130): Elaborated megafunction instantiation "combine_fft:combine_fft_inst|comb_final_fft_res:combine_fft_top_bot|lpm_add_sub:comb_fft_add_real"
Info (12133): Instantiated megafunction "combine_fft:combine_fft_inst|comb_final_fft_res:combine_fft_top_bot|lpm_add_sub:comb_fft_add_real" with the following parameter:
    Info (12134): Parameter "lpm_width" = "18"
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_pipeline" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_nkh.tdf
    Info (12023): Found entity 1: add_sub_nkh
Info (12128): Elaborating entity "add_sub_nkh" for hierarchy "combine_fft:combine_fft_inst|comb_final_fft_res:combine_fft_top_bot|lpm_add_sub:comb_fft_add_real|add_sub_nkh:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "combine_fft:combine_fft_inst|comb_final_fft_res:combine_fft_top_bot|lpm_counter:count_mram_wradd"
Info (12130): Elaborated megafunction instantiation "combine_fft:combine_fft_inst|comb_final_fft_res:combine_fft_top_bot|lpm_counter:count_mram_wradd"
Info (12133): Instantiated megafunction "combine_fft:combine_fft_inst|comb_final_fft_res:combine_fft_top_bot|lpm_counter:count_mram_wradd" with the following parameter:
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_direction" = "UP"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_noi.tdf
    Info (12023): Found entity 1: cntr_noi
Info (12128): Elaborating entity "cntr_noi" for hierarchy "combine_fft:combine_fft_inst|comb_final_fft_res:combine_fft_top_bot|lpm_counter:count_mram_wradd|cntr_noi:auto_generated"
Info (12128): Elaborating entity "mram_buf" for hierarchy "combine_fft:combine_fft_inst|comb_final_fft_res:combine_fft_top_bot|mram_buf:fft_res_buf_real"
Info (12128): Elaborating entity "altsyncram" for hierarchy "combine_fft:combine_fft_inst|comb_final_fft_res:combine_fft_top_bot|mram_buf:fft_res_buf_real|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "combine_fft:combine_fft_inst|comb_final_fft_res:combine_fft_top_bot|mram_buf:fft_res_buf_real|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "combine_fft:combine_fft_inst|comb_final_fft_res:combine_fft_top_bot|mram_buf:fft_res_buf_real|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "ram_block_type" = "M-RAM"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "numwords_b" = "32768"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
Warning (287001): Assertion warning: Device family Cyclone II does not have M-RAM blocks -- using available memory blocks
Warning (287001): Assertion warning: Device family Cyclone II does not have M-RAM blocks -- using available memory blocks
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8qg1.tdf
    Info (12023): Found entity 1: altsyncram_8qg1
Info (12128): Elaborating entity "altsyncram_8qg1" for hierarchy "combine_fft:combine_fft_inst|comb_final_fft_res:combine_fft_top_bot|mram_buf:fft_res_buf_real|altsyncram:altsyncram_component|altsyncram_8qg1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8kr1.tdf
    Info (12023): Found entity 1: altsyncram_8kr1
Info (12128): Elaborating entity "altsyncram_8kr1" for hierarchy "combine_fft:combine_fft_inst|comb_final_fft_res:combine_fft_top_bot|mram_buf:fft_res_buf_real|altsyncram:altsyncram_component|altsyncram_8qg1:auto_generated|altsyncram_8kr1:altsyncram1"
Warning (287013): Variable or input pin "clocken1" is defined but never used.
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_9oa.tdf
    Info (12023): Found entity 1: decode_9oa
Info (12128): Elaborating entity "decode_9oa" for hierarchy "combine_fft:combine_fft_inst|comb_final_fft_res:combine_fft_top_bot|mram_buf:fft_res_buf_real|altsyncram:altsyncram_component|altsyncram_8qg1:auto_generated|altsyncram_8kr1:altsyncram1|decode_9oa:decode3"
Info (12128): Elaborating entity "decode_9oa" for hierarchy "combine_fft:combine_fft_inst|comb_final_fft_res:combine_fft_top_bot|mram_buf:fft_res_buf_real|altsyncram:altsyncram_component|altsyncram_8qg1:auto_generated|altsyncram_8kr1:altsyncram1|decode_9oa:decode_a"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8kb.tdf
    Info (12023): Found entity 1: mux_8kb
Info (12128): Elaborating entity "mux_8kb" for hierarchy "combine_fft:combine_fft_inst|comb_final_fft_res:combine_fft_top_bot|mram_buf:fft_res_buf_real|altsyncram:altsyncram_component|altsyncram_8qg1:auto_generated|altsyncram_8kr1:altsyncram1|mux_8kb:mux5"
Error (12006): Node instance "asj_fft_dualstream_inst" instantiates undefined entity "asj_fft_dualstream" File: /home/xooxies/Dropbox/Research/LEV/code/altera/design_example/fft_32K/source/fft_small.v Line: 83
Error (12006): Node instance "asj_fft_dualstream_inst" instantiates undefined entity "asj_fft_dualstream" File: /home/xooxies/Dropbox/Research/LEV/code/altera/design_example/fft_32K/source/fft_small.v Line: 83
Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 13 warnings
    Error: Peak virtual memory: 350 megabytes
    Error: Processing ended: Sun Mar 24 18:28:11 2013
    Error: Elapsed time: 00:00:03
    Error: Total CPU time (on all processors): 00:00:03


