
*** Running vivado
    with args -log VGA_OV7670_Test.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source VGA_OV7670_Test.tcl -notrace



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Dec 27 16:48:23 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source VGA_OV7670_Test.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 618.855 ; gain = 189.625
Command: link_design -top VGA_OV7670_Test -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'd:/GitHub/verilog/Verilog/VGA_OV7670/VGA_OV7670.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'U_clk_wiz'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 860.141 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3082 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'VGA_OV7670_Test' is not ideal for floorplanning, since the cellview 'ISP_P' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, U_clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U_clk_wiz/clk' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [d:/GitHub/verilog/Verilog/VGA_OV7670/VGA_OV7670.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'U_clk_wiz/inst'
Finished Parsing XDC File [d:/GitHub/verilog/Verilog/VGA_OV7670/VGA_OV7670.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'U_clk_wiz/inst'
Parsing XDC File [d:/GitHub/verilog/Verilog/VGA_OV7670/VGA_OV7670.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'U_clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/GitHub/verilog/Verilog/VGA_OV7670/VGA_OV7670.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [d:/GitHub/verilog/Verilog/VGA_OV7670/VGA_OV7670.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1579.305 ; gain = 584.668
Finished Parsing XDC File [d:/GitHub/verilog/Verilog/VGA_OV7670/VGA_OV7670.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'U_clk_wiz/inst'
Parsing XDC File [D:/GitHub/verilog/Verilog/VGA_OV7670/VGA_OV7670.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/GitHub/verilog/Verilog/VGA_OV7670/VGA_OV7670.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1579.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1579.305 ; gain = 945.684
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1579.305 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 20b54f339

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.636 . Memory (MB): peak = 1603.059 ; gain = 23.754

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 20b54f339

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1997.367 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 20b54f339

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1997.367 ; gain = 0.000
Phase 1 Initialization | Checksum: 20b54f339

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1997.367 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 20b54f339

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.384 . Memory (MB): peak = 1997.367 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 20b54f339

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.404 . Memory (MB): peak = 1997.367 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 20b54f339

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.405 . Memory (MB): peak = 1997.367 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 5 pins
INFO: [Opt 31-138] Pushed 4 inverter(s) to 64 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2a715b57f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.561 . Memory (MB): peak = 1997.367 ; gain = 0.000
Retarget | Checksum: 2a715b57f
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 5 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1f7f07749

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.659 . Memory (MB): peak = 1997.367 ; gain = 0.000
Constant propagation | Checksum: 1f7f07749
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1997.367 ; gain = 0.000
Phase 5 Sweep | Checksum: 2472451dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.814 . Memory (MB): peak = 1997.367 ; gain = 0.000
Sweep | Checksum: 2472451dd
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_IBUF_BUFG_inst to drive 246 load(s) on clock net clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 25fa4180b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.980 . Memory (MB): peak = 1997.367 ; gain = 0.000
BUFG optimization | Checksum: 25fa4180b
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 25fa4180b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1997.367 ; gain = 0.000
Shift Register Optimization | Checksum: 25fa4180b
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 25fa4180b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1997.367 ; gain = 0.000
Post Processing Netlist | Checksum: 25fa4180b
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2516805a1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1997.367 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1997.367 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2516805a1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1997.367 ; gain = 0.000
Phase 9 Finalization | Checksum: 2516805a1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1997.367 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               5  |                                              2  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2516805a1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1997.367 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 48 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 16 WE to EN ports
Number of BRAM Ports augmented: 48 newly gated: 16 Total Ports: 96
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 2b5c6eb9a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.753 . Memory (MB): peak = 2088.453 ; gain = 0.000
Ending Power Optimization Task | Checksum: 2b5c6eb9a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2088.453 ; gain = 91.086

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 211d574e0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2088.453 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 211d574e0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 2088.453 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2088.453 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 211d574e0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2088.453 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 2088.453 ; gain = 509.148
INFO: [Vivado 12-24828] Executing command : report_drc -file VGA_OV7670_Test_drc_opted.rpt -pb VGA_OV7670_Test_drc_opted.pb -rpx VGA_OV7670_Test_drc_opted.rpx
Command: report_drc -file VGA_OV7670_Test_drc_opted.rpt -pb VGA_OV7670_Test_drc_opted.pb -rpx VGA_OV7670_Test_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/GitHub/verilog/Verilog/VGA_OV7670/VGA_OV7670.runs/impl_1/VGA_OV7670_Test_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2088.453 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2088.453 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2088.453 ; gain = 0.000
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2088.453 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2088.453 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2088.453 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2088.453 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/verilog/Verilog/VGA_OV7670/VGA_OV7670.runs/impl_1/VGA_OV7670_Test_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2088.453 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18fe028fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2088.453 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2088.453 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 130bd1586

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.955 . Memory (MB): peak = 2088.453 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1878932fe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2088.453 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1878932fe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2088.453 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1878932fe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2088.453 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1706c9eeb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2088.453 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b3aa0078

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2088.453 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1b3aa0078

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2088.453 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 23452af48

Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2088.453 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1a4417943

Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2088.453 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 310 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 144 nets or LUTs. Breaked 0 LUT, combined 144 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2088.453 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            144  |                   144  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            144  |                   144  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1f7d86d7f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2088.453 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 1e54f2e89

Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2088.453 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1e54f2e89

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 2088.453 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d60ab9c2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 2088.453 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18b0a3d12

Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2088.453 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 139835a36

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2088.453 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17987e9a2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2088.453 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2378f9a1c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 2088.453 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 261e0df18

Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2088.453 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 221dc6fb4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2088.453 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 221dc6fb4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2088.453 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2795b760b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.099 | TNS=-1.320 |
Phase 1 Physical Synthesis Initialization | Checksum: 15e388070

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.484 . Memory (MB): peak = 2088.453 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2cd301c09

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.574 . Memory (MB): peak = 2088.453 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2795b760b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 2088.453 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.515. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 202e1874c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 2088.453 ; gain = 0.000

Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 2088.453 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 202e1874c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 2088.453 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 202e1874c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 2088.453 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 202e1874c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 2088.453 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 202e1874c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 2088.453 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2088.453 ; gain = 0.000

Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 2088.453 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15a99c795

Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 2088.453 ; gain = 0.000
Ending Placer Task | Checksum: d15e86be

Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 2088.453 ; gain = 0.000
76 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 2088.453 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file VGA_OV7670_Test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2088.453 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file VGA_OV7670_Test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2088.453 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file VGA_OV7670_Test_utilization_placed.rpt -pb VGA_OV7670_Test_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2088.453 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2088.453 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2088.453 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2088.453 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2088.453 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2088.453 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2088.453 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/verilog/Verilog/VGA_OV7670/VGA_OV7670.runs/impl_1/VGA_OV7670_Test_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2095.754 ; gain = 7.301
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.515 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2112.613 ; gain = 0.031
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2119.004 ; gain = 6.391
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2119.004 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2119.004 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2119.004 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2119.004 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2119.004 ; gain = 6.391
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/verilog/Verilog/VGA_OV7670/VGA_OV7670.runs/impl_1/VGA_OV7670_Test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2b025b7a ConstDB: 0 ShapeSum: 5daceed RouteDB: a0815c57
Post Restoration Checksum: NetGraph: b3d191d2 | NumContArr: e87d1b36 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 321a0a242

Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 2210.746 ; gain = 90.668

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 321a0a242

Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 2210.746 ; gain = 90.668

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 321a0a242

Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 2210.746 ; gain = 90.668
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 36071cf6c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 2257.098 ; gain = 137.020
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.228  | TNS=0.000  | WHS=-1.335 | THS=-597.615|


Router Utilization Summary
  Global Vertical Routing Utilization    = 3.88679 %
  Global Horizontal Routing Utilization  = 2.58902 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 18370
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 18220
  Number of Partially Routed Nets     = 150
  Number of Node Overlaps             = 4265

Phase 2 Router Initialization | Checksum: 351ffd0c0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 2261.332 ; gain = 141.254

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 351ffd0c0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 2261.332 ; gain = 141.254

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1fee82097

Time (s): cpu = 00:00:43 ; elapsed = 00:01:24 . Memory (MB): peak = 2435.898 ; gain = 315.820
Phase 4 Initial Routing | Checksum: 1fee82097

Time (s): cpu = 00:00:43 ; elapsed = 00:01:24 . Memory (MB): peak = 2435.898 ; gain = 315.820
INFO: [Route 35-580] Design has 91 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================================+
| Launch Setup Clock | Launch Hold Clock | Pin                            |
+====================+===================+================================+
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[4]_rep__2/CE |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[2]_rep__3/CE |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[3]_rep__5/CE |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[3]_rep__6/CE |
| sys_clk_pin        | vga_clk_clk_wiz_0 | U_ISPPP/i_reg_reg[1]_rep__3/CE |
+--------------------+-------------------+--------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 2492
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.840  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2235e04b7

Time (s): cpu = 00:01:58 ; elapsed = 00:04:01 . Memory (MB): peak = 3619.406 ; gain = 1499.328
Phase 5 Rip-up And Reroute | Checksum: 2235e04b7

Time (s): cpu = 00:01:58 ; elapsed = 00:04:01 . Memory (MB): peak = 3619.406 ; gain = 1499.328

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24c24ff62

Time (s): cpu = 00:01:58 ; elapsed = 00:04:02 . Memory (MB): peak = 3619.406 ; gain = 1499.328
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.840  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 24c24ff62

Time (s): cpu = 00:01:58 ; elapsed = 00:04:02 . Memory (MB): peak = 3619.406 ; gain = 1499.328

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 24c24ff62

Time (s): cpu = 00:01:58 ; elapsed = 00:04:02 . Memory (MB): peak = 3619.406 ; gain = 1499.328
Phase 6 Delay and Skew Optimization | Checksum: 24c24ff62

Time (s): cpu = 00:01:58 ; elapsed = 00:04:02 . Memory (MB): peak = 3619.406 ; gain = 1499.328

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.840  | TNS=0.000  | WHS=-0.424 | THS=-1.171 |


Phase 7.1.1 Lut RouteThru Assignment for hold
Phase 7.1.1 Lut RouteThru Assignment for hold | Checksum: 220369bbb

Time (s): cpu = 00:02:35 ; elapsed = 00:05:34 . Memory (MB): peak = 4111.125 ; gain = 1991.047
Phase 7.1 Hold Fix Iter | Checksum: 220369bbb

Time (s): cpu = 00:02:36 ; elapsed = 00:05:34 . Memory (MB): peak = 4111.125 ; gain = 1991.047

Phase 7.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.768  | TNS=0.000  | WHS=0.106  | THS=0.000  |

Phase 7.2 Additional Hold Fix | Checksum: 157e6f137

Time (s): cpu = 00:02:36 ; elapsed = 00:05:35 . Memory (MB): peak = 4111.125 ; gain = 1991.047

Phase 7.3 Non Free Resource Hold Fix Iter
Phase 7.3 Non Free Resource Hold Fix Iter | Checksum: 163f5d2a4

Time (s): cpu = 00:02:36 ; elapsed = 00:05:35 . Memory (MB): peak = 4111.125 ; gain = 1991.047
Phase 7 Post Hold Fix | Checksum: 163f5d2a4

Time (s): cpu = 00:02:36 ; elapsed = 00:05:35 . Memory (MB): peak = 4111.125 ; gain = 1991.047

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 11.8363 %
  Global Horizontal Routing Utilization  = 12.2097 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 163f5d2a4

Time (s): cpu = 00:02:36 ; elapsed = 00:05:35 . Memory (MB): peak = 4111.125 ; gain = 1991.047

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 163f5d2a4

Time (s): cpu = 00:02:36 ; elapsed = 00:05:35 . Memory (MB): peak = 4111.125 ; gain = 1991.047

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 23bc6c018

Time (s): cpu = 00:02:36 ; elapsed = 00:05:36 . Memory (MB): peak = 4111.125 ; gain = 1991.047

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 23bc6c018

Time (s): cpu = 00:02:36 ; elapsed = 00:05:36 . Memory (MB): peak = 4111.125 ; gain = 1991.047

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.768  | TNS=0.000  | WHS=0.106  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 23bc6c018

Time (s): cpu = 00:02:36 ; elapsed = 00:05:36 . Memory (MB): peak = 4111.125 ; gain = 1991.047
Total Elapsed time in route_design: 336.418 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: a48288b8

Time (s): cpu = 00:02:36 ; elapsed = 00:05:37 . Memory (MB): peak = 4111.125 ; gain = 1991.047
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: a48288b8

Time (s): cpu = 00:02:36 ; elapsed = 00:05:37 . Memory (MB): peak = 4111.125 ; gain = 1991.047

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:36 ; elapsed = 00:05:37 . Memory (MB): peak = 4111.125 ; gain = 1992.121
INFO: [Vivado 12-24828] Executing command : report_drc -file VGA_OV7670_Test_drc_routed.rpt -pb VGA_OV7670_Test_drc_routed.pb -rpx VGA_OV7670_Test_drc_routed.rpx
Command: report_drc -file VGA_OV7670_Test_drc_routed.rpt -pb VGA_OV7670_Test_drc_routed.pb -rpx VGA_OV7670_Test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/GitHub/verilog/Verilog/VGA_OV7670/VGA_OV7670.runs/impl_1/VGA_OV7670_Test_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file VGA_OV7670_Test_methodology_drc_routed.rpt -pb VGA_OV7670_Test_methodology_drc_routed.pb -rpx VGA_OV7670_Test_methodology_drc_routed.rpx
Command: report_methodology -file VGA_OV7670_Test_methodology_drc_routed.rpt -pb VGA_OV7670_Test_methodology_drc_routed.pb -rpx VGA_OV7670_Test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/GitHub/verilog/Verilog/VGA_OV7670/VGA_OV7670.runs/impl_1/VGA_OV7670_Test_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 4111.125 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file VGA_OV7670_Test_timing_summary_routed.rpt -pb VGA_OV7670_Test_timing_summary_routed.pb -rpx VGA_OV7670_Test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file VGA_OV7670_Test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file VGA_OV7670_Test_route_status.rpt -pb VGA_OV7670_Test_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file VGA_OV7670_Test_power_routed.rpt -pb VGA_OV7670_Test_power_summary_routed.pb -rpx VGA_OV7670_Test_power_routed.rpx
Command: report_power -file VGA_OV7670_Test_power_routed.rpt -pb VGA_OV7670_Test_power_summary_routed.pb -rpx VGA_OV7670_Test_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
118 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file VGA_OV7670_Test_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file VGA_OV7670_Test_bus_skew_routed.rpt -pb VGA_OV7670_Test_bus_skew_routed.pb -rpx VGA_OV7670_Test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 4111.125 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 4111.125 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4111.125 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4111.125 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 4111.125 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 4111.125 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4111.125 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 4111.125 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/GitHub/verilog/Verilog/VGA_OV7670/VGA_OV7670.runs/impl_1/VGA_OV7670_Test_routed.dcp' has been generated.
Command: write_bitstream -force VGA_OV7670_Test.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./VGA_OV7670_Test.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
133 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 4111.125 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 27 16:56:00 2024...
