{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1509588667125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1509588667125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 22:11:06 2017 " "Processing started: Wed Nov 01 22:11:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1509588667125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1509588667125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1509588667125 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1509588668103 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part3.v(58) " "Verilog HDL information at part3.v(58): always construct contains both blocking and non-blocking assignments" {  } { { "part3.v" "" { Text "C:/Users/Niruyan/Desktop/eecs3201lab4/part3/part3.v" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1509588668197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 8 8 " "Found 8 design units, including 8 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "part3.v" "" { Text "C:/Users/Niruyan/Desktop/eecs3201lab4/part3/part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1509588668213 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_FF " "Found entity 2: D_FF" {  } { { "part3.v" "" { Text "C:/Users/Niruyan/Desktop/eecs3201lab4/part3/part3.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1509588668213 ""} { "Info" "ISGN_ENTITY_NAME" "3 circuit1 " "Found entity 3: circuit1" {  } { { "part3.v" "" { Text "C:/Users/Niruyan/Desktop/eecs3201lab4/part3/part3.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1509588668213 ""} { "Info" "ISGN_ENTITY_NAME" "4 T_FF " "Found entity 4: T_FF" {  } { { "part3.v" "" { Text "C:/Users/Niruyan/Desktop/eecs3201lab4/part3/part3.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1509588668213 ""} { "Info" "ISGN_ENTITY_NAME" "5 qcount " "Found entity 5: qcount" {  } { { "part3.v" "" { Text "C:/Users/Niruyan/Desktop/eecs3201lab4/part3/part3.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1509588668213 ""} { "Info" "ISGN_ENTITY_NAME" "6 enabler " "Found entity 6: enabler" {  } { { "part3.v" "" { Text "C:/Users/Niruyan/Desktop/eecs3201lab4/part3/part3.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1509588668213 ""} { "Info" "ISGN_ENTITY_NAME" "7 clkchange " "Found entity 7: clkchange" {  } { { "part3.v" "" { Text "C:/Users/Niruyan/Desktop/eecs3201lab4/part3/part3.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1509588668213 ""} { "Info" "ISGN_ENTITY_NAME" "8 part3 " "Found entity 8: part3" {  } { { "part3.v" "" { Text "C:/Users/Niruyan/Desktop/eecs3201lab4/part3/part3.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1509588668213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1509588668213 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clkn part3.v(111) " "Verilog HDL Implicit Net warning at part3.v(111): created implicit net for \"clkn\"" {  } { { "part3.v" "" { Text "C:/Users/Niruyan/Desktop/eecs3201lab4/part3/part3.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1509588668213 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part3 " "Elaborating entity \"part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1509588668385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkchange clkchange:ck " "Elaborating entity \"clkchange\" for hierarchy \"clkchange:ck\"" {  } { { "part3.v" "ck" { Text "C:/Users/Niruyan/Desktop/eecs3201lab4/part3/part3.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1509588668431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qcount clkchange:ck\|qcount:q1 " "Elaborating entity \"qcount\" for hierarchy \"clkchange:ck\|qcount:q1\"" {  } { { "part3.v" "q1" { Text "C:/Users/Niruyan/Desktop/eecs3201lab4/part3/part3.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1509588668447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enabler enabler:en " "Elaborating entity \"enabler\" for hierarchy \"enabler:en\"" {  } { { "part3.v" "en" { Text "C:/Users/Niruyan/Desktop/eecs3201lab4/part3/part3.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1509588668463 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "quot part3.v(54) " "Verilog HDL or VHDL warning at part3.v(54): object \"quot\" assigned a value but never read" {  } { { "part3.v" "" { Text "C:/Users/Niruyan/Desktop/eecs3201lab4/part3/part3.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1509588668463 "|part3|enabler:en"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 part3.v(61) " "Verilog HDL assignment warning at part3.v(61): truncated value with size 32 to match size of target (1)" {  } { { "part3.v" "" { Text "C:/Users/Niruyan/Desktop/eecs3201lab4/part3/part3.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1509588668463 "|part3|enabler:en"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rright part3.v(58) " "Verilog HDL Always Construct warning at part3.v(58): inferring latch(es) for variable \"rright\", which holds its previous value in one or more paths through the always construct" {  } { { "part3.v" "" { Text "C:/Users/Niruyan/Desktop/eecs3201lab4/part3/part3.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1509588668463 "|part3|enabler:en"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rright part3.v(74) " "Inferred latch for \"rright\" at part3.v(74)" {  } { { "part3.v" "" { Text "C:/Users/Niruyan/Desktop/eecs3201lab4/part3/part3.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1509588668463 "|part3|enabler:en"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuit1 circuit1:c1 " "Elaborating entity \"circuit1\" for hierarchy \"circuit1:c1\"" {  } { { "part3.v" "c1" { Text "C:/Users/Niruyan/Desktop/eecs3201lab4/part3/part3.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1509588668494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 circuit1:c1\|mux2to1:mux1 " "Elaborating entity \"mux2to1\" for hierarchy \"circuit1:c1\|mux2to1:mux1\"" {  } { { "part3.v" "mux1" { Text "C:/Users/Niruyan/Desktop/eecs3201lab4/part3/part3.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1509588668510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF circuit1:c1\|D_FF:dff1 " "Elaborating entity \"D_FF\" for hierarchy \"circuit1:c1\|D_FF:dff1\"" {  } { { "part3.v" "dff1" { Text "C:/Users/Niruyan/Desktop/eecs3201lab4/part3/part3.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1509588668525 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1509588669213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "enabler:en\|rright " "Latch enabler:en\|rright has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA circuit1:c1\|D_FF:dff1\|Q " "Ports D and ENA on the latch are fed by the same signal circuit1:c1\|D_FF:dff1\|Q" {  } { { "part3.v" "" { Text "C:/Users/Niruyan/Desktop/eecs3201lab4/part3/part3.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1509588669244 ""}  } { { "part3.v" "" { Text "C:/Users/Niruyan/Desktop/eecs3201lab4/part3/part3.v" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1509588669244 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1509588669416 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Niruyan/Desktop/eecs3201lab4/part3/output_files/part3.map.smsg " "Generated suppressed messages file C:/Users/Niruyan/Desktop/eecs3201lab4/part3/output_files/part3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1509588669619 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1509588670025 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1509588670025 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "120 " "Implemented 120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1509588670088 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1509588670088 ""} { "Info" "ICUT_CUT_TM_LCELLS" "101 " "Implemented 101 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1509588670088 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1509588670088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "509 " "Peak virtual memory: 509 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1509588670119 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 22:11:10 2017 " "Processing ended: Wed Nov 01 22:11:10 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1509588670119 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1509588670119 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1509588670119 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1509588670119 ""}
