// Seed: 465848515
module module_0 (
    id_1
);
  inout wire id_1;
  wor id_2, id_3;
  tri0 id_4;
  wire id_5;
  assign id_3 = -1;
  tri id_6, id_7;
  tri1 id_8;
  wire id_9, id_10;
  id_11 :
  assert property (@(posedge -1 - "") -1) $display(id_1);
  assign module_1.type_16 = 0;
  tri1 id_12 = -1;
  generate
    logic [7:0][(  -1 'd0 )  -  -1] id_13;
  endgenerate
  wire id_14;
  wire id_15, id_16, id_17;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9;
  module_0 modCall_1 (id_4);
  initial id_7 = -1'b0;
  assign id_2 = -1;
  always #1 id_2 <= id_2;
  wire id_10;
  assign id_6 = -1;
  wire id_11;
  wor  id_12 = (1) != 1;
  assign id_6 = 1;
endmodule
