<annotationInfo>
<item  id="14" filename="mnist/unpacker.h" linenumber="10" name="exitcond" contextFuncName="unpacker&lt;ap_int&lt;8&gt;, 8, 784&gt;" moduleName="unpacker" rtlName="exitcond_fu_108_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="15" filename="mnist/unpacker.h" linenumber="10" name="i_1" contextFuncName="unpacker&lt;ap_int&lt;8&gt;, 8, 784&gt;" moduleName="unpacker" rtlName="i_1_fu_114_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="74" filename="mnist/linear_activation.hpp" linenumber="24" name="exitcond2" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="exitcond2_fu_1167_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="75" filename="mnist/linear_activation.hpp" linenumber="24" name="ii_2" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="ii_2_fu_1173_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="83" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_s" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_s_fu_1179_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="84" filename="mnist/linear_activation.hpp" linenumber="29" name="lhs_V" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="lhs_V_fu_1818_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="87" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_4" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_4_fu_1184_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="89" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="90" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="91" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_0_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="92" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_6" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_6_reg_2905" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="94" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U11" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="95" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_1_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U11" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="96" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_1_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U11" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="97" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_7" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_7_reg_2910" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="99" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_2" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U12" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="100" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_2_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U12" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="101" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_2_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U12" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="102" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_8" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_8_reg_2915" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="104" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_3" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U13" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="105" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_3_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U13" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="106" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_3_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U13" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="107" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_9" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_9_reg_2920" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="109" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_4" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U14" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="110" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_4_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U14" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="111" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_4_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U14" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="112" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_3" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_3_reg_2925" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="114" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_5" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U15" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="115" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_5_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U15" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="116" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_5_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U15" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="117" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_5_reg_2930" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="119" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_6" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U16" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="120" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_6_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U16" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="121" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_6_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U16" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="122" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_10" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_10_reg_2935" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="124" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_7" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="125" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_7_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="126" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_7_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="127" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_11" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_11_reg_2940" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="129" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_8" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U18" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="130" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_8_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U18" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="131" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_8_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U18" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="132" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_12" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_12_reg_2945" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="134" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_9" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U19" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="135" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_9_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U19" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="136" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_9_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U19" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="137" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_13" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_13_reg_2950" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="139" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_s" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="140" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_cast_18" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="141" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_10_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="142" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_14" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_14_reg_2955" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="144" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_10" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U21" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="145" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_10_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U21" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="146" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_11_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U21" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="147" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_15" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_15_reg_2960" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="149" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_11" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U22" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="150" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_11_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U22" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="151" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_12_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U22" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="152" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_16" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_16_reg_2965" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="154" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_12" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U23" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="155" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_12_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U23" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="156" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_13_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U23" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="157" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_17" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_17_reg_2970" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="159" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_13" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U24" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="160" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_13_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U24" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="161" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_14_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U24" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="162" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_18" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_18_reg_2975" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="164" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_14" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U25" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="165" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_14_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U25" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="166" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_15_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U25" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="167" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_19" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_19_reg_2980" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="169" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_15" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U26" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="170" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_15_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U26" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="171" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_16_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U26" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="172" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_20" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_20_reg_2985" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="174" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_16" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U27" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="175" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_16_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U27" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="176" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_17_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U27" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="177" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_21" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_21_reg_2990" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="179" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_17" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U28" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="180" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_17_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U28" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="181" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_18_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U28" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="182" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_22" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_22_reg_2995" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="184" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_18" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U29" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="185" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_18_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U29" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="186" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_19_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U29" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="187" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_23" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_23_reg_3000" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="189" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_19" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U30" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="190" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_19_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U30" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="191" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_20_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U30" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="192" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_24" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_24_reg_3005" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="194" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_20" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U31" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="195" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_20_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U31" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="196" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_21_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U31" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="197" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_25" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_25_reg_3010" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="199" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_21" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U32" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="200" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_21_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U32" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="201" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_22_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U32" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="202" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_26" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_26_reg_3015" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="204" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_22" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U33" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="205" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_22_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U33" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="206" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_23_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U33" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="207" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_27" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_27_reg_3020" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="209" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_23" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U34" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="210" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_23_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U34" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="211" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_24_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U34" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="212" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_28" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_28_reg_3025" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="214" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_24" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U35" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="215" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_24_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U35" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="216" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_25_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U35" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="217" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_29" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_29_reg_3030" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="219" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_25" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U36" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="220" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_25_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U36" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="221" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_26_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U36" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="222" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_30" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_30_reg_3035" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="224" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_26" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U37" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="225" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_26_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U37" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="226" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_27_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U37" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="227" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_31" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_31_reg_3040" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="229" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_27" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U38" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="230" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_27_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U38" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="231" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_28_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U38" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="232" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_32" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_32_reg_3045" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="234" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_28" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U39" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="235" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_28_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U39" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="236" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_29_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U39" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="237" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_33" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_33_reg_3050" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="239" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_29" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U40" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="240" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_29_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U40" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="241" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_30_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U40" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="242" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_34" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_34_reg_3055" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="244" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_30" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U41" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="245" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_30_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U41" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="246" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_31_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U41" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="247" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_35" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_35_reg_3060" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="249" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_31" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U42" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="250" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_31_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U42" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="251" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_32_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U42" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="252" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_36" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_36_reg_3065" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="254" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_32" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U43" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="255" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_32_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U43" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="256" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_33_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U43" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="257" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_37" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_37_reg_3070" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="259" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_33" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U44" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="260" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_33_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U44" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="261" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_34_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U44" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="262" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_38" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_38_reg_3075" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="264" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_34" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U45" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="265" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_34_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U45" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="266" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_35_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U45" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="267" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_39" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_39_reg_3080" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="269" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_35" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U46" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="270" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_35_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U46" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="271" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_36_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U46" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="272" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_40" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_40_reg_3085" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="274" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_36" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U47" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="275" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_36_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U47" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="276" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_37_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U47" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="277" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_41" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_41_reg_3090" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="279" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_37" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U48" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="280" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_37_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U48" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="281" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_38_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U48" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="282" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_42" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_42_reg_3095" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="284" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_38" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U49" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="285" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_38_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U49" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="286" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_39_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U49" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="287" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_43" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_43_reg_3100" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="289" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_39" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U50" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="290" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_39_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U50" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="291" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_40_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U50" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="292" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_44" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_44_reg_3105" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="294" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_40" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="295" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_40_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="296" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_41_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="297" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_45" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_45_reg_3110" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="299" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_41" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="300" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_41_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="301" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_42_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U52" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="302" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_46" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_46_reg_3115" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="304" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_42" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U53" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="305" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_42_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U53" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="306" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_43_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U53" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="307" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_47" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_47_reg_3120" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="309" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_43" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U54" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="310" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_43_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U54" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="311" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_44_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U54" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="312" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_48" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_48_reg_3125" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="314" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_44" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U55" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="315" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_44_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U55" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="316" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_45_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U55" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="317" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_49" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_49_reg_3130" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="319" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_45" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U56" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="320" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_45_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U56" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="321" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_46_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U56" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="322" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_50" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_50_reg_3135" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="324" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_46" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U57" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="325" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_46_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U57" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="326" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_47_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U57" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="327" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_51" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_51_reg_3140" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="329" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_47" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U58" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="330" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_47_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U58" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="331" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_48_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U58" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="332" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_52" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_52_reg_3145" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="334" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_48" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U59" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="335" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_48_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U59" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="336" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_49_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U59" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="337" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_53" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_53_reg_3150" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="339" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_49" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U60" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="340" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_49_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U60" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="341" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_50_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U60" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="342" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_54" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_54_reg_3155" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="344" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_50" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U61" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="345" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_50_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U61" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="346" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_51_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U61" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="347" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_55" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_55_reg_3160" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="349" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_51" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U62" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="350" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_51_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U62" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="351" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_52_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U62" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="352" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_56" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_56_reg_3165" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="354" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_52" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U63" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="355" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_52_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U63" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="356" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_53_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U63" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="357" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_57" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_57_reg_3170" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="359" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_53" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U64" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="360" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_53_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U64" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="361" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_54_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U64" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="362" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_58" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_58_reg_3175" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="364" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_54" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U65" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="365" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_54_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U65" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="366" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_55_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U65" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="367" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_59" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_59_reg_3180" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="369" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_55" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U66" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="370" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_55_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U66" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="371" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_56_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U66" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="372" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_60" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_60_reg_3185" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="374" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_56" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U67" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="375" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_56_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U67" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="376" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_57_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U67" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="377" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_61" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_61_reg_3190" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="379" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_57" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U68" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="380" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_57_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U68" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="381" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_58_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U68" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="382" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_62" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_62_reg_3195" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="384" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_58" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U69" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="385" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_58_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U69" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="386" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_59_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U69" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="387" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_63" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_63_reg_3200" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="389" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_59" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U70" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="390" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_59_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U70" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="391" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_60_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U70" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="392" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_64" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_64_reg_3205" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="394" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_60" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U71" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="395" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_60_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U71" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="396" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_61_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U71" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="397" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_65" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_65_reg_3210" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="399" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_61" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U72" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="400" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_61_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U72" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="401" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_62_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U72" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="402" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_66" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_66_reg_3215" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="404" filename="mnist/linear_activation.hpp" linenumber="29" name="r_V_62" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U73" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="405" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5_62_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U73" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="406" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_63_V_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mac_muladd_eOg_U73" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="410" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_63_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_63_V_0_cast_fu_2013_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="411" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_62_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_62_V_0_cast_fu_2017_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="412" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_61_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_61_V_0_cast_fu_2021_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="413" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_60_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_60_V_0_cast_fu_2025_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="414" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_59_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_59_V_0_cast_fu_2029_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="415" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_58_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_58_V_0_cast_fu_2033_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="416" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_57_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_57_V_0_cast_fu_2037_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="417" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_56_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_56_V_0_cast_fu_2041_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="418" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_55_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_55_V_0_cast_fu_2045_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="419" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_54_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_54_V_0_cast_fu_2049_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="420" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_53_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_53_V_0_cast_fu_2053_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="421" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_52_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_52_V_0_cast_fu_2057_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="422" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_51_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_51_V_0_cast_fu_2061_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="423" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_50_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_50_V_0_cast_fu_2065_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="424" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_49_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_49_V_0_cast_fu_2069_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="425" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_48_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_48_V_0_cast_fu_2073_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="426" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_47_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_47_V_0_cast_fu_2077_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="427" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_46_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_46_V_0_cast_fu_2081_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="428" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_45_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_45_V_0_cast_fu_2085_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="429" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_44_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_44_V_0_cast_fu_2089_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="430" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_43_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_43_V_0_cast_fu_2093_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="431" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_42_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_42_V_0_cast_fu_2097_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="432" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_41_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_41_V_0_cast_fu_2101_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="433" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_40_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_40_V_0_cast_fu_2105_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="434" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_39_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_39_V_0_cast_fu_2109_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="435" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_38_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_38_V_0_cast_fu_2113_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="436" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_37_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_37_V_0_cast_fu_2117_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="437" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_36_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_36_V_0_cast_fu_2121_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="438" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_35_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_35_V_0_cast_fu_2125_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="439" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_34_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_34_V_0_cast_fu_2129_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="440" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_33_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_33_V_0_cast_fu_2133_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="441" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_32_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_32_V_0_cast_fu_2137_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="442" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_31_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_31_V_0_cast_fu_2141_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="443" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_30_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_30_V_0_cast_fu_2145_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="444" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_29_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_29_V_0_cast_fu_2149_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="445" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_28_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_28_V_0_cast_fu_2153_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="446" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_27_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_27_V_0_cast_fu_2157_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="447" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_26_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_26_V_0_cast_fu_2161_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="448" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_25_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_25_V_0_cast_fu_2165_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="449" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_24_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_24_V_0_cast_fu_2169_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="450" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_23_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_23_V_0_cast_fu_2173_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="451" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_22_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_22_V_0_cast_fu_2177_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="452" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_21_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_21_V_0_cast_fu_2181_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="453" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_20_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_20_V_0_cast_fu_2185_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="454" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_19_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_19_V_0_cast_fu_2189_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="455" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_18_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_18_V_0_cast_fu_2193_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="456" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_17_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_17_V_0_cast_fu_2197_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="457" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_16_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_16_V_0_cast_fu_2201_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="458" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_15_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_15_V_0_cast_fu_2205_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="459" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_14_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_14_V_0_cast_fu_2209_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="460" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_13_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_13_V_0_cast_fu_2213_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="461" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_12_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_12_V_0_cast_fu_2217_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="462" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_11_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_11_V_0_cast_fu_2221_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="463" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_10_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_10_V_0_cast_fu_2225_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="464" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_9_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_9_V_0_cast_fu_2229_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="465" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_8_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_8_V_0_cast_fu_2233_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="466" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_7_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_7_V_0_cast_fu_2237_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="467" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_6_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_6_V_0_cast_fu_2241_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="468" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_5_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_5_V_0_cast_fu_2245_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="469" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_4_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_4_V_0_cast_fu_2249_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="470" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_3_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_3_V_0_cast_fu_2253_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="471" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_2_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_2_V_0_cast_fu_2257_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="472" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_1_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_1_V_0_cast_fu_2261_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="473" filename="mnist/linear_activation.hpp" linenumber="24" name="acc_0_V_0_cast" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="acc_0_V_0_cast_fu_2265_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="477" filename="mnist/linear_activation.hpp" linenumber="33" name="exitcond" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="exitcond_fu_2269_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="478" filename="mnist/linear_activation.hpp" linenumber="33" name="ires_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="ires_1_fu_2275_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="485" filename="mnist/linear_activation.hpp" linenumber="35" name="tmp_1" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_1_fu_2281_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="488" filename="mnist/linear_activation.hpp" linenumber="33" name="tmp_69" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_68_fu_2290_p65" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="489" filename="mnist/linear_activation.hpp" linenumber="24" name="tmp_68" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_mux_646_32_dEe_U9" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="490" filename="mnist/linear_activation.hpp" linenumber="35" name="tmp_2" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_2_fu_2360_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="491" filename="mnist/linear_activation.hpp" linenumber="35" name="tmp_V" contextFuncName="linear_activation&lt;ap_int&lt;8&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_V_fu_2364_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="8" filename="mnist/relu_activation.hpp" linenumber="7" name="exitcond" contextFuncName="relu&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, 64&gt;" moduleName="relu" rtlName="exitcond_fu_78_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="10" filename="mnist/relu_activation.hpp" linenumber="7" name="ii_1" contextFuncName="relu&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, 64&gt;" moduleName="relu" rtlName="ii_1_fu_84_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="14" filename="mnist/relu_activation.hpp" linenumber="9" name="tmp" contextFuncName="relu&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, 64&gt;" moduleName="relu" rtlName="tmp_fu_90_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="20" filename="mnist/linear_activation.hpp" linenumber="24" name="exitcond5" contextFuncName="linear_activation&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="exitcond5_fu_302_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="21" filename="mnist/linear_activation.hpp" linenumber="24" name="ii_2" contextFuncName="linear_activation&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="ii_2_fu_308_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="29" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_s" contextFuncName="linear_activation&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_s_fu_314_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="32" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_1" contextFuncName="linear_activation&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_1_fu_319_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="34" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_3" contextFuncName="linear_activation&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_3_fu_416_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="35" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_0_V_1" contextFuncName="linear_activation&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="acc_0_V_1_fu_493_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="36" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_4" contextFuncName="linear_activation&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_4_reg_629" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="38" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_12_1" contextFuncName="linear_activation&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_12_1_fu_424_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="39" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_1_V_1" contextFuncName="linear_activation&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="acc_1_V_1_fu_498_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="40" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_5" contextFuncName="linear_activation&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_5_reg_634" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="42" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_12_2" contextFuncName="linear_activation&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_12_2_fu_432_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="43" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_2_V_1" contextFuncName="linear_activation&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="acc_2_V_1_fu_503_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="44" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_6" contextFuncName="linear_activation&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_6_reg_639" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="46" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_12_3" contextFuncName="linear_activation&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_12_3_fu_440_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="47" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_3_V_1" contextFuncName="linear_activation&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="acc_3_V_1_fu_508_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="48" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_9" contextFuncName="linear_activation&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_9_reg_644" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="50" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_12_4" contextFuncName="linear_activation&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_12_4_fu_448_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="51" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_4_V_1" contextFuncName="linear_activation&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="acc_4_V_1_fu_513_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="52" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_10" contextFuncName="linear_activation&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_10_reg_649" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="54" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_12_5" contextFuncName="linear_activation&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_12_5_fu_456_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="55" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_5_V_1" contextFuncName="linear_activation&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="acc_5_V_1_fu_518_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="56" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_11" contextFuncName="linear_activation&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_11_reg_654" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="58" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_12_6" contextFuncName="linear_activation&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_12_6_fu_464_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="59" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_6_V_1" contextFuncName="linear_activation&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="acc_6_V_1_fu_523_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="60" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_12" contextFuncName="linear_activation&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_12_reg_659" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="62" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_12_7" contextFuncName="linear_activation&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_12_7_fu_472_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="63" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_7_V_1" contextFuncName="linear_activation&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="acc_7_V_1_fu_528_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="64" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_13" contextFuncName="linear_activation&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_13_reg_664" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="66" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_12_8" contextFuncName="linear_activation&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_12_8_fu_480_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="67" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_8_V_1" contextFuncName="linear_activation&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="acc_8_V_1_fu_533_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="68" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_14" contextFuncName="linear_activation&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_14_reg_669" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="70" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_12_9" contextFuncName="linear_activation&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_12_9_fu_488_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="20" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="71" filename="mnist/linear_activation.hpp" linenumber="29" name="acc_9_V_1" contextFuncName="linear_activation&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="acc_9_V_1_fu_538_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="78" filename="mnist/linear_activation.hpp" linenumber="33" name="exitcond" contextFuncName="linear_activation&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="exitcond_fu_543_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="79" filename="mnist/linear_activation.hpp" linenumber="33" name="ires_1" contextFuncName="linear_activation&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="ires_1_fu_549_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="86" filename="mnist/linear_activation.hpp" linenumber="35" name="tmp_7" contextFuncName="linear_activation&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_7_fu_555_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="89" filename="mnist/linear_activation.hpp" linenumber="29" name="tmp_16" contextFuncName="linear_activation&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="mnist_mux_104_32_hbi_U82" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="90" filename="mnist/linear_activation.hpp" linenumber="35" name="tmp_8" contextFuncName="linear_activation&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_8_fu_586_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="91" filename="mnist/linear_activation.hpp" linenumber="35" name="tmp_V" contextFuncName="linear_activation&lt;ap_int&lt;32&gt;, ap_int&lt;32&gt;, ap_int&lt;8&gt;, ap_int&lt;8&gt;, ap_int&lt;32&gt;, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_V_fu_590_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="11" filename="mnist/packer.h" linenumber="8" name="packet_user_V" contextFuncName="packer&lt;ap_int&lt;32&gt;, 32, 10&gt;" moduleName="packer" rtlName="packet_user_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="12" filename="mnist/packer.h" linenumber="8" name="packet_last_V" contextFuncName="packer&lt;ap_int&lt;32&gt;, 32, 10&gt;" moduleName="packer" rtlName="packet_last_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="13" filename="mnist/packer.h" linenumber="8" name="packet_id_V" contextFuncName="packer&lt;ap_int&lt;32&gt;, 32, 10&gt;" moduleName="packer" rtlName="packet_id_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="14" filename="mnist/packer.h" linenumber="8" name="packet_dest_V" contextFuncName="packer&lt;ap_int&lt;32&gt;, 32, 10&gt;" moduleName="packer" rtlName="packet_dest_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="19" filename="mnist/packer.h" linenumber="10" name="exitcond" contextFuncName="packer&lt;ap_int&lt;32&gt;, 32, 10&gt;" moduleName="packer" rtlName="exitcond_fu_212_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="20" filename="mnist/packer.h" linenumber="10" name="i_2" contextFuncName="packer&lt;ap_int&lt;32&gt;, 32, 10&gt;" moduleName="packer" rtlName="i_2_fu_218_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="27" filename="mnist/packer.h" linenumber="12" name="tmp" contextFuncName="packer&lt;ap_int&lt;32&gt;, 32, 10&gt;" moduleName="packer" rtlName="tmp_fu_224_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="29" filename="mnist/packer.h" linenumber="17" name="tmp_8" contextFuncName="packer&lt;ap_int&lt;32&gt;, 32, 10&gt;" moduleName="packer" rtlName="tmp_8_fu_229_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="35" filename="mnist/mnist.cpp" linenumber="23" name="data_in_V_V" contextFuncName="mnist" moduleName="mnist" rtlName="data_in_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="38" filename="mnist/mnist.cpp" linenumber="24" name="data_out_V_V" contextFuncName="mnist" moduleName="mnist" rtlName="data_out_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="41" filename="mnist/mnist.cpp" linenumber="30" name="l1_result_V_V" contextFuncName="mnist" moduleName="mnist" rtlName="l1_result_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="44" filename="mnist/mnist.cpp" linenumber="30" name="l1_relu_V_V" contextFuncName="mnist" moduleName="mnist" rtlName="l1_relu_V_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="50" filename="mnist/mnist.cpp" linenumber="27" name="" contextFuncName="mnist" moduleName="mnist" rtlName="unpacker_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="52" filename="mnist/mnist.cpp" linenumber="32" name="" contextFuncName="mnist" moduleName="mnist" rtlName="relu_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="54" filename="mnist/mnist.cpp" linenumber="38" name="" contextFuncName="mnist" moduleName="mnist" rtlName="packer_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
</annotationInfo>
