<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <link rel="stylesheet" type="text/css" href="insn.css" />
    <meta name="generator" content="iform.xsl" />
    <title>PKHBT, PKHTB -- AArch32</title>
  </head>
  <body>
    <table style="margin: 0 auto">
      <tr>
        <td>
          <div class="topbar"><a href="index.html">Base Instructions</a></div>
        </td>
        <td>
          <div class="topbar">
            <a href="fpsimdindex.html">SIMD&amp;FP Instructions</a>
          </div>
        </td>
        <td>
          <div class="topbar">
            <a href="a32_encindex.html">A32 Instructions by Encoding</a>
          </div>
        </td>
        <td>
          <div class="topbar">
            <a href="t32_encindex.html">T32 Instructions by Encoding</a>
          </div>
        </td>
        <td>
          <div class="topbar">
            <a href="shared_pseudocode.html">Shared Pseudocode</a>
          </div>
        </td>
        <td>
          <div class="topbar"><a href="notice.html">Proprietary Notice</a></div>
        </td>
      </tr>
    </table>
    <hr />
    <h2 class="instruction-section">PKHBT, PKHTB</h2>
    <p class="aml">
      Pack Halfword combines one halfword of its first operand with the other
      halfword of its shifted second operand.
    </p>

    <p class="desc">
      It has encodings from the following instruction sets: A32 (
      <a href="#iclass_a1">A1</a>
      ) and T32 (
      <a href="#iclass_t1">T1</a>
      ) .
    </p>
    <h3 class="classheading"><a id="iclass_a1" />A1</h3>
    <p class="desc" />
    <div class="regdiagram-32">
      <table class="regdiagram">
        <thead>
          <tr>
            <td>31</td>
            <td>30</td>
            <td>29</td>
            <td>28</td>
            <td>27</td>
            <td>26</td>
            <td>25</td>
            <td>24</td>
            <td>23</td>
            <td>22</td>
            <td>21</td>
            <td>20</td>
            <td>19</td>
            <td>18</td>
            <td>17</td>
            <td>16</td>
            <td>15</td>
            <td>14</td>
            <td>13</td>
            <td>12</td>
            <td>11</td>
            <td>10</td>
            <td>9</td>
            <td>8</td>
            <td>7</td>
            <td>6</td>
            <td>5</td>
            <td>4</td>
            <td>3</td>
            <td>2</td>
            <td>1</td>
            <td>0</td>
          </tr>
        </thead>
        <tbody>
          <tr class="firstrow">
            <td colspan="4" class="lr">!= 1111</td>
            <td class="l">0</td>
            <td>1</td>
            <td>1</td>
            <td>0</td>
            <td>1</td>
            <td>0</td>
            <td>0</td>
            <td class="r">0</td>
            <td colspan="4" class="lr">Rn</td>
            <td colspan="4" class="lr">Rd</td>
            <td colspan="5" class="lr">imm5</td>
            <td class="lr">tb</td>
            <td class="l">0</td>
            <td class="r">1</td>
            <td colspan="4" class="lr">Rm</td>
          </tr>
          <tr class="secondrow">
            <td colspan="4" class="droppedname">cond</td>
            <td colspan="8" />
            <td colspan="4" />
            <td colspan="4" />
            <td colspan="5" />
            <td />
            <td colspan="2" />
            <td colspan="4" />
          </tr>
        </tbody>
      </table>
    </div>
    <div class="encoding">
      <h4 class="encoding">PKHBT<span class="bitdiff"> (tb == 0)</span></h4>
      <a id="PKHBT_A1" />
      <p class="asm-code">
        PKHBT{<a
          href="#sa_c"
          title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}"
          >&lt;c&gt;</a
        >}{<a
          href="#sa_q"
          title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}"
          >&lt;q&gt;</a
        >} {<a
          href="#sa_rd"
          title='General-purpose destination register (field "Rd")'
          >&lt;Rd&gt;</a
        >,}
        <a
          href="#sa_rn"
          title='First general-purpose source register (field "Rn")'
          >&lt;Rn&gt;</a
        >,
        <a
          href="#sa_rm"
          title='Second general-purpose source register (field "Rm")'
          >&lt;Rm&gt;</a
        >
        {, LSL #<a
          href="#sa_imm_1"
          title='The shift to apply to the value read from {syntax{&lt;Rm&gt;}} (field "imm5")'
          >&lt;imm&gt;</a
        >}
      </p>
    </div>
    <div class="encoding">
      <h4 class="encoding">PKHTB<span class="bitdiff"> (tb == 1)</span></h4>
      <a id="PKHTB_A1" />
      <p class="asm-code">
        PKHTB{<a
          href="#sa_c"
          title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}"
          >&lt;c&gt;</a
        >}{<a
          href="#sa_q"
          title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}"
          >&lt;q&gt;</a
        >} {<a
          href="#sa_rd"
          title='General-purpose destination register (field "Rd")'
          >&lt;Rd&gt;</a
        >,}
        <a
          href="#sa_rn"
          title='First general-purpose source register (field "Rn")'
          >&lt;Rn&gt;</a
        >,
        <a
          href="#sa_rm"
          title='Second general-purpose source register (field "Rm")'
          >&lt;Rm&gt;</a
        >
        {, ASR #<a
          href="#sa_imm_1"
          title='The shift to apply to the value read from {syntax{&lt;Rm&gt;}} (field "imm5")'
          >&lt;imm&gt;</a
        >}
      </p>
    </div>
    <p class="pseudocode">
      d =
      <a
        href="shared_pseudocode.html#impl-shared.UInt.1"
        title="function: integer UInt(bits(N) x)"
        >UInt</a
      >(Rd); n =
      <a
        href="shared_pseudocode.html#impl-shared.UInt.1"
        title="function: integer UInt(bits(N) x)"
        >UInt</a
      >(Rn); m =
      <a
        href="shared_pseudocode.html#impl-shared.UInt.1"
        title="function: integer UInt(bits(N) x)"
        >UInt</a
      >(Rm); tbform = (tb == '1'); (shift_t, shift_n) =
      <a
        href="shared_pseudocode.html#impl-aarch32.DecodeImmShift.2"
        title="function: (SRType, integer) DecodeImmShift(bits(2) srtype, bits(5) imm5)"
        >DecodeImmShift</a
      >(tb:'0', imm5); if d == 15 || n == 15 || m == 15 then UNPREDICTABLE;
    </p>
    <h3 class="classheading"><a id="iclass_t1" />T1</h3>
    <p class="desc" />
    <div class="regdiagram-16x2">
      <table class="regdiagram">
        <thead>
          <tr>
            <td>15</td>
            <td>14</td>
            <td>13</td>
            <td>12</td>
            <td>11</td>
            <td>10</td>
            <td>9</td>
            <td>8</td>
            <td>7</td>
            <td>6</td>
            <td>5</td>
            <td>4</td>
            <td>3</td>
            <td>2</td>
            <td>1</td>
            <td>0</td>
            <td>15</td>
            <td>14</td>
            <td>13</td>
            <td>12</td>
            <td>11</td>
            <td>10</td>
            <td>9</td>
            <td>8</td>
            <td>7</td>
            <td>6</td>
            <td>5</td>
            <td>4</td>
            <td>3</td>
            <td>2</td>
            <td>1</td>
            <td>0</td>
          </tr>
        </thead>
        <tbody>
          <tr class="firstrow">
            <td class="l">1</td>
            <td>1</td>
            <td>1</td>
            <td>0</td>
            <td>1</td>
            <td>0</td>
            <td class="r">1</td>
            <td class="l">0</td>
            <td>1</td>
            <td>1</td>
            <td class="r">0</td>
            <td class="lr">0</td>
            <td colspan="4" class="lr">Rn</td>
            <td class="lr">(0)</td>
            <td colspan="3" class="lr">imm3</td>
            <td colspan="4" class="lr">Rd</td>
            <td colspan="2" class="lr">imm2</td>
            <td class="lr">tb</td>
            <td class="lr">0</td>
            <td colspan="4" class="lr">Rm</td>
          </tr>
          <tr class="secondrow">
            <td colspan="7" />
            <td colspan="4" />
            <td class="droppedname">S</td>
            <td colspan="4" />
            <td />
            <td colspan="3" />
            <td colspan="4" />
            <td colspan="2" />
            <td />
            <td class="droppedname">T</td>
            <td colspan="4" />
          </tr>
        </tbody>
      </table>
    </div>
    <div class="encoding">
      <h4 class="encoding">PKHBT<span class="bitdiff"> (tb == 0)</span></h4>
      <a id="PKHBT_T1" />
      <p class="asm-code">
        PKHBT{<a
          href="#sa_c"
          title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}"
          >&lt;c&gt;</a
        >}{<a
          href="#sa_q"
          title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}"
          >&lt;q&gt;</a
        >} {<a
          href="#sa_rd"
          title='General-purpose destination register (field "Rd")'
          >&lt;Rd&gt;</a
        >,}
        <a
          href="#sa_rn"
          title='First general-purpose source register (field "Rn")'
          >&lt;Rn&gt;</a
        >,
        <a
          href="#sa_rm"
          title='Second general-purpose source register (field "Rm")'
          >&lt;Rm&gt;</a
        >
        {, LSL #<a
          href="#sa_imm"
          title='The shift to apply to the value read from {syntax{&lt;Rm&gt;}} (field "imm3:imm2")'
          >&lt;imm&gt;</a
        >} // (tbform == FALSE)
      </p>
    </div>
    <div class="encoding">
      <h4 class="encoding">PKHTB<span class="bitdiff"> (tb == 1)</span></h4>
      <a id="PKHTB_T1" />
      <p class="asm-code">
        PKHTB{<a
          href="#sa_c"
          title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}"
          >&lt;c&gt;</a
        >}{<a
          href="#sa_q"
          title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}"
          >&lt;q&gt;</a
        >} {<a
          href="#sa_rd"
          title='General-purpose destination register (field "Rd")'
          >&lt;Rd&gt;</a
        >,}
        <a
          href="#sa_rn"
          title='First general-purpose source register (field "Rn")'
          >&lt;Rn&gt;</a
        >,
        <a
          href="#sa_rm"
          title='Second general-purpose source register (field "Rm")'
          >&lt;Rm&gt;</a
        >
        {, ASR #<a
          href="#sa_imm"
          title='The shift to apply to the value read from {syntax{&lt;Rm&gt;}} (field "imm3:imm2")'
          >&lt;imm&gt;</a
        >} // (tbform == TRUE)
      </p>
    </div>
    <p class="pseudocode">
      if S == '1' || T == '1' then UNDEFINED; d =
      <a
        href="shared_pseudocode.html#impl-shared.UInt.1"
        title="function: integer UInt(bits(N) x)"
        >UInt</a
      >(Rd); n =
      <a
        href="shared_pseudocode.html#impl-shared.UInt.1"
        title="function: integer UInt(bits(N) x)"
        >UInt</a
      >(Rn); m =
      <a
        href="shared_pseudocode.html#impl-shared.UInt.1"
        title="function: integer UInt(bits(N) x)"
        >UInt</a
      >(Rm); tbform = (tb == '1'); (shift_t, shift_n) =
      <a
        href="shared_pseudocode.html#impl-aarch32.DecodeImmShift.2"
        title="function: (SRType, integer) DecodeImmShift(bits(2) srtype, bits(5) imm5)"
        >DecodeImmShift</a
      >(tb:'0', imm3:imm2); if d == 15 || n == 15 || m == 15 then UNPREDICTABLE;
      // Armv8-A removes UNPREDICTABLE for R13
    </p>
    <div class="encoding-notes">
      <p class="aml">
        For more information about the
        <span class="arm-defined-word">constrained unpredictable</span> behavior
        of this instruction, see
        <a class="armarm-xref" title="Reference to Armv8 ARM section"
          >Architectural Constraints on UNPREDICTABLE behaviors</a
        >.
      </p>
    </div>
    <h3 class="explanations">Assembler Symbols</h3>
    <div class="explanations">
      <table>
        <col class="asyn-l" />
        <col class="asyn-r" />
        <tr>
          <td>&lt;c&gt;</td>
          <td>
            <a id="sa_c" />

            <p class="aml">
              See
              <a class="armarm-xref" title="Reference to Armv8 ARM section"
                >Standard assembler syntax fields</a
              >.
            </p>
          </td>
        </tr>
      </table>
      <table>
        <col class="asyn-l" />
        <col class="asyn-r" />
        <tr>
          <td>&lt;q&gt;</td>
          <td>
            <a id="sa_q" />

            <p class="aml">
              See
              <a class="armarm-xref" title="Reference to Armv8 ARM section"
                >Standard assembler syntax fields</a
              >.
            </p>
          </td>
        </tr>
      </table>
      <table>
        <col class="asyn-l" />
        <col class="asyn-r" />
        <tr>
          <td>&lt;Rd&gt;</td>
          <td>
            <a id="sa_rd" />

            <p class="aml">
              Is the general-purpose destination register, encoded in the "Rd"
              field.
            </p>
          </td>
        </tr>
      </table>
      <table>
        <col class="asyn-l" />
        <col class="asyn-r" />
        <tr>
          <td>&lt;Rn&gt;</td>
          <td>
            <a id="sa_rn" />

            <p class="aml">
              Is the first general-purpose source register, encoded in the "Rn"
              field.
            </p>
          </td>
        </tr>
      </table>
      <table>
        <col class="asyn-l" />
        <col class="asyn-r" />
        <tr>
          <td>&lt;Rm&gt;</td>
          <td>
            <a id="sa_rm" />

            <p class="aml">
              Is the second general-purpose source register, encoded in the "Rm"
              field.
            </p>
          </td>
        </tr>
      </table>
      <table>
        <col class="asyn-l" />
        <col class="asyn-r" />
        <tr>
          <td>&lt;imm&gt;</td>
          <td>
            <a id="sa_imm_1" />

            <p class="aml">
              For encoding A1: the shift to apply to the value read from
              &lt;Rm&gt;, encoded in the "imm5" field.
            </p>
            <p class="aml">
              For <span class="asm-code">PKHBT</span>, it is one of:
            </p>
            <dl>
              <dt>omitted</dt>
              <dd>No shift, encoded as 0b00000.</dd>
              <dt>1-31</dt>
              <dd>
                Left shift by specified number of bits, encoded as a binary
                number.
              </dd>
            </dl>
            <p class="aml">
              For <span class="asm-code">PKHTB</span>, it is one of:
            </p>
            <dl>
              <dt>omitted</dt>
              <dd>
                Instruction is a pseudo-instruction and is assembled as though
                <span class="asm-code"
                  >PKHBT{&lt;c&gt;}{&lt;q&gt;} &lt;Rd&gt;, &lt;Rm&gt;,
                  &lt;Rn&gt;</span
                >
                had been written.
              </dd>
              <dt>1-32</dt>
              <dd>
                Arithmetic right shift by specified number of bits. A shift by
                32 bits is encoded as 0b00000. Other shift amounts are encoded
                as binary numbers.
              </dd>
            </dl>
            <div class="note">
              <hr class="note" />
              <h4>Note</h4>
              <p class="aml">
                An assembler can permit &lt;imm&gt; = 0 to mean the same thing
                as omitting the shift, but this is not standard UAL and must not
                be used for disassembly.
              </p>
              <hr class="note" />
            </div>
          </td>
        </tr>
        <tr>
          <td />
          <td>
            <a id="sa_imm" />

            <p class="aml">
              For encoding T1: the shift to apply to the value read from
              &lt;Rm&gt;, encoded in the "imm3:imm2" field.
            </p>
            <p class="aml">
              For <span class="asm-code">PKHBT</span>, it is one of:
            </p>
            <dl>
              <dt>omitted</dt>
              <dd>No shift, encoded as 0b00000.</dd>
              <dt>1-31</dt>
              <dd>
                Left shift by specified number of bits, encoded as a binary
                number.
              </dd>
            </dl>
            <p class="aml">
              For <span class="asm-code">PKHTB</span>, it is one of:
            </p>
            <dl>
              <dt>omitted</dt>
              <dd>
                Instruction is a pseudo-instruction and is assembled as though
                <span class="asm-code"
                  >PKHBT{&lt;c&gt;}{&lt;q&gt;} &lt;Rd&gt;, &lt;Rm&gt;,
                  &lt;Rn&gt;</span
                >
                had been written.
              </dd>
              <dt>1-32</dt>
              <dd>
                Arithmetic right shift by specified number of bits. A shift by
                32 bits is encoded as 0b00000. Other shift amounts are encoded
                as binary numbers.
              </dd>
            </dl>
            <div class="note">
              <hr class="note" />
              <h4>Note</h4>
              <p class="aml">
                An assembler can permit &lt;imm&gt; = 0 to mean the same thing
                as omitting the shift, but this is not standard UAL and must not
                be used for disassembly.
              </p>
              <hr class="note" />
            </div>
          </td>
        </tr>
      </table>
    </div>
    <div class="syntax-notes" />
    <div class="ps">
      <a id="execute" />
      <h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">
        if
        <a
          href="shared_pseudocode.html#impl-aarch32.ConditionPassed.0"
          title="function: boolean ConditionPassed()"
          >ConditionPassed</a
        >() then EncodingSpecificOperations(); operand2 =
        <a
          href="shared_pseudocode.html#impl-aarch32.Shift.4"
          title="function: bits(N) Shift(bits(N) value, SRType srtype, integer amount, bit carry_in)"
          >Shift</a
        >(<a
          href="shared_pseudocode.html#impl-aarch32.R.read.1"
          title="accessor: bits(32) R[integer n]"
          >R</a
        >[m], shift_t, shift_n, PSTATE.C); // PSTATE.C ignored
        <a
          href="shared_pseudocode.html#impl-aarch32.R.write.1"
          title="accessor: R[integer n] = bits(32) value"
          >R</a
        >[d]&lt;15:0&gt; = if tbform then operand2&lt;15:0&gt; else
        <a
          href="shared_pseudocode.html#impl-aarch32.R.read.1"
          title="accessor: bits(32) R[integer n]"
          >R</a
        >[n]&lt;15:0&gt;;
        <a
          href="shared_pseudocode.html#impl-aarch32.R.write.1"
          title="accessor: R[integer n] = bits(32) value"
          >R</a
        >[d]&lt;31:16&gt; = if tbform then
        <a
          href="shared_pseudocode.html#impl-aarch32.R.read.1"
          title="accessor: bits(32) R[integer n]"
          >R</a
        >[n]&lt;31:16&gt; else operand2&lt;31:16&gt;;
      </p>
    </div>
    <h3>Operational information</h3>
    <p class="aml">
      If CPSR.DIT is 1, this instruction has passed its condition execution
      check, and does not use R15 as either its source or destination:
    </p>
    <ul>
      <li>
        The execution time of this instruction is independent of:
        <ul>
          <li>The values of the data supplied in any of its registers.</li>
          <li>The values of the NZCV flags.</li>
        </ul>
      </li>
      <li>
        The response of this instruction to asynchronous exceptions does not
        vary based on:
        <ul>
          <li>The values of the data supplied in any of its registers.</li>
          <li>The values of the NZCV flags.</li>
        </ul>
      </li>
    </ul>
    <hr />
    <table style="margin: 0 auto">
      <tr>
        <td>
          <div class="topbar"><a href="index.html">Base Instructions</a></div>
        </td>
        <td>
          <div class="topbar">
            <a href="fpsimdindex.html">SIMD&amp;FP Instructions</a>
          </div>
        </td>
        <td>
          <div class="topbar">
            <a href="a32_encindex.html">A32 Instructions by Encoding</a>
          </div>
        </td>
        <td>
          <div class="topbar">
            <a href="t32_encindex.html">T32 Instructions by Encoding</a>
          </div>
        </td>
        <td>
          <div class="topbar">
            <a href="shared_pseudocode.html">Shared Pseudocode</a>
          </div>
        </td>
        <td>
          <div class="topbar"><a href="notice.html">Proprietary Notice</a></div>
        </td>
      </tr>
    </table>
    <p class="versions">
      Internal version only: isa v01_31, pseudocode v2023-06_rel, sve
      v2023-06_rel ; Build timestamp: 2023-07-04T18:06
    </p>
    <p class="copyconf">
      Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p>
  </body>
</html>
