<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3882" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3882{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3882{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3882{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3882{left:69px;bottom:675px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t5_3882{left:69px;bottom:658px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t6_3882{left:69px;bottom:642px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_3882{left:786px;bottom:642px;}
#t8_3882{left:799px;bottom:642px;letter-spacing:-0.13px;}
#t9_3882{left:69px;bottom:625px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_3882{left:69px;bottom:600px;letter-spacing:-0.16px;word-spacing:-0.85px;}
#tb_3882{left:69px;bottom:584px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tc_3882{left:69px;bottom:567px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#td_3882{left:537px;bottom:573px;}
#te_3882{left:552px;bottom:567px;letter-spacing:-0.15px;word-spacing:-0.56px;}
#tf_3882{left:69px;bottom:550px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tg_3882{left:69px;bottom:525px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#th_3882{left:69px;bottom:509px;letter-spacing:-0.14px;word-spacing:-1.19px;}
#ti_3882{left:69px;bottom:492px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tj_3882{left:69px;bottom:475px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tk_3882{left:69px;bottom:425px;letter-spacing:-0.09px;}
#tl_3882{left:154px;bottom:425px;letter-spacing:-0.1px;}
#tm_3882{left:69px;bottom:401px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_3882{left:69px;bottom:384px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#to_3882{left:69px;bottom:367px;letter-spacing:-0.16px;word-spacing:-0.65px;}
#tp_3882{left:69px;bottom:351px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tq_3882{left:69px;bottom:334px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tr_3882{left:69px;bottom:284px;letter-spacing:-0.09px;}
#ts_3882{left:154px;bottom:284px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#tt_3882{left:69px;bottom:260px;letter-spacing:-0.14px;word-spacing:-1.34px;}
#tu_3882{left:69px;bottom:243px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tv_3882{left:69px;bottom:226px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tw_3882{left:69px;bottom:209px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_3882{left:69px;bottom:192px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#ty_3882{left:69px;bottom:176px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tz_3882{left:69px;bottom:159px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t10_3882{left:69px;bottom:134px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t11_3882{left:69px;bottom:118px;letter-spacing:-0.13px;word-spacing:-0.56px;}
#t12_3882{left:258px;bottom:729px;letter-spacing:0.11px;word-spacing:0.03px;}
#t13_3882{left:349px;bottom:729px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t14_3882{left:363px;bottom:836px;letter-spacing:0.11px;word-spacing:0.01px;}
#t15_3882{left:430px;bottom:1047px;letter-spacing:0.04px;word-spacing:0.07px;}
#t16_3882{left:712px;bottom:837px;letter-spacing:-0.22px;}
#t17_3882{left:300px;bottom:1047px;letter-spacing:0.13px;}
#t18_3882{left:389px;bottom:1047px;letter-spacing:0.12px;}
#t19_3882{left:699px;bottom:1044px;}
#t1a_3882{left:302px;bottom:1031px;}
#t1b_3882{left:391px;bottom:1031px;}
#t1c_3882{left:378px;bottom:1031px;}
#t1d_3882{left:366px;bottom:1031px;}
#t1e_3882{left:353px;bottom:1031px;}
#t1f_3882{left:340px;bottom:1031px;}
#t1g_3882{left:328px;bottom:1031px;}
#t1h_3882{left:315px;bottom:1031px;}
#t1i_3882{left:440px;bottom:970px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1j_3882{left:712px;bottom:767px;}
#t1k_3882{left:181px;bottom:826px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t1l_3882{left:181px;bottom:809px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1m_3882{left:181px;bottom:792px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t1n_3882{left:181px;bottom:775px;letter-spacing:-0.17px;}
#t1o_3882{left:181px;bottom:1034px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1p_3882{left:181px;bottom:1017px;letter-spacing:-0.14px;}
#t1q_3882{left:181px;bottom:993px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#t1r_3882{left:372px;bottom:895px;letter-spacing:0.1px;word-spacing:0.01px;}

.s1_3882{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3882{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3882{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3882{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s5_3882{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3882{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3882{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3882{font-size:12px;font-family:Arial_b5v;color:#000;}
.s9_3882{font-size:11px;font-family:Arial_b5v;color:#000;}
.sa_3882{font-size:9px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3882" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3882Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3882" style="-webkit-user-select: none;"><object width="935" height="1210" data="3882/3882.svg" type="image/svg+xml" id="pdf3882" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3882" class="t s1_3882">21-18 </span><span id="t2_3882" class="t s1_3882">Vol. 3B </span>
<span id="t3_3882" class="t s2_3882">8086 EMULATION </span>
<span id="t4_3882" class="t s3_3882">Redirecting software interrupts back to the 8086 program potentially speeds up interrupt handling because a </span>
<span id="t5_3882" class="t s3_3882">switch back and forth between virtual-8086 mode and protected mode is not required. This latter interrupt- </span>
<span id="t6_3882" class="t s3_3882">handling technique is particularly useful for 8086 operating systems (such as MS-DOS) that use the INT </span><span id="t7_3882" class="t s4_3882">n </span><span id="t8_3882" class="t s3_3882">instruc- </span>
<span id="t9_3882" class="t s3_3882">tion to call operating system procedures. </span>
<span id="ta_3882" class="t s3_3882">The CPUID instruction can be used to verify that the virtual mode extension is implemented on the processor. Bit 1 </span>
<span id="tb_3882" class="t s3_3882">of the feature flags register (EDX) indicates the availability of the virtual mode extension (see “CPUID—CPU Iden- </span>
<span id="tc_3882" class="t s3_3882">tification” in Chapter 3, “Instruction Set Reference, A-L,” of the Intel </span>
<span id="td_3882" class="t s5_3882">® </span>
<span id="te_3882" class="t s3_3882">64 and IA-32 Architectures Software Devel- </span>
<span id="tf_3882" class="t s3_3882">oper’s Manual, Volume 2A). </span>
<span id="tg_3882" class="t s3_3882">The following sections describe the six methods (or mechanisms) for handling software interrupts in virtual-8086 </span>
<span id="th_3882" class="t s3_3882">mode. See Section 21.3.2, “Class 2—Maskable Hardware Interrupt Handling in Virtual-8086 Mode Using the Virtual </span>
<span id="ti_3882" class="t s3_3882">Interrupt Mechanism,” for a description of the use of the VIF and VIP flags in the EFLAGS register for handling </span>
<span id="tj_3882" class="t s3_3882">maskable hardware interrupts. </span>
<span id="tk_3882" class="t s6_3882">21.3.3.1 </span><span id="tl_3882" class="t s6_3882">Method 1: Software Interrupt Handling </span>
<span id="tm_3882" class="t s3_3882">When the VME flag in control register CR4 is clear and the IOPL field is 3, a Pentium or later IA-32 processor </span>
<span id="tn_3882" class="t s3_3882">handles software interrupts in the same manner as they are handled by an Intel386 or Intel486 processor. It </span>
<span id="to_3882" class="t s3_3882">executes an implicit call to the interrupt handler in the protected-mode IDT pointed to by the interrupt vector. See </span>
<span id="tp_3882" class="t s3_3882">Section 21.3.1, “Class 1—Hardware Interrupt and Exception Handling in Virtual-8086 Mode,” for a complete </span>
<span id="tq_3882" class="t s3_3882">description of this mechanism and its possible uses. </span>
<span id="tr_3882" class="t s6_3882">21.3.3.2 </span><span id="ts_3882" class="t s6_3882">Methods 2 and 3: Software Interrupt Handling </span>
<span id="tt_3882" class="t s3_3882">When a software interrupt occurs in virtual-8086 mode and the method 2 or 3 conditions are present, the processor </span>
<span id="tu_3882" class="t s3_3882">generates a general-protection exception (#GP). Method 2 is enabled when the VME flag is set to 0 and the IOPL </span>
<span id="tv_3882" class="t s3_3882">value is less than 3. Here the IOPL value is used to bypass the protected-mode interrupt handlers and cause any </span>
<span id="tw_3882" class="t s3_3882">software interrupt that occurs in virtual-8086 mode to be treated as a protected-mode general-protection excep- </span>
<span id="tx_3882" class="t s3_3882">tion (#GP). The general-protection exception handler calls the virtual-8086 monitor, which can then emulate an </span>
<span id="ty_3882" class="t s3_3882">8086-program interrupt handler or pass control back to the 8086 program’s handler, as described in Section </span>
<span id="tz_3882" class="t s3_3882">21.3.1.2, “Handling an Interrupt or Exception With an 8086 Program Interrupt or Exception Handler.” </span>
<span id="t10_3882" class="t s3_3882">Method 3 is enabled when the VME flag is set to 1, the IOPL value is less than 3, and the corresponding bit for the </span>
<span id="t11_3882" class="t s3_3882">software interrupt in the software interrupt redirection bit map is set to 1. Here, the processor performs the same </span>
<span id="t12_3882" class="t s7_3882">Figure 21-5. </span><span id="t13_3882" class="t s7_3882">Software Interrupt Redirection Bit Map in TSS </span>
<span id="t14_3882" class="t s8_3882">I/O Map Base </span>
<span id="t15_3882" class="t s8_3882">Task-State Segment (TSS) </span>
<span id="t16_3882" class="t s9_3882">64H </span>
<span id="t17_3882" class="t sa_3882">31 </span><span id="t18_3882" class="t sa_3882">24 23 </span>
<span id="t19_3882" class="t sa_3882">0 </span>
<span id="t1a_3882" class="t sa_3882">1 </span><span id="t1b_3882" class="t sa_3882">1 </span><span id="t1c_3882" class="t sa_3882">1 </span><span id="t1d_3882" class="t sa_3882">1 </span><span id="t1e_3882" class="t sa_3882">1 </span><span id="t1f_3882" class="t sa_3882">1 </span><span id="t1g_3882" class="t sa_3882">1 </span><span id="t1h_3882" class="t sa_3882">1 </span>
<span id="t1i_3882" class="t s8_3882">I/O Permission Bit Map </span>
<span id="t1j_3882" class="t s9_3882">0 </span>
<span id="t1k_3882" class="t s3_3882">I/O map </span>
<span id="t1l_3882" class="t s3_3882">base must </span>
<span id="t1m_3882" class="t s3_3882">not exceed </span>
<span id="t1n_3882" class="t s3_3882">DFFFH. </span>
<span id="t1o_3882" class="t s3_3882">Last byte of </span>
<span id="t1p_3882" class="t s3_3882">bit </span>
<span id="t1q_3882" class="t s3_3882">map must be </span>
<span id="t1r_3882" class="t s8_3882">Software Interrupt Redirection Bit Map (32 Bytes) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
