// ============================================================================
// Copyright (c) 2014 by Terasic Technologies Inc.
// ============================================================================
//
// Permission:
//
//   Terasic grants permission to use and modify this code for use
//   in synthesis for all Terasic Development Boards and Altera Development 
//   Kits made by Terasic.  Other use of this code, including the selling 
//   ,duplication, or modification of any portion is strictly prohibited.
//
// Disclaimer:
//
//   This VHDL/Verilog or C/C++ source code is intended as a design reference
//   which illustrates how these types of functions can be implemented.
//   It is the user's responsibility to verify their design for
//   consistency and functionality through the use of formal
//   verification methods.  Terasic provides no warranty regarding the use 
//   or functionality of this code.
//
// ============================================================================
//           
//  Terasic Technologies Inc
//  9F., No.176, Sec.2, Gongdao 5th Rd, East Dist, Hsinchu City, 30070. Taiwan
//  
//  
//                     web: http://www.terasic.com/  
//                     email: support@terasic.com
//
// ============================================================================
//Date:  Tue Dec  2 09:28:38 2014
// ============================================================================

`define ENABLE_HPS
//`define ENABLE_CLK

module HPS_CONTROL_FPGA_LED(

      ///////// ADC /////////
      output             ADC_CONVST,
      output             ADC_SCK,
      output             ADC_SDI,
      input              ADC_SDO,

      ///////// ARDUINO /////////
      inout       [15:0] ARDUINO_IO,
      inout              ARDUINO_RESET_N,

`ifdef ENABLE_CLK
      ///////// CLK /////////
      output             CLK_I2C_SCL,
      inout              CLK_I2C_SDA,
`endif /*ENABLE_CLK*/

      ///////// FPGA /////////
      input              FPGA_CLK1_50,
      input              FPGA_CLK2_50,
      input              FPGA_CLK3_50,

      ///////// GPIO /////////
      inout       [35:0] GPIO_0,
      inout       [35:0] GPIO_1,

`ifdef ENABLE_HPS
      ///////// HPS /////////
      inout              HPS_CONV_USB_N,
      output      [14:0] HPS_DDR3_ADDR,
      output      [2:0]  HPS_DDR3_BA,
      output             HPS_DDR3_CAS_N,
      output             HPS_DDR3_CKE,
      output             HPS_DDR3_CK_N,
      output             HPS_DDR3_CK_P,
      output             HPS_DDR3_CS_N,
      output      [3:0]  HPS_DDR3_DM,
      inout       [31:0] HPS_DDR3_DQ,
      inout       [3:0]  HPS_DDR3_DQS_N,
      inout       [3:0]  HPS_DDR3_DQS_P,
      output             HPS_DDR3_ODT,
      output             HPS_DDR3_RAS_N,
      output             HPS_DDR3_RESET_N,
      input              HPS_DDR3_RZQ,
      output             HPS_DDR3_WE_N,
      output             HPS_ENET_GTX_CLK,
      inout              HPS_ENET_INT_N,
      output             HPS_ENET_MDC,
      inout              HPS_ENET_MDIO,
      input              HPS_ENET_RX_CLK,
      input       [3:0]  HPS_ENET_RX_DATA,
      input              HPS_ENET_RX_DV,
      output      [3:0]  HPS_ENET_TX_DATA,
      output             HPS_ENET_TX_EN,
      inout              HPS_GSENSOR_INT,
      inout              HPS_I2C0_SCLK,
      inout              HPS_I2C0_SDAT,
      inout              HPS_I2C1_SCLK,
      inout              HPS_I2C1_SDAT,
      inout              HPS_KEY,
      inout              HPS_LED,
      inout              HPS_LTC_GPIO,
      output             HPS_SD_CLK,
      inout              HPS_SD_CMD,
      inout       [3:0]  HPS_SD_DATA,
      output             HPS_SPIM_CLK,
      input              HPS_SPIM_MISO,
      output             HPS_SPIM_MOSI,
      inout              HPS_SPIM_SS,
      input              HPS_UART_RX,
      output             HPS_UART_TX,
      input              HPS_USB_CLKOUT,
      inout       [7:0]  HPS_USB_DATA,
      input              HPS_USB_DIR,
      input              HPS_USB_NXT,
      output             HPS_USB_STP,
`endif /*ENABLE_HPS*/

      ///////// KEY /////////
      input       [1:0]  KEY,

      ///////// LED /////////
      output      [7:0]  LED,

      ///////// SW /////////
      input       [3:0]  SW
);


//=======================================================
//  REG/WIRE declarations
//=======================================================
wire  hps_fpga_reset_n=1'b1;


wire [31:0]nota;

wire sampler,sampler_wync;
wire [31:0]read_data_fifo;
wire wait_a_while;
wire read_fifo;
reg [31:0]audio;

////	VGA Controller
wire [10:0]CounterX;
wire [10:0]CounterY;
reg [3:0]vga_R,vga_G,vga_B;
wire video_on;
wire V_SYNC;
wire H_SYNC;
wire VGA_CLK;
wire clk_25mhz;
wire clk_125mhz;
reg [31:0]video_input_register;
wire wait_fifo_video_2_write;
wire write_pixel_video;
//=======================================================
//  Structural coding
//=======================================================


 soc_system u0 (
		//Clock&Reset
	  .clk_clk                               (FPGA_CLK1_50 ),                               //                            clk.clk
	  .reset_reset_n                         (1'b1         ),                         //                          reset.reset_n
	  //HPS ddr3
	  .memory_mem_a                          ( HPS_DDR3_ADDR),                       //                memory.mem_a
	  .memory_mem_ba                         ( HPS_DDR3_BA),                         //                .mem_ba
	  .memory_mem_ck                         ( HPS_DDR3_CK_P),                       //                .mem_ck
	  .memory_mem_ck_n                       ( HPS_DDR3_CK_N),                       //                .mem_ck_n
	  .memory_mem_cke                        ( HPS_DDR3_CKE),                        //                .mem_cke
	  .memory_mem_cs_n                       ( HPS_DDR3_CS_N),                       //                .mem_cs_n
	  .memory_mem_ras_n                      ( HPS_DDR3_RAS_N),                      //                .mem_ras_n
	  .memory_mem_cas_n                      ( HPS_DDR3_CAS_N),                      //                .mem_cas_n
	  .memory_mem_we_n                       ( HPS_DDR3_WE_N),                       //                .mem_we_n
	  .memory_mem_reset_n                    ( HPS_DDR3_RESET_N),                    //                .mem_reset_n
	  .memory_mem_dq                         ( HPS_DDR3_DQ),                         //                .mem_dq
	  .memory_mem_dqs                        ( HPS_DDR3_DQS_P),                      //                .mem_dqs
	  .memory_mem_dqs_n                      ( HPS_DDR3_DQS_N),                      //                .mem_dqs_n
	  .memory_mem_odt                        ( HPS_DDR3_ODT),                        //                .mem_odt
	  .memory_mem_dm                         ( HPS_DDR3_DM),                         //                .mem_dm
	  .memory_oct_rzqin                      ( HPS_DDR3_RZQ),                        //                .oct_rzqin                                  
	  //HPS ethernet		
	  .hps_0_hps_io_hps_io_emac1_inst_TX_CLK ( HPS_ENET_GTX_CLK),       //                             hps_0_hps_io.hps_io_emac1_inst_TX_CLK
	  .hps_0_hps_io_hps_io_emac1_inst_TXD0   ( HPS_ENET_TX_DATA[0] ),   //                             .hps_io_emac1_inst_TXD0
	  .hps_0_hps_io_hps_io_emac1_inst_TXD1   ( HPS_ENET_TX_DATA[1] ),   //                             .hps_io_emac1_inst_TXD1
	  .hps_0_hps_io_hps_io_emac1_inst_TXD2   ( HPS_ENET_TX_DATA[2] ),   //                             .hps_io_emac1_inst_TXD2
	  .hps_0_hps_io_hps_io_emac1_inst_TXD3   ( HPS_ENET_TX_DATA[3] ),   //                             .hps_io_emac1_inst_TXD3
	  .hps_0_hps_io_hps_io_emac1_inst_RXD0   ( HPS_ENET_RX_DATA[0] ),   //                             .hps_io_emac1_inst_RXD0
	  .hps_0_hps_io_hps_io_emac1_inst_MDIO   ( HPS_ENET_MDIO ),         //                             .hps_io_emac1_inst_MDIO
	  .hps_0_hps_io_hps_io_emac1_inst_MDC    ( HPS_ENET_MDC  ),         //                             .hps_io_emac1_inst_MDC
	  .hps_0_hps_io_hps_io_emac1_inst_RX_CTL ( HPS_ENET_RX_DV),         //                             .hps_io_emac1_inst_RX_CTL
	  .hps_0_hps_io_hps_io_emac1_inst_TX_CTL ( HPS_ENET_TX_EN),         //                             .hps_io_emac1_inst_TX_CTL
	  .hps_0_hps_io_hps_io_emac1_inst_RX_CLK ( HPS_ENET_RX_CLK),        //                             .hps_io_emac1_inst_RX_CLK
	  .hps_0_hps_io_hps_io_emac1_inst_RXD1   ( HPS_ENET_RX_DATA[1] ),   //                             .hps_io_emac1_inst_RXD1
	  .hps_0_hps_io_hps_io_emac1_inst_RXD2   ( HPS_ENET_RX_DATA[2] ),   //                             .hps_io_emac1_inst_RXD2
	  .hps_0_hps_io_hps_io_emac1_inst_RXD3   ( HPS_ENET_RX_DATA[3] ),   //                             .hps_io_emac1_inst_RXD3		  
	  //HPS SD card 
	  .hps_0_hps_io_hps_io_sdio_inst_CMD     ( HPS_SD_CMD    ),           //                               .hps_io_sdio_inst_CMD
	  .hps_0_hps_io_hps_io_sdio_inst_D0      ( HPS_SD_DATA[0]     ),      //                               .hps_io_sdio_inst_D0
	  .hps_0_hps_io_hps_io_sdio_inst_D1      ( HPS_SD_DATA[1]     ),      //                               .hps_io_sdio_inst_D1
	  .hps_0_hps_io_hps_io_sdio_inst_CLK     ( HPS_SD_CLK   ),            //                               .hps_io_sdio_inst_CLK
	  .hps_0_hps_io_hps_io_sdio_inst_D2      ( HPS_SD_DATA[2]     ),      //                               .hps_io_sdio_inst_D2
	  .hps_0_hps_io_hps_io_sdio_inst_D3      ( HPS_SD_DATA[3]     ),      //                               .hps_io_sdio_inst_D3
	  //HPS USB 		  
	  .hps_0_hps_io_hps_io_usb1_inst_D0      ( HPS_USB_DATA[0]    ),      //                               .hps_io_usb1_inst_D0
	  .hps_0_hps_io_hps_io_usb1_inst_D1      ( HPS_USB_DATA[1]    ),      //                               .hps_io_usb1_inst_D1
	  .hps_0_hps_io_hps_io_usb1_inst_D2      ( HPS_USB_DATA[2]    ),      //                               .hps_io_usb1_inst_D2
	  .hps_0_hps_io_hps_io_usb1_inst_D3      ( HPS_USB_DATA[3]    ),      //                               .hps_io_usb1_inst_D3
	  .hps_0_hps_io_hps_io_usb1_inst_D4      ( HPS_USB_DATA[4]    ),      //                               .hps_io_usb1_inst_D4
	  .hps_0_hps_io_hps_io_usb1_inst_D5      ( HPS_USB_DATA[5]    ),      //                               .hps_io_usb1_inst_D5
	  .hps_0_hps_io_hps_io_usb1_inst_D6      ( HPS_USB_DATA[6]    ),      //                               .hps_io_usb1_inst_D6
	  .hps_0_hps_io_hps_io_usb1_inst_D7      ( HPS_USB_DATA[7]    ),      //                               .hps_io_usb1_inst_D7
	  .hps_0_hps_io_hps_io_usb1_inst_CLK     ( HPS_USB_CLKOUT    ),       //                               .hps_io_usb1_inst_CLK
	  .hps_0_hps_io_hps_io_usb1_inst_STP     ( HPS_USB_STP    ),          //                               .hps_io_usb1_inst_STP
	  .hps_0_hps_io_hps_io_usb1_inst_DIR     ( HPS_USB_DIR    ),          //                               .hps_io_usb1_inst_DIR
	  .hps_0_hps_io_hps_io_usb1_inst_NXT     ( HPS_USB_NXT    ),          //                               .hps_io_usb1_inst_NXT
		//HPS SPI 		  
	  .hps_0_hps_io_hps_io_spim1_inst_CLK    ( HPS_SPIM_CLK  ),           //                               .hps_io_spim1_inst_CLK
	  .hps_0_hps_io_hps_io_spim1_inst_MOSI   ( HPS_SPIM_MOSI ),           //                               .hps_io_spim1_inst_MOSI
	  .hps_0_hps_io_hps_io_spim1_inst_MISO   ( HPS_SPIM_MISO ),           //                               .hps_io_spim1_inst_MISO
	  .hps_0_hps_io_hps_io_spim1_inst_SS0    ( HPS_SPIM_SS   ),             //                               .hps_io_spim1_inst_SS0
		//HPS UART		
	  .hps_0_hps_io_hps_io_uart0_inst_RX     ( HPS_UART_RX   ),          //                               .hps_io_uart0_inst_RX
	  .hps_0_hps_io_hps_io_uart0_inst_TX     ( HPS_UART_TX   ),          //                               .hps_io_uart0_inst_TX
		//HPS I2C1
	  .hps_0_hps_io_hps_io_i2c0_inst_SDA     ( HPS_I2C0_SDAT  ),        //                               .hps_io_i2c0_inst_SDA
	  .hps_0_hps_io_hps_io_i2c0_inst_SCL     ( HPS_I2C0_SCLK  ),        //                               .hps_io_i2c0_inst_SCL
		//HPS I2C2
	  .hps_0_hps_io_hps_io_i2c1_inst_SDA     ( HPS_I2C1_SDAT  ),        //                               .hps_io_i2c1_inst_SDA
	  .hps_0_hps_io_hps_io_i2c1_inst_SCL     ( HPS_I2C1_SCLK  ),        //                               .hps_io_i2c1_inst_SCL
		//GPIO 
	  .hps_0_hps_io_hps_io_gpio_inst_GPIO09  ( HPS_CONV_USB_N ),  //                               .hps_io_gpio_inst_GPIO09
	  .hps_0_hps_io_hps_io_gpio_inst_GPIO35  ( HPS_ENET_INT_N ),  //                               .hps_io_gpio_inst_GPIO35
	  .hps_0_hps_io_hps_io_gpio_inst_GPIO40  ( HPS_LTC_GPIO   ),  //                               .hps_io_gpio_inst_GPIO40
	  .hps_0_hps_io_hps_io_gpio_inst_GPIO53  ( HPS_LED   ),  //                               .hps_io_gpio_inst_GPIO53
	  .hps_0_hps_io_hps_io_gpio_inst_GPIO54  ( HPS_KEY   ),  //                               .hps_io_gpio_inst_GPIO54
	  .hps_0_hps_io_hps_io_gpio_inst_GPIO61  ( HPS_GSENSOR_INT ),  //                               .hps_io_gpio_inst_GPIO61
		//FPGA Partion
	  .led_pio_external_connection_export    ( LED	),    //    led_pio_external_connection.export
	  .dipsw_pio_external_connection_export  ( SW	),  //  dipsw_pio_external_connection.export
	  .button_pio_external_connection_export ( KEY	), // button_pio_external_connection.export
	  .hps_0_h2f_reset_reset_n               (hps_fpga_reset_n ),                //                hps_0_h2f_reset.reset_n
	  
	  .div_freq_export                       (nota[31:0])  ,
	  .audio_output_out_readdata             (read_data_fifo[31:0]),             //               audio_output_out.readdata
     .audio_output_out_read                 (read_fifo),                 //                               .read
     .audio_output_out_waitrequest          (wait_a_while),           //                               .waitrequest
	  
 	   .clk_125mhz_clk                        (clk_125mhz),                        //                     clk_125mhz.clk
      .reset_0_reset_n                       (1'b1),                       //                        reset_0.reset_n
      .video_input_in_writedata              (video_input_register[31:0]),              //                 video_input_in.writedata
      .video_input_in_write                  (write_pixel_video),                  //                               .write
      .video_input_in_waitrequest            (wait_fifo_video_2_write)             //
 );

div_freq div_freq_inst
(
	.clk(FPGA_CLK1_50) ,	// input  clk_sig
	.in(nota[31:0]) ,	// input [31:0] in_sig
	.div(GPIO_0[0]) 	// output  div_sig
);

assign sampler=GPIO_0[0];


dac_nano dac_nano_inst
(
	.DACout(GPIO_0[1]) ,	// output  DACout_sig
	.DACin({~audio[15],audio[14:0]}) ,	// input [15:0] DACin_sig
	.Clk(FPGA_CLK1_50) ,	// input  Clk_sig
	.Reset(1'b0) 	// input  Reset_sig
);


dac_nano dac_nano_inst2
(
	.DACout(GPIO_0[2]) ,	// output  DACout_sig
	.DACin({~audio[31],audio[30:16]}) ,	// input [15:0] DACin_sig
	.Clk(FPGA_CLK1_50) ,	// input  Clk_sig
	.Reset(1'b0) 	// input  Reset_sig
);


syncro syncro_inst
(
	.async(sampler) ,	// input  async_sig
	.clock(FPGA_CLK1_50) ,	// input  clock_sig
	.sync(sampler_sync) 	// output  sync_sig
);

									// read, state
localparam IDLE		   =	5'b0_____0001;	   
localparam REQUEST_READ =	5'b1_____0010;	
localparam READ_DATA	   =	5'b0_____0100;	
localparam WAIT_UNTIL   =	5'b0_____1000;	

reg [4:0]state=IDLE;
wire get_sample=state[2];

assign read_fifo=state[4];

always@(posedge FPGA_CLK1_50)
begin
	case(state[4:0])
	IDLE:
		begin
			state[4:0]<=IDLE;
			if(sampler_sync==1'b1 && wait_a_while==1'b0 && SW[3]==1'b1)
			begin
				state[4:0]<=REQUEST_READ;
			end
		end
	REQUEST_READ:
		begin
			state[4:0]<=REQUEST_READ;
			if(wait_a_while==1'b0)
			begin
				state[4:0]<=READ_DATA;
			end
		end
	READ_DATA:
		begin
			state[4:0]<=READ_DATA;
			if(wait_a_while==1'b0)
			begin
				state[4:0]<=IDLE;
			end
		end
	endcase
end

always@(posedge FPGA_CLK1_50)
begin
	if(get_sample)
	begin
		audio[31:0]<=read_data_fifo[31:0];
	end
end


///video de entrada


pll_25Juego pll_25Juego_inst
(
	.refclk(FPGA_CLK1_50) ,	// input  refclk_sig
	.rst(1'b0) ,	// input  rst_sig
	.outclk_0(clk_25mhz) ,	// output  outclk_0_sig
	.outclk_1(clk_125mhz) 	// output  outclk_1_sig
);

VGA_Ctrl			u9	(	//	Host Side
							.oCurrent_X(CounterX[10:0]),
							.oCurrent_Y(CounterY[10:0]),
							//.oRequest(VGA_Read),
							//	VGA Side
							.oVGA_HS(H_SYNC),
							.oVGA_VS(V_SYNC),
							.oVGA_SYNC(),
							.oVGA_BLANK(video_on),
							.oVGA_CLOCK(VGA_CLK),
							//	Control Signal
							.iCLK(clk_25mhz),
							.iRST_N(1'b1)	
							);
//imagen		 
localparam IMAGE_W=11'd269;
localparam IMAGE_W2=11'd45;
localparam IMAGE_H=11'd56;
reg[10:0]pos_x=11'd0;
reg[10:0]pos_y=11'd0;
reg pos_x_flag=1'b0;
reg pos_y_flag=1'b0;

wire frame=(CounterX == 11'd639) && (CounterY ==11'd479);

reg [5:0]source_frame;
wire [10:0]offset2=(source_frame[5:3]==3'd0)?0:
						(source_frame[5:3]==3'd1)?IMAGE_W2*1:
						(source_frame[5:3]==3'd2)?IMAGE_W2*2:
						(source_frame[5:3]==3'd3)?IMAGE_W2*3:
						(source_frame[5:3]==3'd4)?IMAGE_W2*4:
						IMAGE_W2*5;
								
wire [10:0]offset=SW[1]? offset2[10:0]:0;

wire [13:0]address_image = (CounterY-pos_y)*IMAGE_W+(CounterX+offset-pos_x[10:0]);
wire [11:0]rgb_image;

wire image_on=(CounterX[10:0]>pos_x)&(CounterX[10:0]<=(pos_x+IMAGE_W2-1))&(CounterY[10:0]>pos_y)&(CounterY[10:0]<=(pos_y+IMAGE_H-1));

imagen	imagen_inst
(
	.address (address_image),
	.clock (~clk_25mhz),
	.q (rgb_image)
);


always@(posedge frame)
begin
	if(SW[2]==1'b1)
	begin
		pos_y<=pos_y-1;
	end
	else if(SW[3]==1'b1)
	begin
		pos_y<=pos_y+1;
	end
	else if(SW[0]==1'b1) pos_x<=pos_x-1'b1;
	else if(SW[1]==1'b1) pos_x<=pos_x+1'b1;
end



always@(posedge frame)
begin
	if(source_frame[5:3]==3'd5) source_frame<=6'd0;
	else source_frame<=source_frame+1'b1;
end



//FSM para escribir al FIFO 
// CounterX, CounterY, rgb_image, video_on
/*
video_input_register[31:0]              //                 video_input_in.writedata
write_pixel_video              //                               .write
wait_fifo_video_2_write
*/
localparam LOAD_DATA    =	5'b1_____0010;	
localparam WRITE_DATA	=	5'b0_____0100;	

//sincronizador
wire clk_video_sync;
async_trap_and_reset async_trap_and_reset_inst
(
	.async_sig(clk_25mhz) ,	// input  async_sig_sig
	.outclk(clk_125mhz) ,	// input  outclk_sig
	.out_sync_sig(clk_video_sync) ,	// output  out_sync_sig_sig
	.auto_reset(1'b1) ,	// input  auto_reset_sig
	.reset(1'b1) 	// input  reset_sig
);
reg [4:0]state_video=IDLE;
wire get_video_sample=state_video[4];
assign write_pixel_video=state_video[2];

always@(posedge clk_125mhz)
begin
	case(state_video[4:0])
	IDLE:
		begin
			state_video[4:0]<=IDLE;
			if(clk_video_sync==1'b1 && wait_fifo_video_2_write==1'b0 && video_on==1'b1)
			begin
				state_video[4:0]<=LOAD_DATA;
			end
		end
	LOAD_DATA:
		begin
			state_video[4:0]<=LOAD_DATA;
			if(wait_fifo_video_2_write==1'b0)
			begin
				state_video[4:0]<=WRITE_DATA;
			end
		end
	WRITE_DATA:
		begin
			state_video[4:0]<=WRITE_DATA;
			if(wait_fifo_video_2_write==1'b0)
			begin
				state_video[4:0]<=IDLE;
			end
		end
	endcase
end

always@(posedge clk_125mhz)
begin
	if(get_video_sample)begin
		video_input_register[31:0]<={CounterX[10:0],CounterY[8:0],rgb_image[11:0]};
	end
end

endmodule
