# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../pattern.srcs/sources_1/bd/design_1/ipshared/cd1e/hdl/dclkgen" --include "../../../../pattern.srcs/sources_1/bd/design_1/ipshared/23ce/hdl" --include "../../../../pattern.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../pattern.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "/home/katio/Xilinx-bin/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../pattern.ip_user_files/bd/design_1/ipshared/cd1e/hdl/dclkgen/dclkgen.v" \
"../../../../pattern.ip_user_files/bd/design_1/ipshared/cd1e/hdl/dispsub.v" \
"../../../../pattern.ip_user_files/bd/design_1/ipshared/cd1e/hdl/dclkgen/mmcme2_drp.v" \
"../../../../pattern.ip_user_files/bd/design_1/ipshared/cd1e/hdl/dclkgen/top_mmcme2.v" \
"../../../../pattern.ip_user_files/bd/design_1/ip/design_1_dispsub_0_0/sim/design_1_dispsub_0_0.v" \
"../../../../pattern.ip_user_files/bd/design_1/ipshared/23ce/hdl/patgen.v" \
"../../../../pattern.ip_user_files/bd/design_1/ipshared/23ce/hdl/syncgen.v" \
"../../../../pattern.ip_user_files/bd/design_1/ip/design_1_patgen_0_0/sim/design_1_patgen_0_0.v" \
"../../../../pattern.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../pattern.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../../pattern.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" \
"../../../../pattern.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../../pattern.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../pattern.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
