<stg><name>adpcm_main_Pipeline_adpcm_main_label13</name>


<trans_list>

<trans id="90" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compressed, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:3 %store_ln771 = store i13 0, i13 %i

]]></Node>
<StgValue><ssdm name="store_ln771"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc17

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc17:0 %i_4 = load i13 %i

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc17:1 %icmp_ln782 = icmp_ult  i13 %i_4, i13 8000

]]></Node>
<StgValue><ssdm name="icmp_ln782"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc17:2 %br_ln782 = br i1 %icmp_ln782, void %for.end19.exitStub, void %for.inc17.split

]]></Node>
<StgValue><ssdm name="br_ln782"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln782" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc17.split:4 %tmp_s = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %i_4, i32 1, i32 12

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln782" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="12">
<![CDATA[
for.inc17.split:5 %zext_ln784 = zext i12 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln784"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln782" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc17.split:6 %compressed_addr = getelementptr i32 %compressed, i64 0, i64 %zext_ln784

]]></Node>
<StgValue><ssdm name="compressed_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln782" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="12">
<![CDATA[
for.inc17.split:7 %compressed_load = load i12 %compressed_addr

]]></Node>
<StgValue><ssdm name="compressed_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln782" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="12">
<![CDATA[
for.inc17.split:7 %compressed_load = load i12 %compressed_addr

]]></Node>
<StgValue><ssdm name="compressed_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln782" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="32">
<![CDATA[
for.inc17.split:8 %trunc_ln784 = trunc i32 %compressed_load

]]></Node>
<StgValue><ssdm name="trunc_ln784"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln782" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0">
<![CDATA[
for.end19.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="31" st_id="3" stage="11" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln782" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="31" op_3_bw="16" op_4_bw="31" op_5_bw="15" op_6_bw="15" op_7_bw="16" op_8_bw="6" op_9_bw="16" op_10_bw="15" op_11_bw="13" op_12_bw="12" op_13_bw="32" op_14_bw="32" op_15_bw="31" op_16_bw="16" op_17_bw="31" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="16" op_27_bw="32" op_28_bw="14" op_29_bw="32" op_30_bw="32">
<![CDATA[
for.inc17.split:9 %call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd

]]></Node>
<StgValue><ssdm name="call_ln784"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="32" st_id="4" stage="10" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln782" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="31" op_3_bw="16" op_4_bw="31" op_5_bw="15" op_6_bw="15" op_7_bw="16" op_8_bw="6" op_9_bw="16" op_10_bw="15" op_11_bw="13" op_12_bw="12" op_13_bw="32" op_14_bw="32" op_15_bw="31" op_16_bw="16" op_17_bw="31" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="16" op_27_bw="32" op_28_bw="14" op_29_bw="32" op_30_bw="32">
<![CDATA[
for.inc17.split:9 %call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd

]]></Node>
<StgValue><ssdm name="call_ln784"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="33" st_id="5" stage="9" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln782" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="31" op_3_bw="16" op_4_bw="31" op_5_bw="15" op_6_bw="15" op_7_bw="16" op_8_bw="6" op_9_bw="16" op_10_bw="15" op_11_bw="13" op_12_bw="12" op_13_bw="32" op_14_bw="32" op_15_bw="31" op_16_bw="16" op_17_bw="31" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="16" op_27_bw="32" op_28_bw="14" op_29_bw="32" op_30_bw="32">
<![CDATA[
for.inc17.split:9 %call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd

]]></Node>
<StgValue><ssdm name="call_ln784"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="34" st_id="6" stage="8" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln782" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="31" op_3_bw="16" op_4_bw="31" op_5_bw="15" op_6_bw="15" op_7_bw="16" op_8_bw="6" op_9_bw="16" op_10_bw="15" op_11_bw="13" op_12_bw="12" op_13_bw="32" op_14_bw="32" op_15_bw="31" op_16_bw="16" op_17_bw="31" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="16" op_27_bw="32" op_28_bw="14" op_29_bw="32" op_30_bw="32">
<![CDATA[
for.inc17.split:9 %call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd

]]></Node>
<StgValue><ssdm name="call_ln784"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="35" st_id="7" stage="7" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln782" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="31" op_3_bw="16" op_4_bw="31" op_5_bw="15" op_6_bw="15" op_7_bw="16" op_8_bw="6" op_9_bw="16" op_10_bw="15" op_11_bw="13" op_12_bw="12" op_13_bw="32" op_14_bw="32" op_15_bw="31" op_16_bw="16" op_17_bw="31" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="16" op_27_bw="32" op_28_bw="14" op_29_bw="32" op_30_bw="32">
<![CDATA[
for.inc17.split:9 %call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd

]]></Node>
<StgValue><ssdm name="call_ln784"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="36" st_id="8" stage="6" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln782" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="31" op_3_bw="16" op_4_bw="31" op_5_bw="15" op_6_bw="15" op_7_bw="16" op_8_bw="6" op_9_bw="16" op_10_bw="15" op_11_bw="13" op_12_bw="12" op_13_bw="32" op_14_bw="32" op_15_bw="31" op_16_bw="16" op_17_bw="31" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="16" op_27_bw="32" op_28_bw="14" op_29_bw="32" op_30_bw="32">
<![CDATA[
for.inc17.split:9 %call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd

]]></Node>
<StgValue><ssdm name="call_ln784"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="37" st_id="9" stage="5" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln782" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="31" op_3_bw="16" op_4_bw="31" op_5_bw="15" op_6_bw="15" op_7_bw="16" op_8_bw="6" op_9_bw="16" op_10_bw="15" op_11_bw="13" op_12_bw="12" op_13_bw="32" op_14_bw="32" op_15_bw="31" op_16_bw="16" op_17_bw="31" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="16" op_27_bw="32" op_28_bw="14" op_29_bw="32" op_30_bw="32">
<![CDATA[
for.inc17.split:9 %call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd

]]></Node>
<StgValue><ssdm name="call_ln784"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="38" st_id="10" stage="4" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln782" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="31" op_3_bw="16" op_4_bw="31" op_5_bw="15" op_6_bw="15" op_7_bw="16" op_8_bw="6" op_9_bw="16" op_10_bw="15" op_11_bw="13" op_12_bw="12" op_13_bw="32" op_14_bw="32" op_15_bw="31" op_16_bw="16" op_17_bw="31" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="16" op_27_bw="32" op_28_bw="14" op_29_bw="32" op_30_bw="32">
<![CDATA[
for.inc17.split:9 %call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd

]]></Node>
<StgValue><ssdm name="call_ln784"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="39" st_id="11" stage="3" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln782" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="31" op_3_bw="16" op_4_bw="31" op_5_bw="15" op_6_bw="15" op_7_bw="16" op_8_bw="6" op_9_bw="16" op_10_bw="15" op_11_bw="13" op_12_bw="12" op_13_bw="32" op_14_bw="32" op_15_bw="31" op_16_bw="16" op_17_bw="31" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="16" op_27_bw="32" op_28_bw="14" op_29_bw="32" op_30_bw="32">
<![CDATA[
for.inc17.split:9 %call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd

]]></Node>
<StgValue><ssdm name="call_ln784"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="40" st_id="12" stage="2" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln782" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="31" op_3_bw="16" op_4_bw="31" op_5_bw="15" op_6_bw="15" op_7_bw="16" op_8_bw="6" op_9_bw="16" op_10_bw="15" op_11_bw="13" op_12_bw="12" op_13_bw="32" op_14_bw="32" op_15_bw="31" op_16_bw="16" op_17_bw="31" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="16" op_27_bw="32" op_28_bw="14" op_29_bw="32" op_30_bw="32">
<![CDATA[
for.inc17.split:9 %call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd

]]></Node>
<StgValue><ssdm name="call_ln784"/></StgValue>
</operation>

<operation id="41" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln782" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc17.split:18 %add_ln782 = add i13 %i_4, i13 2

]]></Node>
<StgValue><ssdm name="add_ln782"/></StgValue>
</operation>

<operation id="42" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln782" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc17.split:19 %store_ln771 = store i13 %add_ln782, i13 %i

]]></Node>
<StgValue><ssdm name="store_ln771"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="43" st_id="13" stage="1" lat="11">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln782" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="31" op_3_bw="16" op_4_bw="31" op_5_bw="15" op_6_bw="15" op_7_bw="16" op_8_bw="6" op_9_bw="16" op_10_bw="15" op_11_bw="13" op_12_bw="12" op_13_bw="32" op_14_bw="32" op_15_bw="31" op_16_bw="16" op_17_bw="31" op_18_bw="15" op_19_bw="15" op_20_bw="15" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="16" op_27_bw="32" op_28_bw="14" op_29_bw="32" op_30_bw="32">
<![CDATA[
for.inc17.split:9 %call_ln784 = call void @decode, i8 %trunc_ln784, i31 %dec_rlt1, i16 %dec_al1, i31 %dec_rlt2, i15 %dec_al2, i15 %dec_detl, i16 %qq4_code4_table, i6 %il, i16 %qq6_code6_table, i15 %dec_nbl, i13 %wl_code_table, i12 %ilb_table, i32 %dec_plt1, i32 %dec_plt2, i31 %dec_rh1, i16 %dec_ah1, i31 %dec_rh2, i15 %dec_ah2, i15 %dec_deth, i15 %dec_nbh, i32 %dec_ph1, i32 %dec_ph2, i32 %xout1, i32 %xout2, i32 %dec_del_bpl, i16 %dec_del_dltx, i32 %dec_del_bph, i14 %dec_del_dhx, i32 %accumc, i32 %accumd

]]></Node>
<StgValue><ssdm name="call_ln784"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="44" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="13">
<![CDATA[
for.inc17.split:0 %zext_ln782 = zext i13 %i_4

]]></Node>
<StgValue><ssdm name="zext_ln782"/></StgValue>
</operation>

<operation id="45" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc17.split:1 %specpipeline_ln771 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln771"/></StgValue>
</operation>

<operation id="46" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc17.split:2 %speclooptripcount_ln771 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4000, i64 4000, i64 4000

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln771"/></StgValue>
</operation>

<operation id="47" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc17.split:3 %specloopname_ln782 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln782"/></StgValue>
</operation>

<operation id="48" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc17.split:10 %xout1_load = load i32 %xout1

]]></Node>
<StgValue><ssdm name="xout1_load"/></StgValue>
</operation>

<operation id="49" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc17.split:11 %result_addr = getelementptr i32 %result, i64 0, i64 %zext_ln782

]]></Node>
<StgValue><ssdm name="result_addr"/></StgValue>
</operation>

<operation id="50" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
for.inc17.split:12 %store_ln785 = store i32 %xout1_load, i13 %result_addr

]]></Node>
<StgValue><ssdm name="store_ln785"/></StgValue>
</operation>

<operation id="51" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc17.split:13 %xout2_load = load i32 %xout2

]]></Node>
<StgValue><ssdm name="xout2_load"/></StgValue>
</operation>

<operation id="52" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc17.split:14 %or_ln786 = or i13 %i_4, i13 1

]]></Node>
<StgValue><ssdm name="or_ln786"/></StgValue>
</operation>

<operation id="53" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="13">
<![CDATA[
for.inc17.split:15 %zext_ln786 = zext i13 %or_ln786

]]></Node>
<StgValue><ssdm name="zext_ln786"/></StgValue>
</operation>

<operation id="54" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc17.split:16 %result_addr_1 = getelementptr i32 %result, i64 0, i64 %zext_ln786

]]></Node>
<StgValue><ssdm name="result_addr_1"/></StgValue>
</operation>

<operation id="55" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
for.inc17.split:17 %store_ln786 = store i32 %xout2_load, i13 %result_addr_1

]]></Node>
<StgValue><ssdm name="store_ln786"/></StgValue>
</operation>

<operation id="56" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
for.inc17.split:20 %br_ln782 = br void %for.inc17

]]></Node>
<StgValue><ssdm name="br_ln782"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
