

================================================================
== Vivado HLS Report for 'subconv_3x3_4_no_rel'
================================================================
* Date:           Tue Dec 11 23:30:59 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_hls
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  189889|  189889|  189889|  189889|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  189888|  189888|      1978|          -|          -|    96|    no    |
        | + Loop 1.1              |    1976|    1976|       494|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1          |     492|     492|       123|          -|          -|     4|    no    |
        |   +++ Loop 1.1.1.1      |     114|     114|        38|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      36|      36|        12|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     461|    277|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    206|
|Register         |        -|      -|     393|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1202|   1194|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+-----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+----------------------+---------+-------+-----+-----+
    |ShuffleNetV2_faddbkb_x_U98  |ShuffleNetV2_faddbkb  |        0|      2|  205|  390|
    |ShuffleNetV2_fmulcud_x_U99  |ShuffleNetV2_fmulcud  |        0|      3|  143|  321|
    +----------------------------+----------------------+---------+-------+-----+-----+
    |Total                       |                      |        0|      5|  348|  711|
    +----------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |co_3_fu_194_p2       |     +    |      0|  26|  12|           7|           1|
    |h_3_fu_245_p2        |     +    |      0|  14|   9|           3|           1|
    |m_3_fu_300_p2        |     +    |      0|  11|   8|           2|           1|
    |n_3_fu_406_p2        |     +    |      0|  11|   8|           2|           1|
    |tmp4_fu_339_p2       |     +    |      0|  11|   8|           2|           2|
    |tmp5_fu_421_p2       |     +    |      0|  11|   8|           2|           2|
    |tmp_31_fu_349_p2     |     +    |      0|  17|   9|           4|           4|
    |tmp_34_fu_431_p2     |     +    |      0|  17|   9|           4|           4|
    |tmp_36_fu_255_p2     |     +    |      0|  35|  15|          10|          10|
    |tmp_40_fu_391_p2     |     +    |      0|  41|  17|          12|          12|
    |tmp_41_fu_310_p2     |     +    |      0|  38|  16|          11|          11|
    |tmp_43_fu_358_p2     |     +    |      0|  35|  15|          10|          10|
    |tmp_45_fu_416_p2     |     +    |      0|  38|  16|          11|          11|
    |tmp_47_fu_456_p2     |     +    |      0|  41|  17|          12|          12|
    |w_3_fu_278_p2        |     +    |      0|  14|   9|           3|           1|
    |tmp_29_fu_327_p2     |     -    |      0|  14|   9|           1|           3|
    |tmp_35_fu_225_p2     |     -    |      0|  35|  15|          10|          10|
    |tmp_37_fu_284_p2     |     -    |      0|  14|   9|           1|           3|
    |tmp_42_fu_321_p2     |     -    |      0|  38|  16|          11|          11|
    |sel_tmp2_fu_482_p2   |    and   |      0|   0|   2|           1|           1|
    |tmp6_fu_474_p2       |    and   |      0|   0|   2|           1|           1|
    |tmp7_fu_478_p2       |    and   |      0|   0|   2|           1|           1|
    |exitcond1_fu_294_p2  |   icmp   |      0|   0|   1|           2|           2|
    |exitcond2_fu_272_p2  |   icmp   |      0|   0|   2|           3|           4|
    |exitcond3_fu_239_p2  |   icmp   |      0|   0|   2|           3|           4|
    |exitcond4_fu_188_p2  |   icmp   |      0|   0|   4|           7|           7|
    |exitcond_fu_400_p2   |   icmp   |      0|   0|   1|           2|           2|
    |icmp5_fu_446_p2      |   icmp   |      0|   0|   1|           2|           1|
    |icmp_fu_381_p2       |   icmp   |      0|   0|   1|           2|           1|
    |notlhs_fu_461_p2     |   icmp   |      0|   0|   1|           3|           3|
    |tmp_30_fu_333_p2     |   icmp   |      0|   0|   1|           3|           3|
    |tmp_38_fu_488_p3     |  select  |      0|   0|  32|           1|          32|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 461| 277|         149|         172|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  113|         25|    1|         25|
    |co_reg_97      |    9|          2|    7|         14|
    |grp_fu_178_p0  |   15|          3|   32|         96|
    |grp_fu_178_p1  |   15|          3|   32|         96|
    |h_reg_108      |    9|          2|    3|          6|
    |m_reg_144      |    9|          2|    2|          4|
    |n_reg_167      |    9|          2|    2|          4|
    |sum_1_reg_155  |    9|          2|   32|         64|
    |sum_reg_132    |    9|          2|   32|         64|
    |w_reg_120      |    9|          2|    3|          6|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  206|         45|  146|        379|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  24|   0|   24|          0|
    |bias_addr_reg_523     |   7|   0|    7|          0|
    |bias_load_reg_655     |  32|   0|   32|          0|
    |co_3_reg_503          |   7|   0|    7|          0|
    |co_reg_97             |   7|   0|    7|          0|
    |h_3_reg_536           |   3|   0|    3|          0|
    |h_cast_reg_528        |   3|   0|    4|          1|
    |h_reg_108             |   3|   0|    3|          0|
    |icmp5_reg_610         |   1|   0|    1|          0|
    |icmp_reg_587          |   1|   0|    1|          0|
    |m_3_reg_567           |   2|   0|    2|          0|
    |m_reg_144             |   2|   0|    2|          0|
    |n_3_reg_600           |   2|   0|    2|          0|
    |n_reg_167             |   2|   0|    2|          0|
    |notlhs_reg_620        |   1|   0|    1|          0|
    |result_reg_660        |  32|   0|   32|          0|
    |sum_1_reg_155         |  32|   0|   32|          0|
    |sum_reg_132           |  32|   0|   32|          0|
    |tmp_30_reg_577        |   1|   0|    1|          0|
    |tmp_37_reg_559        |   3|   0|    3|          0|
    |tmp_38_reg_640        |  32|   0|   32|          0|
    |tmp_39_reg_645        |  32|   0|   32|          0|
    |tmp_40_reg_592        |  12|   0|   12|          0|
    |tmp_42_reg_572        |  11|   0|   11|          0|
    |tmp_45_reg_605        |  11|   0|   11|          0|
    |tmp_47_reg_615        |  12|   0|   12|          0|
    |tmp_51_cast2_reg_508  |   7|   0|   10|          3|
    |tmp_51_cast_reg_513   |   7|   0|   10|          3|
    |tmp_53_cast_reg_518   |  11|   0|   11|          0|
    |tmp_56_cast_reg_541   |  10|   0|   12|          2|
    |tmp_63_cast_reg_582   |  10|   0|   12|          2|
    |w_3_reg_554           |   3|   0|    3|          0|
    |w_cast_reg_546        |   3|   0|    4|          1|
    |w_reg_120             |   3|   0|    3|          0|
    |weight_load_reg_635   |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 393|   0|  405|         12|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | subconv_3x3_4_no_rel | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | subconv_3x3_4_no_rel | return value |
|ap_start           |  in |    1| ap_ctrl_hs | subconv_3x3_4_no_rel | return value |
|ap_done            | out |    1| ap_ctrl_hs | subconv_3x3_4_no_rel | return value |
|ap_idle            | out |    1| ap_ctrl_hs | subconv_3x3_4_no_rel | return value |
|ap_ready           | out |    1| ap_ctrl_hs | subconv_3x3_4_no_rel | return value |
|input_r_address0   | out |   11|  ap_memory |        input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0         |  in |   32|  ap_memory |        input_r       |     array    |
|weight_address0    | out |   10|  ap_memory |        weight        |     array    |
|weight_ce0         | out |    1|  ap_memory |        weight        |     array    |
|weight_q0          |  in |   32|  ap_memory |        weight        |     array    |
|bias_address0      | out |    7|  ap_memory |         bias         |     array    |
|bias_ce0           | out |    1|  ap_memory |         bias         |     array    |
|bias_q0            |  in |   32|  ap_memory |         bias         |     array    |
|output_r_address0  | out |   11|  ap_memory |       output_r       |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0        | out |   32|  ap_memory |       output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 24
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	5  / (!exitcond2)
	3  / (exitcond2)
5 --> 
	18  / (exitcond1)
	6  / (!exitcond1)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	6  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_25 (5)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:489
:0  br label %.loopexit


 <State 2>: 2.91ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit:0  %co = phi i7 [ 0, %0 ], [ %co_3, %.loopexit.loopexit ]

ST_2: exitcond4 (8)  [1/1] 2.91ns  loc: accelerator_hls/components.cpp:489
.loopexit:1  %exitcond4 = icmp eq i7 %co, -32

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

ST_2: co_3 (10)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:489
.loopexit:3  %co_3 = add i7 %co, 1

ST_2: StgValue_30 (11)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:489
.loopexit:4  br i1 %exitcond4, label %2, label %.preheader7.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:495
.preheader7.preheader:0  %tmp = zext i7 %co to i64

ST_2: tmp_cast (14)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:489
.preheader7.preheader:1  %tmp_cast = zext i7 %co to i10

ST_2: tmp_s (15)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:489
.preheader7.preheader:2  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %co, i2 0)

ST_2: tmp_51_cast2 (16)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:489
.preheader7.preheader:3  %tmp_51_cast2 = zext i9 %tmp_s to i10

ST_2: tmp_51_cast (17)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:495
.preheader7.preheader:4  %tmp_51_cast = zext i9 %tmp_s to i10

ST_2: tmp_35 (18)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:495
.preheader7.preheader:5  %tmp_35 = sub i10 %tmp_51_cast, %tmp_cast

ST_2: tmp_53_cast (19)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:495
.preheader7.preheader:6  %tmp_53_cast = sext i10 %tmp_35 to i11

ST_2: bias_addr (20)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:498
.preheader7.preheader:7  %bias_addr = getelementptr [96 x float]* %bias, i64 0, i64 %tmp

ST_2: StgValue_39 (21)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:490
.preheader7.preheader:8  br label %.preheader7

ST_2: StgValue_40 (116)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:503
:0  ret void


 <State 3>: 2.32ns
ST_3: h (23)  [1/1] 0.00ns
.preheader7:0  %h = phi i3 [ 0, %.preheader7.preheader ], [ %h_3, %.preheader7.loopexit ]

ST_3: h_cast (24)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:490
.preheader7:1  %h_cast = zext i3 %h to i4

ST_3: exitcond3 (25)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:490
.preheader7:2  %exitcond3 = icmp eq i3 %h, -4

ST_3: empty_24 (26)  [1/1] 0.00ns
.preheader7:3  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_3: h_3 (27)  [1/1] 2.26ns  loc: accelerator_hls/components.cpp:490
.preheader7:4  %h_3 = add i3 %h, 1

ST_3: StgValue_46 (28)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:490
.preheader7:5  br i1 %exitcond3, label %.loopexit.loopexit, label %.preheader6.preheader

ST_3: tmp_cast_25 (30)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:499
.preheader6.preheader:0  %tmp_cast_25 = zext i3 %h to i10

ST_3: tmp_36 (31)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:499
.preheader6.preheader:1  %tmp_36 = add i10 %tmp_cast_25, %tmp_51_cast

ST_3: tmp_56_cast (32)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:491
.preheader6.preheader:2  %tmp_56_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_36, i2 0)

ST_3: StgValue_50 (33)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:491
.preheader6.preheader:3  br label %.preheader6

ST_3: StgValue_51 (114)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 2.26ns
ST_4: w (35)  [1/1] 0.00ns
.preheader6:0  %w = phi i3 [ %w_3, %1 ], [ 0, %.preheader6.preheader ]

ST_4: w_cast (36)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:491
.preheader6:1  %w_cast = zext i3 %w to i4

ST_4: exitcond2 (37)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:491
.preheader6:2  %exitcond2 = icmp eq i3 %w, -4

ST_4: empty_26 (38)  [1/1] 0.00ns
.preheader6:3  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_4: w_3 (39)  [1/1] 2.26ns  loc: accelerator_hls/components.cpp:491
.preheader6:4  %w_3 = add i3 %w, 1

ST_4: StgValue_57 (40)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:491
.preheader6:5  br i1 %exitcond2, label %.preheader7.loopexit, label %.preheader5.preheader

ST_4: tmp_37 (42)  [1/1] 2.26ns  loc: accelerator_hls/components.cpp:495
.preheader5.preheader:0  %tmp_37 = sub i3 0, %w

ST_4: StgValue_59 (43)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:493
.preheader5.preheader:1  br label %.preheader5

ST_4: StgValue_60 (112)  [1/1] 0.00ns
.preheader7.loopexit:0  br label %.preheader7


 <State 5>: 6.76ns
ST_5: sum (45)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:495
.preheader5:0  %sum = phi float [ 0.000000e+00, %.preheader5.preheader ], [ %sum_1, %.preheader5.loopexit ]

ST_5: m (46)  [1/1] 0.00ns
.preheader5:1  %m = phi i2 [ 0, %.preheader5.preheader ], [ %m_3, %.preheader5.loopexit ]

ST_5: m_cast (47)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:493
.preheader5:2  %m_cast = zext i2 %m to i3

ST_5: exitcond1 (48)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:493
.preheader5:3  %exitcond1 = icmp eq i2 %m, -1

ST_5: empty_27 (49)  [1/1] 0.00ns
.preheader5:4  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_3 (50)  [1/1] 2.17ns  loc: accelerator_hls/components.cpp:493
.preheader5:5  %m_3 = add i2 %m, 1

ST_5: StgValue_67 (51)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:493
.preheader5:6  br i1 %exitcond1, label %1, label %.preheader.preheader

ST_5: tmp_28_cast (53)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:495
.preheader.preheader:0  %tmp_28_cast = zext i2 %m to i11

ST_5: tmp_41 (54)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:495
.preheader.preheader:1  %tmp_41 = add i11 %tmp_28_cast, %tmp_53_cast

ST_5: tmp_33 (55)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:495 (grouped into LUT with out node tmp_42)
.preheader.preheader:2  %tmp_33 = shl i11 %tmp_41, 2

ST_5: tmp_42 (56)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:495 (out node of the LUT)
.preheader.preheader:3  %tmp_42 = sub i11 %tmp_33, %tmp_41

ST_5: tmp_29 (57)  [1/1] 2.17ns  loc: accelerator_hls/components.cpp:495
.preheader.preheader:4  %tmp_29 = sub i3 0, %m_cast

ST_5: tmp_30 (58)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:495
.preheader.preheader:5  %tmp_30 = icmp ne i3 %h, %tmp_29

ST_5: tmp4 (59)  [1/1] 2.17ns  loc: accelerator_hls/components.cpp:495
.preheader.preheader:6  %tmp4 = add i2 -1, %m

ST_5: tmp4_cast (60)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:495
.preheader.preheader:7  %tmp4_cast = sext i2 %tmp4 to i4

ST_5: tmp_31 (61)  [1/1] 2.26ns  loc: accelerator_hls/components.cpp:495
.preheader.preheader:8  %tmp_31 = add i4 %tmp4_cast, %h_cast

ST_5: tmp_32_cast (62)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:495
.preheader.preheader:9  %tmp_32_cast = sext i4 %tmp_31 to i10

ST_5: tmp_43 (63)  [1/1] 2.32ns  loc: accelerator_hls/components.cpp:495
.preheader.preheader:10  %tmp_43 = add i10 %tmp_32_cast, %tmp_51_cast2

ST_5: tmp_63_cast (64)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:495
.preheader.preheader:11  %tmp_63_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_43, i2 0)

ST_5: tmp_44 (65)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:495
.preheader.preheader:12  %tmp_44 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %tmp_31, i32 2, i32 3)

ST_5: icmp (66)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:495
.preheader.preheader:13  %icmp = icmp ne i2 %tmp_44, 1

ST_5: StgValue_82 (67)  [1/1] 1.59ns  loc: accelerator_hls/components.cpp:494
.preheader.preheader:14  br label %.preheader

ST_5: bias_load (103)  [2/2] 3.25ns  loc: accelerator_hls/components.cpp:498
:0  %bias_load = load float* %bias_addr, align 4

ST_5: tmp_27_cast (105)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:499
:2  %tmp_27_cast = zext i3 %w to i12

ST_5: tmp_40 (106)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:499
:3  %tmp_40 = add i12 %tmp_56_cast, %tmp_27_cast


 <State 6>: 6.76ns
ST_6: sum_1 (69)  [1/1] 0.00ns
.preheader:0  %sum_1 = phi float [ %sum_4, %_ifconv ], [ %sum, %.preheader.preheader ]

ST_6: n (70)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ %n_3, %_ifconv ], [ 0, %.preheader.preheader ]

ST_6: n_cast (71)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:494
.preheader:2  %n_cast = zext i2 %n to i3

ST_6: exitcond (72)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:494
.preheader:3  %exitcond = icmp eq i2 %n, -1

ST_6: empty_28 (73)  [1/1] 0.00ns
.preheader:4  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_6: n_3 (74)  [1/1] 2.17ns  loc: accelerator_hls/components.cpp:494
.preheader:5  %n_3 = add i2 %n, 1

ST_6: StgValue_92 (75)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:494
.preheader:6  br i1 %exitcond, label %.preheader5.loopexit, label %_ifconv

ST_6: tmp_33_cast (77)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:495
_ifconv:0  %tmp_33_cast = zext i2 %n to i11

ST_6: tmp_45 (78)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:495
_ifconv:1  %tmp_45 = add i11 %tmp_42, %tmp_33_cast

ST_6: tmp5 (82)  [1/1] 2.17ns  loc: accelerator_hls/components.cpp:495
_ifconv:5  %tmp5 = add i2 %n, -1

ST_6: tmp5_cast (83)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:495
_ifconv:6  %tmp5_cast = sext i2 %tmp5 to i4

ST_6: tmp_34 (84)  [1/1] 2.26ns  loc: accelerator_hls/components.cpp:495
_ifconv:7  %tmp_34 = add i4 %w_cast, %tmp5_cast

ST_6: tmp_46 (85)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:495
_ifconv:8  %tmp_46 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %tmp_34, i32 2, i32 3)

ST_6: icmp5 (86)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:495
_ifconv:9  %icmp5 = icmp ne i2 %tmp_46, 1

ST_6: tmp_36_cast (87)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:495
_ifconv:10  %tmp_36_cast = sext i4 %tmp_34 to i12

ST_6: tmp_47 (88)  [1/1] 2.33ns  loc: accelerator_hls/components.cpp:495
_ifconv:11  %tmp_47 = add i12 %tmp_63_cast, %tmp_36_cast

ST_6: notlhs (92)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:495
_ifconv:15  %notlhs = icmp ne i3 %n_cast, %tmp_37

ST_6: StgValue_103 (101)  [1/1] 0.00ns
.preheader5.loopexit:0  br label %.preheader5


 <State 7>: 3.25ns
ST_7: tmp_64_cast (79)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:495
_ifconv:2  %tmp_64_cast = zext i11 %tmp_45 to i64

ST_7: weight_addr (80)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:495
_ifconv:3  %weight_addr = getelementptr [864 x float]* %weight, i64 0, i64 %tmp_64_cast

ST_7: weight_load (81)  [2/2] 3.25ns  loc: accelerator_hls/components.cpp:495
_ifconv:4  %weight_load = load float* %weight_addr, align 4

ST_7: tmp_65_cast (89)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:495
_ifconv:12  %tmp_65_cast = zext i12 %tmp_47 to i64

ST_7: input_addr (90)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:495
_ifconv:13  %input_addr = getelementptr [1536 x float]* %input_r, i64 0, i64 %tmp_65_cast

ST_7: input_load (91)  [2/2] 3.25ns  loc: accelerator_hls/components.cpp:495
_ifconv:14  %input_load = load float* %input_addr, align 4


 <State 8>: 5.32ns
ST_8: weight_load (81)  [1/2] 3.25ns  loc: accelerator_hls/components.cpp:495
_ifconv:4  %weight_load = load float* %weight_addr, align 4

ST_8: input_load (91)  [1/2] 3.25ns  loc: accelerator_hls/components.cpp:495
_ifconv:14  %input_load = load float* %input_addr, align 4

ST_8: tmp6 (93)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:495 (grouped into LUT with out node tmp_38)
_ifconv:16  %tmp6 = and i1 %icmp, %notlhs

ST_8: tmp7 (94)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:495 (grouped into LUT with out node tmp_38)
_ifconv:17  %tmp7 = and i1 %tmp_30, %icmp5

ST_8: sel_tmp2 (95)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:495 (grouped into LUT with out node tmp_38)
_ifconv:18  %sel_tmp2 = and i1 %tmp7, %tmp6

ST_8: tmp_38 (96)  [1/1] 2.07ns  loc: accelerator_hls/components.cpp:495 (out node of the LUT)
_ifconv:19  %tmp_38 = select i1 %sel_tmp2, float %input_load, float 0.000000e+00


 <State 9>: 5.70ns
ST_9: tmp_39 (97)  [4/4] 5.70ns  loc: accelerator_hls/components.cpp:495
_ifconv:20  %tmp_39 = fmul float %weight_load, %tmp_38


 <State 10>: 5.70ns
ST_10: tmp_39 (97)  [3/4] 5.70ns  loc: accelerator_hls/components.cpp:495
_ifconv:20  %tmp_39 = fmul float %weight_load, %tmp_38


 <State 11>: 5.70ns
ST_11: tmp_39 (97)  [2/4] 5.70ns  loc: accelerator_hls/components.cpp:495
_ifconv:20  %tmp_39 = fmul float %weight_load, %tmp_38


 <State 12>: 5.70ns
ST_12: tmp_39 (97)  [1/4] 5.70ns  loc: accelerator_hls/components.cpp:495
_ifconv:20  %tmp_39 = fmul float %weight_load, %tmp_38


 <State 13>: 7.26ns
ST_13: sum_4 (98)  [5/5] 7.26ns  loc: accelerator_hls/components.cpp:495
_ifconv:21  %sum_4 = fadd float %sum_1, %tmp_39


 <State 14>: 7.26ns
ST_14: sum_4 (98)  [4/5] 7.26ns  loc: accelerator_hls/components.cpp:495
_ifconv:21  %sum_4 = fadd float %sum_1, %tmp_39


 <State 15>: 7.26ns
ST_15: sum_4 (98)  [3/5] 7.26ns  loc: accelerator_hls/components.cpp:495
_ifconv:21  %sum_4 = fadd float %sum_1, %tmp_39


 <State 16>: 7.26ns
ST_16: sum_4 (98)  [2/5] 7.26ns  loc: accelerator_hls/components.cpp:495
_ifconv:21  %sum_4 = fadd float %sum_1, %tmp_39


 <State 17>: 7.26ns
ST_17: sum_4 (98)  [1/5] 7.26ns  loc: accelerator_hls/components.cpp:495
_ifconv:21  %sum_4 = fadd float %sum_1, %tmp_39

ST_17: StgValue_125 (99)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:494
_ifconv:22  br label %.preheader


 <State 18>: 3.25ns
ST_18: bias_load (103)  [1/2] 3.25ns  loc: accelerator_hls/components.cpp:498
:0  %bias_load = load float* %bias_addr, align 4


 <State 19>: 7.26ns
ST_19: result (104)  [5/5] 7.26ns  loc: accelerator_hls/components.cpp:498
:1  %result = fadd float %sum, %bias_load


 <State 20>: 7.26ns
ST_20: result (104)  [4/5] 7.26ns  loc: accelerator_hls/components.cpp:498
:1  %result = fadd float %sum, %bias_load


 <State 21>: 7.26ns
ST_21: result (104)  [3/5] 7.26ns  loc: accelerator_hls/components.cpp:498
:1  %result = fadd float %sum, %bias_load


 <State 22>: 7.26ns
ST_22: result (104)  [2/5] 7.26ns  loc: accelerator_hls/components.cpp:498
:1  %result = fadd float %sum, %bias_load


 <State 23>: 7.26ns
ST_23: result (104)  [1/5] 7.26ns  loc: accelerator_hls/components.cpp:498
:1  %result = fadd float %sum, %bias_load


 <State 24>: 3.25ns
ST_24: tmp_57_cast (107)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:499
:4  %tmp_57_cast = zext i12 %tmp_40 to i64

ST_24: output_addr (108)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:499
:5  %output_addr = getelementptr [1536 x float]* %output_r, i64 0, i64 %tmp_57_cast

ST_24: StgValue_134 (109)  [1/1] 3.25ns  loc: accelerator_hls/components.cpp:499
:6  store float %result, float* %output_addr, align 4

ST_24: StgValue_135 (110)  [1/1] 0.00ns  loc: accelerator_hls/components.cpp:491
:7  br label %.preheader6



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_25  (br               ) [ 0111111111111111111111111]
co           (phi              ) [ 0010000000000000000000000]
exitcond4    (icmp             ) [ 0011111111111111111111111]
empty        (speclooptripcount) [ 0000000000000000000000000]
co_3         (add              ) [ 0111111111111111111111111]
StgValue_30  (br               ) [ 0000000000000000000000000]
tmp          (zext             ) [ 0000000000000000000000000]
tmp_cast     (zext             ) [ 0000000000000000000000000]
tmp_s        (bitconcatenate   ) [ 0000000000000000000000000]
tmp_51_cast2 (zext             ) [ 0001111111111111111111111]
tmp_51_cast  (zext             ) [ 0001111111111111111111111]
tmp_35       (sub              ) [ 0000000000000000000000000]
tmp_53_cast  (sext             ) [ 0001111111111111111111111]
bias_addr    (getelementptr    ) [ 0001111111111111111111111]
StgValue_39  (br               ) [ 0011111111111111111111111]
StgValue_40  (ret              ) [ 0000000000000000000000000]
h            (phi              ) [ 0001011111111111110000000]
h_cast       (zext             ) [ 0000111111111111111111111]
exitcond3    (icmp             ) [ 0011111111111111111111111]
empty_24     (speclooptripcount) [ 0000000000000000000000000]
h_3          (add              ) [ 0011111111111111111111111]
StgValue_46  (br               ) [ 0000000000000000000000000]
tmp_cast_25  (zext             ) [ 0000000000000000000000000]
tmp_36       (add              ) [ 0000000000000000000000000]
tmp_56_cast  (bitconcatenate   ) [ 0000111111111111111111111]
StgValue_50  (br               ) [ 0011111111111111111111111]
StgValue_51  (br               ) [ 0111111111111111111111111]
w            (phi              ) [ 0000111111111111110000000]
w_cast       (zext             ) [ 0000011111111111110000000]
exitcond2    (icmp             ) [ 0011111111111111111111111]
empty_26     (speclooptripcount) [ 0000000000000000000000000]
w_3          (add              ) [ 0011111111111111111111111]
StgValue_57  (br               ) [ 0000000000000000000000000]
tmp_37       (sub              ) [ 0000011111111111110000000]
StgValue_59  (br               ) [ 0011111111111111111111111]
StgValue_60  (br               ) [ 0011111111111111111111111]
sum          (phi              ) [ 0000011111111111111111110]
m            (phi              ) [ 0000010000000000000000000]
m_cast       (zext             ) [ 0000000000000000000000000]
exitcond1    (icmp             ) [ 0011111111111111111111111]
empty_27     (speclooptripcount) [ 0000000000000000000000000]
m_3          (add              ) [ 0011111111111111111111111]
StgValue_67  (br               ) [ 0000000000000000000000000]
tmp_28_cast  (zext             ) [ 0000000000000000000000000]
tmp_41       (add              ) [ 0000000000000000000000000]
tmp_33       (shl              ) [ 0000000000000000000000000]
tmp_42       (sub              ) [ 0000001111111111110000000]
tmp_29       (sub              ) [ 0000000000000000000000000]
tmp_30       (icmp             ) [ 0000001111111111110000000]
tmp4         (add              ) [ 0000000000000000000000000]
tmp4_cast    (sext             ) [ 0000000000000000000000000]
tmp_31       (add              ) [ 0000000000000000000000000]
tmp_32_cast  (sext             ) [ 0000000000000000000000000]
tmp_43       (add              ) [ 0000000000000000000000000]
tmp_63_cast  (bitconcatenate   ) [ 0000001111111111110000000]
tmp_44       (partselect       ) [ 0000000000000000000000000]
icmp         (icmp             ) [ 0000001111111111110000000]
StgValue_82  (br               ) [ 0011111111111111111111111]
tmp_27_cast  (zext             ) [ 0000000000000000000000000]
tmp_40       (add              ) [ 0000000000000000001111111]
sum_1        (phi              ) [ 0011111111111111111111111]
n            (phi              ) [ 0000001000000000000000000]
n_cast       (zext             ) [ 0000000000000000000000000]
exitcond     (icmp             ) [ 0011111111111111111111111]
empty_28     (speclooptripcount) [ 0000000000000000000000000]
n_3          (add              ) [ 0011111111111111111111111]
StgValue_92  (br               ) [ 0000000000000000000000000]
tmp_33_cast  (zext             ) [ 0000000000000000000000000]
tmp_45       (add              ) [ 0000000100000000000000000]
tmp5         (add              ) [ 0000000000000000000000000]
tmp5_cast    (sext             ) [ 0000000000000000000000000]
tmp_34       (add              ) [ 0000000000000000000000000]
tmp_46       (partselect       ) [ 0000000000000000000000000]
icmp5        (icmp             ) [ 0000000110000000000000000]
tmp_36_cast  (sext             ) [ 0000000000000000000000000]
tmp_47       (add              ) [ 0000000100000000000000000]
notlhs       (icmp             ) [ 0000000110000000000000000]
StgValue_103 (br               ) [ 0011111111111111111111111]
tmp_64_cast  (zext             ) [ 0000000000000000000000000]
weight_addr  (getelementptr    ) [ 0000000010000000000000000]
tmp_65_cast  (zext             ) [ 0000000000000000000000000]
input_addr   (getelementptr    ) [ 0000000010000000000000000]
weight_load  (load             ) [ 0000000001111000000000000]
input_load   (load             ) [ 0000000000000000000000000]
tmp6         (and              ) [ 0000000000000000000000000]
tmp7         (and              ) [ 0000000000000000000000000]
sel_tmp2     (and              ) [ 0000000000000000000000000]
tmp_38       (select           ) [ 0000000001111000000000000]
tmp_39       (fmul             ) [ 0000000000000111110000000]
sum_4        (fadd             ) [ 0011111111111111111111111]
StgValue_125 (br               ) [ 0011111111111111111111111]
bias_load    (load             ) [ 0000000000000000000111110]
result       (fadd             ) [ 0000000000000000000000001]
tmp_57_cast  (zext             ) [ 0000000000000000000000000]
output_addr  (getelementptr    ) [ 0000000000000000000000000]
StgValue_134 (store            ) [ 0000000000000000000000000]
StgValue_135 (br               ) [ 0011111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="bias_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="7" slack="0"/>
<pin id="54" dir="1" index="3" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="7" slack="3"/>
<pin id="59" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="60" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/5 "/>
</bind>
</comp>

<comp id="61" class="1004" name="weight_addr_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="11" slack="0"/>
<pin id="65" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr/7 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="10" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="71" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_load/7 "/>
</bind>
</comp>

<comp id="73" class="1004" name="input_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="12" slack="0"/>
<pin id="77" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/7 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="11" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/7 "/>
</bind>
</comp>

<comp id="85" class="1004" name="output_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="12" slack="0"/>
<pin id="89" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/24 "/>
</bind>
</comp>

<comp id="92" class="1004" name="StgValue_134_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="11" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="1"/>
<pin id="95" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_134/24 "/>
</bind>
</comp>

<comp id="97" class="1005" name="co_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="7" slack="1"/>
<pin id="99" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="co_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="7" slack="0"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="108" class="1005" name="h_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="3" slack="1"/>
<pin id="110" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="h_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="3" slack="0"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="120" class="1005" name="w_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="1"/>
<pin id="122" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="w_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="3" slack="0"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="1" slack="1"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="132" class="1005" name="sum_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="sum_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="1"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="32" slack="1"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/5 "/>
</bind>
</comp>

<comp id="144" class="1005" name="m_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="2" slack="1"/>
<pin id="146" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="m_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="2" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="155" class="1005" name="sum_1_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="sum_1_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="32" slack="1"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/6 "/>
</bind>
</comp>

<comp id="167" class="1005" name="n_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="2" slack="1"/>
<pin id="169" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="n_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="2" slack="0"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="1" slack="1"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/6 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="2"/>
<pin id="180" dir="0" index="1" bw="32" slack="1"/>
<pin id="181" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_4/13 result/19 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="0" index="1" bw="32" slack="1"/>
<pin id="187" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_39/9 "/>
</bind>
</comp>

<comp id="188" class="1004" name="exitcond4_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="7" slack="0"/>
<pin id="190" dir="0" index="1" bw="7" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="co_3_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_3/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="7" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_cast_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="7" slack="0"/>
<pin id="207" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_s_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="9" slack="0"/>
<pin id="211" dir="0" index="1" bw="7" slack="0"/>
<pin id="212" dir="0" index="2" bw="1" slack="0"/>
<pin id="213" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_51_cast2_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="9" slack="0"/>
<pin id="219" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_51_cast2/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_51_cast_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="9" slack="0"/>
<pin id="223" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_51_cast/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_35_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="9" slack="0"/>
<pin id="227" dir="0" index="1" bw="7" slack="0"/>
<pin id="228" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_35/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_53_cast_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="10" slack="0"/>
<pin id="233" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_53_cast/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="h_cast_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="0"/>
<pin id="237" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="exitcond3_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="3" slack="0"/>
<pin id="241" dir="0" index="1" bw="3" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="h_3_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="3" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_3/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_cast_25_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="3" slack="0"/>
<pin id="253" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_25/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_36_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="3" slack="0"/>
<pin id="257" dir="0" index="1" bw="9" slack="1"/>
<pin id="258" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_36/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_56_cast_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="12" slack="0"/>
<pin id="262" dir="0" index="1" bw="10" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_56_cast/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="w_cast_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="0"/>
<pin id="270" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_cast/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="exitcond2_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="3" slack="0"/>
<pin id="274" dir="0" index="1" bw="3" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="w_3_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_3/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_37_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="3" slack="0"/>
<pin id="287" dir="1" index="2" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_37/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="m_cast_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="2" slack="0"/>
<pin id="292" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="exitcond1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="0"/>
<pin id="296" dir="0" index="1" bw="2" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="m_3_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="2" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_3/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_28_cast_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="2" slack="0"/>
<pin id="308" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_cast/5 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_41_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="2" slack="0"/>
<pin id="312" dir="0" index="1" bw="10" slack="3"/>
<pin id="313" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_41/5 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_33_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="11" slack="0"/>
<pin id="317" dir="0" index="1" bw="3" slack="0"/>
<pin id="318" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_33/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_42_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="11" slack="0"/>
<pin id="323" dir="0" index="1" bw="11" slack="0"/>
<pin id="324" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_42/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_29_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="2" slack="0"/>
<pin id="330" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_29/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_30_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="3" slack="2"/>
<pin id="335" dir="0" index="1" bw="3" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_30/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp4_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="2" slack="0"/>
<pin id="342" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp4_cast_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="2" slack="0"/>
<pin id="347" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp4_cast/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_31_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="2" slack="0"/>
<pin id="351" dir="0" index="1" bw="3" slack="2"/>
<pin id="352" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_31/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_32_cast_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32_cast/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_43_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="0"/>
<pin id="360" dir="0" index="1" bw="9" slack="3"/>
<pin id="361" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_43/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_63_cast_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="12" slack="0"/>
<pin id="365" dir="0" index="1" bw="10" slack="0"/>
<pin id="366" dir="0" index="2" bw="1" slack="0"/>
<pin id="367" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_63_cast/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_44_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="2" slack="0"/>
<pin id="373" dir="0" index="1" bw="4" slack="0"/>
<pin id="374" dir="0" index="2" bw="3" slack="0"/>
<pin id="375" dir="0" index="3" bw="3" slack="0"/>
<pin id="376" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_44/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="icmp_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="2" slack="0"/>
<pin id="383" dir="0" index="1" bw="2" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_27_cast_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="3" slack="1"/>
<pin id="389" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27_cast/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_40_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="12" slack="2"/>
<pin id="393" dir="0" index="1" bw="3" slack="0"/>
<pin id="394" dir="1" index="2" bw="12" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_40/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="n_cast_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="2" slack="0"/>
<pin id="398" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast/6 "/>
</bind>
</comp>

<comp id="400" class="1004" name="exitcond_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="2" slack="0"/>
<pin id="402" dir="0" index="1" bw="2" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="406" class="1004" name="n_3_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="2" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_3/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_33_cast_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="2" slack="0"/>
<pin id="414" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_33_cast/6 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_45_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="11" slack="1"/>
<pin id="418" dir="0" index="1" bw="2" slack="0"/>
<pin id="419" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_45/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp5_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="2" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/6 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp5_cast_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="2" slack="0"/>
<pin id="429" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp5_cast/6 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_34_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="3" slack="2"/>
<pin id="433" dir="0" index="1" bw="2" slack="0"/>
<pin id="434" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_34/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_46_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="2" slack="0"/>
<pin id="438" dir="0" index="1" bw="4" slack="0"/>
<pin id="439" dir="0" index="2" bw="3" slack="0"/>
<pin id="440" dir="0" index="3" bw="3" slack="0"/>
<pin id="441" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_46/6 "/>
</bind>
</comp>

<comp id="446" class="1004" name="icmp5_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="2" slack="0"/>
<pin id="448" dir="0" index="1" bw="2" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp5/6 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_36_cast_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="4" slack="0"/>
<pin id="454" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_36_cast/6 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_47_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="12" slack="1"/>
<pin id="458" dir="0" index="1" bw="4" slack="0"/>
<pin id="459" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_47/6 "/>
</bind>
</comp>

<comp id="461" class="1004" name="notlhs_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="3" slack="0"/>
<pin id="463" dir="0" index="1" bw="3" slack="2"/>
<pin id="464" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/6 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_64_cast_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="11" slack="1"/>
<pin id="468" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_64_cast/7 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_65_cast_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="12" slack="1"/>
<pin id="472" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_65_cast/7 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp6_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="3"/>
<pin id="476" dir="0" index="1" bw="1" slack="2"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp6/8 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp7_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="3"/>
<pin id="480" dir="0" index="1" bw="1" slack="2"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp7/8 "/>
</bind>
</comp>

<comp id="482" class="1004" name="sel_tmp2_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/8 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_38_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="0"/>
<pin id="491" dir="0" index="2" bw="32" slack="0"/>
<pin id="492" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_38/8 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_57_cast_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="12" slack="7"/>
<pin id="498" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_57_cast/24 "/>
</bind>
</comp>

<comp id="503" class="1005" name="co_3_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="7" slack="0"/>
<pin id="505" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="co_3 "/>
</bind>
</comp>

<comp id="508" class="1005" name="tmp_51_cast2_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="10" slack="3"/>
<pin id="510" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="tmp_51_cast2 "/>
</bind>
</comp>

<comp id="513" class="1005" name="tmp_51_cast_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="10" slack="1"/>
<pin id="515" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_51_cast "/>
</bind>
</comp>

<comp id="518" class="1005" name="tmp_53_cast_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="11" slack="3"/>
<pin id="520" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_53_cast "/>
</bind>
</comp>

<comp id="523" class="1005" name="bias_addr_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="7" slack="3"/>
<pin id="525" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="528" class="1005" name="h_cast_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="4" slack="2"/>
<pin id="530" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="h_cast "/>
</bind>
</comp>

<comp id="536" class="1005" name="h_3_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="3" slack="0"/>
<pin id="538" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="h_3 "/>
</bind>
</comp>

<comp id="541" class="1005" name="tmp_56_cast_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="12" slack="2"/>
<pin id="543" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="tmp_56_cast "/>
</bind>
</comp>

<comp id="546" class="1005" name="w_cast_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="4" slack="2"/>
<pin id="548" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="w_cast "/>
</bind>
</comp>

<comp id="554" class="1005" name="w_3_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="3" slack="0"/>
<pin id="556" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="w_3 "/>
</bind>
</comp>

<comp id="559" class="1005" name="tmp_37_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="3" slack="2"/>
<pin id="561" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="567" class="1005" name="m_3_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="2" slack="0"/>
<pin id="569" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_3 "/>
</bind>
</comp>

<comp id="572" class="1005" name="tmp_42_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="11" slack="1"/>
<pin id="574" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="577" class="1005" name="tmp_30_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="3"/>
<pin id="579" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="582" class="1005" name="tmp_63_cast_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="12" slack="1"/>
<pin id="584" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_63_cast "/>
</bind>
</comp>

<comp id="587" class="1005" name="icmp_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="3"/>
<pin id="589" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="592" class="1005" name="tmp_40_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="12" slack="7"/>
<pin id="594" dir="1" index="1" bw="12" slack="7"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

<comp id="600" class="1005" name="n_3_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="2" slack="0"/>
<pin id="602" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_3 "/>
</bind>
</comp>

<comp id="605" class="1005" name="tmp_45_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="11" slack="1"/>
<pin id="607" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="610" class="1005" name="icmp5_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="2"/>
<pin id="612" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp5 "/>
</bind>
</comp>

<comp id="615" class="1005" name="tmp_47_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="12" slack="1"/>
<pin id="617" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="620" class="1005" name="notlhs_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="2"/>
<pin id="622" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="notlhs "/>
</bind>
</comp>

<comp id="625" class="1005" name="weight_addr_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="10" slack="1"/>
<pin id="627" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr "/>
</bind>
</comp>

<comp id="630" class="1005" name="input_addr_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="11" slack="1"/>
<pin id="632" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="635" class="1005" name="weight_load_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="1"/>
<pin id="637" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight_load "/>
</bind>
</comp>

<comp id="640" class="1005" name="tmp_38_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="1"/>
<pin id="642" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="645" class="1005" name="tmp_39_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="1"/>
<pin id="647" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="650" class="1005" name="sum_4_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="1"/>
<pin id="652" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_4 "/>
</bind>
</comp>

<comp id="655" class="1005" name="bias_load_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="1"/>
<pin id="657" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_load "/>
</bind>
</comp>

<comp id="660" class="1005" name="result_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="1"/>
<pin id="662" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="22" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="22" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="72"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="22" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="84"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="96"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="112" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="131"><net_src comp="124" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="136" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="155" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="165"><net_src comp="132" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="166"><net_src comp="159" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="170"><net_src comp="20" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="182"><net_src comp="155" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="132" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="192"><net_src comp="101" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="10" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="101" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="101" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="208"><net_src comp="101" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="18" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="101" pin="4"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="20" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="220"><net_src comp="209" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="209" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="205" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="225" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="112" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="112" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="26" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="112" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="30" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="112" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="32" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="255" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="20" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="271"><net_src comp="124" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="124" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="26" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="124" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="30" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="24" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="124" pin="4"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="148" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="148" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="36" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="148" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="40" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="148" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="310" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="42" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="315" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="310" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="24" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="290" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="108" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="327" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="36" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="148" pin="4"/><net_sink comp="339" pin=1"/></net>

<net id="348"><net_src comp="339" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="345" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="349" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="354" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="368"><net_src comp="32" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="358" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="20" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="377"><net_src comp="44" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="349" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="46" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="380"><net_src comp="48" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="385"><net_src comp="371" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="40" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="120" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="395"><net_src comp="387" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="399"><net_src comp="171" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="171" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="36" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="171" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="40" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="415"><net_src comp="171" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="412" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="425"><net_src comp="171" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="36" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="430"><net_src comp="421" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="427" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="442"><net_src comp="44" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="431" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="444"><net_src comp="46" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="445"><net_src comp="48" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="450"><net_src comp="436" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="40" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="431" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="452" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="465"><net_src comp="396" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="466" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="473"><net_src comp="470" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="486"><net_src comp="478" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="474" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="493"><net_src comp="482" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="80" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="34" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="499"><net_src comp="496" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="506"><net_src comp="194" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="511"><net_src comp="217" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="516"><net_src comp="221" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="521"><net_src comp="231" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="526"><net_src comp="50" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="531"><net_src comp="235" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="539"><net_src comp="245" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="544"><net_src comp="260" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="549"><net_src comp="268" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="557"><net_src comp="278" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="562"><net_src comp="284" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="570"><net_src comp="300" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="575"><net_src comp="321" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="580"><net_src comp="333" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="585"><net_src comp="363" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="590"><net_src comp="381" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="595"><net_src comp="391" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="603"><net_src comp="406" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="608"><net_src comp="416" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="613"><net_src comp="446" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="618"><net_src comp="456" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="623"><net_src comp="461" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="628"><net_src comp="61" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="633"><net_src comp="73" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="638"><net_src comp="68" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="643"><net_src comp="488" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="648"><net_src comp="184" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="653"><net_src comp="178" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="658"><net_src comp="57" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="663"><net_src comp="178" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="92" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: weight | {}
	Port: bias | {}
	Port: output_r | {24 }
 - Input state : 
	Port: subconv_3x3_4_no_rel : input_r | {7 8 }
	Port: subconv_3x3_4_no_rel : weight | {7 8 }
	Port: subconv_3x3_4_no_rel : bias | {5 18 }
	Port: subconv_3x3_4_no_rel : output_r | {}
  - Chain level:
	State 1
	State 2
		exitcond4 : 1
		co_3 : 1
		StgValue_30 : 2
		tmp : 1
		tmp_cast : 1
		tmp_s : 1
		tmp_51_cast2 : 2
		tmp_51_cast : 2
		tmp_35 : 3
		tmp_53_cast : 4
		bias_addr : 2
	State 3
		h_cast : 1
		exitcond3 : 1
		h_3 : 1
		StgValue_46 : 2
		tmp_cast_25 : 1
		tmp_36 : 2
		tmp_56_cast : 3
	State 4
		w_cast : 1
		exitcond2 : 1
		w_3 : 1
		StgValue_57 : 2
		tmp_37 : 1
	State 5
		m_cast : 1
		exitcond1 : 1
		m_3 : 1
		StgValue_67 : 2
		tmp_28_cast : 1
		tmp_41 : 2
		tmp_33 : 3
		tmp_42 : 3
		tmp_29 : 2
		tmp_30 : 3
		tmp4 : 1
		tmp4_cast : 2
		tmp_31 : 3
		tmp_32_cast : 4
		tmp_43 : 5
		tmp_63_cast : 6
		tmp_44 : 4
		icmp : 5
		tmp_40 : 1
	State 6
		n_cast : 1
		exitcond : 1
		n_3 : 1
		StgValue_92 : 2
		tmp_33_cast : 1
		tmp_45 : 2
		tmp5 : 1
		tmp5_cast : 2
		tmp_34 : 3
		tmp_46 : 4
		icmp5 : 5
		tmp_36_cast : 4
		tmp_47 : 5
		notlhs : 2
	State 7
		weight_addr : 1
		weight_load : 2
		input_addr : 1
		input_load : 2
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		output_addr : 1
		StgValue_134 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_178     |    2    |   205   |   390   |
|----------|---------------------|---------|---------|---------|
|          |     co_3_fu_194     |    0    |    26   |    12   |
|          |      h_3_fu_245     |    0    |    14   |    9    |
|          |    tmp_36_fu_255    |    0    |    32   |    14   |
|          |      w_3_fu_278     |    0    |    14   |    9    |
|          |      m_3_fu_300     |    0    |    11   |    8    |
|          |    tmp_41_fu_310    |    0    |    35   |    15   |
|          |     tmp4_fu_339     |    0    |    11   |    8    |
|    add   |    tmp_31_fu_349    |    0    |    14   |    9    |
|          |    tmp_43_fu_358    |    0    |    32   |    14   |
|          |    tmp_40_fu_391    |    0    |    41   |    17   |
|          |      n_3_fu_406     |    0    |    11   |    8    |
|          |    tmp_45_fu_416    |    0    |    38   |    16   |
|          |     tmp5_fu_421     |    0    |    11   |    8    |
|          |    tmp_34_fu_431    |    0    |    14   |    9    |
|          |    tmp_47_fu_456    |    0    |    41   |    17   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_184     |    3    |   143   |   321   |
|----------|---------------------|---------|---------|---------|
|          |    tmp_35_fu_225    |    0    |    32   |    14   |
|    sub   |    tmp_37_fu_284    |    0    |    14   |    9    |
|          |    tmp_42_fu_321    |    0    |    38   |    16   |
|          |    tmp_29_fu_327    |    0    |    11   |    8    |
|----------|---------------------|---------|---------|---------|
|  select  |    tmp_38_fu_488    |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|          |   exitcond4_fu_188  |    0    |    0    |    4    |
|          |   exitcond3_fu_239  |    0    |    0    |    1    |
|          |   exitcond2_fu_272  |    0    |    0    |    1    |
|          |   exitcond1_fu_294  |    0    |    0    |    1    |
|   icmp   |    tmp_30_fu_333    |    0    |    0    |    1    |
|          |     icmp_fu_381     |    0    |    0    |    1    |
|          |   exitcond_fu_400   |    0    |    0    |    1    |
|          |     icmp5_fu_446    |    0    |    0    |    1    |
|          |    notlhs_fu_461    |    0    |    0    |    1    |
|----------|---------------------|---------|---------|---------|
|          |     tmp6_fu_474     |    0    |    0    |    2    |
|    and   |     tmp7_fu_478     |    0    |    0    |    2    |
|          |   sel_tmp2_fu_482   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |      tmp_fu_200     |    0    |    0    |    0    |
|          |   tmp_cast_fu_205   |    0    |    0    |    0    |
|          | tmp_51_cast2_fu_217 |    0    |    0    |    0    |
|          |  tmp_51_cast_fu_221 |    0    |    0    |    0    |
|          |    h_cast_fu_235    |    0    |    0    |    0    |
|          |  tmp_cast_25_fu_251 |    0    |    0    |    0    |
|          |    w_cast_fu_268    |    0    |    0    |    0    |
|   zext   |    m_cast_fu_290    |    0    |    0    |    0    |
|          |  tmp_28_cast_fu_306 |    0    |    0    |    0    |
|          |  tmp_27_cast_fu_387 |    0    |    0    |    0    |
|          |    n_cast_fu_396    |    0    |    0    |    0    |
|          |  tmp_33_cast_fu_412 |    0    |    0    |    0    |
|          |  tmp_64_cast_fu_466 |    0    |    0    |    0    |
|          |  tmp_65_cast_fu_470 |    0    |    0    |    0    |
|          |  tmp_57_cast_fu_496 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_s_fu_209    |    0    |    0    |    0    |
|bitconcatenate|  tmp_56_cast_fu_260 |    0    |    0    |    0    |
|          |  tmp_63_cast_fu_363 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  tmp_53_cast_fu_231 |    0    |    0    |    0    |
|          |   tmp4_cast_fu_345  |    0    |    0    |    0    |
|   sext   |  tmp_32_cast_fu_354 |    0    |    0    |    0    |
|          |   tmp5_cast_fu_427  |    0    |    0    |    0    |
|          |  tmp_36_cast_fu_452 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|    shl   |    tmp_33_fu_315    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|    tmp_44_fu_371    |    0    |    0    |    0    |
|          |    tmp_46_fu_436    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   788   |   981   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  bias_addr_reg_523 |    7   |
|  bias_load_reg_655 |   32   |
|    co_3_reg_503    |    7   |
|      co_reg_97     |    7   |
|     h_3_reg_536    |    3   |
|   h_cast_reg_528   |    4   |
|      h_reg_108     |    3   |
|    icmp5_reg_610   |    1   |
|    icmp_reg_587    |    1   |
| input_addr_reg_630 |   11   |
|     m_3_reg_567    |    2   |
|      m_reg_144     |    2   |
|     n_3_reg_600    |    2   |
|      n_reg_167     |    2   |
|   notlhs_reg_620   |    1   |
|   result_reg_660   |   32   |
|    sum_1_reg_155   |   32   |
|    sum_4_reg_650   |   32   |
|     sum_reg_132    |   32   |
|   tmp_30_reg_577   |    1   |
|   tmp_37_reg_559   |    3   |
|   tmp_38_reg_640   |   32   |
|   tmp_39_reg_645   |   32   |
|   tmp_40_reg_592   |   12   |
|   tmp_42_reg_572   |   11   |
|   tmp_45_reg_605   |   11   |
|   tmp_47_reg_615   |   12   |
|tmp_51_cast2_reg_508|   10   |
| tmp_51_cast_reg_513|   10   |
| tmp_53_cast_reg_518|   11   |
| tmp_56_cast_reg_541|   12   |
| tmp_63_cast_reg_582|   12   |
|     w_3_reg_554    |    3   |
|   w_cast_reg_546   |    4   |
|      w_reg_120     |    3   |
| weight_addr_reg_625|   10   |
| weight_load_reg_635|   32   |
+--------------------+--------+
|        Total       |   434  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_68 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_80 |  p0  |   2  |  11  |   22   ||    9    |
|     h_reg_108    |  p0  |   2  |   3  |    6   ||    9    |
|     w_reg_120    |  p0  |   2  |   3  |    6   ||    9    |
|    sum_reg_132   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_178    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_178    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   246  ||  11.116 ||    63   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   788  |   981  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   63   |
|  Register |    -   |    -   |   434  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   11   |  1222  |  1044  |
+-----------+--------+--------+--------+--------+
