[2025-09-16 17:36:00] START suite=gap trace=sssp-5
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/sssp-5.trace.gz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2756970 heartbeat IPC: 3.627 cumulative IPC: 3.627 (Simulation time: 00 hr 00 min 30 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5156406 heartbeat IPC: 4.168 cumulative IPC: 3.879 (Simulation time: 00 hr 01 min 08 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5156406 cumulative IPC: 3.879 (Simulation time: 00 hr 01 min 08 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5156406 cumulative IPC: 3.879 (Simulation time: 00 hr 01 min 08 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 29657094 heartbeat IPC: 0.4082 cumulative IPC: 0.4082 (Simulation time: 00 hr 03 min 31 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 52020939 heartbeat IPC: 0.4472 cumulative IPC: 0.4268 (Simulation time: 00 hr 05 min 39 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 73430969 heartbeat IPC: 0.4671 cumulative IPC: 0.4394 (Simulation time: 00 hr 07 min 50 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 93342493 heartbeat IPC: 0.5022 cumulative IPC: 0.4536 (Simulation time: 00 hr 09 min 53 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 112564942 heartbeat IPC: 0.5202 cumulative IPC: 0.4655 (Simulation time: 00 hr 12 min 00 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 131975248 heartbeat IPC: 0.5152 cumulative IPC: 0.4731 (Simulation time: 00 hr 14 min 03 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 149985096 heartbeat IPC: 0.5553 cumulative IPC: 0.4833 (Simulation time: 00 hr 16 min 07 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 167618014 heartbeat IPC: 0.5671 cumulative IPC: 0.4924 (Simulation time: 00 hr 18 min 05 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 184542080 heartbeat IPC: 0.5909 cumulative IPC: 0.5017 (Simulation time: 00 hr 19 min 58 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 195899517 cumulative IPC: 0.5105 (Simulation time: 00 hr 21 min 49 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 195899517 cumulative IPC: 0.5105 (Simulation time: 00 hr 21 min 49 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/sssp-5.trace.gz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.5105 instructions: 100000000 cycles: 195899517
CPU 0 Branch Prediction Accuracy: 95.64% MPKI: 6.455 Average ROB Occupancy at Mispredict: 82.29
Branch type MPKI
BRANCH_DIRECT_JUMP: 1e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 6.455
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 13017041
LQ_STALL: 27
SQ_STALL: 1160007


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 400.1504
REPLAY_LOAD: 178.03766
NON_REPLAY_LOAD: 56.26855

== Total ==
ADDR_TRANS: 750282
REPLAY_LOAD: 434946
NON_REPLAY_LOAD: 11831813

== Counts ==
ADDR_TRANS: 1875
REPLAY_LOAD: 2443
NON_REPLAY_LOAD: 210274

cpu0->cpu0_STLB TOTAL        ACCESS:    1955655 HIT:    1930568 MISS:      25087 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1955655 HIT:    1930568 MISS:      25087 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 438 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    6412592 HIT:    2343786 MISS:    4068806 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    4869702 HIT:     959865 MISS:    3909837 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     398045 HIT:     283651 MISS:     114394 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1099081 HIT:    1097517 MISS:       1564 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      45764 HIT:       2753 MISS:      43011 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 86.44 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5886931 HIT:    5886930 MISS:          1 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    5886931 HIT:    5886930 MISS:          1 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 118 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29619399 HIT:   20990295 MISS:    8629104 MSHR_MERGE:    3315594
cpu0->cpu0_L1D LOAD         ACCESS:   27642118 HIT:   19611899 MISS:    8030219 MSHR_MERGE:    3160518
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    1923664 HIT:    1370657 MISS:     553007 MSHR_MERGE:     154962
cpu0->cpu0_L1D TRANSLATION  ACCESS:      53617 HIT:       7739 MISS:      45878 MSHR_MERGE:        114
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 77.53 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5880470 HIT:    5880470 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    5880470 HIT:    5880470 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29520689 HIT:   26712239 MISS:    2808450 MSHR_MERGE:     852795
cpu0->cpu0_DTLB LOAD         ACCESS:   29520689 HIT:   26712239 MISS:    2808450 MSHR_MERGE:     852795
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 10.62 cycles
cpu0->LLC TOTAL        ACCESS:    4746320 HIT:    2484774 MISS:    2261546 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    3909838 HIT:    1769541 MISS:    2140297 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     114394 HIT:      37057 MISS:      77337 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     679077 HIT:     675214 MISS:       3863 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      43011 HIT:       2962 MISS:      40049 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 104.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      46009
  ROW_BUFFER_MISS:    2211607
  AVG DBUS CONGESTED CYCLE: 7.77
Channel 0 WQ ROW_BUFFER_HIT:     196055
  ROW_BUFFER_MISS:     388223
  FULL:          0
Channel 0 REFRESHES ISSUED:      16325

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        28257       541508       915506       746054
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           16           28          287        15178
  STLB miss resolved @ L2C                0           20           68          182         5373
  STLB miss resolved @ LLC                0           86          161          924         1697
  STLB miss resolved @ MEM                0           41          458         2935        31570

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-16 17:57:49] END   suite=gap trace=sssp-5 (rc=0)
