{"vcs1":{"timestamp_begin":1759394977.100760321, "rt":0.82, "ut":0.30, "st":0.14}}
{"vcselab":{"timestamp_begin":1759394977.986468603, "rt":0.55, "ut":0.18, "st":0.07}}
{"link":{"timestamp_begin":1759394978.591005125, "rt":0.22, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759394976.766334610}
{"VCS_COMP_START_TIME": 1759394976.766334610}
{"VCS_COMP_END_TIME": 1759394979.569189604}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog3 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog3 +notimingcheck"}
{"vcs1": {"peak_mem": 368916}}
{"vcselab": {"peak_mem": 229968}}
