
---------- Begin Simulation Statistics ----------
final_tick                               2542163961500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 230194                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   230192                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.23                       # Real time elapsed on the host
host_tick_rate                              666650097                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196778                       # Number of instructions simulated
sim_ops                                       4196778                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012154                       # Number of seconds simulated
sim_ticks                                 12154116500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             53.564550                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  356794                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               666101                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2644                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            115531                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            988437                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              26154                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          161668                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           135514                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1197413                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   72441                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        28216                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196778                       # Number of instructions committed
system.cpu.committedOps                       4196778                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.788823                       # CPI: cycles per instruction
system.cpu.discardedOps                        333761                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   620064                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1481038                       # DTB hits
system.cpu.dtb.data_misses                       8611                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   418014                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       876604                       # DTB read hits
system.cpu.dtb.read_misses                       7686                       # DTB read misses
system.cpu.dtb.write_accesses                  202050                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      604434                       # DTB write hits
system.cpu.dtb.write_misses                       925                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18284                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3729521                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1170086                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           690366                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17081821                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172747                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  976926                       # ITB accesses
system.cpu.itb.fetch_acv                          372                       # ITB acv
system.cpu.itb.fetch_hits                      972133                       # ITB hits
system.cpu.itb.fetch_misses                      4793                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4236     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6102                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2695     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5151                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11204330000     92.15%     92.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9142500      0.08%     92.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19205000      0.16%     92.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               925637500      7.61%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12158315000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899814                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8194029000     67.39%     67.39% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3964286000     32.61%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24294405                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85405      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541940     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839500     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592658     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104936      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196778                       # Class of committed instruction
system.cpu.quiesceCycles                        13828                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7212584                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          428                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158196                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318003                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542163961500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542163961500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22881457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22881457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22881457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22881457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117340.805128                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117340.805128                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117340.805128                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117340.805128                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13120489                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13120489                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13120489                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13120489                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67284.558974                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67284.558974                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67284.558974                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67284.558974                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22531960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22531960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117353.958333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117353.958333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12920992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12920992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67296.833333                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67296.833333                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542163961500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.295886                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539659222000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.295886                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205993                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205993                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542163961500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130755                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34893                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88715                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34569                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28968                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28968                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89305                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41346                       # Transaction distribution
system.membus.trans_dist::BadAddressError            4                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209912                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 477968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11388992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11388992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6721536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6721977                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18122233                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               70                       # Total snoops (count)
system.membus.snoopTraffic                       4480                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160034                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002681                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.051706                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159605     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     429      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160034                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           835725535                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                5500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378297750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542163961500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          473642250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542163961500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542163961500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542163961500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542163961500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542163961500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542163961500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542163961500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542163961500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542163961500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542163961500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542163961500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542163961500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542163961500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542163961500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542163961500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542163961500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542163961500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542163961500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542163961500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542163961500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542163961500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542163961500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542163961500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542163961500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542163961500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542163961500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542163961500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542163961500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5711232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4499648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10210880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5711232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5711232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89238                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34893                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34893                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469901041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370215968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840117009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469901041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469901041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183736267                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183736267                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183736267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469901041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370215968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1023853276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79356.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69809.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000147007250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7474                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7474                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414000                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114121                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159545                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123394                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159545                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123394                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10380                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1884                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5787                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2044152000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  745825000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4840995750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13703.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32453.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105531                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82155                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.61                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159545                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123394                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82956                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.786152                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.543447                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.751778                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35004     42.20%     42.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24759     29.85%     72.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10166     12.25%     84.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4708      5.68%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2479      2.99%     92.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1460      1.76%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          945      1.14%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          623      0.75%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2812      3.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82956                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7474                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.957586                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.371355                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.757712                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1354     18.12%     18.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5627     75.29%     93.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           306      4.09%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            92      1.23%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            30      0.40%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      0.29%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           15      0.20%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.13%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      0.11%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            6      0.08%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7474                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7474                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.255017                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.238663                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.762420                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6631     88.72%     88.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               94      1.26%     89.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              511      6.84%     96.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              170      2.27%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               61      0.82%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7474                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9546560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  664320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7775360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10210880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7897216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       639.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12154111500                       # Total gap between requests
system.mem_ctrls.avgGap                      42956.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5078784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4467776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7775360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417865338.052338123322                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367593646.152725338936                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 639730580.170101284981                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89238                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70307                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123394                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2577619750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2263376000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298551466500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28884.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32192.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2419497.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319058040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169553010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568850940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314886060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5322085440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        185424960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7838696850                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.941724                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    429227750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11319288750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            273340620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145265010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496187160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319291740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5257791720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        239567040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7690281690                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.730622                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    568051500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11180465000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542163961500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12146916500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542163961500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1693027                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1693027                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1693027                       # number of overall hits
system.cpu.icache.overall_hits::total         1693027                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89306                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89306                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89306                       # number of overall misses
system.cpu.icache.overall_misses::total         89306                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5499903000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5499903000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5499903000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5499903000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1782333                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1782333                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1782333                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1782333                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050106                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050106                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050106                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050106                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61584.921506                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61584.921506                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61584.921506                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61584.921506                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88715                       # number of writebacks
system.cpu.icache.writebacks::total             88715                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89306                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89306                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89306                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89306                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5410598000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5410598000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5410598000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5410598000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050106                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050106                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050106                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050106                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60584.932703                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60584.932703                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60584.932703                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60584.932703                       # average overall mshr miss latency
system.cpu.icache.replacements                  88715                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1693027                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1693027                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89306                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89306                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5499903000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5499903000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1782333                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1782333                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050106                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050106                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61584.921506                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61584.921506                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89306                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89306                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5410598000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5410598000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050106                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050106                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60584.932703                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60584.932703                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542163961500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.858409                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1750427                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88793                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.713570                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.858409                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995817                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995817                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          344                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3653971                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3653971                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542163961500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1337289                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1337289                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1337289                       # number of overall hits
system.cpu.dcache.overall_hits::total         1337289                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105990                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105990                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105990                       # number of overall misses
system.cpu.dcache.overall_misses::total        105990                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6796856000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6796856000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6796856000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6796856000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1443279                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1443279                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1443279                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1443279                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073437                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073437                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073437                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073437                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64127.332767                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64127.332767                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64127.332767                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64127.332767                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34717                       # number of writebacks
system.cpu.dcache.writebacks::total             34717                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36554                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36554                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36554                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36554                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69436                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69436                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69436                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69436                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4426394000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4426394000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4426394000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4426394000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048110                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048110                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048110                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048110                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63747.825336                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63747.825336                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63747.825336                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63747.825336                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103889.423077                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103889.423077                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69283                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       806285                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          806285                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49573                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49573                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3325920500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3325920500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       855858                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       855858                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057922                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057922                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67091.370302                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67091.370302                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9118                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9118                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40455                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40455                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2706372500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2706372500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047268                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047268                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66898.343839                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66898.343839                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531004                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531004                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56417                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56417                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3470935500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3470935500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096042                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096042                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61522.865448                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61522.865448                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27436                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27436                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28981                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28981                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1720021500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1720021500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049336                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049336                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59349.970670                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59349.970670                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10297                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10297                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          890                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          890                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62900500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62900500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079557                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079557                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70674.719101                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70674.719101                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          890                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          890                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62010500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62010500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079557                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079557                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69674.719101                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69674.719101                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542163961500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.336986                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1398215                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69283                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.181213                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.336986                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978845                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978845                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          744                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3001479                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3001479                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2603070601500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 297909                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749956                       # Number of bytes of host memory used
host_op_rate                                   297909                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   128.21                       # Real time elapsed on the host
host_tick_rate                              457146011                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38194251                       # Number of instructions simulated
sim_ops                                      38194251                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058610                       # Number of seconds simulated
sim_ticks                                 58609733000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             63.732721                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2763424                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4335958                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             112377                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            487429                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4673815                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             157833                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          742985                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           585152                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6618867                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1110874                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        82331                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    33258204                       # Number of instructions committed
system.cpu.committedOps                      33258204                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.499871                       # CPI: cycles per instruction
system.cpu.discardedOps                       3048796                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  6421907                       # DTB accesses
system.cpu.dtb.data_acv                            77                       # DTB access violations
system.cpu.dtb.data_hits                      9676252                       # DTB hits
system.cpu.dtb.data_misses                      12615                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3620666                       # DTB read accesses
system.cpu.dtb.read_acv                            44                       # DTB read access violations
system.cpu.dtb.read_hits                      5467315                       # DTB read hits
system.cpu.dtb.read_misses                      11148                       # DTB read misses
system.cpu.dtb.write_accesses                 2801241                       # DTB write accesses
system.cpu.dtb.write_acv                           33                       # DTB write access violations
system.cpu.dtb.write_hits                     4208937                       # DTB write hits
system.cpu.dtb.write_misses                      1467                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             4613564                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           26739878                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           7812314                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4466764                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        63055447                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.285725                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                10392283                       # ITB accesses
system.cpu.itb.fetch_acv                         1100                       # ITB acv
system.cpu.itb.fetch_hits                    10388374                       # ITB hits
system.cpu.itb.fetch_misses                      3909                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   325      0.58%      0.58% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.02%      0.60% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15717     27.95%     28.55% # number of callpals executed
system.cpu.kern.callpal::rdps                     721      1.28%     29.83% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     29.83% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     29.83% # number of callpals executed
system.cpu.kern.callpal::rti                     1603      2.85%     32.68% # number of callpals executed
system.cpu.kern.callpal::callsys                  486      0.86%     33.55% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     33.55% # number of callpals executed
system.cpu.kern.callpal::rdunique               37367     66.44%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  56238                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      63494                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      362                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6970     39.81%     39.81% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     129      0.74%     40.55% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      60      0.34%     40.89% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10348     59.11%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17507                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6599     49.29%     49.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      129      0.96%     50.25% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       60      0.45%     50.70% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6601     49.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13389                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              49346130000     84.19%     84.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               236324500      0.40%     84.59% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                73832500      0.13%     84.72% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8956090000     15.28%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          58612377000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.946772                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.637901                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.764780                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1096                      
system.cpu.kern.mode_good::user                  1072                      
system.cpu.kern.mode_good::idle                    24                      
system.cpu.kern.mode_switch::kernel              1875                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1072                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  53                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.584533                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.452830                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.730667                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        33155140500     56.57%     56.57% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          24315898500     41.49%     98.05% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           1141338000      1.95%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      325                       # number of times the context was actually changed
system.cpu.numCycles                        116399433                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       362                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2328010      7.00%      7.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                18476576     55.55%     62.55% # Class of committed instruction
system.cpu.op_class_0::IntMult                 533664      1.60%     64.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1282160      3.86%     68.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    48      0.00%     68.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                767567      2.31%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                   51      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                255853      0.77%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                4456885     13.40%     84.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3429304     10.31%     94.80% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            771651      2.32%     97.12% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           771938      2.32%     99.45% # Class of committed instruction
system.cpu.op_class_0::IprAccess               184497      0.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 33258204                       # Class of committed instruction
system.cpu.quiesceCycles                       820033                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        53343986                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          748                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       758411                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1516191                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  60906640000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  60906640000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       131113                       # number of demand (read+write) misses
system.iocache.demand_misses::total            131113                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       131113                       # number of overall misses
system.iocache.overall_misses::total           131113                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  15478966506                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  15478966506                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  15478966506                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  15478966506                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       131113                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          131113                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       131113                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         131113                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118058.213190                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118058.213190                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118058.213190                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118058.213190                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           932                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   34                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    27.411765                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       131113                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       131113                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       131113                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       131113                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   8915989637                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   8915989637                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   8915989637                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   8915989637                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68002.331096                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68002.331096                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68002.331096                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68002.331096                       # average overall mshr miss latency
system.iocache.replacements                    131113                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     35759881                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     35759881                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 120403.639731                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 120403.639731                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     20909881                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20909881                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 70403.639731                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 70403.639731                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  15443206625                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  15443206625                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118052.888217                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118052.888217                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   8895079756                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   8895079756                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67996.879250                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67996.879250                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  60906640000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 131113                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  60906640000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1528                       # Transaction distribution
system.membus.trans_dist::ReadResp             517795                       # Transaction distribution
system.membus.trans_dist::WriteReq               2247                       # Transaction distribution
system.membus.trans_dist::WriteResp              2247                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       267326                       # Transaction distribution
system.membus.trans_dist::WritebackClean       364993                       # Transaction distribution
system.membus.trans_dist::CleanEvict           125457                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               40                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110763                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110763                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         364994                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        151273                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        130816                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           51                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       262235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       262235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1094965                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1094965                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       785185                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       792735                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2149935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8372800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8372800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     46718144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     46718144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7709                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     25487744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     25495453                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                80586397                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              358                       # Total snoops (count)
system.membus.snoopTraffic                      19648                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            761661                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001044                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032291                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  760866     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                     795      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              761661                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6996000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4114627743                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1661878                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1406567750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  60906640000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1916612250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.3                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  60906640000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  60906640000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  60906640000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  60906640000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  60906640000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  60906640000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  60906640000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  60906640000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  60906640000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  60906640000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  60906640000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  60906640000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  60906640000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  60906640000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  60906640000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  60906640000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  60906640000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  60906640000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  60906640000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  60906640000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  60906640000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  60906640000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  60906640000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  60906640000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  60906640000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  60906640000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  60906640000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  60906640000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       23358592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16751104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40110272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     23358592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      23358592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17108864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17108864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          364978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          261736                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              626723                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       267326                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267326                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         398544590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         285807547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           9828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             684361964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    398544590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        398544590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      291911652                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            291911652                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      291911652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        398544590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        285807547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          9828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            976273617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    563240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    270380.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    259610.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         9.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000274238250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34472                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34472                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1541871                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             531886                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      626723                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     631983                       # Number of write requests accepted
system.mem_ctrls.readBursts                    626723                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   631983                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  96724                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 68743                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             36230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             34824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             26075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             33008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            34926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            42354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             40189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             37221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            38062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            50986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            42945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30500                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7399634500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2649995000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17337115750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13961.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32711.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       529                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   382684                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  415672                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                626723                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               631983                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  493876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  26273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  29246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  31435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  33144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  34240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  35229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       294878                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    237.278224                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.171219                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   270.584146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       122664     41.60%     41.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        83736     28.40%     70.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        34186     11.59%     81.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14376      4.88%     86.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8913      3.02%     89.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4794      1.63%     91.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2997      1.02%     92.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2402      0.81%     92.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20810      7.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       294878                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34472                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.374478                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.992404                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            8395     24.35%     24.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4387     12.73%     37.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         18392     53.35%     90.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1522      4.42%     94.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           644      1.87%     96.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           372      1.08%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           201      0.58%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           145      0.42%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           108      0.31%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            72      0.21%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            60      0.17%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            39      0.11%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           26      0.08%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           21      0.06%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           17      0.05%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            8      0.02%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           26      0.08%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           23      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151           10      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34472                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34472                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.338797                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.306746                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.432376                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         30847     89.48%     89.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          3225      9.36%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           281      0.82%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            70      0.20%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            15      0.04%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            15      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             4      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-105            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-117            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34472                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33919936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6190336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                36046784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40110272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40446912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       578.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       615.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    684.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    690.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   58609733000                       # Total gap between requests
system.mem_ctrls.avgGap                      46563.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     17304320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16615040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          576                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     36046784                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 295246525.009762465954                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 283486020.999276697636                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 9827.719228818190                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 615030680.996277570724                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       364978                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       261736                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            9                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       631983                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   9159900750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8175814250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1400750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1487472196000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25097.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31236.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    155638.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2353658.56                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1136123940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            603845220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2001441960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1515245940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4627009920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      24141630090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2179130400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        36204427470                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        617.720396                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5432526250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1957280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  51227182750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            969797640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            515440695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1783472040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1425404520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4627009920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      24250419720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2087518080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        35659062615                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        608.415374                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5185539500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1957280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  51474169500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  60906640000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1825                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1825                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133063                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133063                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          858                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7550                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269776                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3217                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7709                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8382309                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               837000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               133000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131410000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5303000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           683257506                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5465000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              515000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               46000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 724                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           362                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     1176040.055249                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    6955725.641606                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          362    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    133015500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             362                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     60480913500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    425726500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  60906640000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     14042653                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14042653                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14042653                       # number of overall hits
system.cpu.icache.overall_hits::total        14042653                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       364994                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         364994                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       364994                       # number of overall misses
system.cpu.icache.overall_misses::total        364994                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  20562840500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  20562840500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  20562840500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  20562840500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14407647                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14407647                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14407647                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14407647                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025333                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025333                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56337.475411                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56337.475411                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56337.475411                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56337.475411                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       364993                       # number of writebacks
system.cpu.icache.writebacks::total            364993                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       364994                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       364994                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       364994                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       364994                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  20197846500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  20197846500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  20197846500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  20197846500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025333                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025333                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025333                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025333                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55337.475411                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55337.475411                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55337.475411                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55337.475411                       # average overall mshr miss latency
system.cpu.icache.replacements                 364993                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14042653                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14042653                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       364994                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        364994                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  20562840500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  20562840500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14407647                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14407647                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56337.475411                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56337.475411                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       364994                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       364994                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  20197846500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  20197846500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025333                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025333                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55337.475411                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55337.475411                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  60906640000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999803                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14451784                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            364993                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             39.594688                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999803                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          312                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          29180288                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         29180288                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  60906640000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      9054378                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9054378                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9054378                       # number of overall hits
system.cpu.dcache.overall_hits::total         9054378                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       367745                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         367745                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       367745                       # number of overall misses
system.cpu.dcache.overall_misses::total        367745                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23309734500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23309734500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23309734500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23309734500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      9422123                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9422123                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9422123                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9422123                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039030                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039030                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039030                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039030                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63385.591918                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63385.591918                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63385.591918                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63385.591918                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       136510                       # number of writebacks
system.cpu.dcache.writebacks::total            136510                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       107845                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       107845                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       107845                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       107845                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       259900                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       259900                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       259900                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       259900                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3775                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3775                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16293742000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16293742000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16293742000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16293742000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    257281500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    257281500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027584                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027584                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027584                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027584                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62692.350904                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62692.350904                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62692.350904                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62692.350904                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 68154.039735                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 68154.039735                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 261670                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5185297                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5185297                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       152533                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        152533                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10114766500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10114766500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5337830                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5337830                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028576                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028576                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66311.988225                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66311.988225                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3425                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3425                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       149108                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       149108                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1528                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1528                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9741628000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9741628000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    257281500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    257281500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027934                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027934                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65332.698447                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65332.698447                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168377.945026                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168377.945026                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3869081                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3869081                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215212                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215212                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13194968000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13194968000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4084293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4084293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052693                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052693                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61311.488207                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61311.488207                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104420                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104420                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       110792                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       110792                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2247                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2247                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6552114000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6552114000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027126                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027126                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59138.872843                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59138.872843                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       106840                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       106840                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1888                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1888                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    144447500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    144447500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.017364                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.017364                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76508.209746                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76508.209746                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1879                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1879                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    142041000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    142041000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017282                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017282                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75593.932943                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75593.932943                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108589                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108589                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108589                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108589                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  60906640000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.612560                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9311084                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            261739                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.573927                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.612560                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999622                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999622                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          514                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          316                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19540619                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19540619                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3148846244500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 334907                       # Simulator instruction rate (inst/s)
host_mem_usage                                 758148                       # Number of bytes of host memory used
host_op_rate                                   334907                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1648.19                       # Real time elapsed on the host
host_tick_rate                              331136754                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   551989301                       # Number of instructions simulated
sim_ops                                     551989301                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.545776                       # Number of seconds simulated
sim_ticks                                545775643000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.115079                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                35400374                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             48417337                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              22233                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           8237105                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          59945156                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             613745                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2821263                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2207518                       # Number of indirect misses.
system.cpu.branchPred.lookups                69377733                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3189390                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       163690                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   513795050                       # Number of instructions committed
system.cpu.committedOps                     513795050                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.095312                       # CPI: cycles per instruction
system.cpu.discardedOps                      26628975                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                144776349                       # DTB accesses
system.cpu.dtb.data_acv                           137                       # DTB access violations
system.cpu.dtb.data_hits                    147337796                       # DTB hits
system.cpu.dtb.data_misses                     262467                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                103090157                       # DTB read accesses
system.cpu.dtb.read_acv                           136                       # DTB read access violations
system.cpu.dtb.read_hits                    103952255                       # DTB read hits
system.cpu.dtb.read_misses                     212415                       # DTB read misses
system.cpu.dtb.write_accesses                41686192                       # DTB write accesses
system.cpu.dtb.write_acv                            1                       # DTB write access violations
system.cpu.dtb.write_hits                    43385541                       # DTB write hits
system.cpu.dtb.write_misses                     50052                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            92144668                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          315625889                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         122998860                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         49419989                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       365614838                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.477256                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               144313928                       # ITB accesses
system.cpu.itb.fetch_acv                          797                       # ITB acv
system.cpu.itb.fetch_hits                   144305078                       # ITB hits
system.cpu.itb.fetch_misses                      8850                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   327      0.28%      0.28% # number of callpals executed
system.cpu.kern.callpal::tbi                        2      0.00%      0.29% # number of callpals executed
system.cpu.kern.callpal::swpipl                 20734     17.96%     18.25% # number of callpals executed
system.cpu.kern.callpal::rdps                    1331      1.15%     19.40% # number of callpals executed
system.cpu.kern.callpal::rti                     2369      2.05%     21.46% # number of callpals executed
system.cpu.kern.callpal::callsys                  578      0.50%     21.96% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     21.96% # number of callpals executed
system.cpu.kern.callpal::rdunique               90074     78.04%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 115416                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                     242340                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       67                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8562     36.15%     36.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      25      0.11%     36.25% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     559      2.36%     38.61% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   14541     61.39%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                23687                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8561     48.35%     48.35% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       25      0.14%     48.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      559      3.16%     51.65% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8561     48.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 17706                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             534494792500     98.00%     98.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                47803500      0.01%     98.01% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               779468500      0.14%     98.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10063202500      1.85%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         545385267000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999883                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.588749                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.747499                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2330                      
system.cpu.kern.mode_good::user                  2322                      
system.cpu.kern.mode_good::idle                     8                      
system.cpu.kern.mode_switch::kernel              2672                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2322                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  24                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.872006                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.333333                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.928657                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        28339411500      5.20%      5.20% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         509239735500     93.37%     98.57% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           7806017000      1.43%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      327                       # number of times the context was actually changed
system.cpu.numCycles                       1076561011                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        67                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            36412496      7.09%      7.09% # Class of committed instruction
system.cpu.op_class_0::IntAlu               253133412     49.27%     56.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                1883720      0.37%     56.72% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.72% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              51728290     10.07%     66.79% # Class of committed instruction
system.cpu.op_class_0::FloatCmp              11600458      2.26%     69.05% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               2127189      0.41%     69.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult             11880153      2.31%     71.77% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.77% # Class of committed instruction
system.cpu.op_class_0::FloatDiv               1127282      0.22%     71.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               275210      0.05%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.05% # Class of committed instruction
system.cpu.op_class_0::MemRead               66025018     12.85%     84.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              36997753      7.20%     92.10% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          33184087      6.46%     98.56% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          5967856      1.16%     99.72% # Class of committed instruction
system.cpu.op_class_0::IprAccess              1452126      0.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                513795050                       # Class of committed instruction
system.cpu.quiesceCycles                     14990275                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       710946173                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   794624                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  93                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        101                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          184                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3714179                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7428306                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 545775643000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 545775643000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        12451                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12451                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        12451                       # number of overall misses
system.iocache.overall_misses::total            12451                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1470341610                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1470341610                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1470341610                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1470341610                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        12451                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12451                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        12451                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12451                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118090.242551                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118090.242551                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118090.242551                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118090.242551                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           201                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    4                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    50.250000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          12416                       # number of writebacks
system.iocache.writebacks::total                12416                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        12451                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        12451                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        12451                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        12451                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    847087668                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    847087668                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    847087668                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    847087668                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68033.705566                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68033.705566                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68033.705566                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68033.705566                       # average overall mshr miss latency
system.iocache.replacements                     12451                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           35                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               35                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4039981                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4039981                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           35                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             35                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115428.028571                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115428.028571                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           35                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2289981                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2289981                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65428.028571                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65428.028571                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        12416                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        12416                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1466301629                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1466301629                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        12416                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        12416                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118097.747181                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118097.747181                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        12416                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        12416                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    844797687                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    844797687                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68041.050822                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68041.050822                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 545775643000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  12467                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                12467                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               112059                       # Number of tag accesses
system.iocache.tags.data_accesses              112059                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 545775643000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 283                       # Transaction distribution
system.membus.trans_dist::ReadResp            2377289                       # Transaction distribution
system.membus.trans_dist::WriteReq                945                       # Transaction distribution
system.membus.trans_dist::WriteResp               945                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1875926                       # Transaction distribution
system.membus.trans_dist::WritebackClean       554316                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1283883                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1324703                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1324703                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         554316                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1822692                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         12416                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        24902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        24902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1662883                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1662883                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      9442048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      9444508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11132293                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       794624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       794624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     70948288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     70948288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5849                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    320693888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    320699737                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               392442649                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              126                       # Total snoops (count)
system.membus.snoopTraffic                       8064                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3715355                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000050                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007037                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3715171    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     184      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3715355                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2620000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         18080670827                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             193981                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        16718281750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 545775643000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2924305999                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 545775643000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 545775643000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 545775643000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 545775643000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 545775643000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 545775643000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 545775643000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 545775643000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 545775643000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 545775643000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 545775643000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 545775643000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 545775643000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 545775643000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 545775643000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 545775643000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 545775643000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 545775643000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 545775643000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 545775643000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 545775643000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 545775643000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 545775643000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 545775643000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 545775643000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 545775643000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 545775643000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 545775643000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       35472064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      201429248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          236901312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     35472064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      35472064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    120059264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       120059264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          554251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         3147332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3701583                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1875926                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1875926                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          64993857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369069691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             434063548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     64993857                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         64993857                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      219979154                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            219979154                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      219979154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         64993857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369069691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            654042702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2275713.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    438366.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2876363.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009767646500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       139138                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       139138                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9014074                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2139303                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3701583                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2430142                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3701583                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2430142                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 386854                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                154429                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            235900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            151021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            201518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            253837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            286170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            154552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            173655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            221358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            226895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            163066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           217886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           178332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           276766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           167652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           185093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           221028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            187853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            111972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            157869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            205932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            188577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             94758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            111801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            157821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            127370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             97347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           160816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            83554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           189321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           105388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           129042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           166307                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  39664812000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                16573645000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            101815980750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11966.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30716.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        54                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2448748                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1748524                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3701583                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2430142                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3190508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  120032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 125548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 139386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 142332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 140599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 140446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 140936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 139607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 139819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 139879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 140177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 139626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 139618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 139617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 139164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 139184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 139227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    164                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1393192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    256.812775                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.199182                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   286.555283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       554657     39.81%     39.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       384396     27.59%     67.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       144827     10.40%     77.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        75983      5.45%     83.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        63728      4.57%     87.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        25056      1.80%     89.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17867      1.28%     90.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13802      0.99%     91.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       112876      8.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1393192                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       139138                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.823420                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     34.423041                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        137774     99.02%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         1080      0.78%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          158      0.11%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           56      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           29      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           24      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        139138                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       139138                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.355906                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.335064                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.937305                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        138081     99.24%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23          1045      0.75%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            10      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::164-167            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        139138                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              212142656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                24758656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               145646592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               236901312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            155529088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       388.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       266.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    434.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    284.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  545775619000                       # Total gap between requests
system.mem_ctrls.avgGap                      89008.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     28055424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    184087232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    145646592                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 51404683.151094742119                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 337294700.415936291218                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 266861656.191571742296                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       554251                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      3147332                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2430142                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  14550774250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  87265206500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13259133004750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26253.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27726.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5456114.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5171344920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2748642600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11686166520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5528736900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     43083190800.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     187953369780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      51301324800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       307472776320                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        563.368447                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 131273317500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  18224700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 396277625500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4775995980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2538521040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         11980998540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6350563260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     43083190800.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     186561722760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      52473238080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       307764230460                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        563.902465                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 134310618250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  18224700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 393240324750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 545775643000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  318                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 318                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13361                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13361                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1244                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          204                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          912                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2456                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        24902                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        24902                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   27358                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4976                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          102                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          513                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5849                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       794904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       794904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   800753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1509000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                42000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            12486000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1511000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            64844610                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              871500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              152000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               45500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 134                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            67                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     111905082.089552                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    306296711.242665                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           67    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    974183000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              67                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    538278002500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7497640500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 545775643000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    145794232                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        145794232                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    145794232                       # number of overall hits
system.cpu.icache.overall_hits::total       145794232                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       554315                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         554315                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       554315                       # number of overall misses
system.cpu.icache.overall_misses::total        554315                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  32081366000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  32081366000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  32081366000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  32081366000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    146348547                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    146348547                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    146348547                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    146348547                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003788                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003788                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003788                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003788                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57875.695227                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57875.695227                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57875.695227                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57875.695227                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       554316                       # number of writebacks
system.cpu.icache.writebacks::total            554316                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       554315                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       554315                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       554315                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       554315                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  31527050000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  31527050000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  31527050000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  31527050000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003788                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003788                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003788                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003788                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56875.693423                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56875.693423                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56875.693423                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56875.693423                       # average overall mshr miss latency
system.cpu.icache.replacements                 554316                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    145794232                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       145794232                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       554315                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        554315                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  32081366000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  32081366000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    146348547                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    146348547                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003788                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003788                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57875.695227                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57875.695227                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       554315                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       554315                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  31527050000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  31527050000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003788                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003788                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56875.693423                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56875.693423                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 545775643000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           146360361                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            554828                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            263.794115                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          449                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         293251410                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        293251410                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 545775643000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    132106689                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        132106689                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    132106689                       # number of overall hits
system.cpu.dcache.overall_hits::total       132106689                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4339556                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4339556                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4339556                       # number of overall misses
system.cpu.dcache.overall_misses::total       4339556                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 262025982500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 262025982500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 262025982500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 262025982500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    136446245                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    136446245                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    136446245                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    136446245                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.031804                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031804                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.031804                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031804                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60380.827555                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60380.827555                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60380.827555                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60380.827555                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1863510                       # number of writebacks
system.cpu.dcache.writebacks::total           1863510                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1195446                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1195446                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1195446                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1195446                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      3144110                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3144110                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3144110                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3144110                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1228                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1228                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 184171275000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 184171275000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 184171275000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 184171275000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     49673500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     49673500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.023043                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023043                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.023043                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023043                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58576.600373                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58576.600373                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58576.600373                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58576.600373                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 40450.732899                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 40450.732899                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                3147358                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     91687707                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        91687707                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1929689                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1929689                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 112467361500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 112467361500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     93617396                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     93617396                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020613                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020613                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58282.635958                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58282.635958                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       110148                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       110148                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1819541                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1819541                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          283                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          283                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 104232564000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 104232564000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     49673500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     49673500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019436                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019436                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57285.086733                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57285.086733                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 175524.734982                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 175524.734982                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     40418982                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       40418982                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2409867                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2409867                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 149558621000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 149558621000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     42828849                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     42828849                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.056267                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.056267                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62060.944027                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62060.944027                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1085298                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1085298                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1324569                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1324569                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          945                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          945                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  79938711000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  79938711000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.030927                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.030927                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60350.733710                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60350.733710                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        82786                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        82786                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3251                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3251                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    243974000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    243974000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        86037                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        86037                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.037786                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.037786                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75045.832052                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75045.832052                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3250                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3250                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    240662000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    240662000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.037774                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.037774                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74049.846154                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74049.846154                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85909                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85909                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85909                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85909                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 545775643000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           135674655                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3148382                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             43.093454                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          323                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          640                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         276383740                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        276383740                       # Number of data accesses

---------- End Simulation Statistics   ----------
