xpm_cdc.sv,systemverilog,xpm,../../../../../tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"
xpm_memory.sv,systemverilog,xpm,../../../../../tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="$ref_dir/../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"
microblaze_v11_0_vh_rfs.vhd,vhdl,microblaze_v11_0_6,../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/774d/hdl/microblaze_v11_0_vh_rfs.vhd,incdir="$ref_dir/../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"
design_1_microblaze_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd,incdir="$ref_dir/../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"
lmb_v10_v3_0_vh_rfs.vhd,vhdl,lmb_v10_v3_0_11,../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/c2ed/hdl/lmb_v10_v3_0_vh_rfs.vhd,incdir="$ref_dir/../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"
design_1_dlmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd,incdir="$ref_dir/../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"
design_1_ilmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd,incdir="$ref_dir/../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"
lmb_bram_if_cntlr_v4_0_vh_rfs.vhd,vhdl,lmb_bram_if_cntlr_v4_0_19,../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/0b98/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd,incdir="$ref_dir/../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"
design_1_dlmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"
design_1_ilmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_4,../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/2985/simulation/blk_mem_gen_v8_4.v,incdir="$ref_dir/../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"
design_1_lmb_bram_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v,incdir="$ref_dir/../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"
axi_lite_ipif_v3_0_vh_rfs.vhd,vhdl,axi_lite_ipif_v3_0_4,../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd,incdir="$ref_dir/../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"
mdm_v3_2_vh_rfs.vhd,vhdl,mdm_v3_2_21,../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/2932/hdl/mdm_v3_2_vh_rfs.vhd,incdir="$ref_dir/../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"
design_1_mdm_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd,incdir="$ref_dir/../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"
design_1_clk_wiz_1_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v,incdir="$ref_dir/../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"
design_1_clk_wiz_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v,incdir="$ref_dir/../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd,incdir="$ref_dir/../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_13,../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="$ref_dir/../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"
design_1_rst_clk_wiz_1_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/sim/design_1_rst_clk_wiz_1_100M_0.vhd,incdir="$ref_dir/../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../Lab_3.gen/sources_1/bd/design_1/ipshared/6dcf"
glbl.v,Verilog,xil_defaultlib,glbl.v
