#  4x4 INT Systolic Architecture Based Accelerator for Efficient Matrix Multiplication




## Introduction:
In parallel computer architectures, a **systolic array** is a homogeneous network of tightly coupled **data processing units (DPUs)** which is used for many purposes . It has a lot of Applications .

## Purpose of Our Systolic Array:
We made a 4 by 4 systolic array for efficient Matrix Multiplication. 

## Directory Structure:
```
â”œâ”€â”€ docs
â”œâ”€â”€ benchmark.c
â”œâ”€â”€ Makefile
â”œâ”€â”€ mkdocs.yml
â”œâ”€â”€ README.md
â”œâ”€â”€ rtl
â”‚Â Â  â”œâ”€â”€ controlled_counter.sv
â”‚Â Â  â”œâ”€â”€ counter.sv
â”‚Â Â  â”œâ”€â”€ data_feeder.sv
â”‚Â Â  â”œâ”€â”€ input_datapath.sv
â”‚Â Â  â”œâ”€â”€ mac_unit.sv
â”‚Â Â  â”œâ”€â”€ output_datapath.sv
â”‚Â Â  â”œâ”€â”€ pe.sv
â”‚Â Â  â”œâ”€â”€ Readme.md
â”‚Â Â  â”œâ”€â”€ reg_def.sv
â”‚Â Â  â”œâ”€â”€ rv_protocol.sv
â”‚Â Â  â””â”€â”€ systolic.sv
â”œâ”€â”€ testbench
â”‚Â Â  â”œâ”€â”€ counter_tb.sv
â”‚Â Â  â”œâ”€â”€ data_feeder_tb.sv
â”‚Â Â  â”œâ”€â”€ input_datapath_tb.sv
â”‚Â Â  â”œâ”€â”€ mac_unit_tb.sv
â”‚Â Â  â”œâ”€â”€ output_datapath_tb.sv
â”‚Â Â  â”œâ”€â”€ pe_tb.sv
â”‚Â Â  â”œâ”€â”€ rv_protocol_tb.sv
â”‚Â Â  â”œâ”€â”€ systolic_tb.sv
â”‚Â Â  â””â”€â”€ systolic_top_tb.sv
â”œâ”€â”€ LICENSE

```

## BenchMark:

| Processor        | Time (ns) (avg from 6 runs) |
|------------------|-----------------------------|
| M1               | 1000                        |
| i7-1185G7        | 1239                        |
| i7-1355U         | 715                         |
| i5-10310U        | 1784                        |
| i5-6300U         | 2455                        |
| i7-8665U         | 1792                        |
| *Systolic @ 3GHz*| *~15 (from simulation)*     |

Hence we observe that the systolic array is approximately **50-160** times faster than main-stream general purpose cpus. 


# Documentation :

Click here to see the detailed Documentation: 

ðŸ“– [Documentation](https://systolic-mac.readthedocs.io/en/latest/)

---


