

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11_1'
================================================================
* Date:           Fri Mar 10 17:36:29 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  6.931 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1029|     1029|  51.450 us|  51.450 us|  1029|  1029|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_187_1_VITIS_LOOP_32_1  |     1027|     1027|         5|          1|          1|  1024|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    1|       -|       -|    -|
|Expression       |        -|    -|       0|     138|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      72|    -|
|Register         |        -|    -|     170|      32|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    1|     170|     242|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+-------------------------------+--------------+
    |              Instance              |             Module            |  Expression  |
    +------------------------------------+-------------------------------+--------------+
    |mac_muladd_9s_24s_32ns_32_4_1_U297  |mac_muladd_9s_24s_32ns_32_4_1  |  i0 + i1 * i2|
    +------------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln187_1_fu_119_p2     |         +|   0|  0|  11|           3|           1|
    |add_ln187_fu_107_p2       |         +|   0|  0|  18|          11|           1|
    |add_ln32_fu_174_p2        |         +|   0|  0|  16|           9|           1|
    |add_ln33_fu_163_p2        |         +|   0|  0|  17|          10|          10|
    |add_ln36_fu_195_p2        |         +|   0|  0|  39|          32|          23|
    |icmp_ln187_fu_101_p2      |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln32_fu_125_p2       |      icmp|   0|  0|  11|           9|          10|
    |select_ln187_1_fu_139_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln187_fu_131_p3    |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 138|          88|          64|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_21_load              |   9|          2|    3|          6|
    |ap_sig_allocacmp_i_load                 |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar_flatten97_load  |   9|          2|   11|         22|
    |i_21_fu_58                              |   9|          2|    3|          6|
    |i_fu_54                                 |   9|          2|    9|         18|
    |indvar_flatten97_fu_62                  |   9|          2|   11|         22|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   48|         96|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   1|   0|    1|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg          |   1|   0|    1|          0|
    |i_21_fu_58                                |   3|   0|    3|          0|
    |i_fu_54                                   |   9|   0|    9|          0|
    |indvar_flatten97_fu_62                    |  11|   0|   11|          0|
    |w0_vec_coeffs_addr_reg_248                |  10|   0|   10|          0|
    |w0_vec_coeffs_load_reg_254                |  32|   0|   32|          0|
    |w0_vec_coeffs_load_reg_254_pp0_iter2_reg  |  32|   0|   32|          0|
    |w0_vec_coeffs_addr_reg_248                |  64|  32|   10|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 170|  32|  116|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                                    Source Object                                   |    C Type    |
+------------------------+-----+-----+------------+------------------------------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_signature.1_Pipeline_VITIS_LOOP_187_1_VITIS_LOOP_32_11.1|  return value|
|w0_vec_coeffs_address0  |  out|   10|   ap_memory|                                                                       w0_vec_coeffs|         array|
|w0_vec_coeffs_ce0       |  out|    1|   ap_memory|                                                                       w0_vec_coeffs|         array|
|w0_vec_coeffs_we0       |  out|    1|   ap_memory|                                                                       w0_vec_coeffs|         array|
|w0_vec_coeffs_d0        |  out|   32|   ap_memory|                                                                       w0_vec_coeffs|         array|
|w0_vec_coeffs_address1  |  out|   10|   ap_memory|                                                                       w0_vec_coeffs|         array|
|w0_vec_coeffs_ce1       |  out|    1|   ap_memory|                                                                       w0_vec_coeffs|         array|
|w0_vec_coeffs_q1        |   in|   32|   ap_memory|                                                                       w0_vec_coeffs|         array|
+------------------------+-----+-----+------------+------------------------------------------------------------------------------------+--------------+

