# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 320 0.001024 512 77 490 5632 1.0447 0.451008 2.37782 13.274 17.2871 17.3979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 940 0.000256 2048 205 1330 61184 9.32803 7.01645 179.717 209.246 405.415 405.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 380 0.000128 2048 50 1840 109568 24.6414 14.3716 487.43 419.49 946.063 946.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 570 3.2e-05 512 115 1160 425984 45.231 13.3241 299.246 418.121 776.19 776.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 320 0.000256 512 95 230 8192 8.07997 1.70237 1.64176 87.3031 98.9364 99.0913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1140 0.000512 4096 235 1960 32768 6.63347 233.96 209.627 450.264 450.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1310 6.4e-05 4096 460 3650 237056 95.2899 55.6075 4170.68 1677.13 5998.84 5998.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 760 0.000512 2048 215 1560 25856 2.88858 3.46707 84.7836 110.127 201.341 201.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1140 6.4e-05 1024 120 840 286720 23.6908 13.7952 304.352 419.413 761.41 761.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 990 0.000256 1024 230 610 60928 5.84627 3.40787 45.2631 104.696 159.337 159.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 320 0.001024 512 77 490 5184 1.03315 0.445984 2.61315 12.964 17.1989 17.3112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 940 0.000256 2048 205 1330 61344 9.38102 7.05139 205.288 209.706 431.531 431.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 380 0.000128 2048 50 1840 109440 24.6951 14.3688 557.309 419.006 1015.51 1015.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 570 3.2e-05 512 115 1160 405504 45.4871 13.0538 338.33 408.209 805.356 805.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 320 0.000256 512 95 230 4608 7.90432 1.62518 1.10109 70.9926 81.8288 81.9912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1140 0.000512 4096 235 1960 32760 6.62064 271.18 209.452 487.314 487.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1310 6.4e-05 4096 460 3650 236736 95.603 55.6959 4798.12 1675.53 6625.08 6625.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 760 0.000512 2048 215 1560 25776 2.8919 3.46547 96.3059 107.438 210.175 210.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1140 6.4e-05 1024 120 840 285696 23.8239 13.5244 346.043 418.92 802.464 802.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 990 0.000256 1024 230 610 60480 5.87334 3.41366 50.9527 104.539 164.905 165.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 320 0.001024 512 77 490 5760 1.02867 0.448704 2.95997 13.0989 17.6748 17.7854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 940 0.000256 2048 205 1330 61120 9.3216 7.00902 213.255 208.921 438.618 438.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 380 0.000128 2048 50 1840 109440 24.6211 14.4092 581.225 419.137 1039.53 1039.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 570 3.2e-05 512 115 1160 409600 45.8589 13.1453 356.306 412.247 827.827 828.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 320 0.000256 512 95 230 5120 8.19008 1.6855 1.23184 85.6905 97.0058 97.1619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1140 0.000512 4096 235 1960 32800 6.62109 282.323 209.691 498.695 498.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1310 6.4e-05 4096 460 3650 236800 95.294 55.6654 4994.21 1675.63 6820.93 6821.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 760 0.000512 2048 215 1560 25760 2.88358 3.46112 101.733 107.206 215.356 215.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1140 6.4e-05 1024 120 840 286720 23.6923 13.5148 363.051 419.107 819.53 819.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 990 0.000256 1024 230 610 60160 5.8335 3.39088 53.5692 104.1 167.025 167.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 320 0.001024 512 77 490 5376 1.03642 0.448096 2.60925 13.1077 17.3453 17.4572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 940 0.000256 2048 205 1330 61056 9.33482 7.03027 199.411 209.508 425.393 425.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 380 0.000128 2048 50 1840 109056 24.5562 14.3508 540.474 418.559 998.073 998.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 570 3.2e-05 512 115 1160 417792 44.8571 13.1289 337.686 412.302 808.244 808.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 320 0.000256 512 95 230 6144 7.77261 1.61971 1.35091 83.6567 94.6111 94.7744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1140 0.000512 4096 235 1960 32736 6.61504 263.134 209.365 479.173 479.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1310 6.4e-05 4096 460 3650 236544 95.097 55.5903 4656.74 1673.4 6480.97 6481.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 760 0.000512 2048 215 1560 25728 2.8775 3.45907 94.7233 106.959 208.089 208.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1140 6.4e-05 1024 120 840 285696 23.6826 13.4969 337.431 418.533 793.306 793.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 990 0.000256 1024 230 610 60672 5.82432 3.40336 50.2611 104.31 163.93 164.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 320 0.001024 512 77 490 5600 1.04323 0.450112 2.74685 13.1191 17.499 17.6143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 940 0.000256 2048 205 1330 61200 9.41008 7.1023 201.961 209.794 428.388 428.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 380 0.000128 2048 50 1840 108800 24.7424 14.3918 546.637 419.108 1005.01 1005.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 570 3.2e-05 512 115 1160 409600 45.8991 13.17 335.881 412.618 807.84 808.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 320 0.000256 512 95 230 6400 8.11021 1.69037 1.40784 81.7611 93.181 93.3394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1140 0.000512 4096 235 1960 32700 6.61686 265.451 209.423 481.55 481.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1310 6.4e-05 4096 460 3650 236800 95.5795 55.7468 4712.09 1675.43 6538.99 6539.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 760 0.000512 2048 215 1560 25600 2.89997 3.46522 95.4324 107.055 208.925 209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1140 6.4e-05 1024 120 840 286400 23.7787 13.5313 341.669 422.124 801.262 801.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 990 0.000256 1024 230 610 60000 5.89357 3.41101 50.3325 104.429 164.194 164.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 320 0.001024 512 77 490 5376 1.01626 0.44032 2.71302 12.8601 17.1716 17.2846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 940 0.000256 2048 205 1330 60928 9.34368 7.08608 206.926 209.52 432.981 433.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 380 0.000128 2048 50 1840 109312 24.6103 14.3683 563.85 418.54 1021.5 1021.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 570 3.2e-05 512 115 1160 401408 45.0233 13.0417 338.763 404.053 801.152 801.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 10 320 0.000256 512 95 230 0 1.58122 0.004768 72.8 74.4687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1140 0.000512 4096 235 1960 32704 8.19309 272.394 282.136 562.848 488.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1310 6.4e-05 4096 460 3650 236544 95.2234 55.6585 4809.37 1673.08 6633.47 6633.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 760 0.000512 2048 215 1560 25536 2.87507 3.46112 97.5849 106.606 210.598 210.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1140 6.4e-05 1024 120 840 284928 23.7827 13.5291 349.368 418.404 805.24 805.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 990 0.000256 1024 230 610 60928 5.86675 3.41402 52.532 105.074 167.014 167.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 320 0.001024 512 77 490 5760 1.03386 0.448512 2.9207 13.1203 17.6682 17.7766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 940 0.000256 2048 205 1330 60960 9.34646 7.03526 207.847 209.032 433.365 433.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 380 0.000128 2048 50 1840 108480 24.6412 14.4036 560.894 417.537 1017.6 1017.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 570 3.2e-05 512 115 1160 399360 47.1343 13.1598 339.129 412.3 811.987 812.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 320 0.000256 512 95 230 7680 8.0225 1.68653 1.676 85.6982 97.2875 97.4418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1140 0.000512 4096 235 1960 32760 6.62515 274.245 209.596 490.529 490.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1310 6.4e-05 4096 460 3650 236160 95.5989 55.7358 4842.09 1674.17 6667.73 6667.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 760 0.000512 2048 215 1560 25680 2.89715 3.47302 98.7211 106.107 211.273 211.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1140 6.4e-05 1024 120 840 284160 23.8048 13.5055 349.989 417.452 804.908 805.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 990 0.000256 1024 230 610 60480 5.89034 3.41712 52.4504 104.591 166.478 166.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 320 0.001024 512 77 490 4096 1.02963 0.434176 2.09901 12.6257 16.3297 16.4393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 940 0.000256 2048 205 1330 60928 9.3408 7.02086 200.499 209.396 426.362 426.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 380 0.000128 2048 50 1840 108544 24.5965 14.3754 543.12 418.25 1000.47 1000.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 570 3.2e-05 512 115 1160 425984 45.1557 13.3356 349.269 418.116 826.148 826.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 10 320 0.000256 512 95 230 0 1.62208 0.006144 84.6635 86.3735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1140 0.000512 4096 235 1960 32640 8.22352 263.812 293.919 566.081 479.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1310 6.4e-05 4096 460 3650 236544 95.2366 55.5827 4693.13 1677.28 6521.36 6521.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 760 0.000512 2048 215 1560 25856 2.89222 3.4816 96.088 107.632 210.165 210.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1140 6.4e-05 1024 120 840 284672 23.7149 13.5052 339.493 418.091 794.969 795.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 990 0.000256 1024 230 610 60416 5.86877 3.40992 50.7294 104.767 164.913 165.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 320 0.001024 512 77 490 4608 1.02083 0.436672 2.37939 12.6658 16.647 16.7567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 940 0.000256 2048 205 1330 60672 9.30653 7.00182 201.521 208.88 426.819 426.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 380 0.000128 2048 50 1840 107520 24.5797 14.3804 542.183 417.045 998.314 998.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 570 3.2e-05 512 115 1160 393216 44.1162 12.8147 324.735 396.165 778.186 778.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 10 320 0.000256 512 95 230 0 1.62499 0.00576 81.5149 83.2253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1140 0.000512 4096 235 1960 32640 8.23245 266.439 291.111 565.905 482.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1310 6.4e-05 4096 460 3650 236544 95.2335 55.5882 4735.34 1674.91 6561.22 6561.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 760 0.000512 2048 215 1560 25728 2.884 3.46845 96.6246 108.026 211.077 211.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1140 6.4e-05 1024 120 840 282624 23.7294 13.4636 339.182 416.877 793.407 793.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 990 0.000256 1024 230 610 59904 5.77984 3.37059 50.8482 103.483 163.613 163.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 320 0.001024 512 77 490 4800 1.06493 0.45056 2.63085 13.1715 17.4598 17.5698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 940 0.000256 2048 205 1330 60800 9.33427 7.1007 214.823 208.766 440.13 440.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 380 0.000128 2048 50 1840 107200 24.7015 14.4589 576.337 416.796 1032.42 1032.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 570 3.2e-05 512 115 1160 409600 45.8958 13.1564 363.854 412.275 835.448 835.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 10 320 0.000256 512 95 230 0 1.68835 0.005248 85.6002 87.3724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1140 0.000512 4096 235 1960 32600 8.30643 286.159 294.777 589.365 502.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1310 6.4e-05 4096 460 3650 236800 95.5317 55.6899 5046.35 1674.19 6871.9 6872.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 760 0.000512 2048 215 1560 25600 2.89792 3.47309 102.069 109.865 218.377 218.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1140 6.4e-05 1024 120 840 284800 23.6692 13.5105 364.271 420.267 821.878 821.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 990 0.000256 1024 230 610 59200 5.83456 3.37885 53.7493 103.473 166.563 166.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 320 0.001024 512 77 490 4096 1.036 0.437856 2.57802 12.6983 16.897 17.0066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 940 0.000256 2048 205 1330 60416 9.37325 7.03078 252.512 209.575 478.598 478.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 380 0.000128 2048 50 1840 108544 24.5837 14.4712 685.923 418.262 1143.37 1143.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 570 3.2e-05 512 115 1160 393216 43.9375 12.8122 408.605 399.654 865.278 865.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 320 0.001024 512 77 495 6144 1.0247 0.452608 2.57562 13.2453 17.4406 17.5514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 940 0.000256 2048 205 1335 61184 9.37837 7.03283 203.171 209.803 429.499 429.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 380 0.000128 2048 50 1845 109568 24.5671 14.3913 477.698 419.32 936.107 936.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 570 3.2e-05 512 115 1155 417792 46.1626 13.3226 297.199 417.989 774.946 775.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 320 0.000256 512 95 225 4096 8.38966 1.70144 1.16282 87.027 98.5016 98.6722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1140 0.000512 4096 235 1965 32832 6.62064 232.071 209.837 448.571 448.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1310 6.4e-05 4096 460 3645 236544 95.3007 55.6012 4097.17 1676.61 5924.81 5924.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 760 0.000512 2048 215 1560 25984 2.89712 3.47245 83.7684 110.105 200.312 200.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1140 6.4e-05 1024 120 840 286720 23.678 13.4983 297.188 419.35 753.874 754.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 990 0.000256 1024 230 615 61184 5.87642 3.41987 75.3007 104.974 189.705 189.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 320 0.001024 512 77 495 5760 1.03523 0.45008 2.4584 13.0714 17.16 17.2751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 940 0.000256 2048 205 1335 61120 9.39824 7.05344 178.395 209.697 404.659 404.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 380 0.000128 2048 50 1845 109440 24.7241 14.4626 483.795 419.076 942.197 942.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 570 3.2e-05 512 115 1155 419840 46.3033 13.3824 302.462 419.061 781.493 781.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 320 0.000256 512 95 225 2560 8.38749 1.69139 0.851584 86.5078 97.6525 97.8157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1140 0.000512 4096 235 1965 32800 6.61642 234.521 209.489 450.677 450.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1310 6.4e-05 4096 460 3645 236480 95.7355 55.7093 4128.77 1675.61 5955.97 5956.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 760 0.000512 2048 215 1560 25920 2.89174 3.4816 81.985 106.01 194.442 194.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1140 6.4e-05 1024 120 840 286720 23.7798 13.6076 301.111 419.037 757.699 757.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 990 0.000256 1024 230 615 61120 5.8855 3.43075 44.5262 104.919 158.888 159.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 320 0.001024 512 77 495 5760 1.02576 0.446656 2.47178 13.0749 17.156 17.2684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 940 0.000256 2048 205 1335 61056 9.35094 7.0689 176.171 209.343 402.038 402.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 380 0.000128 2048 50 1845 109056 24.6154 14.4158 478.464 418.348 935.976 936.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 570 3.2e-05 512 115 1155 405504 46.2857 13.1399 290.701 412.125 762.521 762.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 320 0.000256 512 95 225 3072 8.34029 1.69062 0.844064 85.472 96.5561 96.7113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1140 0.000512 4096 235 1965 32784 6.63389 232.842 209.417 448.937 448.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1310 6.4e-05 4096 460 3645 236544 95.4273 55.6588 4119.21 1674.7 5945.13 5945.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 760 0.000512 2048 215 1560 25920 2.89792 3.47341 83.7991 109.065 199.311 199.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1140 6.4e-05 1024 120 840 286464 23.6741 13.5093 298.496 418.357 754.19 754.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 990 0.000256 1024 230 615 61056 5.85238 3.41338 44.2765 104.745 158.419 158.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 320 0.001024 512 77 495 5824 1.03312 0.448512 2.50586 13.1406 17.2684 17.3814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 940 0.000256 2048 205 1335 60928 9.38554 7.04272 180.489 209.545 406.566 406.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 380 0.000128 2048 50 1845 109312 24.7143 14.3708 491.537 418.744 949.495 949.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 570 3.2e-05 512 115 1155 401408 47.2117 13.2055 295.569 413.932 770.188 770.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 15 320 0.000256 512 95 225 0 1.65478 0.005664 84.5528 86.2901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1140 0.000512 4096 235 1965 32760 8.26816 237.815 294.157 540.361 454.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1310 6.4e-05 4096 460 3645 236544 95.7867 55.706 4197.52 1677.08 6026.23 6026.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 760 0.000512 2048 215 1560 25984 2.90202 3.47514 85.6678 107.651 199.768 199.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1140 6.4e-05 1024 120 840 285824 23.7668 13.6623 305.321 418.666 761.574 761.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 990 0.000256 1024 230 615 60928 5.87779 3.41606 45.5861 104.844 159.856 159.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 320 0.001024 512 77 495 6144 1.03446 0.451744 2.75891 13.2565 17.6485 17.7562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 940 0.000256 2048 205 1335 60928 9.33616 7.01747 185.502 209.048 411.008 411.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 380 0.000128 2048 50 1845 109568 24.6212 14.3455 502.543 419.089 960.728 960.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 570 3.2e-05 512 115 1155 409600 47.1862 13.3279 296.475 417.739 775 775.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 320 0.000256 512 95 225 4096 8.37878 1.70189 0.971712 87.0603 98.3288 98.4828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1140 0.000512 4096 235 1965 32768 6.61709 240.658 209.522 456.858 456.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1310 6.4e-05 4096 460 3645 236544 95.295 55.6134 4252.69 1675.54 6079.28 6079.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 760 0.000512 2048 215 1560 25856 2.88342 3.46723 87.7533 108.864 203.042 203.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1140 6.4e-05 1024 120 840 286720 23.683 13.5021 313.5 419.097 769.937 770.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 990 0.000256 1024 230 615 60928 5.84205 3.40547 46.7896 104.605 160.769 160.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 320 0.001024 512 77 495 5184 1.03629 0.44656 2.69782 12.9743 17.2975 17.4111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 940 0.000256 2048 205 1335 61056 9.38883 7.13773 210.237 209.869 436.738 436.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 380 0.000128 2048 50 1845 109440 24.6695 14.3598 571.014 419.34 1029.51 1029.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 570 3.2e-05 512 115 1155 405504 45.4478 13.0569 345.532 408.507 812.812 813.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 15 320 0.000256 512 95 225 0 1.62429 0.00432 75.5762 77.2877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1140 0.000512 4096 235 1965 32760 8.24294 275.544 285.275 569.188 491.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1310 6.4e-05 4096 460 3645 236160 95.6189 55.7011 4836.71 1676.49 6664.66 6664.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 760 0.000512 2048 215 1560 25776 2.89226 3.46726 99.4369 107.032 212.901 212.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1140 6.4e-05 1024 120 840 286848 23.7127 13.5472 355.501 419.262 812.183 812.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 990 0.000256 1024 230 615 60480 5.8719 3.41408 52.9881 104.624 167.035 167.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 320 0.001024 512 77 495 5760 1.02813 0.448512 2.94938 13.0972 17.6664 17.7755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 940 0.000256 2048 205 1335 60800 9.31546 7.02246 204.692 208.949 430.085 430.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 380 0.000128 2048 50 1845 109440 24.6116 14.4548 558.547 419.394 1017.13 1017.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 570 3.2e-05 512 115 1155 409600 45.8551 13.1418 340.062 412.321 811.652 811.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 15 320 0.000256 512 95 225 0 1.68931 0.004608 75.0814 76.8532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1140 0.000512 4096 235 1965 32720 8.29616 268.891 284.459 561.766 484.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1310 6.4e-05 4096 460 3645 236160 95.3227 55.6785 4721.39 1675.88 6548.4 6548.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 760 0.000512 2048 215 1560 25760 2.88592 3.46918 97.1292 109.338 212.893 212.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1140 6.4e-05 1024 120 840 286720 23.6979 13.6835 347.252 419.195 803.987 804.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 990 0.000256 1024 230 615 60160 5.83066 3.38829 51.5876 104.117 165.054 165.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 320 0.001024 512 77 495 5376 1.03872 0.447328 2.84118 13.1195 17.5868 17.6984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 940 0.000256 2048 205 1335 61056 9.32032 7.03728 225.235 209.673 451.375 451.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 380 0.000128 2048 50 1845 109056 24.5458 14.3473 592.52 418.888 1050.43 1050.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 570 3.2e-05 512 115 1155 393216 47.6518 13.1277 348.515 412.647 822.21 822.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 15 320 0.000256 512 95 225 0 1.61846 0.004544 83.3257 85.0296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1140 0.000512 4096 235 1965 32736 8.23552 285.919 293.024 587.303 502.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1310 6.4e-05 4096 460 3645 235776 95.153 55.5929 5011.49 1674.77 6837.14 6837.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 760 0.000512 2048 215 1560 25728 2.87728 3.45702 103.835 109.465 219.705 219.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1140 6.4e-05 1024 120 840 285696 23.6533 13.5202 368.627 418.907 824.859 824.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 990 0.000256 1024 230 615 60672 5.81587 3.40429 55.6845 104.473 169.508 169.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 320 0.001024 512 77 495 5600 1.04282 0.451072 2.97232 13.1199 17.7306 17.8468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 940 0.000256 2048 205 1335 60800 9.40848 7.05168 216.284 209.648 442.505 442.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 380 0.000128 2048 50 1845 108800 24.7281 14.3736 585.149 418.826 1043.21 1043.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 570 3.2e-05 512 115 1155 409600 45.8509 13.1678 360.752 412.312 832.363 832.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 15 320 0.000256 512 95 225 0 1.68851 0.00544 85.3598 87.1345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1140 0.000512 4096 235 1965 32700 8.29907 283.534 294.704 586.66 499.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1310 6.4e-05 4096 460 3645 236000 95.7073 55.7363 4978.38 1674.27 6804.24 6804.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 760 0.000512 2048 215 1560 25800 2.8905 3.46317 102.657 104.736 213.824 213.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1140 6.4e-05 1024 120 840 286400 23.7692 13.563 367.096 418.771 823.365 823.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 990 0.000256 1024 230 615 60800 5.85523 3.41776 55.2012 104.364 168.973 169.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 320 0.001024 512 77 495 5376 1.01616 0.44032 2.94227 12.8597 17.4005 17.5104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 940 0.000256 2048 205 1335 60928 9.35974 7.09501 217.935 209.474 443.97 444.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 380 0.000128 2048 50 1845 109312 24.5887 14.3565 593.165 418.45 1050.69 1050.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 570 3.2e-05 512 115 1155 372736 48.2923 13.0437 330.405 403.923 795.93 796.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 320 0.001024 512 77 495 5760 1.0369 0.448768 3.16285 13.1389 17.93 18.0412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 940 0.000256 2048 205 1335 60480 9.36765 7.02387 212.195 209.208 437.899 437.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 380 0.000128 2048 50 1845 108480 24.6351 14.3823 577.351 417.876 1034.38 1034.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 570 3.2e-05 512 115 1155 399360 47.1167 13.1552 346.759 412.614 819.919 820.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 15 320 0.000256 512 95 225 0 1.6896 0.004096 85.4342 87.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1140 0.000512 4096 235 1965 32640 8.29107 281.371 294.645 584.439 497.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1310 6.4e-05 4096 460 3645 236160 95.5664 55.7097 4962.72 1675.54 6789.68 6789.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 760 0.000512 2048 215 1560 25680 2.89421 3.47005 101.402 109.971 217.813 217.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1140 6.4e-05 1024 120 840 284160 23.7866 13.5229 360.658 417.723 815.846 815.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 990 0.000256 1024 230 615 60480 5.88438 3.41414 54.2408 104.673 168.344 168.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 320 0.001024 512 77 495 5120 1.00835 0.434176 2.65386 12.6244 16.8645 16.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 940 0.000256 2048 205 1335 60928 9.34022 7.01421 204.914 209.254 430.63 430.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 380 0.000128 2048 50 1845 108544 24.5722 14.347 554.695 417.956 1011.7 1011.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 570 3.2e-05 512 115 1155 393216 48.9734 13.3274 327.91 417.829 808.306 808.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 15 320 0.000256 512 95 225 0 1.62237 0.005184 70.5128 72.2194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1140 0.000512 4096 235 1965 32640 8.23907 269.837 279.716 557.911 485.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1310 6.4e-05 4096 460 3645 236544 95.2582 55.5978 4770.88 1676.5 6598.37 6598.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 760 0.000512 2048 215 1560 25856 2.89203 3.48704 97.933 107.266 211.651 211.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1140 6.4e-05 1024 120 840 284672 23.7067 13.5045 346.517 417.87 801.754 801.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 990 0.000256 1024 230 615 60416 5.86307 3.40781 51.988 104.797 166.189 166.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 320 0.001024 512 77 495 4608 1.02243 0.432448 2.80976 12.6806 17.0911 17.2033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 940 0.000256 2048 205 1335 60672 9.29901 7.10256 239.723 208.884 465.122 465.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 380 0.000128 2048 50 1845 107520 24.5696 14.3157 642.281 417.039 1098.34 1098.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 570 3.2e-05 512 115 1155 344064 49.5552 12.8102 336.133 396.165 794.94 795.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 15 320 0.000256 512 95 225 0 1.62803 0.006144 80.7088 82.4275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1140 0.000512 4096 235 1965 32640 8.24944 313.844 290.304 612.528 530.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1310 6.4e-05 4096 460 3645 235008 95.4002 55.6012 5481.85 1674.99 7308 7308.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 760 0.000512 2048 215 1560 25728 2.88179 3.46854 113.763 107.589 227.776 227.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1140 6.4e-05 1024 120 840 282624 23.7132 13.4717 401.615 416.801 855.769 855.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 990 0.000256 1024 230 615 59904 5.78013 3.3729 60.3511 103.481 173.125 173.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 320 0.001024 512 77 495 4800 1.06314 0.45056 3.02755 13.18 17.8619 17.9732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 940 0.000256 2048 205 1335 60000 9.37498 7.01926 237.178 208.847 462.528 462.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 380 0.000128 2048 50 1845 107200 24.7216 14.3507 641.737 417.137 1098.08 1098.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 570 3.2e-05 512 115 1155 409600 45.8639 13.1602 403.852 412.367 875.518 875.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 15 320 0.000256 512 95 225 0 1.68922 0.004224 85.3765 87.1514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1140 0.000512 4096 235 1965 32600 8.30221 317.079 294.718 620.225 533.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1310 6.4e-05 4096 460 3645 235200 95.6985 55.7056 5541.51 1674.8 7367.86 7367.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 760 0.000512 2048 215 1560 25600 2.89853 3.47162 113.22 109.8 229.461 229.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1140 6.4e-05 1024 120 840 284800 23.6706 14.6883 404.341 416.722 859.58 859.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 990 0.000256 1024 230 615 59200 5.83267 3.38125 59.7227 103.429 172.496 172.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 320 0.001024 512 77 495 4096 1.04032 0.436224 2.42509 12.7006 16.7484 16.8632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 940 0.000256 2048 205 1335 60416 9.36579 7.07379 218.184 209.594 444.333 444.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 380 0.000128 2048 50 1845 108544 24.5891 14.3421 593.324 418.294 1050.69 1050.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 570 3.2e-05 512 115 1155 327680 51.4661 12.8123 291.796 395.927 752.286 752.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 320 0.001024 512 77 500 5632 1.04038 0.450752 2.28483 13.238 17.1593 17.2743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 940 0.000256 2048 205 1340 61056 9.37542 7.05184 192.716 209.636 418.889 418.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 380 0.000128 2048 50 1840 109568 24.6035 14.3731 451.753 418.98 909.847 909.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 570 3.2e-05 512 115 1160 417792 46.1475 13.3281 281.886 417.598 759.23 759.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 320 0.000256 512 95 240 8192 8.07024 1.70301 2.29984 87.3494 99.6306 99.7951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1140 0.000512 4096 235 1960 32832 6.62118 219.017 209.61 435.292 435.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1310 6.4e-05 4096 460 3660 236800 95.1888 55.594 3879.21 1675.25 5705.39 5705.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 760 0.000512 2048 215 1560 25792 2.89382 3.47693 78.5725 107.015 192.033 192.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1140 6.4e-05 1024 120 840 285696 23.7502 13.4932 281.267 418.95 737.62 737.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 990 0.000256 1024 230 620 60672 5.90074 3.41667 71.5179 104.886 185.859 185.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 320 0.001024 512 77 500 5440 1.03693 0.448416 2.48621 13.0786 17.195 17.3076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 940 0.000256 2048 205 1340 61120 9.40509 7.06259 188.328 209.852 414.757 414.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 380 0.000128 2048 50 1840 109440 24.702 14.392 507.241 419.391 965.862 965.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 570 3.2e-05 512 115 1160 419840 46.2919 13.3937 320.276 419.427 799.669 799.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 320 0.000256 512 95 240 7680 8.00333 1.688 2.53731 87.7887 100.23 100.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1140 0.000512 4096 235 1960 32840 6.62938 245.789 209.864 462.326 462.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1310 6.4e-05 4096 460 3660 236800 95.646 55.7134 4362.56 1676.99 6191.06 6191.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 760 0.000512 2048 215 1560 25760 2.90202 3.47517 88.8475 108.931 204.229 204.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1140 6.4e-05 1024 120 840 285440 23.8788 13.5304 316.226 419.624 773.421 773.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 990 0.000256 1024 230 620 60800 5.90365 3.42816 47.6249 104.996 162.081 162.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 320 0.001024 512 77 500 5376 1.03347 0.448512 2.35773 13.0861 17.0713 17.1807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 940 0.000256 2048 205 1340 60864 9.36141 7.03411 174.383 209.526 400.417 400.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 380 0.000128 2048 50 1840 109056 24.6292 14.4633 471.635 418.715 929.576 929.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 570 3.2e-05 512 115 1160 405504 46.2662 13.1388 287.493 412.492 759.665 759.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 320 0.000256 512 95 240 6144 8.1193 1.68755 1.3888 85.8357 97.2351 97.3913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1140 0.000512 4096 235 1960 32832 6.64013 229.263 209.869 445.82 445.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1310 6.4e-05 4096 460 3660 236544 95.3344 55.679 4054.3 1676.17 5881.63 5881.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 760 0.000512 2048 215 1560 25824 2.89178 3.46966 82.4983 108.995 197.931 198.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1140 6.4e-05 1024 120 840 284928 23.7944 13.5083 293.904 418.657 750.024 750.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 990 0.000256 1024 230 620 60672 5.86851 3.42016 44.0782 104.839 158.335 158.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 320 0.001024 512 77 500 5376 1.04474 0.450304 2.38941 13.1248 17.1523 17.2632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 940 0.000256 2048 205 1340 60928 9.38227 7.03795 178.086 209.349 403.967 404.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 380 0.000128 2048 50 1840 109312 24.7163 14.4126 480.127 418.35 937.738 937.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 570 3.2e-05 512 115 1160 401408 47.1887 13.1998 290.017 413.485 764.162 764.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 320 0.000256 512 95 240 3584 8.15856 1.65274 0.961696 85.9481 96.9332 97.0895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1140 0.000512 4096 235 1960 32816 6.62938 232.819 209.635 449.141 449.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1310 6.4e-05 4096 460 3660 236544 95.643 55.7056 4112.85 1675.47 5939.81 5939.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 760 0.000512 2048 215 1560 25760 2.90403 3.4761 84.2284 108.93 199.613 199.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1140 6.4e-05 1024 120 840 284928 23.8654 13.9505 298.556 421.976 758.514 758.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 990 0.000256 1024 230 620 60480 5.90179 3.42016 45.3747 104.748 159.574 159.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 320 0.001024 512 77 500 5632 1.04704 0.455264 2.53078 13.2601 17.4381 17.5479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 940 0.000256 2048 205 1340 60672 9.32861 7.01795 179.415 209.084 404.949 405.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 380 0.000128 2048 50 1840 109568 24.6113 14.4716 485.175 419.156 943.553 943.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 570 3.2e-05 512 115 1160 409600 47.1653 13.3263 286.628 417.797 765.182 765.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 320 0.000256 512 95 240 8192 8.08064 1.7023 1.6257 87.1822 98.8019 98.9611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1140 0.000512 4096 235 1960 32768 6.6135 231.717 209.46 447.851 447.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1310 6.4e-05 4096 460 3660 236544 95.2703 55.595 4131.51 1675.77 5958.29 5958.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 760 0.000512 2048 215 1560 25728 2.88614 3.46765 85.0623 108.247 199.737 199.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1140 6.4e-05 1024 120 840 285696 23.7552 13.4966 302.956 419.143 759.506 759.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 990 0.000256 1024 230 620 60416 5.86006 3.40435 45.4909 104.621 159.505 159.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 320 0.001024 512 77 500 5184 1.0376 0.446464 2.81792 12.9617 17.409 17.5165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 940 0.000256 2048 205 1340 61056 9.38803 7.09139 221.658 209.633 447.879 447.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 380 0.000128 2048 50 1840 109440 24.6709 14.3606 597.251 418.86 1055.28 1055.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 570 3.2e-05 512 115 1160 405504 45.4206 13.0508 364.002 408.017 830.766 830.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 320 0.000256 512 95 240 4608 7.90214 1.62083 1.31082 82.9428 93.9866 94.1404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1140 0.000512 4096 235 1960 32760 6.61555 288.198 209.375 504.255 504.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1310 6.4e-05 4096 460 3660 236736 95.5009 55.7062 5093.07 1674.57 6918.98 6919.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 760 0.000512 2048 215 1560 25632 2.88733 3.46522 104.267 107.532 218.223 218.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1140 6.4e-05 1024 120 840 285696 23.7994 13.5293 371.813 418.774 828.074 828.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 990 0.000256 1024 230 620 60480 5.86746 3.41197 56.4625 104.503 170.372 170.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 320 0.001024 512 77 500 4608 1.01722 0.43616 1.98227 12.6294 16.2032 16.3176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 940 0.000256 2048 205 1340 60480 9.35392 7.12499 153.364 209.088 379.036 379.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 380 0.000128 2048 50 1840 108288 24.5679 14.5004 411.878 417.582 868.656 868.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 570 3.2e-05 512 115 1160 368640 46.7164 12.829 231.437 395.738 686.986 687.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 20 320 0.000256 512 95 240 0 1.62291 0.005792 80.872 82.5806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1140 0.000512 4096 235 1960 32688 8.23622 200.395 290.21 498.965 416.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1310 6.4e-05 4096 460 3660 236160 95.2673 55.6585 3530.44 1675.25 5356.75 5356.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 760 0.000512 2048 215 1560 25632 2.8897 3.47373 72.8391 106.764 186.039 186.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1140 6.4e-05 1024 120 840 283392 23.7733 13.5125 257.738 417.398 712.577 712.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 990 0.000256 1024 230 620 59904 5.81664 3.38573 39.2299 103.845 152.41 152.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 320 0.001024 512 77 500 5120 1.04349 0.449792 2.79651 13.1082 17.5434 17.6577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 940 0.000256 2048 205 1340 60800 9.32032 7.03699 211.368 209.12 436.954 437.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 380 0.000128 2048 50 1840 109440 24.6117 14.4282 573.924 419.541 1032.64 1032.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 570 3.2e-05 512 115 1160 409600 45.8056 13.1441 353.099 412.638 824.965 825.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 320 0.000256 512 95 240 5120 8.19306 1.68755 1.38992 85.6888 97.1689 97.3278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1140 0.000512 4096 235 1960 32800 6.64515 277.51 209.853 494.055 494.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1310 6.4e-05 4096 460 3660 236800 95.2467 55.6745 4933.77 1677.88 6762.71 6762.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 760 0.000512 2048 215 1560 25600 2.88003 3.46608 100.435 109.217 216.074 216.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1140 6.4e-05 1024 120 840 285440 23.7803 13.5168 359.075 419.462 815.998 816.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 990 0.000256 1024 230 620 60160 5.84074 3.39152 54.0152 104.2 167.576 167.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 320 0.001024 512 77 500 5120 1.04579 0.45232 2.14102 13.1645 16.9459 17.0581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 940 0.000256 2048 205 1340 60160 9.29782 6.98144 146.919 208.45 371.758 371.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 380 0.000128 2048 50 1840 107520 24.5059 14.3062 395.812 416.265 851.023 851.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 570 3.2e-05 512 115 1160 409600 45.7274 13.1277 249.266 416.242 724.633 724.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 20 320 0.000256 512 95 240 0 1.58288 0.006048 82.087 83.7582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1140 0.000512 4096 235 1960 32640 8.19792 193.754 291.43 493.505 409.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1310 6.4e-05 4096 460 3660 236800 95.0427 55.5914 3442.59 1677.89 5271.25 5271.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 760 0.000512 2048 215 1560 25280 2.87421 3.45811 69.5231 106.511 182.438 182.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1140 6.4e-05 1024 120 840 284160 23.8546 13.5185 250.709 426.97 715.21 715.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 990 0.000256 1024 230 620 58880 5.81405 3.36669 37.4913 103.443 150.244 150.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 320 0.001024 512 77 500 5376 1.03638 0.448064 2.7703 13.1065 17.5034 17.6158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 940 0.000256 2048 205 1340 60672 9.33526 7.02874 197.358 209.477 423.308 423.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 380 0.000128 2048 50 1840 109056 24.5463 14.3472 535.639 418.497 993.16 993.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 570 3.2e-05 512 115 1160 393216 47.6978 13.1325 318.102 412.262 791.473 791.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 20 320 0.000256 512 95 240 0 1.62314 0.006144 83.3679 85.0751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1140 0.000512 4096 235 1960 32736 8.24003 260.049 292.701 561.112 476.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1310 6.4e-05 4096 460 3660 235776 95.1548 55.5931 4618.19 1673.59 6442.67 6442.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 760 0.000512 2048 215 1560 25536 2.87331 3.45728 93.2682 106.253 205.924 205.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1140 6.4e-05 1024 120 840 284160 23.7891 13.5108 334.208 418.438 790.108 790.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 990 0.000256 1024 230 620 59904 5.8503 3.40368 50.3813 104.392 164.158 164.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 320 0.001024 512 77 500 4608 1.02531 0.434624 1.80538 12.6558 16.063 16.1792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 940 0.000256 2048 205 1340 59904 9.33206 6.99856 140.22 208.666 365.323 365.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 380 0.000128 2048 50 1840 107520 24.5576 14.3217 379.24 416.603 834.852 834.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 570 3.2e-05 512 115 1160 344064 49.5702 12.8184 199.877 395.697 658.229 658.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 20 320 0.000256 512 95 240 0 1.62474 0.004096 79.8389 81.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1140 0.000512 4096 235 1960 32640 8.23978 186.328 289.133 483.831 402.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1310 6.4e-05 4096 460 3660 235008 95.3662 55.6015 3271.85 1673.16 5096.12 5096.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 760 0.000512 2048 215 1560 25344 2.88368 3.46688 66.9557 106.428 179.807 179.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1140 6.4e-05 1024 120 840 282624 23.714 13.4734 238.615 416.373 692.332 692.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 990 0.000256 1024 230 620 58368 5.85293 3.37107 35.3502 103.377 148.079 148.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 320 0.001024 512 77 500 4800 1.05926 0.45104 2.55856 13.1115 17.3219 17.4329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 940 0.000256 2048 205 1340 60800 9.41261 7.05338 207.808 209.639 434.021 434.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 380 0.000128 2048 50 1840 108800 24.7187 14.4696 559.433 418.807 1017.57 1017.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 570 3.2e-05 512 115 1160 409600 45.847 13.1678 345.583 412.309 817.179 817.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 320 0.000256 512 95 240 6400 8.1177 1.6896 1.65024 84.6103 96.2811 96.4424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1140 0.000512 4096 235 1960 32700 6.63101 271.312 209.253 487.24 487.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1310 6.4e-05 4096 460 3660 236000 95.7053 55.7726 4802.55 1674.21 6628.38 6628.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 760 0.000512 2048 215 1560 25600 2.89178 3.46518 98.3096 107.541 212.278 212.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1140 6.4e-05 1024 120 840 284800 23.8988 13.5353 350.502 418.767 806.864 806.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 990 0.000256 1024 230 620 60000 5.89075 3.41562 52.9224 104.352 166.709 166.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 320 0.001024 512 77 500 4800 1.0648 0.450976 1.95085 13.1778 16.7856 16.9018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 940 0.000256 2048 205 1340 60000 9.3777 7.0185 145.193 208.843 370.539 370.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 380 0.000128 2048 50 1840 107200 24.7046 14.3493 389.672 416.942 845.797 845.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 570 3.2e-05 512 115 1160 409600 45.8749 13.1625 245.718 412.567 717.6 717.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 20 320 0.000256 512 95 240 0 1.69222 0.005408 86.6529 88.4315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1140 0.000512 4096 235 1960 32600 8.30304 191.084 295.852 495.365 406.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1310 6.4e-05 4096 460 3660 235200 95.7183 55.7019 3364.33 1674.79 5190.68 5190.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 760 0.000512 2048 215 1560 25600 2.89587 3.47341 69.5072 106.651 182.597 182.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1140 6.4e-05 1024 120 840 281600 23.948 13.5089 244.635 416.69 698.945 699.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 990 0.000256 1024 230 620 59200 5.83379 3.37715 37.0889 103.422 149.85 149.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 320 0.001024 512 77 500 4480 1.03984 0.439712 2.86864 12.8603 17.3523 17.4612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 940 0.000256 2048 205 1340 60928 9.34166 7.04442 266.708 209.523 492.723 492.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 380 0.000128 2048 50 1840 109312 24.5677 14.3541 718.839 418.538 1176.43 1176.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 570 3.2e-05 512 115 1160 372736 48.261 13.0391 402.724 404.017 868.306 868.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 20 320 0.000256 512 95 240 0 1.57901 0.004096 80.8655 82.5314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1140 0.000512 4096 235 1960 32704 8.192 346.745 290.175 645.238 562.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1310 6.4e-05 4096 460 3660 235648 95.3201 55.6544 6088.76 1673.07 7912.93 7913.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 760 0.000512 2048 215 1560 25536 2.87517 3.45866 124.964 104.355 235.72 235.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1140 6.4e-05 1024 120 840 284928 23.7634 13.5572 445.575 418.403 901.453 901.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 990 0.000256 1024 230 620 60032 5.89523 3.41302 67.2892 104.834 181.56 181.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 320 0.001024 512 77 500 3584 1.01517 0.424448 1.77917 12.3323 15.6972 15.8106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 940 0.000256 2048 205 1340 60032 9.25434 6.95677 170.053 207.369 393.742 393.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 380 0.000128 2048 50 1840 109312 24.5434 14.332 467.877 418.746 925.631 925.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 570 3.2e-05 512 115 1160 344064 46.9168 12.622 245.322 384.725 689.861 690.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 20 320 0.000256 512 95 240 0 1.58333 0.006144 77.8642 79.5328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1140 0.000512 4096 235 1960 32480 8.16938 225.476 286.468 520.237 440.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1310 6.4e-05 4096 460 3660 234752 95.206 55.5991 4007.75 1673.88 5832.57 5832.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 760 0.000512 2048 215 1560 25088 2.86387 3.44474 80.7836 107.934 195.099 195.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1140 6.4e-05 1024 120 840 283136 23.8876 13.5244 291.734 418.457 747.762 747.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 990 0.000256 1024 230 620 59136 5.84262 3.37901 43.8667 103.755 156.976 157.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 320 0.001024 512 77 500 4800 1.05792 0.448512 3.01344 13.1209 17.783 17.8913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 940 0.000256 2048 205 1340 60480 9.36624 7.0424 253.234 208.984 478.736 478.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 380 0.000128 2048 50 1840 108480 24.6368 14.4017 681.86 417.428 1138.46 1138.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 570 3.2e-05 512 115 1160 399360 47.0863 13.163 415.086 412.161 887.765 887.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 320 0.000256 512 95 240 7680 8.01549 1.6896 2.25408 85.672 97.838 97.9981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1140 0.000512 4096 235 1960 32760 6.64349 333.969 209.607 550.262 550.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1310 6.4e-05 4096 460 3660 236160 95.5107 55.7138 5882.49 1673.72 7707.58 7707.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 760 0.000512 2048 215 1560 25680 2.89587 3.47341 120.232 107.616 234.294 234.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1140 6.4e-05 1024 120 840 284160 23.7998 13.5251 427.274 417.363 882.126 882.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 990 0.000256 1024 230 620 60480 5.87821 3.41558 65.0017 104.56 178.989 179.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 320 0.001024 512 77 500 3840 1.08368 0.45056 1.86659 13.2065 16.7483 16.8588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 940 0.000256 2048 205 1340 60480 9.36189 7.05344 172.094 209.382 398 398.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 380 0.000128 2048 50 1840 107520 24.6624 14.385 459.377 417.917 916.478 916.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 570 3.2e-05 512 115 1160 368640 50.4782 13.1476 258.469 412.35 734.713 734.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 20 320 0.000256 512 95 240 0 1.69184 0.004896 85.5124 87.2886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1140 0.000512 4096 235 1960 32640 8.31302 225.615 295.143 529.194 441.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1310 6.4e-05 4096 460 3660 234240 95.3321 55.5801 3945.32 1670.45 5766.82 5766.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 760 0.000512 2048 215 1560 24960 2.85491 3.42029 79.813 105.221 191.384 191.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1140 6.4e-05 1024 120 840 284160 23.7265 13.5151 289.112 417.61 744.122 744.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 990 0.000256 1024 230 620 59520 5.8041 3.37558 43.8135 103.476 156.604 156.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 320 0.001024 512 77 500 4096 1.03018 0.434176 2.61411 12.6271 16.849 16.9575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 940 0.000256 2048 205 1340 60416 9.35226 7.03203 244.825 209.37 470.685 470.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 380 0.000128 2048 50 1840 108544 24.5832 14.3325 661.723 418.194 1118.97 1119.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 570 3.2e-05 512 115 1160 393216 48.9652 13.3284 396.86 418.041 877.466 877.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 20 320 0.000256 512 95 240 0 1.62202 0.006144 84.2635 85.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1140 0.000512 4096 235 1960 32640 8.2223 322.505 293.403 624.258 538.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1310 6.4e-05 4096 460 3660 236544 95.2248 55.5971 5741.11 1677.07 7569.15 7569.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 760 0.000512 2048 215 1560 25600 2.89165 3.48493 116.742 105.846 229.035 229.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1140 6.4e-05 1024 120 840 284672 23.713 13.6643 415.216 418.088 870.844 870.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 990 0.000256 1024 230 620 60416 5.86848 3.40787 63.216 104.765 177.387 177.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 320 0.001024 512 77 500 4096 1.03709 0.43648 1.98227 12.7125 16.3142 16.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 940 0.000256 2048 205 1340 60416 9.38211 7.04922 166.125 209.753 392.421 392.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 380 0.000128 2048 50 1840 108544 24.5798 14.3303 446.66 418.623 904.326 904.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 570 3.2e-05 512 115 1160 327680 51.4605 12.8166 221.671 396.185 682.406 682.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 320 0.001024 512 77 500 4608 1.02077 0.435712 2.596 12.6684 16.8616 16.9723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 940 0.000256 2048 205 1340 59904 9.33114 7.00307 212.003 208.905 437.352 437.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 380 0.000128 2048 50 1840 107520 24.5707 14.413 573.339 417.088 1029.54 1029.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 570 3.2e-05 512 115 1160 344064 49.5803 12.8123 300.087 396.202 758.954 759.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 20 320 0.000256 512 95 240 0 1.62822 0.00432 81.0519 82.7667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1140 0.000512 4096 235 1960 32640 8.2464 282.874 290.677 581.926 499.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1310 6.4e-05 4096 460 3660 235008 95.3736 55.5964 4991.56 1675.08 6817.76 6817.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 760 0.000512 2048 215 1560 25344 2.87808 3.47213 100.954 109.713 217.091 217.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1140 6.4e-05 1024 120 840 282624 23.7148 13.4639 359.248 419.696 816.289 816.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 990 0.000256 1024 230 620 58368 5.8521 3.3745 53.0534 103.499 165.911 166.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 320 0.001024 512 77 500 3072 1.07293 0.440064 1.5873 12.7991 16.0412 16.1588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 940 0.000256 2048 205 1340 58368 9.29824 7.0615 146.582 207.335 370.387 370.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 380 0.000128 2048 50 1840 104448 24.565 14.2608 392.161 413.44 844.559 844.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 570 3.2e-05 512 115 1160 294912 55.03 12.8164 182.305 396.239 646.668 646.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 48 20 320 0.000256 512 95 240 0 1.62816 0.005952 81.0699 82.7881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1140 0.000512 4096 235 1960 32256 8.17939 195.467 289.554 493.33 410.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1310 6.4e-05 4096 460 3660 233472 95.2027 55.4311 3449.6 1667.67 5268.04 5268.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 760 0.000512 2048 215 1560 24576 2.8711 3.44678 69.1537 105.41 180.955 181.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1140 6.4e-05 1024 120 840 276480 23.8486 13.3475 248.29 412.938 698.583 698.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 990 0.000256 1024 230 620 58368 5.87565 3.37584 38.0288 103.737 151.153 151.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 320 0.001024 512 77 500 4800 1.06506 0.451808 2.83242 13.1851 17.6784 17.7911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 940 0.000256 2048 205 1340 60000 9.372 7.02259 220.871 208.989 446.365 446.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 380 0.000128 2048 50 1840 107200 24.705 14.3523 592.626 417.235 1049.05 1049.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 570 3.2e-05 512 115 1160 409600 45.8637 13.1592 374.968 417.176 851.446 851.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 20 320 0.000256 512 95 240 0 1.68774 0.004096 85.627 87.4018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1140 0.000512 4096 235 1960 32600 8.30618 292.159 295.034 595.625 508.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1310 6.4e-05 4096 460 3660 235200 95.7163 55.6924 5106.61 1675.97 6934.13 6934.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 760 0.000512 2048 215 1560 25600 2.89392 3.47341 105.372 105.667 217.48 217.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1140 6.4e-05 1024 120 840 281600 23.9276 13.5123 370.656 416.978 825.235 825.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 990 0.000256 1024 230 620 59200 5.82272 3.38125 56.132 103.492 168.957 169.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 50 20 320 0.001024 512 77 500 0 0.38736 0.016576 11.1349 11.6283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 940 0.000256 2048 205 1340 59200 9.27542 7.34819 154.155 218.514 389.485 377.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 380 0.000128 2048 50 1840 105600 24.4888 14.289 415.681 413.473 868.062 868.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 570 3.2e-05 512 115 1160 409600 45.799 13.1523 269.638 412.732 741.593 741.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 50 20 320 0.000256 512 95 240 0 1.6897 0.004512 85.6977 87.4721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1140 0.000512 4096 235 1960 32400 8.30915 208.143 295.041 511.618 424.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1310 6.4e-05 4096 460 3660 233600 95.3805 55.5112 3653.55 1668.44 5473.03 5473.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 760 0.000512 2048 215 1560 24800 2.87437 3.45088 72.2165 106.623 185.239 185.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1140 6.4e-05 1024 120 840 275200 23.9956 13.3389 259.18 420.876 717.549 717.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 990 0.000256 1024 230 620 57600 5.90502 3.38125 38.7533 103.76 151.929 152.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 320 0.001024 512 77 504 5632 1.04077 0.452608 2.34016 13.2373 17.2137 17.3258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 940 0.000256 2048 205 1344 61184 9.34848 7.07322 190.6 209.609 416.744 416.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 380 0.000128 2048 50 1848 108544 24.6298 14.3467 444.459 418.927 902.497 902.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 570 3.2e-05 512 115 1152 409600 47.1685 13.3243 271.416 417.545 749.732 749.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 320 0.000256 512 95 240 4096 8.37494 1.70595 1.21626 77.1806 88.6867 88.8446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1140 0.000512 4096 235 1968 32800 6.61066 217.139 209.495 433.289 433.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1310 6.4e-05 4096 460 3648 236288 95.2487 55.5929 3821.39 1675.04 5647.42 5647.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 760 0.000512 2048 215 1560 25792 2.8921 3.47955 77.6492 107.094 191.189 191.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1140 6.4e-05 1024 120 840 286208 23.7083 13.6056 277.524 418.99 733.993 734.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 990 0.000256 1024 230 624 60416 5.90326 3.41824 70.1016 104.878 184.43 184.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 320 0.001024 512 77 504 5440 1.03552 0.448608 2.36982 13.0691 17.066 17.1752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 940 0.000256 2048 205 1344 61120 9.40237 7.0793 175.288 209.668 401.542 401.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 380 0.000128 2048 50 1848 108480 24.7681 14.3785 471.402 419.025 929.701 929.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 570 3.2e-05 512 115 1152 409600 47.4867 13.3816 286.576 419.058 766.772 766.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 320 0.000256 512 95 240 2560 8.38582 1.68768 0.913248 86.3906 97.5861 97.7431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1140 0.000512 4096 235 1968 32800 6.61904 229.239 209.592 445.493 445.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1310 6.4e-05 4096 460 3648 236480 95.6879 55.708 4026.43 1675.4 5853.36 5853.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 760 0.000512 2048 215 1560 25760 2.89997 3.47462 82.2413 108.972 197.66 197.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1140 6.4e-05 1024 120 840 286080 23.8027 13.524 293.946 418.98 750.409 750.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 990 0.000256 1024 230 624 60480 5.90368 3.42835 44.1043 104.907 158.467 158.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 320 0.001024 512 77 504 5376 1.03293 0.450144 2.35536 13.0756 17.0601 17.1687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 940 0.000256 2048 205 1344 61056 9.35117 7.03206 173.555 209.354 399.398 399.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 380 0.000128 2048 50 1848 108288 24.6719 14.4367 464.97 418.37 922.581 922.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 570 3.2e-05 512 115 1152 393216 47.7648 13.136 273.486 412.214 746.879 747.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 320 0.000256 512 95 240 3072 8.3496 1.68688 0.909056 86.5333 97.686 97.8446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1140 0.000512 4096 235 1968 32784 6.63142 226.542 209.495 442.71 442.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1310 6.4e-05 4096 460 3648 236160 95.3519 55.6629 3962.09 1674.79 5788.03 5788.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 760 0.000512 2048 215 1560 25824 2.89382 3.47341 81.7414 110.915 199.095 199.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1140 6.4e-05 1024 120 840 285696 23.7181 13.5107 289.959 418.397 745.747 745.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 990 0.000256 1024 230 624 60288 5.87286 3.41437 43.7039 104.746 157.863 157.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 320 0.001024 512 77 504 5376 1.03786 0.45024 1.72611 13.1171 16.4736 16.5912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 940 0.000256 2048 205 1344 61056 9.33069 7.05674 111.145 209.633 337.271 337.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 380 0.000128 2048 50 1848 108288 24.592 14.506 299.013 418.802 757.04 757.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 570 3.2e-05 512 115 1152 393216 47.6708 13.1297 177.447 412.488 651.012 651.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 4 12 24 320 0.000256 512 95 240 0 1.61971 0.012288 83.1163 84.8317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1140 0.000512 4096 235 1968 32736 8.23302 145.525 292.742 446.628 361.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1310 6.4e-05 4096 460 3648 235776 95.1975 55.5909 2553.02 1674.2 4378.15 4378.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 760 0.000512 2048 215 1560 25536 2.88192 3.45315 52.2853 108.79 167.481 167.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1140 6.4e-05 1024 120 840 285696 23.6664 13.5071 187.529 418.761 643.62 643.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 990 0.000256 1024 230 624 59904 5.84496 3.40403 28.3188 104.46 142.159 142.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 320 0.001024 512 77 504 5376 1.0448 0.448672 2.61773 13.1341 17.3865 17.4977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 940 0.000256 2048 205 1344 60928 9.37683 7.04102 198.822 209.548 424.891 424.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 380 0.000128 2048 50 1848 107968 24.7444 14.3667 536.175 418.741 994.156 994.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 570 3.2e-05 512 115 1152 401408 47.1119 13.1954 323.307 413.938 797.822 798.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 24 320 0.000256 512 95 240 0 1.65306 0.005632 84.79 86.5283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1140 0.000512 4096 235 1968 32760 8.26317 261.618 294.432 564.436 477.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1310 6.4e-05 4096 460 3648 236096 95.6037 55.7036 4591.31 1676.57 6419.32 6419.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 760 0.000512 2048 215 1560 25760 2.90202 3.4761 94.5693 107.922 208.942 209.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1140 6.4e-05 1024 120 840 285824 23.7503 13.6745 333.586 418.748 789.918 790.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 990 0.000256 1024 230 624 60032 5.904 3.42109 50.5426 104.843 164.837 164.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 320 0.001024 512 77 504 4480 1.04051 0.439904 1.66246 12.8604 16.1448 16.2551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 940 0.000256 2048 205 1344 60928 9.35418 7.0344 126.498 209.519 352.513 352.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 380 0.000128 2048 50 1848 107520 24.7063 14.3463 337.062 418.53 794.77 794.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 570 3.2e-05 512 115 1152 372736 48.2606 13.0452 190.154 403.943 655.669 655.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 320 0.001024 512 77 504 5632 1.04957 0.452608 2.70954 13.2601 17.6152 17.7221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 940 0.000256 2048 205 1344 60928 9.31114 7.01251 192.851 209.055 418.342 418.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 380 0.000128 2048 50 1848 108544 24.6416 14.4383 518.564 419.111 976.888 976.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 570 3.2e-05 512 115 1152 409600 47.0978 13.3294 303.915 417.74 782.355 782.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 320 0.000256 512 95 240 4096 8.38688 1.69984 1.07859 86.7512 98.1188 98.2732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1140 0.000512 4096 235 1968 32768 6.61334 249.305 209.577 465.559 465.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1310 6.4e-05 4096 460 3648 236032 95.224 55.5991 4396.46 1675.6 6223.02 6223.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 760 0.000512 2048 215 1560 25728 2.88358 3.47091 91.0214 106.762 204.21 204.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1140 6.4e-05 1024 120 840 285696 23.7517 13.4963 324.491 419.119 781.015 781.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 990 0.000256 1024 230 624 59904 5.88106 3.40755 48.8304 104.599 162.847 162.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 320 0.001024 512 77 504 4096 1.03296 0.436224 1.43683 12.6205 15.668 15.7781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 940 0.000256 2048 205 1344 60928 9.33382 7.0231 128.525 209.223 354.212 354.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 380 0.000128 2048 50 1848 107520 24.6354 14.3395 340.453 418.084 797.64 797.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 570 3.2e-05 512 115 1152 393216 48.9478 13.3315 191.098 417.76 671.401 671.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 24 320 0.000256 512 95 240 0 1.6199 0.004096 84.0124 85.7117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1140 0.000512 4096 235 1968 32640 8.22125 163.95 293.207 465.499 379.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1310 6.4e-05 4096 460 3648 235520 95.4108 55.5807 2877.52 1676.15 4704.79 4704.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 760 0.000512 2048 215 1560 25600 2.8903 3.48365 60.3364 105.774 172.554 172.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1140 6.4e-05 1024 120 840 284672 23.6912 13.511 215.603 417.741 670.701 670.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 990 0.000256 1024 230 624 59392 5.91549 3.41197 32.9102 104.68 147.051 147.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 320 0.001024 512 77 504 5184 1.0353 0.44496 2.86496 12.9648 17.4544 17.5657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 940 0.000256 2048 205 1344 61056 9.38845 7.05741 212.286 209.677 438.518 438.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 380 0.000128 2048 50 1848 108288 24.7323 14.3645 568.845 418.951 1027.03 1027.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 570 3.2e-05 512 115 1152 387072 47.6277 13.0585 329.511 408.095 798.565 798.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 24 320 0.000256 512 95 240 0 1.62544 0.00464 67.7806 69.4917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1140 0.000512 4096 235 1968 32760 8.23843 277.193 277.336 562.894 493.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1310 6.4e-05 4096 460 3648 236160 95.5523 55.6954 4862.34 1674.93 6688.66 6688.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 760 0.000512 2048 215 1560 25632 2.89517 3.46522 99.7594 107.569 213.758 213.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1140 6.4e-05 1024 120 840 285696 23.8043 13.5455 355.503 418.93 811.942 812.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 990 0.000256 1024 230 624 59904 5.89606 3.41402 53.6206 104.522 167.583 167.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 320 0.001024 512 77 504 4608 1.01514 0.435968 1.84461 12.6295 16.066 16.1772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 940 0.000256 2048 205 1344 60480 9.33731 7.03875 147.517 209.054 373.055 373.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 380 0.000128 2048 50 1848 107136 24.678 14.351 395.091 417.514 851.769 851.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 570 3.2e-05 512 115 1152 368640 46.7592 12.8314 221.693 395.728 677.299 677.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 24 320 0.000256 512 95 240 0 1.62029 0.004512 80.6637 82.3686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1140 0.000512 4096 235 1968 32688 8.23187 195.367 290.156 493.88 411.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1310 6.4e-05 4096 460 3648 236160 95.2819 55.6804 3409.18 1674.94 5235.22 5235.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 760 0.000512 2048 215 1560 25632 2.89178 3.47219 70.3387 106.749 183.526 183.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1140 6.4e-05 1024 120 840 283392 23.7994 13.5082 248.558 417.411 703.435 703.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 990 0.000256 1024 230 624 58752 5.87126 3.38397 37.1342 103.828 150.35 150.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 320 0.001024 512 77 504 5120 1.04371 0.44672 2.61226 13.1087 17.3518 17.4672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 940 0.000256 2048 205 1344 60800 9.31117 7.01565 200.037 209.115 425.584 425.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 380 0.000128 2048 50 1848 108160 24.6876 14.3626 538.207 419.534 996.919 997.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 570 3.2e-05 512 115 1152 389120 48.2424 13.1379 314.35 412.629 788.625 788.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 24 320 0.000256 512 95 240 0 1.6873 0.004096 85.105 86.8773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1140 0.000512 4096 235 1968 32720 8.29414 262.459 294.6 565.477 478.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1310 6.4e-05 4096 460 3648 236160 95.2776 55.6845 4632.01 1677.19 6460.29 6460.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 760 0.000512 2048 215 1560 25600 2.88595 3.46486 94.6071 107.756 208.788 208.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1140 6.4e-05 1024 120 840 285440 23.7862 13.5367 337.833 422.022 797.334 797.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 990 0.000256 1024 230 624 59520 5.85498 3.39155 50.5206 104.197 164.098 164.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 320 0.001024 512 77 504 5120 1.05091 0.449856 1.95971 13.1551 16.7567 16.8673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 940 0.000256 2048 205 1344 60160 9.29574 6.97754 142.626 208.452 367.458 367.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 380 0.000128 2048 50 1848 106240 24.6037 14.3095 381.325 416.264 836.636 836.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 570 3.2e-05 512 115 1152 368640 50.4345 13.1318 214.466 412.574 690.87 691.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 320 0.001024 512 77 504 5376 1.03763 0.450176 3.41629 13.1211 18.1691 18.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 940 0.000256 2048 205 1344 61056 9.32064 7.03171 259.802 209.681 485.945 486.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 380 0.000128 2048 50 1848 108288 24.5809 14.3691 694.722 418.903 1152.71 1152.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 570 3.2e-05 512 115 1152 393216 47.6628 13.1297 407.341 412.64 881.047 881.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 24 320 0.000256 512 95 240 0 1.62205 0.004096 83.2247 84.9311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1140 0.000512 4096 235 1968 32736 8.22992 337.071 292.952 638.376 553.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1310 6.4e-05 4096 460 3648 235776 95.1285 55.5913 5879.33 1674.77 7704.97 7705.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 760 0.000512 2048 215 1560 25536 2.876 3.45734 121.027 104.503 231.936 232.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1140 6.4e-05 1024 120 840 285696 23.6605 13.5073 432.359 418.839 888.528 888.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 990 0.000256 1024 230 624 59904 5.84509 3.4023 65.3487 104.396 179.125 179.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 320 0.001024 512 77 504 4608 1.02288 0.434848 2.15309 12.6705 16.4254 16.5393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 940 0.000256 2048 205 1344 60672 9.31021 6.99904 164.027 208.88 389.323 389.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 380 0.000128 2048 50 1848 107520 24.5671 14.3296 441.188 417.041 897.251 897.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 570 3.2e-05 512 115 1152 344064 49.5612 12.8126 232.468 396.107 691.213 691.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 24 320 0.000256 512 95 240 0 1.62291 0.006144 80.6009 82.3091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1140 0.000512 4096 235 1968 32640 8.2359 216.276 290.248 514.882 432.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1310 6.4e-05 4096 460 3648 235008 95.3725 55.5929 3808.86 1674.89 5634.85 5634.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 760 0.000512 2048 215 1560 25344 2.8816 3.45962 77.336 105.485 189.236 189.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1140 6.4e-05 1024 120 840 282624 23.6986 13.4835 277.046 416.862 731.247 731.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 990 0.000256 1024 230 624 58368 5.84794 3.37062 41.3767 103.481 154.211 154.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 320 0.001024 512 77 504 4800 1.06208 0.448512 3.02496 13.1221 17.7991 17.9058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 940 0.000256 2048 205 1344 60800 9.41037 7.06765 254.08 209.818 480.485 480.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 380 0.000128 2048 50 1848 108000 24.815 14.3777 680.224 419.157 1138.72 1138.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 570 3.2e-05 512 115 1152 384000 48.8425 13.1738 394.17 412.657 869.131 869.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 24 320 0.000256 512 95 240 0 1.68954 0.004896 85.2826 87.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1140 0.000512 4096 235 1968 32700 8.30458 332.26 294.836 635.526 548.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1310 6.4e-05 4096 460 3648 236000 95.7051 55.7635 5815.25 1675.61 7642.47 7642.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 760 0.000512 2048 215 1560 25600 2.88982 3.46317 119.15 107.473 233.052 233.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1140 6.4e-05 1024 120 840 284800 23.8699 13.5501 424.803 419.094 881.477 881.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 990 0.000256 1024 230 624 60000 5.89117 3.41229 64.4119 104.44 178.29 178.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 320 0.001024 512 77 504 4800 1.06461 0.451392 2.3096 13.1892 17.1572 17.2708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 940 0.000256 2048 205 1344 60000 9.37267 7.01901 170.362 208.969 395.83 395.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 380 0.000128 2048 50 1848 107200 24.7166 14.3765 459.365 417.196 915.778 915.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 570 3.2e-05 512 115 1152 358400 51.69 13.162 248.453 412.557 726.127 726.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 24 320 0.000256 512 95 240 0 1.68858 0.004096 85.1781 86.9507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1140 0.000512 4096 235 1968 32600 8.29856 224.696 294.631 527.749 440.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1310 6.4e-05 4096 460 3648 235200 95.7074 55.7036 3932.23 1675.98 5759.76 5759.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 760 0.000512 2048 215 1560 25600 2.89392 3.47149 81.1389 106.692 194.266 194.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1140 6.4e-05 1024 120 840 281600 23.9347 13.5056 284.87 416.936 739.397 739.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 990 0.000256 1024 230 624 59200 5.83597 3.37965 43.4714 103.479 156.294 156.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 320 0.001024 512 77 504 4480 1.0424 0.440416 2.9255 12.8632 17.4106 17.5215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 940 0.000256 2048 205 1344 60928 9.34822 7.06048 249.61 209.523 475.653 475.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 380 0.000128 2048 50 1848 107520 24.7247 14.3544 664.954 418.552 1122.72 1122.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 570 3.2e-05 512 115 1152 372736 48.2723 13.0422 373.759 404.022 839.372 839.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 320 0.001024 512 77 504 3584 1.01619 0.424032 1.64714 12.3355 15.559 15.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 940 0.000256 2048 205 1344 60032 9.26202 6.96099 162.832 207.414 386.573 386.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 380 0.000128 2048 50 1848 107520 24.6969 14.3452 440.38 418.832 898.384 898.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 570 3.2e-05 512 115 1152 344064 47.0511 12.6113 228.69 384.81 673.446 673.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 320 0.001024 512 77 504 4800 1.06266 0.45232 2.99626 13.1287 17.7772 17.8912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 940 0.000256 2048 205 1344 60480 9.36512 7.04717 240.165 209.033 465.719 465.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 380 0.000128 2048 50 1848 107520 24.7274 14.3626 643.623 417.532 1100.38 1100.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 570 3.2e-05 512 115 1152 399360 47.0832 13.1624 391.485 412.267 864.282 864.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 24 320 0.000256 512 95 240 0 1.68755 0.004544 85.0811 86.8524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1140 0.000512 4096 235 1968 32640 8.29504 314.083 294.169 616.672 529.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1310 6.4e-05 4096 460 3648 236160 95.553 55.7138 5511.69 1674.16 7337.26 7337.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 760 0.000512 2048 215 1560 25680 2.89373 3.47136 113.677 105.543 225.662 225.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1140 6.4e-05 1024 120 840 284160 23.7922 13.527 404.124 417.474 859.078 859.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 990 0.000256 1024 230 624 59520 5.9257 3.41402 60.7057 104.588 174.763 174.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 320 0.001024 512 77 504 3840 1.08307 0.450016 1.72758 13.1975 16.6027 16.7178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 940 0.000256 2048 205 1344 60480 9.37466 7.02835 156.085 209.357 381.95 382.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 380 0.000128 2048 50 1848 107520 24.6737 14.3483 416.661 417.862 873.674 873.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 570 3.2e-05 512 115 1152 368640 50.4971 13.1466 233.81 412.287 710.005 710.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 24 320 0.000256 512 95 240 0 1.6895 0.005792 86.2152 87.9907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1140 0.000512 4096 235 1968 32400 8.25498 201.505 294.669 504.553 416.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1310 6.4e-05 4096 460 3648 234240 95.3492 55.5909 3522.78 1669.65 5343.5 5343.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 760 0.000512 2048 215 1560 24960 2.85683 3.41811 71.7949 105.205 183.349 183.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1140 6.4e-05 1024 120 840 284160 23.7437 13.6765 260.963 417.539 716.079 716.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 990 0.000256 1024 230 624 57600 5.89616 3.37571 38.3732 103.459 151.233 151.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 320 0.001024 512 77 504 4096 1.02995 0.433632 2.31907 12.6252 16.5499 16.6604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 940 0.000256 2048 205 1344 60928 9.31978 7.01914 231.676 209.416 457.542 457.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 380 0.000128 2048 50 1848 107520 24.6395 14.3729 616.685 418.449 1074.28 1074.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 570 3.2e-05 512 115 1152 393216 48.9739 13.3304 366.237 418.16 846.987 847.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 24 320 0.000256 512 95 240 0 1.62406 0.005984 84.0048 85.7147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1140 0.000512 4096 235 1968 32640 8.2305 300.61 293.331 602.295 516.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1310 6.4e-05 4096 460 3648 235520 95.3789 55.6094 5259.68 1677.71 7088.53 7088.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 760 0.000512 2048 215 1560 25600 2.89082 3.47955 108.836 106.912 222.191 222.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1140 6.4e-05 1024 120 840 284672 23.7074 14.6541 386.632 418.12 843.276 843.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 990 0.000256 1024 230 624 59392 5.91091 3.41152 58.146 104.779 172.382 172.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 320 0.001024 512 77 504 4096 1.04243 0.436128 1.80845 12.7123 16.1417 16.2477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 940 0.000256 2048 205 1344 60416 9.37834 7.03741 154.322 209.74 380.584 380.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 380 0.000128 2048 50 1848 106496 24.7674 14.3571 411.504 418.587 869.348 869.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 570 3.2e-05 512 115 1152 327680 51.47 12.8132 207.49 396.152 668.198 668.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 320 0.001024 512 77 500 5120 1.05677 0.451136 2.39184 13.2476 17.2888 17.4017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 940 0.000256 2048 205 1325 61184 9.3465 7.13795 185.378 209.802 411.785 411.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 380 0.000128 2048 50 1850 108800 24.5958 14.3872 504.375 419.307 962.809 962.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 570 3.2e-05 512 115 1175 417792 46.1066 13.3238 319.363 418.012 797.08 797.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 320 0.000256 512 95 225 2048 8.52237 1.70339 0.764672 87.9112 99.1149 99.2723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1140 0.000512 4096 235 1975 32800 6.62346 246.337 209.818 462.823 462.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1310 6.4e-05 4096 460 3650 236288 95.2054 55.5766 4311.36 1676.57 6138.86 6138.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 760 0.000512 2048 215 1575 25792 2.88358 3.47603 88.2977 107.801 202.533 202.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1140 6.4e-05 1024 120 850 285696 23.7416 13.4984 319.122 419.276 775.801 775.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 990 0.000256 1024 230 625 59904 5.92797 3.41962 79.2117 104.97 193.656 193.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 320 0.001024 512 77 500 4800 1.05789 0.450496 2.0809 13.0827 16.8111 16.9209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 940 0.000256 2048 205 1325 61280 9.40285 7.06346 166.956 209.867 393.397 393.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 380 0.000128 2048 50 1850 108800 24.7365 14.4118 454.48 419.423 913.184 913.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 570 3.2e-05 512 115 1175 419840 46.2931 13.3843 289.088 419.416 768.454 768.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 2 10 25 320 0.000256 512 95 225 0 1.69165 0.012288 87.6545 89.4364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1140 0.000512 4096 235 1975 32800 8.30669 221.189 297.573 527.19 437.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1310 6.4e-05 4096 460 3650 236160 95.7371 55.7132 3873.3 1676.99 5701.88 5702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 760 0.000512 2048 215 1575 25760 2.9008 3.47366 79.665 107.713 193.826 193.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1140 6.4e-05 1024 120 850 286080 23.8229 13.549 287.415 419.435 744.382 744.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 990 0.000256 1024 230 625 59840 5.93629 3.42589 42.2289 105.039 156.761 156.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 320 0.001024 512 77 500 4480 1.06256 0.448992 1.42035 13.1088 16.1838 16.2986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 940 0.000256 2048 205 1325 60800 9.31661 7.01235 107.419 209.12 332.974 333.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 380 0.000128 2048 50 1850 108800 24.6653 14.3686 293.856 419.535 752.551 752.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 570 3.2e-05 512 115 1175 409600 45.8217 13.1451 183.064 412.56 654.859 655.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 4 10 25 320 0.000256 512 95 225 0 1.68806 0.010944 86.2994 88.0797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1140 0.000512 4096 235 1975 32720 8.30835 142.572 295.912 446.915 358.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1310 6.4e-05 4096 460 3650 236160 95.3888 55.6584 2496.43 1677.34 4324.95 4325.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 760 0.000512 2048 215 1575 25600 2.8897 3.46339 51.4315 109.142 166.999 167.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1140 6.4e-05 1024 120 850 285440 23.79 13.5331 185.882 419.506 642.87 642.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 990 0.000256 1024 230 625 58880 5.92992 3.39187 64.4472 105.624 179.522 179.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 320 0.001024 512 77 500 4992 1.04448 0.4472 2.32192 13.0724 17.0288 17.1397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 940 0.000256 2048 205 1325 61056 9.35213 7.08717 177.191 209.353 403.095 403.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 380 0.000128 2048 50 1850 108288 24.6616 14.4207 481.259 418.376 938.852 938.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 570 3.2e-05 512 115 1175 405504 46.2437 13.1371 297.749 412.238 769.635 769.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 12 25 320 0.000256 512 95 225 0 1.68723 0.004096 86.3064 88.0779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1140 0.000512 4096 235 1975 32784 8.31046 235.54 295.993 539.971 451.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1310 6.4e-05 4096 460 3650 236160 95.3938 55.6723 4123.53 1675.01 5949.75 5949.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 760 0.000512 2048 215 1575 25728 2.89382 3.46755 84.8488 106.505 197.791 197.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1140 6.4e-05 1024 120 850 284928 23.7942 13.527 304.709 418.385 760.576 760.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 990 0.000256 1024 230 625 59904 5.90406 3.41094 45.2895 104.75 159.488 159.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 320 0.001024 512 77 500 4608 1.06346 0.448672 1.57424 13.1138 16.345 16.4618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 940 0.000256 2048 205 1325 61056 9.31798 7.03754 114.584 209.477 340.526 340.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 380 0.000128 2048 50 1850 108288 24.5704 14.3519 310.336 418.493 767.882 767.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 570 3.2e-05 512 115 1175 393216 47.6783 13.1212 186.932 412.186 660.19 660.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 320 0.001024 512 77 500 4928 1.05706 0.450304 2.33027 13.1202 17.0986 17.2097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 940 0.000256 2048 205 1325 61152 9.36333 7.0888 189.803 209.347 415.708 415.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 380 0.000128 2048 50 1850 108416 24.7003 14.3665 513.357 418.334 970.892 971.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 570 3.2e-05 512 115 1175 415744 45.4172 13.1976 326.534 422.513 816.473 816.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 320 0.001024 512 77 500 4480 1.04061 0.440736 1.58224 12.8743 16.0794 16.1913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 940 0.000256 2048 205 1325 60928 9.35331 7.03411 120.23 209.718 346.44 346.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 380 0.000128 2048 50 1850 108416 24.6075 14.3563 326.442 418.937 784.472 784.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 570 3.2e-05 512 115 1175 401408 44.9688 13.0459 200.472 404.351 663.102 663.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 320 0.001024 512 77 500 5120 1.05811 0.452736 2.54803 13.2686 17.4718 17.5798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 940 0.000256 2048 205 1325 60928 9.31226 7.01258 197.488 209.21 423.128 423.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 380 0.000128 2048 50 1850 108544 24.6364 14.3333 537.333 419.407 995.842 995.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 570 3.2e-05 512 115 1175 409600 47.071 13.3245 323.378 418.018 802.061 802.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 320 0.001024 512 77 500 4096 1.03331 0.432416 1.55485 12.6131 15.7825 15.8916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 940 0.000256 2048 205 1325 60928 9.32851 7.02035 131.346 209.219 357.027 357.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 380 0.000128 2048 50 1850 107520 24.6377 14.4089 352.111 417.889 809.179 809.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 570 3.2e-05 512 115 1175 393216 48.983 13.3295 201.946 417.753 682.281 682.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 320 0.001024 512 77 500 4608 1.05037 0.446624 2.49981 12.9754 17.1132 17.2281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 940 0.000256 2048 205 1325 61056 9.38925 7.09632 208.757 209.848 435.198 435.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 380 0.000128 2048 50 1850 108288 24.7419 14.383 566.254 419.493 1025.01 1025.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 570 3.2e-05 512 115 1175 405504 45.4273 13.0621 351.244 408.446 818.447 818.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 320 0.001024 512 77 500 3456 1.04506 0.436224 1.62058 12.6363 15.8793 15.9944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 940 0.000256 2048 205 1325 60480 9.35507 7.0441 148.644 209.275 374.425 374.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 380 0.000128 2048 50 1850 107136 24.6686 14.3704 403.615 417.955 860.741 860.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 570 3.2e-05 512 115 1175 368640 46.736 12.8326 230.775 396.113 686.729 686.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 320 0.001024 512 77 500 4480 1.05862 0.450272 2.43456 13.0977 17.1844 17.2974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 940 0.000256 2048 205 1325 60800 9.30637 7.11638 202.67 208.953 428.153 428.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 380 0.000128 2048 50 1850 108800 24.6207 14.4118 555.002 419.206 1013.37 1013.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 570 3.2e-05 512 115 1175 409600 45.7974 13.145 344.65 412.323 816.193 816.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 25 320 0.000256 512 95 225 0 1.68554 0.004096 86.1003 87.8762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1140 0.000512 4096 235 1975 32720 8.3087 269.875 295.552 573.866 486.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1310 6.4e-05 4096 460 3650 236160 95.2972 55.6737 4721.29 1675.9 6548.29 6548.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 760 0.000512 2048 215 1575 25600 2.88826 3.46714 97.5887 106.62 210.639 210.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1140 6.4e-05 1024 120 850 285440 23.7894 13.5341 351.658 419.204 808.349 808.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 990 0.000256 1024 230 625 58880 5.89386 3.38944 52.1225 104.224 165.757 165.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 320 0.001024 512 77 500 3840 1.07629 0.449824 1.73664 13.2793 16.6833 16.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 940 0.000256 2048 205 1325 60160 9.29306 6.99053 142.118 210.319 368.826 368.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 380 0.000128 2048 50 1850 107520 24.4941 14.4118 387.727 419.997 846.761 846.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 570 3.2e-05 512 115 1175 409600 45.7132 13.1338 243.435 416.267 718.825 719.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 320 0.001024 512 77 500 4608 1.05578 0.449056 2.92544 13.1059 17.6768 17.7871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 940 0.000256 2048 205 1325 61056 9.32717 7.07014 249.337 209.426 475.27 475.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 380 0.000128 2048 50 1850 108288 24.5877 14.4626 673.709 418.406 1131.3 1131.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 570 3.2e-05 512 115 1175 393216 47.6544 13.1338 406.31 412.15 879.521 879.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 320 0.001024 512 77 500 3072 1.06157 0.435552 1.47114 12.6592 15.7679 15.8791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 940 0.000256 2048 205 1325 60672 9.30995 7.01168 165.574 208.74 390.738 390.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 380 0.000128 2048 50 1850 107520 24.5637 14.4448 449.643 416.762 905.542 905.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 570 3.2e-05 512 115 1175 344064 49.5856 12.813 238.133 395.838 696.633 696.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 320 0.001024 512 77 500 4800 1.05862 0.448512 3.08326 13.1065 17.8385 17.9487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 940 0.000256 2048 205 1325 61200 9.38179 7.08198 266.27 209.569 492.408 492.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 380 0.000128 2048 50 1850 108000 24.7988 14.3831 670.921 418.647 1128.88 1128.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 570 3.2e-05 512 115 1175 409600 45.8555 13.1711 422.722 412.072 894.092 894.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 25 320 0.000256 512 95 225 0 1.68755 0.005664 86.0945 87.8677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1140 0.000512 4096 235 1975 32700 8.30259 329.599 295.456 633.484 545.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1310 6.4e-05 4096 460 3650 236000 95.7353 55.7496 5784.96 1673.6 7610.18 7610.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 760 0.000512 2048 215 1575 25600 2.89309 3.46726 118.925 107.521 232.877 232.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1140 6.4e-05 1024 120 850 284800 23.866 13.556 427.26 418.595 883.439 883.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 990 0.000256 1024 230 625 59200 5.92381 3.41187 63.666 104.317 177.451 177.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 320 0.001024 512 77 500 4800 1.06659 0.451168 2.38662 13.1744 17.225 17.3404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 940 0.000256 2048 205 1325 60800 9.34893 7.10477 167.619 208.803 392.988 393.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 380 0.000128 2048 50 1850 107200 24.7058 14.3507 448.413 416.872 904.477 904.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 570 3.2e-05 512 115 1175 409600 45.8665 13.1567 282.605 412.247 754.148 754.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 25 320 0.000256 512 95 225 0 1.68902 0.004096 86.2943 88.0711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1140 0.000512 4096 235 1975 32600 8.30192 221.454 295.706 525.591 437.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1310 6.4e-05 4096 460 3650 235200 95.7257 55.7148 3860.04 1674.51 5686.13 5686.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 760 0.000512 2048 215 1575 25600 2.89818 3.47718 79.8621 108.734 195.047 195.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1140 6.4e-05 1024 120 850 281600 23.9348 13.5149 281.315 416.695 735.62 735.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 990 0.000256 1024 230 625 57600 5.90784 3.37971 41.8004 103.408 154.632 154.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 320 0.001024 512 77 500 4480 1.03875 0.44032 2.80186 12.8715 17.292 17.4075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 940 0.000256 2048 205 1325 60928 9.34291 7.03965 241.048 209.695 467.232 467.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 380 0.000128 2048 50 1850 108416 24.6236 14.385 655.505 418.886 1113.53 1113.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 570 3.2e-05 512 115 1175 401408 44.9601 13.0451 399.921 404.54 862.734 862.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 320 0.001024 512 77 500 3584 1.01949 0.423904 1.67203 12.3452 15.6006 15.7082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 940 0.000256 2048 205 1325 60032 9.25491 7.00205 156.769 207.589 380.722 380.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 380 0.000128 2048 50 1850 107520 24.6999 14.3368 427.892 419.184 886.242 886.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 570 3.2e-05 512 115 1175 344064 46.9164 12.6218 227.008 385.133 671.947 672.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 320 0.001024 512 77 500 4800 1.05914 0.448992 2.92189 13.1346 17.7044 17.8196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 940 0.000256 2048 205 1325 60960 9.33731 7.03245 234.021 209.185 459.681 459.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 380 0.000128 2048 50 1850 107520 24.7071 14.3611 629.539 417.844 1086.59 1086.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 570 3.2e-05 512 115 1175 399360 47.0875 13.1614 388.8 412.743 862.054 862.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 25 320 0.000256 512 95 225 0 1.68688 0.005472 86.2208 87.9938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1140 0.000512 4096 235 1975 32640 8.29968 308.295 295.629 612.347 524.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1310 6.4e-05 4096 460 3650 235200 95.697 55.7214 5376.25 1675.35 7203.15 7203.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 760 0.000512 2048 215 1575 25680 2.89837 3.47331 112.02 104.797 223.261 223.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1140 6.4e-05 1024 120 850 284160 23.7975 13.5264 402.067 417.741 857.289 857.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 990 0.000256 1024 230 625 59520 5.91974 3.42058 60.095 104.665 174.232 174.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 320 0.001024 512 77 500 3840 1.08262 0.451648 1.78819 13.2175 16.6817 16.7936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 940 0.000256 2048 205 1325 60480 9.37507 7.02909 152.936 209.504 378.953 379.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 380 0.000128 2048 50 1850 107520 24.6559 14.3601 416.931 418.169 874.249 874.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 570 3.2e-05 512 115 1175 368640 50.5071 13.1474 239.12 412.59 715.649 715.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 25 320 0.000256 512 95 225 0 1.69021 0.004768 86.2289 88.0089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1140 0.000512 4096 235 1975 32400 8.26413 202.973 294.941 506.308 418.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1310 6.4e-05 4096 460 3650 234240 95.3398 55.5967 3572.08 1670.86 5394.02 5394.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 760 0.000512 2048 215 1575 24960 2.86013 3.42016 73.04 105.314 184.71 184.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1140 6.4e-05 1024 120 850 284160 23.7292 13.5205 268.139 417.843 723.391 723.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 990 0.000256 1024 230 625 57600 5.89939 3.3792 39.1541 103.538 152.104 152.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 320 0.001024 512 77 500 4096 1.02771 0.434176 2.44118 12.6292 16.6725 16.7834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 940 0.000256 2048 205 1325 60928 9.3321 7.06451 224.243 209.414 450.159 450.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 380 0.000128 2048 50 1850 107520 24.6406 14.334 602.301 418.292 1059.7 1059.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 570 3.2e-05 512 115 1175 393216 48.9702 13.3286 365.701 418.139 846.406 846.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 320 0.001024 512 77 500 4096 1.04205 0.436224 1.8872 12.7126 16.2202 16.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 940 0.000256 2048 205 1325 60416 9.3664 7.04749 155.672 209.757 381.951 382.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 380 0.000128 2048 50 1850 106496 24.7463 14.338 421.152 418.627 878.999 879.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 570 3.2e-05 512 115 1175 327680 51.4773 12.8123 215.567 396.19 676.319 676.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 320 0.001024 512 77 512 4864 1.06192 0.452768 2.04307 13.2467 16.943 17.0555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 940 0.000256 2048 205 1344 61568 9.33395 7.0433 164.754 209.828 391.068 391.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 380 0.000128 2048 50 1856 108800 24.6158 14.4 443.631 419.37 902.145 902.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 570 3.2e-05 512 115 1152 409600 47.1034 13.323 270.104 418.073 748.878 749.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 320 0.001024 512 77 512 4608 1.07414 0.452608 1.45194 13.268 16.3944 16.5067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 940 0.000256 2048 205 1344 61184 9.31683 7.02464 134.801 209.225 360.475 360.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 380 0.000128 2048 50 1856 108544 24.661 14.3506 284.681 419.476 743.304 743.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 570 3.2e-05 512 115 1152 409600 47.0606 13.3325 174.281 418 652.942 653.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 320 0.001024 512 77 512 4480 1.06448 0.44896 1.97459 13.0821 16.7104 16.8168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 940 0.000256 2048 205 1344 61600 9.37728 7.05139 168.505 209.846 394.883 394.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 380 0.000128 2048 50 1856 108800 24.7431 14.5366 453.016 419.386 911.811 911.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 570 3.2e-05 512 115 1152 409600 47.4814 13.3885 276.996 419.464 757.601 757.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 320 0.001024 512 77 512 4480 1.0576 0.4488 1.49626 13.1068 16.2503 16.3641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 940 0.000256 2048 205 1344 61120 9.30973 7.02467 106.848 209.096 332.384 332.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 380 0.000128 2048 50 1856 108800 24.6524 14.3627 291.474 419.506 750.126 750.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 570 3.2e-05 512 115 1152 389120 48.2326 13.1452 170.045 412.535 644.224 644.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 320 0.001024 512 77 512 4608 1.05498 0.448512 2.22544 13.0852 16.9585 17.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 940 0.000256 2048 205 1344 61440 9.35034 7.03123 182.379 209.523 408.393 408.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 380 0.000128 2048 50 1856 108288 24.6341 14.3544 488.159 418.72 946 946.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 570 3.2e-05 512 115 1152 405504 46.195 13.142 297.245 412.551 769.402 769.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 320 0.001024 512 77 512 4608 1.05859 0.449824 1.67466 13.1056 16.4289 16.5457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 940 0.000256 2048 205 1344 61440 9.31024 7.16621 117.33 209.472 343.384 343.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 380 0.000128 2048 50 1856 108288 24.5899 14.334 313.805 418.495 771.35 771.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 570 3.2e-05 512 115 1152 393216 47.6492 13.1291 186.636 412.188 659.873 660.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 320 0.001024 512 77 512 4480 1.06832 0.446496 2.03962 13.1291 16.829 16.9411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 940 0.000256 2048 205 1344 61376 9.36954 7.03987 179.865 209.371 405.75 405.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 380 0.000128 2048 50 1856 108416 24.6882 14.4189 481.501 418.388 939.127 939.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 570 3.2e-05 512 115 1152 401408 47.1272 13.1997 286.459 413.576 760.639 760.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 320 0.001024 512 77 512 3584 1.06416 0.440672 1.33443 12.8685 15.8482 15.9646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 940 0.000256 2048 205 1344 61376 9.32845 7.05747 114.868 209.692 341.054 341.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 380 0.000128 2048 50 1856 108416 24.6201 14.379 308.053 418.882 766.065 766.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 570 3.2e-05 512 115 1152 372736 48.2586 13.0498 172.46 404.294 638.329 638.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 320 0.001024 512 77 512 4032 1.06314 0.442464 1.39018 12.9165 15.9583 16.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 940 0.000256 2048 205 1344 61152 9.37536 7.07869 94.3043 209.849 320.715 320.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 380 0.000128 2048 50 1856 107520 24.827 14.3748 251.051 419.036 709.421 709.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 570 3.2e-05 512 115 1152 387072 46.6504 13.0621 148.313 404.331 612.618 612.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 320 0.001024 512 77 512 4608 1.07254 0.452192 2.25542 13.2601 17.1812 17.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 940 0.000256 2048 205 1344 61184 9.33021 7.01222 180.944 209.052 406.446 406.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 380 0.000128 2048 50 1856 108544 24.6476 14.4243 485.949 419.122 944.27 944.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 570 3.2e-05 512 115 1152 409600 47.1357 13.4785 290.363 417.711 768.953 769.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 320 0.001024 512 77 512 3072 1.05923 0.435264 1.31533 12.6268 15.5771 15.6868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 940 0.000256 2048 205 1344 60928 9.32432 7.02259 121.579 209.421 347.451 347.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 380 0.000128 2048 50 1856 107520 24.6331 14.3616 324.744 418.296 782.159 782.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 570 3.2e-05 512 115 1152 393216 48.9523 13.3287 180.347 418.126 661.028 661.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 320 0.001024 512 77 512 3072 1.06205 0.436 1.21213 12.6543 15.5094 15.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 940 0.000256 2048 205 1344 60672 9.30298 7.00422 101.333 208.708 326.456 326.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 380 0.000128 2048 50 1856 107520 24.5594 14.3225 270.309 416.684 726.004 726.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 570 3.2e-05 512 115 1152 344064 49.5821 12.8205 132.854 395.772 591.296 591.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 320 0.001024 512 77 512 4032 1.06614 0.448512 2.6984 12.9682 17.3267 17.4363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 940 0.000256 2048 205 1344 61632 9.37088 7.1151 261.464 209.669 487.728 487.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 380 0.000128 2048 50 1856 108288 24.7301 14.3684 696.51 418.939 1154.69 1154.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 570 3.2e-05 512 115 1152 387072 47.6336 13.0587 402.31 408.12 871.393 871.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 320 0.001024 512 77 512 3456 1.04707 0.438272 1.79194 12.6435 16.0601 16.1731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 940 0.000256 2048 205 1344 61056 9.3295 7.04509 161.955 209.3 387.737 387.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 380 0.000128 2048 50 1856 107136 24.6717 14.4333 433.862 417.994 891.092 891.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 570 3.2e-05 512 115 1152 368640 46.7412 12.8198 249.406 396.13 705.368 705.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 320 0.001024 512 77 512 3456 1.08595 0.446336 1.57664 13.0667 16.32 16.4351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 940 0.000256 2048 205 1344 61344 9.36998 7.04086 134.18 209.441 360.134 360.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 380 0.000128 2048 50 1856 107136 24.767 14.3974 358.736 418.085 816.11 816.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 570 3.2e-05 512 115 1152 387072 47.5953 13.0589 216.806 408.439 686.168 686.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 320 0.001024 512 77 512 4480 1.05894 0.449888 2.90957 13.0959 17.6561 17.7645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 940 0.000256 2048 205 1344 61120 9.29696 7.04979 241.041 208.922 466.416 466.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 380 0.000128 2048 50 1856 108800 24.6394 14.3671 651.403 419.136 1109.68 1109.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 570 3.2e-05 512 115 1152 389120 48.2567 13.147 381.415 412.219 855.311 855.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 320 0.001024 512 77 512 3840 1.07773 0.449376 1.98362 13.1613 16.8156 16.9308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 940 0.000256 2048 205 1344 60800 9.2872 6.98803 162.718 208.452 387.553 387.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 380 0.000128 2048 50 1856 107520 24.5057 14.3132 435.802 416.279 891.032 891.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 570 3.2e-05 512 115 1152 368640 50.4654 13.1359 241.348 412.574 717.796 718.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 320 0.001024 512 77 512 3840 1.08243 0.449152 1.69155 13.2227 16.5852 16.6973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 940 0.000256 2048 205 1344 60480 9.36285 7.12042 134.382 209.526 360.498 360.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 380 0.000128 2048 50 1856 107520 24.6487 14.3503 363.237 418.23 820.599 820.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 570 3.2e-05 512 115 1152 368640 50.4923 13.1461 203.633 412.614 680.159 680.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 320 0.001024 512 77 512 4608 1.05674 0.447872 2.8735 13.1202 17.6436 17.7582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 940 0.000256 2048 205 1344 61440 9.30794 7.03139 230.233 209.706 456.387 456.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 380 0.000128 2048 50 1856 108288 24.5895 14.3691 615.107 418.885 1073.09 1073.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 570 3.2e-05 512 115 1152 393216 47.664 13.1256 366.882 412.621 840.563 840.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 320 0.001024 512 77 512 3072 1.06688 0.436096 1.54026 12.6711 15.855 15.9662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 940 0.000256 2048 205 1344 60672 9.30579 7.0001 147.517 208.884 372.816 372.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 380 0.000128 2048 50 1856 107520 24.5658 14.3325 396.645 417.044 852.724 852.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 570 3.2e-05 512 115 1152 344064 49.5735 12.8142 208.933 396.115 667.718 667.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 320 0.001024 512 77 512 2304 1.08858 0.438336 1.33786 12.7189 15.7251 15.8372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 940 0.000256 2048 205 1344 59904 9.27981 6.96893 128.048 207.938 352.341 352.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 380 0.000128 2048 50 1856 105984 24.5289 14.3009 341.894 414.896 795.753 795.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 570 3.2e-05 512 115 1152 368640 46.6815 12.8097 193.768 395.847 649.379 649.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 320 0.001024 512 77 512 4000 1.07981 0.448512 2.44989 13.1221 17.244 17.3568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 940 0.000256 2048 205 1344 61600 9.38512 7.08813 228.02 209.778 454.382 454.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 380 0.000128 2048 50 1856 108000 24.8068 14.3933 604.843 419.07 1063.25 1063.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 570 3.2e-05 512 115 1152 384000 48.8277 13.1708 351.52 412.552 826.34 826.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 320 0.001024 512 77 512 3200 1.10646 0.45008 1.65389 13.1901 16.54 16.6575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 940 0.000256 2048 205 1344 60800 9.34214 7.01875 154.896 209.009 380.374 380.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 380 0.000128 2048 50 1856 107200 24.6999 14.3994 416.548 417.29 873.066 873.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 570 3.2e-05 512 115 1152 358400 51.7197 13.1594 229.307 412.651 707.103 707.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 320 0.001024 512 77 512 2400 1.13395 0.451488 1.43722 13.2468 16.4148 16.5282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 940 0.000256 2048 205 1344 60000 9.27962 6.95898 128.079 206.941 351.367 351.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 380 0.000128 2048 50 1856 105600 24.5857 14.3214 342.312 412.81 794.16 794.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 570 3.2e-05 512 115 1152 384000 48.897 13.1683 204.526 412.266 679.13 679.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 320 0.001024 512 77 512 3584 1.05805 0.440384 2.22432 12.8605 16.7232 16.8366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 940 0.000256 2048 205 1344 61376 9.33907 7.05738 218.683 209.508 444.698 444.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 380 0.000128 2048 50 1856 108416 24.6118 14.3626 588.859 418.511 1046.48 1046.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 570 3.2e-05 512 115 1152 372736 48.2787 13.0505 330.617 403.99 796.211 796.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 320 0.001024 512 77 512 1792 1.06237 0.424192 1.21021 12.3517 15.1875 15.3063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 940 0.000256 2048 205 1344 60032 9.26486 7.01853 148.575 207.615 372.581 372.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 380 0.000128 2048 50 1856 107520 24.7017 14.3397 407.701 419.276 866.149 866.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 570 3.2e-05 512 115 1152 344064 46.9359 13.2877 213.147 385.185 658.82 659.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 320 0.001024 512 77 512 2688 1.0951 0.444416 1.51786 13.0133 16.213 16.3253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 940 0.000256 2048 205 1344 59136 9.23018 6.94272 122 206.55 344.832 344.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 380 0.000128 2048 50 1856 107520 24.7722 14.3565 337.424 419.238 795.922 796.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 570 3.2e-05 512 115 1152 344064 51.5627 13.0481 177.063 404.176 646.121 646.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 320 0.001024 512 77 512 3840 1.08438 0.449088 2.40989 13.1281 17.2157 17.3276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 940 0.000256 2048 205 1344 60960 9.34067 7.01971 213.533 209.063 439.065 439.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 380 0.000128 2048 50 1856 107520 24.7059 14.3764 572.15 417.597 1028.97 1029.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 570 3.2e-05 512 115 1152 399360 47.0964 13.1623 342.995 412.324 815.847 816.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 320 0.001024 512 77 512 3840 1.0815 0.44944 1.9137 13.2154 16.8039 16.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 940 0.000256 2048 205 1344 60480 9.37395 7.05126 152.623 209.547 378.708 378.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 380 0.000128 2048 50 1856 107520 24.6431 14.3749 411.787 418.242 869.182 869.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 570 3.2e-05 512 115 1152 368640 50.5115 13.1441 229.463 412.672 706.066 706.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 30 32 320 0.001024 512 77 512 0 0.41376 0.015776 11.9557 12.4745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 940 0.000256 2048 205 1344 60480 9.40646 7.46502 125.762 221.613 364.437 352.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 380 0.000128 2048 50 1856 106560 24.8771 14.3867 337.472 418.072 794.935 795.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 570 3.2e-05 512 115 1152 276480 51.7964 11.898 143.859 371.084 578.91 579.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 320 0.001024 512 77 512 3072 1.05613 0.433408 2.06246 12.6188 16.3121 16.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 940 0.000256 2048 205 1344 60928 9.3192 7.02054 215.687 209.229 441.362 441.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 380 0.000128 2048 50 1856 107520 24.6601 14.3534 577.286 417.903 1034.34 1034.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 570 3.2e-05 512 115 1152 393216 48.9715 13.3229 343.102 417.763 823.43 823.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 320 0.001024 512 77 512 2048 1.09638 0.436544 1.36586 12.7028 15.7433 15.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 940 0.000256 2048 205 1344 60416 9.36352 7.10672 145.101 209.555 371.23 371.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 380 0.000128 2048 50 1856 106496 24.7529 14.4906 387.905 418.234 845.509 845.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 570 3.2e-05 512 115 1152 327680 51.4876 12.816 195.723 395.809 656.098 656.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 320 0.001024 512 77 512 3072 1.07507 0.436864 1.72032 12.7848 16.1613 16.2725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 940 0.000256 2048 205 1344 59904 9.25286 6.94534 130.46 207.125 353.889 353.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 380 0.000128 2048 50 1856 104448 24.5651 14.2599 344.743 413.017 796.719 796.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 570 3.2e-05 512 115 1152 294912 55.0261 12.8167 158.183 395.83 622.124 622.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 320 0.001024 512 77 520 4608 1.06915 0.453376 2.07651 13.2365 16.9728 17.0865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 940 0.000256 2048 205 1360 60928 9.35622 7.23968 168.089 209.643 394.436 394.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 380 0.000128 2048 50 1840 109568 24.5542 14.3831 448.861 418.993 906.92 907.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 570 3.2e-05 512 115 1160 401408 48.046 13.3514 272.844 417.7 752.218 752.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 320 0.001024 512 77 520 4608 1.07261 0.45408 1.51014 13.2717 16.4512 16.5635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 940 0.000256 2048 205 1360 60672 9.32832 7.01373 137.906 209.244 363.592 363.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 380 0.000128 2048 50 1840 109568 24.594 14.4981 288.642 419.486 747.351 747.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 570 3.2e-05 512 115 1160 393216 48.973 13.3496 172.677 418.056 653.324 653.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 320 0.001024 512 77 520 4480 1.06019 0.449088 2.29283 13.1957 17.1406 17.2481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 940 0.000256 2048 205 1360 60960 9.39622 7.1911 189.701 211.723 418.115 418.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 380 0.000128 2048 50 1840 109440 24.6953 14.3667 505.312 423.129 967.634 967.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 570 3.2e-05 512 115 1160 399360 48.6716 13.4083 306.313 423.153 791.814 791.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 10 40 320 0.000256 512 95 240 0 1.68915 0.00544 86.938 88.7108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1140 0.000512 4096 235 1960 32840 8.31645 247.568 298.58 554.587 465.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1310 6.4e-05 4096 460 3680 236480 95.614 55.7056 4411.4 1691.82 6254.67 6254.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 760 0.000512 2048 215 1560 25760 2.89184 3.47536 89.8398 109.915 206.193 206.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1140 6.4e-05 1024 120 840 284160 23.9644 13.5307 317.351 425.223 780.226 780.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 990 0.000256 1024 230 640 59200 5.96259 3.4281 48.7095 105.934 164.161 164.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 320 0.001024 512 77 520 4480 1.06195 0.44976 1.732 13.1071 16.4916 16.6068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 940 0.000256 2048 205 1360 60480 9.31984 7.02464 121.091 209.094 346.636 346.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 380 0.000128 2048 50 1840 109440 24.5992 14.3688 325.692 419.492 784.277 784.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 570 3.2e-05 512 115 1160 389120 48.2556 13.1607 193.681 412.513 667.881 668.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 4 10 40 320 0.000256 512 95 240 0 1.68755 0.011488 85.4405 87.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1140 0.000512 4096 235 1960 32800 8.3144 157.124 295.207 460.767 373.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1310 6.4e-05 4096 460 3680 236160 95.3122 55.6636 2789.41 1677.03 4617.56 4617.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 760 0.000512 2048 215 1560 25600 2.8808 3.46522 57.3051 107.841 171.562 171.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1140 6.4e-05 1024 120 840 284160 23.8897 13.5127 203.902 419.394 660.854 660.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 990 0.000256 1024 230 640 58240 5.91933 3.39469 31.156 104.195 144.79 144.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 320 0.001024 512 77 520 3840 1.08365 0.448512 1.45434 13.1362 16.267 16.3779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 940 0.000256 2048 205 1360 60480 9.36854 7.03696 99.5771 209.223 325.312 325.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 380 0.000128 2048 50 1840 108480 24.602 14.4433 265.054 417.923 722.155 722.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 570 3.2e-05 512 115 1160 368640 50.5838 13.1789 151.546 412.594 628.178 628.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 10 40 320 0.000256 512 95 240 0 1.6873 0.012544 85.4774 87.2586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1140 0.000512 4096 235 1960 32760 8.31005 129.047 295.267 432.751 345.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1310 6.4e-05 4096 460 3680 236160 95.5749 55.7101 2281.33 1676.08 4108.84 4108.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 760 0.000512 2048 215 1560 25680 2.89792 3.4729 46.9318 105.636 159.013 159.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1140 6.4e-05 1024 120 840 282240 23.9779 13.5069 166.876 417.828 622.347 622.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 990 0.000256 1024 230 640 58560 5.97197 3.41805 25.7626 106.357 141.642 141.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 320 0.001024 512 77 520 4224 1.06371 0.446464 2.00787 13.0884 16.7491 16.8588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 940 0.000256 2048 205 1360 60864 9.34883 7.02848 175.866 209.524 401.872 401.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 380 0.000128 2048 50 1840 109056 24.6052 14.3749 469.967 418.715 927.792 927.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 570 3.2e-05 512 115 1160 393216 47.7595 13.1563 280.851 412.556 754.596 754.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 12 40 320 0.000256 512 95 240 0 1.68368 0.004384 85.6307 87.4004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1140 0.000512 4096 235 1960 32832 8.30845 228.027 295.479 531.939 444.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1310 6.4e-05 4096 460 3680 236544 95.2558 55.6688 4056.58 1676.18 5883.83 5883.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 760 0.000512 2048 215 1560 25824 2.88419 3.4712 82.7839 107.338 196.548 196.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1140 6.4e-05 1024 120 840 283392 23.9032 13.5066 293.621 418.735 749.921 750.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 990 0.000256 1024 230 640 59136 5.93078 3.41578 44.8679 104.836 159.179 159.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 320 0.001024 512 77 520 3840 1.07683 0.450976 1.39731 13.1029 16.1692 16.2833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 940 0.000256 2048 205 1360 60672 9.34934 7.05232 115.658 209.427 341.594 341.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 380 0.000128 2048 50 1840 109056 24.5511 14.418 308.058 418.396 765.55 765.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 570 3.2e-05 512 115 1160 393216 47.6504 13.1409 183.809 412.086 656.959 657.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 320 0.001024 512 77 520 3456 1.0465 0.43504 1.23814 12.627 15.4872 15.5985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 940 0.000256 2048 205 1360 60480 9.33155 7.09261 94.3925 209.091 320.017 320.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 380 0.000128 2048 50 1840 108288 24.5679 14.3441 251.392 417.628 708.061 708.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 570 3.2e-05 512 115 1160 368640 46.7061 12.8405 143.869 395.736 599.415 599.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 320 0.001024 512 77 520 4480 1.06899 0.448608 2.8121 13.1313 17.6079 17.7231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 940 0.000256 2048 205 1360 60704 9.38646 7.04115 251.986 209.375 477.901 477.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 380 0.000128 2048 50 1840 109312 24.7078 14.3669 674.875 418.385 1132.47 1132.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 570 3.2e-05 512 115 1160 387072 48.71 13.2196 391.858 413.581 867.645 867.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 320 0.001024 512 77 520 3584 1.064 0.442016 1.79267 12.8724 16.3158 16.4311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 940 0.000256 2048 205 1360 60480 9.38352 7.04016 158.447 209.72 384.696 384.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 380 0.000128 2048 50 1840 109312 24.5975 14.382 425.801 418.971 883.886 884.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 570 3.2e-05 512 115 1160 372736 48.2582 13.0656 243.506 404.341 709.446 709.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 320 0.001024 512 77 520 4032 1.05904 0.442432 1.67069 12.9107 16.2234 16.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 940 0.000256 2048 205 1360 60480 9.41782 7.05331 129.215 209.85 355.638 355.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 380 0.000128 2048 50 1840 108864 24.6836 14.3714 345.011 419.04 803.237 803.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 570 3.2e-05 512 115 1160 344064 51.5631 13.0761 184.066 404.342 653.32 653.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 320 0.001024 512 77 520 4608 1.0744 0.45056 2.81344 13.2709 17.7531 17.8667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 940 0.000256 2048 205 1360 60672 9.3225 7.01258 235.163 209.23 460.84 460.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 380 0.000128 2048 50 1840 109568 24.6043 14.5306 629.884 419.493 1088.65 1088.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 570 3.2e-05 512 115 1160 393216 48.9654 13.3489 368.964 418.064 849.617 849.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 320 0.001024 512 77 520 3072 1.05549 0.43376 1.44838 12.6167 15.6964 15.8078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 940 0.000256 2048 205 1360 60416 9.35715 7.03091 148.851 209.214 374.56 374.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 380 0.000128 2048 50 1840 108544 24.5813 14.4138 396.815 417.889 853.83 853.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 570 3.2e-05 512 115 1160 393216 48.9402 13.3487 234.575 417.702 714.839 715.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 320 0.001024 512 77 520 3072 1.05917 0.436224 1.54294 12.6593 15.8373 15.9497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 940 0.000256 2048 205 1360 59904 9.32006 6.99789 120.301 208.706 345.435 345.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 380 0.000128 2048 50 1840 107520 24.5573 14.3178 320.542 416.719 776.27 776.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 570 3.2e-05 512 115 1160 344064 49.5765 12.8298 166.105 395.767 624.55 624.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 320 0.001024 512 77 520 4032 1.06909 0.447136 2.66349 12.962 17.2816 17.3896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 940 0.000256 2048 205 1360 60768 9.39562 7.04512 241.283 209.671 467.506 467.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 380 0.000128 2048 50 1840 109440 24.6885 14.3626 644.494 418.953 1102.63 1102.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 570 3.2e-05 512 115 1160 387072 47.6501 13.0807 377.923 408.126 847.059 847.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 320 0.001024 512 77 520 3456 1.04486 0.434176 1.70234 12.6379 15.9657 16.0776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 940 0.000256 2048 205 1360 60480 9.36346 7.08016 157.545 209.291 383.387 383.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 380 0.000128 2048 50 1840 108288 24.5782 14.3492 416.3 417.996 873.354 873.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 570 3.2e-05 512 115 1160 368640 46.7108 12.8449 236.167 396.118 692.114 692.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 320 0.001024 512 77 520 3456 1.09056 0.448672 1.92624 13.0717 16.6785 16.7875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 940 0.000256 2048 205 1360 60480 9.3823 7.24147 138.97 209.438 365.139 365.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 380 0.000128 2048 50 1840 108864 24.6428 14.4318 369.416 418.107 826.725 826.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 570 3.2e-05 512 115 1160 387072 47.6275 13.0828 217.666 408.439 687.084 687.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 320 0.001024 512 77 520 2304 1.0881 0.437792 1.54221 12.7264 15.9361 16.0461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 940 0.000256 2048 205 1360 59904 9.27178 6.98566 121.506 207.967 345.836 345.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 380 0.000128 2048 50 1840 105984 24.5339 14.3032 320.432 414.987 774.38 774.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 570 3.2e-05 512 115 1160 368640 46.6808 12.8263 186.398 395.896 642.064 642.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 320 0.001024 512 77 520 4480 1.06077 0.44848 2.91082 13.0972 17.6588 17.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 940 0.000256 2048 205 1360 60480 9.32317 7.07968 226.105 208.925 451.539 451.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 380 0.000128 2048 50 1840 109440 24.5988 14.3814 606.008 419.146 1064.26 1064.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 570 3.2e-05 512 115 1160 389120 48.2554 13.1638 358.719 412.231 832.636 832.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 40 320 0.000256 512 95 240 0 1.68592 0.004512 85.4809 87.2516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1140 0.000512 4096 235 1960 32800 8.31251 293.129 295.137 596.703 509.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1310 6.4e-05 4096 460 3680 236160 95.263 55.6667 5174.44 1675.67 7001.17 7001.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 760 0.000512 2048 215 1560 25600 2.88099 3.46502 105.51 106.611 218.538 218.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1140 6.4e-05 1024 120 840 284160 23.8954 13.5747 376.831 419.117 833.571 833.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 990 0.000256 1024 230 640 58240 5.9201 3.38733 57.1376 104.212 170.786 170.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 320 0.001024 512 77 520 3840 1.08038 0.452096 1.87754 13.1508 16.7036 16.8141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 940 0.000256 2048 205 1360 60160 9.31379 6.98819 151.87 208.278 376.551 376.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 380 0.000128 2048 50 1840 107520 24.4919 14.3749 404.405 415.926 859.324 859.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 570 3.2e-05 512 115 1160 368640 50.4544 13.1515 232.918 412.229 709.029 709.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 320 0.001024 512 77 520 3840 1.08243 0.448288 2.0335 13.2131 16.922 17.0332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 940 0.000256 2048 205 1360 60480 9.36531 7.02464 128.632 209.582 354.712 354.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 380 0.000128 2048 50 1840 107520 24.656 14.3671 339.702 418.247 797.103 797.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 570 3.2e-05 512 115 1160 368640 50.467 13.1684 196.018 412.678 672.601 672.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 40 320 0.000256 512 95 240 0 1.6896 0.005536 85.5525 87.3205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1140 0.000512 4096 235 1960 32640 8.3119 166.485 295.346 470.26 382.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1310 6.4e-05 4096 460 3680 234240 95.3306 55.6053 2942.77 1671.85 4765.69 4765.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 760 0.000512 2048 215 1560 24960 2.85859 3.41811 59.417 106.355 172.122 172.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1140 6.4e-05 1024 120 840 280320 24.0884 13.5045 214.509 417.94 670.203 670.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 990 0.000256 1024 230 640 57600 5.89501 3.79699 32.9519 103.563 146.339 146.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 320 0.001024 512 77 520 2560 1.05542 0.432416 1.72435 12.4109 15.7652 15.8821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 940 0.000256 2048 205 1360 58880 9.26995 6.94067 124.129 207.139 347.586 347.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 380 0.000128 2048 50 1840 104960 24.5194 14.3918 329.401 413.208 781.655 781.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 570 3.2e-05 512 115 1160 327680 48.9029 12.6457 167.898 385.145 614.865 615.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 320 0.001024 512 77 520 3840 1.07667 0.448864 2.3776 13.1168 17.1609 17.2705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 940 0.000256 2048 205 1360 60672 9.33635 7.02886 212.867 209.632 438.972 439.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 380 0.000128 2048 50 1840 109056 24.5504 14.4314 567.238 418.811 1025.17 1025.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 570 3.2e-05 512 115 1160 393216 47.6694 13.1461 338.9 412.539 812.522 812.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 320 0.001024 512 77 520 3072 1.06106 0.43536 1.81453 12.6737 16.1292 16.2406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 940 0.000256 2048 205 1360 59904 9.34826 7.00035 149.894 208.887 375.248 375.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 380 0.000128 2048 50 1840 107520 24.5534 14.3846 400.087 417.047 856.206 856.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 570 3.2e-05 512 115 1160 344064 49.5618 12.8311 211.92 396.105 670.684 670.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 320 0.001024 512 77 520 2304 1.09037 0.437568 1.60512 12.7204 15.9942 16.1052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 940 0.000256 2048 205 1360 59904 9.2593 6.97136 123.727 207.936 347.998 348.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 380 0.000128 2048 50 1840 105984 24.5382 14.3522 326.236 414.899 780.151 780.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 570 3.2e-05 512 115 1160 368640 46.6839 12.8368 189.139 395.848 644.775 644.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 320 0.001024 512 77 520 3072 1.07504 0.440736 1.93002 12.8034 16.3888 16.5003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 940 0.000256 2048 205 1360 58368 9.29398 6.94883 115.027 207.357 338.733 338.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 380 0.000128 2048 50 1840 104448 24.5612 14.2868 300.926 413.478 753.384 753.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 570 3.2e-05 512 115 1160 294912 55.0165 12.8349 142.323 396.306 606.751 606.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 320 0.001024 512 77 520 4000 1.08026 0.45056 2.51456 13.113 17.3011 17.4127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 940 0.000256 2048 205 1360 60800 9.41322 7.06611 221.293 209.612 447.494 447.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 380 0.000128 2048 50 1840 108800 24.7268 14.379 587.441 418.752 1045.43 1045.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 570 3.2e-05 512 115 1160 384000 48.8508 13.1826 346.554 412.238 821.104 821.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 40 320 0.000256 512 95 240 0 1.69165 0.004864 86.5379 88.3186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1140 0.000512 4096 235 1960 32700 8.30861 285.523 295.757 589.718 501.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1310 6.4e-05 4096 460 3680 236000 95.7071 55.7388 5061.75 1674.14 6887.47 6887.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 760 0.000512 2048 215 1560 25600 2.89414 3.4775 103.216 108.422 218.082 218.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1140 6.4e-05 1024 120 840 283200 24.0349 13.5885 369.542 418.715 826.036 826.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 990 0.000256 1024 230 640 58400 5.96467 3.41306 56.2958 104.34 170.145 170.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 320 0.001024 512 77 520 3200 1.10397 0.450688 1.95235 13.1938 16.845 16.9595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 940 0.000256 2048 205 1360 60000 9.37082 7.02493 149.824 209.011 375.339 375.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 380 0.000128 2048 50 1840 107200 24.6839 14.3591 396.234 417.489 852.901 853.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 570 3.2e-05 512 115 1160 358400 51.7061 13.1795 220.784 412.649 698.596 698.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 40 320 0.000256 512 95 240 0 1.69152 0.004096 86.5854 88.3649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1140 0.000512 4096 235 1960 32600 8.31066 194.157 295.946 498.544 410.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1310 6.4e-05 4096 460 3680 235200 95.6884 55.7015 3429.47 1676.9 5257.9 5258.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 760 0.000512 2048 215 1560 25600 2.89379 3.47136 71.103 107.837 185.381 185.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1140 6.4e-05 1024 120 840 281600 23.9381 13.4926 249.772 420.04 707.397 707.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 990 0.000256 1024 230 640 57600 5.91222 3.38448 38.0778 103.508 151.015 151.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 320 0.001024 512 77 520 2400 1.13149 0.453248 1.73914 13.2556 16.7217 16.8323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 940 0.000256 2048 205 1360 58800 9.31501 7.0424 126.742 207.129 350.332 350.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 380 0.000128 2048 50 1840 105600 24.6011 14.3488 339.164 413.258 791.502 791.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 570 3.2e-05 512 115 1160 384000 48.87 13.1845 204.735 412.709 679.771 679.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 25 40 320 0.000256 512 95 240 0 1.69901 0.004288 85.6312 87.4149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1140 0.000512 4096 235 1960 32400 8.27744 169.502 294.46 472.364 385.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1310 6.4e-05 4096 460 3680 235200 95.855 55.7498 3077.62 1676.66 4906.03 4906.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 760 0.000512 2048 215 1560 25200 2.87699 3.4345 61.105 104.019 171.507 171.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1140 6.4e-05 1024 120 840 283200 24.0752 13.5351 218.695 419.3 675.764 675.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 990 0.000256 1024 230 640 57600 5.92845 3.3833 33.4456 103.636 146.522 146.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 25 40 320 0.001024 512 77 520 0 0.386144 0.016384 11.1242 11.6169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 940 0.000256 2048 205 1360 59200 9.28355 7.34115 119.168 218.316 354.299 342.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 380 0.000128 2048 50 1840 105600 24.4837 14.3154 312.083 413.099 764.115 764.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 570 3.2e-05 512 115 1160 307200 57.2621 13.146 151.489 412.355 634.526 634.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 25 40 320 0.000256 512 95 240 0 1.69091 0.00528 85.647 87.4221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1140 0.000512 4096 235 1960 32400 8.30128 154.317 294.799 457.54 370.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1310 6.4e-05 4096 460 3680 233600 95.349 55.4885 2715.56 1667.24 4533.78 4533.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 760 0.000512 2048 215 1560 24800 2.87949 3.44515 55.551 106.522 168.471 168.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1140 6.4e-05 1024 120 840 275200 23.9934 13.3407 196.008 412.718 646.216 646.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 990 0.000256 1024 230 640 57600 5.91661 3.38115 31.2786 103.67 144.373 144.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 320 0.001024 512 77 528 5632 1.04355 0.452992 2.7183 13.2406 17.6004 17.7137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 940 0.000256 2048 205 1344 60544 9.36419 7.06813 180.772 209.657 406.968 407.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 380 0.000128 2048 50 1872 108288 24.6331 14.4118 492.827 419.015 951.022 951.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 570 3.2e-05 512 115 1152 393216 48.9485 13.3435 285.964 417.712 766.242 766.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 320 0.000256 512 95 240 4096 8.37542 1.70365 1.3695 86.7811 98.4439 98.6029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1140 0.000512 4096 235 1968 32800 6.61286 236.093 209.555 452.324 452.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1310 6.4e-05 4096 460 3648 235264 95.2772 55.5999 4137.34 1675.39 5963.75 5963.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 760 0.000512 2048 215 1584 25664 2.88154 3.47699 84.9275 107.198 198.556 198.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1140 6.4e-05 1024 120 864 285184 23.7596 13.5455 312.81 418.978 769.254 769.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 990 0.000256 1024 230 624 59392 5.92954 3.4185 45.7406 105.007 160.228 160.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 320 0.001024 512 77 528 5632 1.04464 0.452608 1.93139 13.268 16.8356 16.9476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 940 0.000256 2048 205 1344 60160 9.35939 7.0127 149.747 209.015 375.233 375.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 380 0.000128 2048 50 1872 108032 24.6891 14.3671 316.006 419.024 774.219 774.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 570 3.2e-05 512 115 1152 393216 48.9518 13.3489 185.417 417.581 665.57 665.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 320 0.000256 512 95 240 4096 8.388 1.70253 1.26717 86.6353 98.2069 98.3654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1140 0.000512 4096 235 1968 32768 6.60864 151.546 209.438 367.637 367.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1310 6.4e-05 4096 460 3648 235008 95.3975 55.6012 2638.1 1675.26 4464.49 4464.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 760 0.000512 2048 215 1584 25600 2.88563 3.46522 55.7582 107.944 170.127 170.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1140 6.4e-05 1024 120 864 284672 23.8433 13.5004 201.582 418.948 658.032 658.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 990 0.000256 1024 230 624 58880 5.95338 3.40902 67.4899 104.581 181.562 181.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 320 0.001024 512 77 528 5376 1.03766 0.446464 1.6481 13.1205 16.3918 16.5019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 940 0.000256 2048 205 1344 60288 9.35459 7.04144 135.54 209.674 361.709 361.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 380 0.000128 2048 50 1872 107520 24.6677 14.3544 260.698 418.893 718.741 718.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 570 3.2e-05 512 115 1152 368640 50.4886 13.1509 143.771 412.577 620.252 620.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 8 48 320 0.000256 512 95 240 0 1.61955 0.004096 83.0689 84.7727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1140 0.000512 4096 235 1968 32736 8.2264 125.583 292.737 426.668 341.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1310 6.4e-05 4096 460 3648 234240 95.3519 55.6004 2178.94 1674.57 4004.6 4004.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 760 0.000512 2048 215 1584 25344 2.87117 3.45446 45.6873 107.307 159.393 159.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1140 6.4e-05 1024 120 864 284160 23.7928 13.4944 166.324 418.832 622.617 622.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 990 0.000256 1024 230 624 58368 5.94864 3.40173 64.6695 104.397 178.544 178.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 320 0.001024 512 77 528 5120 1.04694 0.450496 2.33392 13.0684 17.0422 17.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 940 0.000256 2048 205 1344 60480 9.41926 7.05331 173.651 209.671 399.903 399.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 380 0.000128 2048 50 1872 108160 24.7654 14.4457 475.107 419.038 933.487 933.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 570 3.2e-05 512 115 1152 389120 50.0942 13.4066 275.057 419.012 757.846 758.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 320 0.000256 512 95 240 2560 8.3872 1.6871 0.849152 86.3098 97.4413 97.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1140 0.000512 4096 235 1968 32800 6.62781 228.036 209.601 444.312 444.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1310 6.4e-05 4096 460 3648 235200 95.7879 55.7124 4005.47 1675.94 5833.05 5833.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 760 0.000512 2048 215 1584 25680 2.89747 3.47488 83.377 107.372 197.196 197.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1140 6.4e-05 1024 120 864 285440 23.8541 13.527 302.851 418.987 759.379 759.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 990 0.000256 1024 230 624 59200 5.97021 3.42586 43.7429 104.906 158.176 158.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 320 0.001024 512 77 528 5120 1.0433 0.451072 1.72022 13.1109 16.4668 16.5827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 940 0.000256 2048 205 1344 60160 9.33325 7.0103 113.764 209.124 339.339 339.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 380 0.000128 2048 50 1872 108160 24.6828 14.3757 312.078 419.546 770.812 770.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 570 3.2e-05 512 115 1152 368640 50.4938 13.1579 170.716 412.564 647.198 647.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 4 10 48 320 0.000256 512 95 240 0 1.68976 0.012288 85.1046 86.8853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1140 0.000512 4096 235 1968 32720 8.30275 149.538 294.606 452.57 365.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1310 6.4e-05 4096 460 3648 234880 95.4878 55.6708 2607.79 1677.23 4436.31 4436.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 760 0.000512 2048 215 1584 25600 2.87802 3.46982 54.817 108.811 170.049 170.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1140 6.4e-05 1024 120 864 285440 23.7941 13.5145 198.67 419.494 655.633 655.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 990 0.000256 1024 230 624 58240 5.9233 3.39354 28.6182 104.201 142.266 142.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 320 0.001024 512 77 528 4800 1.06035 0.448512 1.59917 13.136 16.3887 16.4982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 940 0.000256 2048 205 1344 60000 9.3775 7.02096 92.4218 209.228 318.153 318.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 380 0.000128 2048 50 1872 107520 24.7064 14.4079 253.303 417.921 710.465 710.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 570 3.2e-05 512 115 1152 368640 50.5804 13.1789 142.349 412.774 619.155 619.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 10 48 320 0.000256 512 95 240 0 1.68832 0.012096 85.1311 86.9101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1140 0.000512 4096 235 1968 32640 8.29158 121.7 294.414 424.524 337.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1310 6.4e-05 4096 460 3648 234240 95.8239 55.7037 2126.25 1675.72 3953.63 3953.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 760 0.000512 2048 215 1584 25440 2.89997 3.47322 44.7222 105.644 156.814 156.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1140 6.4e-05 1024 120 864 284160 23.7884 13.5118 163.224 417.773 618.457 618.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 990 0.000256 1024 230 624 58560 5.96979 3.41606 23.7435 104.687 137.944 138.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 320 0.001024 512 77 528 5376 1.03229 0.449312 3.28669 13.0868 17.9948 18.1068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 940 0.000256 2048 205 1344 60288 9.36528 7.02874 242.333 209.5 468.333 468.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 380 0.000128 2048 50 1872 107904 24.6776 14.3808 662.057 418.665 1119.91 1120.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 570 3.2e-05 512 115 1152 380928 49.0931 13.1625 370.57 412.492 845.587 845.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 320 0.000256 512 95 240 3072 8.34662 1.68755 1.17597 85.2725 96.6867 96.8446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1140 0.000512 4096 235 1968 32784 6.60685 315.798 209.613 532.06 532.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1310 6.4e-05 4096 460 3648 235008 95.4026 55.6687 5531.25 1675.97 7358.42 7358.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 760 0.000512 2048 215 1584 25632 2.89178 3.48605 116.234 106.774 229.457 229.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1140 6.4e-05 1024 120 864 284928 23.7505 13.6129 427.777 428.361 893.659 893.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 990 0.000256 1024 230 624 59136 5.93907 3.41402 61.8534 104.819 176.152 176.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 320 0.001024 512 77 528 5376 1.03594 0.448832 2.3096 13.1067 17.042 17.1569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 940 0.000256 2048 205 1344 60288 9.35946 7.04707 152.494 209.463 378.471 378.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 380 0.000128 2048 50 1872 107520 24.6657 14.3544 415.636 418.469 873.258 873.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 570 3.2e-05 512 115 1152 368640 50.4316 13.1465 232.438 412.164 708.448 708.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 48 320 0.000256 512 95 240 0 1.61997 0.006144 83.0183 84.7282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1140 0.000512 4096 235 1968 32736 8.22739 199.76 292.475 500.592 415.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1310 6.4e-05 4096 460 3648 234240 95.3712 55.5875 3480.43 1672.86 5304.38 5304.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 760 0.000512 2048 215 1584 25344 2.87546 3.4607 72.7813 105.102 184.29 184.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1140 6.4e-05 1024 120 864 284160 23.7822 13.4901 266.302 418.341 722.072 722.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 990 0.000256 1024 230 624 58368 5.92195 3.40035 38.5265 104.29 152.27 152.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 320 0.001024 512 77 528 4608 1.01808 0.43392 1.86781 12.6281 16.0919 16.2001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 940 0.000256 2048 205 1344 59904 9.35965 7.02259 122.175 209.127 347.791 347.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 380 0.000128 2048 50 1872 107136 24.684 14.4799 334.19 417.655 791.141 791.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 570 3.2e-05 512 115 1152 331776 50.9108 12.8455 170.986 395.795 630.804 630.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 48 320 0.000256 512 95 240 0 1.62355 0.004608 80.5294 82.2388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1140 0.000512 4096 235 1968 32688 8.23491 161.01 290.032 459.403 377.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1310 6.4e-05 4096 460 3648 235008 95.3761 55.6646 2821.99 1675.57 4648.74 4648.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 760 0.000512 2048 215 1584 25344 2.89024 3.47546 58.7057 106.782 171.924 171.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1140 6.4e-05 1024 120 864 283392 23.7943 13.5588 215.943 418.623 672.076 672.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 990 0.000256 1024 230 624 57600 5.92246 3.38566 30.804 103.872 144.114 144.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 320 0.001024 512 77 528 4608 1.02272 0.436192 1.66621 12.6624 15.9289 16.0399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 940 0.000256 2048 205 1344 59904 9.34224 7.00458 104.049 208.679 329.183 329.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 380 0.000128 2048 50 1872 105984 24.7217 14.4462 280.209 416.648 736.16 736.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 570 3.2e-05 512 115 1152 344064 49.5834 12.8383 149.68 395.725 608.099 608.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 12 48 320 0.000256 512 95 240 0 1.62614 0.012288 80.5538 82.2719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1140 0.000512 4096 235 1968 32640 8.23062 136.161 289.995 434.511 352.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1310 6.4e-05 4096 460 3648 233472 95.6308 55.5971 2365.71 1673.27 4190.35 4190.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 760 0.000512 2048 215 1584 25344 2.88125 3.46768 49.9034 107.489 163.815 163.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1140 6.4e-05 1024 120 864 282624 23.7082 14.1822 182.36 416.397 636.804 636.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 990 0.000256 1024 230 624 56832 5.91498 3.37101 25.9785 103.38 138.772 138.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 320 0.001024 512 77 528 5376 1.04966 0.446688 3.16093 13.1358 17.9348 18.0482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 940 0.000256 2048 205 1344 60256 9.39638 7.0472 224.807 209.543 450.902 450.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 380 0.000128 2048 50 1872 107968 24.7483 14.3674 612.306 418.733 1070.29 1070.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 570 3.2e-05 512 115 1152 387072 48.7363 13.2219 350.885 413.869 826.982 827.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 48 320 0.000256 512 95 240 0 1.65472 0.00608 84.3694 86.1106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1140 0.000512 4096 235 1968 32760 8.27171 292.135 293.981 594.514 508.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1310 6.4e-05 4096 460 3648 235200 95.714 55.7009 5107.78 1676.54 6935.88 6936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 760 0.000512 2048 215 1584 25648 2.8984 3.47824 107.227 107.86 221.534 221.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1140 6.4e-05 1024 120 864 284928 23.8324 13.5311 395.723 418.722 851.961 852.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 990 0.000256 1024 230 624 59136 5.94838 3.41814 57.1444 104.844 171.487 171.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 320 0.001024 512 77 528 4480 1.04141 0.44032 2.05229 12.8692 16.5463 16.6631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 940 0.000256 2048 205 1344 60032 9.38064 7.03712 141.161 209.55 367.241 367.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 380 0.000128 2048 50 1872 107520 24.7147 14.3547 385.877 418.595 843.674 843.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 570 3.2e-05 512 115 1152 372736 48.2636 13.0679 222.542 404.011 688.151 688.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 320 0.001024 512 77 528 4032 1.06237 0.442368 1.62432 12.8981 16.1695 16.2816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 940 0.000256 2048 205 1344 59808 9.41917 7.05558 115.627 209.625 341.833 341.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 380 0.000128 2048 50 1872 107520 24.83 14.4219 317.735 418.596 775.723 775.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 570 3.2e-05 512 115 1152 344064 51.5995 13.0818 167.04 403.942 635.939 636.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 48 320 0.000256 512 95 240 0 1.65888 0.005568 82.8151 84.5599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1140 0.000512 4096 235 1968 32592 8.26118 152.025 291.851 452.262 367.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1310 6.4e-05 4096 460 3648 233856 95.9205 55.7153 2654.94 1672.98 4479.69 4479.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 760 0.000512 2048 215 1584 25200 2.88019 3.45347 55.6186 107.032 169.058 169.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1140 6.4e-05 1024 120 864 284928 23.8371 13.5301 204.863 418.373 660.759 660.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 990 0.000256 1024 230 624 59136 5.96509 3.42989 30.1252 104.886 144.537 144.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 320 0.001024 512 77 528 3584 1.01562 0.426176 1.6264 12.3511 15.562 15.6712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 940 0.000256 2048 205 1344 59136 9.27894 6.94819 103.319 207.611 327.263 327.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 380 0.000128 2048 50 1872 107520 24.6965 14.3319 286.281 419.23 744.668 744.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 570 3.2e-05 512 115 1152 344064 46.9231 12.6337 151.244 385.171 596.241 596.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 320 0.001024 512 77 528 5632 1.04541 0.451936 3.29421 13.3805 18.312 18.4222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 940 0.000256 2048 205 1344 60160 9.34986 7.01312 216.792 209.234 442.499 442.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 380 0.000128 2048 50 1872 108032 24.6909 14.3811 593.752 419.482 1052.44 1052.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 570 3.2e-05 512 115 1152 393216 48.9575 13.3492 347.268 418.102 827.973 828.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 320 0.000256 512 95 240 4096 8.38387 1.70243 1.32598 86.8197 98.437 98.5971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1140 0.000512 4096 235 1968 32768 6.60128 279.975 209.663 496.284 496.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1310 6.4e-05 4096 460 3648 235008 95.3701 55.5952 4938.86 1677.44 6767.41 6767.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 760 0.000512 2048 215 1584 25600 2.88592 3.488 104.068 107.793 218.307 218.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1140 6.4e-05 1024 120 864 284672 23.8229 13.5639 381.093 419.644 838.282 838.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 990 0.000256 1024 230 624 58880 5.92723 3.40832 54.9492 104.694 169.106 169.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 320 0.001024 512 77 528 4096 1.03184 0.434176 1.8511 12.6172 16.0752 16.1874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 940 0.000256 2048 205 1344 59904 9.3935 7.03693 146.45 209.258 372.246 372.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 380 0.000128 2048 50 1872 107520 24.6588 14.3892 382.744 417.961 839.883 839.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 570 3.2e-05 512 115 1152 393216 48.9575 13.3482 224.758 417.821 705.153 705.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 48 320 0.000256 512 95 240 0 1.62611 0.004224 83.8921 85.6044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1140 0.000512 4096 235 1968 32640 8.23501 180.82 293.057 482.237 396.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1310 6.4e-05 4096 460 3648 234496 95.5316 55.5848 3178.7 1676.16 5006.11 5006.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 760 0.000512 2048 215 1584 25600 2.89053 3.47549 67.8621 107.888 182.187 182.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1140 6.4e-05 1024 120 864 282624 23.8738 13.4936 244.063 417.805 699.389 699.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 990 0.000256 1024 230 624 58368 5.95139 3.40173 35.5459 104.698 149.728 149.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 320 0.001024 512 77 528 4608 1.02608 0.435104 1.82182 12.6593 16.084 16.1962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 940 0.000256 2048 205 1344 59904 9.31811 7.12109 117.993 208.738 343.278 343.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 380 0.000128 2048 50 1872 105984 24.7367 14.3805 316.367 416.76 772.376 772.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 570 3.2e-05 512 115 1152 344064 49.5806 12.8348 158.525 395.839 617.045 617.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 48 320 0.000256 512 95 240 0 1.62797 0.004768 80.5683 82.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1140 0.000512 4096 235 1968 32640 8.23501 151.786 290.076 450.22 367.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1310 6.4e-05 4096 460 3648 233472 95.6253 55.5926 2651.21 1673.76 4476.33 4476.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 760 0.000512 2048 215 1584 25344 2.8831 3.46899 56.3783 108.577 171.376 171.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1140 6.4e-05 1024 120 864 282624 23.7124 13.4494 206.066 417.911 661.289 661.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 990 0.000256 1024 230 624 56832 5.92112 3.36979 29.524 103.412 142.357 142.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 320 0.001024 512 77 528 4096 1.04141 0.43568 1.8127 12.7009 16.131 16.2411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 940 0.000256 2048 205 1344 59392 9.39754 7.05197 102.748 209.595 328.903 328.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 380 0.000128 2048 50 1872 106496 24.7784 14.3313 280.376 418.313 737.932 738.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 570 3.2e-05 512 115 1152 327680 51.4633 17.6811 132.94 395.884 598.242 598.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 320 0.001024 512 77 528 5184 1.03312 0.446336 3.2144 12.9735 17.8117 17.9191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 940 0.000256 2048 205 1344 60480 9.41686 7.13158 213.313 209.852 439.823 439.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 380 0.000128 2048 50 1872 108288 24.7423 14.3891 582.101 419.301 1040.66 1040.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 570 3.2e-05 512 115 1152 368640 49.6377 13.0765 322.147 408.453 793.596 793.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 48 320 0.000256 512 95 240 0 1.62109 0.0048 82.5588 84.2655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1140 0.000512 4096 235 1968 32760 8.23062 281.59 292.262 582.205 497.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1310 6.4e-05 4096 460 3648 235008 95.72 55.6961 4930.75 1676.3 6758.6 6758.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 760 0.000512 2048 215 1584 25488 2.89178 3.46486 102.116 107.639 216.185 216.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1140 6.4e-05 1024 120 864 284544 23.8889 13.5183 368.393 419.208 825.169 825.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 990 0.000256 1024 230 624 58752 5.94813 3.41453 53.5211 107.793 170.804 170.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 320 0.001024 512 77 528 4608 1.01661 0.436224 2.17376 12.7475 16.5146 16.6299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 940 0.000256 2048 205 1344 59904 9.36749 7.13162 148.215 211.139 375.96 376.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 380 0.000128 2048 50 1872 107136 24.6632 14.3606 402.319 421.689 863.16 863.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 570 3.2e-05 512 115 1152 331776 50.8986 12.841 202.017 399.615 665.636 665.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 48 320 0.000256 512 95 240 0 1.62202 0.005408 80.9962 82.7007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1140 0.000512 4096 235 1968 32688 8.2392 194.453 292.518 495.333 412.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1310 6.4e-05 4096 460 3648 235008 95.406 55.6494 3395.73 1691.88 5238.81 5238.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 760 0.000512 2048 215 1584 25344 2.89149 3.47341 70.2649 107.793 184.497 184.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1140 6.4e-05 1024 120 864 283392 23.7889 13.5803 256.451 421.509 715.485 715.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 990 0.000256 1024 230 624 57600 5.92282 3.38944 36.6804 104.858 150.98 151.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 320 0.001024 512 77 528 5184 1.04486 0.446464 2.20112 13.0763 16.9109 17.0194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 940 0.000256 2048 205 1344 59616 9.42618 7.03488 124.922 209.461 350.95 351.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 380 0.000128 2048 50 1872 107136 24.7968 14.3928 340.963 418.144 798.425 798.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 570 3.2e-05 512 115 1152 331776 53.9797 13.0789 171.546 408.492 647.367 647.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 320 0.001024 512 77 528 4608 1.02496 0.437632 2.20314 12.7254 16.5384 16.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 940 0.000256 2048 205 1344 58752 9.31235 6.97664 123.324 207.926 347.646 347.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 380 0.000128 2048 50 1872 105984 24.528 14.301 337.828 414.917 791.706 791.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 570 3.2e-05 512 115 1152 294912 54.9404 12.8406 151.599 395.827 615.477 615.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 48 320 0.000256 512 95 240 0 1.6225 0.0048 80.622 82.3326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1140 0.000512 4096 235 1968 32544 8.22525 166.198 290.092 464.642 382.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1310 6.4e-05 4096 460 3648 232704 95.3997 55.5348 2845.99 1669.83 4666.9 4667.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 760 0.000512 2048 215 1584 24768 2.87446 3.45907 58.9028 104.821 170.131 170.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1140 6.4e-05 1024 120 864 281088 23.6138 13.4936 214.7 414.502 666.47 666.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 990 0.000256 1024 230 624 55296 5.91917 3.33757 30.53 102.499 142.418 142.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 320 0.001024 512 77 528 5120 1.03981 0.448512 3.00986 13.1045 17.7457 17.8563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 940 0.000256 2048 205 1344 60160 9.33741 7.01427 210.265 209.085 435.806 435.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 380 0.000128 2048 50 1872 108160 24.6867 14.3845 576.824 419.453 1035.48 1035.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 570 3.2e-05 512 115 1152 368640 50.5314 13.1725 315.47 412.533 791.965 792.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 48 320 0.000256 512 95 240 0 1.68714 0.005504 84.1838 85.9543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1140 0.000512 4096 235 1968 32720 8.29514 277.305 293.637 579.357 493.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1310 6.4e-05 4096 460 3648 234880 95.5066 55.6727 4880.07 1676.88 6708.26 6708.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 760 0.000512 2048 215 1584 25600 2.88218 3.46976 101.137 107.725 215.287 215.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1140 6.4e-05 1024 120 864 285440 23.7662 13.5168 364.364 419.436 821.245 821.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 990 0.000256 1024 230 624 58240 5.92742 3.38944 52.4384 104.179 166.063 166.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 320 0.001024 512 77 528 5120 1.04858 0.44864 2.38803 13.1651 17.1959 17.3057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 940 0.000256 2048 205 1344 59520 9.32893 6.98032 149.346 208.477 374.24 374.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 380 0.000128 2048 50 1872 106240 24.6165 14.3038 406.352 416.316 861.723 861.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 570 3.2e-05 512 115 1152 368640 50.4469 13.1494 226.59 412.623 703.086 703.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 320 0.001024 512 77 528 3840 1.08512 0.450464 1.97219 13.2139 16.8649 16.9759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 940 0.000256 2048 205 1344 59520 9.38198 7.03235 124.082 209.554 350.158 350.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 380 0.000128 2048 50 1872 107520 24.6616 14.356 339.968 418.265 797.384 797.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 570 3.2e-05 512 115 1152 368640 50.5157 13.1671 189.531 412.694 666.175 666.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 48 320 0.000256 512 95 240 0 1.6896 0.004608 85.2132 86.9892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1140 0.000512 4096 235 1968 32400 8.25869 162.329 293.866 464.578 377.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1310 6.4e-05 4096 460 3648 232320 95.6249 55.5964 2833.19 1671.26 4655.8 4655.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 760 0.000512 2048 215 1584 24960 2.85555 3.41914 58.8758 104.26 169.481 169.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1140 6.4e-05 1024 120 864 284160 23.7501 13.5025 217.648 417.958 673.019 673.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 990 0.000256 1024 230 624 57600 5.90186 3.37738 31.0996 103.572 144.077 144.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 320 0.001024 512 77 528 2560 1.05011 0.427584 1.9503 12.4015 15.9701 16.0829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 940 0.000256 2048 205 1344 58880 9.28218 7.09523 114.76 207.013 338.265 338.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 380 0.000128 2048 50 1872 104960 24.5039 14.3049 311.413 412.966 763.323 763.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 570 3.2e-05 512 115 1152 327680 48.8917 12.6431 157.104 384.931 603.848 604.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 320 0.001024 512 77 500 5120 1.05603 0.451136 2.45392 13.2506 17.357 17.4709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 940 0.000256 2048 205 1350 60032 9.38038 7.03725 186.852 209.826 413.199 413.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 380 0.000128 2048 50 1850 107776 24.7012 14.4113 504.765 419.43 963.437 963.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 570 3.2e-05 512 115 1200 417792 46.0526 13.326 327.538 418.043 805.229 805.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 320 0.001024 512 77 500 5120 1.06054 0.452608 1.82237 13.2678 16.7442 16.8571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 940 0.000256 2048 205 1350 59648 9.36874 7.01386 154.926 209.208 380.625 380.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 380 0.000128 2048 50 1850 107520 24.7535 14.4509 320.411 419.608 779.359 779.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 570 3.2e-05 512 115 1200 409600 47.0679 13.3257 208.842 417.964 687.467 687.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 320 0.001024 512 77 500 4608 1.06051 0.448768 1.55622 13.1107 16.3174 16.4311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 940 0.000256 2048 205 1350 59904 9.36851 7.03264 139.559 209.515 365.582 365.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 380 0.000128 2048 50 1850 107520 24.6812 14.3412 263.528 418.572 721.254 721.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 570 3.2e-05 512 115 1200 393216 47.6574 13.1264 165.627 412.455 639.138 639.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 320 0.001024 512 77 500 4800 1.05875 0.448544 2.18816 13.0833 16.9168 17.0283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 940 0.000256 2048 205 1350 60000 9.42077 7.17619 175.631 209.85 402.189 402.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 380 0.000128 2048 50 1850 107520 24.8572 14.377 468.862 419.388 927.623 927.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 570 3.2e-05 512 115 1200 419840 46.238 13.3851 312.026 419.359 791.278 791.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 10 50 320 0.000256 512 95 250 0 1.68755 0.005536 89.589 91.3616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1140 0.000512 4096 235 2000 32720 8.30874 232.713 299.488 540.635 449.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1310 6.4e-05 4096 460 3650 236160 95.6933 55.7036 4027.65 1676.84 5856.02 5856.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 760 0.000512 2048 215 1600 25360 2.89866 3.46736 84.0335 107.107 197.581 197.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1140 6.4e-05 1024 120 850 285440 23.8402 13.5455 302.308 419.405 759.26 759.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 990 0.000256 1024 230 650 58560 5.98522 3.42387 45.3866 104.995 159.923 160.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 320 0.001024 512 77 500 4480 1.05869 0.45056 1.58166 13.0976 16.3288 16.4401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 940 0.000256 2048 205 1350 59520 9.35437 7.0104 112.291 208.913 337.676 337.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 380 0.000128 2048 50 1850 107520 24.7734 14.3691 301.831 419.13 760.232 760.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 570 3.2e-05 512 115 1200 409600 45.7854 13.1408 195.354 412.17 666.72 666.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 4 10 50 320 0.000256 512 95 250 0 1.68371 0.012288 87.1988 88.9718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1140 0.000512 4096 235 2000 32640 8.2969 149.729 296.609 454.755 365.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1310 6.4e-05 4096 460 3650 236160 95.2784 55.6777 2589.52 1675.59 4416.2 4416.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 760 0.000512 2048 215 1600 25280 2.88102 3.46048 54.2204 107.709 168.342 168.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1140 6.4e-05 1024 120 850 285440 23.772 13.7067 195.219 419.032 651.883 651.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 990 0.000256 1024 230 650 57600 5.95197 3.39354 29.0136 104.107 142.592 142.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 320 0.001024 512 77 500 4800 1.06093 0.450336 1.52333 13.1357 16.3132 16.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 940 0.000256 2048 205 1350 59520 9.39088 7.02506 93.6667 209.201 319.391 319.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 380 0.000128 2048 50 1850 106560 24.8104 14.5347 249.818 417.882 707.173 707.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 570 3.2e-05 512 115 1200 399360 47.0969 13.1629 160.638 412.552 633.717 633.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 10 50 320 0.000256 512 95 250 0 1.69174 0.011872 87.2694 89.0523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1140 0.000512 4096 235 2000 32640 8.304 124.715 297.073 430.213 341.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1310 6.4e-05 4096 460 3650 235200 95.6724 55.7076 2154.5 1675.53 3981.54 3981.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 760 0.000512 2048 215 1600 25200 2.90115 3.4752 45.2744 106.683 158.407 158.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1140 6.4e-05 1024 120 850 284160 23.7953 13.5291 163.417 417.732 618.634 618.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 990 0.000256 1024 230 650 57600 6.01392 3.41453 24.4563 104.672 138.685 138.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 320 0.001024 512 77 500 3840 1.07725 0.450272 1.33085 13.1645 16.1652 16.2754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 940 0.000256 2048 205 1350 58880 9.33472 6.98147 116.02 208.428 340.873 340.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 380 0.000128 2048 50 1850 106240 24.6032 14.338 214.687 416.217 669.97 670.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 570 3.2e-05 512 115 1200 409600 45.7385 13.1308 141.756 412.519 613.411 613.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 320 0.001024 512 77 500 4992 1.04621 0.448512 2.96301 13.083 17.6838 17.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 940 0.000256 2048 205 1350 59904 9.37488 7.08829 239.261 209.516 465.346 465.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 380 0.000128 2048 50 1850 107520 24.7046 14.3607 639.488 418.624 1097.31 1097.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 570 3.2e-05 512 115 1200 405504 46.1615 13.1482 403.355 417.142 880.077 880.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 12 50 320 0.000256 512 95 250 0 1.6849 0.005888 87.2099 88.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1140 0.000512 4096 235 2000 32688 8.30403 314.63 296.838 619.897 530.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1310 6.4e-05 4096 460 3650 235776 95.2936 55.6564 5472.25 1676.39 7299.74 7299.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 760 0.000512 2048 215 1600 25440 2.89178 3.46816 114.91 107.815 229.156 229.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1140 6.4e-05 1024 120 850 284928 23.7748 13.5373 417.695 422.978 879.843 879.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 990 0.000256 1024 230 650 58368 5.96982 3.41402 62.3746 104.811 176.705 176.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 320 0.001024 512 77 500 4608 1.06214 0.448416 2.01549 13.1164 16.7853 16.8964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 940 0.000256 2048 205 1350 59904 9.37866 7.02957 149.682 209.626 375.825 375.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 380 0.000128 2048 50 1850 107520 24.6892 14.5556 399.692 418.792 857.86 857.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 570 3.2e-05 512 115 1200 393216 47.667 13.1252 250.535 412.472 724.067 724.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 320 0.001024 512 77 500 3456 1.04656 0.436256 1.48352 12.6296 15.7361 15.8458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 940 0.000256 2048 205 1350 59328 9.36496 7.02371 120.912 209.149 346.552 346.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 380 0.000128 2048 50 1850 107136 24.6838 14.3776 325.118 417.661 781.971 782.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 570 3.2e-05 512 115 1200 368640 46.7435 15.7695 192.677 395.796 651.253 651.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 320 0.001024 512 77 500 3072 1.06106 0.436128 1.46195 12.6668 15.7701 15.8785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 940 0.000256 2048 205 1350 59136 9.36173 7.00758 102.411 208.853 327.74 327.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 380 0.000128 2048 50 1850 105984 24.7086 14.338 273.888 417.18 730.245 730.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 570 3.2e-05 512 115 1200 344064 49.5589 12.8143 153.772 396.052 612.466 612.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 320 0.001024 512 77 500 4928 1.05869 0.447072 2.78093 13.1241 17.5487 17.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 940 0.000256 2048 205 1350 59808 9.40989 7.0385 219.399 209.343 445.304 445.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 380 0.000128 2048 50 1850 107520 24.802 14.3926 587.243 418.371 1044.95 1045.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 570 3.2e-05 512 115 1200 415744 45.4126 13.1973 380.77 413.534 853.192 853.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 320 0.001024 512 77 500 4480 1.04336 0.44016 1.90832 12.8761 16.4055 16.5191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 940 0.000256 2048 205 1350 59584 9.38858 7.04867 139.256 209.718 365.52 365.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 380 0.000128 2048 50 1850 107520 24.7103 14.42 373.661 418.926 831.845 831.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 570 3.2e-05 512 115 1200 401408 44.981 13.0457 244.756 404.367 707.427 707.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 320 0.001024 512 77 500 4032 1.05811 0.44368 1.64749 13.0254 16.3164 16.4273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 940 0.000256 2048 205 1350 59808 9.41968 7.0656 114.639 211.726 342.954 343.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 380 0.000128 2048 50 1850 107520 24.7995 14.3946 307.362 422.79 769.475 769.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 570 3.2e-05 512 115 1200 387072 46.6565 13.0503 191.423 407.95 659.35 659.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 320 0.001024 512 77 500 3584 1.0153 0.425376 1.65536 12.3471 15.5868 15.7004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 940 0.000256 2048 205 1350 58240 9.30406 6.9591 101.358 207.59 325.32 325.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 380 0.000128 2048 50 1850 107520 24.6907 14.3319 277.185 419.184 735.522 735.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 570 3.2e-05 512 115 1200 344064 46.939 12.6148 153.041 385.131 597.991 598.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 320 0.001024 512 77 500 5120 1.06218 0.450624 2.93526 13.2595 17.8492 17.9619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 940 0.000256 2048 205 1350 59648 9.36669 7.01267 217.281 209.052 442.822 442.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 380 0.000128 2048 50 1850 107520 24.7546 14.3799 583.223 419.099 1041.59 1041.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 570 3.2e-05 512 115 1200 409600 47.097 13.3284 376.274 417.704 854.67 854.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 320 0.001024 512 77 500 4096 1.03277 0.434304 1.75507 12.6265 15.9848 16.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 940 0.000256 2048 205 1350 59392 9.38477 7.02275 140.659 209.416 366.591 366.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 380 0.000128 2048 50 1850 106496 24.7677 14.4609 374.844 418.284 832.481 832.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 570 3.2e-05 512 115 1200 393216 48.952 13.338 232.147 418.086 712.794 712.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 320 0.001024 512 77 500 3072 1.06118 0.434432 1.62163 12.6655 15.923 16.0358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 940 0.000256 2048 205 1350 59136 9.35491 7.00294 119.34 208.735 344.537 344.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 380 0.000128 2048 50 1850 105984 24.7238 14.4007 316.592 416.765 772.612 772.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 570 3.2e-05 512 115 1200 344064 49.5683 12.8102 171.643 395.837 630.124 630.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 320 0.001024 512 77 500 4096 1.0385 0.437408 1.97034 12.7132 16.3043 16.4188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 940 0.000256 2048 205 1350 59392 9.38509 7.29306 105.753 209.765 332.296 332.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 380 0.000128 2048 50 1850 106496 24.7686 14.3896 281.541 418.634 739.463 739.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 570 3.2e-05 512 115 1200 327680 51.4703 12.8159 141.728 396.202 602.481 602.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 320 0.001024 512 77 500 4608 1.05235 0.444416 2.74893 12.9724 17.3557 17.4635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 940 0.000256 2048 205 1350 59904 9.42256 7.06794 224.055 209.818 450.469 450.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 380 0.000128 2048 50 1850 107712 24.8106 14.3606 597.857 419.235 1056.39 1056.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 570 3.2e-05 512 115 1200 405504 45.3936 13.0601 382.78 408.392 849.897 850.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 320 0.001024 512 77 500 3456 1.04304 0.436224 1.8336 12.6413 16.0971 16.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 940 0.000256 2048 205 1350 59328 9.3896 7.02669 158.057 209.265 383.844 383.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 380 0.000128 2048 50 1850 107136 24.674 14.3986 424.164 417.95 881.322 881.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 570 3.2e-05 512 115 1200 368640 46.735 12.8323 247.779 396.2 703.812 704.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 320 0.001024 512 77 500 3456 1.09206 0.447456 1.93888 13.0789 16.7 16.8079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 940 0.000256 2048 205 1350 59616 9.40387 7.05034 130.781 209.46 356.8 356.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 380 0.000128 2048 50 1850 107136 24.7857 14.4079 349.295 418.141 806.757 806.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 570 3.2e-05 512 115 1200 387072 47.62 13.0619 216.398 408.49 685.843 686.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 320 0.001024 512 77 500 2304 1.08669 0.437408 1.92003 12.7238 16.3058 16.4188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 940 0.000256 2048 205 1350 58752 9.31875 7.0121 123.438 207.937 347.814 347.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 380 0.000128 2048 50 1850 105984 24.5231 14.3606 330.202 414.895 784.115 784.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 570 3.2e-05 512 115 1200 368640 46.7135 12.8207 194.783 395.848 650.432 650.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 320 0.001024 512 77 500 2880 1.01658 0.415744 2.06 12.012 15.6475 15.7573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 940 0.000256 2048 205 1350 59040 9.44848 7.05062 114.759 209.87 341.231 341.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 380 0.000128 2048 50 1850 106560 24.8806 14.4873 303.195 418.572 761.263 761.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 570 3.2e-05 512 115 1200 276480 51.8061 11.8981 134.892 371.53 570.397 570.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 320 0.001024 512 77 500 4480 1.05747 0.4496 2.67008 13.0964 17.4213 17.5329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 940 0.000256 2048 205 1350 59520 9.35898 7.01514 214.276 208.948 439.711 439.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 380 0.000128 2048 50 1850 107520 24.7733 14.4589 577.971 419.201 1036.54 1036.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 570 3.2e-05 512 115 1200 409600 45.7943 13.1421 376.132 412.288 847.637 847.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 50 320 0.000256 512 95 250 0 1.6857 0.005536 87.2897 89.0644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1140 0.000512 4096 235 2000 32640 8.30483 286.501 296.787 591.729 502.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1310 6.4e-05 4096 460 3650 236160 95.267 55.7 4974.52 1675.87 6801.5 6801.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 760 0.000512 2048 215 1600 25280 2.88029 3.46624 103.445 105.775 215.641 215.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1140 6.4e-05 1024 120 850 285440 23.782 13.5318 376.635 419.169 833.283 833.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 990 0.000256 1024 230 650 57600 5.94698 3.39149 55.4096 104.123 169.007 169.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 320 0.001024 512 77 500 3840 1.07738 0.45056 1.9903 13.15 16.8132 16.9255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 940 0.000256 2048 205 1350 58880 9.3272 6.97549 147.871 208.28 372.558 372.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 380 0.000128 2048 50 1850 106240 24.6106 14.3601 395.539 415.912 850.551 850.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 570 3.2e-05 512 115 1200 409600 45.7508 13.1317 259.053 412.411 730.616 730.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 320 0.001024 512 77 500 3840 1.08198 0.448448 2.08214 13.2034 16.9585 17.0696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 940 0.000256 2048 205 1350 59520 9.39094 7.03402 126.022 209.383 351.94 352.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 380 0.000128 2048 50 1850 105600 24.8349 14.4852 332.831 417.912 790.197 790.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 570 3.2e-05 512 115 1200 368640 50.4909 13.1489 198.47 412.345 674.723 674.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 50 320 0.000256 512 95 250 0 1.6896 0.004512 87.3175 89.0867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1140 0.000512 4096 235 2000 32400 8.2888 166.808 296.33 471.543 382.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1310 6.4e-05 4096 460 3650 234240 95.339 55.5931 2923.78 1670.2 4745.05 4745.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 760 0.000512 2048 215 1600 24480 2.86198 3.41734 59.4327 107.322 173.111 173.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1140 6.4e-05 1024 120 850 284160 23.7383 13.5164 218.627 418.96 674.998 675.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 990 0.000256 1024 230 650 55680 5.98131 3.37875 31.9686 103.475 144.937 145.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 320 0.001024 512 77 500 2560 1.05101 0.428256 1.91286 12.4103 15.9404 16.0506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 940 0.000256 2048 205 1350 57600 9.31792 6.98288 113.354 207.165 336.924 337.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 380 0.000128 2048 50 1850 104960 24.5181 14.2787 307.187 413.262 759.374 759.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 570 3.2e-05 512 115 1200 327680 48.8603 12.6169 163.337 385.195 610.277 610.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 20 50 320 0.001024 512 77 500 0 0.386112 0.015904 11.1355 11.6226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 940 0.000256 2048 205 1350 57600 9.34003 7.35341 109.339 218.519 344.736 333.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 380 0.000128 2048 50 1850 102400 24.7531 14.3759 287.463 413.489 740.215 740.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 570 3.2e-05 512 115 1200 409600 45.7847 13.1472 194.694 412.744 666.641 666.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 20 50 320 0.000256 512 95 250 0 1.69024 0.005984 88.5518 90.3281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1140 0.000512 4096 235 2000 32000 8.23414 147.064 296.427 451.849 361.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1310 6.4e-05 4096 460 3650 233600 95.3369 55.5181 2565.4 1668.48 4384.86 4384.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 760 0.000512 2048 215 1600 24800 2.87126 3.44467 54.3498 107.671 168.409 168.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1140 6.4e-05 1024 120 850 275200 23.9922 13.4097 189.245 412.966 639.78 639.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 990 0.000256 1024 230 650 54400 6.07936 3.38442 27.4123 103.762 140.765 140.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 320 0.001024 512 77 540 3072 1.10269 0.452704 1.60387 13.2443 16.5496 16.6596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 940 0.000256 2048 205 1380 59520 9.39197 7.04307 175.341 209.779 401.659 401.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 380 0.000128 2048 50 1860 107008 24.7333 14.3382 465.814 419.267 924.281 924.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 570 3.2e-05 512 115 1200 409600 47.0688 13.3395 295.122 417.871 773.674 773.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 320 0.001024 512 77 540 3072 1.11309 0.452448 1.29152 13.2606 16.2588 16.3758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 940 0.000256 2048 205 1380 59136 9.37859 7.01197 114.943 209.05 340.489 340.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 380 0.000128 2048 50 1860 107008 24.7744 14.3651 306.485 419.095 764.849 764.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 570 3.2e-05 512 115 1200 409600 47.073 13.3503 193.537 417.658 671.884 672.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 320 0.001024 512 77 540 2304 1.11651 0.446368 1.08822 13.1176 15.9093 16.0233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 940 0.000256 2048 205 1380 59136 9.38941 7.02928 127.332 209.63 353.486 353.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 380 0.000128 2048 50 1860 106752 24.7182 14.3458 247.579 418.807 705.582 705.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 570 3.2e-05 512 115 1200 393216 47.6597 13.1482 154.006 412.491 627.576 627.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 320 0.001024 512 77 540 2048 1.08483 0.434144 1.12422 12.6102 15.3964 15.5064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 940 0.000256 2048 205 1380 58880 9.39578 7.03888 115.397 209.166 341.098 341.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 380 0.000128 2048 50 1860 106496 24.7658 14.3606 214.355 417.784 671.394 671.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 570 3.2e-05 512 115 1200 393216 48.978 13.3534 132.742 417.59 612.935 613.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 320 0.001024 512 77 540 2880 1.10426 0.450304 1.88259 13.0826 16.6641 16.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 940 0.000256 2048 205 1380 59520 9.43024 7.08794 242.638 209.851 469.112 469.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 380 0.000128 2048 50 1860 106880 24.8834 14.3786 644.242 419.39 1103.03 1103.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 570 3.2e-05 512 115 1200 409600 47.4265 13.409 399.272 419.419 879.807 880
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 320 0.001024 512 77 540 2560 1.1087 0.44768 1.32077 13.1062 16.1284 16.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 940 0.000256 2048 205 1380 59200 9.36154 7.0151 150.609 208.948 376.047 376.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 380 0.000128 2048 50 1860 106880 24.796 14.4354 401.827 419.19 860.381 860.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 570 3.2e-05 512 115 1200 389120 48.259 13.1662 244.544 412.238 718.49 718.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 320 0.001024 512 77 540 2880 1.10976 0.447328 1.4825 13.1369 16.323 16.4316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 940 0.000256 2048 205 1380 59040 9.41427 7.02298 122.231 209.203 347.978 348.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 380 0.000128 2048 50 1860 105600 24.8969 14.3607 324.114 417.877 781.381 781.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 570 3.2e-05 512 115 1200 399360 47.0787 13.1812 205.787 412.553 678.868 679.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 320 0.001024 512 77 540 2560 1.11085 0.448704 1.45818 13.1572 16.3202 16.4291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 940 0.000256 2048 205 1380 58880 9.32858 6.97958 103.474 208.417 328.303 328.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 380 0.000128 2048 50 1860 104960 24.7442 14.3229 273.268 416.194 728.66 728.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 570 3.2e-05 512 115 1200 368640 50.4688 13.1498 162.225 412.502 638.612 638.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 320 0.001024 512 77 540 2688 1.10371 0.448064 1.73325 13.0747 16.5021 16.6134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 940 0.000256 2048 205 1380 59328 9.38784 7.02512 221.362 209.347 447.23 447.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 380 0.000128 2048 50 1860 106752 24.7833 14.4014 588.61 418.361 1046.28 1046.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 570 3.2e-05 512 115 1200 405504 46.177 13.1604 362.082 412.204 833.893 834.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 320 0.001024 512 77 540 2304 1.11779 0.44704 1.34554 13.1219 16.1709 16.2852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 940 0.000256 2048 205 1380 59136 9.38845 7.04512 138.851 209.655 365.049 365.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 380 0.000128 2048 50 1860 106752 24.7393 14.3324 371.087 418.848 829.135 829.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 570 3.2e-05 512 115 1200 393216 47.6526 13.1401 234.439 412.541 708.045 708.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 320 0.001024 512 77 540 1152 1.10608 0.433312 1.19974 12.6321 15.5106 15.6177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 940 0.000256 2048 205 1380 58752 9.38893 7.02922 113.166 209.119 338.815 338.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 380 0.000128 2048 50 1860 105984 24.7725 14.4279 302.78 417.655 759.768 759.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 570 3.2e-05 512 115 1200 368640 46.7254 12.8409 178.183 395.804 633.827 634.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 320 0.001024 512 77 540 1536 1.10371 0.4336 1.40966 12.6722 15.7612 15.8727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 940 0.000256 2048 205 1380 58368 9.37491 7.07104 102.563 208.909 328.023 328.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 380 0.000128 2048 50 1860 105984 24.7322 14.3707 274.201 417.101 730.537 730.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 570 3.2e-05 512 115 1200 344064 49.5894 12.8401 148.614 396.161 607.474 607.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 320 0.001024 512 77 540 1920 1.13139 0.448608 1.58342 13.2063 16.5156 16.6293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 940 0.000256 2048 205 1380 58560 9.43149 7.1041 88.768 209.355 314.765 314.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 380 0.000128 2048 50 1860 105600 24.8388 14.3852 236.667 417.859 693.878 693.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 570 3.2e-05 512 115 1200 368640 50.5023 13.1653 139.385 412.291 615.616 615.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 320 0.001024 512 77 540 2688 1.1129 0.449184 1.79232 13.1309 16.6313 16.7404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 940 0.000256 2048 205 1380 59360 9.43053 7.10666 212.32 209.524 438.491 438.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 380 0.000128 2048 50 1860 106624 24.8827 14.3872 561.506 418.697 1019.61 1019.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 570 3.2e-05 512 115 1200 401408 47.1027 13.2214 354.161 413.887 828.642 828.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 320 0.001024 512 77 540 1792 1.10675 0.438272 1.2985 12.8634 15.8507 15.9662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 940 0.000256 2048 205 1380 59136 9.41021 7.24563 135.029 209.497 361.291 361.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 380 0.000128 2048 50 1860 106624 24.7896 14.4093 358.062 418.477 815.866 815.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 570 3.2e-05 512 115 1200 372736 48.2446 13.0662 210.488 403.9 675.961 676.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 320 0.001024 512 77 540 1344 1.13424 0.442368 1.35069 12.8967 15.9609 16.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 940 0.000256 2048 205 1380 59136 9.44586 7.12499 113.669 209.618 339.964 340.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 380 0.000128 2048 50 1860 106176 24.9099 14.3708 299.842 418.586 757.84 757.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 570 3.2e-05 512 115 1200 387072 46.6622 13.0797 184.842 403.9 648.756 648.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 60 320 0.001024 512 77 540 0 0.424128 0.015744 12.306 12.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 940 0.000256 2048 205 1380 58240 9.3079 7.38301 97.9261 219.9 334.703 321.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 380 0.000128 2048 50 1860 105728 24.8481 14.3395 262.664 419.194 721.177 721.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 570 3.2e-05 512 115 1200 344064 46.9574 12.6185 143.768 385.141 588.76 588.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 14 60 320 0.001024 512 77 540 0 0.424416 0.015968 12.3293 12.8575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 940 0.000256 2048 205 1380 58240 9.40067 7.40605 87.0844 220.499 324.577 311.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 380 0.000128 2048 50 1860 105280 24.7926 14.328 231.172 415.379 685.803 685.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 570 3.2e-05 512 115 1200 358400 45.521 12.6359 133.281 384.85 576.561 576.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 320 0.001024 512 77 540 3072 1.11254 0.454016 2.00077 13.2604 16.9698 17.0824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 940 0.000256 2048 205 1380 59136 9.38518 7.01235 199.81 209.045 425.361 425.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 380 0.000128 2048 50 1860 107008 24.7712 14.3427 534.724 419.088 993.054 993.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 570 3.2e-05 512 115 1200 409600 47.0652 13.345 339.235 417.707 817.626 817.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 320 0.001024 512 77 540 2048 1.0856 0.4328 1.44947 12.61 15.723 15.8339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 940 0.000256 2048 205 1380 58880 9.40627 7.09632 136.198 209.181 361.988 362.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 380 0.000128 2048 50 1860 106496 24.774 14.3852 363.547 417.796 820.637 820.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 570 3.2e-05 512 115 1200 393216 48.9755 13.3478 214.913 417.613 695.121 695.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 320 0.001024 512 77 540 1536 1.10326 0.432576 1.50755 12.6702 15.8553 15.9661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 940 0.000256 2048 205 1380 58368 9.37782 7.01037 113.227 208.91 338.629 338.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 380 0.000128 2048 50 1860 105984 24.7292 14.3428 301.642 417.095 757.939 758.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 570 3.2e-05 512 115 1200 344064 49.6025 12.8313 156.069 396.159 614.923 615.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 320 0.001024 512 77 540 2048 1.09155 0.435552 1.77104 12.7058 16.1469 16.2592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 940 0.000256 2048 205 1380 58368 9.4321 7.05741 105.294 209.566 331.457 331.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 380 0.000128 2048 50 1860 106496 24.7614 14.3662 279.357 418.275 736.895 737.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 570 3.2e-05 512 115 1200 327680 51.4759 12.8367 134.077 395.824 594.485 594.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 16 60 320 0.001024 512 77 540 0 0.425088 0.015872 12.3706 12.8994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 940 0.000256 2048 205 1380 57600 9.32643 7.39894 94.1261 219.523 330.562 317.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 380 0.000128 2048 50 1860 102400 24.7331 14.311 245.432 413.218 697.826 697.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 570 3.2e-05 512 115 1200 327680 48.8847 12.6158 124.239 385.156 571.177 571.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 320 0.001024 512 77 512 3584 1.0951 0.452608 1.76496 13.2394 16.6937 16.8036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 940 0.000256 2048 205 1344 61568 9.32784 7.06966 172.173 209.649 398.331 398.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 380 0.000128 2048 50 1856 108288 24.6311 14.336 459.558 419.036 917.696 917.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 570 3.2e-05 512 115 1152 401408 47.9939 13.3292 281.034 417.635 760.269 760.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 320 0.001024 512 77 512 3584 1.10198 0.454144 1.35549 13.3823 16.4348 16.5436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 940 0.000256 2048 205 1344 61184 9.30723 7.01235 110.473 211.088 337.985 338.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 380 0.000128 2048 50 1856 108032 24.683 14.338 295.792 423.114 758.056 758.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 570 3.2e-05 512 115 1152 393216 48.9225 13.3345 177.919 421.663 662.107 662.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 320 0.001024 512 77 512 3072 1.09888 0.4496 1.13078 13.1084 15.9307 16.0417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 940 0.000256 2048 205 1344 61440 9.31757 7.02842 121.914 209.483 347.852 347.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 380 0.000128 2048 50 1856 107520 24.6772 14.336 243.429 418.504 701.077 701.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 570 3.2e-05 512 115 1152 393216 47.6609 13.131 148.955 412.195 622.21 622.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 320 0.001024 512 77 512 2048 1.08531 0.432864 1.00317 12.6185 15.2819 15.3944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 940 0.000256 2048 205 1344 60928 9.32234 7.03619 110.256 209.246 335.967 336.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 380 0.000128 2048 50 1856 107520 24.6598 14.3502 210.785 417.942 667.869 667.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 570 3.2e-05 512 115 1152 393216 48.9852 13.3316 128.153 417.746 608.483 608.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 320 0.001024 512 77 512 3200 1.09805 0.45024 1.83523 13.0789 16.6036 16.7157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 940 0.000256 2048 205 1344 61600 9.37011 7.05126 232.879 209.852 459.265 459.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 380 0.000128 2048 50 1856 108160 24.7585 14.4507 622.803 419.389 1081.53 1081.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 570 3.2e-05 512 115 1152 409600 47.4282 13.3898 378.819 419.36 859.264 859.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 320 0.001024 512 77 512 3200 1.09088 0.449728 1.39117 13.0991 16.1726 16.2837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 940 0.000256 2048 205 1344 61120 9.31738 7.03488 141.267 208.927 366.655 366.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 380 0.000128 2048 50 1856 108160 24.6879 14.392 380.961 419.156 839.333 839.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 570 3.2e-05 512 115 1152 389120 48.2526 13.146 231.38 412.178 705.234 705.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 320 0.001024 512 77 512 2880 1.11114 0.44864 1.29174 13.1331 16.124 16.2324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 940 0.000256 2048 205 1344 60960 9.33664 7.0289 116.097 209.185 341.751 341.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 380 0.000128 2048 50 1856 107520 24.7038 14.4179 312.758 417.839 769.843 769.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 570 3.2e-05 512 115 1152 399360 47.1048 13.1661 193.422 412.51 666.469 666.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 320 0.001024 512 77 512 2560 1.1111 0.451072 1.25738 13.1502 16.1087 16.2215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 940 0.000256 2048 205 1344 60800 9.27555 6.98154 100.076 208.282 324.721 324.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 380 0.000128 2048 50 1856 106240 24.616 14.3918 265.241 415.923 720.306 720.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 570 3.2e-05 512 115 1152 368640 50.4273 13.126 155.622 412.23 631.674 631.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 320 0.001024 512 77 512 3200 1.10698 0.45056 1.40176 13.1864 16.2876 16.4061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 940 0.000256 2048 205 1344 60800 9.34186 7.17005 91.0033 208.973 316.595 316.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 380 0.000128 2048 50 1856 107200 24.7279 14.3544 244.908 417.207 701.332 701.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 570 3.2e-05 512 115 1152 358400 51.727 13.1584 137.23 412.571 614.961 615.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 320 0.001024 512 77 512 3456 1.08579 0.449536 2.0015 13.0844 16.7618 16.8739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 940 0.000256 2048 205 1344 61440 9.3335 7.0761 213.569 209.547 439.635 439.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 380 0.000128 2048 50 1856 107904 24.6721 14.4484 572.14 418.762 1030.16 1030.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 570 3.2e-05 512 115 1152 393216 47.7006 13.1385 335.546 412.585 809.242 809.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 320 0.001024 512 77 512 3072 1.09574 0.448512 1.4104 13.1191 16.218 16.3288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 940 0.000256 2048 205 1344 61440 9.32416 7.06573 133.487 209.657 359.64 359.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 380 0.000128 2048 50 1856 107520 24.6706 14.338 356.726 418.877 814.743 814.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 570 3.2e-05 512 115 1152 393216 47.6482 13.134 224.102 412.532 697.682 697.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 320 0.001024 512 77 512 2304 1.07747 0.436032 1.2343 12.6328 15.5234 15.6324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 940 0.000256 2048 205 1344 61056 9.31574 7.0263 109.12 209.126 334.694 334.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 380 0.000128 2048 50 1856 107136 24.6764 14.3504 292.812 417.848 749.814 749.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 570 3.2e-05 512 115 1152 368640 46.7263 12.8237 169.132 395.837 624.797 625.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 320 0.001024 512 77 512 1536 1.10141 0.435296 1.17632 12.6759 15.5342 15.6426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 940 0.000256 2048 205 1344 60672 9.31011 7.00566 97.9872 208.904 323.318 323.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 380 0.000128 2048 50 1856 105984 24.7341 14.3462 258.689 417.086 714.991 715.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 570 3.2e-05 512 115 1152 344064 49.596 12.8161 139.039 396.147 597.866 598.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 320 0.001024 512 77 512 1920 1.13331 0.45056 1.29242 13.2155 16.2306 16.3471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 940 0.000256 2048 205 1344 60480 9.37126 7.07174 84.1952 209.547 310.292 310.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 380 0.000128 2048 50 1856 107520 24.6649 14.3996 229.814 418.253 687.26 687.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 570 3.2e-05 512 115 1152 368640 50.532 13.1467 132.401 412.663 609.01 609.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 320 0.001024 512 77 512 3136 1.10218 0.448864 1.83965 13.1251 16.6588 16.7711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 940 0.000256 2048 205 1344 61376 9.36438 7.04602 201.864 209.4 427.783 427.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 380 0.000128 2048 50 1856 107968 24.7292 14.4343 539.118 418.45 996.857 996.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 570 3.2e-05 512 115 1152 401408 47.1047 13.1941 332.057 413.641 806.27 806.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 320 0.001024 512 77 512 2688 1.08947 0.439456 1.32554 12.8699 15.8697 15.9788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 940 0.000256 2048 205 1344 61376 9.33427 7.0352 128.217 209.68 354.375 354.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 380 0.000128 2048 50 1856 107520 24.7296 14.4234 339.951 418.858 798.089 798.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 570 3.2e-05 512 115 1152 372736 48.2513 13.0458 198.773 404.268 664.61 664.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 320 0.001024 512 77 512 2688 1.09421 0.441888 1.39158 12.9098 15.9817 16.0899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 940 0.000256 2048 205 1344 61152 9.3807 7.04992 108.246 209.874 334.653 334.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 380 0.000128 2048 50 1856 107520 24.8071 14.3606 289.305 419.085 747.685 747.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 570 3.2e-05 512 115 1152 387072 46.6539 13.056 174.404 404.384 638.764 638.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 320 0.001024 512 77 512 1792 1.06067 0.423936 1.30794 12.3322 15.268 15.3774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 940 0.000256 2048 205 1344 60032 9.25382 7.05094 92.9254 207.417 316.751 316.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 380 0.000128 2048 50 1856 107520 24.705 14.3628 252.853 418.831 710.881 710.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 570 3.2e-05 512 115 1152 344064 46.9578 12.6135 136.334 384.806 580.98 581.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 14 64 320 0.001024 512 77 512 0 0.427968 0.016 12.3429 12.8741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 940 0.000256 2048 205 1344 60480 9.32784 7.40922 83.1249 220.69 320.74 307.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 380 0.000128 2048 50 1856 105280 24.7974 14.3524 220.396 415.733 675.409 675.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 570 3.2e-05 512 115 1152 358400 45.5551 12.6321 126.434 385.178 570.082 570.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 320 0.001024 512 77 512 3584 1.0999 0.450752 2.13872 13.2733 17.1095 17.2216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 940 0.000256 2048 205 1344 61184 9.31786 7.01046 197.952 209.239 423.63 423.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 380 0.000128 2048 50 1856 108032 24.6887 14.3483 531.457 419.494 990.12 990.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 570 3.2e-05 512 115 1152 393216 48.9301 13.3304 318.319 418.097 798.951 799.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 320 0.001024 512 77 512 2048 1.08246 0.434592 1.27965 12.619 15.5586 15.6724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 940 0.000256 2048 205 1344 60928 9.32499 7.0735 133.095 209.206 358.813 358.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 380 0.000128 2048 50 1856 107520 24.6484 14.4144 356.243 417.874 813.317 813.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 570 3.2e-05 512 115 1152 393216 48.9584 13.3227 207.762 417.682 687.994 688.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 320 0.001024 512 77 512 1536 1.10275 0.433056 1.27469 12.6572 15.6112 15.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 940 0.000256 2048 205 1344 60672 9.30678 7.00208 110.295 208.707 335.419 335.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 380 0.000128 2048 50 1856 105984 24.7387 14.3483 291.998 416.692 747.913 748.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 570 3.2e-05 512 115 1152 344064 49.5843 12.8239 149.737 395.77 608.187 608.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 320 0.001024 512 77 512 2048 1.09334 0.435968 1.48883 12.7051 15.8681 15.9764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 940 0.000256 2048 205 1344 60416 9.36922 7.04102 100.457 209.598 326.571 326.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 380 0.000128 2048 50 1856 106496 24.7644 14.3276 269.093 418.232 726.543 726.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 570 3.2e-05 512 115 1152 327680 51.4848 12.818 129.106 395.813 589.492 589.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 16 64 320 0.001024 512 77 512 0 0.425728 0.015904 12.3712 12.9004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 940 0.000256 2048 205 1344 60160 9.22986 7.36435 94.0308 219.558 330.369 317.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 380 0.000128 2048 50 1856 104960 24.5029 14.2759 245.829 413.308 698.042 698.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 570 3.2e-05 512 115 1152 327680 48.883 12.6147 118.993 385.238 566.004 566.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 16 64 320 0.001024 512 77 512 0 0.44016 0.016288 12.745 13.2909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 940 0.000256 2048 205 1344 59904 9.26355 7.43171 89.3396 219.935 326.16 312.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 380 0.000128 2048 50 1856 104448 24.574 14.2627 230.057 413.09 682.116 682.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 570 3.2e-05 512 115 1152 294912 55.0351 12.816 99.1163 395.905 563.151 563.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 8 60 320 0.001024 512 77 540 0 0.427712 0.016384 12.3091 12.8439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 940 0.000256 2048 205 1380 58240 9.34291 7.38525 288.168 219.872 524.963 512.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 380 0.000128 2048 50 1860 105728 24.8396 14.3476 194.541 419.13 652.988 653.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 570 3.2e-05 512 115 1200 344064 46.9301 12.6202 96.5233 385.083 541.431 541.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 320 0.001024 512 77 512 1792 1.05802 0.421888 0.792288 12.3447 14.7563 14.8631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 940 0.000256 2048 205 1344 60032 9.27187 6.97677 278.711 207.551 502.616 502.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 380 0.000128 2048 50 1856 107520 24.6981 14.3288 190.777 419.18 649.114 649.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 570 3.2e-05 512 115 1152 344064 46.9437 12.6155 93.6254 385.062 538.513 538.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 320 0.001024 512 77 500 2240 1.0608 0.425888 1.02854 12.383 15.0394 15.1513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 940 0.000256 2048 205 1350 58240 9.428 6.98237 290.321 208.343 515.179 515.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 380 0.000128 2048 50 1850 105280 24.7952 14.3293 193.028 415.73 648.016 648.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 570 3.2e-05 512 115 1200 358400 45.5384 12.6322 103.287 385.171 546.898 547.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 320 0.001024 512 77 528 2240 1.05811 0.428032 0.986112 12.3796 14.9947 15.1073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 940 0.000256 2048 205 1344 59360 9.38547 6.98253 293.89 208.344 518.708 518.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 380 0.000128 2048 50 1872 105280 24.7956 14.3892 193.876 415.769 648.958 649.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 570 3.2e-05 512 115 1152 286720 53.6377 12.6396 78.9715 385.181 530.705 530.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 320 0.001024 512 77 512 3072 1.05542 0.434176 1.0657 12.6147 15.3154 15.4271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 940 0.000256 2048 205 1344 60928 9.36435 7.03434 289.963 209.202 515.671 515.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 380 0.000128 2048 50 1856 107520 24.7021 14.3553 651.995 418.015 1109.2 1109.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 570 3.2e-05 512 115 1152 393216 48.946 13.332 121.164 417.658 601.372 601.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 20 32 320 0.001024 512 77 512 0 0.380832 0.014528 10.7574 11.2367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 940 0.000256 2048 205 1344 59520 9.26973 7.3297 412.162 218.18 647.13 635.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 380 0.000128 2048 50 1856 103680 24.6557 14.2998 323 413.348 775.436 775.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 570 3.2e-05 512 115 1152 368640 50.4726 13.134 173.684 412.435 650.003 650.202
