
*** Running vivado
    with args -log PictureDriver.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PictureDriver.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source PictureDriver.tcl -notrace
Command: synth_design -top PictureDriver -part xc7z010clg400-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14072 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 363.031 ; gain = 97.855
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PictureDriver' [C:/Users/yildi.DESKTOP-254I58R/Desktop/vivado_proj/Zybo-Z7-10-Pmod-VGA.srcs/sources_1/new/PictureDriver.vhd:47]
INFO: [Synth 8-3491] module 'VgaDriver' declared at 'C:/Users/yildi.DESKTOP-254I58R/Desktop/vivado_proj/Zybo-Z7-10-Pmod-VGA.srcs/sources_1/imports/hdl/VgaDriver.vhd:26' bound to instance 'driver' of component 'VgaDriver' [C:/Users/yildi.DESKTOP-254I58R/Desktop/vivado_proj/Zybo-Z7-10-Pmod-VGA.srcs/sources_1/new/PictureDriver.vhd:1109]
INFO: [Synth 8-638] synthesizing module 'VgaDriver' [C:/Users/yildi.DESKTOP-254I58R/Desktop/vivado_proj/Zybo-Z7-10-Pmod-VGA.srcs/sources_1/imports/hdl/VgaDriver.vhd:46]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/yildi.DESKTOP-254I58R/Desktop/vivado_proj/Zybo-Z7-10-Pmod-VGA.runs/synth_1/.Xil/Vivado-16816-DESKTOP-254I58R/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'clk_div_inst' of component 'clk_wiz_0' [C:/Users/yildi.DESKTOP-254I58R/Desktop/vivado_proj/Zybo-Z7-10-Pmod-VGA.srcs/sources_1/imports/hdl/VgaDriver.vhd:107]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/yildi.DESKTOP-254I58R/Desktop/vivado_proj/Zybo-Z7-10-Pmod-VGA.runs/synth_1/.Xil/Vivado-16816-DESKTOP-254I58R/realtime/clk_wiz_0_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'VgaDriver' (1#1) [C:/Users/yildi.DESKTOP-254I58R/Desktop/vivado_proj/Zybo-Z7-10-Pmod-VGA.srcs/sources_1/imports/hdl/VgaDriver.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'PictureDriver' (2#1) [C:/Users/yildi.DESKTOP-254I58R/Desktop/vivado_proj/Zybo-Z7-10-Pmod-VGA.srcs/sources_1/new/PictureDriver.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 424.070 ; gain = 158.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 424.070 ; gain = 158.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 424.070 ; gain = 158.895
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/yildi.DESKTOP-254I58R/Desktop/vivado_proj/Zybo-Z7-10-Pmod-VGA.srcs/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'driver/clk_div_inst'
Finished Parsing XDC File [c:/Users/yildi.DESKTOP-254I58R/Desktop/vivado_proj/Zybo-Z7-10-Pmod-VGA.srcs/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'driver/clk_div_inst'
Parsing XDC File [C:/Users/yildi.DESKTOP-254I58R/Desktop/vivado_proj/Zybo-Z7-10-Pmod-VGA.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [C:/Users/yildi.DESKTOP-254I58R/Desktop/vivado_proj/Zybo-Z7-10-Pmod-VGA.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/yildi.DESKTOP-254I58R/Desktop/vivado_proj/Zybo-Z7-10-Pmod-VGA.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PictureDriver_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PictureDriver_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 760.941 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 760.941 ; gain = 495.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 760.941 ; gain = 495.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK_I. (constraint file  c:/Users/yildi.DESKTOP-254I58R/Desktop/vivado_proj/Zybo-Z7-10-Pmod-VGA.srcs/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_I. (constraint file  c:/Users/yildi.DESKTOP-254I58R/Desktop/vivado_proj/Zybo-Z7-10-Pmod-VGA.srcs/clk_wiz_0/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for driver/clk_div_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 760.941 ; gain = 495.766
---------------------------------------------------------------------------------
WARNING: [Synth 8-6040] Register frameIterator_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 760.941 ; gain = 495.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PictureDriver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module VgaDriver 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (frameIterator_reg_rep[31]) is unused and will be removed from module PictureDriver.
WARNING: [Synth 8-3332] Sequential element (frameIterator_reg_rep[30]) is unused and will be removed from module PictureDriver.
WARNING: [Synth 8-3332] Sequential element (frameIterator_reg_rep[29]) is unused and will be removed from module PictureDriver.
WARNING: [Synth 8-3332] Sequential element (frameIterator_reg_rep[28]) is unused and will be removed from module PictureDriver.
WARNING: [Synth 8-3332] Sequential element (frameIterator_reg_rep[27]) is unused and will be removed from module PictureDriver.
WARNING: [Synth 8-3332] Sequential element (frameIterator_reg_rep[26]) is unused and will be removed from module PictureDriver.
WARNING: [Synth 8-3332] Sequential element (frameIterator_reg_rep[25]) is unused and will be removed from module PictureDriver.
WARNING: [Synth 8-3332] Sequential element (frameIterator_reg_rep[24]) is unused and will be removed from module PictureDriver.
WARNING: [Synth 8-3332] Sequential element (frameIterator_reg_rep[23]) is unused and will be removed from module PictureDriver.
WARNING: [Synth 8-3332] Sequential element (frameIterator_reg_rep[22]) is unused and will be removed from module PictureDriver.
WARNING: [Synth 8-3332] Sequential element (frameIterator_reg_rep[21]) is unused and will be removed from module PictureDriver.
WARNING: [Synth 8-3332] Sequential element (frameIterator_reg_rep[20]) is unused and will be removed from module PictureDriver.
WARNING: [Synth 8-3332] Sequential element (frameIterator_reg_rep[19]) is unused and will be removed from module PictureDriver.
WARNING: [Synth 8-3332] Sequential element (frameIterator_reg_rep[18]) is unused and will be removed from module PictureDriver.
WARNING: [Synth 8-3332] Sequential element (frameIterator_reg_rep[17]) is unused and will be removed from module PictureDriver.
WARNING: [Synth 8-3332] Sequential element (frameIterator_reg_rep[16]) is unused and will be removed from module PictureDriver.
WARNING: [Synth 8-3332] Sequential element (frameIterator_reg_rep[15]) is unused and will be removed from module PictureDriver.
WARNING: [Synth 8-3332] Sequential element (frameIterator_reg_rep[14]) is unused and will be removed from module PictureDriver.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 760.941 ; gain = 495.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------+------------+---------------+----------------+
|Module Name   | RTL Object | Depth x Width | Implemented As | 
+--------------+------------+---------------+----------------+
|PictureDriver | p_0_out    | 16384x12      | LUT            | 
+--------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'driver/clk_div_inst/clk_out1' to pin 'driver/clk_div_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 765.219 ; gain = 500.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 778.063 ; gain = 512.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 778.063 ; gain = 512.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 778.063 ; gain = 512.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 778.063 ; gain = 512.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0_bbox_0 |     1|
|2     |CARRY4           |    28|
|3     |LUT1             |    32|
|4     |LUT2             |   123|
|5     |LUT3             |     7|
|6     |LUT4             |   121|
|7     |LUT5             |   281|
|8     |LUT6             |  2815|
|9     |MUXF7            |  1315|
|10    |MUXF8            |   155|
|11    |FDRE             |   247|
|12    |OBUF             |    14|
+------+-----------------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |  5139|
|2     |  driver |VgaDriver |   111|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 778.063 ; gain = 512.887
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 778.063 ; gain = 176.016
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 778.063 ; gain = 512.887
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1498 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'PictureDriver' is not ideal for floorplanning, since the cellview 'PictureDriver' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 786.461 ; gain = 527.145
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/yildi.DESKTOP-254I58R/Desktop/vivado_proj/Zybo-Z7-10-Pmod-VGA.runs/synth_1/PictureDriver.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PictureDriver_utilization_synth.rpt -pb PictureDriver_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 786.461 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Oct 28 22:02:08 2019...
