// Seed: 3695177094
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  supply0 id_8, id_9 = 1'b0, id_10, id_11, id_12;
  supply1 id_13, id_14 = id_11, id_15 = id_14;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    output supply1 id_2,
    input uwire id_3,
    input tri0 id_4
);
  id_6(
      id_4, (id_4)
  );
  wire id_7, id_8;
  module_0(
      id_8, id_7, id_7, id_8, id_7, id_7, id_8
  );
endmodule
