To implement tristate buffer logic (both active high and active low) using built-in primitives "bufif0,bufif1" in Verilog.
