(* KernelRvcDecode.v -- pure compressed-instruction decode facts for the
   instruction WORDS that appear in the kernel's shared spinlock function
   prologue / epilogue (frame setup, saved-register spill/reload, c.ret) plus
   the two creg->reg conversions they rely on.

   These are address-independent [exec (ext_decode_compressed w) s = Some (i, s)]
   equations under Misa.C=1 -- NOT weakest-preconditions -- so they live in this
   lightweight decode base rather than in any one function's WP file.  push_off,
   pop_off, holding, acquire, release and swtch all step the same compressed
   prologue/epilogue words and import this file for the decodes; none of them
   needs to depend on another's WP proof (or on mycpu) just to reach them. *)
From Stdlib Require Import ZArith.
From stdpp Require Import bitvector.definitions.
Require Import SailStdpp.Operators_mwords.
Require Import Riscv.rv64d_types Riscv.rv64d.
Require Import SailStdpp.Base.
Require Import RiscvLang RiscvExec RiscvExtras.
Require Import WpRvcBridge.
Require Import WpMmodeLeafBase.
Require Import StackOwn.
Local Open Scope Z_scope.
Import Defs.

(* ---- shared prologue / epilogue RVC decodes ---- *)

(* +0x00  0x1101  c.addi sp,-32 *)
Lemma cdec_1101 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x1101 : mword 16)) s
  = Some (C_ADDI (mword_of_int 32, Regidx csp_rs1), s).
Proof.
  intro H. rvc_oneshot s H.
Qed.

(* +0x02  0xec06  c.sdsp ra,24(sp) *)
Lemma cdec_ec06 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xec06 : mword 16)) s
  = Some (C_SDSP (mword_of_int 3, Regidx (mword_of_int 1)), s).
Proof.
  intro H. rvc_oneshot s H.
Qed.

(* +0x04  0xe822  c.sdsp s0,16(sp) *)
Lemma cdec_e822 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xe822 : mword 16)) s
  = Some (C_SDSP (mword_of_int 2, Regidx (mword_of_int 8)), s).
Proof.
  intro H. rvc_oneshot s H.
Qed.

(* +0x06  0xe426  c.sdsp s1,8(sp) *)
Lemma cdec_e426 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xe426 : mword 16)) s
  = Some (C_SDSP (mword_of_int 1, Regidx (mword_of_int 9)), s).
Proof.
  intro H. rvc_oneshot s H.
Qed.

(* +0x08  0x1000  c.addi4spn s0,sp,32 *)
Lemma cdec_1000 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x1000 : mword 16)) s
  = Some (C_ADDI4SPN (Cregidx (mword_of_int 0), mword_of_int 8), s).
Proof.
  intro H. rvc_oneshot s H.
Qed.

(* +0x0e  0x84be  c.mv s1,a5 *)
Lemma cdec_84be s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x84be : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 9), Regidx (mword_of_int 15)), s).
Proof.
  intro H. rvc_oneshot s H.
Qed.

(* +0x22  0x60e2  c.ldsp ra,24(sp) *)
Lemma cdec_60e2 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x60e2 : mword 16)) s
  = Some (C_LDSP (mword_of_int 3, Regidx (mword_of_int 1)), s).
Proof.
  intro H. rvc_oneshot s H.
Qed.

(* +0x24  0x6442  c.ldsp s0,16(sp) *)
Lemma cdec_6442 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x6442 : mword 16)) s
  = Some (C_LDSP (mword_of_int 2, Regidx (mword_of_int 8)), s).
Proof.
  intro H. rvc_oneshot s H.
Qed.

(* +0x26  0x64a2  c.ldsp s1,8(sp) *)
Lemma cdec_64a2 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x64a2 : mword 16)) s
  = Some (C_LDSP (mword_of_int 1, Regidx (mword_of_int 9)), s).
Proof.
  intro H. rvc_oneshot s H.
Qed.

(* +0x28  0x6105  c.addi16sp sp,32 *)
Lemma cdec_6105 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x6105 : mword 16)) s
  = Some (C_ADDI16SP (mword_of_int 2 : mword 6), s).
Proof.
  intro H. rvc_oneshot s H.
Qed.

(* ---- specialized C_* -> base expansions that TWO functions share (the
   one-function ones stay in that function's own file).  Each is a one-line
   instance of WpMmodeLeafBase's [exec_execute_C_*_leaf] bridge. ---- *)

(* 0x8b89  c.andi a5,2  -- pop_off's and sched's interrupt-enable test *)
Lemma cexec_8b89 s :
  exec (execute (C_ANDI (mword_of_int 2, Cregidx (mword_of_int 7)))) s
  = Some (ExecuteAs (ITYPE (sign_extend' 12 (mword_of_int 2 : mword 6), Regidx (mword_of_int 15), Regidx (mword_of_int 15), ANDI)), s).
Proof. apply exec_execute_C_ANDI_leaf; vm_compute; reflexivity. Qed.

(* 0xcc9c  c.sw a5,24(s1)  -- sleep's and yield's p->state store *)
Lemma cexec_cc9c s :
  exec (execute (C_SW (mword_of_int 6, Cregidx (mword_of_int 1), Cregidx (mword_of_int 7)))) s
  = Some (ExecuteAs (STORE (mword_of_int 24, Regidx (mword_of_int 15), Regidx (mword_of_int 9), 4)), s).
Proof. apply exec_execute_C_SW_leaf; first [ apply bv_eq; vm_compute; reflexivity | vm_compute; reflexivity ]. Qed.

(* ---- shared push_off/pop_off instruction facts: both functions load and
   store the same mycpu-relative stack slot via the same c.lw a5,120(a0) /
   c.sw a5,120(a0), so the decodes and their leaf-form expansions live here
   rather than one function depending on the other. ---- *)

(* +0x14/+0x1c  0x5d3c  c.lw a5,120(a0) *)
Lemma cdec_5d3c s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x5d3c : mword 16)) s
  = Some (C_LW (mword_of_int 30, Cregidx (mword_of_int 2), Cregidx (mword_of_int 7)), s).
Proof.
  intro H. rvc_oneshot s H.
Qed.

(* +0x20  0xdd3c  c.sw a5,120(a0) *)
Lemma cdec_dd3c s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xdd3c : mword 16)) s
  = Some (C_SW (mword_of_int 30, Cregidx (mword_of_int 2), Cregidx (mword_of_int 7)), s).
Proof.
  intro H. rvc_oneshot s H.
Qed.

Lemma poexec_lw s :
  exec (execute (C_LW (mword_of_int 30, Cregidx (mword_of_int 2), Cregidx (mword_of_int 7)))) s
  = Some (ExecuteAs (LOAD (mword_of_int 120, Regidx (mword_of_int 10), Regidx (mword_of_int 15), false, 4)), s).
Proof. apply exec_execute_C_LW_leaf; first [ apply bv_eq; vm_compute; reflexivity | vm_compute; reflexivity ]. Qed.

Lemma poexec_sw120 s :
  exec (execute (C_SW (mword_of_int 30, Cregidx (mword_of_int 2), Cregidx (mword_of_int 7)))) s
  = Some (ExecuteAs (STORE (mword_of_int 120, Regidx (mword_of_int 15), Regidx (mword_of_int 10), 4)), s).
Proof. apply exec_execute_C_SW_leaf; first [ apply bv_eq; vm_compute; reflexivity | vm_compute; reflexivity ]. Qed.

(* ===================================================================== *)
(* creg -> reg conversions.  An RVC expansion yields its register operands *)
(* as [creg2reg_idx (Cregidx k)] while every WP leaf takes a plain          *)
(* [Regidx j]; the two are convertible, and these are the equations a       *)
(* decode file rewrites into the AST before handing it to a leaf.  They     *)
(* are shared rather than per-function: [c1]/[c7] were also killed's,       *)
(* [c6]/[c7] consoleinit's, [c2]/[c6]/[c7] main's.  ONE lemma per creg      *)
(* index; add the missing indices here rather than privately.               *)
(* ===================================================================== *)
Lemma creg_c1 : creg2reg_idx (Cregidx (mword_of_int 1)) = Regidx (mword_of_int 9 : mword 5).
Proof. vm_compute. reflexivity. Qed.
Lemma creg_c2 : creg2reg_idx (Cregidx (mword_of_int 2)) = Regidx (mword_of_int 10 : mword 5).
Proof. vm_compute. reflexivity. Qed.
Lemma creg_c6 : creg2reg_idx (Cregidx (mword_of_int 6)) = Regidx (mword_of_int 14 : mword 5).
Proof. vm_compute. reflexivity. Qed.
Lemma creg_c7 : creg2reg_idx (Cregidx (mword_of_int 7)) = Regidx (mword_of_int 15 : mword 5).
Proof. vm_compute. reflexivity. Qed.

(* ===================================================================== *)
(* Shared 16-byte stack-frame prologue/epilogue RVC decode templates       *)
(* (c.addi sp / c.sdsp / c.addi4spn / c.ldsp / c.ret).  Any function that    *)
(* uses the standard 16-byte frame                                          *)
(* (mycpu, memset, ...) reuses these from here, so no such proof imports    *)
(* another function's proof file just for its decode facts.                 *)
(* ===================================================================== *)
Lemma cdec_1141 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x1141 : mword 16)) s = Some (C_ADDI (mword_of_int 48, Regidx csp_rs1), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_e406 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xe406 : mword 16)) s = Some (C_SDSP (mword_of_int 1, Regidx (mword_of_int 1)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_e022 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xe022 : mword 16)) s = Some (C_SDSP (mword_of_int 0, Regidx (mword_of_int 8)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_0800 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x0800 : mword 16)) s = Some (C_ADDI4SPN (Cregidx (mword_of_int 0), mword_of_int 4), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_60a2 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x60a2 : mword 16)) s = Some (C_LDSP (mword_of_int 1, Regidx (mword_of_int 1)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_6402 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x6402 : mword 16)) s = Some (C_LDSP (mword_of_int 0, Regidx (mword_of_int 8)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_0141 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x0141 : mword 16)) s = Some (C_ADDI (mword_of_int 16, Regidx csp_rs1), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* The (unsigned int) count truncation pair -- c.slli a2,32 then c.srli a2,32,
   how gcc materializes the [uint n] cast in a byte-count argument.  memset and
   memmove both open with it. *)
Lemma cdec_1602 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x1602 : mword 16)) s = Some (C_SLLI (mword_of_int 32, Regidx (mword_of_int 12)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_9201 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x9201 : mword 16)) s = Some (C_SRLI (mword_of_int 32, Cregidx (mword_of_int 4)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* ===================================================================== *)
(* Shared 48-byte / 6-slot stack-frame prologue/epilogue RVC decode        *)
(* templates: c.addi16sp sp,∓48, the six c.sdsp/c.ldsp spills of           *)
(* ra/s0/s1/s2/s3/s4 at 40/32/24/16/8/0(sp), c.addi4spn s0,sp,48 and       *)
(* c.ret.  freerange, sched, sleep, acquiresleep, binit and iinit all use   *)
(* this frame; before these lived here each of them either re-proved the    *)
(* words privately or imported CodeFreerange just to borrow them, which *)
(* put a whole function's decode file on three others' critical path.       *)
(*                                                                          *)
(* EVERY decode in this file is named by instruction BITS ([cdec_<word>]),  *)
(* which is what makes it reusable: the two older families here were keyed   *)
(* by one member's byte offset ([mdec_ccc] was fileinit's +0xccc, [podec_00] *)
(* push_off's +0x00) -- names that meant nothing to any other caller and     *)
(* that interleaved with the function-LOCAL [mdec_*]/[podec_*] families in   *)
(* CodeMemset / CodeMappages / CodePushOff, so a reader could not     *)
(* tell shared from local.  They have been renamed; use [cdec_<word>] for    *)
(* anything new.  (The remaining [po_*]/[poexec_*] here are not decodes: two *)
(* creg->reg conversions, two bv identities, and two execute facts that      *)
(* would sit more naturally in WpMmodeLeafBase.v.)                           *)
(* ===================================================================== *)

(* c.addi16sp sp,-48 / sp,+48 -- the frame trade in and back out *)
Lemma cdec_7179 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x7179 : mword 16)) s
  = Some (C_ADDI16SP (mword_of_int 61 : mword 6), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_6145 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x6145 : mword 16)) s
  = Some (C_ADDI16SP (mword_of_int 3 : mword 6), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* the six spills: c.sdsp ra,40 / s0,32 / s1,24 / s2,16 / s3,8 / s4,0 (sp) *)
Lemma cdec_f406 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xf406 : mword 16)) s
  = Some (C_SDSP (mword_of_int 5, Regidx (mword_of_int 1)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_f022 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xf022 : mword 16)) s
  = Some (C_SDSP (mword_of_int 4, Regidx (mword_of_int 8)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_ec26 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xec26 : mword 16)) s
  = Some (C_SDSP (mword_of_int 3, Regidx (mword_of_int 9)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_e84a s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xe84a : mword 16)) s
  = Some (C_SDSP (mword_of_int 2, Regidx (mword_of_int 18)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_e44e s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xe44e : mword 16)) s
  = Some (C_SDSP (mword_of_int 1, Regidx (mword_of_int 19)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_e052 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xe052 : mword 16)) s
  = Some (C_SDSP (mword_of_int 0, Regidx (mword_of_int 20)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* c.addi4spn s0,sp,48 -- s0 := the frame top *)
Lemma cdec_1800 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x1800 : mword 16)) s
  = Some (C_ADDI4SPN (Cregidx (mword_of_int 0), mword_of_int 12 : mword 8), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* the six reloads: c.ldsp ra,40 / s0,32 / s1,24 / s2,16 / s3,8 / s4,0 (sp) *)
Lemma cdec_70a2 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x70a2 : mword 16)) s
  = Some (C_LDSP (mword_of_int 5, Regidx (mword_of_int 1)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_7402 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x7402 : mword 16)) s
  = Some (C_LDSP (mword_of_int 4, Regidx (mword_of_int 8)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_64e2 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x64e2 : mword 16)) s
  = Some (C_LDSP (mword_of_int 3, Regidx (mword_of_int 9)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_6942 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x6942 : mword 16)) s
  = Some (C_LDSP (mword_of_int 2, Regidx (mword_of_int 18)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_69a2 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x69a2 : mword 16)) s
  = Some (C_LDSP (mword_of_int 1, Regidx (mword_of_int 19)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_6a02 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x6a02 : mword 16)) s
  = Some (C_LDSP (mword_of_int 0, Regidx (mword_of_int 20)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* c.jr ra -- every function's epilogue ends here. *)
Lemma cdec_8082 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x8082 : mword 16)) s
  = Some (C_JR (Regidx (mword_of_int 1)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* c.mv a0,s1 -- the single most duplicated compressed word in the tree: it was
   proved privately in eight decode files (kalloc, myproc, yield, sched, sleep,
   acquire, kvmmake -- eight times over in that one file -- and iinit). *)
Lemma cdec_8526 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x8526 : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 10), Regidx (mword_of_int 9)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* c.mv a1,s2 -- shared by acquiresleep and iinit *)
Lemma cdec_85ca s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x85ca : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 11), Regidx (mword_of_int 18)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* c.mv s2,a1 -- not frame code, but shared by freerange and acquiresleep, so
   it belongs at this altitude rather than in either one's decode file. *)
Lemma cdec_892e s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x892e : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 18), Regidx (mword_of_int 11)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* ===================================================================== *)
(* Every other compressed word that more than one function's proof needs. *)
(* These were each proved privately in two or more Wp<F>Decode.v files --   *)
(* whole stack frames (walk/wakeup's 64-byte frame, mappages/              *)
(* proc_mapstacks' 80-byte frame) as well as scattered c.mv/c.li/c.j       *)
(* words -- and in several cases one function's decode file was imported    *)
(* by another purely to borrow them, putting a whole function's decodes on   *)
(* its critical path.  Keyed by instruction BITS, the naming scheme new     *)
(* shared RVC decodes should use.                                           *)
(* ===================================================================== *)

(* 0x0080 -- shared by Wakeup, Walk *)
Lemma cdec_0080 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x0080 : mword 16)) s
  = Some (C_ADDI4SPN (Cregidx (mword_of_int 0), mword_of_int 16), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x07aa -- shared by Mappages, Walk *)
Lemma cdec_07aa s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0x07aa : mword 16)) s
    = Some (C_SLLI (mword_of_int 10, Regidx (mword_of_int 15)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x07ee -- shared by Kalloc, Kvmmake *)
Lemma cdec_07ee s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x07ee : mword 16)) s
  = Some (C_SLLI (mword_of_int 27, Regidx (mword_of_int 15)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x0880 -- shared by Mappages, ProcMapstacks *)
Lemma cdec_0880 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0x0880 : mword 16)) s
    = Some (C_ADDI4SPN (Cregidx (mword_of_int 0), mword_of_int 20), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x4501 -- shared by Holding, Mappages *)
Lemma cdec_4501 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x4501 : mword 16)) s
  = Some (C_LI (mword_of_int 0, Regidx (mword_of_int 10)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x4581 -- shared by Kvmmake, Walk *)
Lemma cdec_4581 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0x4581 : mword 16)) s
    = Some (C_LI (mword_of_int 0, Regidx (mword_of_int 11)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x4785 -- shared by Plicinit, Sched, Sleeplock *)
Lemma cdec_4785 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x4785 : mword 16)) s
  = Some (C_LI (mword_of_int 1, Regidx (mword_of_int 15)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x47c5 -- shared by Kalloc, Kvmmake *)
Lemma cdec_47c5 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x47c5 : mword 16)) s
  = Some (C_LI (mword_of_int 17, Regidx (mword_of_int 15)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x60a6 -- shared by Mappages, ProcMapstacks *)
Lemma cdec_60a6 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0x60a6 : mword 16)) s
    = Some (C_LDSP (mword_of_int 9, Regidx (mword_of_int 1)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x6121 -- shared by Wakeup, Walk *)
Lemma cdec_6121 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x6121 : mword 16)) s
  = Some (C_ADDI16SP (mword_of_int 4 : mword 6), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x6161 -- shared by Mappages, ProcMapstacks *)
Lemma cdec_6161 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0x6161 : mword 16)) s
    = Some (C_ADDI16SP (mword_of_int 5 : mword 6), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x6406 -- shared by Mappages, ProcMapstacks *)
Lemma cdec_6406 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0x6406 : mword 16)) s
    = Some (C_LDSP (mword_of_int 8, Regidx (mword_of_int 8)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x6605 -- shared by Kalloc, Kvmmake, Walk *)
Lemma cdec_6605 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x6605 : mword 16)) s
  = Some (C_LUI (mword_of_int 1, Regidx (mword_of_int 12)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x69e2 -- shared by Wakeup, Walk *)
Lemma cdec_69e2 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x69e2 : mword 16)) s
  = Some (C_LDSP (mword_of_int 3, Regidx (mword_of_int 19)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x6a42 -- shared by Wakeup, Walk *)
Lemma cdec_6a42 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x6a42 : mword 16)) s
  = Some (C_LDSP (mword_of_int 2, Regidx (mword_of_int 20)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x6aa2 -- shared by Wakeup, Walk *)
Lemma cdec_6aa2 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x6aa2 : mword 16)) s
  = Some (C_LDSP (mword_of_int 1, Regidx (mword_of_int 21)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x6ae2 -- shared by Mappages, ProcMapstacks *)
Lemma cdec_6ae2 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0x6ae2 : mword 16)) s
    = Some (C_LDSP (mword_of_int 3, Regidx (mword_of_int 21)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x6b42 -- shared by Mappages, ProcMapstacks *)
Lemma cdec_6b42 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0x6b42 : mword 16)) s
    = Some (C_LDSP (mword_of_int 2, Regidx (mword_of_int 22)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x6ba2 -- shared by Mappages, ProcMapstacks *)
Lemma cdec_6ba2 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0x6ba2 : mword 16)) s
    = Some (C_LDSP (mword_of_int 1, Regidx (mword_of_int 23)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x70e2 -- shared by Wakeup, Walk *)
Lemma cdec_70e2 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x70e2 : mword 16)) s
  = Some (C_LDSP (mword_of_int 7, Regidx (mword_of_int 1)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x7139 -- shared by Wakeup, Walk *)
Lemma cdec_7139 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x7139 : mword 16)) s
  = Some (C_ADDI16SP (mword_of_int 60 : mword 6), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x715d -- shared by Mappages, ProcMapstacks *)
Lemma cdec_715d s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0x715d : mword 16)) s
    = Some (C_ADDI16SP (mword_of_int 59 : mword 6), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x7442 -- shared by Wakeup, Walk *)
Lemma cdec_7442 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x7442 : mword 16)) s
  = Some (C_LDSP (mword_of_int 6, Regidx (mword_of_int 8)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x74a2 -- shared by Wakeup, Walk *)
Lemma cdec_74a2 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x74a2 : mword 16)) s
  = Some (C_LDSP (mword_of_int 5, Regidx (mword_of_int 9)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x74e2 -- shared by Mappages, ProcMapstacks *)
Lemma cdec_74e2 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0x74e2 : mword 16)) s
    = Some (C_LDSP (mword_of_int 7, Regidx (mword_of_int 9)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x7902 -- shared by Wakeup, Walk *)
Lemma cdec_7902 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x7902 : mword 16)) s
  = Some (C_LDSP (mword_of_int 4, Regidx (mword_of_int 18)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x7942 -- shared by Mappages, ProcMapstacks *)
Lemma cdec_7942 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0x7942 : mword 16)) s
    = Some (C_LDSP (mword_of_int 6, Regidx (mword_of_int 18)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x79a2 -- shared by Mappages, ProcMapstacks *)
Lemma cdec_79a2 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0x79a2 : mword 16)) s
    = Some (C_LDSP (mword_of_int 5, Regidx (mword_of_int 19)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x7a02 -- shared by Mappages, ProcMapstacks *)
Lemma cdec_7a02 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0x7a02 : mword 16)) s
    = Some (C_LDSP (mword_of_int 4, Regidx (mword_of_int 20)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x83b1 -- shared by Kvminithart, Mappages *)
Lemma cdec_83b1 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0x83b1 : mword 16)) s
    = Some (C_SRLI (mword_of_int 12, Cregidx (mword_of_int 7)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x84aa -- shared by AcquireTop, Kalloc, Kvmmake, PlicComplete, Sched, Sleep, UartPutcSyncFull, Walk, Yield *)
Lemma cdec_84aa s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x84aa : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 9), Regidx (mword_of_int 10)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x854a -- shared by Kalloc, Sleep *)
Lemma cdec_854a s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x854a : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 10), Regidx (mword_of_int 18)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x8552 -- shared by Mappages, ProcMapstacks *)
Lemma cdec_8552 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0x8552 : mword 16)) s
    = Some (C_MV (Regidx (mword_of_int 10), Regidx (mword_of_int 20)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x8a2a -- shared by Mappages, ProcMapstacks, Wakeup *)
Lemma cdec_8a2a s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0x8a2a : mword 16)) s
    = Some (C_MV (Regidx (mword_of_int 20), Regidx (mword_of_int 10)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x8b85 -- shared by Mappages, PushOffTop *)
Lemma cdec_8b85 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0x8b85 : mword 16)) s
    = Some (C_ANDI (mword_of_int 1, Cregidx (mword_of_int 7)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x8b89 -- shared by PopOff, Sched *)
Lemma cdec_8b89 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x8b89 : mword 16)) s
  = Some (C_ANDI (mword_of_int 2, Cregidx (mword_of_int 7)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x8fd9 -- shared by Kalloc, Kvminithart *)
Lemma cdec_8fd9 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x8fd9 : mword 16)) s
  = Some (C_OR (Cregidx (mword_of_int 7), Cregidx (mword_of_int 6)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x993e -- shared by ProcMapstacks, Sched *)
Lemma cdec_993e s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0x993e : mword 16)) s
    = Some (C_ADD (Regidx (mword_of_int 18), Regidx (mword_of_int 15)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0xb7e5 -- shared by Kalloc, Mappages *)
Lemma cdec_b7e5 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xb7e5 : mword 16)) s
  = Some (C_J (mword_of_int 2036 : mword 11), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0xbfd9 -- shared by Mappages, Sleeplock *)
Lemma cdec_bfd9 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0xbfd9 : mword 16)) s
    = Some (C_J (mword_of_int 2027), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0xcc9c -- shared by Sleep, Yield *)
Lemma cdec_cc9c s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xcc9c : mword 16)) s
  = Some (C_SW (mword_of_int 6, Cregidx (mword_of_int 1), Cregidx (mword_of_int 7)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0xd49c  c.sw a5,40(s1)  -- the [p->killed = 1] store, shared by setkilled
   and kkill.  [C_SW]'s first field is the word index, so 40 = 4 * 10. *)
Lemma cdec_d49c s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xd49c : mword 16)) s
  = Some (C_SW (mword_of_int 10, Cregidx (mword_of_int 1), Cregidx (mword_of_int 7)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* [cdec_d49c]'s AST in the shape a WP store leaf takes. *)
Lemma cexec_d49c s :
  exec (execute (C_SW (mword_of_int 10, Cregidx (mword_of_int 1), Cregidx (mword_of_int 7)))) s
  = Some (ExecuteAs (STORE (mword_of_int 40, Regidx (mword_of_int 15), Regidx (mword_of_int 9), 4)), s).
Proof. apply exec_execute_C_SW_leaf; first [ apply bv_eq; vm_compute; reflexivity | vm_compute; reflexivity ]. Qed.

(* 0xe0a2 -- shared by Mappages, ProcMapstacks *)
Lemma cdec_e0a2 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0xe0a2 : mword 16)) s
    = Some (C_SDSP (mword_of_int 8, Regidx (mword_of_int 8)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0xe456 -- shared by Wakeup, Walk *)
Lemma cdec_e456 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xe456 : mword 16)) s
  = Some (C_SDSP (mword_of_int 1, Regidx (mword_of_int 21)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0xe45e -- shared by Mappages, ProcMapstacks *)
Lemma cdec_e45e s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0xe45e : mword 16)) s
    = Some (C_SDSP (mword_of_int 1, Regidx (mword_of_int 23)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0xe486 -- shared by Mappages, ProcMapstacks *)
Lemma cdec_e486 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0xe486 : mword 16)) s
    = Some (C_SDSP (mword_of_int 9, Regidx (mword_of_int 1)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0xe852 -- shared by Wakeup, Walk *)
Lemma cdec_e852 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xe852 : mword 16)) s
  = Some (C_SDSP (mword_of_int 2, Regidx (mword_of_int 20)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0xe85a -- shared by Mappages, ProcMapstacks *)
Lemma cdec_e85a s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0xe85a : mword 16)) s
    = Some (C_SDSP (mword_of_int 2, Regidx (mword_of_int 22)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0xec4e -- shared by Wakeup, Walk *)
Lemma cdec_ec4e s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xec4e : mword 16)) s
  = Some (C_SDSP (mword_of_int 3, Regidx (mword_of_int 19)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0xec56 -- shared by Mappages, ProcMapstacks *)
Lemma cdec_ec56 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0xec56 : mword 16)) s
    = Some (C_SDSP (mword_of_int 3, Regidx (mword_of_int 21)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0xf04a -- shared by Wakeup, Walk *)
Lemma cdec_f04a s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xf04a : mword 16)) s
  = Some (C_SDSP (mword_of_int 4, Regidx (mword_of_int 18)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0xf052 -- shared by Mappages, ProcMapstacks *)
Lemma cdec_f052 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0xf052 : mword 16)) s
    = Some (C_SDSP (mword_of_int 4, Regidx (mword_of_int 20)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0xf426 -- shared by Wakeup, Walk *)
Lemma cdec_f426 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xf426 : mword 16)) s
  = Some (C_SDSP (mword_of_int 5, Regidx (mword_of_int 9)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0xf44e -- shared by Mappages, ProcMapstacks *)
Lemma cdec_f44e s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0xf44e : mword 16)) s
    = Some (C_SDSP (mword_of_int 5, Regidx (mword_of_int 19)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0xf822 -- shared by Wakeup, Walk *)
Lemma cdec_f822 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xf822 : mword 16)) s
  = Some (C_SDSP (mword_of_int 6, Regidx (mword_of_int 8)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0xf84a -- shared by Mappages, ProcMapstacks *)
Lemma cdec_f84a s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0xf84a : mword 16)) s
    = Some (C_SDSP (mword_of_int 6, Regidx (mword_of_int 18)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0xfc06 -- shared by Wakeup, Walk *)
Lemma cdec_fc06 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xfc06 : mword 16)) s
  = Some (C_SDSP (mword_of_int 7, Regidx (mword_of_int 1)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0xfc26 -- shared by Mappages, ProcMapstacks *)
Lemma cdec_fc26 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0xfc26 : mword 16)) s
    = Some (C_SDSP (mword_of_int 7, Regidx (mword_of_int 9)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* ---- words that lived in a whole-function WP file and were borrowed from it.
   [cdec_e04a]/[cdec_6902] (c.sdsp/c.ldsp s2,0(sp) -- kalloc/kfree's fourth
   saved-register slot) sat in CodeKalloc.v and were imported by
   CodeSleeplock.v; [cdec_8792]/[cdec_2781]/[cdec_079e] (the c.mv a5,tp /
   sext.w a5 / c.slli a5,7 triple that materializes &cpus[cpuid]) sat in
   CodeMycpu.v -- a file that holds mycpu's WEAKEST PRECONDITION -- and were
   imported by three decode files, which is exactly how [wp_mycpu] ended up on
   their critical path. ---- *)

(* c.sdsp s2,0(sp) *)
Lemma cdec_e04a s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xe04a : mword 16)) s
  = Some (C_SDSP (mword_of_int 0, Regidx (mword_of_int 18)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* c.ldsp s2,0(sp) *)
Lemma cdec_6902 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x6902 : mword 16)) s
  = Some (C_LDSP (mword_of_int 0, Regidx (mword_of_int 18)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* c.mv a5,tp *)
Lemma cdec_8792 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x8792 : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 15), Regidx (mword_of_int 4)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* sext.w a5,a5  (c.addiw a5,0) *)
Lemma cdec_2781 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x2781 : mword 16)) s
  = Some (C_ADDIW (mword_of_int 0, Regidx (mword_of_int 15)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* c.slli a5,7 *)
Lemma cdec_079e s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x079e : mword 16)) s
  = Some (C_SLLI (mword_of_int 7, Regidx (mword_of_int 15)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* ---- the syscall-layer word set: sys_close's [c.li a5,-1] / [c.li a5,0]
   error-and-success returns, the [c.mv a0,a5] that moves the return value
   into a0, and the [c.slli a5,3] / [c.add a0,a0,a5] pair that indexes
   [p->ofile[fd]].  [c.li a5,-1] was walk's [wdec_1a], [c.mv a0,a5]
   pipealloc's [padc_853e] and [c.add a0,a0,a5] mycpu's [mydec_add]. ---- *)

(* c.li a5,-1  (63 is -1 in a 6-bit field) *)
Lemma cdec_57fd s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x57fd : mword 16)) s
  = Some (C_LI (mword_of_int 63, Regidx (mword_of_int 15)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* c.li a5,0 *)
Lemma cdec_4781 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x4781 : mword 16)) s
  = Some (C_LI (mword_of_int 0, Regidx (mword_of_int 15)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* c.mv a0,a5 *)
Lemma cdec_853e s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x853e : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 10), Regidx (mword_of_int 15)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* c.add a0,a0,a5 *)
Lemma cdec_953e s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x953e : mword 16)) s
  = Some (C_ADD (Regidx (mword_of_int 10), Regidx (mword_of_int 15)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* c.slli a5,3 *)
Lemma cdec_078e s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x078e : mword 16)) s
  = Some (C_SLLI (mword_of_int 3, Regidx (mword_of_int 15)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* ---- argfd's word set that other functions already had a private copy of:
   [c.li a0,-1] (mappages, pipealloc), [c.ld a5,0(a0)] (mappages), [c.sd
   a5,0(s1)] (kfree) and the [c.j] back to a shared epilogue (pipealloc).
   [c.li a5,15] is argfd's NOFILE-1 bound; the only other occurrence is in
   WpStartNew's index-keyed M-mode boot table, which is a world of its own,
   so this is a self-contained re-proof at the shared altitude rather than an
   import of that file. ---- *)

(* c.li a0,-1  (63 is -1 in a 6-bit field) *)
Lemma cdec_557d s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x557d : mword 16)) s
  = Some (C_LI (mword_of_int 63, Regidx (mword_of_int 10)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* c.li a5,15 *)
Lemma cdec_47bd s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x47bd : mword 16)) s
  = Some (C_LI (mword_of_int 15, Regidx (mword_of_int 15)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* c.ld a5,0(a0) *)
Lemma cdec_611c s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x611c : mword 16)) s
  = Some (C_LD (mword_of_int 0, Cregidx (mword_of_int 2), Cregidx (mword_of_int 7)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* c.sd a5,0(s1) *)
Lemma cdec_e09c s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xe09c : mword 16)) s
  = Some (C_SD (mword_of_int 0, Cregidx (mword_of_int 1), Cregidx (mword_of_int 7)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* their leaf-form expansions (WpMmodeLeafBase's [exec_execute_C_{LD,SD}_leaf]
   at offset 0 / a0 / a5 and offset 0 / s1 / a5) -- the shape a WP leaf takes,
   with a literal [mword 12] and plain [Regidx]es. *)
Lemma cexec_611c s :
  exec (execute (C_LD (mword_of_int 0, Cregidx (mword_of_int 2), Cregidx (mword_of_int 7)))) s
  = Some (ExecuteAs (LOAD (mword_of_int 0, Regidx (mword_of_int 10), Regidx (mword_of_int 15), false, 8)), s).
Proof. apply exec_execute_C_LD_leaf; first [ apply bv_eq; vm_compute; reflexivity | vm_compute; reflexivity ]. Qed.

Lemma cexec_e09c s :
  exec (execute (C_SD (mword_of_int 0, Cregidx (mword_of_int 1), Cregidx (mword_of_int 7)))) s
  = Some (ExecuteAs (STORE (mword_of_int 0, Regidx (mword_of_int 15), Regidx (mword_of_int 9), 8)), s).
Proof. apply exec_execute_C_SD_leaf; first [ apply bv_eq; vm_compute; reflexivity | vm_compute; reflexivity ]. Qed.

(* c.j -0x0e -- the branch to a shared epilogue *)
Lemma cdec_bfcd s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xbfcd : mword 16)) s
  = Some (C_J (mword_of_int 2041), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* ---- shared PLIC per-hart context address arithmetic (plicinithart,
   plic_claim, plic_complete all build their context address this way) ---- *)

(* c.add a5,a5,a4 *)
Lemma cdec_97ba s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x97ba : mword 16)) s
  = Some (C_ADD (Regidx (mword_of_int 15), Regidx (mword_of_int 14)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x2785  c.addiw a5,a5,1 -- shared by clockintr, push_off, filedup *)
Lemma cdec_2785 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x2785 : mword 16)) s
  = Some (C_ADDIW (mword_of_int 1, Regidx (mword_of_int 15)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x40dc  c.lw a5,4(s1) -- the [f->ref] read, shared by filealloc and filedup *)
Lemma cdec_40dc s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x40dc : mword 16)) s
  = Some (C_LW (mword_of_int 1, Cregidx (mword_of_int 1), Cregidx (mword_of_int 7)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0xc0dc  c.sw a5,4(s1) -- the [f->ref] write, likewise *)
Lemma cdec_c0dc s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xc0dc : mword 16)) s
  = Some (C_SW (mword_of_int 1, Cregidx (mword_of_int 1), Cregidx (mword_of_int 7)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* their leaf-form expansions, one instance each of WpMmodeLeafBase's
   [exec_execute_C_{LW,SW}_leaf] at offset 4 / s1 / a5. *)
Lemma cexec_40dc s :
  exec (execute (C_LW (mword_of_int 1, Cregidx (mword_of_int 1), Cregidx (mword_of_int 7)))) s
  = Some (ExecuteAs (LOAD (mword_of_int 4, Regidx (mword_of_int 9), Regidx (mword_of_int 15), false, 4)), s).
Proof. apply exec_execute_C_LW_leaf; first [ apply bv_eq; vm_compute; reflexivity | vm_compute; reflexivity ]. Qed.

Lemma cexec_c0dc s :
  exec (execute (C_SW (mword_of_int 1, Cregidx (mword_of_int 1), Cregidx (mword_of_int 7)))) s
  = Some (ExecuteAs (STORE (mword_of_int 4, Regidx (mword_of_int 15), Regidx (mword_of_int 9), 4)), s).
Proof. apply exec_execute_C_SW_leaf; first [ apply bv_eq; vm_compute; reflexivity | vm_compute; reflexivity ]. Qed.

(* c.add a5,a5,a0 *)
Lemma cdec_97aa s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x97aa : mword 16)) s
  = Some (C_ADD (Regidx (mword_of_int 15), Regidx (mword_of_int 10)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* ===================================================================== *)
(*  Balanced-frame cancellation.                                          *)
(* ===================================================================== *)

(* A function's prologue moves sp by [a] and its epilogue moves it back by
   [b]; sp returns to its entry value exactly when the two immediates sum to
   zero.  ONE lemma over that pair -- the sized instances below are a line
   each, so a new frame size costs no bv proof.  Stated so no [vm_compute]
   ever touches the SYMBOLIC base [X] (which is an opaque [gpr_file] lookup
   at every call site, and diverges under [vm_compute]). *)
Lemma frame_cancel (X a b : mword 64) :
  add_vec a b = mword_of_int 0 -> add_vec (add_vec X a) b = X.
Proof.
  intro Hab. rewrite add_vec_assoc, Hab.
  apply bv_add_0_r. vm_compute. reflexivity.
Qed.

(* -16/+16, the standard 16-byte frame ([c.addi sp,-16] / [c.addi sp,16];
   48 is -16 in a 6-bit field). *)
(* ---------------------------------------------------------------------- *)
(* The same two facts spelled through [StackOwn.pa_stk] -- the form a proof  *)
(* that tracks its frame as stack SLOTS wants, rather than as a raw          *)
(* [add_vec].  [pa_stk X k] is [X] minus 8k bytes, so the prologue's push is *)
(* [add_vec X <imm> = pa_stk X k] and the epilogue's pop is its inverse;     *)
(* [stk_fp_*] is the [addi s0,sp,<frame>] that lands back at the ENTRY sp.   *)
(* Twenty-five byte-identical copies of these once lived under twenty-five   *)
(* different names, in fourteen function proofs.  Instantiate; do not        *)
(* re-derive.                                                               *)
(* ---------------------------------------------------------------------- *)

Lemma stk_push (X v : mword 64) (k : nat) :
  v = mword_of_int (- (8 * Z.of_nat k)) -> add_vec X v = StackOwn.pa_stk X k.
Proof. intros ->. reflexivity. Qed.

Lemma stk_pop (X v : mword 64) (k : nat) :
  add_vec (mword_of_int (- (8 * Z.of_nat k)) : mword 64) v = mword_of_int 0 ->
  add_vec (StackOwn.pa_stk X k) v = X.
Proof. apply frame_cancel. Qed.

(* -16 / +16, both a plain [c.addi sp].  The PUSH spells 48, which is -16 in
   the 6-bit field; the POP spells 16 outright. *)
Lemma stk_push_16 (X : mword 64) :
  add_vec X (sign_extend' 64 (sign_extend' 12 (mword_of_int 48 : mword 6))) = StackOwn.pa_stk X 2.
Proof. apply stk_push. apply bv_eq; vm_compute; reflexivity. Qed.
Lemma stk_pop_16 (X : mword 64) :
  add_vec (StackOwn.pa_stk X 2) (sign_extend' 64 (sign_extend' 12 (mword_of_int 16 : mword 6))) = X.
Proof. apply stk_pop. apply bv_eq; vm_compute; reflexivity. Qed.

(* -32 ([c.addi sp,-32]) / +32 ([c.addi16sp sp,32]). *)
Lemma stk_push_32 (X : mword 64) :
  add_vec X (sign_extend' 64 (sign_extend' 12 (mword_of_int 32 : mword 6))) = StackOwn.pa_stk X 4.
Proof. apply stk_push. apply bv_eq; vm_compute; reflexivity. Qed.
Lemma stk_pop_32 (X : mword 64) :
  add_vec (StackOwn.pa_stk X 4) (sign_extend' 64 (caddi16sp_imm (mword_of_int 2 : mword 6))) = X.
Proof. apply stk_pop. apply bv_eq; vm_compute; reflexivity. Qed.

(* -48 / +48, both [c.addi16sp] (61 is -3 in a 6-bit field, scaled by 16). *)
Lemma stk_push_48 (X : mword 64) :
  add_vec X (sign_extend' 64 (caddi16sp_imm (mword_of_int 61 : mword 6))) = StackOwn.pa_stk X 6.
Proof. apply stk_push. apply bv_eq; vm_compute; reflexivity. Qed.
Lemma stk_pop_48 (X : mword 64) :
  add_vec (StackOwn.pa_stk X 6) (sign_extend' 64 (caddi16sp_imm (mword_of_int 3 : mword 6))) = X.
Proof. apply stk_pop. apply bv_eq; vm_compute; reflexivity. Qed.

(* -64 / +64 (60 is -4 in a 6-bit field, scaled by 16). *)
Lemma stk_push_64 (X : mword 64) :
  add_vec X (sign_extend' 64 (caddi16sp_imm (mword_of_int 60 : mword 6))) = StackOwn.pa_stk X 8.
Proof. apply stk_push. apply bv_eq; vm_compute; reflexivity. Qed.
Lemma stk_pop_64 (X : mword 64) :
  add_vec (StackOwn.pa_stk X 8) (sign_extend' 64 (caddi16sp_imm (mword_of_int 4 : mword 6))) = X.
Proof. apply stk_pop. apply bv_eq; vm_compute; reflexivity. Qed.

(* [addi s0,sp,<frame>] -- the frame-pointer set-up, back at the entry sp. *)
Lemma stk_fp_32 (X : mword 64) :
  add_vec (StackOwn.pa_stk X 4) (sign_extend' 64 (caddi4spn_imm (mword_of_int 8 : mword 8))) = X.
Proof. apply stk_pop. apply bv_eq; vm_compute; reflexivity. Qed.
Lemma stk_fp_48 (X : mword 64) :
  add_vec (StackOwn.pa_stk X 6) (sign_extend' 64 (caddi4spn_imm (mword_of_int 12 : mword 8))) = X.
Proof. apply stk_pop. apply bv_eq; vm_compute; reflexivity. Qed.
Lemma stk_fp_64 (X : mword 64) :
  add_vec (StackOwn.pa_stk X 8) (sign_extend' 64 (caddi4spn_imm (mword_of_int 16 : mword 8))) = X.
Proof. apply stk_pop. apply bv_eq; vm_compute; reflexivity. Qed.

Lemma frame_cancel_16 (X : mword 64) :
  add_vec (add_vec X (sign_extend' 64 (sign_extend' 12 (mword_of_int 48 : mword 6))))
          (sign_extend' 64 (sign_extend' 12 (mword_of_int 16 : mword 6))) = X.
Proof. apply frame_cancel. apply bv_eq. vm_compute. reflexivity. Qed.

(* -32/+32 ([c.addi sp,-32] / [c.addi16sp sp,32]). *)
Lemma frame_cancel_32 (X : mword 64) :
  add_vec (add_vec X (sign_extend' 64 (sign_extend' 12 (mword_of_int 32 : mword 6))))
          (sign_extend' 64 (caddi16sp_imm (mword_of_int 2 : mword 6))) = X.
Proof. apply frame_cancel. apply bv_eq. vm_compute. reflexivity. Qed.

(* -48/+48, both [c.addi16sp] (61 is -3 in a 6-bit field, scaled by 16). *)
Lemma frame_cancel_48 (X : mword 64) :
  add_vec (add_vec X (sign_extend' 64 (caddi16sp_imm (mword_of_int 61 : mword 6))))
          (sign_extend' 64 (caddi16sp_imm (mword_of_int 3 : mword 6))) = X.
Proof. apply frame_cancel. apply bv_eq. vm_compute. reflexivity. Qed.

(* -64/+64, both [c.addi16sp] (60 is -4 in a 6-bit field, scaled by 16). *)
Lemma frame_cancel_64 (X : mword 64) :
  add_vec (add_vec X (sign_extend' 64 (caddi16sp_imm (mword_of_int 60 : mword 6))))
          (sign_extend' 64 (caddi16sp_imm (mword_of_int 4 : mword 6))) = X.
Proof. apply frame_cancel. apply bv_eq. vm_compute. reflexivity. Qed.

(* -80/+80, both [c.addi16sp] (59 is -5 in a 6-bit field, scaled by 16). *)
Lemma frame_cancel_80 (X : mword 64) :
  add_vec (add_vec X (sign_extend' 64 (caddi16sp_imm (mword_of_int 59 : mword 6))))
          (sign_extend' 64 (caddi16sp_imm (mword_of_int 5 : mword 6))) = X.
Proof. apply frame_cancel. apply bv_eq. vm_compute. reflexivity. Qed.

(* -96/+96, both [c.addi16sp] (58 is -6 in a 6-bit field, scaled by 16) --
   the 12-slot frame copyin and copyout push. *)
Lemma frame_cancel_96 (X : mword 64) :
  add_vec (add_vec X (sign_extend' 64 (caddi16sp_imm (mword_of_int 58 : mword 6))))
          (sign_extend' 64 (caddi16sp_imm (mword_of_int 6 : mword 6))) = X.
Proof. apply frame_cancel. apply bv_eq. vm_compute. reflexivity. Qed.

(* -192/+192, both [c.addi16sp] (52 is -12 in a 6-bit field, scaled by 16) --
   printk's frame, the deepest in the kernel. *)
Lemma frame_cancel_192 (X : mword 64) :
  add_vec (add_vec X (sign_extend' 64 (caddi16sp_imm (mword_of_int 52 : mword 6))))
          (sign_extend' 64 (caddi16sp_imm (mword_of_int 12 : mword 6))) = X.
Proof. apply frame_cancel. apply bv_eq. vm_compute. reflexivity. Qed.

(* ---------------------------------------------------------------------- *)
(* THE DEPTH-GENERIC SLOT DISPLACEMENT -- [c.sdsp] / [c.ldsp].              *)
(*                                                                          *)
(* A [c.sdsp rs,off(sp)] / [c.ldsp rd,off(sp)] addresses the frame from the *)
(* PUSHED sp, i.e. from [pa_stk X d] where [d] is the frame's depth in      *)
(* slots, with a zero-extended 6-bit uimm scaled by 8.  The slot it lands   *)
(* on is [pa_stk X k] with [u + k = d].  [stk_push]/[stk_pop] above are     *)
(* already depth-generic; THIS was the one piece that was not, and every    *)
(* frame-sized proof re-derived it ([ProofDirlookupParts.dlk_frm] is the    *)
(* same lemma hard-wired to [pa_stk X 12], with nine sized instances).      *)
(*                                                                          *)
(* Instantiate at your own [d] and [k] and discharge the hypothesis with    *)
(*   [apply stk_frm; apply bv_eq; vm_compute; reflexivity]                  *)
(* -- both indices are closed at every call site, and [X] stays symbolic    *)
(* (the [vm_compute] never sees it), which is the property the whole        *)
(* section is stated for.                                                   *)
(* ---------------------------------------------------------------------- *)
Lemma stk_frm (X : mword 64) (d : nat) (u : mword 6) (k : nat) :
  (mword_of_int (bv_wrap 64 (uint (mword_of_int (- (8 * Z.of_nat d)) : mword 64)
                             + uint (zero_extend' 64 (concat_vec u ('b"000"))
                                     : mword 64)))
   : mword 64)
  = mword_of_int (- (8 * Z.of_nat k)) ->
  add_vec (StackOwn.pa_stk X d) (zero_extend' 64 (concat_vec u ('b"000")))
  = StackOwn.pa_stk X k.
Proof.
  intro H. unfold StackOwn.pa_stk, add_vec_int.
  rewrite StackOwn.pa_stk_off2. apply f_equal. exact H.
Qed.

(* ===================================================================== *)
(*  Two [c.lui] immediates and the [x0] spelling, shared by every proof   *)
(*  that pages an address or branches on zero.                            *)
(* ===================================================================== *)

(* [c.lui rd,0xfffff] materializes the PGROUNDDOWN mask, in the [-4096]
   spelling every [and] with it is stated at. *)
Lemma lui_m4096 :
  luival (sign_extend' 20 (mword_of_int 63 : mword 6)) = mword_of_int (-4096).
Proof. apply bv_eq; vm_compute; reflexivity. Qed.

(* [c.lui rd,0x1] materializes PGSIZE. *)
Lemma lui_4096 :
  luival (sign_extend' 20 (mword_of_int 1 : mword 6)) = mword_of_int 4096.
Proof. apply bv_eq; vm_compute; reflexivity. Qed.

(* the decode files spell x0 with an explicit index, while the [beqz]/[bnez]
   leaves ([wp_beqz_x0_*_s_sconf]) state their rs2 as the model's [zreg]. *)
Lemma zreg0 : Regidx (mword_of_int 0 : mword 5) = zreg.
Proof. vm_compute; reflexivity. Qed.

(* ---- words shared by proc_mapstacks / walk and procinit ----
   procinit computes KSTACK(i) with the same instruction sequence
   proc_mapstacks uses, and saves the same s6/s7 frame walk does, so these
   stopped being single-user the moment procinit was written. *)
Lemma cdec_e05a s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0xe05a : mword 16)) s
    = Some (C_SDSP (mword_of_int 0, Regidx (mword_of_int 22)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_07b2 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0x07b2 : mword 16)) s
    = Some (C_SLLI (mword_of_int 12, Regidx (mword_of_int 15)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_1902 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0x1902 : mword 16)) s
    = Some (C_SLLI (mword_of_int 32, Regidx (mword_of_int 18)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_19fd s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0x19fd : mword 16)) s
    = Some (C_ADDI (mword_of_int 63, Regidx (mword_of_int 19)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_09b2 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0x09b2 : mword 16)) s
    = Some (C_SLLI (mword_of_int 12, Regidx (mword_of_int 19)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_6b02 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0x6b02 : mword 16)) s
    = Some (C_LDSP (mword_of_int 0, Regidx (mword_of_int 22)), s).
  Proof. intro H. rvc_oneshot s H. Qed.


(* ---- sys_pause's compressed words (the tick-wait loop's test/branches) ---- *)

(* 0x409c  c.lw a5,0(s1)  -- shared by acquiresleep/holdingsleep and sys_pause *)
Lemma cdec_409c s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0x409c : mword 16)) s
    = Some (C_LW (mword_of_int 0, Cregidx (mword_of_int 1), Cregidx (mword_of_int 7)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0xc3b9  c.beqz a5,+0x46  -- [n == 0] skips the wait loop entirely *)
Lemma cdec_c3b9 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0xc3b9 : mword 16)) s
    = Some (C_BEQZ (mword_of_int 35, Cregidx (mword_of_int 7)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0xed0d  c.bnez a0,+0x3a  -- killed(myproc()) took the -1 exit *)
Lemma cdec_ed0d s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0xed0d : mword 16)) s
    = Some (C_BNEZ (mword_of_int 29, Cregidx (mword_of_int 2)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0xbf41  c.j -0x70  -- the [n < 0] fixup's back edge *)
Lemma cdec_bf41 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0xbf41 : mword 16)) s
    = Some (C_J (mword_of_int 1992 : mword 11), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0xbff9  c.j -0x22  -- the killed exit rejoins the shared epilogue *)
Lemma cdec_bff9 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0xbff9 : mword 16)) s
    = Some (C_J (mword_of_int 2031 : mword 11), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0xc119  c.beqz a0,+0x06  -- shared by pipealloc (+0x96) and ismapped
   (+0x0e), each testing a just-returned pointer against 0 *)
Lemma cdec_c119 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
    exec (ext_decode_compressed (mword_of_int 0xc119 : mword 16)) s
    = Some (C_BEQZ (mword_of_int 3, Cregidx (mword_of_int 2)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* ---- the 96-byte frame: [c.addi16sp sp,-96] .. [c.addi4spn s0,sp,96] and
   its matching pop ----
   ra + s0..s9 spilled at 88(sp)..8(sp).  copyin and copyout are the tree's
   first two functions with a 96-byte frame and push/pop it with byte-identical
   word sequences; a third gets the whole set for free. *)

(* 0x711d  c.addi16sp sp,-96   copyin +0x02 / copyout +0x02 *)
Lemma cdec_711d s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x711d : mword 16)) s
  = Some (C_ADDI16SP (mword_of_int 58 : mword 6), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0xec86  c.sdsp ra,88(sp) *)
Lemma cdec_ec86 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xec86 : mword 16)) s
  = Some (C_SDSP (mword_of_int 11, Regidx (mword_of_int 1)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0xe8a2  c.sdsp s0,80(sp) *)
Lemma cdec_e8a2 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xe8a2 : mword 16)) s
  = Some (C_SDSP (mword_of_int 10, Regidx (mword_of_int 8)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0xe4a6  c.sdsp s1,72(sp) *)
Lemma cdec_e4a6 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xe4a6 : mword 16)) s
  = Some (C_SDSP (mword_of_int 9, Regidx (mword_of_int 9)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0xe0ca  c.sdsp s2,64(sp) *)
Lemma cdec_e0ca s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xe0ca : mword 16)) s
  = Some (C_SDSP (mword_of_int 8, Regidx (mword_of_int 18)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0xfc4e  c.sdsp s3,56(sp) *)
Lemma cdec_fc4e s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xfc4e : mword 16)) s
  = Some (C_SDSP (mword_of_int 7, Regidx (mword_of_int 19)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0xf852  c.sdsp s4,48(sp) *)
Lemma cdec_f852 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xf852 : mword 16)) s
  = Some (C_SDSP (mword_of_int 6, Regidx (mword_of_int 20)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0xf456  c.sdsp s5,40(sp) *)
Lemma cdec_f456 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xf456 : mword 16)) s
  = Some (C_SDSP (mword_of_int 5, Regidx (mword_of_int 21)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0xf05a  c.sdsp s6,32(sp) *)
Lemma cdec_f05a s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xf05a : mword 16)) s
  = Some (C_SDSP (mword_of_int 4, Regidx (mword_of_int 22)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0xec5e  c.sdsp s7,24(sp) *)
Lemma cdec_ec5e s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xec5e : mword 16)) s
  = Some (C_SDSP (mword_of_int 3, Regidx (mword_of_int 23)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0xe862  c.sdsp s8,16(sp) *)
Lemma cdec_e862 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xe862 : mword 16)) s
  = Some (C_SDSP (mword_of_int 2, Regidx (mword_of_int 24)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0xe466  c.sdsp s9,8(sp) *)
Lemma cdec_e466 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xe466 : mword 16)) s
  = Some (C_SDSP (mword_of_int 1, Regidx (mword_of_int 25)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0x1080  c.addi4spn s0,sp,96 *)
Lemma cdec_1080 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x1080 : mword 16)) s
  = Some (C_ADDI4SPN (Cregidx (mword_of_int 0), mword_of_int 24 : mword 8), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0x60e6  c.ldsp ra,88(sp) *)
Lemma cdec_60e6 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x60e6 : mword 16)) s
  = Some (C_LDSP (mword_of_int 11, Regidx (mword_of_int 1)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0x6446  c.ldsp s0,80(sp) *)
Lemma cdec_6446 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x6446 : mword 16)) s
  = Some (C_LDSP (mword_of_int 10, Regidx (mword_of_int 8)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0x64a6  c.ldsp s1,72(sp) *)
Lemma cdec_64a6 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x64a6 : mword 16)) s
  = Some (C_LDSP (mword_of_int 9, Regidx (mword_of_int 9)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0x6906  c.ldsp s2,64(sp) *)
Lemma cdec_6906 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x6906 : mword 16)) s
  = Some (C_LDSP (mword_of_int 8, Regidx (mword_of_int 18)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0x79e2  c.ldsp s3,56(sp) *)
Lemma cdec_79e2 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x79e2 : mword 16)) s
  = Some (C_LDSP (mword_of_int 7, Regidx (mword_of_int 19)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0x7a42  c.ldsp s4,48(sp) *)
Lemma cdec_7a42 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x7a42 : mword 16)) s
  = Some (C_LDSP (mword_of_int 6, Regidx (mword_of_int 20)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0x7aa2  c.ldsp s5,40(sp) *)
Lemma cdec_7aa2 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x7aa2 : mword 16)) s
  = Some (C_LDSP (mword_of_int 5, Regidx (mword_of_int 21)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0x7b02  c.ldsp s6,32(sp) *)
Lemma cdec_7b02 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x7b02 : mword 16)) s
  = Some (C_LDSP (mword_of_int 4, Regidx (mword_of_int 22)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0x6be2  c.ldsp s7,24(sp) *)
Lemma cdec_6be2 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x6be2 : mword 16)) s
  = Some (C_LDSP (mword_of_int 3, Regidx (mword_of_int 23)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0x6c42  c.ldsp s8,16(sp) *)
Lemma cdec_6c42 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x6c42 : mword 16)) s
  = Some (C_LDSP (mword_of_int 2, Regidx (mword_of_int 24)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0x6ca2  c.ldsp s9,8(sp) *)
Lemma cdec_6ca2 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x6ca2 : mword 16)) s
  = Some (C_LDSP (mword_of_int 1, Regidx (mword_of_int 25)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0x6125  c.addi16sp sp,96 *)
Lemma cdec_6125 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x6125 : mword 16)) s
  = Some (C_ADDI16SP (mword_of_int 6 : mword 6), s).
  Proof. intro H. rvc_oneshot s H. Qed.


(* ---- argument/result register moves and shift masks, each wanted by two or
   more function proofs ---- *)

(* 0x83e9  c.srli a5,a5,0x1a  -- walk +0x1c (MAXVA mask) and walkaddr +0x02 *)
Lemma cdec_83e9 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x83e9 : mword 16)) s
  = Some (C_SRLI (mword_of_int 26, Cregidx (mword_of_int 7)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0x4601  c.li a2,0          -- the alloc=0/perm=0 third argument: ismapped
   +0x08, walkaddr +0x14, copyout +0x64 / +0x72 *)
Lemma cdec_4601 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x4601 : mword 16)) s
  = Some (C_LI (mword_of_int 0, Regidx (mword_of_int 12)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0x6b05  c.lui s6,0x1       -- s6 := PGSIZE; proc_mapstacks +0x48, copyin +0x28 *)
Lemma cdec_6b05 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x6b05 : mword 16)) s
  = Some (C_LUI (mword_of_int 1, Regidx (mword_of_int 22)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0x8a2e  c.mv s4,a1         -- pipealloc +0x0e, copyout +0x20 *)
Lemma cdec_8a2e s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x8a2e : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 20), Regidx (mword_of_int 11)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0x8b32  c.mv s6,a2         -- walk +0x18, copyout +0x22 *)
Lemma cdec_8b32 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x8b32 : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 22), Regidx (mword_of_int 12)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0x8baa  c.mv s7,a0         -- copyin +0x1c, copyout +0x1c *)
Lemma cdec_8baa s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x8baa : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 23), Regidx (mword_of_int 10)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0x85da  c.mv a1,s6         -- procinit +0x78, copyout +0x3a *)
Lemma cdec_85da s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x85da : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 11), Regidx (mword_of_int 22)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0x85a6  c.mv a1,s1         -- mappages +0x40, copyout +0x58 / +0x66 / +0x74 *)
Lemma cdec_85a6 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x85a6 : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 11), Regidx (mword_of_int 9)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0x855e  c.mv a0,s7         -- copyin +0x5c / +0x68, copyout +0x5a / +0x68 / +0x76 *)
Lemma cdec_855e s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x855e : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 10), Regidx (mword_of_int 23)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0x89aa  c.mv s3,a0         -- sleep +0x0e, vmfault +0x0c / +0x50,
   copyout +0x60 / +0x6e *)
Lemma cdec_89aa s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x89aa : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 19), Regidx (mword_of_int 10)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0x653c  c.ld a5,72(a0)     -- vmfault +0x14, fetchaddr +0x14 (p->sz) *)
Lemma cdec_653c s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x653c : mword 16)) s
  = Some (C_LD (mword_of_int 9, Cregidx (mword_of_int 2), Cregidx (mword_of_int 7)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0xb7fd  c.j -0x12          -- argfd +0x58, fetchaddr +0x48 *)
Lemma cdec_b7fd s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xb7fd : mword 16)) s
  = Some (C_J (mword_of_int 2039), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0x84ae  c.mv s1,a1         -- argint +0x0a, argaddr +0x0a (park [ip]) *)
Lemma cdec_84ae s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x84ae : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 9), Regidx (mword_of_int 11)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0x862a  c.mv a2,a0         -- proc_mapstacks +0x56, fdalloc +0x10 *)
Lemma cdec_862a s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x862a : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 12), Regidx (mword_of_int 10)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0xe088  c.sd a0,0(s1)      -- pipealloc +0x1c, argaddr +0x10 *)
Lemma cdec_e088 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xe088 : mword 16)) s
  = Some (C_SD (mword_of_int 0, Cregidx (mword_of_int 1), Cregidx (mword_of_int 2)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* [cdec_e088]'s AST in the shape a WP store leaf takes. *)
Lemma cexec_sd0_s1_a0 s :
  exec (execute (C_SD (mword_of_int 0, Cregidx (mword_of_int 1), Cregidx (mword_of_int 2)))) s
  = Some (ExecuteAs (STORE (mword_of_int 0, Regidx (mword_of_int 10), Regidx (mword_of_int 9), 8)), s).
Proof. apply exec_execute_C_SD_leaf; first [ apply bv_eq; vm_compute; reflexivity | vm_compute; reflexivity ]. Qed.

(* [cdec_653c]'s AST in the shape a WP load leaf takes: a literal [mword 12]
   displacement and plain [Regidx]es. *)
Lemma cshape_653c :
  LOAD (zero_extend' 12 (concat_vec (mword_of_int 9 : mword 5) ('b"000")),
        creg2reg_idx (Cregidx (mword_of_int 2)), creg2reg_idx (Cregidx (mword_of_int 7)), false, 8)
  = LOAD (mword_of_int 72 : mword 12, Regidx (mword_of_int 10 : mword 5),
          Regidx (mword_of_int 15 : mword 5), false, 8).
Proof.
  replace (zero_extend' 12 (concat_vec (mword_of_int 9 : mword 5) ('b"000")) : mword 12)
    with (mword_of_int 72 : mword 12) by (apply bv_eq; vm_compute; reflexivity).
  replace (creg2reg_idx (Cregidx (mword_of_int 2))) with (Regidx (mword_of_int 10 : mword 5))
    by (vm_compute; reflexivity).
  replace (creg2reg_idx (Cregidx (mword_of_int 7))) with (Regidx (mword_of_int 15 : mword 5))
    by (vm_compute; reflexivity).
  reflexivity.
Qed.

(* ---- sys_pipe's five compressed words that no earlier function had.
   Four of them are the syscall layer's own idioms one register over
   ([c.li a3,4] is copyout's [sizeof(int)] argument, [c.add a1,a1,a3] is the
   [fdarray + sizeof(fd0)] the second copyout wants), one is the
   [p->pagetable] load, and one is the [c.j] to the shared epilogue. ---- *)

(* 0x4691  c.li a3,4          -- sys_pipe: the len argument of both copyouts *)
Lemma cdec_4691 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x4691 : mword 16)) s
  = Some (C_LI (mword_of_int 4, Regidx (mword_of_int 13)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0x68a8  c.ld a0,80(s1)     -- sys_pipe: p->pagetable *)
Lemma cdec_68a8 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x68a8 : mword 16)) s
  = Some (C_LD (mword_of_int 10, Cregidx (mword_of_int 1), Cregidx (mword_of_int 2)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* [cdec_68a8]'s AST in the shape a WP load leaf takes. *)
Lemma cshape_68a8 :
  LOAD (zero_extend' 12 (concat_vec (mword_of_int 10 : mword 5) ('b"000")),
        creg2reg_idx (Cregidx (mword_of_int 1)), creg2reg_idx (Cregidx (mword_of_int 2)), false, 8)
  = LOAD (mword_of_int 80 : mword 12, Regidx (mword_of_int 9 : mword 5),
          Regidx (mword_of_int 10 : mword 5), false, 8).
Proof.
  replace (zero_extend' 12 (concat_vec (mword_of_int 10 : mword 5) ('b"000")) : mword 12)
    with (mword_of_int 80 : mword 12) by (apply bv_eq; vm_compute; reflexivity).
  replace (creg2reg_idx (Cregidx (mword_of_int 1))) with (Regidx (mword_of_int 9 : mword 5))
    by (vm_compute; reflexivity).
  replace (creg2reg_idx (Cregidx (mword_of_int 2))) with (Regidx (mword_of_int 10 : mword 5))
    by (vm_compute; reflexivity).
  reflexivity.
Qed.

(* 0x95b6  c.add a1,a1,a3     -- sys_pipe: fdarray + sizeof(fd0) *)
Lemma cdec_95b6 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x95b6 : mword 16)) s
  = Some (C_ADD (Regidx (mword_of_int 11), Regidx (mword_of_int 13)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0x97a6  c.add a5,a5,s1     -- sys_pipe: &p->ofile[fd] *)
Lemma cdec_97a6 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x97a6 : mword 16)) s
  = Some (C_ADD (Regidx (mword_of_int 15), Regidx (mword_of_int 9)), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* 0xa025  c.j +0x28          -- sys_pipe +0xae, into the shared epilogue *)
Lemma cdec_a025 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xa025 : mword 16)) s
  = Some (C_J (mword_of_int 20), s).
  Proof. intro H. rvc_oneshot s H. Qed.

(* ---- words the uvmunmap / uvmdealloc / uvmalloc catalogs shared with the
   rest of the tree (each was proved locally in two to four files) ---- *)

(* 0x17fd  c.addi a5,a5,-1    -- kalloc, uvmalloc, uvmdealloc (imm6 = 63,
   the 6-bit residue of -1: the [0xfff] half of a PGROUNDUP) *)
Lemma cdec_17fd s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x17fd : mword 16)) s
  = Some (C_ADDI (mword_of_int 63, Regidx (mword_of_int 15)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x6785  c.lui a5,0x1       -- freerange, uvmalloc, uvmdealloc (PGSIZE) *)
Lemma cdec_6785 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x6785 : mword 16)) s
  = Some (C_LUI (mword_of_int 1, Regidx (mword_of_int 15)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x77fd  c.lui a5,0xfffff   -- vmfault, uvmalloc (-4096; imm6 = 63) *)
Lemma cdec_77fd s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x77fd : mword 16)) s
  = Some (C_LUI (mword_of_int 63, Regidx (mword_of_int 15)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x83a9  c.srli a5,a5,0xa   -- walkaddr, uvmunmap (PTE2PA's >> 10) *)
Lemma cdec_83a9 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x83a9 : mword 16)) s
  = Some (C_SRLI (mword_of_int 10, Cregidx (mword_of_int 7)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x84b2  c.mv s1,a2         -- argfd, uvmdealloc *)
Lemma cdec_84b2 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x84b2 : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 9), Regidx (mword_of_int 12)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x8556  c.mv a0,s5         -- copyin, printk, uvmalloc *)
Lemma cdec_8556 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x8556 : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 10), Regidx (mword_of_int 21)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x8a32  c.mv s4,a2         -- pipewrite, uvmalloc *)
Lemma cdec_8a32 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x8a32 : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 20), Regidx (mword_of_int 12)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x8ab6  c.mv s5,a3         -- copyout, uvmunmap *)
Lemma cdec_8ab6 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x8ab6 : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 21), Regidx (mword_of_int 13)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x95be  c.add a1,a1,a5     -- sched, uvmalloc *)
Lemma cdec_95be s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x95be : mword 16)) s
  = Some (C_ADD (Regidx (mword_of_int 11), Regidx (mword_of_int 15)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0xa015  c.j +0x24          -- printk, uvmunmap (offset/2 = 18) *)
Lemma cdec_a015 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xa015 : mword 16)) s
  = Some (C_J (mword_of_int 18 : mword 11), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0xb7d5  c.j -0x1c          -- consputc, uvmdealloc (11-bit residue 2034) *)
Lemma cdec_b7d5 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xb7d5 : mword 16)) s
  = Some (C_J (mword_of_int 2034 : mword 11), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0xbfc9  c.j -0x2e          -- piperead, uvmunmap (11-bit residue 2025) *)
Lemma cdec_bfc9 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xbfc9 : mword 16)) s
  = Some (C_J (mword_of_int 2025 : mword 11), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0xbfe1  c.j -0x28          -- printk, uvmalloc (11-bit residue 2028) *)
Lemma cdec_bfe1 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xbfe1 : mword 16)) s
  = Some (C_J (mword_of_int 2028 : mword 11), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* ---- the either_copy{out,in} sweep: six words each of which already had
   two or three private copies, plus the [c.ld a0,80(a0)] load shape that
   had four ---- *)

(* 0x86ca  c.mv a3,s2         -- printk, vmfault, fetchstr, either_copy* *)
Lemma cdec_86ca s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x86ca : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 13), Regidx (mword_of_int 18)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x864e  c.mv a2,s3         -- uvmalloc, fetchstr, either_copy* *)
Lemma cdec_864e s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x864e : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 12), Regidx (mword_of_int 19)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x85d2  c.mv a1,s4         -- binit, vmfault, either_copy* *)
Lemma cdec_85d2 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x85d2 : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 11), Regidx (mword_of_int 20)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x85ce  c.mv a1,s3         -- copyin, either_copy* *)
Lemma cdec_85ce s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x85ce : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 11), Regidx (mword_of_int 19)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x6928  c.ld a0,80(a0)     -- p->pagetable read into the SAME register:
   fetchaddr, fetchstr, either_copy*.  ([cdec_68a8] is the s1-based twin.) *)
Lemma cdec_6928 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x6928 : mword 16)) s
  = Some (C_LD (mword_of_int 10, Cregidx (mword_of_int 2), Cregidx (mword_of_int 2)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* [cdec_6928]'s AST in the shape a WP load leaf takes.  This is the one the
   [ProofFetchaddr] / [ProofFetchstr] / [ProofEitherCopy] trio each had a
   private copy of; [cshape_68a8] is its s1-based twin. *)
Lemma cshape_6928 :
  LOAD (zero_extend' 12 (concat_vec (mword_of_int 10 : mword 5) ('b"000")),
        creg2reg_idx (Cregidx (mword_of_int 2)), creg2reg_idx (Cregidx (mword_of_int 2)), false, 8)
  = LOAD (mword_of_int 80 : mword 12, Regidx (mword_of_int 10 : mword 5),
          Regidx (mword_of_int 10 : mword 5), false, 8).
Proof.
  replace (zero_extend' 12 (concat_vec (mword_of_int 10 : mword 5) ('b"000")) : mword 12)
    with (mword_of_int 80 : mword 12) by (apply bv_eq; vm_compute; reflexivity).
  replace (creg2reg_idx (Cregidx (mword_of_int 2))) with (Regidx (mword_of_int 10 : mword 5))
    by (vm_compute; reflexivity).
  reflexivity.
Qed.

(* 0xb7cd  c.j -0x1e          -- copyout, pipewrite, either_copy*
   (11-bit residue 2033) *)
Lemma cdec_b7cd s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xb7cd : mword 16)) s
  = Some (C_J (mword_of_int 2033 : mword 11), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* ===================================================================== *)
(*  Words the growproc sweep collapsed (each had 1-5 private copies).     *)
(* ===================================================================== *)

(* 0x892a  c.mv s2,a0    -- printk, pipealloc, uvmcopy, vmfault,
   proc_pagetable, growproc: the standard "park the callee's result in s2" *)
Lemma cdec_892a s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x892a : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 18), Regidx (mword_of_int 10)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x07b6  c.slli a5,a5,0xd  -- procinit's KSTACK arithmetic, growproc's
   TRAPFRAME constant *)
Lemma cdec_07b6 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x07b6 : mword 16)) s
  = Some (C_SLLI (mword_of_int 13, Regidx (mword_of_int 15)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0xc50d  c.beqz a0,+0x2a   -- uvmalloc, growproc *)
Lemma cdec_c50d s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xc50d : mword 16)) s
  = Some (C_BEQZ (mword_of_int 21, Cregidx (mword_of_int 2)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0xb7c5  c.j -0x20         -- argraw, push_off, growproc
   (11-bit residue 2032) *)
Lemma cdec_b7c5 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xb7c5 : mword 16)) s
  = Some (C_J (mword_of_int 2032 : mword 11), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* ===================================================================== *)
(*  Words the scheduler sweep collapsed (each had 2-3 private copies).     *)
(* ===================================================================== *)

(* 0xe062  c.sdsp s8,0(sp)   -- the tenth saved-register slot of a 10-save
   frame: proc_mapstacks, scheduler *)
Lemma cdec_e062 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xe062 : mword 16)) s
  = Some (C_SDSP (mword_of_int 0, Regidx (mword_of_int 24)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x4b85  c.li s7,1         -- pipewrite, piperead, scheduler *)
Lemma cdec_4b85 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x4b85 : mword 16)) s
  = Some (C_LI (mword_of_int 1, Regidx (mword_of_int 23)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x4c9c  c.lw a5,24(s1)    -- p->state, in every function that scans proc[]
   with the cursor in s1: allocproc, wakeup, scheduler *)
Lemma cdec_4c9c s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x4c9c : mword 16)) s
  = Some (C_LW (mword_of_int 6, Cregidx (mword_of_int 1), Cregidx (mword_of_int 7)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* [cdec_4c9c]'s AST in the shape a WP load leaf takes: a literal [mword 12]
   displacement and plain [Regidx]es. *)
Lemma cexec_lw24_s1_a5 s :
  exec (execute (C_LW (mword_of_int 6, Cregidx (mword_of_int 1), Cregidx (mword_of_int 7)))) s
  = Some (ExecuteAs (LOAD (mword_of_int 24, Regidx (mword_of_int 9), Regidx (mword_of_int 15), false, 4)), s).
Proof. apply exec_execute_C_LW_leaf; first [ apply bv_eq; vm_compute; reflexivity | vm_compute; reflexivity ]. Qed.

(* 0x855a  c.mv a0,s6        -- uvmcopy, scheduler *)
Lemma cdec_855a s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x855a : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 10), Regidx (mword_of_int 22)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* ===================================================================== *)
(*  Words the bio.c (bread / bwrite / brelse / bpin / bunpin) sweep        *)
(*  collapsed.  Each had two to three private copies before it landed      *)
(*  here; per the dedup discipline in claude-notes/durable-notes.md a word  *)
(*  proved in two or more Wp*Decode.v files belongs at this altitude.      *)
(* ===================================================================== *)

(* 0x40bc  c.lw a5,64(s1)   -- [b->refcnt], read by bread's LRU scan and by
   bpin / bunpin / brelse (the same [struct buf] cursor lives in s1) *)
Lemma cdec_40bc s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x40bc : mword 16)) s
  = Some (C_LW (mword_of_int 16, Cregidx (mword_of_int 1), Cregidx (mword_of_int 7)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* [cdec_40bc]'s AST in the shape a WP load leaf takes: a literal [mword 12]
   displacement and plain [Regidx]es. *)
Lemma cexec_40bc s :
  exec (execute (C_LW (mword_of_int 16, Cregidx (mword_of_int 1), Cregidx (mword_of_int 7)))) s
  = Some (ExecuteAs (LOAD (mword_of_int 64, Regidx (mword_of_int 9), Regidx (mword_of_int 15), false, 4)), s).
Proof. apply exec_execute_C_LW_leaf; first [ apply bv_eq; vm_compute; reflexivity | vm_compute; reflexivity ]. Qed.

(* 0xc0bc  c.sw a5,64(s1)   -- the [b->refcnt] write-back: same four sites *)
Lemma cdec_c0bc s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xc0bc : mword 16)) s
  = Some (C_SW (mword_of_int 16, Cregidx (mword_of_int 1), Cregidx (mword_of_int 7)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* [cdec_c0bc]'s AST in the shape a WP store leaf takes. *)
Lemma cexec_c0bc s :
  exec (execute (C_SW (mword_of_int 16, Cregidx (mword_of_int 1), Cregidx (mword_of_int 7)))) s
  = Some (ExecuteAs (STORE (mword_of_int 64, Regidx (mword_of_int 15), Regidx (mword_of_int 9), 4)), s).
Proof. apply exec_execute_C_SW_leaf; first [ apply bv_eq; vm_compute; reflexivity | vm_compute; reflexivity ]. Qed.

(* 0xc09c  c.sw a5,0(s1)    -- bread's [b->valid = 1], initsleeplock's and
   releasesleep's [lk->locked] store *)
Lemma cdec_c09c s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xc09c : mword 16)) s
  = Some (C_SW (mword_of_int 0, Cregidx (mword_of_int 1), Cregidx (mword_of_int 7)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x37fd  c.addiw a5,a5,-1  (6-bit residue 63) -- brelse's and bunpin's
   [refcnt--], pop_off's [c->noff--] *)
Lemma cdec_37fd s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x37fd : mword 16)) s
  = Some (C_ADDIW (mword_of_int 63, Regidx (mword_of_int 15)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x4585  c.li a1,1        -- bwrite's [write = 1] argument to
   virtio_disk_rw, kfree's memset fill byte, virtio_disk_rw's own [li a1,1] *)
Lemma cdec_4585 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x4585 : mword 16)) s
  = Some (C_LI (mword_of_int 1, Regidx (mword_of_int 11)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0xcb91  c.beqz a5,+0x14  -- bread's [refcnt == 0] recycle test, allocproc's
   proc-scan test, uartputc_sync's THRE poll *)
Lemma cdec_cb91 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xcb91 : mword 16)) s
  = Some (C_BEQZ (mword_of_int 10, Cregidx (mword_of_int 7)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0xa021  c.j +0x8         -- entry into a loop's test: bread, copyout,
   uvmcopy *)
Lemma cdec_a021 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xa021 : mword 16)) s
  = Some (C_J (mword_of_int 4 : mword 11), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x893e  c.mv s2,a5       -- binit, killed *)
Lemma cdec_893e s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x893e : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 18), Regidx (mword_of_int 15)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x89ae  c.mv s3,a1       -- the second argument parked in s3: bread, walk *)
Lemma cdec_89ae s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x89ae : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 19), Regidx (mword_of_int 11)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* ---------------------------------------------------------------- *)
(* Words a second function turned out to need.                      *)
(* ---------------------------------------------------------------- *)

Lemma cdec_05b2 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x05b2 : mword 16)) s
  = Some (C_SLLI (mword_of_int 12, Regidx (mword_of_int 11)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_05b6 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x05b6 : mword 16)) s
  = Some (C_SLLI (mword_of_int 13, Regidx (mword_of_int 11)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_0705 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x0705 : mword 16)) s
  = Some (C_ADDI (mword_of_int 1, Regidx (mword_of_int 14)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_0785 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x0785 : mword 16)) s
  = Some (C_ADDI (mword_of_int 1, Regidx (mword_of_int 15)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_07a1 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x07a1 : mword 16)) s
  = Some (C_ADDI (mword_of_int 8, Regidx (mword_of_int 15)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_0a05 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x0a05 : mword 16)) s
  = Some (C_ADDI (mword_of_int 1, Regidx (mword_of_int 20)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_15fd s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x15fd : mword 16)) s
  = Some (C_ADDI (mword_of_int 63, Regidx (mword_of_int 11)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_2905 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x2905 : mword 16)) s
  = Some (C_ADDIW (mword_of_int 1, Regidx (mword_of_int 18)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_431c s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x431c : mword 16)) s
  = Some (C_LW (mword_of_int 0, Cregidx (mword_of_int 6), Cregidx (mword_of_int 7)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_43dc s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x43dc : mword 16)) s
  = Some (C_LW (mword_of_int 1, Cregidx (mword_of_int 7), Cregidx (mword_of_int 7)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_4481 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x4481 : mword 16)) s
  = Some (C_LI (mword_of_int 0, Regidx (mword_of_int 9)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_4605 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x4605 : mword 16)) s
  = Some (C_LI (mword_of_int 1, Regidx (mword_of_int 12)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* c.li a3,0 -- proc_freepagetable +0x10/+0x20, proc_pagetable +0x66:
   [do_free = 0] at every uvmunmap call that drops a FIXED leaf *)
Lemma cdec_4681 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x4681 : mword 16)) s
  = Some (C_LI (mword_of_int 0, Regidx (mword_of_int 13)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* c.j -0x36 -- proc_pagetable +0x82, the second failure tail's join *)
Lemma cdec_b7e9 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xb7e9 : mword 16)) s
  = Some (C_J (mword_of_int 2021 : mword 11), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_4685 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x4685 : mword 16)) s
  = Some (C_LI (mword_of_int 1, Regidx (mword_of_int 13)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_4705 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x4705 : mword 16)) s
  = Some (C_LI (mword_of_int 1, Regidx (mword_of_int 14)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_4719 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x4719 : mword 16)) s
  = Some (C_LI (mword_of_int 6, Regidx (mword_of_int 14)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_4729 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x4729 : mword 16)) s
  = Some (C_LI (mword_of_int 10, Regidx (mword_of_int 14)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_4901 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x4901 : mword 16)) s
  = Some (C_LI (mword_of_int 0, Regidx (mword_of_int 18)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_4981 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x4981 : mword 16)) s
  = Some (C_LI (mword_of_int 0, Regidx (mword_of_int 19)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_4b05 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x4b05 : mword 16)) s
  = Some (C_LI (mword_of_int 1, Regidx (mword_of_int 22)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_577d s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x577d : mword 16)) s
  = Some (C_LI (mword_of_int 63, Regidx (mword_of_int 14)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_5b7d s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x5b7d : mword 16)) s
  = Some (C_LI (mword_of_int 63, Regidx (mword_of_int 22)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_6088 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x6088 : mword 16)) s
  = Some (C_LD (mword_of_int 0, Cregidx (mword_of_int 1), Cregidx (mword_of_int 2)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_609c s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x609c : mword 16)) s
  = Some (C_LD (mword_of_int 0, Cregidx (mword_of_int 1), Cregidx (mword_of_int 7)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_6398 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x6398 : mword 16)) s
  = Some (C_LD (mword_of_int 0, Cregidx (mword_of_int 7), Cregidx (mword_of_int 6)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_689c s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x689c : mword 16)) s
  = Some (C_LD (mword_of_int 2, Cregidx (mword_of_int 1), Cregidx (mword_of_int 7)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_6a05 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x6a05 : mword 16)) s
  = Some (C_LUI (mword_of_int 1, Regidx (mword_of_int 20)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_84d2 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x84d2 : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 9), Regidx (mword_of_int 20)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_854e s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x854e : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 10), Regidx (mword_of_int 19)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_85aa s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x85aa : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 11), Regidx (mword_of_int 10)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_85b2 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x85b2 : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 11), Regidx (mword_of_int 12)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_8626 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x8626 : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 12), Regidx (mword_of_int 9)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_86de s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x86de : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 13), Regidx (mword_of_int 23)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_8732 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x8732 : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 14), Regidx (mword_of_int 12)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_87aa s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x87aa : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 15), Regidx (mword_of_int 10)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_8932 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x8932 : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 18), Regidx (mword_of_int 12)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_8aaa s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x8aaa : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 21), Regidx (mword_of_int 10)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_8aae s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x8aae : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 21), Regidx (mword_of_int 11)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_8ab2 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x8ab2 : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 21), Regidx (mword_of_int 12)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_8f75 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x8f75 : mword 16)) s
  = Some (C_AND (Cregidx (mword_of_int 6), Cregidx (mword_of_int 5)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_963e s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x963e : mword 16)) s
  = Some (C_ADD (Regidx (mword_of_int 12), Regidx (mword_of_int 15)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_9726 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x9726 : mword 16)) s
  = Some (C_ADD (Regidx (mword_of_int 14), Regidx (mword_of_int 9)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_9736 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x9736 : mword 16)) s
  = Some (C_ADD (Regidx (mword_of_int 14), Regidx (mword_of_int 13)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_97ca s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x97ca : mword 16)) s
  = Some (C_ADD (Regidx (mword_of_int 15), Regidx (mword_of_int 18)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_9aa6 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x9aa6 : mword 16)) s
  = Some (C_ADD (Regidx (mword_of_int 21), Regidx (mword_of_int 9)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_a005 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xa005 : mword 16)) s
  = Some (C_J (mword_of_int 16 : mword 11), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_a011 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xa011 : mword 16)) s
  = Some (C_J (mword_of_int 2), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_a809 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xa809 : mword 16)) s
  = Some (C_J (mword_of_int 9), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_a811 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xa811 : mword 16)) s
  = Some (C_J (mword_of_int 10), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_a82d s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xa82d : mword 16)) s
  = Some (C_J (mword_of_int 29), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_b775 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xb775 : mword 16)) s
  = Some (C_J (mword_of_int 2006), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_b779 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xb779 : mword 16)) s
  = Some (C_J (mword_of_int 1991), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_b77d s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xb77d : mword 16)) s
  = Some (C_J (mword_of_int 2007), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_b7dd s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xb7dd : mword 16)) s
  = Some (C_J (mword_of_int 2035 : mword 11), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_b7ed s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xb7ed : mword 16)) s
  = Some (C_J (mword_of_int 2037), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_bf6d s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xbf6d : mword 16)) s
  = Some (C_J (mword_of_int 2013 : mword 11), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_bfc5 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xbfc5 : mword 16)) s
  = Some (C_J (mword_of_int 2040), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_bfd1 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xbfd1 : mword 16)) s
  = Some (C_J (mword_of_int 2026 : mword 11), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_bfe9 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xbfe9 : mword 16)) s
  = Some (C_J (mword_of_int 2029), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_c121 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xc121 : mword 16)) s
  = Some (C_BEQZ (mword_of_int 32, Cregidx (mword_of_int 2)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_c38d s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xc38d : mword 16)) s
  = Some (C_BEQZ (mword_of_int 17, Cregidx (mword_of_int 7)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_c901 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xc901 : mword 16)) s
  = Some (C_BEQZ (mword_of_int 8, Cregidx (mword_of_int 2)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_cd11 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xcd11 : mword 16)) s
  = Some (C_BEQZ (mword_of_int 14, Cregidx (mword_of_int 2)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_cf85 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xcf85 : mword 16)) s
  = Some (C_BEQZ (mword_of_int 28, Cregidx (mword_of_int 7)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_e11c s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xe11c : mword 16)) s
  = Some (C_SD (mword_of_int 0, Cregidx (mword_of_int 2), Cregidx (mword_of_int 7)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_e888 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xe888 : mword 16)) s
  = Some (C_SD (mword_of_int 2, Cregidx (mword_of_int 1), Cregidx (mword_of_int 2)), s).
Proof. intro H. rvc_oneshot s H. Qed.

Lemma cdec_fbfd s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xfbfd : mword 16)) s
  = Some (C_BNEZ (mword_of_int 251, Cregidx (mword_of_int 7)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* --------------------------------------------------------------------- *)
(* Words promoted when devintr became their second user (the private      *)
(* copies in CodeSysSbrk / CodeMemmove / CodeGrowproc / CodeWakeup /        *)
(* CodeScheduler were retired at the same time).                          *)
(* --------------------------------------------------------------------- *)

(* c.li a0,1 *)
Lemma cdec_4505 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x4505 : mword 16)) s
  = Some (C_LI (mword_of_int 1, Regidx (mword_of_int 10)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* c.mv a4,a0 *)
Lemma cdec_872a s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x872a : mword 16)) s
  = Some (C_MV (Regidx (mword_of_int 14), Regidx (mword_of_int 10)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* c.j +0x10 *)
Lemma cdec_a801 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xa801 : mword 16)) s
  = Some (C_J (mword_of_int 8 : mword 11), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* c.j -0x4a *)
Lemma cdec_bf5d s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xbf5d : mword 16)) s
  = Some (C_J (mword_of_int 2011 : mword 11), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* c.j -0x24 *)
Lemma cdec_bff1 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0xbff1 : mword 16)) s
  = Some (C_J (mword_of_int 2030 : mword 11), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* ===================================================================== *)
(*  Words the log.c sweep collapsed.  Each of these had two or three      *)
(*  private copies among CodeWriteHead / CodeInitlog / CodeInstallTrans /  *)
(*  CodeBeginOp / CodeEndOp / CodeLogWrite before it landed here; per the  *)
(*  dedup discipline in claude-notes/durable-notes.md a word proved in     *)
(*  two or more decode files belongs at this shared altitude.  The old     *)
(*  per-function names survive there as restatements over these, so no     *)
(*  consumer changed.                                                      *)
(* ===================================================================== *)

(* 0x060a  c.slli a2,a2,0x2  -- write_head, initlog, log_write: the
   [i * sizeof(int)] scaling of a log-header index *)
Lemma cdec_060a s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x060a : mword 16)) s
  = Some (C_SLLI (mword_of_int 2, Regidx (mword_of_int 12)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x962a  c.add a2,a2,a0    -- write_head, initlog: the copy loop's end
   sentinel, [buf + 4*log.lh.n] *)
Lemma cdec_962a s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x962a : mword 16)) s
  = Some (C_ADD (Regidx (mword_of_int 12), Regidx (mword_of_int 10)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x4314  c.lw a3,0(a4)     -- write_head, log_write: the source cursor load *)
Lemma cdec_4314 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x4314 : mword 16)) s
  = Some (C_LW (mword_of_int 0, Cregidx (mword_of_int 6), Cregidx (mword_of_int 5)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* [cdec_4314]'s AST in the shape a WP load leaf takes: a literal [mword 12]
   displacement and plain [Regidx]es. *)
Lemma cexec_4314 s :
  exec (execute (C_LW (mword_of_int 0, Cregidx (mword_of_int 6), Cregidx (mword_of_int 5)))) s
  = Some (ExecuteAs (LOAD (mword_of_int 0, Regidx (mword_of_int 14), Regidx (mword_of_int 13), false, 4)), s).
Proof. apply exec_execute_C_LW_leaf; first [ apply bv_eq; vm_compute; reflexivity | vm_compute; reflexivity ]. Qed.

(* 0x0711  c.addi a4,a4,4    -- write_head, initlog, log_write: bump the
   [&log.lh.block[i]] cursor *)
Lemma cdec_0711 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x0711 : mword 16)) s
  = Some (C_ADDI (mword_of_int 4, Regidx (mword_of_int 14)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x0791  c.addi a5,a5,4    -- write_head, initlog: bump the buf cursor *)
Lemma cdec_0791 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x0791 : mword 16)) s
  = Some (C_ADDI (mword_of_int 4, Regidx (mword_of_int 15)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x509c  c.lw a5,32(s1)    -- begin_op, end_op: the [log.committing] read *)
Lemma cdec_509c s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x509c : mword 16)) s
  = Some (C_LW (mword_of_int 8, Cregidx (mword_of_int 1), Cregidx (mword_of_int 7)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* [cdec_509c]'s AST in the shape a WP load leaf takes. *)
Lemma cexec_509c s :
  exec (execute (C_LW (mword_of_int 8, Cregidx (mword_of_int 1), Cregidx (mword_of_int 7)))) s
  = Some (ExecuteAs (LOAD (mword_of_int 32, Regidx (mword_of_int 9), Regidx (mword_of_int 15), false, 4)), s).
Proof. apply exec_execute_C_LW_leaf; first [ apply bv_eq; vm_compute; reflexivity | vm_compute; reflexivity ]. Qed.

(* 0x2585  c.addiw a1,a1,1   -- install_trans, end_op: the [tail++] of the
   install_trans loop (end_op inlines the same increment) *)
Lemma cdec_2585 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x2585 : mword 16)) s
  = Some (C_ADDIW (mword_of_int 1, Regidx (mword_of_int 11)), s).
Proof. intro H. rvc_oneshot s H. Qed.

(* 0x0a91  c.addi s5,s5,4    -- install_trans, end_op: bump the
   [&log.lh.block[tail]] cursor held in s5 *)
Lemma cdec_0a91 s : eq_vec (_get_Misa_C (register_lookup misa s.(sregs))) ('b"1") = true ->
  exec (ext_decode_compressed (mword_of_int 0x0a91 : mword 16)) s
  = Some (C_ADDI (mword_of_int 4, Regidx (mword_of_int 21)), s).
Proof. intro H. rvc_oneshot s H. Qed.
