Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Mar 18 16:36:52 2021
| Host         : synestia6 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file project3_frame_timing_summary_routed.rpt -pb project3_frame_timing_summary_routed.pb -rpx project3_frame_timing_summary_routed.rpx -warn_on_violation
| Design       : project3_frame
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (18)
7. checking multiple_clock (9214)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (9214)
---------------------------------
 There are 9214 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.648        0.000                      0                83504        0.032        0.000                      0                83504        3.000        0.000                       0                  9220  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLOCK_50                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLOCK_50                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.648        0.000                      0                83504        0.106        0.000                      0                83504        3.750        0.000                       0                  9216  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               8.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        5.648        0.000                      0                83504        0.106        0.000                      0                83504        8.750        0.000                       0                  9216  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.648        0.000                      0                83504        0.032        0.000                      0                83504  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.147        0.000                      0                83504        0.032        0.000                      0                83504  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLOCK_50
  To Clock:  CLOCK_50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLOCK_50
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK_50 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/regs_reg[4][15]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 0.608ns (14.851%)  route 3.486ns (85.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 3.511 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X65Y61         FDCE                                         r  my_MEM_stage/MEM_latch_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[51]/Q
                         net (fo=1, routed)           1.625     1.077    my_MEM_stage/MEM_latch_out[51]
    SLICE_X65Y82         LUT3 (Prop_lut3_I0_O)        0.152     1.229 r  my_MEM_stage/regs[15][15]_i_1/O
                         net (fo=16, routed)          1.861     3.090    my_DE_stage/regs_reg[15][31]_0[15]
    SLICE_X111Y84        FDCE                                         r  my_DE_stage/regs_reg[4][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.680     3.511    my_DE_stage/clk_out1
    SLICE_X111Y84        FDCE                                         r  my_DE_stage/regs_reg[4][15]/C  (IS_INVERTED)
                         clock pessimism              0.567     4.078    
                         clock uncertainty           -0.074     4.003    
    SLICE_X111Y84        FDCE (Setup_fdce_C_D)       -0.266     3.737    my_DE_stage/regs_reg[4][15]
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -3.090    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/regs_reg[3][28]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.610ns (15.481%)  route 3.330ns (84.519%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 3.518 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X64Y88         FDCE                                         r  my_MEM_stage/MEM_latch_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[69]/Q
                         net (fo=16, routed)          1.074     0.526    my_MEM_stage/MEM_latch_out[69]
    SLICE_X65Y87         LUT5 (Prop_lut5_I1_O)        0.154     0.680 r  my_MEM_stage/regs[3][31]_i_1/O
                         net (fo=32, routed)          2.256     2.936    my_DE_stage/regs_reg[3][31]_0[0]
    SLICE_X113Y98        FDCE                                         r  my_DE_stage/regs_reg[3][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.687     3.518    my_DE_stage/clk_out1
    SLICE_X113Y98        FDCE                                         r  my_DE_stage/regs_reg[3][28]/C  (IS_INVERTED)
                         clock pessimism              0.567     4.085    
                         clock uncertainty           -0.074     4.010    
    SLICE_X113Y98        FDCE (Setup_fdce_C_CE)      -0.405     3.605    my_DE_stage/regs_reg[3][28]
  -------------------------------------------------------------------
                         required time                          3.605    
                         arrival time                          -2.936    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/regs_reg[14][15]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 0.608ns (15.015%)  route 3.441ns (84.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 3.512 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X65Y61         FDCE                                         r  my_MEM_stage/MEM_latch_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[51]/Q
                         net (fo=1, routed)           1.625     1.077    my_MEM_stage/MEM_latch_out[51]
    SLICE_X65Y82         LUT3 (Prop_lut3_I0_O)        0.152     1.229 r  my_MEM_stage/regs[15][15]_i_1/O
                         net (fo=16, routed)          1.816     3.045    my_DE_stage/regs_reg[15][31]_0[15]
    SLICE_X110Y85        FDCE                                         r  my_DE_stage/regs_reg[14][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.681     3.512    my_DE_stage/clk_out1
    SLICE_X110Y85        FDCE                                         r  my_DE_stage/regs_reg[14][15]/C  (IS_INVERTED)
                         clock pessimism              0.567     4.079    
                         clock uncertainty           -0.074     4.004    
    SLICE_X110Y85        FDCE (Setup_fdce_C_D)       -0.266     3.738    my_DE_stage/regs_reg[14][15]
  -------------------------------------------------------------------
                         required time                          3.738    
                         arrival time                          -3.045    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/regs_reg[15][15]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.608ns (15.034%)  route 3.436ns (84.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 3.509 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X65Y61         FDCE                                         r  my_MEM_stage/MEM_latch_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[51]/Q
                         net (fo=1, routed)           1.625     1.077    my_MEM_stage/MEM_latch_out[51]
    SLICE_X65Y82         LUT3 (Prop_lut3_I0_O)        0.152     1.229 r  my_MEM_stage/regs[15][15]_i_1/O
                         net (fo=16, routed)          1.811     3.040    my_DE_stage/regs_reg[15][31]_0[15]
    SLICE_X109Y85        FDCE                                         r  my_DE_stage/regs_reg[15][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.678     3.509    my_DE_stage/clk_out1
    SLICE_X109Y85        FDCE                                         r  my_DE_stage/regs_reg[15][15]/C  (IS_INVERTED)
                         clock pessimism              0.567     4.076    
                         clock uncertainty           -0.074     4.001    
    SLICE_X109Y85        FDCE (Setup_fdce_C_D)       -0.266     3.735    my_DE_stage/regs_reg[15][15]
  -------------------------------------------------------------------
                         required time                          3.735    
                         arrival time                          -3.040    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/regs_reg[9][15]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.608ns (15.024%)  route 3.439ns (84.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 3.512 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X65Y61         FDCE                                         r  my_MEM_stage/MEM_latch_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[51]/Q
                         net (fo=1, routed)           1.625     1.077    my_MEM_stage/MEM_latch_out[51]
    SLICE_X65Y82         LUT3 (Prop_lut3_I0_O)        0.152     1.229 r  my_MEM_stage/regs[15][15]_i_1/O
                         net (fo=16, routed)          1.813     3.043    my_DE_stage/regs_reg[15][31]_0[15]
    SLICE_X111Y85        FDCE                                         r  my_DE_stage/regs_reg[9][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.681     3.512    my_DE_stage/clk_out1
    SLICE_X111Y85        FDCE                                         r  my_DE_stage/regs_reg[9][15]/C  (IS_INVERTED)
                         clock pessimism              0.567     4.079    
                         clock uncertainty           -0.074     4.004    
    SLICE_X111Y85        FDCE (Setup_fdce_C_D)       -0.266     3.738    my_DE_stage/regs_reg[9][15]
  -------------------------------------------------------------------
                         required time                          3.738    
                         arrival time                          -3.043    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/regs_reg[13][15]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.608ns (15.122%)  route 3.413ns (84.878%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 3.506 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X65Y61         FDCE                                         r  my_MEM_stage/MEM_latch_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[51]/Q
                         net (fo=1, routed)           1.625     1.077    my_MEM_stage/MEM_latch_out[51]
    SLICE_X65Y82         LUT3 (Prop_lut3_I0_O)        0.152     1.229 r  my_MEM_stage/regs[15][15]_i_1/O
                         net (fo=16, routed)          1.787     3.016    my_DE_stage/regs_reg[15][31]_0[15]
    SLICE_X109Y82        FDCE                                         r  my_DE_stage/regs_reg[13][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.675     3.506    my_DE_stage/clk_out1
    SLICE_X109Y82        FDCE                                         r  my_DE_stage/regs_reg[13][15]/C  (IS_INVERTED)
                         clock pessimism              0.567     4.073    
                         clock uncertainty           -0.074     3.998    
    SLICE_X109Y82        FDCE (Setup_fdce_C_D)       -0.280     3.718    my_DE_stage/regs_reg[13][15]
  -------------------------------------------------------------------
                         required time                          3.718    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/regs_reg[5][14]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.605ns (15.508%)  route 3.296ns (84.492%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 3.518 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X64Y88         FDCE                                         r  my_MEM_stage/MEM_latch_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[69]/Q
                         net (fo=16, routed)          1.079     0.531    my_MEM_stage/MEM_latch_out[69]
    SLICE_X65Y87         LUT5 (Prop_lut5_I1_O)        0.149     0.680 r  my_MEM_stage/regs[5][31]_i_1/O
                         net (fo=32, routed)          2.217     2.897    my_DE_stage/regs_reg[5][31]_0[0]
    SLICE_X113Y97        FDCE                                         r  my_DE_stage/regs_reg[5][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.687     3.518    my_DE_stage/clk_out1
    SLICE_X113Y97        FDCE                                         r  my_DE_stage/regs_reg[5][14]/C  (IS_INVERTED)
                         clock pessimism              0.567     4.085    
                         clock uncertainty           -0.074     4.010    
    SLICE_X113Y97        FDCE (Setup_fdce_C_CE)      -0.410     3.600    my_DE_stage/regs_reg[5][14]
  -------------------------------------------------------------------
                         required time                          3.600    
                         arrival time                          -2.897    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/regs_reg[7][15]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.608ns (15.519%)  route 3.310ns (84.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 3.434 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X65Y61         FDCE                                         r  my_MEM_stage/MEM_latch_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[51]/Q
                         net (fo=1, routed)           1.625     1.077    my_MEM_stage/MEM_latch_out[51]
    SLICE_X65Y82         LUT3 (Prop_lut3_I0_O)        0.152     1.229 r  my_MEM_stage/regs[15][15]_i_1/O
                         net (fo=16, routed)          1.684     2.914    my_DE_stage/regs_reg[15][31]_0[15]
    SLICE_X103Y84        FDCE                                         r  my_DE_stage/regs_reg[7][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.603     3.434    my_DE_stage/clk_out1
    SLICE_X103Y84        FDCE                                         r  my_DE_stage/regs_reg[7][15]/C  (IS_INVERTED)
                         clock pessimism              0.567     4.001    
                         clock uncertainty           -0.074     3.926    
    SLICE_X103Y84        FDCE (Setup_fdce_C_D)       -0.280     3.646    my_DE_stage/regs_reg[7][15]
  -------------------------------------------------------------------
                         required time                          3.646    
                         arrival time                          -2.914    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/regs_reg[1][15]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 0.608ns (15.260%)  route 3.376ns (84.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 3.508 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X65Y61         FDCE                                         r  my_MEM_stage/MEM_latch_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[51]/Q
                         net (fo=1, routed)           1.625     1.077    my_MEM_stage/MEM_latch_out[51]
    SLICE_X65Y82         LUT3 (Prop_lut3_I0_O)        0.152     1.229 r  my_MEM_stage/regs[15][15]_i_1/O
                         net (fo=16, routed)          1.751     2.980    my_DE_stage/regs_reg[15][31]_0[15]
    SLICE_X106Y84        FDCE                                         r  my_DE_stage/regs_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.677     3.508    my_DE_stage/clk_out1
    SLICE_X106Y84        FDCE                                         r  my_DE_stage/regs_reg[1][15]/C  (IS_INVERTED)
                         clock pessimism              0.567     4.075    
                         clock uncertainty           -0.074     4.000    
    SLICE_X106Y84        FDCE (Setup_fdce_C_D)       -0.280     3.720    my_DE_stage/regs_reg[1][15]
  -------------------------------------------------------------------
                         required time                          3.720    
                         arrival time                          -2.980    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[68]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/regs_reg[9][28]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.580ns (13.855%)  route 3.606ns (86.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 3.518 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.006ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.710    -1.006    my_MEM_stage/clk_out1
    SLICE_X55Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.550 r  my_MEM_stage/MEM_latch_reg[68]/Q
                         net (fo=32, routed)          1.622     1.072    my_MEM_stage/MEM_latch_out[68]
    SLICE_X64Y107        LUT3 (Prop_lut3_I1_O)        0.124     1.196 r  my_MEM_stage/regs[15][28]_i_1/O
                         net (fo=16, routed)          1.984     3.180    my_DE_stage/regs_reg[15][31]_0[28]
    SLICE_X111Y97        FDCE                                         r  my_DE_stage/regs_reg[9][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.687     3.518    my_DE_stage/clk_out1
    SLICE_X111Y97        FDCE                                         r  my_DE_stage/regs_reg[9][28]/C  (IS_INVERTED)
                         clock pessimism              0.567     4.085    
                         clock uncertainty           -0.074     4.010    
    SLICE_X111Y97        FDCE (Setup_fdce_C_D)       -0.078     3.932    my_DE_stage/regs_reg[9][28]
  -------------------------------------------------------------------
                         required time                          3.932    
                         arrival time                          -3.180    
  -------------------------------------------------------------------
                         slack                                  0.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_7680_7935_28_28/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.003%)  route 0.125ns (46.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.665    -0.566    my_AGEX_stage/clk_out1
    SLICE_X84Y103        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  my_AGEX_stage/AGEX_latch_reg[39]/Q
                         net (fo=128, routed)         0.125    -0.300    my_MEM_stage/dmem_reg_7680_7935_28_28/D
    SLICE_X82Y103        RAMS64E                                      r  my_MEM_stage/dmem_reg_7680_7935_28_28/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.938    -0.802    my_MEM_stage/dmem_reg_7680_7935_28_28/WCLK
    SLICE_X82Y103        RAMS64E                                      r  my_MEM_stage/dmem_reg_7680_7935_28_28/RAMS64E_D/CLK
                         clock pessimism              0.252    -0.550    
    SLICE_X82Y103        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.406    my_MEM_stage/dmem_reg_7680_7935_28_28/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 my_FE_stage/PC_FE_latch_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.394ns (69.388%)  route 0.174ns (30.612%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.578    -0.653    my_FE_stage/clk_out1
    SLICE_X56Y98         FDCE                                         r  my_FE_stage/PC_FE_latch_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.512 r  my_FE_stage/PC_FE_latch_reg[12]/Q
                         net (fo=2, routed)           0.173    -0.339    my_FE_stage/PC_FE_latch_reg[12]
    SLICE_X56Y98         LUT5 (Prop_lut5_I0_O)        0.045    -0.294 r  my_FE_stage/PC_FE_latch[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.294    my_FE_stage/PC_FE_latch[9]_i_2_n_0
    SLICE_X56Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.179 r  my_FE_stage/PC_FE_latch_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.179    my_FE_stage/PC_FE_latch_reg[9]_i_1_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.140 r  my_FE_stage/PC_FE_latch_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.140    my_FE_stage/PC_FE_latch_reg[13]_i_1_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.086 r  my_FE_stage/PC_FE_latch_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.086    my_FE_stage/PC_FE_latch_reg[17]_i_1_n_7
    SLICE_X56Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.934    -0.806    my_FE_stage/clk_out1
    SLICE_X56Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[17]/C
                         clock pessimism              0.504    -0.302    
    SLICE_X56Y100        FDCE (Hold_fdce_C_D)         0.105    -0.197    my_FE_stage/PC_FE_latch_reg[17]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 my_FE_stage/FE_latch_reg[83]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/DE_latch_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.552    -0.679    my_FE_stage/clk_out1
    SLICE_X53Y95         FDCE                                         r  my_FE_stage/FE_latch_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.538 r  my_FE_stage/FE_latch_reg[83]/Q
                         net (fo=1, routed)           0.056    -0.483    my_DE_stage/FE_latch_out[47]
    SLICE_X53Y95         FDCE                                         r  my_DE_stage/DE_latch_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.820    -0.920    my_DE_stage/clk_out1
    SLICE_X53Y95         FDCE                                         r  my_DE_stage/DE_latch_reg[20]/C
                         clock pessimism              0.240    -0.679    
    SLICE_X53Y95         FDCE (Hold_fdce_C_D)         0.076    -0.603    my_DE_stage/DE_latch_reg[20]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_DE_stage/DE_latch_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_AGEX_stage/AGEX_latch_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.575    -0.656    my_DE_stage/clk_out1
    SLICE_X55Y91         FDCE                                         r  my_DE_stage/DE_latch_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.515 r  my_DE_stage/DE_latch_reg[10]/Q
                         net (fo=1, routed)           0.056    -0.460    my_AGEX_stage/Q[6]
    SLICE_X55Y91         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.844    -0.896    my_AGEX_stage/clk_out1
    SLICE_X55Y91         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[10]/C
                         clock pessimism              0.239    -0.656    
    SLICE_X55Y91         FDCE (Hold_fdce_C_D)         0.075    -0.581    my_AGEX_stage/AGEX_latch_reg[10]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_0_255_14_14/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.089%)  route 0.140ns (49.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.628    -0.603    my_AGEX_stage/clk_out1
    SLICE_X109Y68        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y68        FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  my_AGEX_stage/AGEX_latch_reg[25]/Q
                         net (fo=128, routed)         0.140    -0.322    my_MEM_stage/dmem_reg_0_255_14_14/D
    SLICE_X108Y67        RAMS64E                                      r  my_MEM_stage/dmem_reg_0_255_14_14/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.897    -0.843    my_MEM_stage/dmem_reg_0_255_14_14/WCLK
    SLICE_X108Y67        RAMS64E                                      r  my_MEM_stage/dmem_reg_0_255_14_14/RAMS64E_D/CLK
                         clock pessimism              0.254    -0.588    
    SLICE_X108Y67        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.444    my_MEM_stage/dmem_reg_0_255_14_14/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 my_FE_stage/PC_FE_latch_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.405ns (69.970%)  route 0.174ns (30.030%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.578    -0.653    my_FE_stage/clk_out1
    SLICE_X56Y98         FDCE                                         r  my_FE_stage/PC_FE_latch_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.512 r  my_FE_stage/PC_FE_latch_reg[12]/Q
                         net (fo=2, routed)           0.173    -0.339    my_FE_stage/PC_FE_latch_reg[12]
    SLICE_X56Y98         LUT5 (Prop_lut5_I0_O)        0.045    -0.294 r  my_FE_stage/PC_FE_latch[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.294    my_FE_stage/PC_FE_latch[9]_i_2_n_0
    SLICE_X56Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.179 r  my_FE_stage/PC_FE_latch_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.179    my_FE_stage/PC_FE_latch_reg[9]_i_1_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.140 r  my_FE_stage/PC_FE_latch_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.140    my_FE_stage/PC_FE_latch_reg[13]_i_1_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.075 r  my_FE_stage/PC_FE_latch_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.075    my_FE_stage/PC_FE_latch_reg[17]_i_1_n_5
    SLICE_X56Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.934    -0.806    my_FE_stage/clk_out1
    SLICE_X56Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[19]/C
                         clock pessimism              0.504    -0.302    
    SLICE_X56Y100        FDCE (Hold_fdce_C_D)         0.105    -0.197    my_FE_stage/PC_FE_latch_reg[19]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 my_FE_stage/FE_latch_reg[91]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/DE_latch_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.552    -0.679    my_FE_stage/clk_out1
    SLICE_X52Y94         FDCE                                         r  my_FE_stage/FE_latch_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.538 r  my_FE_stage/FE_latch_reg[91]/Q
                         net (fo=1, routed)           0.059    -0.480    my_DE_stage/FE_latch_out[55]
    SLICE_X52Y94         FDCE                                         r  my_DE_stage/DE_latch_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.820    -0.920    my_DE_stage/clk_out1
    SLICE_X52Y94         FDCE                                         r  my_DE_stage/DE_latch_reg[44]/C
                         clock pessimism              0.240    -0.679    
    SLICE_X52Y94         FDCE (Hold_fdce_C_D)         0.076    -0.603    my_DE_stage/DE_latch_reg[44]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.480    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 my_FE_stage/FE_latch_reg[87]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/DE_latch_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.552    -0.679    my_FE_stage/clk_out1
    SLICE_X52Y93         FDCE                                         r  my_FE_stage/FE_latch_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.538 r  my_FE_stage/FE_latch_reg[87]/Q
                         net (fo=1, routed)           0.065    -0.473    my_DE_stage/FE_latch_out[51]
    SLICE_X52Y93         FDCE                                         r  my_DE_stage/DE_latch_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.820    -0.920    my_DE_stage/clk_out1
    SLICE_X52Y93         FDCE                                         r  my_DE_stage/DE_latch_reg[24]/C
                         clock pessimism              0.240    -0.679    
    SLICE_X52Y93         FDCE (Hold_fdce_C_D)         0.075    -0.604    my_DE_stage/DE_latch_reg[24]
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/MEM_latch_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.634    -0.597    my_AGEX_stage/clk_out1
    SLICE_X53Y105        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  my_AGEX_stage/AGEX_latch_reg[62]/Q
                         net (fo=2, routed)           0.068    -0.388    my_MEM_stage/MEM_latch_reg[35]_0[58]
    SLICE_X53Y105        FDCE                                         r  my_MEM_stage/MEM_latch_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.906    -0.834    my_MEM_stage/clk_out1
    SLICE_X53Y105        FDCE                                         r  my_MEM_stage/MEM_latch_reg[23]/C
                         clock pessimism              0.237    -0.597    
    SLICE_X53Y105        FDCE (Hold_fdce_C_D)         0.071    -0.526    my_MEM_stage/MEM_latch_reg[23]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[29]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_11008_11263_18_18/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.465%)  route 0.156ns (52.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.580    -0.651    my_AGEX_stage/clk_out1
    SLICE_X67Y98         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[29]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.510 r  my_AGEX_stage/AGEX_latch_reg[29]_rep/Q
                         net (fo=128, routed)         0.156    -0.354    my_MEM_stage/dmem_reg_11008_11263_18_18/D
    SLICE_X66Y98         RAMS64E                                      r  my_MEM_stage/dmem_reg_11008_11263_18_18/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.849    -0.891    my_MEM_stage/dmem_reg_11008_11263_18_18/WCLK
    SLICE_X66Y98         RAMS64E                                      r  my_MEM_stage/dmem_reg_11008_11263_18_18/RAMS64E_D/CLK
                         clock pessimism              0.252    -0.638    
    SLICE_X66Y98         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.494    my_MEM_stage/dmem_reg_11008_11263_18_18/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   my_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X57Y103    my_FE_stage/FE_latch_reg[60]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X57Y103    my_FE_stage/FE_latch_reg[61]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X57Y103    my_FE_stage/FE_latch_reg[62]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X57Y103    my_FE_stage/FE_latch_reg[63]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X57Y103    my_FE_stage/FE_latch_reg[64]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X57Y103    my_FE_stage/FE_latch_reg[65]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X57Y103    my_FE_stage/FE_latch_reg[66]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X57Y103    my_FE_stage/FE_latch_reg[67]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y70     my_MEM_stage/dmem_reg_11520_11775_11_11/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y70     my_MEM_stage/dmem_reg_11520_11775_11_11/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y70     my_MEM_stage/dmem_reg_11520_11775_11_11/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y70     my_MEM_stage/dmem_reg_11520_11775_11_11/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y42     my_MEM_stage/dmem_reg_11520_11775_12_12/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y42     my_MEM_stage/dmem_reg_11520_11775_12_12/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y42     my_MEM_stage/dmem_reg_11520_11775_12_12/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y42     my_MEM_stage/dmem_reg_11520_11775_12_12/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y101    my_MEM_stage/dmem_reg_12544_12799_22_22/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y101    my_MEM_stage/dmem_reg_12544_12799_22_22/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y70     my_MEM_stage/dmem_reg_11520_11775_11_11/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y70     my_MEM_stage/dmem_reg_11520_11775_11_11/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y70     my_MEM_stage/dmem_reg_11520_11775_11_11/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X26Y70     my_MEM_stage/dmem_reg_11520_11775_11_11/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y94     my_MEM_stage/dmem_reg_12544_12799_23_23/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y94     my_MEM_stage/dmem_reg_12544_12799_23_23/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y94     my_MEM_stage/dmem_reg_12544_12799_23_23/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y94     my_MEM_stage/dmem_reg_12544_12799_23_23/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y49     my_MEM_stage/dmem_reg_13312_13567_5_5/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y49     my_MEM_stage/dmem_reg_13312_13567_5_5/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   my_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLOCK_50 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.648ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[4][15]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 0.608ns (14.851%)  route 3.486ns (85.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X65Y61         FDCE                                         r  my_MEM_stage/MEM_latch_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[51]/Q
                         net (fo=1, routed)           1.625     1.077    my_MEM_stage/MEM_latch_out[51]
    SLICE_X65Y82         LUT3 (Prop_lut3_I0_O)        0.152     1.229 r  my_MEM_stage/regs[15][15]_i_1/O
                         net (fo=16, routed)          1.861     3.090    my_DE_stage/regs_reg[15][31]_0[15]
    SLICE_X111Y84        FDCE                                         r  my_DE_stage/regs_reg[4][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.680     8.511    my_DE_stage/clk_out1
    SLICE_X111Y84        FDCE                                         r  my_DE_stage/regs_reg[4][15]/C  (IS_INVERTED)
                         clock pessimism              0.567     9.078    
                         clock uncertainty           -0.074     9.004    
    SLICE_X111Y84        FDCE (Setup_fdce_C_D)       -0.266     8.738    my_DE_stage/regs_reg[4][15]
  -------------------------------------------------------------------
                         required time                          8.738    
                         arrival time                          -3.090    
  -------------------------------------------------------------------
                         slack                                  5.648    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[3][28]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.610ns (15.481%)  route 3.330ns (84.519%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X64Y88         FDCE                                         r  my_MEM_stage/MEM_latch_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[69]/Q
                         net (fo=16, routed)          1.074     0.526    my_MEM_stage/MEM_latch_out[69]
    SLICE_X65Y87         LUT5 (Prop_lut5_I1_O)        0.154     0.680 r  my_MEM_stage/regs[3][31]_i_1/O
                         net (fo=32, routed)          2.256     2.936    my_DE_stage/regs_reg[3][31]_0[0]
    SLICE_X113Y98        FDCE                                         r  my_DE_stage/regs_reg[3][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.687     8.518    my_DE_stage/clk_out1
    SLICE_X113Y98        FDCE                                         r  my_DE_stage/regs_reg[3][28]/C  (IS_INVERTED)
                         clock pessimism              0.567     9.085    
                         clock uncertainty           -0.074     9.011    
    SLICE_X113Y98        FDCE (Setup_fdce_C_CE)      -0.405     8.606    my_DE_stage/regs_reg[3][28]
  -------------------------------------------------------------------
                         required time                          8.606    
                         arrival time                          -2.936    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[14][15]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 0.608ns (15.015%)  route 3.441ns (84.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X65Y61         FDCE                                         r  my_MEM_stage/MEM_latch_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[51]/Q
                         net (fo=1, routed)           1.625     1.077    my_MEM_stage/MEM_latch_out[51]
    SLICE_X65Y82         LUT3 (Prop_lut3_I0_O)        0.152     1.229 r  my_MEM_stage/regs[15][15]_i_1/O
                         net (fo=16, routed)          1.816     3.045    my_DE_stage/regs_reg[15][31]_0[15]
    SLICE_X110Y85        FDCE                                         r  my_DE_stage/regs_reg[14][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.681     8.512    my_DE_stage/clk_out1
    SLICE_X110Y85        FDCE                                         r  my_DE_stage/regs_reg[14][15]/C  (IS_INVERTED)
                         clock pessimism              0.567     9.079    
                         clock uncertainty           -0.074     9.005    
    SLICE_X110Y85        FDCE (Setup_fdce_C_D)       -0.266     8.739    my_DE_stage/regs_reg[14][15]
  -------------------------------------------------------------------
                         required time                          8.739    
                         arrival time                          -3.045    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.696ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[15][15]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.608ns (15.034%)  route 3.436ns (84.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X65Y61         FDCE                                         r  my_MEM_stage/MEM_latch_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[51]/Q
                         net (fo=1, routed)           1.625     1.077    my_MEM_stage/MEM_latch_out[51]
    SLICE_X65Y82         LUT3 (Prop_lut3_I0_O)        0.152     1.229 r  my_MEM_stage/regs[15][15]_i_1/O
                         net (fo=16, routed)          1.811     3.040    my_DE_stage/regs_reg[15][31]_0[15]
    SLICE_X109Y85        FDCE                                         r  my_DE_stage/regs_reg[15][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.678     8.509    my_DE_stage/clk_out1
    SLICE_X109Y85        FDCE                                         r  my_DE_stage/regs_reg[15][15]/C  (IS_INVERTED)
                         clock pessimism              0.567     9.076    
                         clock uncertainty           -0.074     9.002    
    SLICE_X109Y85        FDCE (Setup_fdce_C_D)       -0.266     8.736    my_DE_stage/regs_reg[15][15]
  -------------------------------------------------------------------
                         required time                          8.736    
                         arrival time                          -3.040    
  -------------------------------------------------------------------
                         slack                                  5.696    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[9][15]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.608ns (15.024%)  route 3.439ns (84.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 8.512 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X65Y61         FDCE                                         r  my_MEM_stage/MEM_latch_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[51]/Q
                         net (fo=1, routed)           1.625     1.077    my_MEM_stage/MEM_latch_out[51]
    SLICE_X65Y82         LUT3 (Prop_lut3_I0_O)        0.152     1.229 r  my_MEM_stage/regs[15][15]_i_1/O
                         net (fo=16, routed)          1.813     3.043    my_DE_stage/regs_reg[15][31]_0[15]
    SLICE_X111Y85        FDCE                                         r  my_DE_stage/regs_reg[9][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.681     8.512    my_DE_stage/clk_out1
    SLICE_X111Y85        FDCE                                         r  my_DE_stage/regs_reg[9][15]/C  (IS_INVERTED)
                         clock pessimism              0.567     9.079    
                         clock uncertainty           -0.074     9.005    
    SLICE_X111Y85        FDCE (Setup_fdce_C_D)       -0.266     8.739    my_DE_stage/regs_reg[9][15]
  -------------------------------------------------------------------
                         required time                          8.739    
                         arrival time                          -3.043    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[13][15]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.608ns (15.122%)  route 3.413ns (84.878%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 8.506 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X65Y61         FDCE                                         r  my_MEM_stage/MEM_latch_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[51]/Q
                         net (fo=1, routed)           1.625     1.077    my_MEM_stage/MEM_latch_out[51]
    SLICE_X65Y82         LUT3 (Prop_lut3_I0_O)        0.152     1.229 r  my_MEM_stage/regs[15][15]_i_1/O
                         net (fo=16, routed)          1.787     3.016    my_DE_stage/regs_reg[15][31]_0[15]
    SLICE_X109Y82        FDCE                                         r  my_DE_stage/regs_reg[13][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.675     8.506    my_DE_stage/clk_out1
    SLICE_X109Y82        FDCE                                         r  my_DE_stage/regs_reg[13][15]/C  (IS_INVERTED)
                         clock pessimism              0.567     9.073    
                         clock uncertainty           -0.074     8.999    
    SLICE_X109Y82        FDCE (Setup_fdce_C_D)       -0.280     8.719    my_DE_stage/regs_reg[13][15]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  5.703    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[5][14]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.605ns (15.508%)  route 3.296ns (84.492%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X64Y88         FDCE                                         r  my_MEM_stage/MEM_latch_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[69]/Q
                         net (fo=16, routed)          1.079     0.531    my_MEM_stage/MEM_latch_out[69]
    SLICE_X65Y87         LUT5 (Prop_lut5_I1_O)        0.149     0.680 r  my_MEM_stage/regs[5][31]_i_1/O
                         net (fo=32, routed)          2.217     2.897    my_DE_stage/regs_reg[5][31]_0[0]
    SLICE_X113Y97        FDCE                                         r  my_DE_stage/regs_reg[5][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.687     8.518    my_DE_stage/clk_out1
    SLICE_X113Y97        FDCE                                         r  my_DE_stage/regs_reg[5][14]/C  (IS_INVERTED)
                         clock pessimism              0.567     9.085    
                         clock uncertainty           -0.074     9.011    
    SLICE_X113Y97        FDCE (Setup_fdce_C_CE)      -0.410     8.601    my_DE_stage/regs_reg[5][14]
  -------------------------------------------------------------------
                         required time                          8.601    
                         arrival time                          -2.897    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[7][15]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.608ns (15.519%)  route 3.310ns (84.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.434 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X65Y61         FDCE                                         r  my_MEM_stage/MEM_latch_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[51]/Q
                         net (fo=1, routed)           1.625     1.077    my_MEM_stage/MEM_latch_out[51]
    SLICE_X65Y82         LUT3 (Prop_lut3_I0_O)        0.152     1.229 r  my_MEM_stage/regs[15][15]_i_1/O
                         net (fo=16, routed)          1.684     2.914    my_DE_stage/regs_reg[15][31]_0[15]
    SLICE_X103Y84        FDCE                                         r  my_DE_stage/regs_reg[7][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.603     8.434    my_DE_stage/clk_out1
    SLICE_X103Y84        FDCE                                         r  my_DE_stage/regs_reg[7][15]/C  (IS_INVERTED)
                         clock pessimism              0.567     9.001    
                         clock uncertainty           -0.074     8.927    
    SLICE_X103Y84        FDCE (Setup_fdce_C_D)       -0.280     8.647    my_DE_stage/regs_reg[7][15]
  -------------------------------------------------------------------
                         required time                          8.647    
                         arrival time                          -2.914    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[1][15]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 0.608ns (15.260%)  route 3.376ns (84.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X65Y61         FDCE                                         r  my_MEM_stage/MEM_latch_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[51]/Q
                         net (fo=1, routed)           1.625     1.077    my_MEM_stage/MEM_latch_out[51]
    SLICE_X65Y82         LUT3 (Prop_lut3_I0_O)        0.152     1.229 r  my_MEM_stage/regs[15][15]_i_1/O
                         net (fo=16, routed)          1.751     2.980    my_DE_stage/regs_reg[15][31]_0[15]
    SLICE_X106Y84        FDCE                                         r  my_DE_stage/regs_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.677     8.508    my_DE_stage/clk_out1
    SLICE_X106Y84        FDCE                                         r  my_DE_stage/regs_reg[1][15]/C  (IS_INVERTED)
                         clock pessimism              0.567     9.075    
                         clock uncertainty           -0.074     9.001    
    SLICE_X106Y84        FDCE (Setup_fdce_C_D)       -0.280     8.721    my_DE_stage/regs_reg[1][15]
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -2.980    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             5.753ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[68]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[9][28]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.580ns (13.855%)  route 3.606ns (86.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.006ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.710    -1.006    my_MEM_stage/clk_out1
    SLICE_X55Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.550 r  my_MEM_stage/MEM_latch_reg[68]/Q
                         net (fo=32, routed)          1.622     1.072    my_MEM_stage/MEM_latch_out[68]
    SLICE_X64Y107        LUT3 (Prop_lut3_I1_O)        0.124     1.196 r  my_MEM_stage/regs[15][28]_i_1/O
                         net (fo=16, routed)          1.984     3.180    my_DE_stage/regs_reg[15][31]_0[28]
    SLICE_X111Y97        FDCE                                         r  my_DE_stage/regs_reg[9][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.687     8.518    my_DE_stage/clk_out1
    SLICE_X111Y97        FDCE                                         r  my_DE_stage/regs_reg[9][28]/C  (IS_INVERTED)
                         clock pessimism              0.567     9.085    
                         clock uncertainty           -0.074     9.011    
    SLICE_X111Y97        FDCE (Setup_fdce_C_D)       -0.078     8.933    my_DE_stage/regs_reg[9][28]
  -------------------------------------------------------------------
                         required time                          8.933    
                         arrival time                          -3.180    
  -------------------------------------------------------------------
                         slack                                  5.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_7680_7935_28_28/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.003%)  route 0.125ns (46.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.665    -0.566    my_AGEX_stage/clk_out1
    SLICE_X84Y103        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  my_AGEX_stage/AGEX_latch_reg[39]/Q
                         net (fo=128, routed)         0.125    -0.300    my_MEM_stage/dmem_reg_7680_7935_28_28/D
    SLICE_X82Y103        RAMS64E                                      r  my_MEM_stage/dmem_reg_7680_7935_28_28/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.938    -0.802    my_MEM_stage/dmem_reg_7680_7935_28_28/WCLK
    SLICE_X82Y103        RAMS64E                                      r  my_MEM_stage/dmem_reg_7680_7935_28_28/RAMS64E_D/CLK
                         clock pessimism              0.252    -0.550    
    SLICE_X82Y103        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.406    my_MEM_stage/dmem_reg_7680_7935_28_28/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 my_FE_stage/PC_FE_latch_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.394ns (69.388%)  route 0.174ns (30.612%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.578    -0.653    my_FE_stage/clk_out1
    SLICE_X56Y98         FDCE                                         r  my_FE_stage/PC_FE_latch_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.512 r  my_FE_stage/PC_FE_latch_reg[12]/Q
                         net (fo=2, routed)           0.173    -0.339    my_FE_stage/PC_FE_latch_reg[12]
    SLICE_X56Y98         LUT5 (Prop_lut5_I0_O)        0.045    -0.294 r  my_FE_stage/PC_FE_latch[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.294    my_FE_stage/PC_FE_latch[9]_i_2_n_0
    SLICE_X56Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.179 r  my_FE_stage/PC_FE_latch_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.179    my_FE_stage/PC_FE_latch_reg[9]_i_1_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.140 r  my_FE_stage/PC_FE_latch_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.140    my_FE_stage/PC_FE_latch_reg[13]_i_1_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.086 r  my_FE_stage/PC_FE_latch_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.086    my_FE_stage/PC_FE_latch_reg[17]_i_1_n_7
    SLICE_X56Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.934    -0.806    my_FE_stage/clk_out1
    SLICE_X56Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[17]/C
                         clock pessimism              0.504    -0.302    
    SLICE_X56Y100        FDCE (Hold_fdce_C_D)         0.105    -0.197    my_FE_stage/PC_FE_latch_reg[17]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 my_FE_stage/FE_latch_reg[83]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/DE_latch_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.552    -0.679    my_FE_stage/clk_out1
    SLICE_X53Y95         FDCE                                         r  my_FE_stage/FE_latch_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.538 r  my_FE_stage/FE_latch_reg[83]/Q
                         net (fo=1, routed)           0.056    -0.483    my_DE_stage/FE_latch_out[47]
    SLICE_X53Y95         FDCE                                         r  my_DE_stage/DE_latch_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.820    -0.920    my_DE_stage/clk_out1
    SLICE_X53Y95         FDCE                                         r  my_DE_stage/DE_latch_reg[20]/C
                         clock pessimism              0.240    -0.679    
    SLICE_X53Y95         FDCE (Hold_fdce_C_D)         0.076    -0.603    my_DE_stage/DE_latch_reg[20]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_DE_stage/DE_latch_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_AGEX_stage/AGEX_latch_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.575    -0.656    my_DE_stage/clk_out1
    SLICE_X55Y91         FDCE                                         r  my_DE_stage/DE_latch_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.515 r  my_DE_stage/DE_latch_reg[10]/Q
                         net (fo=1, routed)           0.056    -0.460    my_AGEX_stage/Q[6]
    SLICE_X55Y91         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.844    -0.896    my_AGEX_stage/clk_out1
    SLICE_X55Y91         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[10]/C
                         clock pessimism              0.239    -0.656    
    SLICE_X55Y91         FDCE (Hold_fdce_C_D)         0.075    -0.581    my_AGEX_stage/AGEX_latch_reg[10]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_0_255_14_14/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.089%)  route 0.140ns (49.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.628    -0.603    my_AGEX_stage/clk_out1
    SLICE_X109Y68        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y68        FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  my_AGEX_stage/AGEX_latch_reg[25]/Q
                         net (fo=128, routed)         0.140    -0.322    my_MEM_stage/dmem_reg_0_255_14_14/D
    SLICE_X108Y67        RAMS64E                                      r  my_MEM_stage/dmem_reg_0_255_14_14/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.897    -0.843    my_MEM_stage/dmem_reg_0_255_14_14/WCLK
    SLICE_X108Y67        RAMS64E                                      r  my_MEM_stage/dmem_reg_0_255_14_14/RAMS64E_D/CLK
                         clock pessimism              0.254    -0.588    
    SLICE_X108Y67        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.444    my_MEM_stage/dmem_reg_0_255_14_14/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 my_FE_stage/PC_FE_latch_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.405ns (69.970%)  route 0.174ns (30.030%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.578    -0.653    my_FE_stage/clk_out1
    SLICE_X56Y98         FDCE                                         r  my_FE_stage/PC_FE_latch_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.512 r  my_FE_stage/PC_FE_latch_reg[12]/Q
                         net (fo=2, routed)           0.173    -0.339    my_FE_stage/PC_FE_latch_reg[12]
    SLICE_X56Y98         LUT5 (Prop_lut5_I0_O)        0.045    -0.294 r  my_FE_stage/PC_FE_latch[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.294    my_FE_stage/PC_FE_latch[9]_i_2_n_0
    SLICE_X56Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.179 r  my_FE_stage/PC_FE_latch_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.179    my_FE_stage/PC_FE_latch_reg[9]_i_1_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.140 r  my_FE_stage/PC_FE_latch_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.140    my_FE_stage/PC_FE_latch_reg[13]_i_1_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.075 r  my_FE_stage/PC_FE_latch_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.075    my_FE_stage/PC_FE_latch_reg[17]_i_1_n_5
    SLICE_X56Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.934    -0.806    my_FE_stage/clk_out1
    SLICE_X56Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[19]/C
                         clock pessimism              0.504    -0.302    
    SLICE_X56Y100        FDCE (Hold_fdce_C_D)         0.105    -0.197    my_FE_stage/PC_FE_latch_reg[19]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 my_FE_stage/FE_latch_reg[91]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/DE_latch_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.552    -0.679    my_FE_stage/clk_out1
    SLICE_X52Y94         FDCE                                         r  my_FE_stage/FE_latch_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.538 r  my_FE_stage/FE_latch_reg[91]/Q
                         net (fo=1, routed)           0.059    -0.480    my_DE_stage/FE_latch_out[55]
    SLICE_X52Y94         FDCE                                         r  my_DE_stage/DE_latch_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.820    -0.920    my_DE_stage/clk_out1
    SLICE_X52Y94         FDCE                                         r  my_DE_stage/DE_latch_reg[44]/C
                         clock pessimism              0.240    -0.679    
    SLICE_X52Y94         FDCE (Hold_fdce_C_D)         0.076    -0.603    my_DE_stage/DE_latch_reg[44]
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.480    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 my_FE_stage/FE_latch_reg[87]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/DE_latch_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.552    -0.679    my_FE_stage/clk_out1
    SLICE_X52Y93         FDCE                                         r  my_FE_stage/FE_latch_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.538 r  my_FE_stage/FE_latch_reg[87]/Q
                         net (fo=1, routed)           0.065    -0.473    my_DE_stage/FE_latch_out[51]
    SLICE_X52Y93         FDCE                                         r  my_DE_stage/DE_latch_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.820    -0.920    my_DE_stage/clk_out1
    SLICE_X52Y93         FDCE                                         r  my_DE_stage/DE_latch_reg[24]/C
                         clock pessimism              0.240    -0.679    
    SLICE_X52Y93         FDCE (Hold_fdce_C_D)         0.075    -0.604    my_DE_stage/DE_latch_reg[24]
  -------------------------------------------------------------------
                         required time                          0.604    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/MEM_latch_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.634    -0.597    my_AGEX_stage/clk_out1
    SLICE_X53Y105        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  my_AGEX_stage/AGEX_latch_reg[62]/Q
                         net (fo=2, routed)           0.068    -0.388    my_MEM_stage/MEM_latch_reg[35]_0[58]
    SLICE_X53Y105        FDCE                                         r  my_MEM_stage/MEM_latch_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.906    -0.834    my_MEM_stage/clk_out1
    SLICE_X53Y105        FDCE                                         r  my_MEM_stage/MEM_latch_reg[23]/C
                         clock pessimism              0.237    -0.597    
    SLICE_X53Y105        FDCE (Hold_fdce_C_D)         0.071    -0.526    my_MEM_stage/MEM_latch_reg[23]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[29]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_11008_11263_18_18/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.465%)  route 0.156ns (52.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.580    -0.651    my_AGEX_stage/clk_out1
    SLICE_X67Y98         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[29]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.510 r  my_AGEX_stage/AGEX_latch_reg[29]_rep/Q
                         net (fo=128, routed)         0.156    -0.354    my_MEM_stage/dmem_reg_11008_11263_18_18/D
    SLICE_X66Y98         RAMS64E                                      r  my_MEM_stage/dmem_reg_11008_11263_18_18/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.849    -0.891    my_MEM_stage/dmem_reg_11008_11263_18_18/WCLK
    SLICE_X66Y98         RAMS64E                                      r  my_MEM_stage/dmem_reg_11008_11263_18_18/RAMS64E_D/CLK
                         clock pessimism              0.252    -0.638    
    SLICE_X66Y98         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.494    my_MEM_stage/dmem_reg_11008_11263_18_18/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   my_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X57Y103    my_FE_stage/FE_latch_reg[60]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X57Y103    my_FE_stage/FE_latch_reg[61]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X57Y103    my_FE_stage/FE_latch_reg[62]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X57Y103    my_FE_stage/FE_latch_reg[63]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X57Y103    my_FE_stage/FE_latch_reg[64]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X57Y103    my_FE_stage/FE_latch_reg[65]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X57Y103    my_FE_stage/FE_latch_reg[66]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X57Y103    my_FE_stage/FE_latch_reg[67]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X90Y104    my_MEM_stage/dmem_reg_1024_1279_29_29/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X90Y104    my_MEM_stage/dmem_reg_1024_1279_29_29/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X90Y104    my_MEM_stage/dmem_reg_1024_1279_29_29/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y63     my_MEM_stage/dmem_reg_1024_1279_2_2/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y63     my_MEM_stage/dmem_reg_1024_1279_2_2/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y63     my_MEM_stage/dmem_reg_1024_1279_2_2/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X66Y63     my_MEM_stage/dmem_reg_1024_1279_2_2/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y70     my_MEM_stage/dmem_reg_11520_11775_11_11/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y70     my_MEM_stage/dmem_reg_11520_11775_11_11/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y70     my_MEM_stage/dmem_reg_11520_11775_11_11/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y70     my_MEM_stage/dmem_reg_11520_11775_11_11/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y70     my_MEM_stage/dmem_reg_11520_11775_11_11/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y70     my_MEM_stage/dmem_reg_11520_11775_11_11/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X26Y70     my_MEM_stage/dmem_reg_11520_11775_11_11/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y42     my_MEM_stage/dmem_reg_11520_11775_12_12/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y42     my_MEM_stage/dmem_reg_11520_11775_12_12/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y101    my_MEM_stage/dmem_reg_12544_12799_22_22/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y101    my_MEM_stage/dmem_reg_12544_12799_22_22/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y94     my_MEM_stage/dmem_reg_12544_12799_23_23/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y94     my_MEM_stage/dmem_reg_12544_12799_23_23/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   my_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[4][15]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 0.608ns (14.851%)  route 3.486ns (85.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 3.511 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X65Y61         FDCE                                         r  my_MEM_stage/MEM_latch_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[51]/Q
                         net (fo=1, routed)           1.625     1.077    my_MEM_stage/MEM_latch_out[51]
    SLICE_X65Y82         LUT3 (Prop_lut3_I0_O)        0.152     1.229 r  my_MEM_stage/regs[15][15]_i_1/O
                         net (fo=16, routed)          1.861     3.090    my_DE_stage/regs_reg[15][31]_0[15]
    SLICE_X111Y84        FDCE                                         r  my_DE_stage/regs_reg[4][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.680     3.511    my_DE_stage/clk_out1
    SLICE_X111Y84        FDCE                                         r  my_DE_stage/regs_reg[4][15]/C  (IS_INVERTED)
                         clock pessimism              0.567     4.078    
                         clock uncertainty           -0.074     4.003    
    SLICE_X111Y84        FDCE (Setup_fdce_C_D)       -0.266     3.737    my_DE_stage/regs_reg[4][15]
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -3.090    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[3][28]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.610ns (15.481%)  route 3.330ns (84.519%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 3.518 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X64Y88         FDCE                                         r  my_MEM_stage/MEM_latch_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[69]/Q
                         net (fo=16, routed)          1.074     0.526    my_MEM_stage/MEM_latch_out[69]
    SLICE_X65Y87         LUT5 (Prop_lut5_I1_O)        0.154     0.680 r  my_MEM_stage/regs[3][31]_i_1/O
                         net (fo=32, routed)          2.256     2.936    my_DE_stage/regs_reg[3][31]_0[0]
    SLICE_X113Y98        FDCE                                         r  my_DE_stage/regs_reg[3][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.687     3.518    my_DE_stage/clk_out1
    SLICE_X113Y98        FDCE                                         r  my_DE_stage/regs_reg[3][28]/C  (IS_INVERTED)
                         clock pessimism              0.567     4.085    
                         clock uncertainty           -0.074     4.010    
    SLICE_X113Y98        FDCE (Setup_fdce_C_CE)      -0.405     3.605    my_DE_stage/regs_reg[3][28]
  -------------------------------------------------------------------
                         required time                          3.605    
                         arrival time                          -2.936    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[14][15]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 0.608ns (15.015%)  route 3.441ns (84.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 3.512 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X65Y61         FDCE                                         r  my_MEM_stage/MEM_latch_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[51]/Q
                         net (fo=1, routed)           1.625     1.077    my_MEM_stage/MEM_latch_out[51]
    SLICE_X65Y82         LUT3 (Prop_lut3_I0_O)        0.152     1.229 r  my_MEM_stage/regs[15][15]_i_1/O
                         net (fo=16, routed)          1.816     3.045    my_DE_stage/regs_reg[15][31]_0[15]
    SLICE_X110Y85        FDCE                                         r  my_DE_stage/regs_reg[14][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.681     3.512    my_DE_stage/clk_out1
    SLICE_X110Y85        FDCE                                         r  my_DE_stage/regs_reg[14][15]/C  (IS_INVERTED)
                         clock pessimism              0.567     4.079    
                         clock uncertainty           -0.074     4.004    
    SLICE_X110Y85        FDCE (Setup_fdce_C_D)       -0.266     3.738    my_DE_stage/regs_reg[14][15]
  -------------------------------------------------------------------
                         required time                          3.738    
                         arrival time                          -3.045    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[15][15]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.608ns (15.034%)  route 3.436ns (84.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 3.509 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X65Y61         FDCE                                         r  my_MEM_stage/MEM_latch_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[51]/Q
                         net (fo=1, routed)           1.625     1.077    my_MEM_stage/MEM_latch_out[51]
    SLICE_X65Y82         LUT3 (Prop_lut3_I0_O)        0.152     1.229 r  my_MEM_stage/regs[15][15]_i_1/O
                         net (fo=16, routed)          1.811     3.040    my_DE_stage/regs_reg[15][31]_0[15]
    SLICE_X109Y85        FDCE                                         r  my_DE_stage/regs_reg[15][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.678     3.509    my_DE_stage/clk_out1
    SLICE_X109Y85        FDCE                                         r  my_DE_stage/regs_reg[15][15]/C  (IS_INVERTED)
                         clock pessimism              0.567     4.076    
                         clock uncertainty           -0.074     4.001    
    SLICE_X109Y85        FDCE (Setup_fdce_C_D)       -0.266     3.735    my_DE_stage/regs_reg[15][15]
  -------------------------------------------------------------------
                         required time                          3.735    
                         arrival time                          -3.040    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[9][15]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.608ns (15.024%)  route 3.439ns (84.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 3.512 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X65Y61         FDCE                                         r  my_MEM_stage/MEM_latch_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[51]/Q
                         net (fo=1, routed)           1.625     1.077    my_MEM_stage/MEM_latch_out[51]
    SLICE_X65Y82         LUT3 (Prop_lut3_I0_O)        0.152     1.229 r  my_MEM_stage/regs[15][15]_i_1/O
                         net (fo=16, routed)          1.813     3.043    my_DE_stage/regs_reg[15][31]_0[15]
    SLICE_X111Y85        FDCE                                         r  my_DE_stage/regs_reg[9][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.681     3.512    my_DE_stage/clk_out1
    SLICE_X111Y85        FDCE                                         r  my_DE_stage/regs_reg[9][15]/C  (IS_INVERTED)
                         clock pessimism              0.567     4.079    
                         clock uncertainty           -0.074     4.004    
    SLICE_X111Y85        FDCE (Setup_fdce_C_D)       -0.266     3.738    my_DE_stage/regs_reg[9][15]
  -------------------------------------------------------------------
                         required time                          3.738    
                         arrival time                          -3.043    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[13][15]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.608ns (15.122%)  route 3.413ns (84.878%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 3.506 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X65Y61         FDCE                                         r  my_MEM_stage/MEM_latch_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[51]/Q
                         net (fo=1, routed)           1.625     1.077    my_MEM_stage/MEM_latch_out[51]
    SLICE_X65Y82         LUT3 (Prop_lut3_I0_O)        0.152     1.229 r  my_MEM_stage/regs[15][15]_i_1/O
                         net (fo=16, routed)          1.787     3.016    my_DE_stage/regs_reg[15][31]_0[15]
    SLICE_X109Y82        FDCE                                         r  my_DE_stage/regs_reg[13][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.675     3.506    my_DE_stage/clk_out1
    SLICE_X109Y82        FDCE                                         r  my_DE_stage/regs_reg[13][15]/C  (IS_INVERTED)
                         clock pessimism              0.567     4.073    
                         clock uncertainty           -0.074     3.998    
    SLICE_X109Y82        FDCE (Setup_fdce_C_D)       -0.280     3.718    my_DE_stage/regs_reg[13][15]
  -------------------------------------------------------------------
                         required time                          3.718    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[5][14]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.605ns (15.508%)  route 3.296ns (84.492%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 3.518 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X64Y88         FDCE                                         r  my_MEM_stage/MEM_latch_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[69]/Q
                         net (fo=16, routed)          1.079     0.531    my_MEM_stage/MEM_latch_out[69]
    SLICE_X65Y87         LUT5 (Prop_lut5_I1_O)        0.149     0.680 r  my_MEM_stage/regs[5][31]_i_1/O
                         net (fo=32, routed)          2.217     2.897    my_DE_stage/regs_reg[5][31]_0[0]
    SLICE_X113Y97        FDCE                                         r  my_DE_stage/regs_reg[5][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.687     3.518    my_DE_stage/clk_out1
    SLICE_X113Y97        FDCE                                         r  my_DE_stage/regs_reg[5][14]/C  (IS_INVERTED)
                         clock pessimism              0.567     4.085    
                         clock uncertainty           -0.074     4.010    
    SLICE_X113Y97        FDCE (Setup_fdce_C_CE)      -0.410     3.600    my_DE_stage/regs_reg[5][14]
  -------------------------------------------------------------------
                         required time                          3.600    
                         arrival time                          -2.897    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[7][15]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.608ns (15.519%)  route 3.310ns (84.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 3.434 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X65Y61         FDCE                                         r  my_MEM_stage/MEM_latch_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[51]/Q
                         net (fo=1, routed)           1.625     1.077    my_MEM_stage/MEM_latch_out[51]
    SLICE_X65Y82         LUT3 (Prop_lut3_I0_O)        0.152     1.229 r  my_MEM_stage/regs[15][15]_i_1/O
                         net (fo=16, routed)          1.684     2.914    my_DE_stage/regs_reg[15][31]_0[15]
    SLICE_X103Y84        FDCE                                         r  my_DE_stage/regs_reg[7][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.603     3.434    my_DE_stage/clk_out1
    SLICE_X103Y84        FDCE                                         r  my_DE_stage/regs_reg[7][15]/C  (IS_INVERTED)
                         clock pessimism              0.567     4.001    
                         clock uncertainty           -0.074     3.926    
    SLICE_X103Y84        FDCE (Setup_fdce_C_D)       -0.280     3.646    my_DE_stage/regs_reg[7][15]
  -------------------------------------------------------------------
                         required time                          3.646    
                         arrival time                          -2.914    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[1][15]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 0.608ns (15.260%)  route 3.376ns (84.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 3.508 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.004ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.712    -1.004    my_MEM_stage/clk_out1
    SLICE_X65Y61         FDCE                                         r  my_MEM_stage/MEM_latch_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDCE (Prop_fdce_C_Q)         0.456    -0.548 r  my_MEM_stage/MEM_latch_reg[51]/Q
                         net (fo=1, routed)           1.625     1.077    my_MEM_stage/MEM_latch_out[51]
    SLICE_X65Y82         LUT3 (Prop_lut3_I0_O)        0.152     1.229 r  my_MEM_stage/regs[15][15]_i_1/O
                         net (fo=16, routed)          1.751     2.980    my_DE_stage/regs_reg[15][31]_0[15]
    SLICE_X106Y84        FDCE                                         r  my_DE_stage/regs_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.677     3.508    my_DE_stage/clk_out1
    SLICE_X106Y84        FDCE                                         r  my_DE_stage/regs_reg[1][15]/C  (IS_INVERTED)
                         clock pessimism              0.567     4.075    
                         clock uncertainty           -0.074     4.000    
    SLICE_X106Y84        FDCE (Setup_fdce_C_D)       -0.280     3.720    my_DE_stage/regs_reg[1][15]
  -------------------------------------------------------------------
                         required time                          3.720    
                         arrival time                          -2.980    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[68]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[9][28]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.580ns (13.855%)  route 3.606ns (86.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 3.518 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.006ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.710    -1.006    my_MEM_stage/clk_out1
    SLICE_X55Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.456    -0.550 r  my_MEM_stage/MEM_latch_reg[68]/Q
                         net (fo=32, routed)          1.622     1.072    my_MEM_stage/MEM_latch_out[68]
    SLICE_X64Y107        LUT3 (Prop_lut3_I1_O)        0.124     1.196 r  my_MEM_stage/regs[15][28]_i_1/O
                         net (fo=16, routed)          1.984     3.180    my_DE_stage/regs_reg[15][31]_0[28]
    SLICE_X111Y97        FDCE                                         r  my_DE_stage/regs_reg[9][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.687     3.518    my_DE_stage/clk_out1
    SLICE_X111Y97        FDCE                                         r  my_DE_stage/regs_reg[9][28]/C  (IS_INVERTED)
                         clock pessimism              0.567     4.085    
                         clock uncertainty           -0.074     4.010    
    SLICE_X111Y97        FDCE (Setup_fdce_C_D)       -0.078     3.932    my_DE_stage/regs_reg[9][28]
  -------------------------------------------------------------------
                         required time                          3.932    
                         arrival time                          -3.180    
  -------------------------------------------------------------------
                         slack                                  0.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_7680_7935_28_28/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.003%)  route 0.125ns (46.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.665    -0.566    my_AGEX_stage/clk_out1
    SLICE_X84Y103        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  my_AGEX_stage/AGEX_latch_reg[39]/Q
                         net (fo=128, routed)         0.125    -0.300    my_MEM_stage/dmem_reg_7680_7935_28_28/D
    SLICE_X82Y103        RAMS64E                                      r  my_MEM_stage/dmem_reg_7680_7935_28_28/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.938    -0.802    my_MEM_stage/dmem_reg_7680_7935_28_28/WCLK
    SLICE_X82Y103        RAMS64E                                      r  my_MEM_stage/dmem_reg_7680_7935_28_28/RAMS64E_D/CLK
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X82Y103        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.332    my_MEM_stage/dmem_reg_7680_7935_28_28/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 my_FE_stage/PC_FE_latch_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.394ns (69.388%)  route 0.174ns (30.612%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.578    -0.653    my_FE_stage/clk_out1
    SLICE_X56Y98         FDCE                                         r  my_FE_stage/PC_FE_latch_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.512 r  my_FE_stage/PC_FE_latch_reg[12]/Q
                         net (fo=2, routed)           0.173    -0.339    my_FE_stage/PC_FE_latch_reg[12]
    SLICE_X56Y98         LUT5 (Prop_lut5_I0_O)        0.045    -0.294 r  my_FE_stage/PC_FE_latch[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.294    my_FE_stage/PC_FE_latch[9]_i_2_n_0
    SLICE_X56Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.179 r  my_FE_stage/PC_FE_latch_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.179    my_FE_stage/PC_FE_latch_reg[9]_i_1_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.140 r  my_FE_stage/PC_FE_latch_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.140    my_FE_stage/PC_FE_latch_reg[13]_i_1_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.086 r  my_FE_stage/PC_FE_latch_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.086    my_FE_stage/PC_FE_latch_reg[17]_i_1_n_7
    SLICE_X56Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.934    -0.806    my_FE_stage/clk_out1
    SLICE_X56Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[17]/C
                         clock pessimism              0.504    -0.302    
                         clock uncertainty            0.074    -0.228    
    SLICE_X56Y100        FDCE (Hold_fdce_C_D)         0.105    -0.123    my_FE_stage/PC_FE_latch_reg[17]
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 my_FE_stage/FE_latch_reg[83]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/DE_latch_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.552    -0.679    my_FE_stage/clk_out1
    SLICE_X53Y95         FDCE                                         r  my_FE_stage/FE_latch_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.538 r  my_FE_stage/FE_latch_reg[83]/Q
                         net (fo=1, routed)           0.056    -0.483    my_DE_stage/FE_latch_out[47]
    SLICE_X53Y95         FDCE                                         r  my_DE_stage/DE_latch_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.820    -0.920    my_DE_stage/clk_out1
    SLICE_X53Y95         FDCE                                         r  my_DE_stage/DE_latch_reg[20]/C
                         clock pessimism              0.240    -0.679    
                         clock uncertainty            0.074    -0.605    
    SLICE_X53Y95         FDCE (Hold_fdce_C_D)         0.076    -0.529    my_DE_stage/DE_latch_reg[20]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 my_DE_stage/DE_latch_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_AGEX_stage/AGEX_latch_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.575    -0.656    my_DE_stage/clk_out1
    SLICE_X55Y91         FDCE                                         r  my_DE_stage/DE_latch_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.515 r  my_DE_stage/DE_latch_reg[10]/Q
                         net (fo=1, routed)           0.056    -0.460    my_AGEX_stage/Q[6]
    SLICE_X55Y91         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.844    -0.896    my_AGEX_stage/clk_out1
    SLICE_X55Y91         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[10]/C
                         clock pessimism              0.239    -0.656    
                         clock uncertainty            0.074    -0.582    
    SLICE_X55Y91         FDCE (Hold_fdce_C_D)         0.075    -0.507    my_AGEX_stage/AGEX_latch_reg[10]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_0_255_14_14/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.089%)  route 0.140ns (49.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.628    -0.603    my_AGEX_stage/clk_out1
    SLICE_X109Y68        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y68        FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  my_AGEX_stage/AGEX_latch_reg[25]/Q
                         net (fo=128, routed)         0.140    -0.322    my_MEM_stage/dmem_reg_0_255_14_14/D
    SLICE_X108Y67        RAMS64E                                      r  my_MEM_stage/dmem_reg_0_255_14_14/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.897    -0.843    my_MEM_stage/dmem_reg_0_255_14_14/WCLK
    SLICE_X108Y67        RAMS64E                                      r  my_MEM_stage/dmem_reg_0_255_14_14/RAMS64E_D/CLK
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X108Y67        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.370    my_MEM_stage/dmem_reg_0_255_14_14/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 my_FE_stage/PC_FE_latch_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.405ns (69.970%)  route 0.174ns (30.030%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.578    -0.653    my_FE_stage/clk_out1
    SLICE_X56Y98         FDCE                                         r  my_FE_stage/PC_FE_latch_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.512 r  my_FE_stage/PC_FE_latch_reg[12]/Q
                         net (fo=2, routed)           0.173    -0.339    my_FE_stage/PC_FE_latch_reg[12]
    SLICE_X56Y98         LUT5 (Prop_lut5_I0_O)        0.045    -0.294 r  my_FE_stage/PC_FE_latch[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.294    my_FE_stage/PC_FE_latch[9]_i_2_n_0
    SLICE_X56Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.179 r  my_FE_stage/PC_FE_latch_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.179    my_FE_stage/PC_FE_latch_reg[9]_i_1_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.140 r  my_FE_stage/PC_FE_latch_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.140    my_FE_stage/PC_FE_latch_reg[13]_i_1_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.075 r  my_FE_stage/PC_FE_latch_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.075    my_FE_stage/PC_FE_latch_reg[17]_i_1_n_5
    SLICE_X56Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.934    -0.806    my_FE_stage/clk_out1
    SLICE_X56Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[19]/C
                         clock pessimism              0.504    -0.302    
                         clock uncertainty            0.074    -0.228    
    SLICE_X56Y100        FDCE (Hold_fdce_C_D)         0.105    -0.123    my_FE_stage/PC_FE_latch_reg[19]
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 my_FE_stage/FE_latch_reg[91]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/DE_latch_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.552    -0.679    my_FE_stage/clk_out1
    SLICE_X52Y94         FDCE                                         r  my_FE_stage/FE_latch_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.538 r  my_FE_stage/FE_latch_reg[91]/Q
                         net (fo=1, routed)           0.059    -0.480    my_DE_stage/FE_latch_out[55]
    SLICE_X52Y94         FDCE                                         r  my_DE_stage/DE_latch_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.820    -0.920    my_DE_stage/clk_out1
    SLICE_X52Y94         FDCE                                         r  my_DE_stage/DE_latch_reg[44]/C
                         clock pessimism              0.240    -0.679    
                         clock uncertainty            0.074    -0.605    
    SLICE_X52Y94         FDCE (Hold_fdce_C_D)         0.076    -0.529    my_DE_stage/DE_latch_reg[44]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.480    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 my_FE_stage/FE_latch_reg[87]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/DE_latch_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.552    -0.679    my_FE_stage/clk_out1
    SLICE_X52Y93         FDCE                                         r  my_FE_stage/FE_latch_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.538 r  my_FE_stage/FE_latch_reg[87]/Q
                         net (fo=1, routed)           0.065    -0.473    my_DE_stage/FE_latch_out[51]
    SLICE_X52Y93         FDCE                                         r  my_DE_stage/DE_latch_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.820    -0.920    my_DE_stage/clk_out1
    SLICE_X52Y93         FDCE                                         r  my_DE_stage/DE_latch_reg[24]/C
                         clock pessimism              0.240    -0.679    
                         clock uncertainty            0.074    -0.605    
    SLICE_X52Y93         FDCE (Hold_fdce_C_D)         0.075    -0.530    my_DE_stage/DE_latch_reg[24]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/MEM_latch_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.634    -0.597    my_AGEX_stage/clk_out1
    SLICE_X53Y105        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  my_AGEX_stage/AGEX_latch_reg[62]/Q
                         net (fo=2, routed)           0.068    -0.388    my_MEM_stage/MEM_latch_reg[35]_0[58]
    SLICE_X53Y105        FDCE                                         r  my_MEM_stage/MEM_latch_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.906    -0.834    my_MEM_stage/clk_out1
    SLICE_X53Y105        FDCE                                         r  my_MEM_stage/MEM_latch_reg[23]/C
                         clock pessimism              0.237    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X53Y105        FDCE (Hold_fdce_C_D)         0.071    -0.452    my_MEM_stage/MEM_latch_reg[23]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[29]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_11008_11263_18_18/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.465%)  route 0.156ns (52.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.580    -0.651    my_AGEX_stage/clk_out1
    SLICE_X67Y98         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[29]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.510 r  my_AGEX_stage/AGEX_latch_reg[29]_rep/Q
                         net (fo=128, routed)         0.156    -0.354    my_MEM_stage/dmem_reg_11008_11263_18_18/D
    SLICE_X66Y98         RAMS64E                                      r  my_MEM_stage/dmem_reg_11008_11263_18_18/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.849    -0.891    my_MEM_stage/dmem_reg_11008_11263_18_18/WCLK
    SLICE_X66Y98         RAMS64E                                      r  my_MEM_stage/dmem_reg_11008_11263_18_18/RAMS64E_D/CLK
                         clock pessimism              0.252    -0.638    
                         clock uncertainty            0.074    -0.564    
    SLICE_X66Y98         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.420    my_MEM_stage/dmem_reg_11008_11263_18_18/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.066    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_6144_6399_0_0/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.158ns  (logic 1.070ns (13.117%)  route 7.088ns (86.883%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 18.455 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.005ns = ( 8.995 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.711     8.995    my_AGEX_stage/clk_out1
    SLICE_X57Y91         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDCE (Prop_fdce_C_Q)         0.419     9.414 r  my_AGEX_stage/AGEX_latch_reg[9]/Q
                         net (fo=56, routed)          1.596    11.010    my_AGEX_stage/AGEX_latch_reg[74]_0[5]
    SLICE_X64Y108        LUT3 (Prop_lut3_I0_O)        0.325    11.335 f  my_AGEX_stage/dmem_reg_6144_6399_0_0_i_2/O
                         net (fo=1, routed)           0.652    11.987    my_AGEX_stage/dmem_reg_6144_6399_0_0_i_2_n_0
    SLICE_X65Y108        LUT5 (Prop_lut5_I0_O)        0.326    12.313 r  my_AGEX_stage/dmem_reg_6144_6399_0_0_i_1/O
                         net (fo=128, routed)         4.839    17.152    my_MEM_stage/dmem_reg_6144_6399_0_0/WE
    SLICE_X104Y38        RAMS64E                                      r  my_MEM_stage/dmem_reg_6144_6399_0_0/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.623    18.455    my_MEM_stage/dmem_reg_6144_6399_0_0/WCLK
    SLICE_X104Y38        RAMS64E                                      r  my_MEM_stage/dmem_reg_6144_6399_0_0/RAMS64E_A/CLK
                         clock pessimism              0.452    18.907    
                         clock uncertainty           -0.074    18.833    
    SLICE_X104Y38        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    18.300    my_MEM_stage/dmem_reg_6144_6399_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.300    
                         arrival time                         -17.152    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_6144_6399_0_0/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.158ns  (logic 1.070ns (13.117%)  route 7.088ns (86.883%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 18.455 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.005ns = ( 8.995 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.711     8.995    my_AGEX_stage/clk_out1
    SLICE_X57Y91         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDCE (Prop_fdce_C_Q)         0.419     9.414 r  my_AGEX_stage/AGEX_latch_reg[9]/Q
                         net (fo=56, routed)          1.596    11.010    my_AGEX_stage/AGEX_latch_reg[74]_0[5]
    SLICE_X64Y108        LUT3 (Prop_lut3_I0_O)        0.325    11.335 f  my_AGEX_stage/dmem_reg_6144_6399_0_0_i_2/O
                         net (fo=1, routed)           0.652    11.987    my_AGEX_stage/dmem_reg_6144_6399_0_0_i_2_n_0
    SLICE_X65Y108        LUT5 (Prop_lut5_I0_O)        0.326    12.313 r  my_AGEX_stage/dmem_reg_6144_6399_0_0_i_1/O
                         net (fo=128, routed)         4.839    17.152    my_MEM_stage/dmem_reg_6144_6399_0_0/WE
    SLICE_X104Y38        RAMS64E                                      r  my_MEM_stage/dmem_reg_6144_6399_0_0/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.623    18.455    my_MEM_stage/dmem_reg_6144_6399_0_0/WCLK
    SLICE_X104Y38        RAMS64E                                      r  my_MEM_stage/dmem_reg_6144_6399_0_0/RAMS64E_B/CLK
                         clock pessimism              0.452    18.907    
                         clock uncertainty           -0.074    18.833    
    SLICE_X104Y38        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    18.300    my_MEM_stage/dmem_reg_6144_6399_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         18.300    
                         arrival time                         -17.152    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_6144_6399_0_0/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.158ns  (logic 1.070ns (13.117%)  route 7.088ns (86.883%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 18.455 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.005ns = ( 8.995 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.711     8.995    my_AGEX_stage/clk_out1
    SLICE_X57Y91         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDCE (Prop_fdce_C_Q)         0.419     9.414 r  my_AGEX_stage/AGEX_latch_reg[9]/Q
                         net (fo=56, routed)          1.596    11.010    my_AGEX_stage/AGEX_latch_reg[74]_0[5]
    SLICE_X64Y108        LUT3 (Prop_lut3_I0_O)        0.325    11.335 f  my_AGEX_stage/dmem_reg_6144_6399_0_0_i_2/O
                         net (fo=1, routed)           0.652    11.987    my_AGEX_stage/dmem_reg_6144_6399_0_0_i_2_n_0
    SLICE_X65Y108        LUT5 (Prop_lut5_I0_O)        0.326    12.313 r  my_AGEX_stage/dmem_reg_6144_6399_0_0_i_1/O
                         net (fo=128, routed)         4.839    17.152    my_MEM_stage/dmem_reg_6144_6399_0_0/WE
    SLICE_X104Y38        RAMS64E                                      r  my_MEM_stage/dmem_reg_6144_6399_0_0/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.623    18.455    my_MEM_stage/dmem_reg_6144_6399_0_0/WCLK
    SLICE_X104Y38        RAMS64E                                      r  my_MEM_stage/dmem_reg_6144_6399_0_0/RAMS64E_C/CLK
                         clock pessimism              0.452    18.907    
                         clock uncertainty           -0.074    18.833    
    SLICE_X104Y38        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    18.300    my_MEM_stage/dmem_reg_6144_6399_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         18.300    
                         arrival time                         -17.152    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_6144_6399_0_0/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.158ns  (logic 1.070ns (13.117%)  route 7.088ns (86.883%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 18.455 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.005ns = ( 8.995 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.711     8.995    my_AGEX_stage/clk_out1
    SLICE_X57Y91         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDCE (Prop_fdce_C_Q)         0.419     9.414 r  my_AGEX_stage/AGEX_latch_reg[9]/Q
                         net (fo=56, routed)          1.596    11.010    my_AGEX_stage/AGEX_latch_reg[74]_0[5]
    SLICE_X64Y108        LUT3 (Prop_lut3_I0_O)        0.325    11.335 f  my_AGEX_stage/dmem_reg_6144_6399_0_0_i_2/O
                         net (fo=1, routed)           0.652    11.987    my_AGEX_stage/dmem_reg_6144_6399_0_0_i_2_n_0
    SLICE_X65Y108        LUT5 (Prop_lut5_I0_O)        0.326    12.313 r  my_AGEX_stage/dmem_reg_6144_6399_0_0_i_1/O
                         net (fo=128, routed)         4.839    17.152    my_MEM_stage/dmem_reg_6144_6399_0_0/WE
    SLICE_X104Y38        RAMS64E                                      r  my_MEM_stage/dmem_reg_6144_6399_0_0/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.623    18.455    my_MEM_stage/dmem_reg_6144_6399_0_0/WCLK
    SLICE_X104Y38        RAMS64E                                      r  my_MEM_stage/dmem_reg_6144_6399_0_0/RAMS64E_D/CLK
                         clock pessimism              0.452    18.907    
                         clock uncertainty           -0.074    18.833    
    SLICE_X104Y38        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    18.300    my_MEM_stage/dmem_reg_6144_6399_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         18.300    
                         arrival time                         -17.152    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_6656_6911_3_3/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.087ns  (logic 1.038ns (12.835%)  route 7.049ns (87.165%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 18.390 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.005ns = ( 8.995 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.711     8.995    my_AGEX_stage/clk_out1
    SLICE_X57Y91         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDCE (Prop_fdce_C_Q)         0.419     9.414 r  my_AGEX_stage/AGEX_latch_reg[9]/Q
                         net (fo=56, routed)          2.697    12.110    my_AGEX_stage/AGEX_latch_reg[74]_0[5]
    SLICE_X103Y106       LUT2 (Prop_lut2_I0_O)        0.293    12.403 f  my_AGEX_stage/dmem_reg_5376_5631_0_0_i_2/O
                         net (fo=4, routed)           0.605    13.008    my_AGEX_stage/dmem_reg_5376_5631_0_0_i_2_n_0
    SLICE_X103Y105       LUT6 (Prop_lut6_I5_O)        0.326    13.334 r  my_AGEX_stage/dmem_reg_6656_6911_0_0_i_1/O
                         net (fo=128, routed)         3.748    17.082    my_MEM_stage/dmem_reg_6656_6911_3_3/WE
    SLICE_X66Y48         RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_3_3/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.558    18.390    my_MEM_stage/dmem_reg_6656_6911_3_3/WCLK
    SLICE_X66Y48         RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_3_3/RAMS64E_A/CLK
                         clock pessimism              0.452    18.842    
                         clock uncertainty           -0.074    18.768    
    SLICE_X66Y48         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    18.235    my_MEM_stage/dmem_reg_6656_6911_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.235    
                         arrival time                         -17.082    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_6656_6911_3_3/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.087ns  (logic 1.038ns (12.835%)  route 7.049ns (87.165%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 18.390 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.005ns = ( 8.995 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.711     8.995    my_AGEX_stage/clk_out1
    SLICE_X57Y91         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDCE (Prop_fdce_C_Q)         0.419     9.414 r  my_AGEX_stage/AGEX_latch_reg[9]/Q
                         net (fo=56, routed)          2.697    12.110    my_AGEX_stage/AGEX_latch_reg[74]_0[5]
    SLICE_X103Y106       LUT2 (Prop_lut2_I0_O)        0.293    12.403 f  my_AGEX_stage/dmem_reg_5376_5631_0_0_i_2/O
                         net (fo=4, routed)           0.605    13.008    my_AGEX_stage/dmem_reg_5376_5631_0_0_i_2_n_0
    SLICE_X103Y105       LUT6 (Prop_lut6_I5_O)        0.326    13.334 r  my_AGEX_stage/dmem_reg_6656_6911_0_0_i_1/O
                         net (fo=128, routed)         3.748    17.082    my_MEM_stage/dmem_reg_6656_6911_3_3/WE
    SLICE_X66Y48         RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_3_3/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.558    18.390    my_MEM_stage/dmem_reg_6656_6911_3_3/WCLK
    SLICE_X66Y48         RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_3_3/RAMS64E_B/CLK
                         clock pessimism              0.452    18.842    
                         clock uncertainty           -0.074    18.768    
    SLICE_X66Y48         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    18.235    my_MEM_stage/dmem_reg_6656_6911_3_3/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         18.235    
                         arrival time                         -17.082    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_6656_6911_3_3/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.087ns  (logic 1.038ns (12.835%)  route 7.049ns (87.165%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 18.390 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.005ns = ( 8.995 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.711     8.995    my_AGEX_stage/clk_out1
    SLICE_X57Y91         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDCE (Prop_fdce_C_Q)         0.419     9.414 r  my_AGEX_stage/AGEX_latch_reg[9]/Q
                         net (fo=56, routed)          2.697    12.110    my_AGEX_stage/AGEX_latch_reg[74]_0[5]
    SLICE_X103Y106       LUT2 (Prop_lut2_I0_O)        0.293    12.403 f  my_AGEX_stage/dmem_reg_5376_5631_0_0_i_2/O
                         net (fo=4, routed)           0.605    13.008    my_AGEX_stage/dmem_reg_5376_5631_0_0_i_2_n_0
    SLICE_X103Y105       LUT6 (Prop_lut6_I5_O)        0.326    13.334 r  my_AGEX_stage/dmem_reg_6656_6911_0_0_i_1/O
                         net (fo=128, routed)         3.748    17.082    my_MEM_stage/dmem_reg_6656_6911_3_3/WE
    SLICE_X66Y48         RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_3_3/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.558    18.390    my_MEM_stage/dmem_reg_6656_6911_3_3/WCLK
    SLICE_X66Y48         RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_3_3/RAMS64E_C/CLK
                         clock pessimism              0.452    18.842    
                         clock uncertainty           -0.074    18.768    
    SLICE_X66Y48         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    18.235    my_MEM_stage/dmem_reg_6656_6911_3_3/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         18.235    
                         arrival time                         -17.082    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_6656_6911_3_3/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.087ns  (logic 1.038ns (12.835%)  route 7.049ns (87.165%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 18.390 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.005ns = ( 8.995 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.711     8.995    my_AGEX_stage/clk_out1
    SLICE_X57Y91         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDCE (Prop_fdce_C_Q)         0.419     9.414 r  my_AGEX_stage/AGEX_latch_reg[9]/Q
                         net (fo=56, routed)          2.697    12.110    my_AGEX_stage/AGEX_latch_reg[74]_0[5]
    SLICE_X103Y106       LUT2 (Prop_lut2_I0_O)        0.293    12.403 f  my_AGEX_stage/dmem_reg_5376_5631_0_0_i_2/O
                         net (fo=4, routed)           0.605    13.008    my_AGEX_stage/dmem_reg_5376_5631_0_0_i_2_n_0
    SLICE_X103Y105       LUT6 (Prop_lut6_I5_O)        0.326    13.334 r  my_AGEX_stage/dmem_reg_6656_6911_0_0_i_1/O
                         net (fo=128, routed)         3.748    17.082    my_MEM_stage/dmem_reg_6656_6911_3_3/WE
    SLICE_X66Y48         RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_3_3/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.558    18.390    my_MEM_stage/dmem_reg_6656_6911_3_3/WCLK
    SLICE_X66Y48         RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_3_3/RAMS64E_D/CLK
                         clock pessimism              0.452    18.842    
                         clock uncertainty           -0.074    18.768    
    SLICE_X66Y48         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    18.235    my_MEM_stage/dmem_reg_6656_6911_3_3/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         18.235    
                         arrival time                         -17.082    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[50]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/MEM_latch_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.720ns  (logic 2.444ns (28.030%)  route 6.276ns (71.970%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.638ns = ( 18.362 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.995ns = ( 9.005 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.721     9.005    my_AGEX_stage/clk_out1
    SLICE_X87Y92         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDCE (Prop_fdce_C_Q)         0.419     9.424 r  my_AGEX_stage/AGEX_latch_reg[50]/Q
                         net (fo=8194, routed)        2.819    12.243    my_MEM_stage/dmem_reg_2048_2303_13_13/A5
    SLICE_X112Y40        RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.769    13.012 r  my_MEM_stage/dmem_reg_2048_2303_13_13/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.012    my_MEM_stage/dmem_reg_2048_2303_13_13/OA
    SLICE_X112Y40        MUXF7 (Prop_muxf7_I1_O)      0.214    13.226 r  my_MEM_stage/dmem_reg_2048_2303_13_13/F7.A/O
                         net (fo=1, routed)           0.000    13.226    my_MEM_stage/dmem_reg_2048_2303_13_13/O1
    SLICE_X112Y40        MUXF8 (Prop_muxf8_I1_O)      0.088    13.314 r  my_MEM_stage/dmem_reg_2048_2303_13_13/F8/O
                         net (fo=1, routed)           0.774    14.087    my_MEM_stage/dmem_reg_2048_2303_13_13_n_0
    SLICE_X111Y49        LUT6 (Prop_lut6_I5_O)        0.319    14.406 r  my_MEM_stage/MEM_latch[49]_i_17/O
                         net (fo=1, routed)           0.000    14.406    my_MEM_stage/MEM_latch[49]_i_17_n_0
    SLICE_X111Y49        MUXF7 (Prop_muxf7_I0_O)      0.212    14.618 r  my_MEM_stage/MEM_latch_reg[49]_i_7/O
                         net (fo=1, routed)           1.363    15.982    my_MEM_stage/MEM_latch_reg[49]_i_7_n_0
    SLICE_X95Y68         LUT6 (Prop_lut6_I3_O)        0.299    16.281 r  my_MEM_stage/MEM_latch[49]_i_2/O
                         net (fo=1, routed)           1.320    17.600    my_MEM_stage/MEM_latch[49]_i_2_n_0
    SLICE_X65Y68         LUT6 (Prop_lut6_I0_O)        0.124    17.724 r  my_MEM_stage/MEM_latch[49]_i_1/O
                         net (fo=1, routed)           0.000    17.724    my_MEM_stage/rd_val_MEM[13]
    SLICE_X65Y68         FDCE                                         r  my_MEM_stage/MEM_latch_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.531    18.362    my_MEM_stage/clk_out1
    SLICE_X65Y68         FDCE                                         r  my_MEM_stage/MEM_latch_reg[49]/C
                         clock pessimism              0.567    18.929    
                         clock uncertainty           -0.074    18.854    
    SLICE_X65Y68         FDCE (Setup_fdce_C_D)        0.029    18.883    my_MEM_stage/MEM_latch_reg[49]
  -------------------------------------------------------------------
                         required time                         18.883    
                         arrival time                         -17.724    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[50]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/MEM_latch_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.668ns  (logic 2.347ns (27.079%)  route 6.321ns (72.921%))
  Logic Levels:           8  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.632ns = ( 18.368 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.995ns = ( 9.005 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.721     9.005    my_AGEX_stage/clk_out1
    SLICE_X87Y92         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDCE (Prop_fdce_C_Q)         0.419     9.424 r  my_AGEX_stage/AGEX_latch_reg[50]/Q
                         net (fo=8194, routed)        2.792    12.216    my_MEM_stage/dmem_reg_6400_6655_0_0/A5
    SLICE_X104Y39        RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.561    12.777 r  my_MEM_stage/dmem_reg_6400_6655_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000    12.777    my_MEM_stage/dmem_reg_6400_6655_0_0/OA
    SLICE_X104Y39        MUXF7 (Prop_muxf7_I1_O)      0.214    12.991 r  my_MEM_stage/dmem_reg_6400_6655_0_0/F7.A/O
                         net (fo=1, routed)           0.000    12.991    my_MEM_stage/dmem_reg_6400_6655_0_0/O1
    SLICE_X104Y39        MUXF8 (Prop_muxf8_I1_O)      0.088    13.079 r  my_MEM_stage/dmem_reg_6400_6655_0_0/F8/O
                         net (fo=1, routed)           0.891    13.969    my_MEM_stage/dmem_reg_6400_6655_0_0_n_0
    SLICE_X103Y45        LUT6 (Prop_lut6_I3_O)        0.319    14.288 r  my_MEM_stage/MEM_latch[36]_i_25/O
                         net (fo=1, routed)           0.000    14.288    my_MEM_stage/MEM_latch[36]_i_25_n_0
    SLICE_X103Y45        MUXF7 (Prop_muxf7_I0_O)      0.212    14.500 r  my_MEM_stage/MEM_latch_reg[36]_i_12/O
                         net (fo=1, routed)           0.000    14.500    my_MEM_stage/MEM_latch_reg[36]_i_12_n_0
    SLICE_X103Y45        MUXF8 (Prop_muxf8_I1_O)      0.094    14.594 r  my_MEM_stage/MEM_latch_reg[36]_i_5/O
                         net (fo=1, routed)           1.849    16.443    my_MEM_stage/MEM_latch_reg[36]_i_5_n_0
    SLICE_X83Y73         LUT6 (Prop_lut6_I3_O)        0.316    16.759 r  my_MEM_stage/MEM_latch[36]_i_2/O
                         net (fo=1, routed)           0.790    17.549    my_MEM_stage/rd_val_MEM0[0]
    SLICE_X81Y82         LUT3 (Prop_lut3_I0_O)        0.124    17.673 r  my_MEM_stage/MEM_latch[36]_i_1/O
                         net (fo=1, routed)           0.000    17.673    my_MEM_stage/rd_val_MEM[0]
    SLICE_X81Y82         FDCE                                         r  my_MEM_stage/MEM_latch_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        1.537    18.368    my_MEM_stage/clk_out1
    SLICE_X81Y82         FDCE                                         r  my_MEM_stage/MEM_latch_reg[36]/C
                         clock pessimism              0.567    18.935    
                         clock uncertainty           -0.074    18.860    
    SLICE_X81Y82         FDCE (Setup_fdce_C_D)        0.029    18.889    my_MEM_stage/MEM_latch_reg[36]
  -------------------------------------------------------------------
                         required time                         18.889    
                         arrival time                         -17.673    
  -------------------------------------------------------------------
                         slack                                  1.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_7680_7935_28_28/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.003%)  route 0.125ns (46.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.665    -0.566    my_AGEX_stage/clk_out1
    SLICE_X84Y103        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  my_AGEX_stage/AGEX_latch_reg[39]/Q
                         net (fo=128, routed)         0.125    -0.300    my_MEM_stage/dmem_reg_7680_7935_28_28/D
    SLICE_X82Y103        RAMS64E                                      r  my_MEM_stage/dmem_reg_7680_7935_28_28/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.938    -0.802    my_MEM_stage/dmem_reg_7680_7935_28_28/WCLK
    SLICE_X82Y103        RAMS64E                                      r  my_MEM_stage/dmem_reg_7680_7935_28_28/RAMS64E_D/CLK
                         clock pessimism              0.252    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X82Y103        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.332    my_MEM_stage/dmem_reg_7680_7935_28_28/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 my_FE_stage/PC_FE_latch_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.394ns (69.388%)  route 0.174ns (30.612%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.578    -0.653    my_FE_stage/clk_out1
    SLICE_X56Y98         FDCE                                         r  my_FE_stage/PC_FE_latch_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.512 r  my_FE_stage/PC_FE_latch_reg[12]/Q
                         net (fo=2, routed)           0.173    -0.339    my_FE_stage/PC_FE_latch_reg[12]
    SLICE_X56Y98         LUT5 (Prop_lut5_I0_O)        0.045    -0.294 r  my_FE_stage/PC_FE_latch[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.294    my_FE_stage/PC_FE_latch[9]_i_2_n_0
    SLICE_X56Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.179 r  my_FE_stage/PC_FE_latch_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.179    my_FE_stage/PC_FE_latch_reg[9]_i_1_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.140 r  my_FE_stage/PC_FE_latch_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.140    my_FE_stage/PC_FE_latch_reg[13]_i_1_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.086 r  my_FE_stage/PC_FE_latch_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.086    my_FE_stage/PC_FE_latch_reg[17]_i_1_n_7
    SLICE_X56Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.934    -0.806    my_FE_stage/clk_out1
    SLICE_X56Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[17]/C
                         clock pessimism              0.504    -0.302    
                         clock uncertainty            0.074    -0.228    
    SLICE_X56Y100        FDCE (Hold_fdce_C_D)         0.105    -0.123    my_FE_stage/PC_FE_latch_reg[17]
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 my_FE_stage/FE_latch_reg[83]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/DE_latch_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.552    -0.679    my_FE_stage/clk_out1
    SLICE_X53Y95         FDCE                                         r  my_FE_stage/FE_latch_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.538 r  my_FE_stage/FE_latch_reg[83]/Q
                         net (fo=1, routed)           0.056    -0.483    my_DE_stage/FE_latch_out[47]
    SLICE_X53Y95         FDCE                                         r  my_DE_stage/DE_latch_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.820    -0.920    my_DE_stage/clk_out1
    SLICE_X53Y95         FDCE                                         r  my_DE_stage/DE_latch_reg[20]/C
                         clock pessimism              0.240    -0.679    
                         clock uncertainty            0.074    -0.605    
    SLICE_X53Y95         FDCE (Hold_fdce_C_D)         0.076    -0.529    my_DE_stage/DE_latch_reg[20]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 my_DE_stage/DE_latch_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_AGEX_stage/AGEX_latch_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.575    -0.656    my_DE_stage/clk_out1
    SLICE_X55Y91         FDCE                                         r  my_DE_stage/DE_latch_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.515 r  my_DE_stage/DE_latch_reg[10]/Q
                         net (fo=1, routed)           0.056    -0.460    my_AGEX_stage/Q[6]
    SLICE_X55Y91         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.844    -0.896    my_AGEX_stage/clk_out1
    SLICE_X55Y91         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[10]/C
                         clock pessimism              0.239    -0.656    
                         clock uncertainty            0.074    -0.582    
    SLICE_X55Y91         FDCE (Hold_fdce_C_D)         0.075    -0.507    my_AGEX_stage/AGEX_latch_reg[10]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_0_255_14_14/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.089%)  route 0.140ns (49.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.628    -0.603    my_AGEX_stage/clk_out1
    SLICE_X109Y68        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y68        FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  my_AGEX_stage/AGEX_latch_reg[25]/Q
                         net (fo=128, routed)         0.140    -0.322    my_MEM_stage/dmem_reg_0_255_14_14/D
    SLICE_X108Y67        RAMS64E                                      r  my_MEM_stage/dmem_reg_0_255_14_14/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.897    -0.843    my_MEM_stage/dmem_reg_0_255_14_14/WCLK
    SLICE_X108Y67        RAMS64E                                      r  my_MEM_stage/dmem_reg_0_255_14_14/RAMS64E_D/CLK
                         clock pessimism              0.254    -0.588    
                         clock uncertainty            0.074    -0.514    
    SLICE_X108Y67        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.370    my_MEM_stage/dmem_reg_0_255_14_14/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 my_FE_stage/PC_FE_latch_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.405ns (69.970%)  route 0.174ns (30.030%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.578    -0.653    my_FE_stage/clk_out1
    SLICE_X56Y98         FDCE                                         r  my_FE_stage/PC_FE_latch_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.512 r  my_FE_stage/PC_FE_latch_reg[12]/Q
                         net (fo=2, routed)           0.173    -0.339    my_FE_stage/PC_FE_latch_reg[12]
    SLICE_X56Y98         LUT5 (Prop_lut5_I0_O)        0.045    -0.294 r  my_FE_stage/PC_FE_latch[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.294    my_FE_stage/PC_FE_latch[9]_i_2_n_0
    SLICE_X56Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.179 r  my_FE_stage/PC_FE_latch_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.179    my_FE_stage/PC_FE_latch_reg[9]_i_1_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.140 r  my_FE_stage/PC_FE_latch_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.140    my_FE_stage/PC_FE_latch_reg[13]_i_1_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.075 r  my_FE_stage/PC_FE_latch_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.075    my_FE_stage/PC_FE_latch_reg[17]_i_1_n_5
    SLICE_X56Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.934    -0.806    my_FE_stage/clk_out1
    SLICE_X56Y100        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[19]/C
                         clock pessimism              0.504    -0.302    
                         clock uncertainty            0.074    -0.228    
    SLICE_X56Y100        FDCE (Hold_fdce_C_D)         0.105    -0.123    my_FE_stage/PC_FE_latch_reg[19]
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 my_FE_stage/FE_latch_reg[91]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/DE_latch_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.552    -0.679    my_FE_stage/clk_out1
    SLICE_X52Y94         FDCE                                         r  my_FE_stage/FE_latch_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.538 r  my_FE_stage/FE_latch_reg[91]/Q
                         net (fo=1, routed)           0.059    -0.480    my_DE_stage/FE_latch_out[55]
    SLICE_X52Y94         FDCE                                         r  my_DE_stage/DE_latch_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.820    -0.920    my_DE_stage/clk_out1
    SLICE_X52Y94         FDCE                                         r  my_DE_stage/DE_latch_reg[44]/C
                         clock pessimism              0.240    -0.679    
                         clock uncertainty            0.074    -0.605    
    SLICE_X52Y94         FDCE (Hold_fdce_C_D)         0.076    -0.529    my_DE_stage/DE_latch_reg[44]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.480    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 my_FE_stage/FE_latch_reg[87]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/DE_latch_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.552    -0.679    my_FE_stage/clk_out1
    SLICE_X52Y93         FDCE                                         r  my_FE_stage/FE_latch_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.538 r  my_FE_stage/FE_latch_reg[87]/Q
                         net (fo=1, routed)           0.065    -0.473    my_DE_stage/FE_latch_out[51]
    SLICE_X52Y93         FDCE                                         r  my_DE_stage/DE_latch_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.820    -0.920    my_DE_stage/clk_out1
    SLICE_X52Y93         FDCE                                         r  my_DE_stage/DE_latch_reg[24]/C
                         clock pessimism              0.240    -0.679    
                         clock uncertainty            0.074    -0.605    
    SLICE_X52Y93         FDCE (Hold_fdce_C_D)         0.075    -0.530    my_DE_stage/DE_latch_reg[24]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.473    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/MEM_latch_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.634    -0.597    my_AGEX_stage/clk_out1
    SLICE_X53Y105        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  my_AGEX_stage/AGEX_latch_reg[62]/Q
                         net (fo=2, routed)           0.068    -0.388    my_MEM_stage/MEM_latch_reg[35]_0[58]
    SLICE_X53Y105        FDCE                                         r  my_MEM_stage/MEM_latch_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.906    -0.834    my_MEM_stage/clk_out1
    SLICE_X53Y105        FDCE                                         r  my_MEM_stage/MEM_latch_reg[23]/C
                         clock pessimism              0.237    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X53Y105        FDCE (Hold_fdce_C_D)         0.071    -0.452    my_MEM_stage/MEM_latch_reg[23]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[29]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_11008_11263_18_18/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.465%)  route 0.156ns (52.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.580    -0.651    my_AGEX_stage/clk_out1
    SLICE_X67Y98         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[29]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.510 r  my_AGEX_stage/AGEX_latch_reg[29]_rep/Q
                         net (fo=128, routed)         0.156    -0.354    my_MEM_stage/dmem_reg_11008_11263_18_18/D
    SLICE_X66Y98         RAMS64E                                      r  my_MEM_stage/dmem_reg_11008_11263_18_18/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9214, routed)        0.849    -0.891    my_MEM_stage/dmem_reg_11008_11263_18_18/WCLK
    SLICE_X66Y98         RAMS64E                                      r  my_MEM_stage/dmem_reg_11008_11263_18_18/RAMS64E_D/CLK
                         clock pessimism              0.252    -0.638    
                         clock uncertainty            0.074    -0.564    
    SLICE_X66Y98         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.420    my_MEM_stage/dmem_reg_11008_11263_18_18/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.066    





