$comment
	File created using the following command:
		vcd file MIPS_SingleCycle.msim.vcd -direction
$end
$date
	Wed Dec 04 10:45:12 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Mux2N_vlg_vec_tst $end
$var reg 5 ! input0 [4:0] $end
$var reg 5 " input1 [4:0] $end
$var reg 1 # sel $end
$var wire 1 $ muxout [4] $end
$var wire 1 % muxout [3] $end
$var wire 1 & muxout [2] $end
$var wire 1 ' muxout [1] $end
$var wire 1 ( muxout [0] $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / muxout[0]~output_o $end
$var wire 1 0 muxout[1]~output_o $end
$var wire 1 1 muxout[2]~output_o $end
$var wire 1 2 muxout[3]~output_o $end
$var wire 1 3 muxout[4]~output_o $end
$var wire 1 4 input1[0]~input_o $end
$var wire 1 5 input0[0]~input_o $end
$var wire 1 6 sel~input_o $end
$var wire 1 7 muxout~0_combout $end
$var wire 1 8 input1[1]~input_o $end
$var wire 1 9 input0[1]~input_o $end
$var wire 1 : muxout~1_combout $end
$var wire 1 ; input1[2]~input_o $end
$var wire 1 < input0[2]~input_o $end
$var wire 1 = muxout~2_combout $end
$var wire 1 > input1[3]~input_o $end
$var wire 1 ? input0[3]~input_o $end
$var wire 1 @ muxout~3_combout $end
$var wire 1 A input1[4]~input_o $end
$var wire 1 B input0[4]~input_o $end
$var wire 1 C muxout~4_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 !
b10000 "
0#
1(
0'
1&
0%
0$
0)
1*
x+
1,
1-
1.
1/
00
11
02
03
04
15
06
17
08
09
0:
0;
1<
1=
0>
0?
0@
1A
0B
0C
$end
#1000000
