[Data config set] lib = /home/jinghanhui/yosys-sta/scripts/../nangate45/lib/merged.lib
[Data config set] sdc = /home/jinghanhui/verilogtest/mustdo/ex1sta/sdcsrc/top.sdc
[Data config set] tech lef = /home/jinghanhui/yosys-sta/scripts/../nangate45/lef/NangateOpenCellLibrary.tech.lef
Read LEF file : /home/jinghanhui/yosys-sta/scripts/../nangate45/lef/NangateOpenCellLibrary.tech.lef
[Data config set] lef = /home/jinghanhui/yosys-sta/scripts/../nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Read LEF file : /home/jinghanhui/yosys-sta/scripts/../nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
[Data config set] verilog = /home/jinghanhui/verilogtest/mustdo/ex1sta/result/top-500MHz/top.netlist.syn.v
Read Verilog file success : /home/jinghanhui/verilogtest/mustdo/ex1sta/result/top-500MHz/top.netlist.syn.v
WARNING: Logging before InitGoogleLogging() is written to STDERR
I20240818 18:17:27.279855 480003 VerilogParserRustC.cc:41] load verilog file /home/jinghanhui/verilogtest/mustdo/ex1sta/result/top-500MHz/top.netlist.syn.v
r str /home/jinghanhui/verilogtest/mustdo/ex1sta/result/top-500MHz/top.netlist.syn.v
flatten module top  start
flatten module \$paramod$7c4142ec5efe02ac2b641912058d7ad3c8e770b6\MuxKey inst i0
flatten module \$paramod$c44997bd4209540e6eefebce7e7612707e0ddf71\MuxKeyInternal inst i0
flatten module top end
I20240818 18:17:27.280756 480003 Sta.cc:298] load lib start
I20240818 18:17:27.282531 480005 LibParserRustC.cc:1269] load liberty file /home/jinghanhui/yosys-sta/scripts/../nangate45/lib/merged.lib
rust read lib file /home/jinghanhui/yosys-sta/scripts/../nangate45/lib/merged.lib
I20240818 18:17:27.667985 480005 LibParserRustC.cc:1278] load liberty file /home/jinghanhui/yosys-sta/scripts/../nangate45/lib/merged.lib success.
I20240818 18:17:27.668514 480003 Sta.cc:317] load lib end
I20240818 18:17:27.669771 480057 LibParserRustC.cc:1289] link liberty file /home/jinghanhui/yosys-sta/scripts/../nangate45/lib/merged.lib start.
I20240818 18:17:27.706322 480057 LibParserRustC.cc:1295] link liberty file /home/jinghanhui/yosys-sta/scripts/../nangate45/lib/merged.lib success.
I20240818 18:17:27.707152 480003 TimingIDBAdapter.cc:738] core area width -0um height -0um
I20240818 18:17:27.711150 480003 Sta.cc:172] read sdc /home/jinghanhui/verilogtest/mustdo/ex1sta/sdcsrc/top.sdc start 
I20240818 18:17:27.712740 480003 Sta.cc:185] read sdc end
I20240818 18:17:27.712787 480003 StaBuildGraph.cc:310] build graph start
I20240818 18:17:27.715008 480003 StaBuildGraph.cc:327] build graph end
I20240818 18:17:27.715217 480003 Sta.cc:2287] update timing start
I20240818 18:17:27.715358 480003 StaApplySdc.cc:694] apply sdc start
I20240818 18:17:27.715387 480003 StaApplySdc.cc:725] apply sdc end
I20240818 18:17:27.715448 480003 StaClockPropagation.cc:320] ideal clock propagation start
I20240818 18:17:27.715461 480003 StaClockPropagation.cc:416] ideal clock propagation end
I20240818 18:17:27.715467 480003 StaCheck.cc:129] found loop fwd start
I20240818 18:17:27.715505 480003 StaCheck.cc:148] found loop fwd end
I20240818 18:17:27.715510 480003 StaCheck.cc:150] found loop bwd start
I20240818 18:17:27.715555 480003 StaCheck.cc:172] found loop bwd end
I20240818 18:17:27.715562 480003 StaSlewPropagation.cc:266] slew propagation start
E20240818 18:17:27.717788 480134 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20240818 18:17:27.717890 480134 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20240818 18:17:27.717947 480134 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20240818 18:17:27.717980 480134 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20240818 18:17:27.718166 480134 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20240818 18:17:27.718197 480134 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20240818 18:17:27.718225 480134 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20240818 18:17:27.718251 480134 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20240818 18:17:27.718461 480134 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
E20240818 18:17:27.718493 480134 Lib.cc:174] Warning: val outside table ranges:  val = 0; min_val = 0.00117378; max_val = 0.198535
I20240818 18:17:27.720232 480003 StaSlewPropagation.cc:305] slew propagation end
I20240818 18:17:27.720258 480003 StaDelayPropagation.cc:268] delay propagation start
I20240818 18:17:27.723908 480003 StaDelayPropagation.cc:309] delay propagation end
I20240818 18:17:27.723929 480003 StaClockPropagation.cc:322] propagated(kNormal) clock propagation start
I20240818 18:17:27.723939 480003 StaClockPropagation.cc:418] propagated(kNormal) clock propagation end
I20240818 18:17:27.723948 480003 StaApplySdc.cc:694] apply sdc start
I20240818 18:17:27.723953 480003 StaApplySdc.cc:725] apply sdc end
I20240818 18:17:27.723960 480003 StaClockPropagation.cc:324] propagated(kGenerated) clock propagation start
I20240818 18:17:27.723965 480003 StaClockPropagation.cc:420] propagated(kGenerated) clock propagation end
I20240818 18:17:27.723971 480003 StaApplySdc.cc:694] apply sdc start
I20240818 18:17:27.723976 480003 StaApplySdc.cc:725] apply sdc end
I20240818 18:17:27.724032 480003 StaBuildPropTag.cc:325] build propagation tag start
I20240818 18:17:27.724050 480003 StaDataPropagation.cc:589] data fwd propagation start
I20240818 18:17:27.726243 480235 StaDataPropagation.cc:529] Thread 139302008784448 date fwd propagate found start vertex.s[1]
I20240818 18:17:27.726397 480235 StaDataPropagation.cc:529] Thread 139302008784448 date fwd propagate found start vertex.s[0]
I20240818 18:17:27.726444 480235 StaDataPropagation.cc:529] Thread 139302008784448 date fwd propagate found start vertex.a[4]
I20240818 18:17:27.726470 480234 StaDataPropagation.cc:529] Thread 139301998298688 date fwd propagate found start vertex.a[5]
I20240818 18:17:27.726485 480235 StaDataPropagation.cc:529] Thread 139302008784448 date fwd propagate found start vertex.a[6]
I20240818 18:17:27.726532 480234 StaDataPropagation.cc:529] Thread 139301998298688 date fwd propagate found start vertex.a[7]
I20240818 18:17:27.726572 480234 StaDataPropagation.cc:529] Thread 139301998298688 date fwd propagate found start vertex.a[1]
I20240818 18:17:27.726591 480234 StaDataPropagation.cc:529] Thread 139301998298688 date fwd propagate found start vertex.a[3]
I20240818 18:17:27.726581 480235 StaDataPropagation.cc:529] Thread 139302008784448 date fwd propagate found start vertex.a[0]
I20240818 18:17:27.726626 480235 StaDataPropagation.cc:529] Thread 139302008784448 date fwd propagate found start vertex.a[2]
I20240818 18:17:27.727185 480003 StaDataPropagation.cc:632] data fwd propagation end
I20240818 18:17:27.727205 480003 StaDataPropagation.cc:589] data fwd propagation start
I20240818 18:17:27.730347 480003 StaDataPropagation.cc:632] data fwd propagation end
I20240818 18:17:27.730399 480003 StaAnalyze.cc:539] analyze timing path start
E20240818 18:17:27.730422 480003 StaAnalyze.cc:324] The output port y[0] is not constrained
E20240818 18:17:27.730437 480003 StaAnalyze.cc:324] The output port y[0] is not constrained
E20240818 18:17:27.730450 480003 StaAnalyze.cc:324] The output port y[1] is not constrained
E20240818 18:17:27.730464 480003 StaAnalyze.cc:324] The output port y[1] is not constrained
I20240818 18:17:27.730476 480003 StaAnalyze.cc:577] analyze timing path end
I20240818 18:17:27.730489 480003 StaApplySdc.cc:694] apply sdc start
I20240818 18:17:27.730507 480003 StaApplySdc.cc:725] apply sdc end
I20240818 18:17:27.730521 480003 StaDataPropagation.cc:635] data bwd propagation start
I20240818 18:17:27.734066 480003 StaDataPropagation.cc:670] data bwd propagation end
I20240818 18:17:27.734125 480003 Sta.cc:2316] update timing end
[1;31m
  _____       _ _     _____        _         
 |_   _|     (_) |   |  __ \      | |        
   | |  _ __  _| |_  | |  | | __ _| |_ __ _  
   | | | '_ \| | __| | |  | |/ _` | __/ _` | 
  _| |_| | | | | |_  | |__| | (_| | || (_| | 
 |_____|_| |_|_|\__| |_____/ \__,_|\__\__,_| 
                                             
[0m
[1;35m
  ______ _        ______                      _    
 |  ____(_)      |  ____|                    | |   
 | |__   ___  __ | |__ __ _ _ __   ___  _   _| |_  
 |  __| | \ \/ / |  __/ _` | '_ \ / _ \| | | | __| 
 | |    | |>  <  | | | (_| | | | | (_) | |_| | |_  
 |_|    |_/_/\_\ |_|  \__,_|_| |_|\___/ \__,_|\__| 
                                                   
[0m
I20240818 18:17:27.734270 480003 FixFanout.cpp:55] [Result: ] Find 0 Net with fanout violation.
I20240818 18:17:27.734284 480003 FixFanout.cpp:56] [Result: ] Insert 0 Buffers.
iNO fixfanout run successfully.
I20240818 18:17:27.734541 480003 verilog_write.cpp:55] start write verilog file /home/jinghanhui/verilogtest/mustdo/ex1sta/result/top-500MHz/top.netlist.fixed.v
I20240818 18:17:27.735141 480003 verilog_write.cpp:73] finish write verilog file /home/jinghanhui/verilogtest/mustdo/ex1sta/result/top-500MHz/top.netlist.fixed.v
