FIRRTL version 1.2.0
circuit LinkTrainingFSM :
  module FibonacciLFSR : @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input clock : Clock @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input reset : UInt<1> @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input io_seed_valid : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_0 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_1 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_2 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_3 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_4 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_5 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_6 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_7 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_8 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_9 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_10 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_11 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_12 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_13 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_14 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_15 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_16 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_17 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_18 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_19 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_20 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_21 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_22 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_increment : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_0 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_1 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_2 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_3 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_4 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_5 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_6 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_7 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_8 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_9 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_10 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_11 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_12 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_13 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_14 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_15 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_16 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_17 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_18 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_19 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_20 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_21 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_22 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]

    reg state_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_0) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_1) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_2) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_3) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_4 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_4) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_5) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_6 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_6) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_7) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_8 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_8) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_9 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_9) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_10 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_10) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_11 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_11) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_12 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_12) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_13 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_13) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_14 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_14) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_15 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_15) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_16 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_16) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_17 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_17) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_18 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_18) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_19 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_19) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_20 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_20) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_21 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_21) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_22 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_22) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    node _T = xor(state_1, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_1 = xor(_T, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_2 = xor(_T_1, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_3 = xor(_T_2, state_20) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_4 = xor(_T_3, state_22) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_5 = xor(state_0, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_6 = xor(_T_5, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_7 = xor(_T_6, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_8 = xor(_T_7, state_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_9 = xor(_T_8, state_21) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_10 = xor(_T_4, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_11 = xor(_T_10, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_12 = xor(_T_11, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_13 = xor(_T_12, state_18) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_14 = xor(_T_13, state_20) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_15 = xor(_T_9, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_16 = xor(_T_15, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_17 = xor(_T_16, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_18 = xor(_T_17, state_17) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_19 = xor(_T_18, state_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_20 = xor(_T_14, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_21 = xor(_T_20, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_22 = xor(_T_21, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_23 = xor(_T_22, state_16) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_24 = xor(_T_23, state_18) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_25 = xor(_T_19, _T_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_26 = xor(_T_25, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_27 = xor(_T_26, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_28 = xor(_T_27, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_29 = xor(_T_28, state_17) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_30 = xor(_T_24, _T_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_31 = xor(_T_30, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_32 = xor(_T_31, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_33 = xor(_T_32, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_34 = xor(_T_33, state_16) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_35 = xor(_T_29, _T_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_36 = xor(_T_35, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_37 = xor(_T_36, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_38 = xor(_T_37, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_39 = xor(_T_38, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_40 = xor(_T_34, _T_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_41 = xor(_T_40, _T_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_42 = xor(_T_41, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_43 = xor(_T_42, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_44 = xor(_T_43, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_45 = xor(_T_39, _T_24) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_46 = xor(_T_45, _T_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_47 = xor(_T_46, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_48 = xor(_T_47, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_49 = xor(_T_48, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_50 = xor(_T_44, _T_29) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_51 = xor(_T_50, _T_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_52 = xor(_T_51, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_53 = xor(_T_52, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_54 = xor(_T_53, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_55 = xor(_T_49, _T_34) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_56 = xor(_T_55, _T_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_57 = xor(_T_56, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_58 = xor(_T_57, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_59 = xor(_T_58, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_60 = xor(_T_54, _T_39) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_61 = xor(_T_60, _T_24) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_62 = xor(_T_61, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_63 = xor(_T_62, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_64 = xor(_T_63, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_65 = xor(_T_59, _T_44) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_66 = xor(_T_65, _T_29) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_67 = xor(_T_66, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_68 = xor(_T_67, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_69 = xor(_T_68, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_70 = xor(_T_64, _T_49) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_71 = xor(_T_70, _T_34) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_72 = xor(_T_71, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_73 = xor(_T_72, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_74 = xor(_T_73, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_75 = xor(_T_69, _T_54) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_76 = xor(_T_75, _T_39) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_77 = xor(_T_76, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_78 = xor(_T_77, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_79 = xor(_T_78, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _GEN_0 = mux(io_increment, _T_79, state_0) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_1 = mux(io_increment, _T_74, state_1) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_2 = mux(io_increment, _T_69, state_2) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_3 = mux(io_increment, _T_64, state_3) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_4 = mux(io_increment, _T_59, state_4) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_5 = mux(io_increment, _T_54, state_5) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_6 = mux(io_increment, _T_49, state_6) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_7 = mux(io_increment, _T_44, state_7) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_8 = mux(io_increment, _T_39, state_8) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_9 = mux(io_increment, _T_34, state_9) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_10 = mux(io_increment, _T_29, state_10) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_11 = mux(io_increment, _T_24, state_11) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_12 = mux(io_increment, _T_19, state_12) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_13 = mux(io_increment, _T_14, state_13) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_14 = mux(io_increment, _T_9, state_14) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_15 = mux(io_increment, _T_4, state_15) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_16 = mux(io_increment, state_0, state_16) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_17 = mux(io_increment, state_1, state_17) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_18 = mux(io_increment, state_2, state_18) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_19 = mux(io_increment, state_3, state_19) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_20 = mux(io_increment, state_4, state_20) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_21 = mux(io_increment, state_5, state_21) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_22 = mux(io_increment, state_6, state_22) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_23 = mux(io_seed_valid, io_seed_bits_0, _GEN_0) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_24 = mux(io_seed_valid, io_seed_bits_1, _GEN_1) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_25 = mux(io_seed_valid, io_seed_bits_2, _GEN_2) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_26 = mux(io_seed_valid, io_seed_bits_3, _GEN_3) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_27 = mux(io_seed_valid, io_seed_bits_4, _GEN_4) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_28 = mux(io_seed_valid, io_seed_bits_5, _GEN_5) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_29 = mux(io_seed_valid, io_seed_bits_6, _GEN_6) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_30 = mux(io_seed_valid, io_seed_bits_7, _GEN_7) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_31 = mux(io_seed_valid, io_seed_bits_8, _GEN_8) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_32 = mux(io_seed_valid, io_seed_bits_9, _GEN_9) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_33 = mux(io_seed_valid, io_seed_bits_10, _GEN_10) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_34 = mux(io_seed_valid, io_seed_bits_11, _GEN_11) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_35 = mux(io_seed_valid, io_seed_bits_12, _GEN_12) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_36 = mux(io_seed_valid, io_seed_bits_13, _GEN_13) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_37 = mux(io_seed_valid, io_seed_bits_14, _GEN_14) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_38 = mux(io_seed_valid, io_seed_bits_15, _GEN_15) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_39 = mux(io_seed_valid, io_seed_bits_16, _GEN_16) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_40 = mux(io_seed_valid, io_seed_bits_17, _GEN_17) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_41 = mux(io_seed_valid, io_seed_bits_18, _GEN_18) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_42 = mux(io_seed_valid, io_seed_bits_19, _GEN_19) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_43 = mux(io_seed_valid, io_seed_bits_20, _GEN_20) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_44 = mux(io_seed_valid, io_seed_bits_21, _GEN_21) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_45 = mux(io_seed_valid, io_seed_bits_22, _GEN_22) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _state_WIRE_0 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_1 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_2 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_3 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_4 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_5 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_6 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_7 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_8 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_9 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_10 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_11 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_12 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_13 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_14 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_15 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_16 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_17 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_18 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_19 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_20 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_21 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_22 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    io_out_0 <= state_0 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_1 <= state_1 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_2 <= state_2 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_3 <= state_3 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_4 <= state_4 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_5 <= state_5 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_6 <= state_6 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_7 <= state_7 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_8 <= state_8 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_9 <= state_9 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_10 <= state_10 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_11 <= state_11 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_12 <= state_12 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_13 <= state_13 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_14 <= state_14 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_15 <= state_15 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_16 <= state_16 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_17 <= state_17 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_18 <= state_18 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_19 <= state_19 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_20 <= state_20 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_21 <= state_21 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_22 <= state_22 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    state_0 <= mux(reset, _state_WIRE_0, _GEN_23) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_1 <= mux(reset, _state_WIRE_1, _GEN_24) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_2 <= mux(reset, _state_WIRE_2, _GEN_25) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_3 <= mux(reset, _state_WIRE_3, _GEN_26) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_4 <= mux(reset, _state_WIRE_4, _GEN_27) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_5 <= mux(reset, _state_WIRE_5, _GEN_28) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_6 <= mux(reset, _state_WIRE_6, _GEN_29) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_7 <= mux(reset, _state_WIRE_7, _GEN_30) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_8 <= mux(reset, _state_WIRE_8, _GEN_31) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_9 <= mux(reset, _state_WIRE_9, _GEN_32) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_10 <= mux(reset, _state_WIRE_10, _GEN_33) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_11 <= mux(reset, _state_WIRE_11, _GEN_34) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_12 <= mux(reset, _state_WIRE_12, _GEN_35) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_13 <= mux(reset, _state_WIRE_13, _GEN_36) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_14 <= mux(reset, _state_WIRE_14, _GEN_37) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_15 <= mux(reset, _state_WIRE_15, _GEN_38) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_16 <= mux(reset, _state_WIRE_16, _GEN_39) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_17 <= mux(reset, _state_WIRE_17, _GEN_40) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_18 <= mux(reset, _state_WIRE_18, _GEN_41) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_19 <= mux(reset, _state_WIRE_19, _GEN_42) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_20 <= mux(reset, _state_WIRE_20, _GEN_43) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_21 <= mux(reset, _state_WIRE_21, _GEN_44) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_22 <= mux(reset, _state_WIRE_22, _GEN_45) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]

  module Scrambler : @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input io_data_in : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    input io_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    input io_seed : UInt<23> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    output io_data_out : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]

    inst LFSR of FibonacciLFSR @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 19:20]
    node _T = bits(io_seed, 0, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_1 = bits(io_seed, 1, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_2 = bits(io_seed, 2, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_3 = bits(io_seed, 3, 3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_4 = bits(io_seed, 4, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_5 = bits(io_seed, 5, 5) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_6 = bits(io_seed, 6, 6) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_7 = bits(io_seed, 7, 7) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_8 = bits(io_seed, 8, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_9 = bits(io_seed, 9, 9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_10 = bits(io_seed, 10, 10) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_11 = bits(io_seed, 11, 11) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_12 = bits(io_seed, 12, 12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_13 = bits(io_seed, 13, 13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_14 = bits(io_seed, 14, 14) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_15 = bits(io_seed, 15, 15) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_16 = bits(io_seed, 16, 16) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_17 = bits(io_seed, 17, 17) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_18 = bits(io_seed, 18, 18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_19 = bits(io_seed, 19, 19) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_20 = bits(io_seed, 20, 20) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_21 = bits(io_seed, 21, 21) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_22 = bits(io_seed, 22, 22) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _LFSR_io_seed_valid_T = asUInt(reset) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 31:32]
    node LFSR_flipped_lo_lo_lo = cat(LFSR.io_out_1, LFSR.io_out_0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo_hi_hi = cat(LFSR.io_out_4, LFSR.io_out_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo_hi = cat(LFSR_flipped_lo_lo_hi_hi, LFSR.io_out_2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo = cat(LFSR_flipped_lo_lo_hi, LFSR_flipped_lo_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_lo_hi = cat(LFSR.io_out_7, LFSR.io_out_6) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_lo = cat(LFSR_flipped_lo_hi_lo_hi, LFSR.io_out_5) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_hi_hi = cat(LFSR.io_out_10, LFSR.io_out_9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_hi = cat(LFSR_flipped_lo_hi_hi_hi, LFSR.io_out_8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi = cat(LFSR_flipped_lo_hi_hi, LFSR_flipped_lo_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo = cat(LFSR_flipped_lo_hi, LFSR_flipped_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_lo_hi = cat(LFSR.io_out_13, LFSR.io_out_12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_lo = cat(LFSR_flipped_hi_lo_lo_hi, LFSR.io_out_11) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_hi_hi = cat(LFSR.io_out_16, LFSR.io_out_15) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_hi = cat(LFSR_flipped_hi_lo_hi_hi, LFSR.io_out_14) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo = cat(LFSR_flipped_hi_lo_hi, LFSR_flipped_hi_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_lo_hi = cat(LFSR.io_out_19, LFSR.io_out_18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_lo = cat(LFSR_flipped_hi_hi_lo_hi, LFSR.io_out_17) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_hi_hi = cat(LFSR.io_out_22, LFSR.io_out_21) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_hi = cat(LFSR_flipped_hi_hi_hi_hi, LFSR.io_out_20) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi = cat(LFSR_flipped_hi_hi_hi, LFSR_flipped_hi_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi = cat(LFSR_flipped_hi_hi, LFSR_flipped_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node _LFSR_flipped_T = cat(LFSR_flipped_hi, LFSR_flipped_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node _LFSR_flipped_T_1 = bits(_LFSR_flipped_T, 22, 7) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:45]
    node _LFSR_flipped_T_2 = shl(UInt<8>("hff"), 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_3 = xor(UInt<16>("hffff"), _LFSR_flipped_T_2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_4 = shr(_LFSR_flipped_T_1, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_5 = and(_LFSR_flipped_T_4, _LFSR_flipped_T_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_6 = bits(_LFSR_flipped_T_1, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_7 = shl(_LFSR_flipped_T_6, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_8 = not(_LFSR_flipped_T_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_9 = and(_LFSR_flipped_T_7, _LFSR_flipped_T_8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_10 = or(_LFSR_flipped_T_5, _LFSR_flipped_T_9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_11 = bits(_LFSR_flipped_T_3, 11, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_12 = shl(_LFSR_flipped_T_11, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_13 = xor(_LFSR_flipped_T_3, _LFSR_flipped_T_12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_14 = shr(_LFSR_flipped_T_10, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_15 = and(_LFSR_flipped_T_14, _LFSR_flipped_T_13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_16 = bits(_LFSR_flipped_T_10, 11, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_17 = shl(_LFSR_flipped_T_16, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_18 = not(_LFSR_flipped_T_13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_19 = and(_LFSR_flipped_T_17, _LFSR_flipped_T_18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_20 = or(_LFSR_flipped_T_15, _LFSR_flipped_T_19) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_21 = bits(_LFSR_flipped_T_13, 13, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_22 = shl(_LFSR_flipped_T_21, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_23 = xor(_LFSR_flipped_T_13, _LFSR_flipped_T_22) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_24 = shr(_LFSR_flipped_T_20, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_25 = and(_LFSR_flipped_T_24, _LFSR_flipped_T_23) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_26 = bits(_LFSR_flipped_T_20, 13, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_27 = shl(_LFSR_flipped_T_26, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_28 = not(_LFSR_flipped_T_23) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_29 = and(_LFSR_flipped_T_27, _LFSR_flipped_T_28) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_30 = or(_LFSR_flipped_T_25, _LFSR_flipped_T_29) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_31 = bits(_LFSR_flipped_T_23, 14, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_32 = shl(_LFSR_flipped_T_31, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_33 = xor(_LFSR_flipped_T_23, _LFSR_flipped_T_32) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_34 = shr(_LFSR_flipped_T_30, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_35 = and(_LFSR_flipped_T_34, _LFSR_flipped_T_33) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_36 = bits(_LFSR_flipped_T_30, 14, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_37 = shl(_LFSR_flipped_T_36, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_38 = not(_LFSR_flipped_T_33) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_39 = and(_LFSR_flipped_T_37, _LFSR_flipped_T_38) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_40 = or(_LFSR_flipped_T_35, _LFSR_flipped_T_39) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node LFSR_flipped = _LFSR_flipped_T_40 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 32:26 33:16]
    node _io_data_out_T = xor(LFSR_flipped, io_data_in) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 35:31]
    node _WIRE_0 = _T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_1 = _T_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_2 = _T_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_3 = _T_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_4 = _T_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_5 = _T_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_6 = _T_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_7 = _T_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_8 = _T_8 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_9 = _T_9 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_10 = _T_10 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_11 = _T_11 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_12 = _T_12 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_13 = _T_13 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_14 = _T_14 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_15 = _T_15 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_16 = _T_16 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_17 = _T_17 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_18 = _T_18 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_19 = _T_19 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_20 = _T_20 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_21 = _T_21 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_22 = _T_22 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    io_data_out <= _io_data_out_T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 35:15]
    LFSR.clock <= clock
    LFSR.reset <= reset
    LFSR.io_seed_valid <= _LFSR_io_seed_valid_T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 31:22]
    LFSR.io_seed_bits_0 <= _WIRE_0 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_1 <= _WIRE_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_2 <= _WIRE_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_3 <= _WIRE_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_4 <= _WIRE_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_5 <= _WIRE_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_6 <= _WIRE_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_7 <= _WIRE_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_8 <= _WIRE_8 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_9 <= _WIRE_9 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_10 <= _WIRE_10 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_11 <= _WIRE_11 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_12 <= _WIRE_12 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_13 <= _WIRE_13 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_14 <= _WIRE_14 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_15 <= _WIRE_15 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_16 <= _WIRE_16 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_17 <= _WIRE_17 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_18 <= _WIRE_18 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_19 <= _WIRE_19 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_20 <= _WIRE_20 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_21 <= _WIRE_21 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_22 <= _WIRE_22 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_increment <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 29:21]

  module FibonacciLFSR_1 : @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input clock : Clock @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input reset : UInt<1> @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input io_seed_valid : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_0 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_1 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_2 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_3 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_4 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_5 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_6 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_7 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_8 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_9 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_10 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_11 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_12 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_13 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_14 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_15 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_16 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_17 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_18 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_19 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_20 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_21 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_22 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_increment : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_0 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_1 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_2 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_3 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_4 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_5 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_6 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_7 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_8 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_9 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_10 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_11 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_12 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_13 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_14 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_15 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_16 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_17 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_18 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_19 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_20 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_21 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_22 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]

    reg state_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_0) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_1) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_2) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_3) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_4 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_4) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_5) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_6 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_6) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_7) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_8 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_8) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_9 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_9) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_10 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_10) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_11 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_11) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_12 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_12) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_13 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_13) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_14 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_14) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_15 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_15) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_16 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_16) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_17 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_17) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_18 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_18) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_19 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_19) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_20 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_20) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_21 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_21) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_22 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_22) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    node _T = xor(state_1, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_1 = xor(_T, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_2 = xor(_T_1, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_3 = xor(_T_2, state_20) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_4 = xor(_T_3, state_22) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_5 = xor(state_0, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_6 = xor(_T_5, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_7 = xor(_T_6, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_8 = xor(_T_7, state_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_9 = xor(_T_8, state_21) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_10 = xor(_T_4, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_11 = xor(_T_10, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_12 = xor(_T_11, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_13 = xor(_T_12, state_18) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_14 = xor(_T_13, state_20) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_15 = xor(_T_9, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_16 = xor(_T_15, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_17 = xor(_T_16, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_18 = xor(_T_17, state_17) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_19 = xor(_T_18, state_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_20 = xor(_T_14, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_21 = xor(_T_20, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_22 = xor(_T_21, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_23 = xor(_T_22, state_16) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_24 = xor(_T_23, state_18) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_25 = xor(_T_19, _T_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_26 = xor(_T_25, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_27 = xor(_T_26, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_28 = xor(_T_27, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_29 = xor(_T_28, state_17) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_30 = xor(_T_24, _T_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_31 = xor(_T_30, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_32 = xor(_T_31, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_33 = xor(_T_32, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_34 = xor(_T_33, state_16) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_35 = xor(_T_29, _T_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_36 = xor(_T_35, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_37 = xor(_T_36, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_38 = xor(_T_37, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_39 = xor(_T_38, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_40 = xor(_T_34, _T_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_41 = xor(_T_40, _T_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_42 = xor(_T_41, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_43 = xor(_T_42, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_44 = xor(_T_43, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_45 = xor(_T_39, _T_24) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_46 = xor(_T_45, _T_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_47 = xor(_T_46, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_48 = xor(_T_47, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_49 = xor(_T_48, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_50 = xor(_T_44, _T_29) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_51 = xor(_T_50, _T_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_52 = xor(_T_51, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_53 = xor(_T_52, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_54 = xor(_T_53, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_55 = xor(_T_49, _T_34) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_56 = xor(_T_55, _T_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_57 = xor(_T_56, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_58 = xor(_T_57, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_59 = xor(_T_58, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_60 = xor(_T_54, _T_39) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_61 = xor(_T_60, _T_24) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_62 = xor(_T_61, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_63 = xor(_T_62, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_64 = xor(_T_63, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_65 = xor(_T_59, _T_44) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_66 = xor(_T_65, _T_29) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_67 = xor(_T_66, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_68 = xor(_T_67, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_69 = xor(_T_68, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_70 = xor(_T_64, _T_49) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_71 = xor(_T_70, _T_34) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_72 = xor(_T_71, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_73 = xor(_T_72, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_74 = xor(_T_73, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_75 = xor(_T_69, _T_54) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_76 = xor(_T_75, _T_39) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_77 = xor(_T_76, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_78 = xor(_T_77, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_79 = xor(_T_78, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _GEN_0 = mux(io_increment, _T_79, state_0) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_1 = mux(io_increment, _T_74, state_1) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_2 = mux(io_increment, _T_69, state_2) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_3 = mux(io_increment, _T_64, state_3) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_4 = mux(io_increment, _T_59, state_4) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_5 = mux(io_increment, _T_54, state_5) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_6 = mux(io_increment, _T_49, state_6) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_7 = mux(io_increment, _T_44, state_7) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_8 = mux(io_increment, _T_39, state_8) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_9 = mux(io_increment, _T_34, state_9) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_10 = mux(io_increment, _T_29, state_10) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_11 = mux(io_increment, _T_24, state_11) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_12 = mux(io_increment, _T_19, state_12) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_13 = mux(io_increment, _T_14, state_13) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_14 = mux(io_increment, _T_9, state_14) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_15 = mux(io_increment, _T_4, state_15) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_16 = mux(io_increment, state_0, state_16) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_17 = mux(io_increment, state_1, state_17) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_18 = mux(io_increment, state_2, state_18) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_19 = mux(io_increment, state_3, state_19) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_20 = mux(io_increment, state_4, state_20) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_21 = mux(io_increment, state_5, state_21) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_22 = mux(io_increment, state_6, state_22) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_23 = mux(io_seed_valid, io_seed_bits_0, _GEN_0) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_24 = mux(io_seed_valid, io_seed_bits_1, _GEN_1) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_25 = mux(io_seed_valid, io_seed_bits_2, _GEN_2) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_26 = mux(io_seed_valid, io_seed_bits_3, _GEN_3) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_27 = mux(io_seed_valid, io_seed_bits_4, _GEN_4) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_28 = mux(io_seed_valid, io_seed_bits_5, _GEN_5) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_29 = mux(io_seed_valid, io_seed_bits_6, _GEN_6) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_30 = mux(io_seed_valid, io_seed_bits_7, _GEN_7) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_31 = mux(io_seed_valid, io_seed_bits_8, _GEN_8) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_32 = mux(io_seed_valid, io_seed_bits_9, _GEN_9) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_33 = mux(io_seed_valid, io_seed_bits_10, _GEN_10) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_34 = mux(io_seed_valid, io_seed_bits_11, _GEN_11) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_35 = mux(io_seed_valid, io_seed_bits_12, _GEN_12) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_36 = mux(io_seed_valid, io_seed_bits_13, _GEN_13) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_37 = mux(io_seed_valid, io_seed_bits_14, _GEN_14) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_38 = mux(io_seed_valid, io_seed_bits_15, _GEN_15) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_39 = mux(io_seed_valid, io_seed_bits_16, _GEN_16) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_40 = mux(io_seed_valid, io_seed_bits_17, _GEN_17) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_41 = mux(io_seed_valid, io_seed_bits_18, _GEN_18) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_42 = mux(io_seed_valid, io_seed_bits_19, _GEN_19) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_43 = mux(io_seed_valid, io_seed_bits_20, _GEN_20) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_44 = mux(io_seed_valid, io_seed_bits_21, _GEN_21) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_45 = mux(io_seed_valid, io_seed_bits_22, _GEN_22) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _state_WIRE_0 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_1 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_2 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_3 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_4 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_5 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_6 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_7 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_8 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_9 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_10 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_11 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_12 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_13 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_14 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_15 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_16 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_17 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_18 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_19 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_20 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_21 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_22 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    io_out_0 <= state_0 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_1 <= state_1 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_2 <= state_2 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_3 <= state_3 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_4 <= state_4 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_5 <= state_5 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_6 <= state_6 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_7 <= state_7 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_8 <= state_8 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_9 <= state_9 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_10 <= state_10 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_11 <= state_11 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_12 <= state_12 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_13 <= state_13 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_14 <= state_14 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_15 <= state_15 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_16 <= state_16 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_17 <= state_17 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_18 <= state_18 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_19 <= state_19 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_20 <= state_20 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_21 <= state_21 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_22 <= state_22 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    state_0 <= mux(reset, _state_WIRE_0, _GEN_23) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_1 <= mux(reset, _state_WIRE_1, _GEN_24) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_2 <= mux(reset, _state_WIRE_2, _GEN_25) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_3 <= mux(reset, _state_WIRE_3, _GEN_26) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_4 <= mux(reset, _state_WIRE_4, _GEN_27) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_5 <= mux(reset, _state_WIRE_5, _GEN_28) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_6 <= mux(reset, _state_WIRE_6, _GEN_29) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_7 <= mux(reset, _state_WIRE_7, _GEN_30) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_8 <= mux(reset, _state_WIRE_8, _GEN_31) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_9 <= mux(reset, _state_WIRE_9, _GEN_32) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_10 <= mux(reset, _state_WIRE_10, _GEN_33) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_11 <= mux(reset, _state_WIRE_11, _GEN_34) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_12 <= mux(reset, _state_WIRE_12, _GEN_35) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_13 <= mux(reset, _state_WIRE_13, _GEN_36) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_14 <= mux(reset, _state_WIRE_14, _GEN_37) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_15 <= mux(reset, _state_WIRE_15, _GEN_38) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_16 <= mux(reset, _state_WIRE_16, _GEN_39) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_17 <= mux(reset, _state_WIRE_17, _GEN_40) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_18 <= mux(reset, _state_WIRE_18, _GEN_41) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_19 <= mux(reset, _state_WIRE_19, _GEN_42) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_20 <= mux(reset, _state_WIRE_20, _GEN_43) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_21 <= mux(reset, _state_WIRE_21, _GEN_44) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_22 <= mux(reset, _state_WIRE_22, _GEN_45) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]

  module Scrambler_1 : @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input io_data_in : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    input io_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    input io_seed : UInt<23> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    output io_data_out : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]

    inst LFSR of FibonacciLFSR_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 19:20]
    node _T = bits(io_seed, 0, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_1 = bits(io_seed, 1, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_2 = bits(io_seed, 2, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_3 = bits(io_seed, 3, 3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_4 = bits(io_seed, 4, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_5 = bits(io_seed, 5, 5) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_6 = bits(io_seed, 6, 6) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_7 = bits(io_seed, 7, 7) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_8 = bits(io_seed, 8, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_9 = bits(io_seed, 9, 9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_10 = bits(io_seed, 10, 10) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_11 = bits(io_seed, 11, 11) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_12 = bits(io_seed, 12, 12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_13 = bits(io_seed, 13, 13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_14 = bits(io_seed, 14, 14) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_15 = bits(io_seed, 15, 15) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_16 = bits(io_seed, 16, 16) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_17 = bits(io_seed, 17, 17) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_18 = bits(io_seed, 18, 18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_19 = bits(io_seed, 19, 19) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_20 = bits(io_seed, 20, 20) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_21 = bits(io_seed, 21, 21) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_22 = bits(io_seed, 22, 22) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _LFSR_io_seed_valid_T = asUInt(reset) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 31:32]
    node LFSR_flipped_lo_lo_lo = cat(LFSR.io_out_1, LFSR.io_out_0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo_hi_hi = cat(LFSR.io_out_4, LFSR.io_out_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo_hi = cat(LFSR_flipped_lo_lo_hi_hi, LFSR.io_out_2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo = cat(LFSR_flipped_lo_lo_hi, LFSR_flipped_lo_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_lo_hi = cat(LFSR.io_out_7, LFSR.io_out_6) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_lo = cat(LFSR_flipped_lo_hi_lo_hi, LFSR.io_out_5) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_hi_hi = cat(LFSR.io_out_10, LFSR.io_out_9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_hi = cat(LFSR_flipped_lo_hi_hi_hi, LFSR.io_out_8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi = cat(LFSR_flipped_lo_hi_hi, LFSR_flipped_lo_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo = cat(LFSR_flipped_lo_hi, LFSR_flipped_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_lo_hi = cat(LFSR.io_out_13, LFSR.io_out_12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_lo = cat(LFSR_flipped_hi_lo_lo_hi, LFSR.io_out_11) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_hi_hi = cat(LFSR.io_out_16, LFSR.io_out_15) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_hi = cat(LFSR_flipped_hi_lo_hi_hi, LFSR.io_out_14) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo = cat(LFSR_flipped_hi_lo_hi, LFSR_flipped_hi_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_lo_hi = cat(LFSR.io_out_19, LFSR.io_out_18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_lo = cat(LFSR_flipped_hi_hi_lo_hi, LFSR.io_out_17) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_hi_hi = cat(LFSR.io_out_22, LFSR.io_out_21) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_hi = cat(LFSR_flipped_hi_hi_hi_hi, LFSR.io_out_20) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi = cat(LFSR_flipped_hi_hi_hi, LFSR_flipped_hi_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi = cat(LFSR_flipped_hi_hi, LFSR_flipped_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node _LFSR_flipped_T = cat(LFSR_flipped_hi, LFSR_flipped_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node _LFSR_flipped_T_1 = bits(_LFSR_flipped_T, 22, 7) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:45]
    node _LFSR_flipped_T_2 = shl(UInt<8>("hff"), 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_3 = xor(UInt<16>("hffff"), _LFSR_flipped_T_2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_4 = shr(_LFSR_flipped_T_1, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_5 = and(_LFSR_flipped_T_4, _LFSR_flipped_T_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_6 = bits(_LFSR_flipped_T_1, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_7 = shl(_LFSR_flipped_T_6, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_8 = not(_LFSR_flipped_T_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_9 = and(_LFSR_flipped_T_7, _LFSR_flipped_T_8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_10 = or(_LFSR_flipped_T_5, _LFSR_flipped_T_9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_11 = bits(_LFSR_flipped_T_3, 11, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_12 = shl(_LFSR_flipped_T_11, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_13 = xor(_LFSR_flipped_T_3, _LFSR_flipped_T_12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_14 = shr(_LFSR_flipped_T_10, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_15 = and(_LFSR_flipped_T_14, _LFSR_flipped_T_13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_16 = bits(_LFSR_flipped_T_10, 11, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_17 = shl(_LFSR_flipped_T_16, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_18 = not(_LFSR_flipped_T_13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_19 = and(_LFSR_flipped_T_17, _LFSR_flipped_T_18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_20 = or(_LFSR_flipped_T_15, _LFSR_flipped_T_19) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_21 = bits(_LFSR_flipped_T_13, 13, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_22 = shl(_LFSR_flipped_T_21, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_23 = xor(_LFSR_flipped_T_13, _LFSR_flipped_T_22) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_24 = shr(_LFSR_flipped_T_20, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_25 = and(_LFSR_flipped_T_24, _LFSR_flipped_T_23) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_26 = bits(_LFSR_flipped_T_20, 13, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_27 = shl(_LFSR_flipped_T_26, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_28 = not(_LFSR_flipped_T_23) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_29 = and(_LFSR_flipped_T_27, _LFSR_flipped_T_28) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_30 = or(_LFSR_flipped_T_25, _LFSR_flipped_T_29) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_31 = bits(_LFSR_flipped_T_23, 14, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_32 = shl(_LFSR_flipped_T_31, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_33 = xor(_LFSR_flipped_T_23, _LFSR_flipped_T_32) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_34 = shr(_LFSR_flipped_T_30, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_35 = and(_LFSR_flipped_T_34, _LFSR_flipped_T_33) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_36 = bits(_LFSR_flipped_T_30, 14, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_37 = shl(_LFSR_flipped_T_36, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_38 = not(_LFSR_flipped_T_33) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_39 = and(_LFSR_flipped_T_37, _LFSR_flipped_T_38) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_40 = or(_LFSR_flipped_T_35, _LFSR_flipped_T_39) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node LFSR_flipped = _LFSR_flipped_T_40 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 32:26 33:16]
    node _io_data_out_T = xor(LFSR_flipped, io_data_in) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 35:31]
    node _WIRE_0 = _T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_1 = _T_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_2 = _T_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_3 = _T_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_4 = _T_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_5 = _T_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_6 = _T_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_7 = _T_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_8 = _T_8 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_9 = _T_9 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_10 = _T_10 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_11 = _T_11 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_12 = _T_12 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_13 = _T_13 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_14 = _T_14 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_15 = _T_15 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_16 = _T_16 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_17 = _T_17 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_18 = _T_18 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_19 = _T_19 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_20 = _T_20 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_21 = _T_21 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_22 = _T_22 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    io_data_out <= _io_data_out_T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 35:15]
    LFSR.clock <= clock
    LFSR.reset <= reset
    LFSR.io_seed_valid <= _LFSR_io_seed_valid_T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 31:22]
    LFSR.io_seed_bits_0 <= _WIRE_0 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_1 <= _WIRE_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_2 <= _WIRE_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_3 <= _WIRE_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_4 <= _WIRE_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_5 <= _WIRE_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_6 <= _WIRE_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_7 <= _WIRE_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_8 <= _WIRE_8 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_9 <= _WIRE_9 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_10 <= _WIRE_10 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_11 <= _WIRE_11 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_12 <= _WIRE_12 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_13 <= _WIRE_13 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_14 <= _WIRE_14 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_15 <= _WIRE_15 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_16 <= _WIRE_16 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_17 <= _WIRE_17 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_18 <= _WIRE_18 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_19 <= _WIRE_19 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_20 <= _WIRE_20 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_21 <= _WIRE_21 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_22 <= _WIRE_22 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_increment <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 29:21]

  module FibonacciLFSR_2 : @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input clock : Clock @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input reset : UInt<1> @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input io_seed_valid : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_0 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_1 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_2 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_3 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_4 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_5 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_6 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_7 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_8 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_9 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_10 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_11 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_12 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_13 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_14 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_15 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_16 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_17 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_18 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_19 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_20 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_21 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_22 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_increment : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_0 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_1 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_2 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_3 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_4 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_5 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_6 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_7 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_8 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_9 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_10 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_11 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_12 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_13 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_14 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_15 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_16 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_17 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_18 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_19 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_20 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_21 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_22 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]

    reg state_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_0) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_1) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_2) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_3) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_4 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_4) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_5) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_6 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_6) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_7) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_8 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_8) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_9 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_9) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_10 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_10) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_11 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_11) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_12 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_12) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_13 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_13) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_14 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_14) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_15 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_15) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_16 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_16) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_17 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_17) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_18 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_18) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_19 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_19) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_20 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_20) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_21 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_21) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_22 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_22) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    node _T = xor(state_1, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_1 = xor(_T, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_2 = xor(_T_1, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_3 = xor(_T_2, state_20) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_4 = xor(_T_3, state_22) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_5 = xor(state_0, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_6 = xor(_T_5, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_7 = xor(_T_6, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_8 = xor(_T_7, state_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_9 = xor(_T_8, state_21) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_10 = xor(_T_4, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_11 = xor(_T_10, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_12 = xor(_T_11, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_13 = xor(_T_12, state_18) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_14 = xor(_T_13, state_20) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_15 = xor(_T_9, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_16 = xor(_T_15, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_17 = xor(_T_16, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_18 = xor(_T_17, state_17) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_19 = xor(_T_18, state_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_20 = xor(_T_14, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_21 = xor(_T_20, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_22 = xor(_T_21, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_23 = xor(_T_22, state_16) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_24 = xor(_T_23, state_18) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_25 = xor(_T_19, _T_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_26 = xor(_T_25, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_27 = xor(_T_26, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_28 = xor(_T_27, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_29 = xor(_T_28, state_17) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_30 = xor(_T_24, _T_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_31 = xor(_T_30, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_32 = xor(_T_31, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_33 = xor(_T_32, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_34 = xor(_T_33, state_16) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_35 = xor(_T_29, _T_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_36 = xor(_T_35, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_37 = xor(_T_36, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_38 = xor(_T_37, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_39 = xor(_T_38, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_40 = xor(_T_34, _T_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_41 = xor(_T_40, _T_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_42 = xor(_T_41, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_43 = xor(_T_42, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_44 = xor(_T_43, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_45 = xor(_T_39, _T_24) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_46 = xor(_T_45, _T_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_47 = xor(_T_46, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_48 = xor(_T_47, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_49 = xor(_T_48, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_50 = xor(_T_44, _T_29) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_51 = xor(_T_50, _T_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_52 = xor(_T_51, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_53 = xor(_T_52, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_54 = xor(_T_53, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_55 = xor(_T_49, _T_34) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_56 = xor(_T_55, _T_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_57 = xor(_T_56, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_58 = xor(_T_57, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_59 = xor(_T_58, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_60 = xor(_T_54, _T_39) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_61 = xor(_T_60, _T_24) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_62 = xor(_T_61, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_63 = xor(_T_62, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_64 = xor(_T_63, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_65 = xor(_T_59, _T_44) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_66 = xor(_T_65, _T_29) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_67 = xor(_T_66, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_68 = xor(_T_67, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_69 = xor(_T_68, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_70 = xor(_T_64, _T_49) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_71 = xor(_T_70, _T_34) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_72 = xor(_T_71, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_73 = xor(_T_72, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_74 = xor(_T_73, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_75 = xor(_T_69, _T_54) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_76 = xor(_T_75, _T_39) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_77 = xor(_T_76, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_78 = xor(_T_77, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_79 = xor(_T_78, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _GEN_0 = mux(io_increment, _T_79, state_0) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_1 = mux(io_increment, _T_74, state_1) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_2 = mux(io_increment, _T_69, state_2) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_3 = mux(io_increment, _T_64, state_3) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_4 = mux(io_increment, _T_59, state_4) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_5 = mux(io_increment, _T_54, state_5) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_6 = mux(io_increment, _T_49, state_6) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_7 = mux(io_increment, _T_44, state_7) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_8 = mux(io_increment, _T_39, state_8) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_9 = mux(io_increment, _T_34, state_9) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_10 = mux(io_increment, _T_29, state_10) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_11 = mux(io_increment, _T_24, state_11) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_12 = mux(io_increment, _T_19, state_12) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_13 = mux(io_increment, _T_14, state_13) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_14 = mux(io_increment, _T_9, state_14) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_15 = mux(io_increment, _T_4, state_15) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_16 = mux(io_increment, state_0, state_16) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_17 = mux(io_increment, state_1, state_17) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_18 = mux(io_increment, state_2, state_18) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_19 = mux(io_increment, state_3, state_19) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_20 = mux(io_increment, state_4, state_20) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_21 = mux(io_increment, state_5, state_21) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_22 = mux(io_increment, state_6, state_22) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_23 = mux(io_seed_valid, io_seed_bits_0, _GEN_0) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_24 = mux(io_seed_valid, io_seed_bits_1, _GEN_1) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_25 = mux(io_seed_valid, io_seed_bits_2, _GEN_2) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_26 = mux(io_seed_valid, io_seed_bits_3, _GEN_3) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_27 = mux(io_seed_valid, io_seed_bits_4, _GEN_4) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_28 = mux(io_seed_valid, io_seed_bits_5, _GEN_5) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_29 = mux(io_seed_valid, io_seed_bits_6, _GEN_6) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_30 = mux(io_seed_valid, io_seed_bits_7, _GEN_7) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_31 = mux(io_seed_valid, io_seed_bits_8, _GEN_8) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_32 = mux(io_seed_valid, io_seed_bits_9, _GEN_9) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_33 = mux(io_seed_valid, io_seed_bits_10, _GEN_10) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_34 = mux(io_seed_valid, io_seed_bits_11, _GEN_11) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_35 = mux(io_seed_valid, io_seed_bits_12, _GEN_12) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_36 = mux(io_seed_valid, io_seed_bits_13, _GEN_13) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_37 = mux(io_seed_valid, io_seed_bits_14, _GEN_14) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_38 = mux(io_seed_valid, io_seed_bits_15, _GEN_15) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_39 = mux(io_seed_valid, io_seed_bits_16, _GEN_16) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_40 = mux(io_seed_valid, io_seed_bits_17, _GEN_17) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_41 = mux(io_seed_valid, io_seed_bits_18, _GEN_18) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_42 = mux(io_seed_valid, io_seed_bits_19, _GEN_19) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_43 = mux(io_seed_valid, io_seed_bits_20, _GEN_20) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_44 = mux(io_seed_valid, io_seed_bits_21, _GEN_21) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_45 = mux(io_seed_valid, io_seed_bits_22, _GEN_22) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _state_WIRE_0 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_1 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_2 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_3 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_4 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_5 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_6 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_7 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_8 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_9 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_10 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_11 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_12 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_13 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_14 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_15 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_16 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_17 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_18 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_19 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_20 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_21 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_22 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    io_out_0 <= state_0 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_1 <= state_1 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_2 <= state_2 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_3 <= state_3 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_4 <= state_4 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_5 <= state_5 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_6 <= state_6 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_7 <= state_7 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_8 <= state_8 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_9 <= state_9 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_10 <= state_10 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_11 <= state_11 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_12 <= state_12 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_13 <= state_13 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_14 <= state_14 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_15 <= state_15 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_16 <= state_16 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_17 <= state_17 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_18 <= state_18 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_19 <= state_19 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_20 <= state_20 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_21 <= state_21 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_22 <= state_22 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    state_0 <= mux(reset, _state_WIRE_0, _GEN_23) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_1 <= mux(reset, _state_WIRE_1, _GEN_24) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_2 <= mux(reset, _state_WIRE_2, _GEN_25) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_3 <= mux(reset, _state_WIRE_3, _GEN_26) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_4 <= mux(reset, _state_WIRE_4, _GEN_27) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_5 <= mux(reset, _state_WIRE_5, _GEN_28) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_6 <= mux(reset, _state_WIRE_6, _GEN_29) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_7 <= mux(reset, _state_WIRE_7, _GEN_30) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_8 <= mux(reset, _state_WIRE_8, _GEN_31) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_9 <= mux(reset, _state_WIRE_9, _GEN_32) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_10 <= mux(reset, _state_WIRE_10, _GEN_33) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_11 <= mux(reset, _state_WIRE_11, _GEN_34) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_12 <= mux(reset, _state_WIRE_12, _GEN_35) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_13 <= mux(reset, _state_WIRE_13, _GEN_36) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_14 <= mux(reset, _state_WIRE_14, _GEN_37) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_15 <= mux(reset, _state_WIRE_15, _GEN_38) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_16 <= mux(reset, _state_WIRE_16, _GEN_39) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_17 <= mux(reset, _state_WIRE_17, _GEN_40) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_18 <= mux(reset, _state_WIRE_18, _GEN_41) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_19 <= mux(reset, _state_WIRE_19, _GEN_42) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_20 <= mux(reset, _state_WIRE_20, _GEN_43) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_21 <= mux(reset, _state_WIRE_21, _GEN_44) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_22 <= mux(reset, _state_WIRE_22, _GEN_45) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]

  module Scrambler_2 : @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input io_data_in : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    input io_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    input io_seed : UInt<23> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    output io_data_out : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]

    inst LFSR of FibonacciLFSR_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 19:20]
    node _T = bits(io_seed, 0, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_1 = bits(io_seed, 1, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_2 = bits(io_seed, 2, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_3 = bits(io_seed, 3, 3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_4 = bits(io_seed, 4, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_5 = bits(io_seed, 5, 5) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_6 = bits(io_seed, 6, 6) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_7 = bits(io_seed, 7, 7) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_8 = bits(io_seed, 8, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_9 = bits(io_seed, 9, 9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_10 = bits(io_seed, 10, 10) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_11 = bits(io_seed, 11, 11) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_12 = bits(io_seed, 12, 12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_13 = bits(io_seed, 13, 13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_14 = bits(io_seed, 14, 14) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_15 = bits(io_seed, 15, 15) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_16 = bits(io_seed, 16, 16) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_17 = bits(io_seed, 17, 17) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_18 = bits(io_seed, 18, 18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_19 = bits(io_seed, 19, 19) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_20 = bits(io_seed, 20, 20) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_21 = bits(io_seed, 21, 21) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_22 = bits(io_seed, 22, 22) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _LFSR_io_seed_valid_T = asUInt(reset) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 31:32]
    node LFSR_flipped_lo_lo_lo = cat(LFSR.io_out_1, LFSR.io_out_0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo_hi_hi = cat(LFSR.io_out_4, LFSR.io_out_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo_hi = cat(LFSR_flipped_lo_lo_hi_hi, LFSR.io_out_2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo = cat(LFSR_flipped_lo_lo_hi, LFSR_flipped_lo_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_lo_hi = cat(LFSR.io_out_7, LFSR.io_out_6) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_lo = cat(LFSR_flipped_lo_hi_lo_hi, LFSR.io_out_5) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_hi_hi = cat(LFSR.io_out_10, LFSR.io_out_9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_hi = cat(LFSR_flipped_lo_hi_hi_hi, LFSR.io_out_8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi = cat(LFSR_flipped_lo_hi_hi, LFSR_flipped_lo_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo = cat(LFSR_flipped_lo_hi, LFSR_flipped_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_lo_hi = cat(LFSR.io_out_13, LFSR.io_out_12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_lo = cat(LFSR_flipped_hi_lo_lo_hi, LFSR.io_out_11) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_hi_hi = cat(LFSR.io_out_16, LFSR.io_out_15) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_hi = cat(LFSR_flipped_hi_lo_hi_hi, LFSR.io_out_14) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo = cat(LFSR_flipped_hi_lo_hi, LFSR_flipped_hi_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_lo_hi = cat(LFSR.io_out_19, LFSR.io_out_18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_lo = cat(LFSR_flipped_hi_hi_lo_hi, LFSR.io_out_17) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_hi_hi = cat(LFSR.io_out_22, LFSR.io_out_21) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_hi = cat(LFSR_flipped_hi_hi_hi_hi, LFSR.io_out_20) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi = cat(LFSR_flipped_hi_hi_hi, LFSR_flipped_hi_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi = cat(LFSR_flipped_hi_hi, LFSR_flipped_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node _LFSR_flipped_T = cat(LFSR_flipped_hi, LFSR_flipped_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node _LFSR_flipped_T_1 = bits(_LFSR_flipped_T, 22, 7) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:45]
    node _LFSR_flipped_T_2 = shl(UInt<8>("hff"), 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_3 = xor(UInt<16>("hffff"), _LFSR_flipped_T_2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_4 = shr(_LFSR_flipped_T_1, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_5 = and(_LFSR_flipped_T_4, _LFSR_flipped_T_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_6 = bits(_LFSR_flipped_T_1, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_7 = shl(_LFSR_flipped_T_6, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_8 = not(_LFSR_flipped_T_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_9 = and(_LFSR_flipped_T_7, _LFSR_flipped_T_8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_10 = or(_LFSR_flipped_T_5, _LFSR_flipped_T_9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_11 = bits(_LFSR_flipped_T_3, 11, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_12 = shl(_LFSR_flipped_T_11, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_13 = xor(_LFSR_flipped_T_3, _LFSR_flipped_T_12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_14 = shr(_LFSR_flipped_T_10, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_15 = and(_LFSR_flipped_T_14, _LFSR_flipped_T_13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_16 = bits(_LFSR_flipped_T_10, 11, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_17 = shl(_LFSR_flipped_T_16, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_18 = not(_LFSR_flipped_T_13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_19 = and(_LFSR_flipped_T_17, _LFSR_flipped_T_18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_20 = or(_LFSR_flipped_T_15, _LFSR_flipped_T_19) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_21 = bits(_LFSR_flipped_T_13, 13, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_22 = shl(_LFSR_flipped_T_21, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_23 = xor(_LFSR_flipped_T_13, _LFSR_flipped_T_22) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_24 = shr(_LFSR_flipped_T_20, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_25 = and(_LFSR_flipped_T_24, _LFSR_flipped_T_23) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_26 = bits(_LFSR_flipped_T_20, 13, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_27 = shl(_LFSR_flipped_T_26, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_28 = not(_LFSR_flipped_T_23) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_29 = and(_LFSR_flipped_T_27, _LFSR_flipped_T_28) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_30 = or(_LFSR_flipped_T_25, _LFSR_flipped_T_29) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_31 = bits(_LFSR_flipped_T_23, 14, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_32 = shl(_LFSR_flipped_T_31, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_33 = xor(_LFSR_flipped_T_23, _LFSR_flipped_T_32) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_34 = shr(_LFSR_flipped_T_30, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_35 = and(_LFSR_flipped_T_34, _LFSR_flipped_T_33) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_36 = bits(_LFSR_flipped_T_30, 14, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_37 = shl(_LFSR_flipped_T_36, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_38 = not(_LFSR_flipped_T_33) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_39 = and(_LFSR_flipped_T_37, _LFSR_flipped_T_38) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_40 = or(_LFSR_flipped_T_35, _LFSR_flipped_T_39) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node LFSR_flipped = _LFSR_flipped_T_40 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 32:26 33:16]
    node _io_data_out_T = xor(LFSR_flipped, io_data_in) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 35:31]
    node _WIRE_0 = _T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_1 = _T_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_2 = _T_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_3 = _T_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_4 = _T_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_5 = _T_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_6 = _T_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_7 = _T_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_8 = _T_8 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_9 = _T_9 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_10 = _T_10 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_11 = _T_11 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_12 = _T_12 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_13 = _T_13 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_14 = _T_14 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_15 = _T_15 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_16 = _T_16 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_17 = _T_17 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_18 = _T_18 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_19 = _T_19 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_20 = _T_20 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_21 = _T_21 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_22 = _T_22 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    io_data_out <= _io_data_out_T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 35:15]
    LFSR.clock <= clock
    LFSR.reset <= reset
    LFSR.io_seed_valid <= _LFSR_io_seed_valid_T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 31:22]
    LFSR.io_seed_bits_0 <= _WIRE_0 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_1 <= _WIRE_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_2 <= _WIRE_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_3 <= _WIRE_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_4 <= _WIRE_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_5 <= _WIRE_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_6 <= _WIRE_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_7 <= _WIRE_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_8 <= _WIRE_8 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_9 <= _WIRE_9 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_10 <= _WIRE_10 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_11 <= _WIRE_11 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_12 <= _WIRE_12 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_13 <= _WIRE_13 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_14 <= _WIRE_14 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_15 <= _WIRE_15 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_16 <= _WIRE_16 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_17 <= _WIRE_17 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_18 <= _WIRE_18 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_19 <= _WIRE_19 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_20 <= _WIRE_20 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_21 <= _WIRE_21 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_22 <= _WIRE_22 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_increment <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 29:21]

  module FibonacciLFSR_3 : @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input clock : Clock @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input reset : UInt<1> @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input io_seed_valid : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_0 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_1 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_2 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_3 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_4 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_5 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_6 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_7 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_8 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_9 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_10 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_11 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_12 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_13 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_14 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_15 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_16 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_17 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_18 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_19 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_20 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_21 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_22 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_increment : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_0 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_1 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_2 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_3 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_4 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_5 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_6 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_7 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_8 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_9 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_10 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_11 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_12 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_13 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_14 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_15 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_16 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_17 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_18 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_19 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_20 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_21 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_22 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]

    reg state_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_0) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_1) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_2) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_3) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_4 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_4) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_5) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_6 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_6) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_7) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_8 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_8) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_9 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_9) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_10 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_10) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_11 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_11) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_12 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_12) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_13 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_13) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_14 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_14) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_15 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_15) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_16 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_16) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_17 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_17) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_18 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_18) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_19 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_19) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_20 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_20) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_21 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_21) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_22 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_22) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    node _T = xor(state_1, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_1 = xor(_T, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_2 = xor(_T_1, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_3 = xor(_T_2, state_20) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_4 = xor(_T_3, state_22) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_5 = xor(state_0, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_6 = xor(_T_5, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_7 = xor(_T_6, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_8 = xor(_T_7, state_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_9 = xor(_T_8, state_21) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_10 = xor(_T_4, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_11 = xor(_T_10, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_12 = xor(_T_11, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_13 = xor(_T_12, state_18) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_14 = xor(_T_13, state_20) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_15 = xor(_T_9, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_16 = xor(_T_15, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_17 = xor(_T_16, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_18 = xor(_T_17, state_17) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_19 = xor(_T_18, state_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_20 = xor(_T_14, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_21 = xor(_T_20, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_22 = xor(_T_21, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_23 = xor(_T_22, state_16) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_24 = xor(_T_23, state_18) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_25 = xor(_T_19, _T_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_26 = xor(_T_25, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_27 = xor(_T_26, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_28 = xor(_T_27, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_29 = xor(_T_28, state_17) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_30 = xor(_T_24, _T_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_31 = xor(_T_30, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_32 = xor(_T_31, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_33 = xor(_T_32, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_34 = xor(_T_33, state_16) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_35 = xor(_T_29, _T_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_36 = xor(_T_35, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_37 = xor(_T_36, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_38 = xor(_T_37, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_39 = xor(_T_38, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_40 = xor(_T_34, _T_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_41 = xor(_T_40, _T_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_42 = xor(_T_41, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_43 = xor(_T_42, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_44 = xor(_T_43, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_45 = xor(_T_39, _T_24) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_46 = xor(_T_45, _T_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_47 = xor(_T_46, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_48 = xor(_T_47, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_49 = xor(_T_48, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_50 = xor(_T_44, _T_29) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_51 = xor(_T_50, _T_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_52 = xor(_T_51, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_53 = xor(_T_52, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_54 = xor(_T_53, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_55 = xor(_T_49, _T_34) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_56 = xor(_T_55, _T_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_57 = xor(_T_56, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_58 = xor(_T_57, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_59 = xor(_T_58, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_60 = xor(_T_54, _T_39) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_61 = xor(_T_60, _T_24) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_62 = xor(_T_61, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_63 = xor(_T_62, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_64 = xor(_T_63, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_65 = xor(_T_59, _T_44) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_66 = xor(_T_65, _T_29) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_67 = xor(_T_66, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_68 = xor(_T_67, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_69 = xor(_T_68, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_70 = xor(_T_64, _T_49) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_71 = xor(_T_70, _T_34) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_72 = xor(_T_71, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_73 = xor(_T_72, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_74 = xor(_T_73, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_75 = xor(_T_69, _T_54) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_76 = xor(_T_75, _T_39) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_77 = xor(_T_76, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_78 = xor(_T_77, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_79 = xor(_T_78, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _GEN_0 = mux(io_increment, _T_79, state_0) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_1 = mux(io_increment, _T_74, state_1) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_2 = mux(io_increment, _T_69, state_2) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_3 = mux(io_increment, _T_64, state_3) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_4 = mux(io_increment, _T_59, state_4) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_5 = mux(io_increment, _T_54, state_5) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_6 = mux(io_increment, _T_49, state_6) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_7 = mux(io_increment, _T_44, state_7) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_8 = mux(io_increment, _T_39, state_8) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_9 = mux(io_increment, _T_34, state_9) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_10 = mux(io_increment, _T_29, state_10) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_11 = mux(io_increment, _T_24, state_11) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_12 = mux(io_increment, _T_19, state_12) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_13 = mux(io_increment, _T_14, state_13) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_14 = mux(io_increment, _T_9, state_14) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_15 = mux(io_increment, _T_4, state_15) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_16 = mux(io_increment, state_0, state_16) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_17 = mux(io_increment, state_1, state_17) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_18 = mux(io_increment, state_2, state_18) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_19 = mux(io_increment, state_3, state_19) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_20 = mux(io_increment, state_4, state_20) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_21 = mux(io_increment, state_5, state_21) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_22 = mux(io_increment, state_6, state_22) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_23 = mux(io_seed_valid, io_seed_bits_0, _GEN_0) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_24 = mux(io_seed_valid, io_seed_bits_1, _GEN_1) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_25 = mux(io_seed_valid, io_seed_bits_2, _GEN_2) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_26 = mux(io_seed_valid, io_seed_bits_3, _GEN_3) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_27 = mux(io_seed_valid, io_seed_bits_4, _GEN_4) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_28 = mux(io_seed_valid, io_seed_bits_5, _GEN_5) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_29 = mux(io_seed_valid, io_seed_bits_6, _GEN_6) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_30 = mux(io_seed_valid, io_seed_bits_7, _GEN_7) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_31 = mux(io_seed_valid, io_seed_bits_8, _GEN_8) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_32 = mux(io_seed_valid, io_seed_bits_9, _GEN_9) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_33 = mux(io_seed_valid, io_seed_bits_10, _GEN_10) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_34 = mux(io_seed_valid, io_seed_bits_11, _GEN_11) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_35 = mux(io_seed_valid, io_seed_bits_12, _GEN_12) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_36 = mux(io_seed_valid, io_seed_bits_13, _GEN_13) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_37 = mux(io_seed_valid, io_seed_bits_14, _GEN_14) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_38 = mux(io_seed_valid, io_seed_bits_15, _GEN_15) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_39 = mux(io_seed_valid, io_seed_bits_16, _GEN_16) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_40 = mux(io_seed_valid, io_seed_bits_17, _GEN_17) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_41 = mux(io_seed_valid, io_seed_bits_18, _GEN_18) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_42 = mux(io_seed_valid, io_seed_bits_19, _GEN_19) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_43 = mux(io_seed_valid, io_seed_bits_20, _GEN_20) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_44 = mux(io_seed_valid, io_seed_bits_21, _GEN_21) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_45 = mux(io_seed_valid, io_seed_bits_22, _GEN_22) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _state_WIRE_0 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_1 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_2 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_3 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_4 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_5 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_6 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_7 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_8 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_9 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_10 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_11 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_12 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_13 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_14 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_15 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_16 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_17 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_18 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_19 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_20 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_21 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_22 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    io_out_0 <= state_0 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_1 <= state_1 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_2 <= state_2 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_3 <= state_3 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_4 <= state_4 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_5 <= state_5 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_6 <= state_6 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_7 <= state_7 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_8 <= state_8 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_9 <= state_9 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_10 <= state_10 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_11 <= state_11 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_12 <= state_12 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_13 <= state_13 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_14 <= state_14 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_15 <= state_15 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_16 <= state_16 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_17 <= state_17 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_18 <= state_18 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_19 <= state_19 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_20 <= state_20 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_21 <= state_21 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_22 <= state_22 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    state_0 <= mux(reset, _state_WIRE_0, _GEN_23) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_1 <= mux(reset, _state_WIRE_1, _GEN_24) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_2 <= mux(reset, _state_WIRE_2, _GEN_25) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_3 <= mux(reset, _state_WIRE_3, _GEN_26) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_4 <= mux(reset, _state_WIRE_4, _GEN_27) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_5 <= mux(reset, _state_WIRE_5, _GEN_28) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_6 <= mux(reset, _state_WIRE_6, _GEN_29) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_7 <= mux(reset, _state_WIRE_7, _GEN_30) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_8 <= mux(reset, _state_WIRE_8, _GEN_31) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_9 <= mux(reset, _state_WIRE_9, _GEN_32) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_10 <= mux(reset, _state_WIRE_10, _GEN_33) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_11 <= mux(reset, _state_WIRE_11, _GEN_34) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_12 <= mux(reset, _state_WIRE_12, _GEN_35) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_13 <= mux(reset, _state_WIRE_13, _GEN_36) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_14 <= mux(reset, _state_WIRE_14, _GEN_37) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_15 <= mux(reset, _state_WIRE_15, _GEN_38) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_16 <= mux(reset, _state_WIRE_16, _GEN_39) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_17 <= mux(reset, _state_WIRE_17, _GEN_40) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_18 <= mux(reset, _state_WIRE_18, _GEN_41) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_19 <= mux(reset, _state_WIRE_19, _GEN_42) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_20 <= mux(reset, _state_WIRE_20, _GEN_43) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_21 <= mux(reset, _state_WIRE_21, _GEN_44) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_22 <= mux(reset, _state_WIRE_22, _GEN_45) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]

  module Scrambler_3 : @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input io_data_in : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    input io_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    input io_seed : UInt<23> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    output io_data_out : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]

    inst LFSR of FibonacciLFSR_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 19:20]
    node _T = bits(io_seed, 0, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_1 = bits(io_seed, 1, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_2 = bits(io_seed, 2, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_3 = bits(io_seed, 3, 3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_4 = bits(io_seed, 4, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_5 = bits(io_seed, 5, 5) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_6 = bits(io_seed, 6, 6) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_7 = bits(io_seed, 7, 7) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_8 = bits(io_seed, 8, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_9 = bits(io_seed, 9, 9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_10 = bits(io_seed, 10, 10) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_11 = bits(io_seed, 11, 11) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_12 = bits(io_seed, 12, 12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_13 = bits(io_seed, 13, 13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_14 = bits(io_seed, 14, 14) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_15 = bits(io_seed, 15, 15) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_16 = bits(io_seed, 16, 16) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_17 = bits(io_seed, 17, 17) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_18 = bits(io_seed, 18, 18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_19 = bits(io_seed, 19, 19) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_20 = bits(io_seed, 20, 20) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_21 = bits(io_seed, 21, 21) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_22 = bits(io_seed, 22, 22) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _LFSR_io_seed_valid_T = asUInt(reset) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 31:32]
    node LFSR_flipped_lo_lo_lo = cat(LFSR.io_out_1, LFSR.io_out_0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo_hi_hi = cat(LFSR.io_out_4, LFSR.io_out_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo_hi = cat(LFSR_flipped_lo_lo_hi_hi, LFSR.io_out_2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo = cat(LFSR_flipped_lo_lo_hi, LFSR_flipped_lo_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_lo_hi = cat(LFSR.io_out_7, LFSR.io_out_6) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_lo = cat(LFSR_flipped_lo_hi_lo_hi, LFSR.io_out_5) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_hi_hi = cat(LFSR.io_out_10, LFSR.io_out_9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_hi = cat(LFSR_flipped_lo_hi_hi_hi, LFSR.io_out_8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi = cat(LFSR_flipped_lo_hi_hi, LFSR_flipped_lo_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo = cat(LFSR_flipped_lo_hi, LFSR_flipped_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_lo_hi = cat(LFSR.io_out_13, LFSR.io_out_12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_lo = cat(LFSR_flipped_hi_lo_lo_hi, LFSR.io_out_11) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_hi_hi = cat(LFSR.io_out_16, LFSR.io_out_15) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_hi = cat(LFSR_flipped_hi_lo_hi_hi, LFSR.io_out_14) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo = cat(LFSR_flipped_hi_lo_hi, LFSR_flipped_hi_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_lo_hi = cat(LFSR.io_out_19, LFSR.io_out_18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_lo = cat(LFSR_flipped_hi_hi_lo_hi, LFSR.io_out_17) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_hi_hi = cat(LFSR.io_out_22, LFSR.io_out_21) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_hi = cat(LFSR_flipped_hi_hi_hi_hi, LFSR.io_out_20) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi = cat(LFSR_flipped_hi_hi_hi, LFSR_flipped_hi_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi = cat(LFSR_flipped_hi_hi, LFSR_flipped_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node _LFSR_flipped_T = cat(LFSR_flipped_hi, LFSR_flipped_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node _LFSR_flipped_T_1 = bits(_LFSR_flipped_T, 22, 7) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:45]
    node _LFSR_flipped_T_2 = shl(UInt<8>("hff"), 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_3 = xor(UInt<16>("hffff"), _LFSR_flipped_T_2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_4 = shr(_LFSR_flipped_T_1, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_5 = and(_LFSR_flipped_T_4, _LFSR_flipped_T_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_6 = bits(_LFSR_flipped_T_1, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_7 = shl(_LFSR_flipped_T_6, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_8 = not(_LFSR_flipped_T_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_9 = and(_LFSR_flipped_T_7, _LFSR_flipped_T_8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_10 = or(_LFSR_flipped_T_5, _LFSR_flipped_T_9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_11 = bits(_LFSR_flipped_T_3, 11, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_12 = shl(_LFSR_flipped_T_11, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_13 = xor(_LFSR_flipped_T_3, _LFSR_flipped_T_12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_14 = shr(_LFSR_flipped_T_10, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_15 = and(_LFSR_flipped_T_14, _LFSR_flipped_T_13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_16 = bits(_LFSR_flipped_T_10, 11, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_17 = shl(_LFSR_flipped_T_16, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_18 = not(_LFSR_flipped_T_13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_19 = and(_LFSR_flipped_T_17, _LFSR_flipped_T_18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_20 = or(_LFSR_flipped_T_15, _LFSR_flipped_T_19) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_21 = bits(_LFSR_flipped_T_13, 13, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_22 = shl(_LFSR_flipped_T_21, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_23 = xor(_LFSR_flipped_T_13, _LFSR_flipped_T_22) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_24 = shr(_LFSR_flipped_T_20, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_25 = and(_LFSR_flipped_T_24, _LFSR_flipped_T_23) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_26 = bits(_LFSR_flipped_T_20, 13, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_27 = shl(_LFSR_flipped_T_26, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_28 = not(_LFSR_flipped_T_23) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_29 = and(_LFSR_flipped_T_27, _LFSR_flipped_T_28) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_30 = or(_LFSR_flipped_T_25, _LFSR_flipped_T_29) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_31 = bits(_LFSR_flipped_T_23, 14, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_32 = shl(_LFSR_flipped_T_31, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_33 = xor(_LFSR_flipped_T_23, _LFSR_flipped_T_32) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_34 = shr(_LFSR_flipped_T_30, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_35 = and(_LFSR_flipped_T_34, _LFSR_flipped_T_33) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_36 = bits(_LFSR_flipped_T_30, 14, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_37 = shl(_LFSR_flipped_T_36, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_38 = not(_LFSR_flipped_T_33) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_39 = and(_LFSR_flipped_T_37, _LFSR_flipped_T_38) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_40 = or(_LFSR_flipped_T_35, _LFSR_flipped_T_39) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node LFSR_flipped = _LFSR_flipped_T_40 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 32:26 33:16]
    node _io_data_out_T = xor(LFSR_flipped, io_data_in) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 35:31]
    node _WIRE_0 = _T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_1 = _T_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_2 = _T_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_3 = _T_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_4 = _T_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_5 = _T_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_6 = _T_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_7 = _T_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_8 = _T_8 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_9 = _T_9 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_10 = _T_10 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_11 = _T_11 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_12 = _T_12 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_13 = _T_13 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_14 = _T_14 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_15 = _T_15 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_16 = _T_16 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_17 = _T_17 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_18 = _T_18 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_19 = _T_19 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_20 = _T_20 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_21 = _T_21 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_22 = _T_22 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    io_data_out <= _io_data_out_T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 35:15]
    LFSR.clock <= clock
    LFSR.reset <= reset
    LFSR.io_seed_valid <= _LFSR_io_seed_valid_T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 31:22]
    LFSR.io_seed_bits_0 <= _WIRE_0 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_1 <= _WIRE_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_2 <= _WIRE_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_3 <= _WIRE_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_4 <= _WIRE_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_5 <= _WIRE_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_6 <= _WIRE_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_7 <= _WIRE_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_8 <= _WIRE_8 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_9 <= _WIRE_9 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_10 <= _WIRE_10 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_11 <= _WIRE_11 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_12 <= _WIRE_12 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_13 <= _WIRE_13 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_14 <= _WIRE_14 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_15 <= _WIRE_15 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_16 <= _WIRE_16 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_17 <= _WIRE_17 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_18 <= _WIRE_18 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_19 <= _WIRE_19 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_20 <= _WIRE_20 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_21 <= _WIRE_21 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_22 <= _WIRE_22 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_increment <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 29:21]

  module FibonacciLFSR_4 : @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input clock : Clock @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input reset : UInt<1> @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input io_seed_valid : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_0 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_1 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_2 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_3 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_4 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_5 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_6 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_7 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_8 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_9 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_10 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_11 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_12 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_13 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_14 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_15 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_16 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_17 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_18 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_19 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_20 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_21 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_22 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_increment : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_0 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_1 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_2 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_3 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_4 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_5 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_6 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_7 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_8 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_9 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_10 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_11 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_12 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_13 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_14 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_15 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_16 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_17 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_18 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_19 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_20 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_21 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_22 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]

    reg state_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_0) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_1) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_2) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_3) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_4 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_4) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_5) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_6 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_6) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_7) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_8 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_8) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_9 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_9) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_10 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_10) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_11 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_11) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_12 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_12) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_13 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_13) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_14 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_14) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_15 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_15) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_16 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_16) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_17 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_17) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_18 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_18) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_19 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_19) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_20 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_20) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_21 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_21) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_22 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_22) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    node _T = xor(state_1, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_1 = xor(_T, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_2 = xor(_T_1, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_3 = xor(_T_2, state_20) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_4 = xor(_T_3, state_22) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_5 = xor(state_0, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_6 = xor(_T_5, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_7 = xor(_T_6, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_8 = xor(_T_7, state_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_9 = xor(_T_8, state_21) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_10 = xor(_T_4, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_11 = xor(_T_10, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_12 = xor(_T_11, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_13 = xor(_T_12, state_18) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_14 = xor(_T_13, state_20) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_15 = xor(_T_9, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_16 = xor(_T_15, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_17 = xor(_T_16, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_18 = xor(_T_17, state_17) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_19 = xor(_T_18, state_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_20 = xor(_T_14, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_21 = xor(_T_20, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_22 = xor(_T_21, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_23 = xor(_T_22, state_16) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_24 = xor(_T_23, state_18) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_25 = xor(_T_19, _T_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_26 = xor(_T_25, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_27 = xor(_T_26, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_28 = xor(_T_27, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_29 = xor(_T_28, state_17) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_30 = xor(_T_24, _T_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_31 = xor(_T_30, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_32 = xor(_T_31, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_33 = xor(_T_32, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_34 = xor(_T_33, state_16) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_35 = xor(_T_29, _T_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_36 = xor(_T_35, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_37 = xor(_T_36, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_38 = xor(_T_37, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_39 = xor(_T_38, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_40 = xor(_T_34, _T_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_41 = xor(_T_40, _T_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_42 = xor(_T_41, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_43 = xor(_T_42, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_44 = xor(_T_43, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_45 = xor(_T_39, _T_24) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_46 = xor(_T_45, _T_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_47 = xor(_T_46, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_48 = xor(_T_47, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_49 = xor(_T_48, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_50 = xor(_T_44, _T_29) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_51 = xor(_T_50, _T_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_52 = xor(_T_51, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_53 = xor(_T_52, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_54 = xor(_T_53, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_55 = xor(_T_49, _T_34) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_56 = xor(_T_55, _T_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_57 = xor(_T_56, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_58 = xor(_T_57, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_59 = xor(_T_58, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_60 = xor(_T_54, _T_39) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_61 = xor(_T_60, _T_24) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_62 = xor(_T_61, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_63 = xor(_T_62, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_64 = xor(_T_63, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_65 = xor(_T_59, _T_44) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_66 = xor(_T_65, _T_29) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_67 = xor(_T_66, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_68 = xor(_T_67, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_69 = xor(_T_68, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_70 = xor(_T_64, _T_49) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_71 = xor(_T_70, _T_34) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_72 = xor(_T_71, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_73 = xor(_T_72, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_74 = xor(_T_73, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_75 = xor(_T_69, _T_54) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_76 = xor(_T_75, _T_39) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_77 = xor(_T_76, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_78 = xor(_T_77, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_79 = xor(_T_78, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _GEN_0 = mux(io_increment, _T_79, state_0) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_1 = mux(io_increment, _T_74, state_1) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_2 = mux(io_increment, _T_69, state_2) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_3 = mux(io_increment, _T_64, state_3) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_4 = mux(io_increment, _T_59, state_4) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_5 = mux(io_increment, _T_54, state_5) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_6 = mux(io_increment, _T_49, state_6) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_7 = mux(io_increment, _T_44, state_7) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_8 = mux(io_increment, _T_39, state_8) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_9 = mux(io_increment, _T_34, state_9) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_10 = mux(io_increment, _T_29, state_10) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_11 = mux(io_increment, _T_24, state_11) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_12 = mux(io_increment, _T_19, state_12) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_13 = mux(io_increment, _T_14, state_13) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_14 = mux(io_increment, _T_9, state_14) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_15 = mux(io_increment, _T_4, state_15) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_16 = mux(io_increment, state_0, state_16) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_17 = mux(io_increment, state_1, state_17) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_18 = mux(io_increment, state_2, state_18) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_19 = mux(io_increment, state_3, state_19) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_20 = mux(io_increment, state_4, state_20) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_21 = mux(io_increment, state_5, state_21) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_22 = mux(io_increment, state_6, state_22) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_23 = mux(io_seed_valid, io_seed_bits_0, _GEN_0) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_24 = mux(io_seed_valid, io_seed_bits_1, _GEN_1) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_25 = mux(io_seed_valid, io_seed_bits_2, _GEN_2) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_26 = mux(io_seed_valid, io_seed_bits_3, _GEN_3) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_27 = mux(io_seed_valid, io_seed_bits_4, _GEN_4) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_28 = mux(io_seed_valid, io_seed_bits_5, _GEN_5) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_29 = mux(io_seed_valid, io_seed_bits_6, _GEN_6) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_30 = mux(io_seed_valid, io_seed_bits_7, _GEN_7) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_31 = mux(io_seed_valid, io_seed_bits_8, _GEN_8) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_32 = mux(io_seed_valid, io_seed_bits_9, _GEN_9) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_33 = mux(io_seed_valid, io_seed_bits_10, _GEN_10) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_34 = mux(io_seed_valid, io_seed_bits_11, _GEN_11) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_35 = mux(io_seed_valid, io_seed_bits_12, _GEN_12) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_36 = mux(io_seed_valid, io_seed_bits_13, _GEN_13) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_37 = mux(io_seed_valid, io_seed_bits_14, _GEN_14) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_38 = mux(io_seed_valid, io_seed_bits_15, _GEN_15) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_39 = mux(io_seed_valid, io_seed_bits_16, _GEN_16) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_40 = mux(io_seed_valid, io_seed_bits_17, _GEN_17) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_41 = mux(io_seed_valid, io_seed_bits_18, _GEN_18) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_42 = mux(io_seed_valid, io_seed_bits_19, _GEN_19) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_43 = mux(io_seed_valid, io_seed_bits_20, _GEN_20) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_44 = mux(io_seed_valid, io_seed_bits_21, _GEN_21) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_45 = mux(io_seed_valid, io_seed_bits_22, _GEN_22) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _state_WIRE_0 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_1 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_2 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_3 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_4 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_5 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_6 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_7 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_8 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_9 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_10 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_11 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_12 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_13 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_14 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_15 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_16 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_17 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_18 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_19 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_20 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_21 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_22 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    io_out_0 <= state_0 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_1 <= state_1 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_2 <= state_2 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_3 <= state_3 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_4 <= state_4 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_5 <= state_5 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_6 <= state_6 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_7 <= state_7 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_8 <= state_8 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_9 <= state_9 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_10 <= state_10 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_11 <= state_11 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_12 <= state_12 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_13 <= state_13 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_14 <= state_14 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_15 <= state_15 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_16 <= state_16 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_17 <= state_17 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_18 <= state_18 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_19 <= state_19 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_20 <= state_20 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_21 <= state_21 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_22 <= state_22 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    state_0 <= mux(reset, _state_WIRE_0, _GEN_23) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_1 <= mux(reset, _state_WIRE_1, _GEN_24) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_2 <= mux(reset, _state_WIRE_2, _GEN_25) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_3 <= mux(reset, _state_WIRE_3, _GEN_26) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_4 <= mux(reset, _state_WIRE_4, _GEN_27) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_5 <= mux(reset, _state_WIRE_5, _GEN_28) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_6 <= mux(reset, _state_WIRE_6, _GEN_29) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_7 <= mux(reset, _state_WIRE_7, _GEN_30) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_8 <= mux(reset, _state_WIRE_8, _GEN_31) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_9 <= mux(reset, _state_WIRE_9, _GEN_32) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_10 <= mux(reset, _state_WIRE_10, _GEN_33) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_11 <= mux(reset, _state_WIRE_11, _GEN_34) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_12 <= mux(reset, _state_WIRE_12, _GEN_35) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_13 <= mux(reset, _state_WIRE_13, _GEN_36) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_14 <= mux(reset, _state_WIRE_14, _GEN_37) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_15 <= mux(reset, _state_WIRE_15, _GEN_38) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_16 <= mux(reset, _state_WIRE_16, _GEN_39) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_17 <= mux(reset, _state_WIRE_17, _GEN_40) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_18 <= mux(reset, _state_WIRE_18, _GEN_41) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_19 <= mux(reset, _state_WIRE_19, _GEN_42) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_20 <= mux(reset, _state_WIRE_20, _GEN_43) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_21 <= mux(reset, _state_WIRE_21, _GEN_44) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_22 <= mux(reset, _state_WIRE_22, _GEN_45) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]

  module Scrambler_4 : @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input io_data_in : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    input io_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    input io_seed : UInt<23> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    output io_data_out : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]

    inst LFSR of FibonacciLFSR_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 19:20]
    node _T = bits(io_seed, 0, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_1 = bits(io_seed, 1, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_2 = bits(io_seed, 2, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_3 = bits(io_seed, 3, 3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_4 = bits(io_seed, 4, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_5 = bits(io_seed, 5, 5) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_6 = bits(io_seed, 6, 6) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_7 = bits(io_seed, 7, 7) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_8 = bits(io_seed, 8, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_9 = bits(io_seed, 9, 9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_10 = bits(io_seed, 10, 10) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_11 = bits(io_seed, 11, 11) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_12 = bits(io_seed, 12, 12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_13 = bits(io_seed, 13, 13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_14 = bits(io_seed, 14, 14) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_15 = bits(io_seed, 15, 15) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_16 = bits(io_seed, 16, 16) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_17 = bits(io_seed, 17, 17) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_18 = bits(io_seed, 18, 18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_19 = bits(io_seed, 19, 19) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_20 = bits(io_seed, 20, 20) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_21 = bits(io_seed, 21, 21) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_22 = bits(io_seed, 22, 22) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _LFSR_io_seed_valid_T = asUInt(reset) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 31:32]
    node LFSR_flipped_lo_lo_lo = cat(LFSR.io_out_1, LFSR.io_out_0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo_hi_hi = cat(LFSR.io_out_4, LFSR.io_out_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo_hi = cat(LFSR_flipped_lo_lo_hi_hi, LFSR.io_out_2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo = cat(LFSR_flipped_lo_lo_hi, LFSR_flipped_lo_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_lo_hi = cat(LFSR.io_out_7, LFSR.io_out_6) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_lo = cat(LFSR_flipped_lo_hi_lo_hi, LFSR.io_out_5) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_hi_hi = cat(LFSR.io_out_10, LFSR.io_out_9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_hi = cat(LFSR_flipped_lo_hi_hi_hi, LFSR.io_out_8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi = cat(LFSR_flipped_lo_hi_hi, LFSR_flipped_lo_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo = cat(LFSR_flipped_lo_hi, LFSR_flipped_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_lo_hi = cat(LFSR.io_out_13, LFSR.io_out_12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_lo = cat(LFSR_flipped_hi_lo_lo_hi, LFSR.io_out_11) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_hi_hi = cat(LFSR.io_out_16, LFSR.io_out_15) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_hi = cat(LFSR_flipped_hi_lo_hi_hi, LFSR.io_out_14) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo = cat(LFSR_flipped_hi_lo_hi, LFSR_flipped_hi_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_lo_hi = cat(LFSR.io_out_19, LFSR.io_out_18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_lo = cat(LFSR_flipped_hi_hi_lo_hi, LFSR.io_out_17) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_hi_hi = cat(LFSR.io_out_22, LFSR.io_out_21) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_hi = cat(LFSR_flipped_hi_hi_hi_hi, LFSR.io_out_20) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi = cat(LFSR_flipped_hi_hi_hi, LFSR_flipped_hi_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi = cat(LFSR_flipped_hi_hi, LFSR_flipped_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node _LFSR_flipped_T = cat(LFSR_flipped_hi, LFSR_flipped_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node _LFSR_flipped_T_1 = bits(_LFSR_flipped_T, 22, 7) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:45]
    node _LFSR_flipped_T_2 = shl(UInt<8>("hff"), 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_3 = xor(UInt<16>("hffff"), _LFSR_flipped_T_2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_4 = shr(_LFSR_flipped_T_1, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_5 = and(_LFSR_flipped_T_4, _LFSR_flipped_T_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_6 = bits(_LFSR_flipped_T_1, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_7 = shl(_LFSR_flipped_T_6, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_8 = not(_LFSR_flipped_T_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_9 = and(_LFSR_flipped_T_7, _LFSR_flipped_T_8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_10 = or(_LFSR_flipped_T_5, _LFSR_flipped_T_9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_11 = bits(_LFSR_flipped_T_3, 11, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_12 = shl(_LFSR_flipped_T_11, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_13 = xor(_LFSR_flipped_T_3, _LFSR_flipped_T_12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_14 = shr(_LFSR_flipped_T_10, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_15 = and(_LFSR_flipped_T_14, _LFSR_flipped_T_13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_16 = bits(_LFSR_flipped_T_10, 11, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_17 = shl(_LFSR_flipped_T_16, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_18 = not(_LFSR_flipped_T_13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_19 = and(_LFSR_flipped_T_17, _LFSR_flipped_T_18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_20 = or(_LFSR_flipped_T_15, _LFSR_flipped_T_19) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_21 = bits(_LFSR_flipped_T_13, 13, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_22 = shl(_LFSR_flipped_T_21, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_23 = xor(_LFSR_flipped_T_13, _LFSR_flipped_T_22) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_24 = shr(_LFSR_flipped_T_20, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_25 = and(_LFSR_flipped_T_24, _LFSR_flipped_T_23) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_26 = bits(_LFSR_flipped_T_20, 13, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_27 = shl(_LFSR_flipped_T_26, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_28 = not(_LFSR_flipped_T_23) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_29 = and(_LFSR_flipped_T_27, _LFSR_flipped_T_28) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_30 = or(_LFSR_flipped_T_25, _LFSR_flipped_T_29) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_31 = bits(_LFSR_flipped_T_23, 14, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_32 = shl(_LFSR_flipped_T_31, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_33 = xor(_LFSR_flipped_T_23, _LFSR_flipped_T_32) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_34 = shr(_LFSR_flipped_T_30, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_35 = and(_LFSR_flipped_T_34, _LFSR_flipped_T_33) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_36 = bits(_LFSR_flipped_T_30, 14, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_37 = shl(_LFSR_flipped_T_36, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_38 = not(_LFSR_flipped_T_33) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_39 = and(_LFSR_flipped_T_37, _LFSR_flipped_T_38) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_40 = or(_LFSR_flipped_T_35, _LFSR_flipped_T_39) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node LFSR_flipped = _LFSR_flipped_T_40 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 32:26 33:16]
    node _io_data_out_T = xor(LFSR_flipped, io_data_in) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 35:31]
    node _WIRE_0 = _T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_1 = _T_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_2 = _T_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_3 = _T_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_4 = _T_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_5 = _T_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_6 = _T_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_7 = _T_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_8 = _T_8 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_9 = _T_9 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_10 = _T_10 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_11 = _T_11 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_12 = _T_12 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_13 = _T_13 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_14 = _T_14 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_15 = _T_15 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_16 = _T_16 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_17 = _T_17 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_18 = _T_18 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_19 = _T_19 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_20 = _T_20 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_21 = _T_21 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_22 = _T_22 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    io_data_out <= _io_data_out_T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 35:15]
    LFSR.clock <= clock
    LFSR.reset <= reset
    LFSR.io_seed_valid <= _LFSR_io_seed_valid_T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 31:22]
    LFSR.io_seed_bits_0 <= _WIRE_0 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_1 <= _WIRE_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_2 <= _WIRE_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_3 <= _WIRE_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_4 <= _WIRE_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_5 <= _WIRE_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_6 <= _WIRE_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_7 <= _WIRE_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_8 <= _WIRE_8 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_9 <= _WIRE_9 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_10 <= _WIRE_10 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_11 <= _WIRE_11 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_12 <= _WIRE_12 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_13 <= _WIRE_13 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_14 <= _WIRE_14 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_15 <= _WIRE_15 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_16 <= _WIRE_16 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_17 <= _WIRE_17 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_18 <= _WIRE_18 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_19 <= _WIRE_19 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_20 <= _WIRE_20 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_21 <= _WIRE_21 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_22 <= _WIRE_22 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_increment <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 29:21]

  module FibonacciLFSR_5 : @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input clock : Clock @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input reset : UInt<1> @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input io_seed_valid : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_0 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_1 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_2 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_3 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_4 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_5 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_6 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_7 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_8 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_9 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_10 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_11 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_12 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_13 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_14 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_15 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_16 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_17 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_18 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_19 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_20 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_21 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_22 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_increment : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_0 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_1 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_2 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_3 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_4 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_5 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_6 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_7 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_8 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_9 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_10 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_11 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_12 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_13 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_14 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_15 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_16 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_17 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_18 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_19 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_20 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_21 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_22 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]

    reg state_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_0) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_1) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_2) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_3) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_4 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_4) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_5) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_6 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_6) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_7) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_8 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_8) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_9 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_9) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_10 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_10) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_11 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_11) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_12 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_12) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_13 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_13) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_14 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_14) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_15 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_15) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_16 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_16) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_17 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_17) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_18 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_18) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_19 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_19) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_20 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_20) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_21 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_21) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_22 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_22) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    node _T = xor(state_1, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_1 = xor(_T, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_2 = xor(_T_1, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_3 = xor(_T_2, state_20) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_4 = xor(_T_3, state_22) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_5 = xor(state_0, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_6 = xor(_T_5, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_7 = xor(_T_6, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_8 = xor(_T_7, state_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_9 = xor(_T_8, state_21) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_10 = xor(_T_4, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_11 = xor(_T_10, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_12 = xor(_T_11, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_13 = xor(_T_12, state_18) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_14 = xor(_T_13, state_20) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_15 = xor(_T_9, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_16 = xor(_T_15, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_17 = xor(_T_16, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_18 = xor(_T_17, state_17) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_19 = xor(_T_18, state_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_20 = xor(_T_14, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_21 = xor(_T_20, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_22 = xor(_T_21, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_23 = xor(_T_22, state_16) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_24 = xor(_T_23, state_18) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_25 = xor(_T_19, _T_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_26 = xor(_T_25, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_27 = xor(_T_26, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_28 = xor(_T_27, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_29 = xor(_T_28, state_17) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_30 = xor(_T_24, _T_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_31 = xor(_T_30, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_32 = xor(_T_31, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_33 = xor(_T_32, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_34 = xor(_T_33, state_16) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_35 = xor(_T_29, _T_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_36 = xor(_T_35, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_37 = xor(_T_36, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_38 = xor(_T_37, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_39 = xor(_T_38, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_40 = xor(_T_34, _T_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_41 = xor(_T_40, _T_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_42 = xor(_T_41, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_43 = xor(_T_42, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_44 = xor(_T_43, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_45 = xor(_T_39, _T_24) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_46 = xor(_T_45, _T_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_47 = xor(_T_46, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_48 = xor(_T_47, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_49 = xor(_T_48, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_50 = xor(_T_44, _T_29) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_51 = xor(_T_50, _T_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_52 = xor(_T_51, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_53 = xor(_T_52, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_54 = xor(_T_53, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_55 = xor(_T_49, _T_34) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_56 = xor(_T_55, _T_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_57 = xor(_T_56, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_58 = xor(_T_57, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_59 = xor(_T_58, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_60 = xor(_T_54, _T_39) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_61 = xor(_T_60, _T_24) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_62 = xor(_T_61, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_63 = xor(_T_62, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_64 = xor(_T_63, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_65 = xor(_T_59, _T_44) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_66 = xor(_T_65, _T_29) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_67 = xor(_T_66, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_68 = xor(_T_67, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_69 = xor(_T_68, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_70 = xor(_T_64, _T_49) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_71 = xor(_T_70, _T_34) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_72 = xor(_T_71, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_73 = xor(_T_72, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_74 = xor(_T_73, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_75 = xor(_T_69, _T_54) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_76 = xor(_T_75, _T_39) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_77 = xor(_T_76, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_78 = xor(_T_77, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_79 = xor(_T_78, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _GEN_0 = mux(io_increment, _T_79, state_0) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_1 = mux(io_increment, _T_74, state_1) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_2 = mux(io_increment, _T_69, state_2) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_3 = mux(io_increment, _T_64, state_3) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_4 = mux(io_increment, _T_59, state_4) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_5 = mux(io_increment, _T_54, state_5) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_6 = mux(io_increment, _T_49, state_6) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_7 = mux(io_increment, _T_44, state_7) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_8 = mux(io_increment, _T_39, state_8) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_9 = mux(io_increment, _T_34, state_9) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_10 = mux(io_increment, _T_29, state_10) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_11 = mux(io_increment, _T_24, state_11) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_12 = mux(io_increment, _T_19, state_12) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_13 = mux(io_increment, _T_14, state_13) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_14 = mux(io_increment, _T_9, state_14) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_15 = mux(io_increment, _T_4, state_15) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_16 = mux(io_increment, state_0, state_16) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_17 = mux(io_increment, state_1, state_17) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_18 = mux(io_increment, state_2, state_18) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_19 = mux(io_increment, state_3, state_19) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_20 = mux(io_increment, state_4, state_20) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_21 = mux(io_increment, state_5, state_21) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_22 = mux(io_increment, state_6, state_22) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_23 = mux(io_seed_valid, io_seed_bits_0, _GEN_0) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_24 = mux(io_seed_valid, io_seed_bits_1, _GEN_1) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_25 = mux(io_seed_valid, io_seed_bits_2, _GEN_2) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_26 = mux(io_seed_valid, io_seed_bits_3, _GEN_3) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_27 = mux(io_seed_valid, io_seed_bits_4, _GEN_4) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_28 = mux(io_seed_valid, io_seed_bits_5, _GEN_5) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_29 = mux(io_seed_valid, io_seed_bits_6, _GEN_6) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_30 = mux(io_seed_valid, io_seed_bits_7, _GEN_7) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_31 = mux(io_seed_valid, io_seed_bits_8, _GEN_8) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_32 = mux(io_seed_valid, io_seed_bits_9, _GEN_9) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_33 = mux(io_seed_valid, io_seed_bits_10, _GEN_10) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_34 = mux(io_seed_valid, io_seed_bits_11, _GEN_11) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_35 = mux(io_seed_valid, io_seed_bits_12, _GEN_12) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_36 = mux(io_seed_valid, io_seed_bits_13, _GEN_13) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_37 = mux(io_seed_valid, io_seed_bits_14, _GEN_14) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_38 = mux(io_seed_valid, io_seed_bits_15, _GEN_15) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_39 = mux(io_seed_valid, io_seed_bits_16, _GEN_16) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_40 = mux(io_seed_valid, io_seed_bits_17, _GEN_17) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_41 = mux(io_seed_valid, io_seed_bits_18, _GEN_18) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_42 = mux(io_seed_valid, io_seed_bits_19, _GEN_19) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_43 = mux(io_seed_valid, io_seed_bits_20, _GEN_20) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_44 = mux(io_seed_valid, io_seed_bits_21, _GEN_21) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_45 = mux(io_seed_valid, io_seed_bits_22, _GEN_22) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _state_WIRE_0 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_1 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_2 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_3 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_4 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_5 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_6 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_7 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_8 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_9 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_10 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_11 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_12 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_13 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_14 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_15 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_16 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_17 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_18 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_19 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_20 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_21 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_22 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    io_out_0 <= state_0 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_1 <= state_1 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_2 <= state_2 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_3 <= state_3 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_4 <= state_4 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_5 <= state_5 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_6 <= state_6 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_7 <= state_7 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_8 <= state_8 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_9 <= state_9 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_10 <= state_10 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_11 <= state_11 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_12 <= state_12 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_13 <= state_13 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_14 <= state_14 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_15 <= state_15 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_16 <= state_16 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_17 <= state_17 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_18 <= state_18 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_19 <= state_19 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_20 <= state_20 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_21 <= state_21 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_22 <= state_22 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    state_0 <= mux(reset, _state_WIRE_0, _GEN_23) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_1 <= mux(reset, _state_WIRE_1, _GEN_24) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_2 <= mux(reset, _state_WIRE_2, _GEN_25) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_3 <= mux(reset, _state_WIRE_3, _GEN_26) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_4 <= mux(reset, _state_WIRE_4, _GEN_27) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_5 <= mux(reset, _state_WIRE_5, _GEN_28) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_6 <= mux(reset, _state_WIRE_6, _GEN_29) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_7 <= mux(reset, _state_WIRE_7, _GEN_30) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_8 <= mux(reset, _state_WIRE_8, _GEN_31) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_9 <= mux(reset, _state_WIRE_9, _GEN_32) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_10 <= mux(reset, _state_WIRE_10, _GEN_33) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_11 <= mux(reset, _state_WIRE_11, _GEN_34) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_12 <= mux(reset, _state_WIRE_12, _GEN_35) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_13 <= mux(reset, _state_WIRE_13, _GEN_36) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_14 <= mux(reset, _state_WIRE_14, _GEN_37) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_15 <= mux(reset, _state_WIRE_15, _GEN_38) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_16 <= mux(reset, _state_WIRE_16, _GEN_39) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_17 <= mux(reset, _state_WIRE_17, _GEN_40) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_18 <= mux(reset, _state_WIRE_18, _GEN_41) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_19 <= mux(reset, _state_WIRE_19, _GEN_42) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_20 <= mux(reset, _state_WIRE_20, _GEN_43) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_21 <= mux(reset, _state_WIRE_21, _GEN_44) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_22 <= mux(reset, _state_WIRE_22, _GEN_45) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]

  module Scrambler_5 : @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input io_data_in : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    input io_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    input io_seed : UInt<23> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    output io_data_out : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]

    inst LFSR of FibonacciLFSR_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 19:20]
    node _T = bits(io_seed, 0, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_1 = bits(io_seed, 1, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_2 = bits(io_seed, 2, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_3 = bits(io_seed, 3, 3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_4 = bits(io_seed, 4, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_5 = bits(io_seed, 5, 5) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_6 = bits(io_seed, 6, 6) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_7 = bits(io_seed, 7, 7) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_8 = bits(io_seed, 8, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_9 = bits(io_seed, 9, 9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_10 = bits(io_seed, 10, 10) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_11 = bits(io_seed, 11, 11) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_12 = bits(io_seed, 12, 12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_13 = bits(io_seed, 13, 13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_14 = bits(io_seed, 14, 14) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_15 = bits(io_seed, 15, 15) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_16 = bits(io_seed, 16, 16) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_17 = bits(io_seed, 17, 17) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_18 = bits(io_seed, 18, 18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_19 = bits(io_seed, 19, 19) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_20 = bits(io_seed, 20, 20) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_21 = bits(io_seed, 21, 21) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_22 = bits(io_seed, 22, 22) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _LFSR_io_seed_valid_T = asUInt(reset) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 31:32]
    node LFSR_flipped_lo_lo_lo = cat(LFSR.io_out_1, LFSR.io_out_0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo_hi_hi = cat(LFSR.io_out_4, LFSR.io_out_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo_hi = cat(LFSR_flipped_lo_lo_hi_hi, LFSR.io_out_2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo = cat(LFSR_flipped_lo_lo_hi, LFSR_flipped_lo_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_lo_hi = cat(LFSR.io_out_7, LFSR.io_out_6) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_lo = cat(LFSR_flipped_lo_hi_lo_hi, LFSR.io_out_5) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_hi_hi = cat(LFSR.io_out_10, LFSR.io_out_9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_hi = cat(LFSR_flipped_lo_hi_hi_hi, LFSR.io_out_8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi = cat(LFSR_flipped_lo_hi_hi, LFSR_flipped_lo_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo = cat(LFSR_flipped_lo_hi, LFSR_flipped_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_lo_hi = cat(LFSR.io_out_13, LFSR.io_out_12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_lo = cat(LFSR_flipped_hi_lo_lo_hi, LFSR.io_out_11) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_hi_hi = cat(LFSR.io_out_16, LFSR.io_out_15) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_hi = cat(LFSR_flipped_hi_lo_hi_hi, LFSR.io_out_14) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo = cat(LFSR_flipped_hi_lo_hi, LFSR_flipped_hi_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_lo_hi = cat(LFSR.io_out_19, LFSR.io_out_18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_lo = cat(LFSR_flipped_hi_hi_lo_hi, LFSR.io_out_17) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_hi_hi = cat(LFSR.io_out_22, LFSR.io_out_21) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_hi = cat(LFSR_flipped_hi_hi_hi_hi, LFSR.io_out_20) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi = cat(LFSR_flipped_hi_hi_hi, LFSR_flipped_hi_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi = cat(LFSR_flipped_hi_hi, LFSR_flipped_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node _LFSR_flipped_T = cat(LFSR_flipped_hi, LFSR_flipped_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node _LFSR_flipped_T_1 = bits(_LFSR_flipped_T, 22, 7) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:45]
    node _LFSR_flipped_T_2 = shl(UInt<8>("hff"), 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_3 = xor(UInt<16>("hffff"), _LFSR_flipped_T_2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_4 = shr(_LFSR_flipped_T_1, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_5 = and(_LFSR_flipped_T_4, _LFSR_flipped_T_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_6 = bits(_LFSR_flipped_T_1, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_7 = shl(_LFSR_flipped_T_6, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_8 = not(_LFSR_flipped_T_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_9 = and(_LFSR_flipped_T_7, _LFSR_flipped_T_8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_10 = or(_LFSR_flipped_T_5, _LFSR_flipped_T_9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_11 = bits(_LFSR_flipped_T_3, 11, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_12 = shl(_LFSR_flipped_T_11, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_13 = xor(_LFSR_flipped_T_3, _LFSR_flipped_T_12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_14 = shr(_LFSR_flipped_T_10, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_15 = and(_LFSR_flipped_T_14, _LFSR_flipped_T_13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_16 = bits(_LFSR_flipped_T_10, 11, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_17 = shl(_LFSR_flipped_T_16, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_18 = not(_LFSR_flipped_T_13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_19 = and(_LFSR_flipped_T_17, _LFSR_flipped_T_18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_20 = or(_LFSR_flipped_T_15, _LFSR_flipped_T_19) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_21 = bits(_LFSR_flipped_T_13, 13, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_22 = shl(_LFSR_flipped_T_21, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_23 = xor(_LFSR_flipped_T_13, _LFSR_flipped_T_22) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_24 = shr(_LFSR_flipped_T_20, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_25 = and(_LFSR_flipped_T_24, _LFSR_flipped_T_23) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_26 = bits(_LFSR_flipped_T_20, 13, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_27 = shl(_LFSR_flipped_T_26, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_28 = not(_LFSR_flipped_T_23) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_29 = and(_LFSR_flipped_T_27, _LFSR_flipped_T_28) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_30 = or(_LFSR_flipped_T_25, _LFSR_flipped_T_29) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_31 = bits(_LFSR_flipped_T_23, 14, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_32 = shl(_LFSR_flipped_T_31, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_33 = xor(_LFSR_flipped_T_23, _LFSR_flipped_T_32) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_34 = shr(_LFSR_flipped_T_30, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_35 = and(_LFSR_flipped_T_34, _LFSR_flipped_T_33) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_36 = bits(_LFSR_flipped_T_30, 14, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_37 = shl(_LFSR_flipped_T_36, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_38 = not(_LFSR_flipped_T_33) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_39 = and(_LFSR_flipped_T_37, _LFSR_flipped_T_38) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_40 = or(_LFSR_flipped_T_35, _LFSR_flipped_T_39) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node LFSR_flipped = _LFSR_flipped_T_40 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 32:26 33:16]
    node _io_data_out_T = xor(LFSR_flipped, io_data_in) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 35:31]
    node _WIRE_0 = _T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_1 = _T_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_2 = _T_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_3 = _T_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_4 = _T_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_5 = _T_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_6 = _T_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_7 = _T_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_8 = _T_8 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_9 = _T_9 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_10 = _T_10 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_11 = _T_11 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_12 = _T_12 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_13 = _T_13 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_14 = _T_14 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_15 = _T_15 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_16 = _T_16 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_17 = _T_17 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_18 = _T_18 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_19 = _T_19 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_20 = _T_20 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_21 = _T_21 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_22 = _T_22 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    io_data_out <= _io_data_out_T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 35:15]
    LFSR.clock <= clock
    LFSR.reset <= reset
    LFSR.io_seed_valid <= _LFSR_io_seed_valid_T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 31:22]
    LFSR.io_seed_bits_0 <= _WIRE_0 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_1 <= _WIRE_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_2 <= _WIRE_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_3 <= _WIRE_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_4 <= _WIRE_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_5 <= _WIRE_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_6 <= _WIRE_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_7 <= _WIRE_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_8 <= _WIRE_8 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_9 <= _WIRE_9 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_10 <= _WIRE_10 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_11 <= _WIRE_11 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_12 <= _WIRE_12 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_13 <= _WIRE_13 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_14 <= _WIRE_14 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_15 <= _WIRE_15 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_16 <= _WIRE_16 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_17 <= _WIRE_17 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_18 <= _WIRE_18 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_19 <= _WIRE_19 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_20 <= _WIRE_20 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_21 <= _WIRE_21 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_22 <= _WIRE_22 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_increment <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 29:21]

  module FibonacciLFSR_6 : @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input clock : Clock @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input reset : UInt<1> @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input io_seed_valid : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_0 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_1 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_2 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_3 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_4 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_5 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_6 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_7 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_8 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_9 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_10 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_11 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_12 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_13 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_14 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_15 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_16 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_17 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_18 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_19 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_20 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_21 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_22 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_increment : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_0 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_1 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_2 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_3 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_4 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_5 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_6 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_7 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_8 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_9 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_10 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_11 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_12 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_13 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_14 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_15 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_16 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_17 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_18 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_19 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_20 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_21 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_22 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]

    reg state_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_0) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_1) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_2) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_3) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_4 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_4) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_5) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_6 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_6) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_7) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_8 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_8) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_9 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_9) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_10 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_10) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_11 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_11) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_12 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_12) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_13 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_13) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_14 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_14) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_15 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_15) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_16 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_16) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_17 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_17) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_18 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_18) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_19 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_19) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_20 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_20) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_21 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_21) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_22 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_22) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    node _T = xor(state_1, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_1 = xor(_T, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_2 = xor(_T_1, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_3 = xor(_T_2, state_20) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_4 = xor(_T_3, state_22) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_5 = xor(state_0, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_6 = xor(_T_5, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_7 = xor(_T_6, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_8 = xor(_T_7, state_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_9 = xor(_T_8, state_21) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_10 = xor(_T_4, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_11 = xor(_T_10, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_12 = xor(_T_11, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_13 = xor(_T_12, state_18) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_14 = xor(_T_13, state_20) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_15 = xor(_T_9, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_16 = xor(_T_15, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_17 = xor(_T_16, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_18 = xor(_T_17, state_17) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_19 = xor(_T_18, state_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_20 = xor(_T_14, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_21 = xor(_T_20, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_22 = xor(_T_21, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_23 = xor(_T_22, state_16) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_24 = xor(_T_23, state_18) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_25 = xor(_T_19, _T_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_26 = xor(_T_25, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_27 = xor(_T_26, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_28 = xor(_T_27, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_29 = xor(_T_28, state_17) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_30 = xor(_T_24, _T_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_31 = xor(_T_30, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_32 = xor(_T_31, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_33 = xor(_T_32, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_34 = xor(_T_33, state_16) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_35 = xor(_T_29, _T_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_36 = xor(_T_35, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_37 = xor(_T_36, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_38 = xor(_T_37, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_39 = xor(_T_38, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_40 = xor(_T_34, _T_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_41 = xor(_T_40, _T_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_42 = xor(_T_41, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_43 = xor(_T_42, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_44 = xor(_T_43, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_45 = xor(_T_39, _T_24) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_46 = xor(_T_45, _T_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_47 = xor(_T_46, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_48 = xor(_T_47, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_49 = xor(_T_48, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_50 = xor(_T_44, _T_29) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_51 = xor(_T_50, _T_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_52 = xor(_T_51, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_53 = xor(_T_52, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_54 = xor(_T_53, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_55 = xor(_T_49, _T_34) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_56 = xor(_T_55, _T_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_57 = xor(_T_56, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_58 = xor(_T_57, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_59 = xor(_T_58, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_60 = xor(_T_54, _T_39) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_61 = xor(_T_60, _T_24) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_62 = xor(_T_61, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_63 = xor(_T_62, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_64 = xor(_T_63, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_65 = xor(_T_59, _T_44) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_66 = xor(_T_65, _T_29) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_67 = xor(_T_66, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_68 = xor(_T_67, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_69 = xor(_T_68, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_70 = xor(_T_64, _T_49) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_71 = xor(_T_70, _T_34) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_72 = xor(_T_71, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_73 = xor(_T_72, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_74 = xor(_T_73, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_75 = xor(_T_69, _T_54) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_76 = xor(_T_75, _T_39) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_77 = xor(_T_76, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_78 = xor(_T_77, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_79 = xor(_T_78, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _GEN_0 = mux(io_increment, _T_79, state_0) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_1 = mux(io_increment, _T_74, state_1) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_2 = mux(io_increment, _T_69, state_2) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_3 = mux(io_increment, _T_64, state_3) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_4 = mux(io_increment, _T_59, state_4) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_5 = mux(io_increment, _T_54, state_5) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_6 = mux(io_increment, _T_49, state_6) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_7 = mux(io_increment, _T_44, state_7) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_8 = mux(io_increment, _T_39, state_8) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_9 = mux(io_increment, _T_34, state_9) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_10 = mux(io_increment, _T_29, state_10) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_11 = mux(io_increment, _T_24, state_11) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_12 = mux(io_increment, _T_19, state_12) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_13 = mux(io_increment, _T_14, state_13) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_14 = mux(io_increment, _T_9, state_14) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_15 = mux(io_increment, _T_4, state_15) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_16 = mux(io_increment, state_0, state_16) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_17 = mux(io_increment, state_1, state_17) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_18 = mux(io_increment, state_2, state_18) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_19 = mux(io_increment, state_3, state_19) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_20 = mux(io_increment, state_4, state_20) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_21 = mux(io_increment, state_5, state_21) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_22 = mux(io_increment, state_6, state_22) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_23 = mux(io_seed_valid, io_seed_bits_0, _GEN_0) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_24 = mux(io_seed_valid, io_seed_bits_1, _GEN_1) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_25 = mux(io_seed_valid, io_seed_bits_2, _GEN_2) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_26 = mux(io_seed_valid, io_seed_bits_3, _GEN_3) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_27 = mux(io_seed_valid, io_seed_bits_4, _GEN_4) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_28 = mux(io_seed_valid, io_seed_bits_5, _GEN_5) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_29 = mux(io_seed_valid, io_seed_bits_6, _GEN_6) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_30 = mux(io_seed_valid, io_seed_bits_7, _GEN_7) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_31 = mux(io_seed_valid, io_seed_bits_8, _GEN_8) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_32 = mux(io_seed_valid, io_seed_bits_9, _GEN_9) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_33 = mux(io_seed_valid, io_seed_bits_10, _GEN_10) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_34 = mux(io_seed_valid, io_seed_bits_11, _GEN_11) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_35 = mux(io_seed_valid, io_seed_bits_12, _GEN_12) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_36 = mux(io_seed_valid, io_seed_bits_13, _GEN_13) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_37 = mux(io_seed_valid, io_seed_bits_14, _GEN_14) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_38 = mux(io_seed_valid, io_seed_bits_15, _GEN_15) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_39 = mux(io_seed_valid, io_seed_bits_16, _GEN_16) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_40 = mux(io_seed_valid, io_seed_bits_17, _GEN_17) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_41 = mux(io_seed_valid, io_seed_bits_18, _GEN_18) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_42 = mux(io_seed_valid, io_seed_bits_19, _GEN_19) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_43 = mux(io_seed_valid, io_seed_bits_20, _GEN_20) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_44 = mux(io_seed_valid, io_seed_bits_21, _GEN_21) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_45 = mux(io_seed_valid, io_seed_bits_22, _GEN_22) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _state_WIRE_0 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_1 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_2 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_3 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_4 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_5 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_6 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_7 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_8 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_9 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_10 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_11 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_12 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_13 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_14 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_15 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_16 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_17 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_18 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_19 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_20 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_21 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_22 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    io_out_0 <= state_0 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_1 <= state_1 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_2 <= state_2 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_3 <= state_3 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_4 <= state_4 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_5 <= state_5 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_6 <= state_6 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_7 <= state_7 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_8 <= state_8 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_9 <= state_9 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_10 <= state_10 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_11 <= state_11 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_12 <= state_12 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_13 <= state_13 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_14 <= state_14 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_15 <= state_15 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_16 <= state_16 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_17 <= state_17 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_18 <= state_18 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_19 <= state_19 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_20 <= state_20 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_21 <= state_21 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_22 <= state_22 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    state_0 <= mux(reset, _state_WIRE_0, _GEN_23) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_1 <= mux(reset, _state_WIRE_1, _GEN_24) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_2 <= mux(reset, _state_WIRE_2, _GEN_25) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_3 <= mux(reset, _state_WIRE_3, _GEN_26) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_4 <= mux(reset, _state_WIRE_4, _GEN_27) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_5 <= mux(reset, _state_WIRE_5, _GEN_28) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_6 <= mux(reset, _state_WIRE_6, _GEN_29) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_7 <= mux(reset, _state_WIRE_7, _GEN_30) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_8 <= mux(reset, _state_WIRE_8, _GEN_31) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_9 <= mux(reset, _state_WIRE_9, _GEN_32) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_10 <= mux(reset, _state_WIRE_10, _GEN_33) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_11 <= mux(reset, _state_WIRE_11, _GEN_34) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_12 <= mux(reset, _state_WIRE_12, _GEN_35) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_13 <= mux(reset, _state_WIRE_13, _GEN_36) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_14 <= mux(reset, _state_WIRE_14, _GEN_37) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_15 <= mux(reset, _state_WIRE_15, _GEN_38) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_16 <= mux(reset, _state_WIRE_16, _GEN_39) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_17 <= mux(reset, _state_WIRE_17, _GEN_40) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_18 <= mux(reset, _state_WIRE_18, _GEN_41) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_19 <= mux(reset, _state_WIRE_19, _GEN_42) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_20 <= mux(reset, _state_WIRE_20, _GEN_43) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_21 <= mux(reset, _state_WIRE_21, _GEN_44) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_22 <= mux(reset, _state_WIRE_22, _GEN_45) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]

  module Scrambler_6 : @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input io_data_in : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    input io_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    input io_seed : UInt<23> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    output io_data_out : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]

    inst LFSR of FibonacciLFSR_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 19:20]
    node _T = bits(io_seed, 0, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_1 = bits(io_seed, 1, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_2 = bits(io_seed, 2, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_3 = bits(io_seed, 3, 3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_4 = bits(io_seed, 4, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_5 = bits(io_seed, 5, 5) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_6 = bits(io_seed, 6, 6) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_7 = bits(io_seed, 7, 7) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_8 = bits(io_seed, 8, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_9 = bits(io_seed, 9, 9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_10 = bits(io_seed, 10, 10) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_11 = bits(io_seed, 11, 11) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_12 = bits(io_seed, 12, 12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_13 = bits(io_seed, 13, 13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_14 = bits(io_seed, 14, 14) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_15 = bits(io_seed, 15, 15) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_16 = bits(io_seed, 16, 16) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_17 = bits(io_seed, 17, 17) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_18 = bits(io_seed, 18, 18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_19 = bits(io_seed, 19, 19) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_20 = bits(io_seed, 20, 20) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_21 = bits(io_seed, 21, 21) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_22 = bits(io_seed, 22, 22) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _LFSR_io_seed_valid_T = asUInt(reset) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 31:32]
    node LFSR_flipped_lo_lo_lo = cat(LFSR.io_out_1, LFSR.io_out_0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo_hi_hi = cat(LFSR.io_out_4, LFSR.io_out_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo_hi = cat(LFSR_flipped_lo_lo_hi_hi, LFSR.io_out_2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo = cat(LFSR_flipped_lo_lo_hi, LFSR_flipped_lo_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_lo_hi = cat(LFSR.io_out_7, LFSR.io_out_6) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_lo = cat(LFSR_flipped_lo_hi_lo_hi, LFSR.io_out_5) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_hi_hi = cat(LFSR.io_out_10, LFSR.io_out_9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_hi = cat(LFSR_flipped_lo_hi_hi_hi, LFSR.io_out_8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi = cat(LFSR_flipped_lo_hi_hi, LFSR_flipped_lo_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo = cat(LFSR_flipped_lo_hi, LFSR_flipped_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_lo_hi = cat(LFSR.io_out_13, LFSR.io_out_12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_lo = cat(LFSR_flipped_hi_lo_lo_hi, LFSR.io_out_11) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_hi_hi = cat(LFSR.io_out_16, LFSR.io_out_15) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_hi = cat(LFSR_flipped_hi_lo_hi_hi, LFSR.io_out_14) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo = cat(LFSR_flipped_hi_lo_hi, LFSR_flipped_hi_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_lo_hi = cat(LFSR.io_out_19, LFSR.io_out_18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_lo = cat(LFSR_flipped_hi_hi_lo_hi, LFSR.io_out_17) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_hi_hi = cat(LFSR.io_out_22, LFSR.io_out_21) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_hi = cat(LFSR_flipped_hi_hi_hi_hi, LFSR.io_out_20) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi = cat(LFSR_flipped_hi_hi_hi, LFSR_flipped_hi_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi = cat(LFSR_flipped_hi_hi, LFSR_flipped_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node _LFSR_flipped_T = cat(LFSR_flipped_hi, LFSR_flipped_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node _LFSR_flipped_T_1 = bits(_LFSR_flipped_T, 22, 7) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:45]
    node _LFSR_flipped_T_2 = shl(UInt<8>("hff"), 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_3 = xor(UInt<16>("hffff"), _LFSR_flipped_T_2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_4 = shr(_LFSR_flipped_T_1, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_5 = and(_LFSR_flipped_T_4, _LFSR_flipped_T_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_6 = bits(_LFSR_flipped_T_1, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_7 = shl(_LFSR_flipped_T_6, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_8 = not(_LFSR_flipped_T_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_9 = and(_LFSR_flipped_T_7, _LFSR_flipped_T_8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_10 = or(_LFSR_flipped_T_5, _LFSR_flipped_T_9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_11 = bits(_LFSR_flipped_T_3, 11, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_12 = shl(_LFSR_flipped_T_11, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_13 = xor(_LFSR_flipped_T_3, _LFSR_flipped_T_12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_14 = shr(_LFSR_flipped_T_10, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_15 = and(_LFSR_flipped_T_14, _LFSR_flipped_T_13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_16 = bits(_LFSR_flipped_T_10, 11, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_17 = shl(_LFSR_flipped_T_16, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_18 = not(_LFSR_flipped_T_13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_19 = and(_LFSR_flipped_T_17, _LFSR_flipped_T_18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_20 = or(_LFSR_flipped_T_15, _LFSR_flipped_T_19) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_21 = bits(_LFSR_flipped_T_13, 13, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_22 = shl(_LFSR_flipped_T_21, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_23 = xor(_LFSR_flipped_T_13, _LFSR_flipped_T_22) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_24 = shr(_LFSR_flipped_T_20, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_25 = and(_LFSR_flipped_T_24, _LFSR_flipped_T_23) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_26 = bits(_LFSR_flipped_T_20, 13, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_27 = shl(_LFSR_flipped_T_26, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_28 = not(_LFSR_flipped_T_23) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_29 = and(_LFSR_flipped_T_27, _LFSR_flipped_T_28) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_30 = or(_LFSR_flipped_T_25, _LFSR_flipped_T_29) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_31 = bits(_LFSR_flipped_T_23, 14, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_32 = shl(_LFSR_flipped_T_31, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_33 = xor(_LFSR_flipped_T_23, _LFSR_flipped_T_32) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_34 = shr(_LFSR_flipped_T_30, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_35 = and(_LFSR_flipped_T_34, _LFSR_flipped_T_33) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_36 = bits(_LFSR_flipped_T_30, 14, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_37 = shl(_LFSR_flipped_T_36, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_38 = not(_LFSR_flipped_T_33) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_39 = and(_LFSR_flipped_T_37, _LFSR_flipped_T_38) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_40 = or(_LFSR_flipped_T_35, _LFSR_flipped_T_39) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node LFSR_flipped = _LFSR_flipped_T_40 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 32:26 33:16]
    node _io_data_out_T = xor(LFSR_flipped, io_data_in) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 35:31]
    node _WIRE_0 = _T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_1 = _T_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_2 = _T_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_3 = _T_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_4 = _T_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_5 = _T_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_6 = _T_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_7 = _T_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_8 = _T_8 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_9 = _T_9 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_10 = _T_10 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_11 = _T_11 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_12 = _T_12 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_13 = _T_13 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_14 = _T_14 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_15 = _T_15 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_16 = _T_16 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_17 = _T_17 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_18 = _T_18 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_19 = _T_19 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_20 = _T_20 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_21 = _T_21 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_22 = _T_22 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    io_data_out <= _io_data_out_T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 35:15]
    LFSR.clock <= clock
    LFSR.reset <= reset
    LFSR.io_seed_valid <= _LFSR_io_seed_valid_T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 31:22]
    LFSR.io_seed_bits_0 <= _WIRE_0 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_1 <= _WIRE_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_2 <= _WIRE_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_3 <= _WIRE_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_4 <= _WIRE_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_5 <= _WIRE_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_6 <= _WIRE_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_7 <= _WIRE_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_8 <= _WIRE_8 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_9 <= _WIRE_9 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_10 <= _WIRE_10 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_11 <= _WIRE_11 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_12 <= _WIRE_12 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_13 <= _WIRE_13 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_14 <= _WIRE_14 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_15 <= _WIRE_15 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_16 <= _WIRE_16 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_17 <= _WIRE_17 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_18 <= _WIRE_18 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_19 <= _WIRE_19 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_20 <= _WIRE_20 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_21 <= _WIRE_21 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_22 <= _WIRE_22 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_increment <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 29:21]

  module FibonacciLFSR_7 : @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input clock : Clock @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input reset : UInt<1> @[src/main/scala/chisel3/util/random/FibonacciLFSR.scala 42:7]
    input io_seed_valid : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_0 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_1 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_2 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_3 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_4 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_5 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_6 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_7 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_8 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_9 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_10 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_11 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_12 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_13 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_14 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_15 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_16 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_17 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_18 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_19 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_20 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_21 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_seed_bits_22 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    input io_increment : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_0 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_1 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_2 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_3 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_4 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_5 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_6 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_7 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_8 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_9 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_10 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_11 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_12 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_13 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_14 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_15 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_16 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_17 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_18 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_19 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_20 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_21 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]
    output io_out_22 : UInt<1> @[src/main/scala/chisel3/util/random/PRNG.scala 42:22]

    reg state_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_0) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_1) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_2) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_3) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_4 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_4) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_5) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_6 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_6) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_7) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_8 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_8) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_9 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_9) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_10 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_10) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_11 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_11) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_12 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_12) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_13 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_13) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_14 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_14) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_15 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_15) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_16 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_16) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_17 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_17) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_18 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_18) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_19 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_19) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_20 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_20) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_21 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_21) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    reg state_22 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), state_22) @[src/main/scala/chisel3/util/random/PRNG.scala 55:49]
    node _T = xor(state_1, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_1 = xor(_T, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_2 = xor(_T_1, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_3 = xor(_T_2, state_20) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_4 = xor(_T_3, state_22) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_5 = xor(state_0, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_6 = xor(_T_5, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_7 = xor(_T_6, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_8 = xor(_T_7, state_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_9 = xor(_T_8, state_21) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_10 = xor(_T_4, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_11 = xor(_T_10, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_12 = xor(_T_11, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_13 = xor(_T_12, state_18) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_14 = xor(_T_13, state_20) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_15 = xor(_T_9, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_16 = xor(_T_15, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_17 = xor(_T_16, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_18 = xor(_T_17, state_17) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_19 = xor(_T_18, state_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_20 = xor(_T_14, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_21 = xor(_T_20, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_22 = xor(_T_21, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_23 = xor(_T_22, state_16) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_24 = xor(_T_23, state_18) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_25 = xor(_T_19, _T_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_26 = xor(_T_25, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_27 = xor(_T_26, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_28 = xor(_T_27, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_29 = xor(_T_28, state_17) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_30 = xor(_T_24, _T_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_31 = xor(_T_30, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_32 = xor(_T_31, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_33 = xor(_T_32, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_34 = xor(_T_33, state_16) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_35 = xor(_T_29, _T_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_36 = xor(_T_35, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_37 = xor(_T_36, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_38 = xor(_T_37, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_39 = xor(_T_38, state_15) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_40 = xor(_T_34, _T_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_41 = xor(_T_40, _T_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_42 = xor(_T_41, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_43 = xor(_T_42, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_44 = xor(_T_43, state_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_45 = xor(_T_39, _T_24) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_46 = xor(_T_45, _T_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_47 = xor(_T_46, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_48 = xor(_T_47, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_49 = xor(_T_48, state_13) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_50 = xor(_T_44, _T_29) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_51 = xor(_T_50, _T_14) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_52 = xor(_T_51, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_53 = xor(_T_52, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_54 = xor(_T_53, state_12) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_55 = xor(_T_49, _T_34) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_56 = xor(_T_55, _T_19) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_57 = xor(_T_56, state_4) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_58 = xor(_T_57, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_59 = xor(_T_58, state_11) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_60 = xor(_T_54, _T_39) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_61 = xor(_T_60, _T_24) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_62 = xor(_T_61, state_3) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_63 = xor(_T_62, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_64 = xor(_T_63, state_10) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_65 = xor(_T_59, _T_44) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_66 = xor(_T_65, _T_29) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_67 = xor(_T_66, state_2) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_68 = xor(_T_67, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_69 = xor(_T_68, state_9) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_70 = xor(_T_64, _T_49) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_71 = xor(_T_70, _T_34) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_72 = xor(_T_71, state_1) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_73 = xor(_T_72, state_6) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_74 = xor(_T_73, state_8) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_75 = xor(_T_69, _T_54) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_76 = xor(_T_75, _T_39) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_77 = xor(_T_76, state_0) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_78 = xor(_T_77, state_5) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _T_79 = xor(_T_78, state_7) @[src/main/scala/chisel3/util/random/LFSR.scala 15:41]
    node _GEN_0 = mux(io_increment, _T_79, state_0) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_1 = mux(io_increment, _T_74, state_1) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_2 = mux(io_increment, _T_69, state_2) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_3 = mux(io_increment, _T_64, state_3) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_4 = mux(io_increment, _T_59, state_4) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_5 = mux(io_increment, _T_54, state_5) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_6 = mux(io_increment, _T_49, state_6) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_7 = mux(io_increment, _T_44, state_7) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_8 = mux(io_increment, _T_39, state_8) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_9 = mux(io_increment, _T_34, state_9) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_10 = mux(io_increment, _T_29, state_10) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_11 = mux(io_increment, _T_24, state_11) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_12 = mux(io_increment, _T_19, state_12) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_13 = mux(io_increment, _T_14, state_13) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_14 = mux(io_increment, _T_9, state_14) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_15 = mux(io_increment, _T_4, state_15) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_16 = mux(io_increment, state_0, state_16) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_17 = mux(io_increment, state_1, state_17) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_18 = mux(io_increment, state_2, state_18) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_19 = mux(io_increment, state_3, state_19) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_20 = mux(io_increment, state_4, state_20) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_21 = mux(io_increment, state_5, state_21) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_22 = mux(io_increment, state_6, state_22) @[src/main/scala/chisel3/util/random/PRNG.scala 69:22 70:11 55:49]
    node _GEN_23 = mux(io_seed_valid, io_seed_bits_0, _GEN_0) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_24 = mux(io_seed_valid, io_seed_bits_1, _GEN_1) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_25 = mux(io_seed_valid, io_seed_bits_2, _GEN_2) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_26 = mux(io_seed_valid, io_seed_bits_3, _GEN_3) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_27 = mux(io_seed_valid, io_seed_bits_4, _GEN_4) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_28 = mux(io_seed_valid, io_seed_bits_5, _GEN_5) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_29 = mux(io_seed_valid, io_seed_bits_6, _GEN_6) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_30 = mux(io_seed_valid, io_seed_bits_7, _GEN_7) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_31 = mux(io_seed_valid, io_seed_bits_8, _GEN_8) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_32 = mux(io_seed_valid, io_seed_bits_9, _GEN_9) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_33 = mux(io_seed_valid, io_seed_bits_10, _GEN_10) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_34 = mux(io_seed_valid, io_seed_bits_11, _GEN_11) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_35 = mux(io_seed_valid, io_seed_bits_12, _GEN_12) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_36 = mux(io_seed_valid, io_seed_bits_13, _GEN_13) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_37 = mux(io_seed_valid, io_seed_bits_14, _GEN_14) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_38 = mux(io_seed_valid, io_seed_bits_15, _GEN_15) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_39 = mux(io_seed_valid, io_seed_bits_16, _GEN_16) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_40 = mux(io_seed_valid, io_seed_bits_17, _GEN_17) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_41 = mux(io_seed_valid, io_seed_bits_18, _GEN_18) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_42 = mux(io_seed_valid, io_seed_bits_19, _GEN_19) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_43 = mux(io_seed_valid, io_seed_bits_20, _GEN_20) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_44 = mux(io_seed_valid, io_seed_bits_21, _GEN_21) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _GEN_45 = mux(io_seed_valid, io_seed_bits_22, _GEN_22) @[src/main/scala/chisel3/util/random/PRNG.scala 73:22 74:11]
    node _state_WIRE_0 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_1 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_2 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_3 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_4 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_5 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_6 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_7 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_8 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_9 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_10 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_11 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_12 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_13 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_14 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_15 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_16 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_17 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_18 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_19 = UInt<1>("h0") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_20 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_21 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    node _state_WIRE_22 = UInt<1>("h1") @[src/main/scala/chisel3/util/random/PRNG.scala 46:{28,28}]
    io_out_0 <= state_0 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_1 <= state_1 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_2 <= state_2 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_3 <= state_3 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_4 <= state_4 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_5 <= state_5 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_6 <= state_6 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_7 <= state_7 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_8 <= state_8 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_9 <= state_9 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_10 <= state_10 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_11 <= state_11 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_12 <= state_12 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_13 <= state_13 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_14 <= state_14 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_15 <= state_15 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_16 <= state_16 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_17 <= state_17 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_18 <= state_18 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_19 <= state_19 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_20 <= state_20 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_21 <= state_21 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    io_out_22 <= state_22 @[src/main/scala/chisel3/util/random/PRNG.scala 78:10]
    state_0 <= mux(reset, _state_WIRE_0, _GEN_23) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_1 <= mux(reset, _state_WIRE_1, _GEN_24) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_2 <= mux(reset, _state_WIRE_2, _GEN_25) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_3 <= mux(reset, _state_WIRE_3, _GEN_26) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_4 <= mux(reset, _state_WIRE_4, _GEN_27) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_5 <= mux(reset, _state_WIRE_5, _GEN_28) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_6 <= mux(reset, _state_WIRE_6, _GEN_29) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_7 <= mux(reset, _state_WIRE_7, _GEN_30) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_8 <= mux(reset, _state_WIRE_8, _GEN_31) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_9 <= mux(reset, _state_WIRE_9, _GEN_32) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_10 <= mux(reset, _state_WIRE_10, _GEN_33) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_11 <= mux(reset, _state_WIRE_11, _GEN_34) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_12 <= mux(reset, _state_WIRE_12, _GEN_35) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_13 <= mux(reset, _state_WIRE_13, _GEN_36) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_14 <= mux(reset, _state_WIRE_14, _GEN_37) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_15 <= mux(reset, _state_WIRE_15, _GEN_38) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_16 <= mux(reset, _state_WIRE_16, _GEN_39) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_17 <= mux(reset, _state_WIRE_17, _GEN_40) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_18 <= mux(reset, _state_WIRE_18, _GEN_41) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_19 <= mux(reset, _state_WIRE_19, _GEN_42) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_20 <= mux(reset, _state_WIRE_20, _GEN_43) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_21 <= mux(reset, _state_WIRE_21, _GEN_44) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]
    state_22 <= mux(reset, _state_WIRE_22, _GEN_45) @[src/main/scala/chisel3/util/random/PRNG.scala 55:{49,49}]

  module Scrambler_7 : @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 9:7]
    input io_data_in : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    input io_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    input io_seed : UInt<23> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]
    output io_data_out : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 13:14]

    inst LFSR of FibonacciLFSR_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 19:20]
    node _T = bits(io_seed, 0, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_1 = bits(io_seed, 1, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_2 = bits(io_seed, 2, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_3 = bits(io_seed, 3, 3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_4 = bits(io_seed, 4, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_5 = bits(io_seed, 5, 5) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_6 = bits(io_seed, 6, 6) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_7 = bits(io_seed, 7, 7) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_8 = bits(io_seed, 8, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_9 = bits(io_seed, 9, 9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_10 = bits(io_seed, 10, 10) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_11 = bits(io_seed, 11, 11) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_12 = bits(io_seed, 12, 12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_13 = bits(io_seed, 13, 13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_14 = bits(io_seed, 14, 14) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_15 = bits(io_seed, 15, 15) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_16 = bits(io_seed, 16, 16) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_17 = bits(io_seed, 17, 17) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_18 = bits(io_seed, 18, 18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_19 = bits(io_seed, 19, 19) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_20 = bits(io_seed, 20, 20) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_21 = bits(io_seed, 21, 21) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _T_22 = bits(io_seed, 22, 22) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:40]
    node _LFSR_io_seed_valid_T = asUInt(reset) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 31:32]
    node LFSR_flipped_lo_lo_lo = cat(LFSR.io_out_1, LFSR.io_out_0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo_hi_hi = cat(LFSR.io_out_4, LFSR.io_out_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo_hi = cat(LFSR_flipped_lo_lo_hi_hi, LFSR.io_out_2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_lo = cat(LFSR_flipped_lo_lo_hi, LFSR_flipped_lo_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_lo_hi = cat(LFSR.io_out_7, LFSR.io_out_6) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_lo = cat(LFSR_flipped_lo_hi_lo_hi, LFSR.io_out_5) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_hi_hi = cat(LFSR.io_out_10, LFSR.io_out_9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi_hi = cat(LFSR_flipped_lo_hi_hi_hi, LFSR.io_out_8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo_hi = cat(LFSR_flipped_lo_hi_hi, LFSR_flipped_lo_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_lo = cat(LFSR_flipped_lo_hi, LFSR_flipped_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_lo_hi = cat(LFSR.io_out_13, LFSR.io_out_12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_lo = cat(LFSR_flipped_hi_lo_lo_hi, LFSR.io_out_11) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_hi_hi = cat(LFSR.io_out_16, LFSR.io_out_15) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo_hi = cat(LFSR_flipped_hi_lo_hi_hi, LFSR.io_out_14) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_lo = cat(LFSR_flipped_hi_lo_hi, LFSR_flipped_hi_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_lo_hi = cat(LFSR.io_out_19, LFSR.io_out_18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_lo = cat(LFSR_flipped_hi_hi_lo_hi, LFSR.io_out_17) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_hi_hi = cat(LFSR.io_out_22, LFSR.io_out_21) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi_hi = cat(LFSR_flipped_hi_hi_hi_hi, LFSR.io_out_20) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi_hi = cat(LFSR_flipped_hi_hi_hi, LFSR_flipped_hi_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node LFSR_flipped_hi = cat(LFSR_flipped_hi_hi, LFSR_flipped_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node _LFSR_flipped_T = cat(LFSR_flipped_hi, LFSR_flipped_lo) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:39]
    node _LFSR_flipped_T_1 = bits(_LFSR_flipped_T, 22, 7) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:45]
    node _LFSR_flipped_T_2 = shl(UInt<8>("hff"), 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_3 = xor(UInt<16>("hffff"), _LFSR_flipped_T_2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_4 = shr(_LFSR_flipped_T_1, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_5 = and(_LFSR_flipped_T_4, _LFSR_flipped_T_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_6 = bits(_LFSR_flipped_T_1, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_7 = shl(_LFSR_flipped_T_6, 8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_8 = not(_LFSR_flipped_T_3) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_9 = and(_LFSR_flipped_T_7, _LFSR_flipped_T_8) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_10 = or(_LFSR_flipped_T_5, _LFSR_flipped_T_9) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_11 = bits(_LFSR_flipped_T_3, 11, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_12 = shl(_LFSR_flipped_T_11, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_13 = xor(_LFSR_flipped_T_3, _LFSR_flipped_T_12) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_14 = shr(_LFSR_flipped_T_10, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_15 = and(_LFSR_flipped_T_14, _LFSR_flipped_T_13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_16 = bits(_LFSR_flipped_T_10, 11, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_17 = shl(_LFSR_flipped_T_16, 4) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_18 = not(_LFSR_flipped_T_13) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_19 = and(_LFSR_flipped_T_17, _LFSR_flipped_T_18) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_20 = or(_LFSR_flipped_T_15, _LFSR_flipped_T_19) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_21 = bits(_LFSR_flipped_T_13, 13, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_22 = shl(_LFSR_flipped_T_21, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_23 = xor(_LFSR_flipped_T_13, _LFSR_flipped_T_22) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_24 = shr(_LFSR_flipped_T_20, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_25 = and(_LFSR_flipped_T_24, _LFSR_flipped_T_23) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_26 = bits(_LFSR_flipped_T_20, 13, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_27 = shl(_LFSR_flipped_T_26, 2) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_28 = not(_LFSR_flipped_T_23) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_29 = and(_LFSR_flipped_T_27, _LFSR_flipped_T_28) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_30 = or(_LFSR_flipped_T_25, _LFSR_flipped_T_29) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_31 = bits(_LFSR_flipped_T_23, 14, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_32 = shl(_LFSR_flipped_T_31, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_33 = xor(_LFSR_flipped_T_23, _LFSR_flipped_T_32) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_34 = shr(_LFSR_flipped_T_30, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_35 = and(_LFSR_flipped_T_34, _LFSR_flipped_T_33) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_36 = bits(_LFSR_flipped_T_30, 14, 0) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_37 = shl(_LFSR_flipped_T_36, 1) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_38 = not(_LFSR_flipped_T_33) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_39 = and(_LFSR_flipped_T_37, _LFSR_flipped_T_38) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node _LFSR_flipped_T_40 = or(_LFSR_flipped_T_35, _LFSR_flipped_T_39) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 33:26]
    node LFSR_flipped = _LFSR_flipped_T_40 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 32:26 33:16]
    node _io_data_out_T = xor(LFSR_flipped, io_data_in) @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 35:31]
    node _WIRE_0 = _T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_1 = _T_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_2 = _T_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_3 = _T_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_4 = _T_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_5 = _T_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_6 = _T_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_7 = _T_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_8 = _T_8 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_9 = _T_9 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_10 = _T_10 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_11 = _T_11 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_12 = _T_12 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_13 = _T_13 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_14 = _T_14 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_15 = _T_15 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_16 = _T_16 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_17 = _T_17 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_18 = _T_18 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_19 = _T_19 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_20 = _T_20 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_21 = _T_21 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    node _WIRE_22 = _T_22 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:{31,31}]
    io_data_out <= _io_data_out_T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 35:15]
    LFSR.clock <= clock
    LFSR.reset <= reset
    LFSR.io_seed_valid <= _LFSR_io_seed_valid_T @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 31:22]
    LFSR.io_seed_bits_0 <= _WIRE_0 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_1 <= _WIRE_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_2 <= _WIRE_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_3 <= _WIRE_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_4 <= _WIRE_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_5 <= _WIRE_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_6 <= _WIRE_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_7 <= _WIRE_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_8 <= _WIRE_8 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_9 <= _WIRE_9 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_10 <= _WIRE_10 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_11 <= _WIRE_11 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_12 <= _WIRE_12 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_13 <= _WIRE_13 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_14 <= _WIRE_14 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_15 <= _WIRE_15 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_16 <= _WIRE_16 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_17 <= _WIRE_17 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_18 <= _WIRE_18 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_19 <= _WIRE_19 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_20 <= _WIRE_20 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_21 <= _WIRE_21 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_seed_bits_22 <= _WIRE_22 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 30:21]
    LFSR.io_increment <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 29:21]

  module UCIeScrambler : @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 38:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 38:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 38:7]
    input io_data_in_0 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    input io_data_in_1 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    input io_data_in_2 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    input io_data_in_3 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    input io_data_in_4 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    input io_data_in_5 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    input io_data_in_6 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    input io_data_in_7 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    input io_data_in_8 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    input io_data_in_9 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    input io_data_in_10 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    input io_data_in_11 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    input io_data_in_12 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    input io_data_in_13 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    input io_data_in_14 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    input io_data_in_15 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    input io_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    output io_data_out_0 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    output io_data_out_1 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    output io_data_out_2 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    output io_data_out_3 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    output io_data_out_4 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    output io_data_out_5 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    output io_data_out_6 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    output io_data_out_7 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    output io_data_out_8 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    output io_data_out_9 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    output io_data_out_10 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    output io_data_out_11 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    output io_data_out_12 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    output io_data_out_13 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    output io_data_out_14 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]
    output io_data_out_15 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 42:14]

    inst scramblers_0 of Scrambler @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 60:29]
    inst scramblers_1 of Scrambler_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 60:29]
    inst scramblers_2 of Scrambler_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 60:29]
    inst scramblers_3 of Scrambler_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 60:29]
    inst scramblers_4 of Scrambler_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 60:29]
    inst scramblers_5 of Scrambler_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 60:29]
    inst scramblers_6 of Scrambler_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 60:29]
    inst scramblers_7 of Scrambler_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 60:29]
    inst scramblers_8 of Scrambler @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 60:29]
    inst scramblers_9 of Scrambler_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 60:29]
    inst scramblers_10 of Scrambler_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 60:29]
    inst scramblers_11 of Scrambler_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 60:29]
    inst scramblers_12 of Scrambler_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 60:29]
    inst scramblers_13 of Scrambler_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 60:29]
    inst scramblers_14 of Scrambler_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 60:29]
    inst scramblers_15 of Scrambler_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 60:29]
    io_data_out_0 <= scramblers_0.io_data_out @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 67:20]
    io_data_out_1 <= scramblers_1.io_data_out @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 67:20]
    io_data_out_2 <= scramblers_2.io_data_out @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 67:20]
    io_data_out_3 <= scramblers_3.io_data_out @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 67:20]
    io_data_out_4 <= scramblers_4.io_data_out @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 67:20]
    io_data_out_5 <= scramblers_5.io_data_out @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 67:20]
    io_data_out_6 <= scramblers_6.io_data_out @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 67:20]
    io_data_out_7 <= scramblers_7.io_data_out @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 67:20]
    io_data_out_8 <= scramblers_8.io_data_out @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 67:20]
    io_data_out_9 <= scramblers_9.io_data_out @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 67:20]
    io_data_out_10 <= scramblers_10.io_data_out @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 67:20]
    io_data_out_11 <= scramblers_11.io_data_out @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 67:20]
    io_data_out_12 <= scramblers_12.io_data_out @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 67:20]
    io_data_out_13 <= scramblers_13.io_data_out @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 67:20]
    io_data_out_14 <= scramblers_14.io_data_out @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 67:20]
    io_data_out_15 <= scramblers_15.io_data_out @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 67:20]
    scramblers_0.clock <= clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 65:25]
    scramblers_0.reset <= reset @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 64:25]
    scramblers_0.io_data_in <= io_data_in_0 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 62:30]
    scramblers_0.io_valid <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 63:28]
    scramblers_0.io_seed <= UInt<23>("h1efedc") @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 66:27]
    scramblers_1.clock <= clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 65:25]
    scramblers_1.reset <= reset @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 64:25]
    scramblers_1.io_data_in <= io_data_in_1 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 62:30]
    scramblers_1.io_valid <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 63:28]
    scramblers_1.io_seed <= UInt<23>("h6ef030") @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 66:27]
    scramblers_2.clock <= clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 65:25]
    scramblers_2.reset <= reset @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 64:25]
    scramblers_2.io_data_in <= io_data_in_2 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 62:30]
    scramblers_2.io_valid <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 63:28]
    scramblers_2.io_seed <= UInt<23>("h371bc") @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 66:27]
    scramblers_3.clock <= clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 65:25]
    scramblers_3.reset <= reset @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 64:25]
    scramblers_3.io_data_in <= io_data_in_3 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 62:30]
    scramblers_3.io_valid <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 63:28]
    scramblers_3.io_seed <= UInt<23>("h6d818c") @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 66:27]
    scramblers_4.clock <= clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 65:25]
    scramblers_4.reset <= reset @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 64:25]
    scramblers_4.io_data_in <= io_data_in_4 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 62:30]
    scramblers_4.io_valid <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 63:28]
    scramblers_4.io_seed <= UInt<23>("h247840") @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 66:27]
    scramblers_5.clock <= clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 65:25]
    scramblers_5.reset <= reset @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 64:25]
    scramblers_5.io_data_in <= io_data_in_5 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 62:30]
    scramblers_5.io_valid <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 63:28]
    scramblers_5.io_seed <= UInt<23>("h49f9cc") @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 66:27]
    scramblers_6.clock <= clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 65:25]
    scramblers_6.reset <= reset @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 64:25]
    scramblers_6.io_data_in <= io_data_in_6 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 62:30]
    scramblers_6.io_valid <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 63:28]
    scramblers_6.io_seed <= UInt<23>("h39f720") @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 66:27]
    scramblers_7.clock <= clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 65:25]
    scramblers_7.reset <= reset @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 64:25]
    scramblers_7.io_data_in <= io_data_in_7 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 62:30]
    scramblers_7.io_valid <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 63:28]
    scramblers_7.io_seed <= UInt<23>("h700eec") @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 66:27]
    scramblers_8.clock <= clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 65:25]
    scramblers_8.reset <= reset @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 64:25]
    scramblers_8.io_data_in <= io_data_in_8 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 62:30]
    scramblers_8.io_valid <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 63:28]
    scramblers_8.io_seed <= UInt<23>("h1efedc") @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 66:27]
    scramblers_9.clock <= clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 65:25]
    scramblers_9.reset <= reset @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 64:25]
    scramblers_9.io_data_in <= io_data_in_9 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 62:30]
    scramblers_9.io_valid <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 63:28]
    scramblers_9.io_seed <= UInt<23>("h6ef030") @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 66:27]
    scramblers_10.clock <= clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 65:25]
    scramblers_10.reset <= reset @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 64:25]
    scramblers_10.io_data_in <= io_data_in_10 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 62:30]
    scramblers_10.io_valid <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 63:28]
    scramblers_10.io_seed <= UInt<23>("h371bc") @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 66:27]
    scramblers_11.clock <= clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 65:25]
    scramblers_11.reset <= reset @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 64:25]
    scramblers_11.io_data_in <= io_data_in_11 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 62:30]
    scramblers_11.io_valid <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 63:28]
    scramblers_11.io_seed <= UInt<23>("h6d818c") @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 66:27]
    scramblers_12.clock <= clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 65:25]
    scramblers_12.reset <= reset @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 64:25]
    scramblers_12.io_data_in <= io_data_in_12 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 62:30]
    scramblers_12.io_valid <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 63:28]
    scramblers_12.io_seed <= UInt<23>("h247840") @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 66:27]
    scramblers_13.clock <= clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 65:25]
    scramblers_13.reset <= reset @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 64:25]
    scramblers_13.io_data_in <= io_data_in_13 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 62:30]
    scramblers_13.io_valid <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 63:28]
    scramblers_13.io_seed <= UInt<23>("h49f9cc") @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 66:27]
    scramblers_14.clock <= clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 65:25]
    scramblers_14.reset <= reset @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 64:25]
    scramblers_14.io_data_in <= io_data_in_14 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 62:30]
    scramblers_14.io_valid <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 63:28]
    scramblers_14.io_seed <= UInt<23>("h39f720") @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 66:27]
    scramblers_15.clock <= clock @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 65:25]
    scramblers_15.reset <= reset @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 64:25]
    scramblers_15.io_data_in <= io_data_in_15 @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 62:30]
    scramblers_15.io_valid <= io_valid @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 63:28]
    scramblers_15.io_seed <= UInt<23>("h700eec") @[generators/uciedigital/src/main/scala/logphy/Scrambler.scala 66:27]

  module PatternWriter : @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 9:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 9:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 9:7]
    input io_request_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 15:14]
    input io_request_bits_pattern : UInt<2> @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 15:14]
    input io_request_bits_patternCountMax : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 15:14]
    output io_resp_complete : UInt<1> @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 15:14]
    output io_resp_inProgress : UInt<1> @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 15:14]
    input io_sbTxData_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 15:14]
    output io_sbTxData_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 15:14]
    output io_sbTxData_bits : UInt<128> @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 15:14]
    input io_mbTxData_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 15:14]
    output io_mbTxData_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 15:14]
    output io_mbTxData_bits_0 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 15:14]
    output io_mbTxData_bits_1 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 15:14]
    output io_mbTxData_bits_2 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 15:14]
    output io_mbTxData_bits_3 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 15:14]
    output io_mbTxData_bits_4 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 15:14]
    output io_mbTxData_bits_5 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 15:14]
    output io_mbTxData_bits_6 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 15:14]
    output io_mbTxData_bits_7 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 15:14]
    output io_mbTxData_bits_8 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 15:14]
    output io_mbTxData_bits_9 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 15:14]
    output io_mbTxData_bits_10 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 15:14]
    output io_mbTxData_bits_11 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 15:14]
    output io_mbTxData_bits_12 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 15:14]
    output io_mbTxData_bits_13 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 15:14]
    output io_mbTxData_bits_14 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 15:14]
    output io_mbTxData_bits_15 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 15:14]

    inst lfsrPatternGenerator of UCIeScrambler @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 70:11]
    reg writeInProgress : UInt<1>, clock with :
      reset => (UInt<1>("h0"), writeInProgress) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 29:40]
    node _T = eq(writeInProgress, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 31:28]
    node _T_1 = and(io_request_valid, _T) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 31:25]
    node _GEN_0 = mux(_T_1, UInt<1>("h1"), writeInProgress) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 31:46 32:21 29:40]
    reg patternWrittenCount : UInt<11>, clock with :
      reset => (UInt<1>("h0"), patternWrittenCount) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 43:36]
    node _io_resp_complete_T = geq(patternWrittenCount, io_request_bits_patternCountMax) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 44:43]
    node sideband = eq(io_request_bits_pattern, UInt<2>("h3")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 48:42]
    node _T_2 = eq(sideband, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 52:8]
    node _T_3 = and(io_mbTxData_ready, io_mbTxData_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _patternWrittenCount_T = add(patternWrittenCount, UInt<9>("h100")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 56:50]
    node _patternWrittenCount_T_1 = tail(_patternWrittenCount_T, 1) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 56:50]
    node _GEN_1 = mux(_T_3, _patternWrittenCount_T_1, patternWrittenCount) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 55:28 56:27 43:36]
    node _GEN_2 = mux(_T_3, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 55:28 57:22 45:32]
    node _T_4 = and(io_sbTxData_ready, io_sbTxData_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _patternWrittenCount_T_2 = add(patternWrittenCount, UInt<8>("h80")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 63:50]
    node _patternWrittenCount_T_3 = tail(_patternWrittenCount_T_2, 1) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 63:50]
    node _GEN_3 = mux(_T_4, _patternWrittenCount_T_3, patternWrittenCount) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 62:28 63:27 43:36]
    node _GEN_4 = mux(_T_4, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 62:28 64:22 45:32]
    node _GEN_5 = mux(_T_2, writeInProgress, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 52:19 53:23 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _T_5 = asUInt(UInt<2>("h3")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 77:37]
    node _T_6 = asUInt(io_request_bits_pattern) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 77:37]
    node _T_7 = eq(_T_5, _T_6) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 77:37]
    node _T_8 = asUInt(UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 77:37]
    node _T_9 = asUInt(io_request_bits_pattern) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 77:37]
    node _T_10 = eq(_T_8, _T_9) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 77:37]
    node _T_11 = asUInt(UInt<2>("h2")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 77:37]
    node _T_12 = asUInt(io_request_bits_pattern) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 77:37]
    node _T_13 = eq(_T_11, _T_12) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 77:37]
    node valtrain_31 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 99:{31,31}]
    node valtrain_30 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 99:{31,31}]
    node hi_hi_hi_hi = cat(valtrain_31, valtrain_30) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node valtrain_29 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 99:{31,31}]
    node valtrain_28 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 99:{31,31}]
    node hi_hi_hi_lo = cat(valtrain_29, valtrain_28) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node hi_hi_hi = cat(hi_hi_hi_hi, hi_hi_hi_lo) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node valtrain_27 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 99:{31,31}]
    node valtrain_26 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 99:{31,31}]
    node hi_hi_lo_hi = cat(valtrain_27, valtrain_26) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node valtrain_25 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 99:{31,31}]
    node valtrain_24 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 99:{31,31}]
    node hi_hi_lo_lo = cat(valtrain_25, valtrain_24) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node hi_hi_lo = cat(hi_hi_lo_hi, hi_hi_lo_lo) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node hi_hi = cat(hi_hi_hi, hi_hi_lo) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node valtrain_23 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 99:{31,31}]
    node valtrain_22 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 99:{31,31}]
    node hi_lo_hi_hi = cat(valtrain_23, valtrain_22) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node valtrain_21 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 99:{31,31}]
    node valtrain_20 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 99:{31,31}]
    node hi_lo_hi_lo = cat(valtrain_21, valtrain_20) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node hi_lo_hi = cat(hi_lo_hi_hi, hi_lo_hi_lo) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node valtrain_19 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 99:{31,31}]
    node valtrain_18 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 99:{31,31}]
    node hi_lo_lo_hi = cat(valtrain_19, valtrain_18) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node valtrain_17 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 99:{31,31}]
    node valtrain_16 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 99:{31,31}]
    node hi_lo_lo_lo = cat(valtrain_17, valtrain_16) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node hi_lo_lo = cat(hi_lo_lo_hi, hi_lo_lo_lo) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node hi_lo = cat(hi_lo_hi, hi_lo_lo) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node hi = cat(hi_hi, hi_lo) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node valtrain_15 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 99:{31,31}]
    node valtrain_14 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 99:{31,31}]
    node lo_hi_hi_hi = cat(valtrain_15, valtrain_14) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node valtrain_13 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 99:{31,31}]
    node valtrain_12 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 99:{31,31}]
    node lo_hi_hi_lo = cat(valtrain_13, valtrain_12) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node lo_hi_hi = cat(lo_hi_hi_hi, lo_hi_hi_lo) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node valtrain_11 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 99:{31,31}]
    node valtrain_10 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 99:{31,31}]
    node lo_hi_lo_hi = cat(valtrain_11, valtrain_10) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node valtrain_9 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 99:{31,31}]
    node valtrain_8 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 99:{31,31}]
    node lo_hi_lo_lo = cat(valtrain_9, valtrain_8) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node lo_hi_lo = cat(lo_hi_lo_hi, lo_hi_lo_lo) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node lo_hi = cat(lo_hi_hi, lo_hi_lo) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node valtrain_7 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 99:{31,31}]
    node valtrain_6 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 99:{31,31}]
    node lo_lo_hi_hi = cat(valtrain_7, valtrain_6) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node valtrain_5 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 99:{31,31}]
    node valtrain_4 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 99:{31,31}]
    node lo_lo_hi_lo = cat(valtrain_5, valtrain_4) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node lo_lo_hi = cat(lo_lo_hi_hi, lo_lo_hi_lo) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node valtrain_3 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 99:{31,31}]
    node valtrain_2 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 99:{31,31}]
    node lo_lo_lo_hi = cat(valtrain_3, valtrain_2) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node valtrain_1 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 99:{31,31}]
    node valtrain_0 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 99:{31,31}]
    node lo_lo_lo_lo = cat(valtrain_1, valtrain_0) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node lo_lo_lo = cat(lo_lo_lo_hi, lo_lo_lo_lo) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node lo_lo = cat(lo_lo_hi, lo_lo_lo) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node lo = cat(lo_hi, lo_lo) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node _T_14 = cat(hi, lo) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node _WIRE_2 = _T_14 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:{49,49}]
    node _T_15 = bits(_WIRE_2, 15, 0) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node _WIRE_1_0 = _T_15 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:{49,49}]
    node _T_31 = asUInt(UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 77:37]
    node _T_32 = asUInt(io_request_bits_pattern) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 77:37]
    node _T_33 = eq(_T_31, _T_32) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 77:37]
    node perLaneId_15_hi = cat(UInt<4>("ha"), UInt<8>("hf")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 109:30]
    node _perLaneId_15_T = cat(perLaneId_15_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 109:30]
    node perLaneId_15 = _perLaneId_15_T @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 107:32 109:24]
    node patternVec_15_0 = perLaneId_15 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 112:71 117:30]
    node perLaneId_14_hi = cat(UInt<4>("ha"), UInt<8>("he")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 109:30]
    node _perLaneId_14_T = cat(perLaneId_14_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 109:30]
    node perLaneId_14 = _perLaneId_14_T @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 107:32 109:24]
    node patternVec_14_0 = perLaneId_14 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 112:71 117:30]
    node hi_hi_hi_1 = cat(patternVec_15_0, patternVec_14_0) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:51]
    node perLaneId_13_hi = cat(UInt<4>("ha"), UInt<8>("hd")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 109:30]
    node _perLaneId_13_T = cat(perLaneId_13_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 109:30]
    node perLaneId_13 = _perLaneId_13_T @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 107:32 109:24]
    node patternVec_13_0 = perLaneId_13 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 112:71 117:30]
    node perLaneId_12_hi = cat(UInt<4>("ha"), UInt<8>("hc")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 109:30]
    node _perLaneId_12_T = cat(perLaneId_12_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 109:30]
    node perLaneId_12 = _perLaneId_12_T @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 107:32 109:24]
    node patternVec_12_0 = perLaneId_12 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 112:71 117:30]
    node hi_hi_lo_1 = cat(patternVec_13_0, patternVec_12_0) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:51]
    node hi_hi_1 = cat(hi_hi_hi_1, hi_hi_lo_1) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:51]
    node perLaneId_11_hi = cat(UInt<4>("ha"), UInt<8>("hb")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 109:30]
    node _perLaneId_11_T = cat(perLaneId_11_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 109:30]
    node perLaneId_11 = _perLaneId_11_T @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 107:32 109:24]
    node patternVec_11_0 = perLaneId_11 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 112:71 117:30]
    node perLaneId_10_hi = cat(UInt<4>("ha"), UInt<8>("ha")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 109:30]
    node _perLaneId_10_T = cat(perLaneId_10_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 109:30]
    node perLaneId_10 = _perLaneId_10_T @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 107:32 109:24]
    node patternVec_10_0 = perLaneId_10 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 112:71 117:30]
    node hi_lo_hi_1 = cat(patternVec_11_0, patternVec_10_0) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:51]
    node perLaneId_9_hi = cat(UInt<4>("ha"), UInt<8>("h9")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 109:30]
    node _perLaneId_9_T = cat(perLaneId_9_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 109:30]
    node perLaneId_9 = _perLaneId_9_T @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 107:32 109:24]
    node patternVec_9_0 = perLaneId_9 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 112:71 117:30]
    node perLaneId_8_hi = cat(UInt<4>("ha"), UInt<8>("h8")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 109:30]
    node _perLaneId_8_T = cat(perLaneId_8_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 109:30]
    node perLaneId_8 = _perLaneId_8_T @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 107:32 109:24]
    node patternVec_8_0 = perLaneId_8 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 112:71 117:30]
    node hi_lo_lo_1 = cat(patternVec_9_0, patternVec_8_0) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:51]
    node hi_lo_1 = cat(hi_lo_hi_1, hi_lo_lo_1) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:51]
    node hi_1 = cat(hi_hi_1, hi_lo_1) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:51]
    node perLaneId_7_hi = cat(UInt<4>("ha"), UInt<8>("h7")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 109:30]
    node _perLaneId_7_T = cat(perLaneId_7_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 109:30]
    node perLaneId_7 = _perLaneId_7_T @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 107:32 109:24]
    node patternVec_7_0 = perLaneId_7 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 112:71 117:30]
    node perLaneId_6_hi = cat(UInt<4>("ha"), UInt<8>("h6")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 109:30]
    node _perLaneId_6_T = cat(perLaneId_6_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 109:30]
    node perLaneId_6 = _perLaneId_6_T @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 107:32 109:24]
    node patternVec_6_0 = perLaneId_6 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 112:71 117:30]
    node lo_hi_hi_1 = cat(patternVec_7_0, patternVec_6_0) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:51]
    node perLaneId_5_hi = cat(UInt<4>("ha"), UInt<8>("h5")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 109:30]
    node _perLaneId_5_T = cat(perLaneId_5_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 109:30]
    node perLaneId_5 = _perLaneId_5_T @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 107:32 109:24]
    node patternVec_5_0 = perLaneId_5 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 112:71 117:30]
    node perLaneId_4_hi = cat(UInt<4>("ha"), UInt<8>("h4")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 109:30]
    node _perLaneId_4_T = cat(perLaneId_4_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 109:30]
    node perLaneId_4 = _perLaneId_4_T @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 107:32 109:24]
    node patternVec_4_0 = perLaneId_4 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 112:71 117:30]
    node lo_hi_lo_1 = cat(patternVec_5_0, patternVec_4_0) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:51]
    node lo_hi_1 = cat(lo_hi_hi_1, lo_hi_lo_1) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:51]
    node perLaneId_3_hi = cat(UInt<4>("ha"), UInt<8>("h3")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 109:30]
    node _perLaneId_3_T = cat(perLaneId_3_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 109:30]
    node perLaneId_3 = _perLaneId_3_T @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 107:32 109:24]
    node patternVec_3_0 = perLaneId_3 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 112:71 117:30]
    node perLaneId_2_hi = cat(UInt<4>("ha"), UInt<8>("h2")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 109:30]
    node _perLaneId_2_T = cat(perLaneId_2_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 109:30]
    node perLaneId_2 = _perLaneId_2_T @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 107:32 109:24]
    node patternVec_2_0 = perLaneId_2 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 112:71 117:30]
    node lo_lo_hi_1 = cat(patternVec_3_0, patternVec_2_0) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:51]
    node perLaneId_1_hi = cat(UInt<4>("ha"), UInt<8>("h1")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 109:30]
    node _perLaneId_1_T = cat(perLaneId_1_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 109:30]
    node perLaneId_1 = _perLaneId_1_T @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 107:32 109:24]
    node patternVec_1_0 = perLaneId_1 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 112:71 117:30]
    node perLaneId_0_hi = cat(UInt<4>("ha"), UInt<8>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 109:30]
    node _perLaneId_0_T = cat(perLaneId_0_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 109:30]
    node perLaneId_0 = _perLaneId_0_T @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 107:32 109:24]
    node patternVec_0_0 = perLaneId_0 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 112:71 117:30]
    node lo_lo_lo_1 = cat(patternVec_1_0, patternVec_0_0) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:51]
    node lo_lo_1 = cat(lo_lo_hi_1, lo_lo_lo_1) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:51]
    node lo_1 = cat(lo_hi_1, lo_lo_1) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:51]
    node _T_34 = cat(hi_1, lo_1) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:51]
    node _WIRE_4 = _T_34 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:{51,51}]
    node _T_35 = bits(_WIRE_4, 15, 0) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:51]
    node _WIRE_3_0 = _T_35 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:{51,51}]
    node _GEN_27 = mux(_T_33, _WIRE_3_0, UInt<16>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:29 39:36 77:37]
    node _GEN_43 = mux(_T_13, _WIRE_1_0, _GEN_27) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:29 77:37]
    node _GEN_59 = mux(_T_10, lfsrPatternGenerator.io_data_out_0, _GEN_43) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 77:37 93:29]
    node _GEN_77 = mux(_T_7, UInt<16>("h0"), _GEN_59) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 39:36 77:37]
    node _GEN_95 = mux(writeInProgress, _GEN_77, UInt<16>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 76:25 39:36]
    node mbPatternToTransmit_0 = _GEN_95 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 39:36]
    node _GEN_6 = validif(_T_2, mbPatternToTransmit_0) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 52:19 54:22]
    node _T_16 = bits(_WIRE_2, 31, 16) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node _WIRE_1_1 = _T_16 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:{49,49}]
    node _T_36 = bits(_WIRE_4, 31, 16) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:51]
    node _WIRE_3_1 = _T_36 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:{51,51}]
    node _GEN_28 = mux(_T_33, _WIRE_3_1, UInt<16>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:29 39:36 77:37]
    node _GEN_44 = mux(_T_13, _WIRE_1_1, _GEN_28) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:29 77:37]
    node _GEN_60 = mux(_T_10, lfsrPatternGenerator.io_data_out_1, _GEN_44) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 77:37 93:29]
    node _GEN_78 = mux(_T_7, UInt<16>("h0"), _GEN_60) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 39:36 77:37]
    node _GEN_96 = mux(writeInProgress, _GEN_78, UInt<16>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 76:25 39:36]
    node mbPatternToTransmit_1 = _GEN_96 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 39:36]
    node _GEN_7 = validif(_T_2, mbPatternToTransmit_1) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 52:19 54:22]
    node _T_17 = bits(_WIRE_2, 47, 32) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node _WIRE_1_2 = _T_17 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:{49,49}]
    node _T_37 = bits(_WIRE_4, 47, 32) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:51]
    node _WIRE_3_2 = _T_37 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:{51,51}]
    node _GEN_29 = mux(_T_33, _WIRE_3_2, UInt<16>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:29 39:36 77:37]
    node _GEN_45 = mux(_T_13, _WIRE_1_2, _GEN_29) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:29 77:37]
    node _GEN_61 = mux(_T_10, lfsrPatternGenerator.io_data_out_2, _GEN_45) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 77:37 93:29]
    node _GEN_79 = mux(_T_7, UInt<16>("h0"), _GEN_61) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 39:36 77:37]
    node _GEN_97 = mux(writeInProgress, _GEN_79, UInt<16>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 76:25 39:36]
    node mbPatternToTransmit_2 = _GEN_97 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 39:36]
    node _GEN_8 = validif(_T_2, mbPatternToTransmit_2) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 52:19 54:22]
    node _T_18 = bits(_WIRE_2, 63, 48) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node _WIRE_1_3 = _T_18 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:{49,49}]
    node _T_38 = bits(_WIRE_4, 63, 48) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:51]
    node _WIRE_3_3 = _T_38 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:{51,51}]
    node _GEN_30 = mux(_T_33, _WIRE_3_3, UInt<16>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:29 39:36 77:37]
    node _GEN_46 = mux(_T_13, _WIRE_1_3, _GEN_30) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:29 77:37]
    node _GEN_62 = mux(_T_10, lfsrPatternGenerator.io_data_out_3, _GEN_46) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 77:37 93:29]
    node _GEN_80 = mux(_T_7, UInt<16>("h0"), _GEN_62) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 39:36 77:37]
    node _GEN_98 = mux(writeInProgress, _GEN_80, UInt<16>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 76:25 39:36]
    node mbPatternToTransmit_3 = _GEN_98 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 39:36]
    node _GEN_9 = validif(_T_2, mbPatternToTransmit_3) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 52:19 54:22]
    node _T_19 = bits(_WIRE_2, 79, 64) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node _WIRE_1_4 = _T_19 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:{49,49}]
    node _T_39 = bits(_WIRE_4, 79, 64) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:51]
    node _WIRE_3_4 = _T_39 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:{51,51}]
    node _GEN_31 = mux(_T_33, _WIRE_3_4, UInt<16>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:29 39:36 77:37]
    node _GEN_47 = mux(_T_13, _WIRE_1_4, _GEN_31) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:29 77:37]
    node _GEN_63 = mux(_T_10, lfsrPatternGenerator.io_data_out_4, _GEN_47) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 77:37 93:29]
    node _GEN_81 = mux(_T_7, UInt<16>("h0"), _GEN_63) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 39:36 77:37]
    node _GEN_99 = mux(writeInProgress, _GEN_81, UInt<16>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 76:25 39:36]
    node mbPatternToTransmit_4 = _GEN_99 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 39:36]
    node _GEN_10 = validif(_T_2, mbPatternToTransmit_4) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 52:19 54:22]
    node _T_20 = bits(_WIRE_2, 95, 80) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node _WIRE_1_5 = _T_20 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:{49,49}]
    node _T_40 = bits(_WIRE_4, 95, 80) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:51]
    node _WIRE_3_5 = _T_40 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:{51,51}]
    node _GEN_32 = mux(_T_33, _WIRE_3_5, UInt<16>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:29 39:36 77:37]
    node _GEN_48 = mux(_T_13, _WIRE_1_5, _GEN_32) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:29 77:37]
    node _GEN_64 = mux(_T_10, lfsrPatternGenerator.io_data_out_5, _GEN_48) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 77:37 93:29]
    node _GEN_82 = mux(_T_7, UInt<16>("h0"), _GEN_64) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 39:36 77:37]
    node _GEN_100 = mux(writeInProgress, _GEN_82, UInt<16>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 76:25 39:36]
    node mbPatternToTransmit_5 = _GEN_100 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 39:36]
    node _GEN_11 = validif(_T_2, mbPatternToTransmit_5) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 52:19 54:22]
    node _T_21 = bits(_WIRE_2, 111, 96) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node _WIRE_1_6 = _T_21 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:{49,49}]
    node _T_41 = bits(_WIRE_4, 111, 96) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:51]
    node _WIRE_3_6 = _T_41 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:{51,51}]
    node _GEN_33 = mux(_T_33, _WIRE_3_6, UInt<16>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:29 39:36 77:37]
    node _GEN_49 = mux(_T_13, _WIRE_1_6, _GEN_33) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:29 77:37]
    node _GEN_65 = mux(_T_10, lfsrPatternGenerator.io_data_out_6, _GEN_49) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 77:37 93:29]
    node _GEN_83 = mux(_T_7, UInt<16>("h0"), _GEN_65) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 39:36 77:37]
    node _GEN_101 = mux(writeInProgress, _GEN_83, UInt<16>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 76:25 39:36]
    node mbPatternToTransmit_6 = _GEN_101 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 39:36]
    node _GEN_12 = validif(_T_2, mbPatternToTransmit_6) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 52:19 54:22]
    node _T_22 = bits(_WIRE_2, 127, 112) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node _WIRE_1_7 = _T_22 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:{49,49}]
    node _T_42 = bits(_WIRE_4, 127, 112) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:51]
    node _WIRE_3_7 = _T_42 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:{51,51}]
    node _GEN_34 = mux(_T_33, _WIRE_3_7, UInt<16>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:29 39:36 77:37]
    node _GEN_50 = mux(_T_13, _WIRE_1_7, _GEN_34) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:29 77:37]
    node _GEN_66 = mux(_T_10, lfsrPatternGenerator.io_data_out_7, _GEN_50) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 77:37 93:29]
    node _GEN_84 = mux(_T_7, UInt<16>("h0"), _GEN_66) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 39:36 77:37]
    node _GEN_102 = mux(writeInProgress, _GEN_84, UInt<16>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 76:25 39:36]
    node mbPatternToTransmit_7 = _GEN_102 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 39:36]
    node _GEN_13 = validif(_T_2, mbPatternToTransmit_7) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 52:19 54:22]
    node _T_23 = bits(_WIRE_2, 143, 128) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node _WIRE_1_8 = _T_23 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:{49,49}]
    node _T_43 = bits(_WIRE_4, 143, 128) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:51]
    node _WIRE_3_8 = _T_43 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:{51,51}]
    node _GEN_35 = mux(_T_33, _WIRE_3_8, UInt<16>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:29 39:36 77:37]
    node _GEN_51 = mux(_T_13, _WIRE_1_8, _GEN_35) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:29 77:37]
    node _GEN_67 = mux(_T_10, lfsrPatternGenerator.io_data_out_8, _GEN_51) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 77:37 93:29]
    node _GEN_85 = mux(_T_7, UInt<16>("h0"), _GEN_67) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 39:36 77:37]
    node _GEN_103 = mux(writeInProgress, _GEN_85, UInt<16>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 76:25 39:36]
    node mbPatternToTransmit_8 = _GEN_103 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 39:36]
    node _GEN_14 = validif(_T_2, mbPatternToTransmit_8) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 52:19 54:22]
    node _T_24 = bits(_WIRE_2, 159, 144) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node _WIRE_1_9 = _T_24 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:{49,49}]
    node _T_44 = bits(_WIRE_4, 159, 144) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:51]
    node _WIRE_3_9 = _T_44 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:{51,51}]
    node _GEN_36 = mux(_T_33, _WIRE_3_9, UInt<16>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:29 39:36 77:37]
    node _GEN_52 = mux(_T_13, _WIRE_1_9, _GEN_36) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:29 77:37]
    node _GEN_68 = mux(_T_10, lfsrPatternGenerator.io_data_out_9, _GEN_52) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 77:37 93:29]
    node _GEN_86 = mux(_T_7, UInt<16>("h0"), _GEN_68) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 39:36 77:37]
    node _GEN_104 = mux(writeInProgress, _GEN_86, UInt<16>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 76:25 39:36]
    node mbPatternToTransmit_9 = _GEN_104 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 39:36]
    node _GEN_15 = validif(_T_2, mbPatternToTransmit_9) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 52:19 54:22]
    node _T_25 = bits(_WIRE_2, 175, 160) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node _WIRE_1_10 = _T_25 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:{49,49}]
    node _T_45 = bits(_WIRE_4, 175, 160) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:51]
    node _WIRE_3_10 = _T_45 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:{51,51}]
    node _GEN_37 = mux(_T_33, _WIRE_3_10, UInt<16>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:29 39:36 77:37]
    node _GEN_53 = mux(_T_13, _WIRE_1_10, _GEN_37) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:29 77:37]
    node _GEN_69 = mux(_T_10, lfsrPatternGenerator.io_data_out_10, _GEN_53) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 77:37 93:29]
    node _GEN_87 = mux(_T_7, UInt<16>("h0"), _GEN_69) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 39:36 77:37]
    node _GEN_105 = mux(writeInProgress, _GEN_87, UInt<16>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 76:25 39:36]
    node mbPatternToTransmit_10 = _GEN_105 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 39:36]
    node _GEN_16 = validif(_T_2, mbPatternToTransmit_10) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 52:19 54:22]
    node _T_26 = bits(_WIRE_2, 191, 176) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node _WIRE_1_11 = _T_26 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:{49,49}]
    node _T_46 = bits(_WIRE_4, 191, 176) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:51]
    node _WIRE_3_11 = _T_46 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:{51,51}]
    node _GEN_38 = mux(_T_33, _WIRE_3_11, UInt<16>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:29 39:36 77:37]
    node _GEN_54 = mux(_T_13, _WIRE_1_11, _GEN_38) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:29 77:37]
    node _GEN_70 = mux(_T_10, lfsrPatternGenerator.io_data_out_11, _GEN_54) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 77:37 93:29]
    node _GEN_88 = mux(_T_7, UInt<16>("h0"), _GEN_70) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 39:36 77:37]
    node _GEN_106 = mux(writeInProgress, _GEN_88, UInt<16>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 76:25 39:36]
    node mbPatternToTransmit_11 = _GEN_106 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 39:36]
    node _GEN_17 = validif(_T_2, mbPatternToTransmit_11) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 52:19 54:22]
    node _T_27 = bits(_WIRE_2, 207, 192) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node _WIRE_1_12 = _T_27 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:{49,49}]
    node _T_47 = bits(_WIRE_4, 207, 192) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:51]
    node _WIRE_3_12 = _T_47 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:{51,51}]
    node _GEN_39 = mux(_T_33, _WIRE_3_12, UInt<16>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:29 39:36 77:37]
    node _GEN_55 = mux(_T_13, _WIRE_1_12, _GEN_39) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:29 77:37]
    node _GEN_71 = mux(_T_10, lfsrPatternGenerator.io_data_out_12, _GEN_55) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 77:37 93:29]
    node _GEN_89 = mux(_T_7, UInt<16>("h0"), _GEN_71) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 39:36 77:37]
    node _GEN_107 = mux(writeInProgress, _GEN_89, UInt<16>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 76:25 39:36]
    node mbPatternToTransmit_12 = _GEN_107 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 39:36]
    node _GEN_18 = validif(_T_2, mbPatternToTransmit_12) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 52:19 54:22]
    node _T_28 = bits(_WIRE_2, 223, 208) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node _WIRE_1_13 = _T_28 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:{49,49}]
    node _T_48 = bits(_WIRE_4, 223, 208) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:51]
    node _WIRE_3_13 = _T_48 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:{51,51}]
    node _GEN_40 = mux(_T_33, _WIRE_3_13, UInt<16>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:29 39:36 77:37]
    node _GEN_56 = mux(_T_13, _WIRE_1_13, _GEN_40) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:29 77:37]
    node _GEN_72 = mux(_T_10, lfsrPatternGenerator.io_data_out_13, _GEN_56) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 77:37 93:29]
    node _GEN_90 = mux(_T_7, UInt<16>("h0"), _GEN_72) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 39:36 77:37]
    node _GEN_108 = mux(writeInProgress, _GEN_90, UInt<16>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 76:25 39:36]
    node mbPatternToTransmit_13 = _GEN_108 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 39:36]
    node _GEN_19 = validif(_T_2, mbPatternToTransmit_13) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 52:19 54:22]
    node _T_29 = bits(_WIRE_2, 239, 224) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node _WIRE_1_14 = _T_29 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:{49,49}]
    node _T_49 = bits(_WIRE_4, 239, 224) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:51]
    node _WIRE_3_14 = _T_49 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:{51,51}]
    node _GEN_41 = mux(_T_33, _WIRE_3_14, UInt<16>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:29 39:36 77:37]
    node _GEN_57 = mux(_T_13, _WIRE_1_14, _GEN_41) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:29 77:37]
    node _GEN_73 = mux(_T_10, lfsrPatternGenerator.io_data_out_14, _GEN_57) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 77:37 93:29]
    node _GEN_91 = mux(_T_7, UInt<16>("h0"), _GEN_73) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 39:36 77:37]
    node _GEN_109 = mux(writeInProgress, _GEN_91, UInt<16>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 76:25 39:36]
    node mbPatternToTransmit_14 = _GEN_109 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 39:36]
    node _GEN_20 = validif(_T_2, mbPatternToTransmit_14) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 52:19 54:22]
    node _T_30 = bits(_WIRE_2, 255, 240) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:49]
    node _WIRE_1_15 = _T_30 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:{49,49}]
    node _T_50 = bits(_WIRE_4, 255, 240) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:51]
    node _WIRE_3_15 = _T_50 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:{51,51}]
    node _GEN_42 = mux(_T_33, _WIRE_3_15, UInt<16>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 120:29 39:36 77:37]
    node _GEN_58 = mux(_T_13, _WIRE_1_15, _GEN_42) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 104:29 77:37]
    node _GEN_74 = mux(_T_10, lfsrPatternGenerator.io_data_out_15, _GEN_58) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 77:37 93:29]
    node _GEN_92 = mux(_T_7, UInt<16>("h0"), _GEN_74) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 39:36 77:37]
    node _GEN_110 = mux(writeInProgress, _GEN_92, UInt<16>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 76:25 39:36]
    node mbPatternToTransmit_15 = _GEN_110 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 39:36]
    node _GEN_21 = validif(_T_2, mbPatternToTransmit_15) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 52:19 54:22]
    node _GEN_22 = mux(_T_2, _GEN_1, _GEN_3) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 52:19]
    node _GEN_23 = mux(_T_2, _GEN_2, _GEN_4) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 52:19]
    node _GEN_24 = mux(_T_2, UInt<1>("h0"), writeInProgress) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 52:19 src/main/scala/chisel3/util/Decoupled.scala 67:20 generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 60:23]
    node _GEN_76 = mux(_T_7, UInt<128>("haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa"), UInt<128>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 77:37 90:29 35:37]
    node _GEN_94 = mux(writeInProgress, _GEN_76, UInt<128>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 76:25 35:37]
    node sbPatternToTransmit = _GEN_94 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 35:37]
    node _GEN_25 = validif(eq(_T_2, UInt<1>("h0")), sbPatternToTransmit) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 52:19 61:22]
    node patternWritten = _GEN_23 @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 45:32]
    node _GEN_26 = mux(patternWritten, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 94:30 74:33 95:41]
    node _GEN_75 = mux(_T_10, _GEN_26, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 74:33 77:37]
    node _GEN_93 = mux(_T_7, UInt<1>("h0"), _GEN_75) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 74:33 77:37]
    node _GEN_111 = mux(writeInProgress, _GEN_93, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 76:25 74:33]
    node _WIRE__0 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 73:{45,45}]
    node _WIRE__1 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 73:{45,45}]
    node _WIRE__2 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 73:{45,45}]
    node _WIRE__3 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 73:{45,45}]
    node _WIRE__4 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 73:{45,45}]
    node _WIRE__5 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 73:{45,45}]
    node _WIRE__6 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 73:{45,45}]
    node _WIRE__7 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 73:{45,45}]
    node _WIRE__8 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 73:{45,45}]
    node _WIRE__9 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 73:{45,45}]
    node _WIRE__10 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 73:{45,45}]
    node _WIRE__11 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 73:{45,45}]
    node _WIRE__12 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 73:{45,45}]
    node _WIRE__13 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 73:{45,45}]
    node _WIRE__14 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 73:{45,45}]
    node _WIRE__15 = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 73:{45,45}]
    io_resp_complete <= _io_resp_complete_T @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 44:20]
    io_resp_inProgress <= writeInProgress @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 30:22]
    io_sbTxData_valid <= _GEN_24
    io_sbTxData_bits <= _GEN_25
    io_mbTxData_valid <= _GEN_5
    io_mbTxData_bits_0 <= _GEN_6
    io_mbTxData_bits_1 <= _GEN_7
    io_mbTxData_bits_2 <= _GEN_8
    io_mbTxData_bits_3 <= _GEN_9
    io_mbTxData_bits_4 <= _GEN_10
    io_mbTxData_bits_5 <= _GEN_11
    io_mbTxData_bits_6 <= _GEN_12
    io_mbTxData_bits_7 <= _GEN_13
    io_mbTxData_bits_8 <= _GEN_14
    io_mbTxData_bits_9 <= _GEN_15
    io_mbTxData_bits_10 <= _GEN_16
    io_mbTxData_bits_11 <= _GEN_17
    io_mbTxData_bits_12 <= _GEN_18
    io_mbTxData_bits_13 <= _GEN_19
    io_mbTxData_bits_14 <= _GEN_20
    io_mbTxData_bits_15 <= _GEN_21
    writeInProgress <= mux(reset, UInt<1>("h0"), _GEN_0) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 29:{40,40}]
    patternWrittenCount <= mux(reset, UInt<11>("h0"), _GEN_22) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 43:{36,36}]
    lfsrPatternGenerator.clock <= clock
    lfsrPatternGenerator.reset <= reset
    lfsrPatternGenerator.io_data_in_0 <= pad(_WIRE__0, 16) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 73:35]
    lfsrPatternGenerator.io_data_in_1 <= pad(_WIRE__1, 16) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 73:35]
    lfsrPatternGenerator.io_data_in_2 <= pad(_WIRE__2, 16) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 73:35]
    lfsrPatternGenerator.io_data_in_3 <= pad(_WIRE__3, 16) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 73:35]
    lfsrPatternGenerator.io_data_in_4 <= pad(_WIRE__4, 16) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 73:35]
    lfsrPatternGenerator.io_data_in_5 <= pad(_WIRE__5, 16) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 73:35]
    lfsrPatternGenerator.io_data_in_6 <= pad(_WIRE__6, 16) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 73:35]
    lfsrPatternGenerator.io_data_in_7 <= pad(_WIRE__7, 16) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 73:35]
    lfsrPatternGenerator.io_data_in_8 <= pad(_WIRE__8, 16) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 73:35]
    lfsrPatternGenerator.io_data_in_9 <= pad(_WIRE__9, 16) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 73:35]
    lfsrPatternGenerator.io_data_in_10 <= pad(_WIRE__10, 16) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 73:35]
    lfsrPatternGenerator.io_data_in_11 <= pad(_WIRE__11, 16) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 73:35]
    lfsrPatternGenerator.io_data_in_12 <= pad(_WIRE__12, 16) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 73:35]
    lfsrPatternGenerator.io_data_in_13 <= pad(_WIRE__13, 16) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 73:35]
    lfsrPatternGenerator.io_data_in_14 <= pad(_WIRE__14, 16) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 73:35]
    lfsrPatternGenerator.io_data_in_15 <= pad(_WIRE__15, 16) @[generators/uciedigital/src/main/scala/logphy/PatternWriter.scala 73:35]
    lfsrPatternGenerator.io_valid <= _GEN_111

  module ErrorCounter : @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 9:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 9:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 9:7]
    input io_req_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    input io_req_bits_pattern : UInt<2> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    input io_req_bits_input_0 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    input io_req_bits_input_1 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    input io_req_bits_input_2 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    input io_req_bits_input_3 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    input io_req_bits_input_4 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    input io_req_bits_input_5 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    input io_req_bits_input_6 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    input io_req_bits_input_7 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    input io_req_bits_input_8 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    input io_req_bits_input_9 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    input io_req_bits_input_10 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    input io_req_bits_input_11 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    input io_req_bits_input_12 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    input io_req_bits_input_13 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    input io_req_bits_input_14 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    input io_req_bits_input_15 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    output io_errorCount_0 : UInt<5> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    output io_errorCount_1 : UInt<5> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    output io_errorCount_2 : UInt<5> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    output io_errorCount_3 : UInt<5> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    output io_errorCount_4 : UInt<5> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    output io_errorCount_5 : UInt<5> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    output io_errorCount_6 : UInt<5> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    output io_errorCount_7 : UInt<5> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    output io_errorCount_8 : UInt<5> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    output io_errorCount_9 : UInt<5> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    output io_errorCount_10 : UInt<5> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    output io_errorCount_11 : UInt<5> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    output io_errorCount_12 : UInt<5> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    output io_errorCount_13 : UInt<5> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    output io_errorCount_14 : UInt<5> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]
    output io_errorCount_15 : UInt<5> @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 11:14]

    inst lfsr of UCIeScrambler @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 23:20]
    node _lfsr_io_valid_T = eq(io_req_bits_pattern, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 27:56]
    node _lfsr_io_valid_T_1 = and(io_req_valid, _lfsr_io_valid_T) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 27:33]
    node _T = asUInt(UInt<2>("h3")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31]
    node _T_1 = asUInt(io_req_bits_pattern) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31]
    node _T_2 = eq(_T, _T_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31]
    node _T_3 = eq(io_req_valid, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 41:14]
    node _T_4 = asUInt(reset) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 41:13]
    node _T_5 = eq(_T_4, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 41:13]
    node _T_6 = eq(_T_3, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 41:13]
    node _T_7 = asUInt(UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31]
    node _T_8 = asUInt(io_req_bits_pattern) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31]
    node _T_9 = eq(_T_7, _T_8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31]
    node _T_10 = asUInt(UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31]
    node _T_11 = asUInt(io_req_bits_pattern) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31]
    node _T_12 = eq(_T_10, _T_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31]
    node perLaneId_0_hi = cat(UInt<4>("ha"), UInt<8>("h0")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node _perLaneId_0_T = cat(perLaneId_0_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node perLaneId_1_hi = cat(UInt<4>("ha"), UInt<8>("h1")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node _perLaneId_1_T = cat(perLaneId_1_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node perLaneId_2_hi = cat(UInt<4>("ha"), UInt<8>("h2")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node _perLaneId_2_T = cat(perLaneId_2_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node perLaneId_3_hi = cat(UInt<4>("ha"), UInt<8>("h3")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node _perLaneId_3_T = cat(perLaneId_3_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node perLaneId_4_hi = cat(UInt<4>("ha"), UInt<8>("h4")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node _perLaneId_4_T = cat(perLaneId_4_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node perLaneId_5_hi = cat(UInt<4>("ha"), UInt<8>("h5")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node _perLaneId_5_T = cat(perLaneId_5_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node perLaneId_6_hi = cat(UInt<4>("ha"), UInt<8>("h6")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node _perLaneId_6_T = cat(perLaneId_6_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node perLaneId_7_hi = cat(UInt<4>("ha"), UInt<8>("h7")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node _perLaneId_7_T = cat(perLaneId_7_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node perLaneId_8_hi = cat(UInt<4>("ha"), UInt<8>("h8")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node _perLaneId_8_T = cat(perLaneId_8_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node perLaneId_9_hi = cat(UInt<4>("ha"), UInt<8>("h9")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node _perLaneId_9_T = cat(perLaneId_9_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node perLaneId_10_hi = cat(UInt<4>("ha"), UInt<8>("ha")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node _perLaneId_10_T = cat(perLaneId_10_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node perLaneId_11_hi = cat(UInt<4>("ha"), UInt<8>("hb")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node _perLaneId_11_T = cat(perLaneId_11_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node perLaneId_12_hi = cat(UInt<4>("ha"), UInt<8>("hc")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node _perLaneId_12_T = cat(perLaneId_12_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node perLaneId_13_hi = cat(UInt<4>("ha"), UInt<8>("hd")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node _perLaneId_13_T = cat(perLaneId_13_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node perLaneId_14_hi = cat(UInt<4>("ha"), UInt<8>("he")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node _perLaneId_14_T = cat(perLaneId_14_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node perLaneId_15_hi = cat(UInt<4>("ha"), UInt<8>("hf")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node _perLaneId_15_T = cat(perLaneId_15_hi, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 49:28]
    node perLaneId_1 = _perLaneId_1_T @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 47:30 49:22]
    node patternVec_1_0 = perLaneId_1 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 52:69 57:28]
    node perLaneId_0 = _perLaneId_0_T @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 47:30 49:22]
    node patternVec_0_0 = perLaneId_0 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 52:69 57:28]
    node lo_lo_lo = cat(patternVec_1_0, patternVec_0_0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node perLaneId_3 = _perLaneId_3_T @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 47:30 49:22]
    node patternVec_3_0 = perLaneId_3 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 52:69 57:28]
    node perLaneId_2 = _perLaneId_2_T @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 47:30 49:22]
    node patternVec_2_0 = perLaneId_2 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 52:69 57:28]
    node lo_lo_hi = cat(patternVec_3_0, patternVec_2_0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node lo_lo = cat(lo_lo_hi, lo_lo_lo) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node perLaneId_5 = _perLaneId_5_T @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 47:30 49:22]
    node patternVec_5_0 = perLaneId_5 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 52:69 57:28]
    node perLaneId_4 = _perLaneId_4_T @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 47:30 49:22]
    node patternVec_4_0 = perLaneId_4 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 52:69 57:28]
    node lo_hi_lo = cat(patternVec_5_0, patternVec_4_0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node perLaneId_7 = _perLaneId_7_T @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 47:30 49:22]
    node patternVec_7_0 = perLaneId_7 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 52:69 57:28]
    node perLaneId_6 = _perLaneId_6_T @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 47:30 49:22]
    node patternVec_6_0 = perLaneId_6 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 52:69 57:28]
    node lo_hi_hi = cat(patternVec_7_0, patternVec_6_0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node lo_hi = cat(lo_hi_hi, lo_hi_lo) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node lo = cat(lo_hi, lo_lo) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node perLaneId_9 = _perLaneId_9_T @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 47:30 49:22]
    node patternVec_9_0 = perLaneId_9 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 52:69 57:28]
    node perLaneId_8 = _perLaneId_8_T @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 47:30 49:22]
    node patternVec_8_0 = perLaneId_8 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 52:69 57:28]
    node hi_lo_lo = cat(patternVec_9_0, patternVec_8_0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node perLaneId_11 = _perLaneId_11_T @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 47:30 49:22]
    node patternVec_11_0 = perLaneId_11 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 52:69 57:28]
    node perLaneId_10 = _perLaneId_10_T @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 47:30 49:22]
    node patternVec_10_0 = perLaneId_10 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 52:69 57:28]
    node hi_lo_hi = cat(patternVec_11_0, patternVec_10_0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node hi_lo = cat(hi_lo_hi, hi_lo_lo) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node perLaneId_13 = _perLaneId_13_T @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 47:30 49:22]
    node patternVec_13_0 = perLaneId_13 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 52:69 57:28]
    node perLaneId_12 = _perLaneId_12_T @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 47:30 49:22]
    node patternVec_12_0 = perLaneId_12 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 52:69 57:28]
    node hi_hi_lo = cat(patternVec_13_0, patternVec_12_0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node perLaneId_15 = _perLaneId_15_T @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 47:30 49:22]
    node patternVec_15_0 = perLaneId_15 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 52:69 57:28]
    node perLaneId_14 = _perLaneId_14_T @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 47:30 49:22]
    node patternVec_14_0 = perLaneId_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 52:69 57:28]
    node hi_hi_hi = cat(patternVec_15_0, patternVec_14_0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node hi_hi = cat(hi_hi_hi, hi_hi_lo) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node hi = cat(hi_hi, hi_lo) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node _T_13 = cat(hi, lo) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node _WIRE_2 = _T_13 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:{38,38}]
    node _T_14 = bits(_WIRE_2, 15, 0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node _T_15 = bits(_WIRE_2, 31, 16) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node _T_16 = bits(_WIRE_2, 47, 32) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node _T_17 = bits(_WIRE_2, 63, 48) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node _T_18 = bits(_WIRE_2, 79, 64) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node _T_19 = bits(_WIRE_2, 95, 80) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node _T_20 = bits(_WIRE_2, 111, 96) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node _T_21 = bits(_WIRE_2, 127, 112) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node _T_22 = bits(_WIRE_2, 143, 128) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node _T_23 = bits(_WIRE_2, 159, 144) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node _T_24 = bits(_WIRE_2, 175, 160) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node _T_25 = bits(_WIRE_2, 191, 176) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node _T_26 = bits(_WIRE_2, 207, 192) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node _T_27 = bits(_WIRE_2, 223, 208) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node _T_28 = bits(_WIRE_2, 239, 224) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node _T_29 = bits(_WIRE_2, 255, 240) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:38]
    node _T_30 = asUInt(UInt<2>("h2")) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31]
    node _T_31 = asUInt(io_req_bits_pattern) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31]
    node _T_32 = eq(_T_30, _T_31) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31]
    node valtrain_1 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node valtrain_0 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node lo_lo_lo_lo = cat(valtrain_1, valtrain_0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node valtrain_3 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node valtrain_2 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node lo_lo_lo_hi = cat(valtrain_3, valtrain_2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node lo_lo_lo_1 = cat(lo_lo_lo_hi, lo_lo_lo_lo) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node valtrain_5 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node valtrain_4 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node lo_lo_hi_lo = cat(valtrain_5, valtrain_4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node valtrain_7 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node valtrain_6 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node lo_lo_hi_hi = cat(valtrain_7, valtrain_6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node lo_lo_hi_1 = cat(lo_lo_hi_hi, lo_lo_hi_lo) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node lo_lo_1 = cat(lo_lo_hi_1, lo_lo_lo_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node valtrain_9 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node valtrain_8 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node lo_hi_lo_lo = cat(valtrain_9, valtrain_8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node valtrain_11 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node valtrain_10 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node lo_hi_lo_hi = cat(valtrain_11, valtrain_10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node lo_hi_lo_1 = cat(lo_hi_lo_hi, lo_hi_lo_lo) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node valtrain_13 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node valtrain_12 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node lo_hi_hi_lo = cat(valtrain_13, valtrain_12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node valtrain_15 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node valtrain_14 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node lo_hi_hi_hi = cat(valtrain_15, valtrain_14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node lo_hi_hi_1 = cat(lo_hi_hi_hi, lo_hi_hi_lo) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node lo_hi_1 = cat(lo_hi_hi_1, lo_hi_lo_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node lo_1 = cat(lo_hi_1, lo_lo_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node valtrain_17 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node valtrain_16 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node hi_lo_lo_lo = cat(valtrain_17, valtrain_16) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node valtrain_19 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node valtrain_18 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node hi_lo_lo_hi = cat(valtrain_19, valtrain_18) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node hi_lo_lo_1 = cat(hi_lo_lo_hi, hi_lo_lo_lo) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node valtrain_21 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node valtrain_20 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node hi_lo_hi_lo = cat(valtrain_21, valtrain_20) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node valtrain_23 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node valtrain_22 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node hi_lo_hi_hi = cat(valtrain_23, valtrain_22) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node hi_lo_hi_1 = cat(hi_lo_hi_hi, hi_lo_hi_lo) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node hi_lo_1 = cat(hi_lo_hi_1, hi_lo_lo_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node valtrain_25 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node valtrain_24 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node hi_hi_lo_lo = cat(valtrain_25, valtrain_24) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node valtrain_27 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node valtrain_26 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node hi_hi_lo_hi = cat(valtrain_27, valtrain_26) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node hi_hi_lo_1 = cat(hi_hi_lo_hi, hi_hi_lo_lo) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node valtrain_29 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node valtrain_28 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node hi_hi_hi_lo = cat(valtrain_29, valtrain_28) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node valtrain_31 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node valtrain_30 = UInt<8>("hf0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 63:{29,29}]
    node hi_hi_hi_hi = cat(valtrain_31, valtrain_30) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node hi_hi_hi_1 = cat(hi_hi_hi_hi, hi_hi_hi_lo) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node hi_hi_1 = cat(hi_hi_hi_1, hi_hi_lo_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node hi_1 = cat(hi_hi_1, hi_lo_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node _T_33 = cat(hi_1, lo_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node _WIRE_4 = _T_33 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:{36,36}]
    node _T_34 = bits(_WIRE_4, 15, 0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node _T_35 = bits(_WIRE_4, 31, 16) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node _T_36 = bits(_WIRE_4, 47, 32) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node _T_37 = bits(_WIRE_4, 63, 48) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node _T_38 = bits(_WIRE_4, 79, 64) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node _T_39 = bits(_WIRE_4, 95, 80) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node _T_40 = bits(_WIRE_4, 111, 96) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node _T_41 = bits(_WIRE_4, 127, 112) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node _T_42 = bits(_WIRE_4, 143, 128) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node _T_43 = bits(_WIRE_4, 159, 144) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node _T_44 = bits(_WIRE_4, 175, 160) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node _T_45 = bits(_WIRE_4, 191, 176) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node _T_46 = bits(_WIRE_4, 207, 192) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node _T_47 = bits(_WIRE_4, 223, 208) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node _T_48 = bits(_WIRE_4, 239, 224) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node _T_49 = bits(_WIRE_4, 255, 240) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:36]
    node _WIRE_3_0 = _T_34 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:{36,36}]
    node _expected_WIRE_0 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 33:{12,12}]
    node _GEN_0 = mux(_T_32, _WIRE_3_0, _expected_WIRE_0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 68:16 32:26]
    node _WIRE_3_1 = _T_35 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:{36,36}]
    node _expected_WIRE_1 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 33:{12,12}]
    node _GEN_1 = mux(_T_32, _WIRE_3_1, _expected_WIRE_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 68:16 32:26]
    node _WIRE_3_2 = _T_36 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:{36,36}]
    node _expected_WIRE_2 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 33:{12,12}]
    node _GEN_2 = mux(_T_32, _WIRE_3_2, _expected_WIRE_2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 68:16 32:26]
    node _WIRE_3_3 = _T_37 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:{36,36}]
    node _expected_WIRE_3 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 33:{12,12}]
    node _GEN_3 = mux(_T_32, _WIRE_3_3, _expected_WIRE_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 68:16 32:26]
    node _WIRE_3_4 = _T_38 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:{36,36}]
    node _expected_WIRE_4 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 33:{12,12}]
    node _GEN_4 = mux(_T_32, _WIRE_3_4, _expected_WIRE_4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 68:16 32:26]
    node _WIRE_3_5 = _T_39 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:{36,36}]
    node _expected_WIRE_5 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 33:{12,12}]
    node _GEN_5 = mux(_T_32, _WIRE_3_5, _expected_WIRE_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 68:16 32:26]
    node _WIRE_3_6 = _T_40 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:{36,36}]
    node _expected_WIRE_6 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 33:{12,12}]
    node _GEN_6 = mux(_T_32, _WIRE_3_6, _expected_WIRE_6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 68:16 32:26]
    node _WIRE_3_7 = _T_41 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:{36,36}]
    node _expected_WIRE_7 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 33:{12,12}]
    node _GEN_7 = mux(_T_32, _WIRE_3_7, _expected_WIRE_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 68:16 32:26]
    node _WIRE_3_8 = _T_42 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:{36,36}]
    node _expected_WIRE_8 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 33:{12,12}]
    node _GEN_8 = mux(_T_32, _WIRE_3_8, _expected_WIRE_8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 68:16 32:26]
    node _WIRE_3_9 = _T_43 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:{36,36}]
    node _expected_WIRE_9 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 33:{12,12}]
    node _GEN_9 = mux(_T_32, _WIRE_3_9, _expected_WIRE_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 68:16 32:26]
    node _WIRE_3_10 = _T_44 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:{36,36}]
    node _expected_WIRE_10 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 33:{12,12}]
    node _GEN_10 = mux(_T_32, _WIRE_3_10, _expected_WIRE_10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 68:16 32:26]
    node _WIRE_3_11 = _T_45 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:{36,36}]
    node _expected_WIRE_11 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 33:{12,12}]
    node _GEN_11 = mux(_T_32, _WIRE_3_11, _expected_WIRE_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 68:16 32:26]
    node _WIRE_3_12 = _T_46 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:{36,36}]
    node _expected_WIRE_12 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 33:{12,12}]
    node _GEN_12 = mux(_T_32, _WIRE_3_12, _expected_WIRE_12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 68:16 32:26]
    node _WIRE_3_13 = _T_47 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:{36,36}]
    node _expected_WIRE_13 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 33:{12,12}]
    node _GEN_13 = mux(_T_32, _WIRE_3_13, _expected_WIRE_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 68:16 32:26]
    node _WIRE_3_14 = _T_48 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:{36,36}]
    node _expected_WIRE_14 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 33:{12,12}]
    node _GEN_14 = mux(_T_32, _WIRE_3_14, _expected_WIRE_14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 68:16 32:26]
    node _WIRE_3_15 = _T_49 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 68:{36,36}]
    node _expected_WIRE_15 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 33:{12,12}]
    node _GEN_15 = mux(_T_32, _WIRE_3_15, _expected_WIRE_15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 68:16 32:26]
    node _WIRE_1_0 = _T_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:{38,38}]
    node _GEN_16 = mux(_T_12, _WIRE_1_0, _GEN_0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 60:16]
    node _WIRE_1_1 = _T_15 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:{38,38}]
    node _GEN_17 = mux(_T_12, _WIRE_1_1, _GEN_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 60:16]
    node _WIRE_1_2 = _T_16 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:{38,38}]
    node _GEN_18 = mux(_T_12, _WIRE_1_2, _GEN_2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 60:16]
    node _WIRE_1_3 = _T_17 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:{38,38}]
    node _GEN_19 = mux(_T_12, _WIRE_1_3, _GEN_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 60:16]
    node _WIRE_1_4 = _T_18 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:{38,38}]
    node _GEN_20 = mux(_T_12, _WIRE_1_4, _GEN_4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 60:16]
    node _WIRE_1_5 = _T_19 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:{38,38}]
    node _GEN_21 = mux(_T_12, _WIRE_1_5, _GEN_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 60:16]
    node _WIRE_1_6 = _T_20 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:{38,38}]
    node _GEN_22 = mux(_T_12, _WIRE_1_6, _GEN_6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 60:16]
    node _WIRE_1_7 = _T_21 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:{38,38}]
    node _GEN_23 = mux(_T_12, _WIRE_1_7, _GEN_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 60:16]
    node _WIRE_1_8 = _T_22 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:{38,38}]
    node _GEN_24 = mux(_T_12, _WIRE_1_8, _GEN_8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 60:16]
    node _WIRE_1_9 = _T_23 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:{38,38}]
    node _GEN_25 = mux(_T_12, _WIRE_1_9, _GEN_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 60:16]
    node _WIRE_1_10 = _T_24 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:{38,38}]
    node _GEN_26 = mux(_T_12, _WIRE_1_10, _GEN_10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 60:16]
    node _WIRE_1_11 = _T_25 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:{38,38}]
    node _GEN_27 = mux(_T_12, _WIRE_1_11, _GEN_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 60:16]
    node _WIRE_1_12 = _T_26 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:{38,38}]
    node _GEN_28 = mux(_T_12, _WIRE_1_12, _GEN_12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 60:16]
    node _WIRE_1_13 = _T_27 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:{38,38}]
    node _GEN_29 = mux(_T_12, _WIRE_1_13, _GEN_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 60:16]
    node _WIRE_1_14 = _T_28 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:{38,38}]
    node _GEN_30 = mux(_T_12, _WIRE_1_14, _GEN_14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 60:16]
    node _WIRE_1_15 = _T_29 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 60:{38,38}]
    node _GEN_31 = mux(_T_12, _WIRE_1_15, _GEN_15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 60:16]
    node _GEN_32 = mux(_T_9, lfsr.io_data_out_0, _GEN_16) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 44:16]
    node _GEN_33 = mux(_T_9, lfsr.io_data_out_1, _GEN_17) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 44:16]
    node _GEN_34 = mux(_T_9, lfsr.io_data_out_2, _GEN_18) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 44:16]
    node _GEN_35 = mux(_T_9, lfsr.io_data_out_3, _GEN_19) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 44:16]
    node _GEN_36 = mux(_T_9, lfsr.io_data_out_4, _GEN_20) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 44:16]
    node _GEN_37 = mux(_T_9, lfsr.io_data_out_5, _GEN_21) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 44:16]
    node _GEN_38 = mux(_T_9, lfsr.io_data_out_6, _GEN_22) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 44:16]
    node _GEN_39 = mux(_T_9, lfsr.io_data_out_7, _GEN_23) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 44:16]
    node _GEN_40 = mux(_T_9, lfsr.io_data_out_8, _GEN_24) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 44:16]
    node _GEN_41 = mux(_T_9, lfsr.io_data_out_9, _GEN_25) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 44:16]
    node _GEN_42 = mux(_T_9, lfsr.io_data_out_10, _GEN_26) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 44:16]
    node _GEN_43 = mux(_T_9, lfsr.io_data_out_11, _GEN_27) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 44:16]
    node _GEN_44 = mux(_T_9, lfsr.io_data_out_12, _GEN_28) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 44:16]
    node _GEN_45 = mux(_T_9, lfsr.io_data_out_13, _GEN_29) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 44:16]
    node _GEN_46 = mux(_T_9, lfsr.io_data_out_14, _GEN_30) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 44:16]
    node _GEN_47 = mux(_T_9, lfsr.io_data_out_15, _GEN_31) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 39:31 44:16]
    node _GEN_48 = mux(_T_2, _expected_WIRE_0, _GEN_32) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26 39:31]
    node _GEN_49 = mux(_T_2, _expected_WIRE_1, _GEN_33) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26 39:31]
    node _GEN_50 = mux(_T_2, _expected_WIRE_2, _GEN_34) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26 39:31]
    node _GEN_51 = mux(_T_2, _expected_WIRE_3, _GEN_35) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26 39:31]
    node _GEN_52 = mux(_T_2, _expected_WIRE_4, _GEN_36) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26 39:31]
    node _GEN_53 = mux(_T_2, _expected_WIRE_5, _GEN_37) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26 39:31]
    node _GEN_54 = mux(_T_2, _expected_WIRE_6, _GEN_38) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26 39:31]
    node _GEN_55 = mux(_T_2, _expected_WIRE_7, _GEN_39) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26 39:31]
    node _GEN_56 = mux(_T_2, _expected_WIRE_8, _GEN_40) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26 39:31]
    node _GEN_57 = mux(_T_2, _expected_WIRE_9, _GEN_41) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26 39:31]
    node _GEN_58 = mux(_T_2, _expected_WIRE_10, _GEN_42) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26 39:31]
    node _GEN_59 = mux(_T_2, _expected_WIRE_11, _GEN_43) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26 39:31]
    node _GEN_60 = mux(_T_2, _expected_WIRE_12, _GEN_44) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26 39:31]
    node _GEN_61 = mux(_T_2, _expected_WIRE_13, _GEN_45) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26 39:31]
    node _GEN_62 = mux(_T_2, _expected_WIRE_14, _GEN_46) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26 39:31]
    node _GEN_63 = mux(_T_2, _expected_WIRE_15, _GEN_47) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26 39:31]
    node expected_0 = _GEN_48 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26]
    node _T_50 = xor(expected_0, io_req_bits_input_0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:32]
    node _WIRE_6 = _T_50 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node _T_51 = bits(_WIRE_6, 0, 0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_52 = bits(_WIRE_6, 1, 1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_53 = bits(_WIRE_6, 2, 2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_54 = bits(_WIRE_6, 3, 3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_55 = bits(_WIRE_6, 4, 4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_56 = bits(_WIRE_6, 5, 5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_57 = bits(_WIRE_6, 6, 6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_58 = bits(_WIRE_6, 7, 7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_59 = bits(_WIRE_6, 8, 8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_60 = bits(_WIRE_6, 9, 9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_61 = bits(_WIRE_6, 10, 10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_62 = bits(_WIRE_6, 11, 11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_63 = bits(_WIRE_6, 12, 12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_64 = bits(_WIRE_6, 13, 13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_65 = bits(_WIRE_6, 14, 14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_66 = bits(_WIRE_6, 15, 15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _WIRE_5_0 = _T_51 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_0_0 = _WIRE_5_0 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_5_1 = _T_52 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_0_1 = _WIRE_5_1 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_0_T = add(diffVec_0_0, diffVec_0_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_5_2 = _T_53 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_0_2 = _WIRE_5_2 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_5_3 = _T_54 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_0_3 = _WIRE_5_3 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_0_T_1 = add(diffVec_0_2, diffVec_0_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_5_4 = _T_55 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_0_4 = _WIRE_5_4 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_5_5 = _T_56 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_0_5 = _WIRE_5_5 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_0_T_2 = add(diffVec_0_4, diffVec_0_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_5_6 = _T_57 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_0_6 = _WIRE_5_6 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_5_7 = _T_58 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_0_7 = _WIRE_5_7 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_0_T_3 = add(diffVec_0_6, diffVec_0_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_5_8 = _T_59 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_0_8 = _WIRE_5_8 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_5_9 = _T_60 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_0_9 = _WIRE_5_9 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_0_T_4 = add(diffVec_0_8, diffVec_0_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_5_10 = _T_61 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_0_10 = _WIRE_5_10 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_5_11 = _T_62 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_0_11 = _WIRE_5_11 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_0_T_5 = add(diffVec_0_10, diffVec_0_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_5_12 = _T_63 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_0_12 = _WIRE_5_12 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_5_13 = _T_64 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_0_13 = _WIRE_5_13 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_0_T_6 = add(diffVec_0_12, diffVec_0_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_5_14 = _T_65 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_0_14 = _WIRE_5_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_5_15 = _T_66 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_0_15 = _WIRE_5_15 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_0_T_7 = add(diffVec_0_14, diffVec_0_15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_0_T_8 = add(_io_errorCount_0_T, _io_errorCount_0_T_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_0_T_9 = add(_io_errorCount_0_T_2, _io_errorCount_0_T_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_0_T_10 = add(_io_errorCount_0_T_4, _io_errorCount_0_T_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_0_T_11 = add(_io_errorCount_0_T_6, _io_errorCount_0_T_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_0_T_12 = add(_io_errorCount_0_T_8, _io_errorCount_0_T_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_0_T_13 = add(_io_errorCount_0_T_10, _io_errorCount_0_T_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_0_T_14 = add(_io_errorCount_0_T_12, _io_errorCount_0_T_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node expected_1 = _GEN_49 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26]
    node _T_67 = xor(expected_1, io_req_bits_input_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:32]
    node _WIRE_8 = _T_67 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node _T_68 = bits(_WIRE_8, 0, 0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_69 = bits(_WIRE_8, 1, 1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_70 = bits(_WIRE_8, 2, 2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_71 = bits(_WIRE_8, 3, 3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_72 = bits(_WIRE_8, 4, 4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_73 = bits(_WIRE_8, 5, 5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_74 = bits(_WIRE_8, 6, 6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_75 = bits(_WIRE_8, 7, 7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_76 = bits(_WIRE_8, 8, 8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_77 = bits(_WIRE_8, 9, 9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_78 = bits(_WIRE_8, 10, 10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_79 = bits(_WIRE_8, 11, 11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_80 = bits(_WIRE_8, 12, 12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_81 = bits(_WIRE_8, 13, 13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_82 = bits(_WIRE_8, 14, 14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_83 = bits(_WIRE_8, 15, 15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _WIRE_7_0 = _T_68 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_1_0 = _WIRE_7_0 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_7_1 = _T_69 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_1_1 = _WIRE_7_1 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_1_T = add(diffVec_1_0, diffVec_1_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_7_2 = _T_70 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_1_2 = _WIRE_7_2 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_7_3 = _T_71 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_1_3 = _WIRE_7_3 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_1_T_1 = add(diffVec_1_2, diffVec_1_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_7_4 = _T_72 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_1_4 = _WIRE_7_4 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_7_5 = _T_73 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_1_5 = _WIRE_7_5 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_1_T_2 = add(diffVec_1_4, diffVec_1_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_7_6 = _T_74 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_1_6 = _WIRE_7_6 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_7_7 = _T_75 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_1_7 = _WIRE_7_7 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_1_T_3 = add(diffVec_1_6, diffVec_1_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_7_8 = _T_76 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_1_8 = _WIRE_7_8 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_7_9 = _T_77 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_1_9 = _WIRE_7_9 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_1_T_4 = add(diffVec_1_8, diffVec_1_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_7_10 = _T_78 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_1_10 = _WIRE_7_10 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_7_11 = _T_79 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_1_11 = _WIRE_7_11 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_1_T_5 = add(diffVec_1_10, diffVec_1_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_7_12 = _T_80 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_1_12 = _WIRE_7_12 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_7_13 = _T_81 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_1_13 = _WIRE_7_13 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_1_T_6 = add(diffVec_1_12, diffVec_1_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_7_14 = _T_82 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_1_14 = _WIRE_7_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_7_15 = _T_83 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_1_15 = _WIRE_7_15 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_1_T_7 = add(diffVec_1_14, diffVec_1_15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_1_T_8 = add(_io_errorCount_1_T, _io_errorCount_1_T_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_1_T_9 = add(_io_errorCount_1_T_2, _io_errorCount_1_T_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_1_T_10 = add(_io_errorCount_1_T_4, _io_errorCount_1_T_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_1_T_11 = add(_io_errorCount_1_T_6, _io_errorCount_1_T_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_1_T_12 = add(_io_errorCount_1_T_8, _io_errorCount_1_T_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_1_T_13 = add(_io_errorCount_1_T_10, _io_errorCount_1_T_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_1_T_14 = add(_io_errorCount_1_T_12, _io_errorCount_1_T_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node expected_2 = _GEN_50 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26]
    node _T_84 = xor(expected_2, io_req_bits_input_2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:32]
    node _WIRE_10 = _T_84 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node _T_85 = bits(_WIRE_10, 0, 0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_86 = bits(_WIRE_10, 1, 1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_87 = bits(_WIRE_10, 2, 2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_88 = bits(_WIRE_10, 3, 3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_89 = bits(_WIRE_10, 4, 4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_90 = bits(_WIRE_10, 5, 5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_91 = bits(_WIRE_10, 6, 6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_92 = bits(_WIRE_10, 7, 7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_93 = bits(_WIRE_10, 8, 8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_94 = bits(_WIRE_10, 9, 9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_95 = bits(_WIRE_10, 10, 10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_96 = bits(_WIRE_10, 11, 11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_97 = bits(_WIRE_10, 12, 12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_98 = bits(_WIRE_10, 13, 13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_99 = bits(_WIRE_10, 14, 14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_100 = bits(_WIRE_10, 15, 15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _WIRE_9_0 = _T_85 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_2_0 = _WIRE_9_0 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_9_1 = _T_86 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_2_1 = _WIRE_9_1 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_2_T = add(diffVec_2_0, diffVec_2_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_9_2 = _T_87 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_2_2 = _WIRE_9_2 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_9_3 = _T_88 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_2_3 = _WIRE_9_3 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_2_T_1 = add(diffVec_2_2, diffVec_2_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_9_4 = _T_89 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_2_4 = _WIRE_9_4 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_9_5 = _T_90 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_2_5 = _WIRE_9_5 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_2_T_2 = add(diffVec_2_4, diffVec_2_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_9_6 = _T_91 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_2_6 = _WIRE_9_6 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_9_7 = _T_92 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_2_7 = _WIRE_9_7 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_2_T_3 = add(diffVec_2_6, diffVec_2_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_9_8 = _T_93 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_2_8 = _WIRE_9_8 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_9_9 = _T_94 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_2_9 = _WIRE_9_9 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_2_T_4 = add(diffVec_2_8, diffVec_2_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_9_10 = _T_95 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_2_10 = _WIRE_9_10 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_9_11 = _T_96 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_2_11 = _WIRE_9_11 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_2_T_5 = add(diffVec_2_10, diffVec_2_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_9_12 = _T_97 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_2_12 = _WIRE_9_12 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_9_13 = _T_98 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_2_13 = _WIRE_9_13 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_2_T_6 = add(diffVec_2_12, diffVec_2_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_9_14 = _T_99 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_2_14 = _WIRE_9_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_9_15 = _T_100 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_2_15 = _WIRE_9_15 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_2_T_7 = add(diffVec_2_14, diffVec_2_15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_2_T_8 = add(_io_errorCount_2_T, _io_errorCount_2_T_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_2_T_9 = add(_io_errorCount_2_T_2, _io_errorCount_2_T_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_2_T_10 = add(_io_errorCount_2_T_4, _io_errorCount_2_T_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_2_T_11 = add(_io_errorCount_2_T_6, _io_errorCount_2_T_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_2_T_12 = add(_io_errorCount_2_T_8, _io_errorCount_2_T_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_2_T_13 = add(_io_errorCount_2_T_10, _io_errorCount_2_T_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_2_T_14 = add(_io_errorCount_2_T_12, _io_errorCount_2_T_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node expected_3 = _GEN_51 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26]
    node _T_101 = xor(expected_3, io_req_bits_input_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:32]
    node _WIRE_12 = _T_101 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node _T_102 = bits(_WIRE_12, 0, 0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_103 = bits(_WIRE_12, 1, 1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_104 = bits(_WIRE_12, 2, 2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_105 = bits(_WIRE_12, 3, 3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_106 = bits(_WIRE_12, 4, 4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_107 = bits(_WIRE_12, 5, 5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_108 = bits(_WIRE_12, 6, 6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_109 = bits(_WIRE_12, 7, 7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_110 = bits(_WIRE_12, 8, 8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_111 = bits(_WIRE_12, 9, 9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_112 = bits(_WIRE_12, 10, 10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_113 = bits(_WIRE_12, 11, 11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_114 = bits(_WIRE_12, 12, 12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_115 = bits(_WIRE_12, 13, 13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_116 = bits(_WIRE_12, 14, 14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_117 = bits(_WIRE_12, 15, 15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _WIRE_11_0 = _T_102 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_3_0 = _WIRE_11_0 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_11_1 = _T_103 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_3_1 = _WIRE_11_1 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_3_T = add(diffVec_3_0, diffVec_3_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_11_2 = _T_104 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_3_2 = _WIRE_11_2 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_11_3 = _T_105 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_3_3 = _WIRE_11_3 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_3_T_1 = add(diffVec_3_2, diffVec_3_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_11_4 = _T_106 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_3_4 = _WIRE_11_4 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_11_5 = _T_107 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_3_5 = _WIRE_11_5 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_3_T_2 = add(diffVec_3_4, diffVec_3_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_11_6 = _T_108 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_3_6 = _WIRE_11_6 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_11_7 = _T_109 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_3_7 = _WIRE_11_7 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_3_T_3 = add(diffVec_3_6, diffVec_3_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_11_8 = _T_110 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_3_8 = _WIRE_11_8 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_11_9 = _T_111 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_3_9 = _WIRE_11_9 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_3_T_4 = add(diffVec_3_8, diffVec_3_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_11_10 = _T_112 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_3_10 = _WIRE_11_10 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_11_11 = _T_113 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_3_11 = _WIRE_11_11 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_3_T_5 = add(diffVec_3_10, diffVec_3_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_11_12 = _T_114 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_3_12 = _WIRE_11_12 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_11_13 = _T_115 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_3_13 = _WIRE_11_13 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_3_T_6 = add(diffVec_3_12, diffVec_3_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_11_14 = _T_116 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_3_14 = _WIRE_11_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_11_15 = _T_117 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_3_15 = _WIRE_11_15 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_3_T_7 = add(diffVec_3_14, diffVec_3_15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_3_T_8 = add(_io_errorCount_3_T, _io_errorCount_3_T_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_3_T_9 = add(_io_errorCount_3_T_2, _io_errorCount_3_T_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_3_T_10 = add(_io_errorCount_3_T_4, _io_errorCount_3_T_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_3_T_11 = add(_io_errorCount_3_T_6, _io_errorCount_3_T_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_3_T_12 = add(_io_errorCount_3_T_8, _io_errorCount_3_T_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_3_T_13 = add(_io_errorCount_3_T_10, _io_errorCount_3_T_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_3_T_14 = add(_io_errorCount_3_T_12, _io_errorCount_3_T_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node expected_4 = _GEN_52 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26]
    node _T_118 = xor(expected_4, io_req_bits_input_4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:32]
    node _WIRE_14 = _T_118 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node _T_119 = bits(_WIRE_14, 0, 0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_120 = bits(_WIRE_14, 1, 1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_121 = bits(_WIRE_14, 2, 2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_122 = bits(_WIRE_14, 3, 3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_123 = bits(_WIRE_14, 4, 4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_124 = bits(_WIRE_14, 5, 5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_125 = bits(_WIRE_14, 6, 6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_126 = bits(_WIRE_14, 7, 7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_127 = bits(_WIRE_14, 8, 8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_128 = bits(_WIRE_14, 9, 9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_129 = bits(_WIRE_14, 10, 10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_130 = bits(_WIRE_14, 11, 11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_131 = bits(_WIRE_14, 12, 12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_132 = bits(_WIRE_14, 13, 13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_133 = bits(_WIRE_14, 14, 14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_134 = bits(_WIRE_14, 15, 15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _WIRE_13_0 = _T_119 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_4_0 = _WIRE_13_0 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_13_1 = _T_120 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_4_1 = _WIRE_13_1 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_4_T = add(diffVec_4_0, diffVec_4_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_13_2 = _T_121 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_4_2 = _WIRE_13_2 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_13_3 = _T_122 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_4_3 = _WIRE_13_3 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_4_T_1 = add(diffVec_4_2, diffVec_4_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_13_4 = _T_123 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_4_4 = _WIRE_13_4 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_13_5 = _T_124 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_4_5 = _WIRE_13_5 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_4_T_2 = add(diffVec_4_4, diffVec_4_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_13_6 = _T_125 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_4_6 = _WIRE_13_6 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_13_7 = _T_126 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_4_7 = _WIRE_13_7 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_4_T_3 = add(diffVec_4_6, diffVec_4_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_13_8 = _T_127 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_4_8 = _WIRE_13_8 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_13_9 = _T_128 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_4_9 = _WIRE_13_9 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_4_T_4 = add(diffVec_4_8, diffVec_4_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_13_10 = _T_129 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_4_10 = _WIRE_13_10 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_13_11 = _T_130 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_4_11 = _WIRE_13_11 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_4_T_5 = add(diffVec_4_10, diffVec_4_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_13_12 = _T_131 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_4_12 = _WIRE_13_12 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_13_13 = _T_132 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_4_13 = _WIRE_13_13 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_4_T_6 = add(diffVec_4_12, diffVec_4_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_13_14 = _T_133 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_4_14 = _WIRE_13_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_13_15 = _T_134 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_4_15 = _WIRE_13_15 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_4_T_7 = add(diffVec_4_14, diffVec_4_15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_4_T_8 = add(_io_errorCount_4_T, _io_errorCount_4_T_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_4_T_9 = add(_io_errorCount_4_T_2, _io_errorCount_4_T_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_4_T_10 = add(_io_errorCount_4_T_4, _io_errorCount_4_T_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_4_T_11 = add(_io_errorCount_4_T_6, _io_errorCount_4_T_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_4_T_12 = add(_io_errorCount_4_T_8, _io_errorCount_4_T_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_4_T_13 = add(_io_errorCount_4_T_10, _io_errorCount_4_T_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_4_T_14 = add(_io_errorCount_4_T_12, _io_errorCount_4_T_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node expected_5 = _GEN_53 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26]
    node _T_135 = xor(expected_5, io_req_bits_input_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:32]
    node _WIRE_16 = _T_135 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node _T_136 = bits(_WIRE_16, 0, 0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_137 = bits(_WIRE_16, 1, 1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_138 = bits(_WIRE_16, 2, 2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_139 = bits(_WIRE_16, 3, 3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_140 = bits(_WIRE_16, 4, 4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_141 = bits(_WIRE_16, 5, 5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_142 = bits(_WIRE_16, 6, 6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_143 = bits(_WIRE_16, 7, 7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_144 = bits(_WIRE_16, 8, 8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_145 = bits(_WIRE_16, 9, 9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_146 = bits(_WIRE_16, 10, 10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_147 = bits(_WIRE_16, 11, 11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_148 = bits(_WIRE_16, 12, 12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_149 = bits(_WIRE_16, 13, 13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_150 = bits(_WIRE_16, 14, 14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_151 = bits(_WIRE_16, 15, 15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _WIRE_15_0 = _T_136 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_5_0 = _WIRE_15_0 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_15_1 = _T_137 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_5_1 = _WIRE_15_1 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_5_T = add(diffVec_5_0, diffVec_5_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_15_2 = _T_138 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_5_2 = _WIRE_15_2 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_15_3 = _T_139 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_5_3 = _WIRE_15_3 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_5_T_1 = add(diffVec_5_2, diffVec_5_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_15_4 = _T_140 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_5_4 = _WIRE_15_4 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_15_5 = _T_141 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_5_5 = _WIRE_15_5 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_5_T_2 = add(diffVec_5_4, diffVec_5_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_15_6 = _T_142 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_5_6 = _WIRE_15_6 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_15_7 = _T_143 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_5_7 = _WIRE_15_7 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_5_T_3 = add(diffVec_5_6, diffVec_5_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_15_8 = _T_144 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_5_8 = _WIRE_15_8 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_15_9 = _T_145 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_5_9 = _WIRE_15_9 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_5_T_4 = add(diffVec_5_8, diffVec_5_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_15_10 = _T_146 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_5_10 = _WIRE_15_10 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_15_11 = _T_147 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_5_11 = _WIRE_15_11 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_5_T_5 = add(diffVec_5_10, diffVec_5_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_15_12 = _T_148 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_5_12 = _WIRE_15_12 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_15_13 = _T_149 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_5_13 = _WIRE_15_13 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_5_T_6 = add(diffVec_5_12, diffVec_5_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_15_14 = _T_150 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_5_14 = _WIRE_15_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_15_15 = _T_151 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_5_15 = _WIRE_15_15 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_5_T_7 = add(diffVec_5_14, diffVec_5_15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_5_T_8 = add(_io_errorCount_5_T, _io_errorCount_5_T_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_5_T_9 = add(_io_errorCount_5_T_2, _io_errorCount_5_T_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_5_T_10 = add(_io_errorCount_5_T_4, _io_errorCount_5_T_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_5_T_11 = add(_io_errorCount_5_T_6, _io_errorCount_5_T_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_5_T_12 = add(_io_errorCount_5_T_8, _io_errorCount_5_T_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_5_T_13 = add(_io_errorCount_5_T_10, _io_errorCount_5_T_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_5_T_14 = add(_io_errorCount_5_T_12, _io_errorCount_5_T_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node expected_6 = _GEN_54 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26]
    node _T_152 = xor(expected_6, io_req_bits_input_6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:32]
    node _WIRE_18 = _T_152 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node _T_153 = bits(_WIRE_18, 0, 0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_154 = bits(_WIRE_18, 1, 1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_155 = bits(_WIRE_18, 2, 2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_156 = bits(_WIRE_18, 3, 3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_157 = bits(_WIRE_18, 4, 4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_158 = bits(_WIRE_18, 5, 5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_159 = bits(_WIRE_18, 6, 6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_160 = bits(_WIRE_18, 7, 7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_161 = bits(_WIRE_18, 8, 8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_162 = bits(_WIRE_18, 9, 9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_163 = bits(_WIRE_18, 10, 10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_164 = bits(_WIRE_18, 11, 11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_165 = bits(_WIRE_18, 12, 12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_166 = bits(_WIRE_18, 13, 13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_167 = bits(_WIRE_18, 14, 14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_168 = bits(_WIRE_18, 15, 15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _WIRE_17_0 = _T_153 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_6_0 = _WIRE_17_0 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_17_1 = _T_154 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_6_1 = _WIRE_17_1 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_6_T = add(diffVec_6_0, diffVec_6_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_17_2 = _T_155 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_6_2 = _WIRE_17_2 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_17_3 = _T_156 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_6_3 = _WIRE_17_3 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_6_T_1 = add(diffVec_6_2, diffVec_6_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_17_4 = _T_157 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_6_4 = _WIRE_17_4 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_17_5 = _T_158 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_6_5 = _WIRE_17_5 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_6_T_2 = add(diffVec_6_4, diffVec_6_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_17_6 = _T_159 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_6_6 = _WIRE_17_6 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_17_7 = _T_160 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_6_7 = _WIRE_17_7 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_6_T_3 = add(diffVec_6_6, diffVec_6_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_17_8 = _T_161 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_6_8 = _WIRE_17_8 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_17_9 = _T_162 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_6_9 = _WIRE_17_9 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_6_T_4 = add(diffVec_6_8, diffVec_6_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_17_10 = _T_163 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_6_10 = _WIRE_17_10 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_17_11 = _T_164 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_6_11 = _WIRE_17_11 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_6_T_5 = add(diffVec_6_10, diffVec_6_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_17_12 = _T_165 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_6_12 = _WIRE_17_12 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_17_13 = _T_166 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_6_13 = _WIRE_17_13 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_6_T_6 = add(diffVec_6_12, diffVec_6_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_17_14 = _T_167 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_6_14 = _WIRE_17_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_17_15 = _T_168 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_6_15 = _WIRE_17_15 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_6_T_7 = add(diffVec_6_14, diffVec_6_15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_6_T_8 = add(_io_errorCount_6_T, _io_errorCount_6_T_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_6_T_9 = add(_io_errorCount_6_T_2, _io_errorCount_6_T_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_6_T_10 = add(_io_errorCount_6_T_4, _io_errorCount_6_T_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_6_T_11 = add(_io_errorCount_6_T_6, _io_errorCount_6_T_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_6_T_12 = add(_io_errorCount_6_T_8, _io_errorCount_6_T_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_6_T_13 = add(_io_errorCount_6_T_10, _io_errorCount_6_T_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_6_T_14 = add(_io_errorCount_6_T_12, _io_errorCount_6_T_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node expected_7 = _GEN_55 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26]
    node _T_169 = xor(expected_7, io_req_bits_input_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:32]
    node _WIRE_20 = _T_169 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node _T_170 = bits(_WIRE_20, 0, 0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_171 = bits(_WIRE_20, 1, 1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_172 = bits(_WIRE_20, 2, 2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_173 = bits(_WIRE_20, 3, 3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_174 = bits(_WIRE_20, 4, 4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_175 = bits(_WIRE_20, 5, 5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_176 = bits(_WIRE_20, 6, 6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_177 = bits(_WIRE_20, 7, 7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_178 = bits(_WIRE_20, 8, 8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_179 = bits(_WIRE_20, 9, 9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_180 = bits(_WIRE_20, 10, 10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_181 = bits(_WIRE_20, 11, 11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_182 = bits(_WIRE_20, 12, 12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_183 = bits(_WIRE_20, 13, 13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_184 = bits(_WIRE_20, 14, 14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_185 = bits(_WIRE_20, 15, 15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _WIRE_19_0 = _T_170 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_7_0 = _WIRE_19_0 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_19_1 = _T_171 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_7_1 = _WIRE_19_1 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_7_T = add(diffVec_7_0, diffVec_7_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_19_2 = _T_172 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_7_2 = _WIRE_19_2 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_19_3 = _T_173 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_7_3 = _WIRE_19_3 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_7_T_1 = add(diffVec_7_2, diffVec_7_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_19_4 = _T_174 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_7_4 = _WIRE_19_4 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_19_5 = _T_175 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_7_5 = _WIRE_19_5 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_7_T_2 = add(diffVec_7_4, diffVec_7_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_19_6 = _T_176 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_7_6 = _WIRE_19_6 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_19_7 = _T_177 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_7_7 = _WIRE_19_7 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_7_T_3 = add(diffVec_7_6, diffVec_7_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_19_8 = _T_178 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_7_8 = _WIRE_19_8 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_19_9 = _T_179 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_7_9 = _WIRE_19_9 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_7_T_4 = add(diffVec_7_8, diffVec_7_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_19_10 = _T_180 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_7_10 = _WIRE_19_10 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_19_11 = _T_181 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_7_11 = _WIRE_19_11 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_7_T_5 = add(diffVec_7_10, diffVec_7_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_19_12 = _T_182 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_7_12 = _WIRE_19_12 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_19_13 = _T_183 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_7_13 = _WIRE_19_13 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_7_T_6 = add(diffVec_7_12, diffVec_7_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_19_14 = _T_184 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_7_14 = _WIRE_19_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_19_15 = _T_185 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_7_15 = _WIRE_19_15 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_7_T_7 = add(diffVec_7_14, diffVec_7_15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_7_T_8 = add(_io_errorCount_7_T, _io_errorCount_7_T_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_7_T_9 = add(_io_errorCount_7_T_2, _io_errorCount_7_T_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_7_T_10 = add(_io_errorCount_7_T_4, _io_errorCount_7_T_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_7_T_11 = add(_io_errorCount_7_T_6, _io_errorCount_7_T_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_7_T_12 = add(_io_errorCount_7_T_8, _io_errorCount_7_T_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_7_T_13 = add(_io_errorCount_7_T_10, _io_errorCount_7_T_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_7_T_14 = add(_io_errorCount_7_T_12, _io_errorCount_7_T_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node expected_8 = _GEN_56 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26]
    node _T_186 = xor(expected_8, io_req_bits_input_8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:32]
    node _WIRE_22 = _T_186 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node _T_187 = bits(_WIRE_22, 0, 0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_188 = bits(_WIRE_22, 1, 1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_189 = bits(_WIRE_22, 2, 2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_190 = bits(_WIRE_22, 3, 3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_191 = bits(_WIRE_22, 4, 4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_192 = bits(_WIRE_22, 5, 5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_193 = bits(_WIRE_22, 6, 6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_194 = bits(_WIRE_22, 7, 7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_195 = bits(_WIRE_22, 8, 8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_196 = bits(_WIRE_22, 9, 9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_197 = bits(_WIRE_22, 10, 10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_198 = bits(_WIRE_22, 11, 11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_199 = bits(_WIRE_22, 12, 12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_200 = bits(_WIRE_22, 13, 13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_201 = bits(_WIRE_22, 14, 14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_202 = bits(_WIRE_22, 15, 15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _WIRE_21_0 = _T_187 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_8_0 = _WIRE_21_0 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_21_1 = _T_188 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_8_1 = _WIRE_21_1 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_8_T = add(diffVec_8_0, diffVec_8_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_21_2 = _T_189 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_8_2 = _WIRE_21_2 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_21_3 = _T_190 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_8_3 = _WIRE_21_3 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_8_T_1 = add(diffVec_8_2, diffVec_8_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_21_4 = _T_191 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_8_4 = _WIRE_21_4 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_21_5 = _T_192 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_8_5 = _WIRE_21_5 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_8_T_2 = add(diffVec_8_4, diffVec_8_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_21_6 = _T_193 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_8_6 = _WIRE_21_6 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_21_7 = _T_194 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_8_7 = _WIRE_21_7 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_8_T_3 = add(diffVec_8_6, diffVec_8_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_21_8 = _T_195 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_8_8 = _WIRE_21_8 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_21_9 = _T_196 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_8_9 = _WIRE_21_9 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_8_T_4 = add(diffVec_8_8, diffVec_8_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_21_10 = _T_197 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_8_10 = _WIRE_21_10 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_21_11 = _T_198 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_8_11 = _WIRE_21_11 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_8_T_5 = add(diffVec_8_10, diffVec_8_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_21_12 = _T_199 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_8_12 = _WIRE_21_12 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_21_13 = _T_200 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_8_13 = _WIRE_21_13 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_8_T_6 = add(diffVec_8_12, diffVec_8_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_21_14 = _T_201 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_8_14 = _WIRE_21_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_21_15 = _T_202 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_8_15 = _WIRE_21_15 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_8_T_7 = add(diffVec_8_14, diffVec_8_15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_8_T_8 = add(_io_errorCount_8_T, _io_errorCount_8_T_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_8_T_9 = add(_io_errorCount_8_T_2, _io_errorCount_8_T_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_8_T_10 = add(_io_errorCount_8_T_4, _io_errorCount_8_T_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_8_T_11 = add(_io_errorCount_8_T_6, _io_errorCount_8_T_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_8_T_12 = add(_io_errorCount_8_T_8, _io_errorCount_8_T_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_8_T_13 = add(_io_errorCount_8_T_10, _io_errorCount_8_T_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_8_T_14 = add(_io_errorCount_8_T_12, _io_errorCount_8_T_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node expected_9 = _GEN_57 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26]
    node _T_203 = xor(expected_9, io_req_bits_input_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:32]
    node _WIRE_24 = _T_203 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node _T_204 = bits(_WIRE_24, 0, 0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_205 = bits(_WIRE_24, 1, 1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_206 = bits(_WIRE_24, 2, 2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_207 = bits(_WIRE_24, 3, 3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_208 = bits(_WIRE_24, 4, 4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_209 = bits(_WIRE_24, 5, 5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_210 = bits(_WIRE_24, 6, 6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_211 = bits(_WIRE_24, 7, 7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_212 = bits(_WIRE_24, 8, 8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_213 = bits(_WIRE_24, 9, 9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_214 = bits(_WIRE_24, 10, 10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_215 = bits(_WIRE_24, 11, 11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_216 = bits(_WIRE_24, 12, 12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_217 = bits(_WIRE_24, 13, 13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_218 = bits(_WIRE_24, 14, 14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_219 = bits(_WIRE_24, 15, 15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _WIRE_23_0 = _T_204 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_9_0 = _WIRE_23_0 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_23_1 = _T_205 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_9_1 = _WIRE_23_1 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_9_T = add(diffVec_9_0, diffVec_9_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_23_2 = _T_206 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_9_2 = _WIRE_23_2 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_23_3 = _T_207 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_9_3 = _WIRE_23_3 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_9_T_1 = add(diffVec_9_2, diffVec_9_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_23_4 = _T_208 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_9_4 = _WIRE_23_4 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_23_5 = _T_209 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_9_5 = _WIRE_23_5 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_9_T_2 = add(diffVec_9_4, diffVec_9_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_23_6 = _T_210 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_9_6 = _WIRE_23_6 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_23_7 = _T_211 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_9_7 = _WIRE_23_7 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_9_T_3 = add(diffVec_9_6, diffVec_9_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_23_8 = _T_212 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_9_8 = _WIRE_23_8 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_23_9 = _T_213 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_9_9 = _WIRE_23_9 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_9_T_4 = add(diffVec_9_8, diffVec_9_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_23_10 = _T_214 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_9_10 = _WIRE_23_10 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_23_11 = _T_215 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_9_11 = _WIRE_23_11 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_9_T_5 = add(diffVec_9_10, diffVec_9_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_23_12 = _T_216 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_9_12 = _WIRE_23_12 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_23_13 = _T_217 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_9_13 = _WIRE_23_13 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_9_T_6 = add(diffVec_9_12, diffVec_9_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_23_14 = _T_218 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_9_14 = _WIRE_23_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_23_15 = _T_219 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_9_15 = _WIRE_23_15 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_9_T_7 = add(diffVec_9_14, diffVec_9_15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_9_T_8 = add(_io_errorCount_9_T, _io_errorCount_9_T_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_9_T_9 = add(_io_errorCount_9_T_2, _io_errorCount_9_T_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_9_T_10 = add(_io_errorCount_9_T_4, _io_errorCount_9_T_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_9_T_11 = add(_io_errorCount_9_T_6, _io_errorCount_9_T_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_9_T_12 = add(_io_errorCount_9_T_8, _io_errorCount_9_T_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_9_T_13 = add(_io_errorCount_9_T_10, _io_errorCount_9_T_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_9_T_14 = add(_io_errorCount_9_T_12, _io_errorCount_9_T_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node expected_10 = _GEN_58 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26]
    node _T_220 = xor(expected_10, io_req_bits_input_10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:32]
    node _WIRE_26 = _T_220 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node _T_221 = bits(_WIRE_26, 0, 0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_222 = bits(_WIRE_26, 1, 1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_223 = bits(_WIRE_26, 2, 2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_224 = bits(_WIRE_26, 3, 3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_225 = bits(_WIRE_26, 4, 4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_226 = bits(_WIRE_26, 5, 5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_227 = bits(_WIRE_26, 6, 6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_228 = bits(_WIRE_26, 7, 7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_229 = bits(_WIRE_26, 8, 8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_230 = bits(_WIRE_26, 9, 9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_231 = bits(_WIRE_26, 10, 10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_232 = bits(_WIRE_26, 11, 11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_233 = bits(_WIRE_26, 12, 12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_234 = bits(_WIRE_26, 13, 13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_235 = bits(_WIRE_26, 14, 14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_236 = bits(_WIRE_26, 15, 15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _WIRE_25_0 = _T_221 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_10_0 = _WIRE_25_0 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_25_1 = _T_222 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_10_1 = _WIRE_25_1 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_10_T = add(diffVec_10_0, diffVec_10_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_25_2 = _T_223 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_10_2 = _WIRE_25_2 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_25_3 = _T_224 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_10_3 = _WIRE_25_3 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_10_T_1 = add(diffVec_10_2, diffVec_10_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_25_4 = _T_225 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_10_4 = _WIRE_25_4 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_25_5 = _T_226 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_10_5 = _WIRE_25_5 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_10_T_2 = add(diffVec_10_4, diffVec_10_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_25_6 = _T_227 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_10_6 = _WIRE_25_6 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_25_7 = _T_228 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_10_7 = _WIRE_25_7 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_10_T_3 = add(diffVec_10_6, diffVec_10_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_25_8 = _T_229 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_10_8 = _WIRE_25_8 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_25_9 = _T_230 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_10_9 = _WIRE_25_9 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_10_T_4 = add(diffVec_10_8, diffVec_10_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_25_10 = _T_231 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_10_10 = _WIRE_25_10 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_25_11 = _T_232 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_10_11 = _WIRE_25_11 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_10_T_5 = add(diffVec_10_10, diffVec_10_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_25_12 = _T_233 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_10_12 = _WIRE_25_12 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_25_13 = _T_234 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_10_13 = _WIRE_25_13 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_10_T_6 = add(diffVec_10_12, diffVec_10_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_25_14 = _T_235 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_10_14 = _WIRE_25_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_25_15 = _T_236 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_10_15 = _WIRE_25_15 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_10_T_7 = add(diffVec_10_14, diffVec_10_15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_10_T_8 = add(_io_errorCount_10_T, _io_errorCount_10_T_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_10_T_9 = add(_io_errorCount_10_T_2, _io_errorCount_10_T_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_10_T_10 = add(_io_errorCount_10_T_4, _io_errorCount_10_T_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_10_T_11 = add(_io_errorCount_10_T_6, _io_errorCount_10_T_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_10_T_12 = add(_io_errorCount_10_T_8, _io_errorCount_10_T_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_10_T_13 = add(_io_errorCount_10_T_10, _io_errorCount_10_T_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_10_T_14 = add(_io_errorCount_10_T_12, _io_errorCount_10_T_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node expected_11 = _GEN_59 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26]
    node _T_237 = xor(expected_11, io_req_bits_input_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:32]
    node _WIRE_28 = _T_237 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node _T_238 = bits(_WIRE_28, 0, 0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_239 = bits(_WIRE_28, 1, 1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_240 = bits(_WIRE_28, 2, 2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_241 = bits(_WIRE_28, 3, 3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_242 = bits(_WIRE_28, 4, 4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_243 = bits(_WIRE_28, 5, 5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_244 = bits(_WIRE_28, 6, 6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_245 = bits(_WIRE_28, 7, 7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_246 = bits(_WIRE_28, 8, 8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_247 = bits(_WIRE_28, 9, 9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_248 = bits(_WIRE_28, 10, 10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_249 = bits(_WIRE_28, 11, 11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_250 = bits(_WIRE_28, 12, 12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_251 = bits(_WIRE_28, 13, 13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_252 = bits(_WIRE_28, 14, 14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_253 = bits(_WIRE_28, 15, 15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _WIRE_27_0 = _T_238 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_11_0 = _WIRE_27_0 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_27_1 = _T_239 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_11_1 = _WIRE_27_1 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_11_T = add(diffVec_11_0, diffVec_11_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_27_2 = _T_240 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_11_2 = _WIRE_27_2 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_27_3 = _T_241 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_11_3 = _WIRE_27_3 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_11_T_1 = add(diffVec_11_2, diffVec_11_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_27_4 = _T_242 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_11_4 = _WIRE_27_4 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_27_5 = _T_243 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_11_5 = _WIRE_27_5 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_11_T_2 = add(diffVec_11_4, diffVec_11_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_27_6 = _T_244 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_11_6 = _WIRE_27_6 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_27_7 = _T_245 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_11_7 = _WIRE_27_7 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_11_T_3 = add(diffVec_11_6, diffVec_11_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_27_8 = _T_246 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_11_8 = _WIRE_27_8 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_27_9 = _T_247 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_11_9 = _WIRE_27_9 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_11_T_4 = add(diffVec_11_8, diffVec_11_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_27_10 = _T_248 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_11_10 = _WIRE_27_10 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_27_11 = _T_249 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_11_11 = _WIRE_27_11 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_11_T_5 = add(diffVec_11_10, diffVec_11_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_27_12 = _T_250 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_11_12 = _WIRE_27_12 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_27_13 = _T_251 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_11_13 = _WIRE_27_13 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_11_T_6 = add(diffVec_11_12, diffVec_11_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_27_14 = _T_252 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_11_14 = _WIRE_27_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_27_15 = _T_253 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_11_15 = _WIRE_27_15 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_11_T_7 = add(diffVec_11_14, diffVec_11_15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_11_T_8 = add(_io_errorCount_11_T, _io_errorCount_11_T_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_11_T_9 = add(_io_errorCount_11_T_2, _io_errorCount_11_T_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_11_T_10 = add(_io_errorCount_11_T_4, _io_errorCount_11_T_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_11_T_11 = add(_io_errorCount_11_T_6, _io_errorCount_11_T_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_11_T_12 = add(_io_errorCount_11_T_8, _io_errorCount_11_T_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_11_T_13 = add(_io_errorCount_11_T_10, _io_errorCount_11_T_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_11_T_14 = add(_io_errorCount_11_T_12, _io_errorCount_11_T_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node expected_12 = _GEN_60 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26]
    node _T_254 = xor(expected_12, io_req_bits_input_12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:32]
    node _WIRE_30 = _T_254 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node _T_255 = bits(_WIRE_30, 0, 0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_256 = bits(_WIRE_30, 1, 1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_257 = bits(_WIRE_30, 2, 2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_258 = bits(_WIRE_30, 3, 3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_259 = bits(_WIRE_30, 4, 4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_260 = bits(_WIRE_30, 5, 5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_261 = bits(_WIRE_30, 6, 6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_262 = bits(_WIRE_30, 7, 7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_263 = bits(_WIRE_30, 8, 8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_264 = bits(_WIRE_30, 9, 9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_265 = bits(_WIRE_30, 10, 10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_266 = bits(_WIRE_30, 11, 11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_267 = bits(_WIRE_30, 12, 12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_268 = bits(_WIRE_30, 13, 13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_269 = bits(_WIRE_30, 14, 14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_270 = bits(_WIRE_30, 15, 15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _WIRE_29_0 = _T_255 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_12_0 = _WIRE_29_0 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_29_1 = _T_256 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_12_1 = _WIRE_29_1 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_12_T = add(diffVec_12_0, diffVec_12_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_29_2 = _T_257 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_12_2 = _WIRE_29_2 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_29_3 = _T_258 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_12_3 = _WIRE_29_3 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_12_T_1 = add(diffVec_12_2, diffVec_12_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_29_4 = _T_259 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_12_4 = _WIRE_29_4 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_29_5 = _T_260 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_12_5 = _WIRE_29_5 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_12_T_2 = add(diffVec_12_4, diffVec_12_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_29_6 = _T_261 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_12_6 = _WIRE_29_6 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_29_7 = _T_262 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_12_7 = _WIRE_29_7 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_12_T_3 = add(diffVec_12_6, diffVec_12_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_29_8 = _T_263 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_12_8 = _WIRE_29_8 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_29_9 = _T_264 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_12_9 = _WIRE_29_9 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_12_T_4 = add(diffVec_12_8, diffVec_12_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_29_10 = _T_265 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_12_10 = _WIRE_29_10 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_29_11 = _T_266 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_12_11 = _WIRE_29_11 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_12_T_5 = add(diffVec_12_10, diffVec_12_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_29_12 = _T_267 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_12_12 = _WIRE_29_12 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_29_13 = _T_268 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_12_13 = _WIRE_29_13 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_12_T_6 = add(diffVec_12_12, diffVec_12_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_29_14 = _T_269 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_12_14 = _WIRE_29_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_29_15 = _T_270 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_12_15 = _WIRE_29_15 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_12_T_7 = add(diffVec_12_14, diffVec_12_15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_12_T_8 = add(_io_errorCount_12_T, _io_errorCount_12_T_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_12_T_9 = add(_io_errorCount_12_T_2, _io_errorCount_12_T_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_12_T_10 = add(_io_errorCount_12_T_4, _io_errorCount_12_T_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_12_T_11 = add(_io_errorCount_12_T_6, _io_errorCount_12_T_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_12_T_12 = add(_io_errorCount_12_T_8, _io_errorCount_12_T_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_12_T_13 = add(_io_errorCount_12_T_10, _io_errorCount_12_T_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_12_T_14 = add(_io_errorCount_12_T_12, _io_errorCount_12_T_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node expected_13 = _GEN_61 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26]
    node _T_271 = xor(expected_13, io_req_bits_input_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:32]
    node _WIRE_32 = _T_271 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node _T_272 = bits(_WIRE_32, 0, 0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_273 = bits(_WIRE_32, 1, 1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_274 = bits(_WIRE_32, 2, 2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_275 = bits(_WIRE_32, 3, 3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_276 = bits(_WIRE_32, 4, 4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_277 = bits(_WIRE_32, 5, 5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_278 = bits(_WIRE_32, 6, 6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_279 = bits(_WIRE_32, 7, 7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_280 = bits(_WIRE_32, 8, 8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_281 = bits(_WIRE_32, 9, 9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_282 = bits(_WIRE_32, 10, 10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_283 = bits(_WIRE_32, 11, 11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_284 = bits(_WIRE_32, 12, 12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_285 = bits(_WIRE_32, 13, 13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_286 = bits(_WIRE_32, 14, 14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_287 = bits(_WIRE_32, 15, 15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _WIRE_31_0 = _T_272 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_13_0 = _WIRE_31_0 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_31_1 = _T_273 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_13_1 = _WIRE_31_1 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_13_T = add(diffVec_13_0, diffVec_13_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_31_2 = _T_274 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_13_2 = _WIRE_31_2 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_31_3 = _T_275 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_13_3 = _WIRE_31_3 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_13_T_1 = add(diffVec_13_2, diffVec_13_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_31_4 = _T_276 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_13_4 = _WIRE_31_4 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_31_5 = _T_277 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_13_5 = _WIRE_31_5 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_13_T_2 = add(diffVec_13_4, diffVec_13_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_31_6 = _T_278 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_13_6 = _WIRE_31_6 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_31_7 = _T_279 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_13_7 = _WIRE_31_7 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_13_T_3 = add(diffVec_13_6, diffVec_13_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_31_8 = _T_280 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_13_8 = _WIRE_31_8 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_31_9 = _T_281 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_13_9 = _WIRE_31_9 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_13_T_4 = add(diffVec_13_8, diffVec_13_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_31_10 = _T_282 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_13_10 = _WIRE_31_10 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_31_11 = _T_283 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_13_11 = _WIRE_31_11 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_13_T_5 = add(diffVec_13_10, diffVec_13_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_31_12 = _T_284 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_13_12 = _WIRE_31_12 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_31_13 = _T_285 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_13_13 = _WIRE_31_13 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_13_T_6 = add(diffVec_13_12, diffVec_13_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_31_14 = _T_286 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_13_14 = _WIRE_31_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_31_15 = _T_287 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_13_15 = _WIRE_31_15 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_13_T_7 = add(diffVec_13_14, diffVec_13_15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_13_T_8 = add(_io_errorCount_13_T, _io_errorCount_13_T_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_13_T_9 = add(_io_errorCount_13_T_2, _io_errorCount_13_T_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_13_T_10 = add(_io_errorCount_13_T_4, _io_errorCount_13_T_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_13_T_11 = add(_io_errorCount_13_T_6, _io_errorCount_13_T_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_13_T_12 = add(_io_errorCount_13_T_8, _io_errorCount_13_T_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_13_T_13 = add(_io_errorCount_13_T_10, _io_errorCount_13_T_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_13_T_14 = add(_io_errorCount_13_T_12, _io_errorCount_13_T_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node expected_14 = _GEN_62 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26]
    node _T_288 = xor(expected_14, io_req_bits_input_14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:32]
    node _WIRE_34 = _T_288 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node _T_289 = bits(_WIRE_34, 0, 0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_290 = bits(_WIRE_34, 1, 1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_291 = bits(_WIRE_34, 2, 2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_292 = bits(_WIRE_34, 3, 3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_293 = bits(_WIRE_34, 4, 4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_294 = bits(_WIRE_34, 5, 5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_295 = bits(_WIRE_34, 6, 6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_296 = bits(_WIRE_34, 7, 7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_297 = bits(_WIRE_34, 8, 8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_298 = bits(_WIRE_34, 9, 9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_299 = bits(_WIRE_34, 10, 10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_300 = bits(_WIRE_34, 11, 11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_301 = bits(_WIRE_34, 12, 12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_302 = bits(_WIRE_34, 13, 13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_303 = bits(_WIRE_34, 14, 14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_304 = bits(_WIRE_34, 15, 15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _WIRE_33_0 = _T_289 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_14_0 = _WIRE_33_0 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_33_1 = _T_290 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_14_1 = _WIRE_33_1 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_14_T = add(diffVec_14_0, diffVec_14_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_33_2 = _T_291 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_14_2 = _WIRE_33_2 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_33_3 = _T_292 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_14_3 = _WIRE_33_3 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_14_T_1 = add(diffVec_14_2, diffVec_14_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_33_4 = _T_293 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_14_4 = _WIRE_33_4 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_33_5 = _T_294 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_14_5 = _WIRE_33_5 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_14_T_2 = add(diffVec_14_4, diffVec_14_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_33_6 = _T_295 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_14_6 = _WIRE_33_6 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_33_7 = _T_296 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_14_7 = _WIRE_33_7 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_14_T_3 = add(diffVec_14_6, diffVec_14_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_33_8 = _T_297 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_14_8 = _WIRE_33_8 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_33_9 = _T_298 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_14_9 = _WIRE_33_9 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_14_T_4 = add(diffVec_14_8, diffVec_14_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_33_10 = _T_299 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_14_10 = _WIRE_33_10 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_33_11 = _T_300 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_14_11 = _WIRE_33_11 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_14_T_5 = add(diffVec_14_10, diffVec_14_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_33_12 = _T_301 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_14_12 = _WIRE_33_12 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_33_13 = _T_302 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_14_13 = _WIRE_33_13 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_14_T_6 = add(diffVec_14_12, diffVec_14_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_33_14 = _T_303 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_14_14 = _WIRE_33_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_33_15 = _T_304 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_14_15 = _WIRE_33_15 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_14_T_7 = add(diffVec_14_14, diffVec_14_15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_14_T_8 = add(_io_errorCount_14_T, _io_errorCount_14_T_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_14_T_9 = add(_io_errorCount_14_T_2, _io_errorCount_14_T_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_14_T_10 = add(_io_errorCount_14_T_4, _io_errorCount_14_T_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_14_T_11 = add(_io_errorCount_14_T_6, _io_errorCount_14_T_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_14_T_12 = add(_io_errorCount_14_T_8, _io_errorCount_14_T_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_14_T_13 = add(_io_errorCount_14_T_10, _io_errorCount_14_T_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_14_T_14 = add(_io_errorCount_14_T_12, _io_errorCount_14_T_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node expected_15 = _GEN_63 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 32:26]
    node _T_305 = xor(expected_15, io_req_bits_input_15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:32]
    node _WIRE_36 = _T_305 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node _T_306 = bits(_WIRE_36, 0, 0) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_307 = bits(_WIRE_36, 1, 1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_308 = bits(_WIRE_36, 2, 2) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_309 = bits(_WIRE_36, 3, 3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_310 = bits(_WIRE_36, 4, 4) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_311 = bits(_WIRE_36, 5, 5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_312 = bits(_WIRE_36, 6, 6) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_313 = bits(_WIRE_36, 7, 7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_314 = bits(_WIRE_36, 8, 8) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_315 = bits(_WIRE_36, 9, 9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_316 = bits(_WIRE_36, 10, 10) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_317 = bits(_WIRE_36, 11, 11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_318 = bits(_WIRE_36, 12, 12) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_319 = bits(_WIRE_36, 13, 13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_320 = bits(_WIRE_36, 14, 14) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _T_321 = bits(_WIRE_36, 15, 15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:64]
    node _WIRE_35_0 = _T_306 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_15_0 = _WIRE_35_0 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_35_1 = _T_307 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_15_1 = _WIRE_35_1 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_15_T = add(diffVec_15_0, diffVec_15_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_35_2 = _T_308 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_15_2 = _WIRE_35_2 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_35_3 = _T_309 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_15_3 = _WIRE_35_3 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_15_T_1 = add(diffVec_15_2, diffVec_15_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_35_4 = _T_310 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_15_4 = _WIRE_35_4 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_35_5 = _T_311 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_15_5 = _WIRE_35_5 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_15_T_2 = add(diffVec_15_4, diffVec_15_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_35_6 = _T_312 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_15_6 = _WIRE_35_6 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_35_7 = _T_313 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_15_7 = _WIRE_35_7 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_15_T_3 = add(diffVec_15_6, diffVec_15_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_35_8 = _T_314 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_15_8 = _WIRE_35_8 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_35_9 = _T_315 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_15_9 = _WIRE_35_9 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_15_T_4 = add(diffVec_15_8, diffVec_15_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_35_10 = _T_316 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_15_10 = _WIRE_35_10 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_35_11 = _T_317 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_15_11 = _WIRE_35_11 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_15_T_5 = add(diffVec_15_10, diffVec_15_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_35_12 = _T_318 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_15_12 = _WIRE_35_12 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_35_13 = _T_319 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_15_13 = _WIRE_35_13 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_15_T_6 = add(diffVec_15_12, diffVec_15_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE_35_14 = _T_320 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_15_14 = _WIRE_35_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _WIRE_35_15 = _T_321 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 77:{64,64}]
    node diffVec_15_15 = _WIRE_35_15 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 73:21 77:16]
    node _io_errorCount_15_T_7 = add(diffVec_15_14, diffVec_15_15) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_15_T_8 = add(_io_errorCount_15_T, _io_errorCount_15_T_1) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_15_T_9 = add(_io_errorCount_15_T_2, _io_errorCount_15_T_3) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_15_T_10 = add(_io_errorCount_15_T_4, _io_errorCount_15_T_5) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_15_T_11 = add(_io_errorCount_15_T_6, _io_errorCount_15_T_7) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_15_T_12 = add(_io_errorCount_15_T_8, _io_errorCount_15_T_9) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_15_T_13 = add(_io_errorCount_15_T_10, _io_errorCount_15_T_11) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _io_errorCount_15_T_14 = add(_io_errorCount_15_T_12, _io_errorCount_15_T_13) @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:49]
    node _WIRE__0 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:{29,29}]
    node _WIRE__1 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:{29,29}]
    node _WIRE__2 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:{29,29}]
    node _WIRE__3 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:{29,29}]
    node _WIRE__4 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:{29,29}]
    node _WIRE__5 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:{29,29}]
    node _WIRE__6 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:{29,29}]
    node _WIRE__7 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:{29,29}]
    node _WIRE__8 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:{29,29}]
    node _WIRE__9 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:{29,29}]
    node _WIRE__10 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:{29,29}]
    node _WIRE__11 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:{29,29}]
    node _WIRE__12 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:{29,29}]
    node _WIRE__13 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:{29,29}]
    node _WIRE__14 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:{29,29}]
    node _WIRE__15 = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:{29,29}]
    io_errorCount_0 <= _io_errorCount_0_T_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:22]
    io_errorCount_1 <= _io_errorCount_1_T_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:22]
    io_errorCount_2 <= _io_errorCount_2_T_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:22]
    io_errorCount_3 <= _io_errorCount_3_T_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:22]
    io_errorCount_4 <= _io_errorCount_4_T_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:22]
    io_errorCount_5 <= _io_errorCount_5_T_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:22]
    io_errorCount_6 <= _io_errorCount_6_T_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:22]
    io_errorCount_7 <= _io_errorCount_7_T_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:22]
    io_errorCount_8 <= _io_errorCount_8_T_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:22]
    io_errorCount_9 <= _io_errorCount_9_T_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:22]
    io_errorCount_10 <= _io_errorCount_10_T_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:22]
    io_errorCount_11 <= _io_errorCount_11_T_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:22]
    io_errorCount_12 <= _io_errorCount_12_T_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:22]
    io_errorCount_13 <= _io_errorCount_13_T_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:22]
    io_errorCount_14 <= _io_errorCount_14_T_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:22]
    io_errorCount_15 <= _io_errorCount_15_T_14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 78:22]
    lfsr.clock <= clock
    lfsr.reset <= reset
    lfsr.io_data_in_0 <= _WIRE__0 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:19]
    lfsr.io_data_in_1 <= _WIRE__1 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:19]
    lfsr.io_data_in_2 <= _WIRE__2 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:19]
    lfsr.io_data_in_3 <= _WIRE__3 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:19]
    lfsr.io_data_in_4 <= _WIRE__4 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:19]
    lfsr.io_data_in_5 <= _WIRE__5 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:19]
    lfsr.io_data_in_6 <= _WIRE__6 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:19]
    lfsr.io_data_in_7 <= _WIRE__7 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:19]
    lfsr.io_data_in_8 <= _WIRE__8 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:19]
    lfsr.io_data_in_9 <= _WIRE__9 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:19]
    lfsr.io_data_in_10 <= _WIRE__10 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:19]
    lfsr.io_data_in_11 <= _WIRE__11 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:19]
    lfsr.io_data_in_12 <= _WIRE__12 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:19]
    lfsr.io_data_in_13 <= _WIRE__13 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:19]
    lfsr.io_data_in_14 <= _WIRE__14 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:19]
    lfsr.io_data_in_15 <= _WIRE__15 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 28:19]
    lfsr.io_valid <= _lfsr_io_valid_T_1 @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 27:17]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_2), _T_5), _T_6), UInt<1>("h1")), "Assertion failed: Cannot do error count with sideband clock pattern\n    at ErrorCounter.scala:41 assert(!io.req.valid, \"Cannot do error count with sideband clock pattern\")\n") : printf @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 41:13]
    assert(clock, _T_3, and(and(and(UInt<1>("h1"), _T_2), _T_5), UInt<1>("h1")), "") : assert @[generators/uciedigital/src/main/scala/logphy/ErrorCounter.scala 41:13]

  module PatternReader : @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 9:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 9:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 9:7]
    input io_request_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_request_bits_pattern : UInt<2> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_request_bits_patternCountMax : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_resp_complete : UInt<1> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_resp_inProgress : UInt<1> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_resp_errorCount_0 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_resp_errorCount_1 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_resp_errorCount_2 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_resp_errorCount_3 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_resp_errorCount_4 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_resp_errorCount_5 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_resp_errorCount_6 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_resp_errorCount_7 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_resp_errorCount_8 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_resp_errorCount_9 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_resp_errorCount_10 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_resp_errorCount_11 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_resp_errorCount_12 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_resp_errorCount_13 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_resp_errorCount_14 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_resp_errorCount_15 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_sbRxData_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_sbRxData_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_sbRxData_bits : UInt<128> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    output io_mbRxData_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_mbRxData_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_mbRxData_bits_0 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_mbRxData_bits_1 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_mbRxData_bits_2 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_mbRxData_bits_3 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_mbRxData_bits_4 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_mbRxData_bits_5 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_mbRxData_bits_6 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_mbRxData_bits_7 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_mbRxData_bits_8 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_mbRxData_bits_9 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_mbRxData_bits_10 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_mbRxData_bits_11 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_mbRxData_bits_12 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_mbRxData_bits_13 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_mbRxData_bits_14 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]
    input io_mbRxData_bits_15 : UInt<16> @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 15:14]

    inst errorCounter of ErrorCounter @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 47:36]
    reg readInProgress : UInt<1>, clock with :
      reset => (UInt<1>("h0"), readInProgress) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 33:39]
    reg patternDetectedCount : UInt<11>, clock with :
      reset => (UInt<1>("h0"), patternDetectedCount) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 34:45]
    node _io_resp_complete_T = geq(patternDetectedCount, io_request_bits_patternCountMax) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 36:44]
    node _T = eq(readInProgress, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 38:28]
    node _T_1 = and(io_request_valid, _T) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 38:25]
    node _GEN_0 = mux(_T_1, UInt<1>("h1"), readInProgress) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 38:45 39:20 33:39]
    reg errorCount_0 : UInt<11>, clock with :
      reset => (UInt<1>("h0"), errorCount_0) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:35]
    reg errorCount_1 : UInt<11>, clock with :
      reset => (UInt<1>("h0"), errorCount_1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:35]
    reg errorCount_2 : UInt<11>, clock with :
      reset => (UInt<1>("h0"), errorCount_2) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:35]
    reg errorCount_3 : UInt<11>, clock with :
      reset => (UInt<1>("h0"), errorCount_3) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:35]
    reg errorCount_4 : UInt<11>, clock with :
      reset => (UInt<1>("h0"), errorCount_4) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:35]
    reg errorCount_5 : UInt<11>, clock with :
      reset => (UInt<1>("h0"), errorCount_5) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:35]
    reg errorCount_6 : UInt<11>, clock with :
      reset => (UInt<1>("h0"), errorCount_6) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:35]
    reg errorCount_7 : UInt<11>, clock with :
      reset => (UInt<1>("h0"), errorCount_7) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:35]
    reg errorCount_8 : UInt<11>, clock with :
      reset => (UInt<1>("h0"), errorCount_8) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:35]
    reg errorCount_9 : UInt<11>, clock with :
      reset => (UInt<1>("h0"), errorCount_9) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:35]
    reg errorCount_10 : UInt<11>, clock with :
      reset => (UInt<1>("h0"), errorCount_10) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:35]
    reg errorCount_11 : UInt<11>, clock with :
      reset => (UInt<1>("h0"), errorCount_11) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:35]
    reg errorCount_12 : UInt<11>, clock with :
      reset => (UInt<1>("h0"), errorCount_12) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:35]
    reg errorCount_13 : UInt<11>, clock with :
      reset => (UInt<1>("h0"), errorCount_13) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:35]
    reg errorCount_14 : UInt<11>, clock with :
      reset => (UInt<1>("h0"), errorCount_14) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:35]
    reg errorCount_15 : UInt<11>, clock with :
      reset => (UInt<1>("h0"), errorCount_15) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:35]
    node _errorCount_0_T = add(errorCount_0, errorCounter.io_errorCount_0) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_0_T_1 = tail(_errorCount_0_T, 1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_1_T = add(errorCount_1, errorCounter.io_errorCount_1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_1_T_1 = tail(_errorCount_1_T, 1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_2_T = add(errorCount_2, errorCounter.io_errorCount_2) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_2_T_1 = tail(_errorCount_2_T, 1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_3_T = add(errorCount_3, errorCounter.io_errorCount_3) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_3_T_1 = tail(_errorCount_3_T, 1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_4_T = add(errorCount_4, errorCounter.io_errorCount_4) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_4_T_1 = tail(_errorCount_4_T, 1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_5_T = add(errorCount_5, errorCounter.io_errorCount_5) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_5_T_1 = tail(_errorCount_5_T, 1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_6_T = add(errorCount_6, errorCounter.io_errorCount_6) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_6_T_1 = tail(_errorCount_6_T, 1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_7_T = add(errorCount_7, errorCounter.io_errorCount_7) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_7_T_1 = tail(_errorCount_7_T, 1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_8_T = add(errorCount_8, errorCounter.io_errorCount_8) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_8_T_1 = tail(_errorCount_8_T, 1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_9_T = add(errorCount_9, errorCounter.io_errorCount_9) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_9_T_1 = tail(_errorCount_9_T, 1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_10_T = add(errorCount_10, errorCounter.io_errorCount_10) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_10_T_1 = tail(_errorCount_10_T, 1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_11_T = add(errorCount_11, errorCounter.io_errorCount_11) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_11_T_1 = tail(_errorCount_11_T, 1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_12_T = add(errorCount_12, errorCounter.io_errorCount_12) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_12_T_1 = tail(_errorCount_12_T, 1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_13_T = add(errorCount_13, errorCounter.io_errorCount_13) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_13_T_1 = tail(_errorCount_13_T, 1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_14_T = add(errorCount_14, errorCounter.io_errorCount_14) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_14_T_1 = tail(_errorCount_14_T, 1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_15_T = add(errorCount_15, errorCounter.io_errorCount_15) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _errorCount_15_T_1 = tail(_errorCount_15_T, 1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 55:40]
    node _GEN_1 = mux(errorCounter.io_req_valid, _errorCount_0_T_1, errorCount_0) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 53:37 55:23 43:35]
    node _GEN_2 = mux(errorCounter.io_req_valid, _errorCount_1_T_1, errorCount_1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 53:37 55:23 43:35]
    node _GEN_3 = mux(errorCounter.io_req_valid, _errorCount_2_T_1, errorCount_2) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 53:37 55:23 43:35]
    node _GEN_4 = mux(errorCounter.io_req_valid, _errorCount_3_T_1, errorCount_3) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 53:37 55:23 43:35]
    node _GEN_5 = mux(errorCounter.io_req_valid, _errorCount_4_T_1, errorCount_4) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 53:37 55:23 43:35]
    node _GEN_6 = mux(errorCounter.io_req_valid, _errorCount_5_T_1, errorCount_5) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 53:37 55:23 43:35]
    node _GEN_7 = mux(errorCounter.io_req_valid, _errorCount_6_T_1, errorCount_6) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 53:37 55:23 43:35]
    node _GEN_8 = mux(errorCounter.io_req_valid, _errorCount_7_T_1, errorCount_7) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 53:37 55:23 43:35]
    node _GEN_9 = mux(errorCounter.io_req_valid, _errorCount_8_T_1, errorCount_8) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 53:37 55:23 43:35]
    node _GEN_10 = mux(errorCounter.io_req_valid, _errorCount_9_T_1, errorCount_9) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 53:37 55:23 43:35]
    node _GEN_11 = mux(errorCounter.io_req_valid, _errorCount_10_T_1, errorCount_10) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 53:37 55:23 43:35]
    node _GEN_12 = mux(errorCounter.io_req_valid, _errorCount_11_T_1, errorCount_11) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 53:37 55:23 43:35]
    node _GEN_13 = mux(errorCounter.io_req_valid, _errorCount_12_T_1, errorCount_12) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 53:37 55:23 43:35]
    node _GEN_14 = mux(errorCounter.io_req_valid, _errorCount_13_T_1, errorCount_13) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 53:37 55:23 43:35]
    node _GEN_15 = mux(errorCounter.io_req_valid, _errorCount_14_T_1, errorCount_14) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 53:37 55:23 43:35]
    node _GEN_16 = mux(errorCounter.io_req_valid, _errorCount_15_T_1, errorCount_15) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 53:37 55:23 43:35]
    node _GEN_17 = mux(readInProgress, _GEN_1, errorCount_0) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 52:24 43:35]
    node _GEN_18 = mux(readInProgress, _GEN_2, errorCount_1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 52:24 43:35]
    node _GEN_19 = mux(readInProgress, _GEN_3, errorCount_2) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 52:24 43:35]
    node _GEN_20 = mux(readInProgress, _GEN_4, errorCount_3) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 52:24 43:35]
    node _GEN_21 = mux(readInProgress, _GEN_5, errorCount_4) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 52:24 43:35]
    node _GEN_22 = mux(readInProgress, _GEN_6, errorCount_5) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 52:24 43:35]
    node _GEN_23 = mux(readInProgress, _GEN_7, errorCount_6) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 52:24 43:35]
    node _GEN_24 = mux(readInProgress, _GEN_8, errorCount_7) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 52:24 43:35]
    node _GEN_25 = mux(readInProgress, _GEN_9, errorCount_8) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 52:24 43:35]
    node _GEN_26 = mux(readInProgress, _GEN_10, errorCount_9) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 52:24 43:35]
    node _GEN_27 = mux(readInProgress, _GEN_11, errorCount_10) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 52:24 43:35]
    node _GEN_28 = mux(readInProgress, _GEN_12, errorCount_11) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 52:24 43:35]
    node _GEN_29 = mux(readInProgress, _GEN_13, errorCount_12) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 52:24 43:35]
    node _GEN_30 = mux(readInProgress, _GEN_14, errorCount_13) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 52:24 43:35]
    node _GEN_31 = mux(readInProgress, _GEN_15, errorCount_14) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 52:24 43:35]
    node _GEN_32 = mux(readInProgress, _GEN_16, errorCount_15) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 52:24 43:35]
    node sideband = eq(io_request_bits_pattern, UInt<2>("h3")) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 62:42]
    node _T_2 = and(io_sbRxData_ready, io_sbRxData_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node patternToDetect = UInt<128>("haaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa") @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 67:{39,39}]
    node _T_3 = eq(io_sbRxData_bits, patternToDetect) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 74:31]
    node _patternDetectedCount_T = add(patternDetectedCount, UInt<8>("h80")) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 75:56]
    node _patternDetectedCount_T_1 = tail(_patternDetectedCount_T, 1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 75:56]
    node _GEN_33 = mux(_T_3, _patternDetectedCount_T_1, patternDetectedCount) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 74:52 75:32 34:45]
    node _GEN_34 = mux(_T_2, _GEN_33, patternDetectedCount) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 66:30 34:45]
    node _T_4 = and(io_mbRxData_ready, io_mbRxData_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _patternDetectedCount_T_2 = add(patternDetectedCount, UInt<9>("h100")) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 84:54]
    node _patternDetectedCount_T_3 = tail(_patternDetectedCount_T_2, 1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 84:54]
    node _GEN_35 = validif(_T_4, io_mbRxData_bits_0) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 80:30 81:40]
    node _GEN_36 = validif(_T_4, io_mbRxData_bits_1) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 80:30 81:40]
    node _GEN_37 = validif(_T_4, io_mbRxData_bits_2) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 80:30 81:40]
    node _GEN_38 = validif(_T_4, io_mbRxData_bits_3) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 80:30 81:40]
    node _GEN_39 = validif(_T_4, io_mbRxData_bits_4) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 80:30 81:40]
    node _GEN_40 = validif(_T_4, io_mbRxData_bits_5) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 80:30 81:40]
    node _GEN_41 = validif(_T_4, io_mbRxData_bits_6) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 80:30 81:40]
    node _GEN_42 = validif(_T_4, io_mbRxData_bits_7) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 80:30 81:40]
    node _GEN_43 = validif(_T_4, io_mbRxData_bits_8) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 80:30 81:40]
    node _GEN_44 = validif(_T_4, io_mbRxData_bits_9) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 80:30 81:40]
    node _GEN_45 = validif(_T_4, io_mbRxData_bits_10) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 80:30 81:40]
    node _GEN_46 = validif(_T_4, io_mbRxData_bits_11) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 80:30 81:40]
    node _GEN_47 = validif(_T_4, io_mbRxData_bits_12) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 80:30 81:40]
    node _GEN_48 = validif(_T_4, io_mbRxData_bits_13) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 80:30 81:40]
    node _GEN_49 = validif(_T_4, io_mbRxData_bits_14) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 80:30 81:40]
    node _GEN_50 = validif(_T_4, io_mbRxData_bits_15) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 80:30 81:40]
    node _GEN_51 = validif(_T_4, io_request_bits_pattern) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 80:30 82:42]
    node _GEN_52 = mux(_T_4, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 50:29 80:30 83:35]
    node _GEN_53 = mux(_T_4, _patternDetectedCount_T_3, patternDetectedCount) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 80:30 84:30 34:45]
    node _GEN_54 = mux(sideband, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20 65:25 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_55 = mux(sideband, _GEN_34, _GEN_53) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20]
    node _GEN_56 = mux(sideband, UInt<1>("h0"), UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20 src/main/scala/chisel3/util/Decoupled.scala 83:20 generators/uciedigital/src/main/scala/logphy/PatternReader.scala 79:25]
    node _GEN_57 = validif(eq(sideband, UInt<1>("h0")), _GEN_35) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20]
    node _GEN_58 = validif(eq(sideband, UInt<1>("h0")), _GEN_36) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20]
    node _GEN_59 = validif(eq(sideband, UInt<1>("h0")), _GEN_37) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20]
    node _GEN_60 = validif(eq(sideband, UInt<1>("h0")), _GEN_38) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20]
    node _GEN_61 = validif(eq(sideband, UInt<1>("h0")), _GEN_39) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20]
    node _GEN_62 = validif(eq(sideband, UInt<1>("h0")), _GEN_40) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20]
    node _GEN_63 = validif(eq(sideband, UInt<1>("h0")), _GEN_41) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20]
    node _GEN_64 = validif(eq(sideband, UInt<1>("h0")), _GEN_42) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20]
    node _GEN_65 = validif(eq(sideband, UInt<1>("h0")), _GEN_43) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20]
    node _GEN_66 = validif(eq(sideband, UInt<1>("h0")), _GEN_44) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20]
    node _GEN_67 = validif(eq(sideband, UInt<1>("h0")), _GEN_45) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20]
    node _GEN_68 = validif(eq(sideband, UInt<1>("h0")), _GEN_46) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20]
    node _GEN_69 = validif(eq(sideband, UInt<1>("h0")), _GEN_47) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20]
    node _GEN_70 = validif(eq(sideband, UInt<1>("h0")), _GEN_48) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20]
    node _GEN_71 = validif(eq(sideband, UInt<1>("h0")), _GEN_49) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20]
    node _GEN_72 = validif(eq(sideband, UInt<1>("h0")), _GEN_50) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20]
    node _GEN_73 = validif(eq(sideband, UInt<1>("h0")), _GEN_51) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20]
    node _GEN_74 = mux(sideband, UInt<1>("h0"), _GEN_52) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 64:20 50:29]
    node _GEN_75 = mux(readInProgress, _GEN_54, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_76 = mux(readInProgress, _GEN_55, patternDetectedCount) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24 34:45]
    node _GEN_77 = mux(readInProgress, _GEN_56, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_78 = validif(readInProgress, _GEN_57) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24]
    node _GEN_79 = validif(readInProgress, _GEN_58) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24]
    node _GEN_80 = validif(readInProgress, _GEN_59) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24]
    node _GEN_81 = validif(readInProgress, _GEN_60) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24]
    node _GEN_82 = validif(readInProgress, _GEN_61) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24]
    node _GEN_83 = validif(readInProgress, _GEN_62) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24]
    node _GEN_84 = validif(readInProgress, _GEN_63) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24]
    node _GEN_85 = validif(readInProgress, _GEN_64) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24]
    node _GEN_86 = validif(readInProgress, _GEN_65) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24]
    node _GEN_87 = validif(readInProgress, _GEN_66) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24]
    node _GEN_88 = validif(readInProgress, _GEN_67) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24]
    node _GEN_89 = validif(readInProgress, _GEN_68) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24]
    node _GEN_90 = validif(readInProgress, _GEN_69) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24]
    node _GEN_91 = validif(readInProgress, _GEN_70) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24]
    node _GEN_92 = validif(readInProgress, _GEN_71) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24]
    node _GEN_93 = validif(readInProgress, _GEN_72) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24]
    node _GEN_94 = validif(readInProgress, _GEN_73) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24]
    node _GEN_95 = mux(readInProgress, _GEN_74, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 63:24 50:29]
    node _errorCount_WIRE_0 = UInt<11>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 44:{12,12}]
    node _errorCount_WIRE_1 = UInt<11>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 44:{12,12}]
    node _errorCount_WIRE_2 = UInt<11>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 44:{12,12}]
    node _errorCount_WIRE_3 = UInt<11>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 44:{12,12}]
    node _errorCount_WIRE_4 = UInt<11>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 44:{12,12}]
    node _errorCount_WIRE_5 = UInt<11>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 44:{12,12}]
    node _errorCount_WIRE_6 = UInt<11>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 44:{12,12}]
    node _errorCount_WIRE_7 = UInt<11>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 44:{12,12}]
    node _errorCount_WIRE_8 = UInt<11>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 44:{12,12}]
    node _errorCount_WIRE_9 = UInt<11>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 44:{12,12}]
    node _errorCount_WIRE_10 = UInt<11>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 44:{12,12}]
    node _errorCount_WIRE_11 = UInt<11>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 44:{12,12}]
    node _errorCount_WIRE_12 = UInt<11>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 44:{12,12}]
    node _errorCount_WIRE_13 = UInt<11>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 44:{12,12}]
    node _errorCount_WIRE_14 = UInt<11>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 44:{12,12}]
    node _errorCount_WIRE_15 = UInt<11>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 44:{12,12}]
    io_resp_complete <= _io_resp_complete_T @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 36:20]
    io_resp_inProgress <= readInProgress @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 35:22]
    io_resp_errorCount_0 <= errorCount_0 @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 46:22]
    io_resp_errorCount_1 <= errorCount_1 @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 46:22]
    io_resp_errorCount_2 <= errorCount_2 @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 46:22]
    io_resp_errorCount_3 <= errorCount_3 @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 46:22]
    io_resp_errorCount_4 <= errorCount_4 @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 46:22]
    io_resp_errorCount_5 <= errorCount_5 @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 46:22]
    io_resp_errorCount_6 <= errorCount_6 @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 46:22]
    io_resp_errorCount_7 <= errorCount_7 @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 46:22]
    io_resp_errorCount_8 <= errorCount_8 @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 46:22]
    io_resp_errorCount_9 <= errorCount_9 @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 46:22]
    io_resp_errorCount_10 <= errorCount_10 @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 46:22]
    io_resp_errorCount_11 <= errorCount_11 @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 46:22]
    io_resp_errorCount_12 <= errorCount_12 @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 46:22]
    io_resp_errorCount_13 <= errorCount_13 @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 46:22]
    io_resp_errorCount_14 <= errorCount_14 @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 46:22]
    io_resp_errorCount_15 <= errorCount_15 @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 46:22]
    io_sbRxData_ready <= _GEN_75
    io_mbRxData_ready <= _GEN_77
    readInProgress <= mux(reset, UInt<1>("h0"), _GEN_0) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 33:{39,39}]
    patternDetectedCount <= mux(reset, UInt<11>("h0"), _GEN_76) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 34:{45,45}]
    errorCount_0 <= mux(reset, _errorCount_WIRE_0, _GEN_17) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:{35,35}]
    errorCount_1 <= mux(reset, _errorCount_WIRE_1, _GEN_18) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:{35,35}]
    errorCount_2 <= mux(reset, _errorCount_WIRE_2, _GEN_19) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:{35,35}]
    errorCount_3 <= mux(reset, _errorCount_WIRE_3, _GEN_20) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:{35,35}]
    errorCount_4 <= mux(reset, _errorCount_WIRE_4, _GEN_21) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:{35,35}]
    errorCount_5 <= mux(reset, _errorCount_WIRE_5, _GEN_22) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:{35,35}]
    errorCount_6 <= mux(reset, _errorCount_WIRE_6, _GEN_23) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:{35,35}]
    errorCount_7 <= mux(reset, _errorCount_WIRE_7, _GEN_24) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:{35,35}]
    errorCount_8 <= mux(reset, _errorCount_WIRE_8, _GEN_25) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:{35,35}]
    errorCount_9 <= mux(reset, _errorCount_WIRE_9, _GEN_26) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:{35,35}]
    errorCount_10 <= mux(reset, _errorCount_WIRE_10, _GEN_27) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:{35,35}]
    errorCount_11 <= mux(reset, _errorCount_WIRE_11, _GEN_28) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:{35,35}]
    errorCount_12 <= mux(reset, _errorCount_WIRE_12, _GEN_29) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:{35,35}]
    errorCount_13 <= mux(reset, _errorCount_WIRE_13, _GEN_30) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:{35,35}]
    errorCount_14 <= mux(reset, _errorCount_WIRE_14, _GEN_31) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:{35,35}]
    errorCount_15 <= mux(reset, _errorCount_WIRE_15, _GEN_32) @[generators/uciedigital/src/main/scala/logphy/PatternReader.scala 43:{35,35}]
    errorCounter.clock <= clock
    errorCounter.reset <= reset
    errorCounter.io_req_valid <= _GEN_95
    errorCounter.io_req_bits_pattern <= _GEN_94
    errorCounter.io_req_bits_input_0 <= _GEN_78
    errorCounter.io_req_bits_input_1 <= _GEN_79
    errorCounter.io_req_bits_input_2 <= _GEN_80
    errorCounter.io_req_bits_input_3 <= _GEN_81
    errorCounter.io_req_bits_input_4 <= _GEN_82
    errorCounter.io_req_bits_input_5 <= _GEN_83
    errorCounter.io_req_bits_input_6 <= _GEN_84
    errorCounter.io_req_bits_input_7 <= _GEN_85
    errorCounter.io_req_bits_input_8 <= _GEN_86
    errorCounter.io_req_bits_input_9 <= _GEN_87
    errorCounter.io_req_bits_input_10 <= _GEN_88
    errorCounter.io_req_bits_input_11 <= _GEN_89
    errorCounter.io_req_bits_input_12 <= _GEN_90
    errorCounter.io_req_bits_input_13 <= _GEN_91
    errorCounter.io_req_bits_input_14 <= _GEN_92
    errorCounter.io_req_bits_input_15 <= _GEN_93

  module PatternGenerator : @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 27:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 27:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 27:7]
    output io_patternGeneratorIO_transmitReq_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 33:14]
    input io_patternGeneratorIO_transmitReq_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 33:14]
    input io_patternGeneratorIO_transmitReq_bits_pattern : UInt<2> @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 33:14]
    input io_patternGeneratorIO_transmitReq_bits_timeoutCycles : UInt<32> @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 33:14]
    input io_patternGeneratorIO_transmitReq_bits_patternCountMax : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 33:14]
    input io_patternGeneratorIO_transmitReq_bits_patternDetectedCountMax : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 33:14]
    input io_patternGeneratorIO_resp_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 33:14]
    output io_patternGeneratorIO_resp_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 33:14]
    output io_patternGeneratorIO_resp_bits_status : UInt<1> @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 33:14]
    output io_patternGeneratorIO_resp_bits_errorCount_0 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 33:14]
    output io_patternGeneratorIO_resp_bits_errorCount_1 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 33:14]
    output io_patternGeneratorIO_resp_bits_errorCount_2 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 33:14]
    output io_patternGeneratorIO_resp_bits_errorCount_3 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 33:14]
    output io_patternGeneratorIO_resp_bits_errorCount_4 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 33:14]
    output io_patternGeneratorIO_resp_bits_errorCount_5 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 33:14]
    output io_patternGeneratorIO_resp_bits_errorCount_6 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 33:14]
    output io_patternGeneratorIO_resp_bits_errorCount_7 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 33:14]
    output io_patternGeneratorIO_resp_bits_errorCount_8 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 33:14]
    output io_patternGeneratorIO_resp_bits_errorCount_9 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 33:14]
    output io_patternGeneratorIO_resp_bits_errorCount_10 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 33:14]
    output io_patternGeneratorIO_resp_bits_errorCount_11 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 33:14]
    output io_patternGeneratorIO_resp_bits_errorCount_12 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 33:14]
    output io_patternGeneratorIO_resp_bits_errorCount_13 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 33:14]
    output io_patternGeneratorIO_resp_bits_errorCount_14 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 33:14]
    output io_patternGeneratorIO_resp_bits_errorCount_15 : UInt<11> @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 33:14]
    input io_mainbandIO_txData_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 33:14]
    output io_mainbandIO_txData_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 33:14]
    output io_mainbandIO_txData_bits : UInt<256> @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 33:14]
    output io_mainbandIO_rxData_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 33:14]
    input io_mainbandIO_rxData_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 33:14]
    input io_mainbandIO_rxData_bits : UInt<256> @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 33:14]
    input io_sidebandLaneIO_txData_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 33:14]
    output io_sidebandLaneIO_txData_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 33:14]
    output io_sidebandLaneIO_txData_bits : UInt<128> @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 33:14]
    output io_sidebandLaneIO_rxData_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 33:14]
    input io_sidebandLaneIO_rxData_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 33:14]
    input io_sidebandLaneIO_rxData_bits : UInt<128> @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 33:14]

    inst patternWriter of PatternWriter @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 40:29]
    inst patternReader of PatternReader @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 43:29]
    node _map_bits_rxDataVec_0_0_WIRE_2 = patternWriter.io_mbTxData_bits_0 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_0_0_T = bits(_map_bits_rxDataVec_0_0_WIRE_2, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_0_0_T_1 = bits(_map_bits_rxDataVec_0_0_WIRE_2, 15, 8) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_1_0_WIRE_2 = patternWriter.io_mbTxData_bits_0 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_1_0_T = bits(_map_bits_rxDataVec_1_0_WIRE_2, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_1_0_T_1 = bits(_map_bits_rxDataVec_1_0_WIRE_2, 15, 8) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_0_1_WIRE_2 = patternWriter.io_mbTxData_bits_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_0_1_T = bits(_map_bits_rxDataVec_0_1_WIRE_2, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_0_1_T_1 = bits(_map_bits_rxDataVec_0_1_WIRE_2, 15, 8) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_1_1_WIRE_2 = patternWriter.io_mbTxData_bits_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_1_1_T = bits(_map_bits_rxDataVec_1_1_WIRE_2, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_1_1_T_1 = bits(_map_bits_rxDataVec_1_1_WIRE_2, 15, 8) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_0_2_WIRE_2 = patternWriter.io_mbTxData_bits_2 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_0_2_T = bits(_map_bits_rxDataVec_0_2_WIRE_2, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_0_2_T_1 = bits(_map_bits_rxDataVec_0_2_WIRE_2, 15, 8) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_1_2_WIRE_2 = patternWriter.io_mbTxData_bits_2 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_1_2_T = bits(_map_bits_rxDataVec_1_2_WIRE_2, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_1_2_T_1 = bits(_map_bits_rxDataVec_1_2_WIRE_2, 15, 8) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_0_3_WIRE_2 = patternWriter.io_mbTxData_bits_3 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_0_3_T = bits(_map_bits_rxDataVec_0_3_WIRE_2, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_0_3_T_1 = bits(_map_bits_rxDataVec_0_3_WIRE_2, 15, 8) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_1_3_WIRE_2 = patternWriter.io_mbTxData_bits_3 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_1_3_T = bits(_map_bits_rxDataVec_1_3_WIRE_2, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_1_3_T_1 = bits(_map_bits_rxDataVec_1_3_WIRE_2, 15, 8) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_0_4_WIRE_2 = patternWriter.io_mbTxData_bits_4 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_0_4_T = bits(_map_bits_rxDataVec_0_4_WIRE_2, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_0_4_T_1 = bits(_map_bits_rxDataVec_0_4_WIRE_2, 15, 8) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_1_4_WIRE_2 = patternWriter.io_mbTxData_bits_4 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_1_4_T = bits(_map_bits_rxDataVec_1_4_WIRE_2, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_1_4_T_1 = bits(_map_bits_rxDataVec_1_4_WIRE_2, 15, 8) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_0_5_WIRE_2 = patternWriter.io_mbTxData_bits_5 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_0_5_T = bits(_map_bits_rxDataVec_0_5_WIRE_2, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_0_5_T_1 = bits(_map_bits_rxDataVec_0_5_WIRE_2, 15, 8) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_1_5_WIRE_2 = patternWriter.io_mbTxData_bits_5 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_1_5_T = bits(_map_bits_rxDataVec_1_5_WIRE_2, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_1_5_T_1 = bits(_map_bits_rxDataVec_1_5_WIRE_2, 15, 8) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_0_6_WIRE_2 = patternWriter.io_mbTxData_bits_6 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_0_6_T = bits(_map_bits_rxDataVec_0_6_WIRE_2, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_0_6_T_1 = bits(_map_bits_rxDataVec_0_6_WIRE_2, 15, 8) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_1_6_WIRE_2 = patternWriter.io_mbTxData_bits_6 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_1_6_T = bits(_map_bits_rxDataVec_1_6_WIRE_2, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_1_6_T_1 = bits(_map_bits_rxDataVec_1_6_WIRE_2, 15, 8) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_0_7_WIRE_2 = patternWriter.io_mbTxData_bits_7 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_0_7_T = bits(_map_bits_rxDataVec_0_7_WIRE_2, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_0_7_T_1 = bits(_map_bits_rxDataVec_0_7_WIRE_2, 15, 8) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_1_7_WIRE_2 = patternWriter.io_mbTxData_bits_7 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_1_7_T = bits(_map_bits_rxDataVec_1_7_WIRE_2, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_1_7_T_1 = bits(_map_bits_rxDataVec_1_7_WIRE_2, 15, 8) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_0_8_WIRE_2 = patternWriter.io_mbTxData_bits_8 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_0_8_T = bits(_map_bits_rxDataVec_0_8_WIRE_2, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_0_8_T_1 = bits(_map_bits_rxDataVec_0_8_WIRE_2, 15, 8) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_1_8_WIRE_2 = patternWriter.io_mbTxData_bits_8 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_1_8_T = bits(_map_bits_rxDataVec_1_8_WIRE_2, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_1_8_T_1 = bits(_map_bits_rxDataVec_1_8_WIRE_2, 15, 8) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_0_9_WIRE_2 = patternWriter.io_mbTxData_bits_9 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_0_9_T = bits(_map_bits_rxDataVec_0_9_WIRE_2, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_0_9_T_1 = bits(_map_bits_rxDataVec_0_9_WIRE_2, 15, 8) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_1_9_WIRE_2 = patternWriter.io_mbTxData_bits_9 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_1_9_T = bits(_map_bits_rxDataVec_1_9_WIRE_2, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_1_9_T_1 = bits(_map_bits_rxDataVec_1_9_WIRE_2, 15, 8) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_0_10_WIRE_2 = patternWriter.io_mbTxData_bits_10 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_0_10_T = bits(_map_bits_rxDataVec_0_10_WIRE_2, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_0_10_T_1 = bits(_map_bits_rxDataVec_0_10_WIRE_2, 15, 8) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_1_10_WIRE_2 = patternWriter.io_mbTxData_bits_10 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_1_10_T = bits(_map_bits_rxDataVec_1_10_WIRE_2, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_1_10_T_1 = bits(_map_bits_rxDataVec_1_10_WIRE_2, 15, 8) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_0_11_WIRE_2 = patternWriter.io_mbTxData_bits_11 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_0_11_T = bits(_map_bits_rxDataVec_0_11_WIRE_2, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_0_11_T_1 = bits(_map_bits_rxDataVec_0_11_WIRE_2, 15, 8) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_1_11_WIRE_2 = patternWriter.io_mbTxData_bits_11 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_1_11_T = bits(_map_bits_rxDataVec_1_11_WIRE_2, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_1_11_T_1 = bits(_map_bits_rxDataVec_1_11_WIRE_2, 15, 8) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_0_12_WIRE_2 = patternWriter.io_mbTxData_bits_12 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_0_12_T = bits(_map_bits_rxDataVec_0_12_WIRE_2, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_0_12_T_1 = bits(_map_bits_rxDataVec_0_12_WIRE_2, 15, 8) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_1_12_WIRE_2 = patternWriter.io_mbTxData_bits_12 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_1_12_T = bits(_map_bits_rxDataVec_1_12_WIRE_2, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_1_12_T_1 = bits(_map_bits_rxDataVec_1_12_WIRE_2, 15, 8) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_0_13_WIRE_2 = patternWriter.io_mbTxData_bits_13 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_0_13_T = bits(_map_bits_rxDataVec_0_13_WIRE_2, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_0_13_T_1 = bits(_map_bits_rxDataVec_0_13_WIRE_2, 15, 8) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_1_13_WIRE_2 = patternWriter.io_mbTxData_bits_13 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_1_13_T = bits(_map_bits_rxDataVec_1_13_WIRE_2, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_1_13_T_1 = bits(_map_bits_rxDataVec_1_13_WIRE_2, 15, 8) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_0_14_WIRE_2 = patternWriter.io_mbTxData_bits_14 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_0_14_T = bits(_map_bits_rxDataVec_0_14_WIRE_2, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_0_14_T_1 = bits(_map_bits_rxDataVec_0_14_WIRE_2, 15, 8) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_1_14_WIRE_2 = patternWriter.io_mbTxData_bits_14 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_1_14_T = bits(_map_bits_rxDataVec_1_14_WIRE_2, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_1_14_T_1 = bits(_map_bits_rxDataVec_1_14_WIRE_2, 15, 8) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_0_15_WIRE_2 = patternWriter.io_mbTxData_bits_15 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_0_15_T = bits(_map_bits_rxDataVec_0_15_WIRE_2, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_0_15_T_1 = bits(_map_bits_rxDataVec_0_15_WIRE_2, 15, 8) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_1_15_WIRE_2 = patternWriter.io_mbTxData_bits_15 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_1_15_T = bits(_map_bits_rxDataVec_1_15_WIRE_2, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_1_15_T_1 = bits(_map_bits_rxDataVec_1_15_WIRE_2, 15, 8) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:48]
    node _map_bits_rxDataVec_0_1_WIRE_1_0 = _map_bits_rxDataVec_0_1_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node map_bits_rxDataVec_0_1 = _map_bits_rxDataVec_0_1_WIRE_1_0 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 17:25 22:25]
    node _map_bits_rxDataVec_0_0_WIRE_1_0 = _map_bits_rxDataVec_0_0_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node map_bits_rxDataVec_0_0 = _map_bits_rxDataVec_0_0_WIRE_1_0 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 17:25 22:25]
    node map_bits_lo_lo_lo = cat(map_bits_rxDataVec_0_1, map_bits_rxDataVec_0_0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 27:15]
    node _map_bits_rxDataVec_0_3_WIRE_1_0 = _map_bits_rxDataVec_0_3_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node map_bits_rxDataVec_0_3 = _map_bits_rxDataVec_0_3_WIRE_1_0 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 17:25 22:25]
    node _map_bits_rxDataVec_0_2_WIRE_1_0 = _map_bits_rxDataVec_0_2_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node map_bits_rxDataVec_0_2 = _map_bits_rxDataVec_0_2_WIRE_1_0 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 17:25 22:25]
    node map_bits_lo_lo_hi = cat(map_bits_rxDataVec_0_3, map_bits_rxDataVec_0_2) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 27:15]
    node map_bits_lo_lo = cat(map_bits_lo_lo_hi, map_bits_lo_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 27:15]
    node _map_bits_rxDataVec_0_5_WIRE_1_0 = _map_bits_rxDataVec_0_5_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node map_bits_rxDataVec_0_5 = _map_bits_rxDataVec_0_5_WIRE_1_0 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 17:25 22:25]
    node _map_bits_rxDataVec_0_4_WIRE_1_0 = _map_bits_rxDataVec_0_4_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node map_bits_rxDataVec_0_4 = _map_bits_rxDataVec_0_4_WIRE_1_0 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 17:25 22:25]
    node map_bits_lo_hi_lo = cat(map_bits_rxDataVec_0_5, map_bits_rxDataVec_0_4) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 27:15]
    node _map_bits_rxDataVec_0_7_WIRE_1_0 = _map_bits_rxDataVec_0_7_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node map_bits_rxDataVec_0_7 = _map_bits_rxDataVec_0_7_WIRE_1_0 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 17:25 22:25]
    node _map_bits_rxDataVec_0_6_WIRE_1_0 = _map_bits_rxDataVec_0_6_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node map_bits_rxDataVec_0_6 = _map_bits_rxDataVec_0_6_WIRE_1_0 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 17:25 22:25]
    node map_bits_lo_hi_hi = cat(map_bits_rxDataVec_0_7, map_bits_rxDataVec_0_6) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 27:15]
    node map_bits_lo_hi = cat(map_bits_lo_hi_hi, map_bits_lo_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 27:15]
    node map_bits_lo = cat(map_bits_lo_hi, map_bits_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 27:15]
    node _map_bits_rxDataVec_0_9_WIRE_1_0 = _map_bits_rxDataVec_0_9_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node map_bits_rxDataVec_0_9 = _map_bits_rxDataVec_0_9_WIRE_1_0 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 17:25 22:25]
    node _map_bits_rxDataVec_0_8_WIRE_1_0 = _map_bits_rxDataVec_0_8_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node map_bits_rxDataVec_0_8 = _map_bits_rxDataVec_0_8_WIRE_1_0 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 17:25 22:25]
    node map_bits_hi_lo_lo = cat(map_bits_rxDataVec_0_9, map_bits_rxDataVec_0_8) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 27:15]
    node _map_bits_rxDataVec_0_11_WIRE_1_0 = _map_bits_rxDataVec_0_11_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node map_bits_rxDataVec_0_11 = _map_bits_rxDataVec_0_11_WIRE_1_0 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 17:25 22:25]
    node _map_bits_rxDataVec_0_10_WIRE_1_0 = _map_bits_rxDataVec_0_10_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node map_bits_rxDataVec_0_10 = _map_bits_rxDataVec_0_10_WIRE_1_0 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 17:25 22:25]
    node map_bits_hi_lo_hi = cat(map_bits_rxDataVec_0_11, map_bits_rxDataVec_0_10) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 27:15]
    node map_bits_hi_lo = cat(map_bits_hi_lo_hi, map_bits_hi_lo_lo) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 27:15]
    node _map_bits_rxDataVec_0_13_WIRE_1_0 = _map_bits_rxDataVec_0_13_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node map_bits_rxDataVec_0_13 = _map_bits_rxDataVec_0_13_WIRE_1_0 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 17:25 22:25]
    node _map_bits_rxDataVec_0_12_WIRE_1_0 = _map_bits_rxDataVec_0_12_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node map_bits_rxDataVec_0_12 = _map_bits_rxDataVec_0_12_WIRE_1_0 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 17:25 22:25]
    node map_bits_hi_hi_lo = cat(map_bits_rxDataVec_0_13, map_bits_rxDataVec_0_12) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 27:15]
    node _map_bits_rxDataVec_0_15_WIRE_1_0 = _map_bits_rxDataVec_0_15_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node map_bits_rxDataVec_0_15 = _map_bits_rxDataVec_0_15_WIRE_1_0 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 17:25 22:25]
    node _map_bits_rxDataVec_0_14_WIRE_1_0 = _map_bits_rxDataVec_0_14_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node map_bits_rxDataVec_0_14 = _map_bits_rxDataVec_0_14_WIRE_1_0 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 17:25 22:25]
    node map_bits_hi_hi_hi = cat(map_bits_rxDataVec_0_15, map_bits_rxDataVec_0_14) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 27:15]
    node map_bits_hi_hi = cat(map_bits_hi_hi_hi, map_bits_hi_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 27:15]
    node map_bits_hi = cat(map_bits_hi_hi, map_bits_hi_lo) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 27:15]
    node _map_bits_T = cat(map_bits_hi, map_bits_lo) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 27:15]
    node _map_bits_rxDataVec_1_1_WIRE_1_1 = _map_bits_rxDataVec_1_1_T_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node map_bits_rxDataVec_1_1 = _map_bits_rxDataVec_1_1_WIRE_1_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 17:25 22:25]
    node _map_bits_rxDataVec_1_0_WIRE_1_1 = _map_bits_rxDataVec_1_0_T_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node map_bits_rxDataVec_1_0 = _map_bits_rxDataVec_1_0_WIRE_1_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 17:25 22:25]
    node map_bits_lo_lo_lo_1 = cat(map_bits_rxDataVec_1_1, map_bits_rxDataVec_1_0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 27:15]
    node _map_bits_rxDataVec_1_3_WIRE_1_1 = _map_bits_rxDataVec_1_3_T_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node map_bits_rxDataVec_1_3 = _map_bits_rxDataVec_1_3_WIRE_1_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 17:25 22:25]
    node _map_bits_rxDataVec_1_2_WIRE_1_1 = _map_bits_rxDataVec_1_2_T_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node map_bits_rxDataVec_1_2 = _map_bits_rxDataVec_1_2_WIRE_1_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 17:25 22:25]
    node map_bits_lo_lo_hi_1 = cat(map_bits_rxDataVec_1_3, map_bits_rxDataVec_1_2) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 27:15]
    node map_bits_lo_lo_1 = cat(map_bits_lo_lo_hi_1, map_bits_lo_lo_lo_1) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 27:15]
    node _map_bits_rxDataVec_1_5_WIRE_1_1 = _map_bits_rxDataVec_1_5_T_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node map_bits_rxDataVec_1_5 = _map_bits_rxDataVec_1_5_WIRE_1_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 17:25 22:25]
    node _map_bits_rxDataVec_1_4_WIRE_1_1 = _map_bits_rxDataVec_1_4_T_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node map_bits_rxDataVec_1_4 = _map_bits_rxDataVec_1_4_WIRE_1_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 17:25 22:25]
    node map_bits_lo_hi_lo_1 = cat(map_bits_rxDataVec_1_5, map_bits_rxDataVec_1_4) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 27:15]
    node _map_bits_rxDataVec_1_7_WIRE_1_1 = _map_bits_rxDataVec_1_7_T_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node map_bits_rxDataVec_1_7 = _map_bits_rxDataVec_1_7_WIRE_1_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 17:25 22:25]
    node _map_bits_rxDataVec_1_6_WIRE_1_1 = _map_bits_rxDataVec_1_6_T_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node map_bits_rxDataVec_1_6 = _map_bits_rxDataVec_1_6_WIRE_1_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 17:25 22:25]
    node map_bits_lo_hi_hi_1 = cat(map_bits_rxDataVec_1_7, map_bits_rxDataVec_1_6) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 27:15]
    node map_bits_lo_hi_1 = cat(map_bits_lo_hi_hi_1, map_bits_lo_hi_lo_1) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 27:15]
    node map_bits_lo_1 = cat(map_bits_lo_hi_1, map_bits_lo_lo_1) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 27:15]
    node _map_bits_rxDataVec_1_9_WIRE_1_1 = _map_bits_rxDataVec_1_9_T_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node map_bits_rxDataVec_1_9 = _map_bits_rxDataVec_1_9_WIRE_1_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 17:25 22:25]
    node _map_bits_rxDataVec_1_8_WIRE_1_1 = _map_bits_rxDataVec_1_8_T_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node map_bits_rxDataVec_1_8 = _map_bits_rxDataVec_1_8_WIRE_1_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 17:25 22:25]
    node map_bits_hi_lo_lo_1 = cat(map_bits_rxDataVec_1_9, map_bits_rxDataVec_1_8) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 27:15]
    node _map_bits_rxDataVec_1_11_WIRE_1_1 = _map_bits_rxDataVec_1_11_T_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node map_bits_rxDataVec_1_11 = _map_bits_rxDataVec_1_11_WIRE_1_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 17:25 22:25]
    node _map_bits_rxDataVec_1_10_WIRE_1_1 = _map_bits_rxDataVec_1_10_T_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node map_bits_rxDataVec_1_10 = _map_bits_rxDataVec_1_10_WIRE_1_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 17:25 22:25]
    node map_bits_hi_lo_hi_1 = cat(map_bits_rxDataVec_1_11, map_bits_rxDataVec_1_10) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 27:15]
    node map_bits_hi_lo_1 = cat(map_bits_hi_lo_hi_1, map_bits_hi_lo_lo_1) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 27:15]
    node _map_bits_rxDataVec_1_13_WIRE_1_1 = _map_bits_rxDataVec_1_13_T_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node map_bits_rxDataVec_1_13 = _map_bits_rxDataVec_1_13_WIRE_1_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 17:25 22:25]
    node _map_bits_rxDataVec_1_12_WIRE_1_1 = _map_bits_rxDataVec_1_12_T_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node map_bits_rxDataVec_1_12 = _map_bits_rxDataVec_1_12_WIRE_1_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 17:25 22:25]
    node map_bits_hi_hi_lo_1 = cat(map_bits_rxDataVec_1_13, map_bits_rxDataVec_1_12) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 27:15]
    node _map_bits_rxDataVec_1_15_WIRE_1_1 = _map_bits_rxDataVec_1_15_T_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node map_bits_rxDataVec_1_15 = _map_bits_rxDataVec_1_15_WIRE_1_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 17:25 22:25]
    node _map_bits_rxDataVec_1_14_WIRE_1_1 = _map_bits_rxDataVec_1_14_T_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node map_bits_rxDataVec_1_14 = _map_bits_rxDataVec_1_14_WIRE_1_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 17:25 22:25]
    node map_bits_hi_hi_hi_1 = cat(map_bits_rxDataVec_1_15, map_bits_rxDataVec_1_14) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 27:15]
    node map_bits_hi_hi_1 = cat(map_bits_hi_hi_hi_1, map_bits_hi_hi_lo_1) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 27:15]
    node map_bits_hi_1 = cat(map_bits_hi_hi_1, map_bits_hi_lo_1) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 27:15]
    node _map_bits_T_1 = cat(map_bits_hi_1, map_bits_lo_1) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 27:15]
    node _map_bits = cat(_map_bits_T_1, _map_bits_T) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 27:15]
    node _patternReader_io_mbRxData_map_bits_WIRE_1 = io_mainbandIO_rxData_bits @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:{33,33}]
    node _patternReader_io_mbRxData_map_bits_T = bits(_patternReader_io_mbRxData_map_bits_WIRE_1, 7, 0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:33]
    node _patternReader_io_mbRxData_map_bits_T_1 = bits(_patternReader_io_mbRxData_map_bits_WIRE_1, 15, 8) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:33]
    node _patternReader_io_mbRxData_map_bits_T_2 = bits(_patternReader_io_mbRxData_map_bits_WIRE_1, 23, 16) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:33]
    node _patternReader_io_mbRxData_map_bits_T_3 = bits(_patternReader_io_mbRxData_map_bits_WIRE_1, 31, 24) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:33]
    node _patternReader_io_mbRxData_map_bits_T_4 = bits(_patternReader_io_mbRxData_map_bits_WIRE_1, 39, 32) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:33]
    node _patternReader_io_mbRxData_map_bits_T_5 = bits(_patternReader_io_mbRxData_map_bits_WIRE_1, 47, 40) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:33]
    node _patternReader_io_mbRxData_map_bits_T_6 = bits(_patternReader_io_mbRxData_map_bits_WIRE_1, 55, 48) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:33]
    node _patternReader_io_mbRxData_map_bits_T_7 = bits(_patternReader_io_mbRxData_map_bits_WIRE_1, 63, 56) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:33]
    node _patternReader_io_mbRxData_map_bits_T_8 = bits(_patternReader_io_mbRxData_map_bits_WIRE_1, 71, 64) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:33]
    node _patternReader_io_mbRxData_map_bits_T_9 = bits(_patternReader_io_mbRxData_map_bits_WIRE_1, 79, 72) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:33]
    node _patternReader_io_mbRxData_map_bits_T_10 = bits(_patternReader_io_mbRxData_map_bits_WIRE_1, 87, 80) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:33]
    node _patternReader_io_mbRxData_map_bits_T_11 = bits(_patternReader_io_mbRxData_map_bits_WIRE_1, 95, 88) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:33]
    node _patternReader_io_mbRxData_map_bits_T_12 = bits(_patternReader_io_mbRxData_map_bits_WIRE_1, 103, 96) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:33]
    node _patternReader_io_mbRxData_map_bits_T_13 = bits(_patternReader_io_mbRxData_map_bits_WIRE_1, 111, 104) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:33]
    node _patternReader_io_mbRxData_map_bits_T_14 = bits(_patternReader_io_mbRxData_map_bits_WIRE_1, 119, 112) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:33]
    node _patternReader_io_mbRxData_map_bits_T_15 = bits(_patternReader_io_mbRxData_map_bits_WIRE_1, 127, 120) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:33]
    node _patternReader_io_mbRxData_map_bits_T_16 = bits(_patternReader_io_mbRxData_map_bits_WIRE_1, 135, 128) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:33]
    node _patternReader_io_mbRxData_map_bits_T_17 = bits(_patternReader_io_mbRxData_map_bits_WIRE_1, 143, 136) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:33]
    node _patternReader_io_mbRxData_map_bits_T_18 = bits(_patternReader_io_mbRxData_map_bits_WIRE_1, 151, 144) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:33]
    node _patternReader_io_mbRxData_map_bits_T_19 = bits(_patternReader_io_mbRxData_map_bits_WIRE_1, 159, 152) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:33]
    node _patternReader_io_mbRxData_map_bits_T_20 = bits(_patternReader_io_mbRxData_map_bits_WIRE_1, 167, 160) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:33]
    node _patternReader_io_mbRxData_map_bits_T_21 = bits(_patternReader_io_mbRxData_map_bits_WIRE_1, 175, 168) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:33]
    node _patternReader_io_mbRxData_map_bits_T_22 = bits(_patternReader_io_mbRxData_map_bits_WIRE_1, 183, 176) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:33]
    node _patternReader_io_mbRxData_map_bits_T_23 = bits(_patternReader_io_mbRxData_map_bits_WIRE_1, 191, 184) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:33]
    node _patternReader_io_mbRxData_map_bits_T_24 = bits(_patternReader_io_mbRxData_map_bits_WIRE_1, 199, 192) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:33]
    node _patternReader_io_mbRxData_map_bits_T_25 = bits(_patternReader_io_mbRxData_map_bits_WIRE_1, 207, 200) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:33]
    node _patternReader_io_mbRxData_map_bits_T_26 = bits(_patternReader_io_mbRxData_map_bits_WIRE_1, 215, 208) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:33]
    node _patternReader_io_mbRxData_map_bits_T_27 = bits(_patternReader_io_mbRxData_map_bits_WIRE_1, 223, 216) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:33]
    node _patternReader_io_mbRxData_map_bits_T_28 = bits(_patternReader_io_mbRxData_map_bits_WIRE_1, 231, 224) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:33]
    node _patternReader_io_mbRxData_map_bits_T_29 = bits(_patternReader_io_mbRxData_map_bits_WIRE_1, 239, 232) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:33]
    node _patternReader_io_mbRxData_map_bits_T_30 = bits(_patternReader_io_mbRxData_map_bits_WIRE_1, 247, 240) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:33]
    node _patternReader_io_mbRxData_map_bits_T_31 = bits(_patternReader_io_mbRxData_map_bits_WIRE_1, 255, 248) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:33]
    node _patternReader_io_mbRxData_map_bits_WIRE__16 = _patternReader_io_mbRxData_map_bits_T_16 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:{33,33}]
    node patternReader_io_mbRxData_map_bits_txDataBytes_16 = _patternReader_io_mbRxData_map_bits_WIRE__16 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 40:27 41:17]
    node patternReader_io_mbRxData_map_bits_txDataVec_0_1 = patternReader_io_mbRxData_map_bits_txDataBytes_16 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 39:25 44:25]
    node _patternReader_io_mbRxData_map_bits_WIRE__0 = _patternReader_io_mbRxData_map_bits_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:{33,33}]
    node patternReader_io_mbRxData_map_bits_txDataBytes_0 = _patternReader_io_mbRxData_map_bits_WIRE__0 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 40:27 41:17]
    node patternReader_io_mbRxData_map_bits_txDataVec_0_0 = patternReader_io_mbRxData_map_bits_txDataBytes_0 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 39:25 44:25]
    node _patternReader_io_mbRxData_map_bits_result_0_T = cat(patternReader_io_mbRxData_map_bits_txDataVec_0_1, patternReader_io_mbRxData_map_bits_txDataVec_0_0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 48:33]
    node _patternReader_io_mbRxData_map_bits_WIRE__17 = _patternReader_io_mbRxData_map_bits_T_17 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:{33,33}]
    node patternReader_io_mbRxData_map_bits_txDataBytes_17 = _patternReader_io_mbRxData_map_bits_WIRE__17 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 40:27 41:17]
    node patternReader_io_mbRxData_map_bits_txDataVec_1_1 = patternReader_io_mbRxData_map_bits_txDataBytes_17 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 39:25 44:25]
    node _patternReader_io_mbRxData_map_bits_WIRE__1 = _patternReader_io_mbRxData_map_bits_T_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:{33,33}]
    node patternReader_io_mbRxData_map_bits_txDataBytes_1 = _patternReader_io_mbRxData_map_bits_WIRE__1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 40:27 41:17]
    node patternReader_io_mbRxData_map_bits_txDataVec_1_0 = patternReader_io_mbRxData_map_bits_txDataBytes_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 39:25 44:25]
    node _patternReader_io_mbRxData_map_bits_result_1_T = cat(patternReader_io_mbRxData_map_bits_txDataVec_1_1, patternReader_io_mbRxData_map_bits_txDataVec_1_0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 48:33]
    node _patternReader_io_mbRxData_map_bits_WIRE__18 = _patternReader_io_mbRxData_map_bits_T_18 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:{33,33}]
    node patternReader_io_mbRxData_map_bits_txDataBytes_18 = _patternReader_io_mbRxData_map_bits_WIRE__18 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 40:27 41:17]
    node patternReader_io_mbRxData_map_bits_txDataVec_2_1 = patternReader_io_mbRxData_map_bits_txDataBytes_18 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 39:25 44:25]
    node _patternReader_io_mbRxData_map_bits_WIRE__2 = _patternReader_io_mbRxData_map_bits_T_2 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:{33,33}]
    node patternReader_io_mbRxData_map_bits_txDataBytes_2 = _patternReader_io_mbRxData_map_bits_WIRE__2 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 40:27 41:17]
    node patternReader_io_mbRxData_map_bits_txDataVec_2_0 = patternReader_io_mbRxData_map_bits_txDataBytes_2 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 39:25 44:25]
    node _patternReader_io_mbRxData_map_bits_result_2_T = cat(patternReader_io_mbRxData_map_bits_txDataVec_2_1, patternReader_io_mbRxData_map_bits_txDataVec_2_0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 48:33]
    node _patternReader_io_mbRxData_map_bits_WIRE__19 = _patternReader_io_mbRxData_map_bits_T_19 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:{33,33}]
    node patternReader_io_mbRxData_map_bits_txDataBytes_19 = _patternReader_io_mbRxData_map_bits_WIRE__19 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 40:27 41:17]
    node patternReader_io_mbRxData_map_bits_txDataVec_3_1 = patternReader_io_mbRxData_map_bits_txDataBytes_19 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 39:25 44:25]
    node _patternReader_io_mbRxData_map_bits_WIRE__3 = _patternReader_io_mbRxData_map_bits_T_3 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:{33,33}]
    node patternReader_io_mbRxData_map_bits_txDataBytes_3 = _patternReader_io_mbRxData_map_bits_WIRE__3 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 40:27 41:17]
    node patternReader_io_mbRxData_map_bits_txDataVec_3_0 = patternReader_io_mbRxData_map_bits_txDataBytes_3 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 39:25 44:25]
    node _patternReader_io_mbRxData_map_bits_result_3_T = cat(patternReader_io_mbRxData_map_bits_txDataVec_3_1, patternReader_io_mbRxData_map_bits_txDataVec_3_0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 48:33]
    node _patternReader_io_mbRxData_map_bits_WIRE__20 = _patternReader_io_mbRxData_map_bits_T_20 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:{33,33}]
    node patternReader_io_mbRxData_map_bits_txDataBytes_20 = _patternReader_io_mbRxData_map_bits_WIRE__20 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 40:27 41:17]
    node patternReader_io_mbRxData_map_bits_txDataVec_4_1 = patternReader_io_mbRxData_map_bits_txDataBytes_20 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 39:25 44:25]
    node _patternReader_io_mbRxData_map_bits_WIRE__4 = _patternReader_io_mbRxData_map_bits_T_4 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:{33,33}]
    node patternReader_io_mbRxData_map_bits_txDataBytes_4 = _patternReader_io_mbRxData_map_bits_WIRE__4 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 40:27 41:17]
    node patternReader_io_mbRxData_map_bits_txDataVec_4_0 = patternReader_io_mbRxData_map_bits_txDataBytes_4 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 39:25 44:25]
    node _patternReader_io_mbRxData_map_bits_result_4_T = cat(patternReader_io_mbRxData_map_bits_txDataVec_4_1, patternReader_io_mbRxData_map_bits_txDataVec_4_0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 48:33]
    node _patternReader_io_mbRxData_map_bits_WIRE__21 = _patternReader_io_mbRxData_map_bits_T_21 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:{33,33}]
    node patternReader_io_mbRxData_map_bits_txDataBytes_21 = _patternReader_io_mbRxData_map_bits_WIRE__21 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 40:27 41:17]
    node patternReader_io_mbRxData_map_bits_txDataVec_5_1 = patternReader_io_mbRxData_map_bits_txDataBytes_21 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 39:25 44:25]
    node _patternReader_io_mbRxData_map_bits_WIRE__5 = _patternReader_io_mbRxData_map_bits_T_5 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:{33,33}]
    node patternReader_io_mbRxData_map_bits_txDataBytes_5 = _patternReader_io_mbRxData_map_bits_WIRE__5 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 40:27 41:17]
    node patternReader_io_mbRxData_map_bits_txDataVec_5_0 = patternReader_io_mbRxData_map_bits_txDataBytes_5 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 39:25 44:25]
    node _patternReader_io_mbRxData_map_bits_result_5_T = cat(patternReader_io_mbRxData_map_bits_txDataVec_5_1, patternReader_io_mbRxData_map_bits_txDataVec_5_0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 48:33]
    node _patternReader_io_mbRxData_map_bits_WIRE__22 = _patternReader_io_mbRxData_map_bits_T_22 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:{33,33}]
    node patternReader_io_mbRxData_map_bits_txDataBytes_22 = _patternReader_io_mbRxData_map_bits_WIRE__22 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 40:27 41:17]
    node patternReader_io_mbRxData_map_bits_txDataVec_6_1 = patternReader_io_mbRxData_map_bits_txDataBytes_22 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 39:25 44:25]
    node _patternReader_io_mbRxData_map_bits_WIRE__6 = _patternReader_io_mbRxData_map_bits_T_6 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:{33,33}]
    node patternReader_io_mbRxData_map_bits_txDataBytes_6 = _patternReader_io_mbRxData_map_bits_WIRE__6 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 40:27 41:17]
    node patternReader_io_mbRxData_map_bits_txDataVec_6_0 = patternReader_io_mbRxData_map_bits_txDataBytes_6 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 39:25 44:25]
    node _patternReader_io_mbRxData_map_bits_result_6_T = cat(patternReader_io_mbRxData_map_bits_txDataVec_6_1, patternReader_io_mbRxData_map_bits_txDataVec_6_0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 48:33]
    node _patternReader_io_mbRxData_map_bits_WIRE__23 = _patternReader_io_mbRxData_map_bits_T_23 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:{33,33}]
    node patternReader_io_mbRxData_map_bits_txDataBytes_23 = _patternReader_io_mbRxData_map_bits_WIRE__23 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 40:27 41:17]
    node patternReader_io_mbRxData_map_bits_txDataVec_7_1 = patternReader_io_mbRxData_map_bits_txDataBytes_23 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 39:25 44:25]
    node _patternReader_io_mbRxData_map_bits_WIRE__7 = _patternReader_io_mbRxData_map_bits_T_7 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:{33,33}]
    node patternReader_io_mbRxData_map_bits_txDataBytes_7 = _patternReader_io_mbRxData_map_bits_WIRE__7 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 40:27 41:17]
    node patternReader_io_mbRxData_map_bits_txDataVec_7_0 = patternReader_io_mbRxData_map_bits_txDataBytes_7 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 39:25 44:25]
    node _patternReader_io_mbRxData_map_bits_result_7_T = cat(patternReader_io_mbRxData_map_bits_txDataVec_7_1, patternReader_io_mbRxData_map_bits_txDataVec_7_0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 48:33]
    node _patternReader_io_mbRxData_map_bits_WIRE__24 = _patternReader_io_mbRxData_map_bits_T_24 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:{33,33}]
    node patternReader_io_mbRxData_map_bits_txDataBytes_24 = _patternReader_io_mbRxData_map_bits_WIRE__24 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 40:27 41:17]
    node patternReader_io_mbRxData_map_bits_txDataVec_8_1 = patternReader_io_mbRxData_map_bits_txDataBytes_24 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 39:25 44:25]
    node _patternReader_io_mbRxData_map_bits_WIRE__8 = _patternReader_io_mbRxData_map_bits_T_8 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:{33,33}]
    node patternReader_io_mbRxData_map_bits_txDataBytes_8 = _patternReader_io_mbRxData_map_bits_WIRE__8 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 40:27 41:17]
    node patternReader_io_mbRxData_map_bits_txDataVec_8_0 = patternReader_io_mbRxData_map_bits_txDataBytes_8 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 39:25 44:25]
    node _patternReader_io_mbRxData_map_bits_result_8_T = cat(patternReader_io_mbRxData_map_bits_txDataVec_8_1, patternReader_io_mbRxData_map_bits_txDataVec_8_0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 48:33]
    node _patternReader_io_mbRxData_map_bits_WIRE__25 = _patternReader_io_mbRxData_map_bits_T_25 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:{33,33}]
    node patternReader_io_mbRxData_map_bits_txDataBytes_25 = _patternReader_io_mbRxData_map_bits_WIRE__25 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 40:27 41:17]
    node patternReader_io_mbRxData_map_bits_txDataVec_9_1 = patternReader_io_mbRxData_map_bits_txDataBytes_25 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 39:25 44:25]
    node _patternReader_io_mbRxData_map_bits_WIRE__9 = _patternReader_io_mbRxData_map_bits_T_9 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:{33,33}]
    node patternReader_io_mbRxData_map_bits_txDataBytes_9 = _patternReader_io_mbRxData_map_bits_WIRE__9 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 40:27 41:17]
    node patternReader_io_mbRxData_map_bits_txDataVec_9_0 = patternReader_io_mbRxData_map_bits_txDataBytes_9 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 39:25 44:25]
    node _patternReader_io_mbRxData_map_bits_result_9_T = cat(patternReader_io_mbRxData_map_bits_txDataVec_9_1, patternReader_io_mbRxData_map_bits_txDataVec_9_0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 48:33]
    node _patternReader_io_mbRxData_map_bits_WIRE__26 = _patternReader_io_mbRxData_map_bits_T_26 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:{33,33}]
    node patternReader_io_mbRxData_map_bits_txDataBytes_26 = _patternReader_io_mbRxData_map_bits_WIRE__26 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 40:27 41:17]
    node patternReader_io_mbRxData_map_bits_txDataVec_10_1 = patternReader_io_mbRxData_map_bits_txDataBytes_26 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 39:25 44:25]
    node _patternReader_io_mbRxData_map_bits_WIRE__10 = _patternReader_io_mbRxData_map_bits_T_10 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:{33,33}]
    node patternReader_io_mbRxData_map_bits_txDataBytes_10 = _patternReader_io_mbRxData_map_bits_WIRE__10 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 40:27 41:17]
    node patternReader_io_mbRxData_map_bits_txDataVec_10_0 = patternReader_io_mbRxData_map_bits_txDataBytes_10 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 39:25 44:25]
    node _patternReader_io_mbRxData_map_bits_result_10_T = cat(patternReader_io_mbRxData_map_bits_txDataVec_10_1, patternReader_io_mbRxData_map_bits_txDataVec_10_0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 48:33]
    node _patternReader_io_mbRxData_map_bits_WIRE__27 = _patternReader_io_mbRxData_map_bits_T_27 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:{33,33}]
    node patternReader_io_mbRxData_map_bits_txDataBytes_27 = _patternReader_io_mbRxData_map_bits_WIRE__27 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 40:27 41:17]
    node patternReader_io_mbRxData_map_bits_txDataVec_11_1 = patternReader_io_mbRxData_map_bits_txDataBytes_27 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 39:25 44:25]
    node _patternReader_io_mbRxData_map_bits_WIRE__11 = _patternReader_io_mbRxData_map_bits_T_11 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:{33,33}]
    node patternReader_io_mbRxData_map_bits_txDataBytes_11 = _patternReader_io_mbRxData_map_bits_WIRE__11 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 40:27 41:17]
    node patternReader_io_mbRxData_map_bits_txDataVec_11_0 = patternReader_io_mbRxData_map_bits_txDataBytes_11 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 39:25 44:25]
    node _patternReader_io_mbRxData_map_bits_result_11_T = cat(patternReader_io_mbRxData_map_bits_txDataVec_11_1, patternReader_io_mbRxData_map_bits_txDataVec_11_0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 48:33]
    node _patternReader_io_mbRxData_map_bits_WIRE__28 = _patternReader_io_mbRxData_map_bits_T_28 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:{33,33}]
    node patternReader_io_mbRxData_map_bits_txDataBytes_28 = _patternReader_io_mbRxData_map_bits_WIRE__28 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 40:27 41:17]
    node patternReader_io_mbRxData_map_bits_txDataVec_12_1 = patternReader_io_mbRxData_map_bits_txDataBytes_28 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 39:25 44:25]
    node _patternReader_io_mbRxData_map_bits_WIRE__12 = _patternReader_io_mbRxData_map_bits_T_12 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:{33,33}]
    node patternReader_io_mbRxData_map_bits_txDataBytes_12 = _patternReader_io_mbRxData_map_bits_WIRE__12 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 40:27 41:17]
    node patternReader_io_mbRxData_map_bits_txDataVec_12_0 = patternReader_io_mbRxData_map_bits_txDataBytes_12 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 39:25 44:25]
    node _patternReader_io_mbRxData_map_bits_result_12_T = cat(patternReader_io_mbRxData_map_bits_txDataVec_12_1, patternReader_io_mbRxData_map_bits_txDataVec_12_0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 48:33]
    node _patternReader_io_mbRxData_map_bits_WIRE__29 = _patternReader_io_mbRxData_map_bits_T_29 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:{33,33}]
    node patternReader_io_mbRxData_map_bits_txDataBytes_29 = _patternReader_io_mbRxData_map_bits_WIRE__29 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 40:27 41:17]
    node patternReader_io_mbRxData_map_bits_txDataVec_13_1 = patternReader_io_mbRxData_map_bits_txDataBytes_29 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 39:25 44:25]
    node _patternReader_io_mbRxData_map_bits_WIRE__13 = _patternReader_io_mbRxData_map_bits_T_13 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:{33,33}]
    node patternReader_io_mbRxData_map_bits_txDataBytes_13 = _patternReader_io_mbRxData_map_bits_WIRE__13 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 40:27 41:17]
    node patternReader_io_mbRxData_map_bits_txDataVec_13_0 = patternReader_io_mbRxData_map_bits_txDataBytes_13 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 39:25 44:25]
    node _patternReader_io_mbRxData_map_bits_result_13_T = cat(patternReader_io_mbRxData_map_bits_txDataVec_13_1, patternReader_io_mbRxData_map_bits_txDataVec_13_0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 48:33]
    node _patternReader_io_mbRxData_map_bits_WIRE__30 = _patternReader_io_mbRxData_map_bits_T_30 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:{33,33}]
    node patternReader_io_mbRxData_map_bits_txDataBytes_30 = _patternReader_io_mbRxData_map_bits_WIRE__30 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 40:27 41:17]
    node patternReader_io_mbRxData_map_bits_txDataVec_14_1 = patternReader_io_mbRxData_map_bits_txDataBytes_30 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 39:25 44:25]
    node _patternReader_io_mbRxData_map_bits_WIRE__14 = _patternReader_io_mbRxData_map_bits_T_14 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:{33,33}]
    node patternReader_io_mbRxData_map_bits_txDataBytes_14 = _patternReader_io_mbRxData_map_bits_WIRE__14 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 40:27 41:17]
    node patternReader_io_mbRxData_map_bits_txDataVec_14_0 = patternReader_io_mbRxData_map_bits_txDataBytes_14 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 39:25 44:25]
    node _patternReader_io_mbRxData_map_bits_result_14_T = cat(patternReader_io_mbRxData_map_bits_txDataVec_14_1, patternReader_io_mbRxData_map_bits_txDataVec_14_0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 48:33]
    node _patternReader_io_mbRxData_map_bits_WIRE__31 = _patternReader_io_mbRxData_map_bits_T_31 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:{33,33}]
    node patternReader_io_mbRxData_map_bits_txDataBytes_31 = _patternReader_io_mbRxData_map_bits_WIRE__31 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 40:27 41:17]
    node patternReader_io_mbRxData_map_bits_txDataVec_15_1 = patternReader_io_mbRxData_map_bits_txDataBytes_31 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 39:25 44:25]
    node _patternReader_io_mbRxData_map_bits_WIRE__15 = _patternReader_io_mbRxData_map_bits_T_15 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 41:{33,33}]
    node patternReader_io_mbRxData_map_bits_txDataBytes_15 = _patternReader_io_mbRxData_map_bits_WIRE__15 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 40:27 41:17]
    node patternReader_io_mbRxData_map_bits_txDataVec_15_0 = patternReader_io_mbRxData_map_bits_txDataBytes_15 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 39:25 44:25]
    node _patternReader_io_mbRxData_map_bits_result_15_T = cat(patternReader_io_mbRxData_map_bits_txDataVec_15_1, patternReader_io_mbRxData_map_bits_txDataVec_15_0) @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 48:33]
    node _inProgress_T = or(patternWriter.io_resp_inProgress, patternReader.io_resp_inProgress) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 57:38]
    reg inputsValid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), inputsValid) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 60:36]
    reg pattern : UInt<2>, clock with :
      reset => (UInt<1>("h0"), pattern) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 61:32]
    reg timeoutCycles : UInt<32>, clock with :
      reset => (UInt<1>("h0"), timeoutCycles) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 62:38]
    reg status : UInt<1>, clock with :
      reset => (UInt<1>("h0"), status) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 63:31]
    reg errorCount_0 : UInt<1024>, clock with :
      reset => (UInt<1>("h0"), errorCount_0) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 64:35]
    reg errorCount_1 : UInt<1024>, clock with :
      reset => (UInt<1>("h0"), errorCount_1) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 64:35]
    reg errorCount_2 : UInt<1024>, clock with :
      reset => (UInt<1>("h0"), errorCount_2) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 64:35]
    reg errorCount_3 : UInt<1024>, clock with :
      reset => (UInt<1>("h0"), errorCount_3) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 64:35]
    reg errorCount_4 : UInt<1024>, clock with :
      reset => (UInt<1>("h0"), errorCount_4) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 64:35]
    reg errorCount_5 : UInt<1024>, clock with :
      reset => (UInt<1>("h0"), errorCount_5) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 64:35]
    reg errorCount_6 : UInt<1024>, clock with :
      reset => (UInt<1>("h0"), errorCount_6) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 64:35]
    reg errorCount_7 : UInt<1024>, clock with :
      reset => (UInt<1>("h0"), errorCount_7) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 64:35]
    reg errorCount_8 : UInt<1024>, clock with :
      reset => (UInt<1>("h0"), errorCount_8) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 64:35]
    reg errorCount_9 : UInt<1024>, clock with :
      reset => (UInt<1>("h0"), errorCount_9) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 64:35]
    reg errorCount_10 : UInt<1024>, clock with :
      reset => (UInt<1>("h0"), errorCount_10) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 64:35]
    reg errorCount_11 : UInt<1024>, clock with :
      reset => (UInt<1>("h0"), errorCount_11) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 64:35]
    reg errorCount_12 : UInt<1024>, clock with :
      reset => (UInt<1>("h0"), errorCount_12) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 64:35]
    reg errorCount_13 : UInt<1024>, clock with :
      reset => (UInt<1>("h0"), errorCount_13) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 64:35]
    reg errorCount_14 : UInt<1024>, clock with :
      reset => (UInt<1>("h0"), errorCount_14) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 64:35]
    reg errorCount_15 : UInt<1024>, clock with :
      reset => (UInt<1>("h0"), errorCount_15) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 64:35]
    reg statusValid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), statusValid) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 67:36]
    reg patternCountMax : UInt<11>, clock with :
      reset => (UInt<1>("h0"), patternCountMax) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 68:40]
    reg patternDetectedCountMax : UInt<11>, clock with :
      reset => (UInt<1>("h0"), patternDetectedCountMax) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 69:48]
    node inProgress = _inProgress_T @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 56:{36,36}]
    node _io_patternGeneratorIO_transmitReq_ready_T = eq(inProgress, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 78:58]
    node _T = and(io_patternGeneratorIO_transmitReq_ready, io_patternGeneratorIO_transmitReq_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _GEN_0 = mux(_T, io_patternGeneratorIO_transmitReq_bits_pattern, pattern) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 83:48 84:13 61:32]
    node _GEN_1 = mux(_T, io_patternGeneratorIO_transmitReq_bits_timeoutCycles, timeoutCycles) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 83:48 85:19 62:38]
    node _GEN_2 = mux(_T, io_patternGeneratorIO_transmitReq_bits_patternCountMax, patternCountMax) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 83:48 86:21 68:40]
    node _GEN_3 = mux(_T, io_patternGeneratorIO_transmitReq_bits_patternDetectedCountMax, patternDetectedCountMax) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 83:48 87:29 69:48]
    node _GEN_4 = mux(_T, UInt<1>("h1"), inputsValid) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 83:48 88:17 60:36]
    node _GEN_5 = mux(_T, UInt<1>("h0"), statusValid) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 83:48 89:17 67:36]
    node _T_1 = and(io_patternGeneratorIO_resp_ready, io_patternGeneratorIO_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _GEN_6 = mux(_T_1, UInt<1>("h0"), _GEN_5) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 92:41 93:17]
    node _timeoutCycles_T = sub(timeoutCycles, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 98:36]
    node _timeoutCycles_T_1 = tail(_timeoutCycles_T, 1) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 98:36]
    node timeout = eq(timeoutCycles, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 99:33]
    node complete = and(patternWriter.io_resp_complete, patternReader.io_resp_complete) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 101:38]
    node _T_2 = or(timeout, complete) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 103:18]
    node _status_T = mux(timeout, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 104:20]
    node _GEN_7 = mux(_T_2, _status_T, status) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 103:31 104:14 63:31]
    node _GEN_8 = mux(_T_2, UInt<1>("h1"), _GEN_6) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 103:31 109:19]
    node _GEN_9 = mux(_T_2, UInt<1>("h1"), reset) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 103:31 110:27]
    node _GEN_10 = mux(_T_2, UInt<1>("h0"), _GEN_4) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 103:31 112:19]
    node _GEN_11 = mux(_T_2, patternReader.io_resp_errorCount_0, errorCount_0) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 103:31 113:18 64:35]
    node _GEN_12 = mux(_T_2, patternReader.io_resp_errorCount_1, errorCount_1) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 103:31 113:18 64:35]
    node _GEN_13 = mux(_T_2, patternReader.io_resp_errorCount_2, errorCount_2) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 103:31 113:18 64:35]
    node _GEN_14 = mux(_T_2, patternReader.io_resp_errorCount_3, errorCount_3) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 103:31 113:18 64:35]
    node _GEN_15 = mux(_T_2, patternReader.io_resp_errorCount_4, errorCount_4) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 103:31 113:18 64:35]
    node _GEN_16 = mux(_T_2, patternReader.io_resp_errorCount_5, errorCount_5) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 103:31 113:18 64:35]
    node _GEN_17 = mux(_T_2, patternReader.io_resp_errorCount_6, errorCount_6) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 103:31 113:18 64:35]
    node _GEN_18 = mux(_T_2, patternReader.io_resp_errorCount_7, errorCount_7) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 103:31 113:18 64:35]
    node _GEN_19 = mux(_T_2, patternReader.io_resp_errorCount_8, errorCount_8) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 103:31 113:18 64:35]
    node _GEN_20 = mux(_T_2, patternReader.io_resp_errorCount_9, errorCount_9) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 103:31 113:18 64:35]
    node _GEN_21 = mux(_T_2, patternReader.io_resp_errorCount_10, errorCount_10) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 103:31 113:18 64:35]
    node _GEN_22 = mux(_T_2, patternReader.io_resp_errorCount_11, errorCount_11) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 103:31 113:18 64:35]
    node _GEN_23 = mux(_T_2, patternReader.io_resp_errorCount_12, errorCount_12) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 103:31 113:18 64:35]
    node _GEN_24 = mux(_T_2, patternReader.io_resp_errorCount_13, errorCount_13) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 103:31 113:18 64:35]
    node _GEN_25 = mux(_T_2, patternReader.io_resp_errorCount_14, errorCount_14) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 103:31 113:18 64:35]
    node _GEN_26 = mux(_T_2, patternReader.io_resp_errorCount_15, errorCount_15) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 103:31 113:18 64:35]
    node _GEN_27 = mux(inProgress, _timeoutCycles_T_1, _GEN_1) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 97:20 98:19]
    node _GEN_28 = mux(inProgress, _GEN_7, status) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 97:20 63:31]
    node _GEN_29 = mux(inProgress, _GEN_8, _GEN_6) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 97:20]
    node _GEN_30 = mux(inProgress, _GEN_9, reset) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 97:20]
    node _GEN_31 = mux(inProgress, _GEN_10, _GEN_4) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 97:20]
    node _GEN_32 = mux(inProgress, _GEN_11, errorCount_0) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 97:20 64:35]
    node _GEN_33 = mux(inProgress, _GEN_12, errorCount_1) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 97:20 64:35]
    node _GEN_34 = mux(inProgress, _GEN_13, errorCount_2) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 97:20 64:35]
    node _GEN_35 = mux(inProgress, _GEN_14, errorCount_3) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 97:20 64:35]
    node _GEN_36 = mux(inProgress, _GEN_15, errorCount_4) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 97:20 64:35]
    node _GEN_37 = mux(inProgress, _GEN_16, errorCount_5) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 97:20 64:35]
    node _GEN_38 = mux(inProgress, _GEN_17, errorCount_6) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 97:20 64:35]
    node _GEN_39 = mux(inProgress, _GEN_18, errorCount_7) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 97:20 64:35]
    node _GEN_40 = mux(inProgress, _GEN_19, errorCount_8) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 97:20 64:35]
    node _GEN_41 = mux(inProgress, _GEN_20, errorCount_9) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 97:20 64:35]
    node _GEN_42 = mux(inProgress, _GEN_21, errorCount_10) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 97:20 64:35]
    node _GEN_43 = mux(inProgress, _GEN_22, errorCount_11) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 97:20 64:35]
    node _GEN_44 = mux(inProgress, _GEN_23, errorCount_12) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 97:20 64:35]
    node _GEN_45 = mux(inProgress, _GEN_24, errorCount_13) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 97:20 64:35]
    node _GEN_46 = mux(inProgress, _GEN_25, errorCount_14) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 97:20 64:35]
    node _GEN_47 = mux(inProgress, _GEN_26, errorCount_15) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 97:20 64:35]
    node _map_bits_rxDataVec_0_0_WIRE__0 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_0_0_WIRE__1 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_0_0_WIRE_1_1 = _map_bits_rxDataVec_0_0_T_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_1_0_WIRE__0 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_1_0_WIRE__1 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_1_0_WIRE_1_0 = _map_bits_rxDataVec_1_0_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_0_1_WIRE__0 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_0_1_WIRE__1 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_0_1_WIRE_1_1 = _map_bits_rxDataVec_0_1_T_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_1_1_WIRE__0 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_1_1_WIRE__1 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_1_1_WIRE_1_0 = _map_bits_rxDataVec_1_1_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_0_2_WIRE__0 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_0_2_WIRE__1 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_0_2_WIRE_1_1 = _map_bits_rxDataVec_0_2_T_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_1_2_WIRE__0 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_1_2_WIRE__1 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_1_2_WIRE_1_0 = _map_bits_rxDataVec_1_2_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_0_3_WIRE__0 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_0_3_WIRE__1 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_0_3_WIRE_1_1 = _map_bits_rxDataVec_0_3_T_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_1_3_WIRE__0 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_1_3_WIRE__1 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_1_3_WIRE_1_0 = _map_bits_rxDataVec_1_3_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_0_4_WIRE__0 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_0_4_WIRE__1 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_0_4_WIRE_1_1 = _map_bits_rxDataVec_0_4_T_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_1_4_WIRE__0 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_1_4_WIRE__1 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_1_4_WIRE_1_0 = _map_bits_rxDataVec_1_4_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_0_5_WIRE__0 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_0_5_WIRE__1 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_0_5_WIRE_1_1 = _map_bits_rxDataVec_0_5_T_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_1_5_WIRE__0 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_1_5_WIRE__1 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_1_5_WIRE_1_0 = _map_bits_rxDataVec_1_5_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_0_6_WIRE__0 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_0_6_WIRE__1 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_0_6_WIRE_1_1 = _map_bits_rxDataVec_0_6_T_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_1_6_WIRE__0 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_1_6_WIRE__1 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_1_6_WIRE_1_0 = _map_bits_rxDataVec_1_6_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_0_7_WIRE__0 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_0_7_WIRE__1 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_0_7_WIRE_1_1 = _map_bits_rxDataVec_0_7_T_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_1_7_WIRE__0 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_1_7_WIRE__1 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_1_7_WIRE_1_0 = _map_bits_rxDataVec_1_7_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_0_8_WIRE__0 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_0_8_WIRE__1 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_0_8_WIRE_1_1 = _map_bits_rxDataVec_0_8_T_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_1_8_WIRE__0 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_1_8_WIRE__1 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_1_8_WIRE_1_0 = _map_bits_rxDataVec_1_8_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_0_9_WIRE__0 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_0_9_WIRE__1 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_0_9_WIRE_1_1 = _map_bits_rxDataVec_0_9_T_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_1_9_WIRE__0 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_1_9_WIRE__1 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_1_9_WIRE_1_0 = _map_bits_rxDataVec_1_9_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_0_10_WIRE__0 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_0_10_WIRE__1 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_0_10_WIRE_1_1 = _map_bits_rxDataVec_0_10_T_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_1_10_WIRE__0 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_1_10_WIRE__1 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_1_10_WIRE_1_0 = _map_bits_rxDataVec_1_10_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_0_11_WIRE__0 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_0_11_WIRE__1 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_0_11_WIRE_1_1 = _map_bits_rxDataVec_0_11_T_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_1_11_WIRE__0 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_1_11_WIRE__1 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_1_11_WIRE_1_0 = _map_bits_rxDataVec_1_11_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_0_12_WIRE__0 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_0_12_WIRE__1 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_0_12_WIRE_1_1 = _map_bits_rxDataVec_0_12_T_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_1_12_WIRE__0 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_1_12_WIRE__1 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_1_12_WIRE_1_0 = _map_bits_rxDataVec_1_12_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_0_13_WIRE__0 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_0_13_WIRE__1 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_0_13_WIRE_1_1 = _map_bits_rxDataVec_0_13_T_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_1_13_WIRE__0 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_1_13_WIRE__1 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_1_13_WIRE_1_0 = _map_bits_rxDataVec_1_13_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_0_14_WIRE__0 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_0_14_WIRE__1 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_0_14_WIRE_1_1 = _map_bits_rxDataVec_0_14_T_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_1_14_WIRE__0 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_1_14_WIRE__1 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_1_14_WIRE_1_0 = _map_bits_rxDataVec_1_14_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_0_15_WIRE__0 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_0_15_WIRE__1 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_0_15_WIRE_1_1 = _map_bits_rxDataVec_0_15_T_1 @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map_bits_rxDataVec_1_15_WIRE__0 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_1_15_WIRE__1 = UInt<8>("h0") @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 23:{18,18}]
    node _map_bits_rxDataVec_1_15_WIRE_1_0 = _map_bits_rxDataVec_1_15_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 22:{48,48}]
    node _map__ready = io_mainbandIO_txData_ready @[src/main/scala/chisel3/util/Decoupled.scala 104:20 generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 50:5]
    node _map__valid = patternWriter.io_mbTxData_valid @[src/main/scala/chisel3/util/Decoupled.scala 104:20 106:16]
    node _map__bits = _map_bits @[src/main/scala/chisel3/util/Decoupled.scala 104:20 105:15]
    node _patternReader_io_mbRxData_map_bits_0 = _patternReader_io_mbRxData_map_bits_result_0_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 38:22 48:17]
    node _patternReader_io_mbRxData_map_bits_1 = _patternReader_io_mbRxData_map_bits_result_1_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 38:22 48:17]
    node _patternReader_io_mbRxData_map_bits_2 = _patternReader_io_mbRxData_map_bits_result_2_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 38:22 48:17]
    node _patternReader_io_mbRxData_map_bits_3 = _patternReader_io_mbRxData_map_bits_result_3_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 38:22 48:17]
    node _patternReader_io_mbRxData_map_bits_4 = _patternReader_io_mbRxData_map_bits_result_4_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 38:22 48:17]
    node _patternReader_io_mbRxData_map_bits_5 = _patternReader_io_mbRxData_map_bits_result_5_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 38:22 48:17]
    node _patternReader_io_mbRxData_map_bits_6 = _patternReader_io_mbRxData_map_bits_result_6_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 38:22 48:17]
    node _patternReader_io_mbRxData_map_bits_7 = _patternReader_io_mbRxData_map_bits_result_7_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 38:22 48:17]
    node _patternReader_io_mbRxData_map_bits_8 = _patternReader_io_mbRxData_map_bits_result_8_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 38:22 48:17]
    node _patternReader_io_mbRxData_map_bits_9 = _patternReader_io_mbRxData_map_bits_result_9_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 38:22 48:17]
    node _patternReader_io_mbRxData_map_bits_10 = _patternReader_io_mbRxData_map_bits_result_10_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 38:22 48:17]
    node _patternReader_io_mbRxData_map_bits_11 = _patternReader_io_mbRxData_map_bits_result_11_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 38:22 48:17]
    node _patternReader_io_mbRxData_map_bits_12 = _patternReader_io_mbRxData_map_bits_result_12_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 38:22 48:17]
    node _patternReader_io_mbRxData_map_bits_13 = _patternReader_io_mbRxData_map_bits_result_13_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 38:22 48:17]
    node _patternReader_io_mbRxData_map_bits_14 = _patternReader_io_mbRxData_map_bits_result_14_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 38:22 48:17]
    node _patternReader_io_mbRxData_map_bits_15 = _patternReader_io_mbRxData_map_bits_result_15_T @[generators/uciedigital/src/main/scala/logphy/Lanes.scala 38:22 48:17]
    node _patternReader_io_mbRxData_map__ready = patternReader.io_mbRxData_ready @[src/main/scala/chisel3/util/Decoupled.scala 104:20 generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 52:29]
    node _patternReader_io_mbRxData_map__valid = io_mainbandIO_rxData_valid @[src/main/scala/chisel3/util/Decoupled.scala 104:20 106:16]
    node _patternReader_io_mbRxData_map__bits_0 = _patternReader_io_mbRxData_map_bits_0 @[src/main/scala/chisel3/util/Decoupled.scala 104:20 105:15]
    node _patternReader_io_mbRxData_map__bits_1 = _patternReader_io_mbRxData_map_bits_1 @[src/main/scala/chisel3/util/Decoupled.scala 104:20 105:15]
    node _patternReader_io_mbRxData_map__bits_2 = _patternReader_io_mbRxData_map_bits_2 @[src/main/scala/chisel3/util/Decoupled.scala 104:20 105:15]
    node _patternReader_io_mbRxData_map__bits_3 = _patternReader_io_mbRxData_map_bits_3 @[src/main/scala/chisel3/util/Decoupled.scala 104:20 105:15]
    node _patternReader_io_mbRxData_map__bits_4 = _patternReader_io_mbRxData_map_bits_4 @[src/main/scala/chisel3/util/Decoupled.scala 104:20 105:15]
    node _patternReader_io_mbRxData_map__bits_5 = _patternReader_io_mbRxData_map_bits_5 @[src/main/scala/chisel3/util/Decoupled.scala 104:20 105:15]
    node _patternReader_io_mbRxData_map__bits_6 = _patternReader_io_mbRxData_map_bits_6 @[src/main/scala/chisel3/util/Decoupled.scala 104:20 105:15]
    node _patternReader_io_mbRxData_map__bits_7 = _patternReader_io_mbRxData_map_bits_7 @[src/main/scala/chisel3/util/Decoupled.scala 104:20 105:15]
    node _patternReader_io_mbRxData_map__bits_8 = _patternReader_io_mbRxData_map_bits_8 @[src/main/scala/chisel3/util/Decoupled.scala 104:20 105:15]
    node _patternReader_io_mbRxData_map__bits_9 = _patternReader_io_mbRxData_map_bits_9 @[src/main/scala/chisel3/util/Decoupled.scala 104:20 105:15]
    node _patternReader_io_mbRxData_map__bits_10 = _patternReader_io_mbRxData_map_bits_10 @[src/main/scala/chisel3/util/Decoupled.scala 104:20 105:15]
    node _patternReader_io_mbRxData_map__bits_11 = _patternReader_io_mbRxData_map_bits_11 @[src/main/scala/chisel3/util/Decoupled.scala 104:20 105:15]
    node _patternReader_io_mbRxData_map__bits_12 = _patternReader_io_mbRxData_map_bits_12 @[src/main/scala/chisel3/util/Decoupled.scala 104:20 105:15]
    node _patternReader_io_mbRxData_map__bits_13 = _patternReader_io_mbRxData_map_bits_13 @[src/main/scala/chisel3/util/Decoupled.scala 104:20 105:15]
    node _patternReader_io_mbRxData_map__bits_14 = _patternReader_io_mbRxData_map_bits_14 @[src/main/scala/chisel3/util/Decoupled.scala 104:20 105:15]
    node _patternReader_io_mbRxData_map__bits_15 = _patternReader_io_mbRxData_map_bits_15 @[src/main/scala/chisel3/util/Decoupled.scala 104:20 105:15]
    node _errorCount_WIRE_0 = UInt<1024>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 65:{12,12}]
    node _errorCount_WIRE_1 = UInt<1024>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 65:{12,12}]
    node _errorCount_WIRE_2 = UInt<1024>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 65:{12,12}]
    node _errorCount_WIRE_3 = UInt<1024>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 65:{12,12}]
    node _errorCount_WIRE_4 = UInt<1024>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 65:{12,12}]
    node _errorCount_WIRE_5 = UInt<1024>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 65:{12,12}]
    node _errorCount_WIRE_6 = UInt<1024>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 65:{12,12}]
    node _errorCount_WIRE_7 = UInt<1024>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 65:{12,12}]
    node _errorCount_WIRE_8 = UInt<1024>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 65:{12,12}]
    node _errorCount_WIRE_9 = UInt<1024>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 65:{12,12}]
    node _errorCount_WIRE_10 = UInt<1024>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 65:{12,12}]
    node _errorCount_WIRE_11 = UInt<1024>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 65:{12,12}]
    node _errorCount_WIRE_12 = UInt<1024>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 65:{12,12}]
    node _errorCount_WIRE_13 = UInt<1024>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 65:{12,12}]
    node _errorCount_WIRE_14 = UInt<1024>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 65:{12,12}]
    node _errorCount_WIRE_15 = UInt<1024>("h0") @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 65:{12,12}]
    io_patternGeneratorIO_transmitReq_ready <= _io_patternGeneratorIO_transmitReq_ready_T @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 78:43]
    io_patternGeneratorIO_resp_valid <= statusValid @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 79:36]
    io_patternGeneratorIO_resp_bits_status <= status @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 80:42]
    io_patternGeneratorIO_resp_bits_errorCount_0 <= bits(errorCount_0, 10, 0) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 81:46]
    io_patternGeneratorIO_resp_bits_errorCount_1 <= bits(errorCount_1, 10, 0) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 81:46]
    io_patternGeneratorIO_resp_bits_errorCount_2 <= bits(errorCount_2, 10, 0) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 81:46]
    io_patternGeneratorIO_resp_bits_errorCount_3 <= bits(errorCount_3, 10, 0) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 81:46]
    io_patternGeneratorIO_resp_bits_errorCount_4 <= bits(errorCount_4, 10, 0) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 81:46]
    io_patternGeneratorIO_resp_bits_errorCount_5 <= bits(errorCount_5, 10, 0) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 81:46]
    io_patternGeneratorIO_resp_bits_errorCount_6 <= bits(errorCount_6, 10, 0) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 81:46]
    io_patternGeneratorIO_resp_bits_errorCount_7 <= bits(errorCount_7, 10, 0) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 81:46]
    io_patternGeneratorIO_resp_bits_errorCount_8 <= bits(errorCount_8, 10, 0) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 81:46]
    io_patternGeneratorIO_resp_bits_errorCount_9 <= bits(errorCount_9, 10, 0) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 81:46]
    io_patternGeneratorIO_resp_bits_errorCount_10 <= bits(errorCount_10, 10, 0) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 81:46]
    io_patternGeneratorIO_resp_bits_errorCount_11 <= bits(errorCount_11, 10, 0) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 81:46]
    io_patternGeneratorIO_resp_bits_errorCount_12 <= bits(errorCount_12, 10, 0) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 81:46]
    io_patternGeneratorIO_resp_bits_errorCount_13 <= bits(errorCount_13, 10, 0) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 81:46]
    io_patternGeneratorIO_resp_bits_errorCount_14 <= bits(errorCount_14, 10, 0) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 81:46]
    io_patternGeneratorIO_resp_bits_errorCount_15 <= bits(errorCount_15, 10, 0) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 81:46]
    io_mainbandIO_txData_valid <= _map__valid @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 50:5]
    io_mainbandIO_txData_bits <= _map__bits @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 50:5]
    io_mainbandIO_rxData_ready <= _patternReader_io_mbRxData_map__ready @[src/main/scala/chisel3/util/Decoupled.scala 107:11]
    io_sidebandLaneIO_txData_valid <= patternWriter.io_sbTxData_valid @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 47:29]
    io_sidebandLaneIO_txData_bits <= patternWriter.io_sbTxData_bits @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 47:29]
    io_sidebandLaneIO_rxData_ready <= patternReader.io_sbRxData_ready @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 51:29]
    patternWriter.clock <= clock
    patternWriter.reset <= _GEN_30
    patternWriter.io_request_valid <= inputsValid @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 75:34]
    patternWriter.io_request_bits_pattern <= pattern @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 71:41]
    patternWriter.io_request_bits_patternCountMax <= patternCountMax @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 72:49]
    patternWriter.io_sbTxData_ready <= io_sidebandLaneIO_txData_ready @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 47:29]
    patternWriter.io_mbTxData_ready <= _map__ready @[src/main/scala/chisel3/util/Decoupled.scala 107:11]
    patternReader.clock <= clock
    patternReader.reset <= _GEN_30
    patternReader.io_request_valid <= inputsValid @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 76:34]
    patternReader.io_request_bits_pattern <= pattern @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 73:41]
    patternReader.io_request_bits_patternCountMax <= patternDetectedCountMax @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 74:49]
    patternReader.io_sbRxData_valid <= io_sidebandLaneIO_rxData_valid @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 51:29]
    patternReader.io_sbRxData_bits <= io_sidebandLaneIO_rxData_bits @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 51:29]
    patternReader.io_mbRxData_valid <= _patternReader_io_mbRxData_map__valid @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 52:29]
    patternReader.io_mbRxData_bits_0 <= _patternReader_io_mbRxData_map__bits_0 @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 52:29]
    patternReader.io_mbRxData_bits_1 <= _patternReader_io_mbRxData_map__bits_1 @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 52:29]
    patternReader.io_mbRxData_bits_2 <= _patternReader_io_mbRxData_map__bits_2 @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 52:29]
    patternReader.io_mbRxData_bits_3 <= _patternReader_io_mbRxData_map__bits_3 @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 52:29]
    patternReader.io_mbRxData_bits_4 <= _patternReader_io_mbRxData_map__bits_4 @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 52:29]
    patternReader.io_mbRxData_bits_5 <= _patternReader_io_mbRxData_map__bits_5 @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 52:29]
    patternReader.io_mbRxData_bits_6 <= _patternReader_io_mbRxData_map__bits_6 @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 52:29]
    patternReader.io_mbRxData_bits_7 <= _patternReader_io_mbRxData_map__bits_7 @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 52:29]
    patternReader.io_mbRxData_bits_8 <= _patternReader_io_mbRxData_map__bits_8 @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 52:29]
    patternReader.io_mbRxData_bits_9 <= _patternReader_io_mbRxData_map__bits_9 @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 52:29]
    patternReader.io_mbRxData_bits_10 <= _patternReader_io_mbRxData_map__bits_10 @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 52:29]
    patternReader.io_mbRxData_bits_11 <= _patternReader_io_mbRxData_map__bits_11 @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 52:29]
    patternReader.io_mbRxData_bits_12 <= _patternReader_io_mbRxData_map__bits_12 @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 52:29]
    patternReader.io_mbRxData_bits_13 <= _patternReader_io_mbRxData_map__bits_13 @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 52:29]
    patternReader.io_mbRxData_bits_14 <= _patternReader_io_mbRxData_map__bits_14 @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 52:29]
    patternReader.io_mbRxData_bits_15 <= _patternReader_io_mbRxData_map__bits_15 @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 52:29]
    inputsValid <= mux(reset, UInt<1>("h0"), _GEN_31) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 60:{36,36}]
    pattern <= mux(reset, UInt<2>("h3"), _GEN_0) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 61:{32,32}]
    timeoutCycles <= mux(reset, UInt<32>("h0"), _GEN_27) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 62:{38,38}]
    status <= mux(reset, UInt<1>("h0"), _GEN_28) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 63:{31,31}]
    errorCount_0 <= mux(reset, _errorCount_WIRE_0, _GEN_32) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 64:{35,35}]
    errorCount_1 <= mux(reset, _errorCount_WIRE_1, _GEN_33) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 64:{35,35}]
    errorCount_2 <= mux(reset, _errorCount_WIRE_2, _GEN_34) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 64:{35,35}]
    errorCount_3 <= mux(reset, _errorCount_WIRE_3, _GEN_35) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 64:{35,35}]
    errorCount_4 <= mux(reset, _errorCount_WIRE_4, _GEN_36) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 64:{35,35}]
    errorCount_5 <= mux(reset, _errorCount_WIRE_5, _GEN_37) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 64:{35,35}]
    errorCount_6 <= mux(reset, _errorCount_WIRE_6, _GEN_38) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 64:{35,35}]
    errorCount_7 <= mux(reset, _errorCount_WIRE_7, _GEN_39) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 64:{35,35}]
    errorCount_8 <= mux(reset, _errorCount_WIRE_8, _GEN_40) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 64:{35,35}]
    errorCount_9 <= mux(reset, _errorCount_WIRE_9, _GEN_41) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 64:{35,35}]
    errorCount_10 <= mux(reset, _errorCount_WIRE_10, _GEN_42) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 64:{35,35}]
    errorCount_11 <= mux(reset, _errorCount_WIRE_11, _GEN_43) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 64:{35,35}]
    errorCount_12 <= mux(reset, _errorCount_WIRE_12, _GEN_44) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 64:{35,35}]
    errorCount_13 <= mux(reset, _errorCount_WIRE_13, _GEN_45) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 64:{35,35}]
    errorCount_14 <= mux(reset, _errorCount_WIRE_14, _GEN_46) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 64:{35,35}]
    errorCount_15 <= mux(reset, _errorCount_WIRE_15, _GEN_47) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 64:{35,35}]
    statusValid <= mux(reset, UInt<1>("h0"), _GEN_29) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 67:{36,36}]
    patternCountMax <= mux(reset, UInt<11>("h0"), _GEN_2) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 68:{40,40}]
    patternDetectedCountMax <= mux(reset, UInt<11>("h0"), _GEN_3) @[generators/uciedigital/src/main/scala/logphy/PatternGenerator.scala 69:{48,48}]

  module SBMsgWriter : @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 14:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 14:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 14:7]
    input io_req_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 15:14]
    input io_req_bits_data : UInt<128> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 15:14]
    input io_req_bits_repeat : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 15:14]
    output io_result_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 15:14]
    output io_result_bits : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 15:14]
    input io_txData_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 15:14]
    output io_txData_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 15:14]
    output io_txData_bits : UInt<128> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 15:14]

    reg canReceiveReq : UInt<1>, clock with :
      reset => (UInt<1>("h0"), canReceiveReq) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 23:30]
    reg inProgress : UInt<1>, clock with :
      reset => (UInt<1>("h0"), inProgress) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 24:27]
    reg complete : UInt<1>, clock with :
      reset => (UInt<1>("h0"), complete) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 25:25]
    node _T = and(io_req_valid, canReceiveReq) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 26:20]
    node _GEN_0 = mux(_T, UInt<1>("h1"), inProgress) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 26:38 27:16 24:27]
    node _GEN_1 = mux(_T, UInt<1>("h0"), canReceiveReq) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 26:38 28:19 23:30]
    node _GEN_2 = mux(_T, UInt<1>("h0"), complete) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 26:38 29:14 25:25]
    node _T_1 = and(io_txData_ready, io_txData_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_2 = and(inProgress, _T_1) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 33:19]
    node _T_3 = eq(io_req_bits_repeat, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 37:10]
    node _GEN_3 = mux(_T_3, UInt<1>("h0"), _GEN_0) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 37:31 38:18]
    node _GEN_4 = mux(_T_2, UInt<1>("h1"), _GEN_2) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 33:38 36:14]
    node _GEN_5 = mux(_T_2, _GEN_3, _GEN_0) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 33:38]
    node _io_result_valid_T = and(io_txData_ready, io_txData_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _io_result_valid_T_1 = or(complete, _io_result_valid_T) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 41:31]
    io_result_valid <= _io_result_valid_T_1 @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 41:19]
    io_result_bits <= UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 42:18]
    io_txData_valid <= inProgress @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 31:19]
    io_txData_bits <= io_req_bits_data @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 32:18]
    canReceiveReq <= mux(reset, UInt<1>("h1"), _GEN_1) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 23:{30,30}]
    inProgress <= mux(reset, UInt<1>("h0"), _GEN_5) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 24:{27,27}]
    complete <= mux(reset, UInt<1>("h0"), _GEN_4) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 25:{25,25}]

  module SBMsgReader : @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 45:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 45:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 45:7]
    input io_req_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 46:14]
    input io_req_bits : UInt<128> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 46:14]
    output io_result_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 46:14]
    output io_result_bits_status : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 46:14]
    output io_result_bits_data : UInt<64> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 46:14]
    output io_rxData_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 46:14]
    input io_rxData_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 46:14]
    input io_rxData_bits : UInt<128> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 46:14]

    reg canReceiveReq : UInt<1>, clock with :
      reset => (UInt<1>("h0"), canReceiveReq) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 62:30]
    reg inProgress : UInt<1>, clock with :
      reset => (UInt<1>("h0"), inProgress) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 63:27]
    reg complete : UInt<1>, clock with :
      reset => (UInt<1>("h0"), complete) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 64:25]
    node _T = and(io_req_valid, canReceiveReq) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 65:20]
    node _GEN_0 = mux(_T, UInt<1>("h1"), inProgress) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 65:38 66:16 63:27]
    node _GEN_1 = mux(_T, UInt<1>("h0"), complete) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 65:38 67:14 64:25]
    node _GEN_2 = mux(_T, UInt<1>("h0"), canReceiveReq) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 65:38 68:19 62:30]
    reg data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), data) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 73:21]
    node _justReceivedMsg_T = and(io_rxData_ready, io_rxData_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _justReceivedMsg_T_1 = bits(io_rxData_bits, 4, 0) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 55:8]
    node _justReceivedMsg_T_2 = bits(io_req_bits, 4, 0) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 55:21]
    node _justReceivedMsg_T_3 = eq(_justReceivedMsg_T_1, _justReceivedMsg_T_2) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 55:15]
    node _justReceivedMsg_T_4 = bits(io_rxData_bits, 21, 14) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 57:8]
    node _justReceivedMsg_T_5 = bits(io_req_bits, 21, 14) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 57:23]
    node _justReceivedMsg_T_6 = eq(_justReceivedMsg_T_4, _justReceivedMsg_T_5) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 57:17]
    node _justReceivedMsg_T_7 = and(_justReceivedMsg_T_3, _justReceivedMsg_T_6) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 55:29]
    node _justReceivedMsg_T_8 = bits(io_rxData_bits, 39, 32) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 59:8]
    node _justReceivedMsg_T_9 = bits(io_req_bits, 39, 32) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 59:23]
    node _justReceivedMsg_T_10 = eq(_justReceivedMsg_T_8, _justReceivedMsg_T_9) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 59:17]
    node _justReceivedMsg_T_11 = and(_justReceivedMsg_T_7, _justReceivedMsg_T_10) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 57:33]
    node _justReceivedMsg_T_12 = and(_justReceivedMsg_T, _justReceivedMsg_T_11) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 75:37]
    node justReceivedMsg = _justReceivedMsg_T_12 @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 74:29 75:19]
    node _T_1 = and(inProgress, justReceivedMsg) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 81:19]
    node _data_T = bits(io_rxData_bits, 127, 64) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 82:27]
    node _GEN_3 = mux(_T_1, _data_T, data) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 81:39 82:10 73:21]
    node _GEN_4 = mux(_T_1, UInt<1>("h1"), _GEN_1) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 81:39 83:14]
    node _GEN_5 = mux(_T_1, UInt<1>("h0"), _GEN_0) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 81:39 84:16]
    io_result_valid <= complete @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 87:19]
    io_result_bits_status <= UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 88:25]
    io_result_bits_data <= data @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 89:23]
    io_rxData_ready <= inProgress @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 72:19]
    canReceiveReq <= mux(reset, UInt<1>("h1"), _GEN_2) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 62:{30,30}]
    inProgress <= mux(reset, UInt<1>("h0"), _GEN_5) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 63:{27,27}]
    complete <= mux(reset, UInt<1>("h0"), _GEN_4) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 64:{25,25}]
    data <= mux(reset, UInt<64>("h0"), _GEN_3) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 73:{21,21}]

  module SBMsgWrapper : @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 92:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 92:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 92:7]
    output io_trainIO_msgReq_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 95:14]
    input io_trainIO_msgReq_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 95:14]
    input io_trainIO_msgReq_bits_msg : UInt<128> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 95:14]
    input io_trainIO_msgReq_bits_timeoutCycles : UInt<64> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 95:14]
    input io_trainIO_msgReq_bits_reqType : UInt<2> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 95:14]
    input io_trainIO_msgReq_bits_repeat : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 95:14]
    input io_trainIO_msgReqStatus_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 95:14]
    output io_trainIO_msgReqStatus_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 95:14]
    output io_trainIO_msgReqStatus_bits_status : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 95:14]
    output io_trainIO_msgReqStatus_bits_data : UInt<64> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 95:14]
    input io_laneIO_txData_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 95:14]
    output io_laneIO_txData_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 95:14]
    output io_laneIO_txData_bits : UInt<128> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 95:14]
    output io_laneIO_rxData_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 95:14]
    input io_laneIO_rxData_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 95:14]
    input io_laneIO_rxData_bits : UInt<128> @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 95:14]

    inst sbMsgWriter of SBMsgWriter @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 100:27]
    inst sbMsgReader of SBMsgReader @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 101:27]
    reg currentState : UInt<3>, clock with :
      reset => (UInt<1>("h0"), currentState) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 107:37]
    reg timeoutCounter : UInt<64>, clock with :
      reset => (UInt<1>("h0"), timeoutCounter) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 108:39]
    node _T_1 = asUInt(UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _T_2 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _T_3 = eq(_T_1, _T_2) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _T_4 = and(io_trainIO_msgReq_ready, io_trainIO_msgReq_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _nextState_T_3 = asUInt(UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 149:79]
    node _nextState_T = asUInt(io_trainIO_msgReq_bits_reqType) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 149:79]
    node _nextState_T_8 = eq(_nextState_T_3, _nextState_T) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 149:79]
    node _nextState_T_2 = asUInt(UInt<2>("h2")) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 149:79]
    node _nextState_T_6 = eq(_nextState_T_2, _nextState_T) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 149:79]
    node _nextState_T_1 = asUInt(UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 149:79]
    node _nextState_T_4 = eq(_nextState_T_1, _nextState_T) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 149:79]
    node _nextState_T_5 = mux(_nextState_T_4, UInt<1>("h1"), UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 149:79]
    node _nextState_T_7 = mux(_nextState_T_6, UInt<2>("h3"), _nextState_T_5) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 149:79]
    node _nextState_T_9 = mux(_nextState_T_8, UInt<2>("h2"), _nextState_T_7) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 149:79]
    node _GEN_4 = mux(_T_4, _nextState_T_9, currentState) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 146:36 149:19 110:35]
    node _T_5 = asUInt(UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _T_6 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _T_7 = eq(_T_5, _T_6) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    reg currentReqTimeoutMax : UInt<64>, clock with :
      reset => (UInt<1>("h0"), currentReqTimeoutMax) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 120:45]
    node _T_9 = eq(timeoutCounter, currentReqTimeoutMax) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 167:27]
    node _T_8 = and(sbMsgWriter.io_result_valid, sbMsgReader.io_result_valid) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 159:40]
    node _GEN_8 = mux(_T_8, UInt<3>("h4"), currentState) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 159:72 162:19 110:35]
    node _GEN_9 = mux(_T_9, UInt<3>("h4"), _GEN_8) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 167:53 168:19]
    node _T_10 = asUInt(UInt<2>("h2")) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _T_11 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _T_12 = eq(_T_10, _T_11) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _GEN_13 = mux(sbMsgReader.io_result_valid, UInt<3>("h4"), currentState) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 174:41 177:19 110:35]
    node _T_13 = asUInt(UInt<2>("h3")) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _T_14 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _T_15 = eq(_T_13, _T_14) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _T_16 = eq(timeoutCounter, currentReqTimeoutMax) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 187:27]
    node _GEN_15 = mux(_T_16, UInt<3>("h4"), currentState) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 187:53 188:19 110:35]
    node _T_17 = asUInt(UInt<3>("h4")) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _T_18 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _T_19 = eq(_T_17, _T_18) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _T_20 = and(io_trainIO_msgReqStatus_ready, io_trainIO_msgReqStatus_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _GEN_17 = mux(_T_20, UInt<1>("h0"), currentState) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 195:42 196:19 110:35]
    node _GEN_19 = mux(_T_19, _GEN_17, currentState) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 110:35]
    node _GEN_23 = mux(_T_15, _GEN_15, _GEN_19) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _GEN_28 = mux(_T_12, _GEN_13, _GEN_23) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _GEN_36 = mux(_T_7, _GEN_9, _GEN_28) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _GEN_42 = mux(_T_3, _GEN_4, _GEN_36) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node nextState = _GEN_42 @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 110:35]
    node _T = neq(currentState, nextState) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 113:21]
    node _GEN_0 = mux(_T, UInt<1>("h0"), timeoutCounter) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 113:36 114:20 108:39]
    node _GEN_1 = mux(_T, UInt<1>("h1"), reset) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 113:36 115:23]
    reg currentReq : UInt<128>, clock with :
      reset => (UInt<1>("h0"), currentReq) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 119:35]
    reg currentStatus : UInt<1>, clock with :
      reset => (UInt<1>("h0"), currentStatus) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 121:38]
    reg repeat : UInt<1>, clock with :
      reset => (UInt<1>("h0"), repeat) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 122:31]
    reg dataOut : UInt<64>, clock with :
      reset => (UInt<1>("h0"), dataOut) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 124:32]
    node _GEN_2 = mux(_T_4, io_trainIO_msgReq_bits_msg, currentReq) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 146:36 147:20 119:35]
    node _GEN_3 = mux(_T_4, io_trainIO_msgReq_bits_timeoutCycles, currentReqTimeoutMax) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 146:36 148:30 120:45]
    node _GEN_5 = mux(_T_4, io_trainIO_msgReq_bits_repeat, repeat) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 146:36 152:16 122:31]
    node _GEN_6 = mux(_T_8, sbMsgReader.io_result_bits_data, dataOut) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 159:72 160:17 124:32]
    node _GEN_7 = mux(_T_8, UInt<1>("h0"), currentStatus) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 159:72 161:23 121:38]
    node _timeoutCounter_T = add(timeoutCounter, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 166:40]
    node _timeoutCounter_T_1 = tail(_timeoutCounter_T, 1) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 166:40]
    node _GEN_10 = mux(_T_9, UInt<1>("h1"), _GEN_7) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 167:53 169:23]
    node _GEN_11 = mux(sbMsgReader.io_result_valid, sbMsgReader.io_result_bits_data, dataOut) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 174:41 175:17 124:32]
    node _GEN_12 = mux(sbMsgReader.io_result_valid, UInt<1>("h0"), currentStatus) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 174:41 176:23 121:38]
    node _GEN_14 = mux(sbMsgWriter.io_result_valid, UInt<1>("h0"), currentStatus) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 182:41 183:23 121:38]
    node _timeoutCounter_T_2 = add(timeoutCounter, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 186:40]
    node _timeoutCounter_T_3 = tail(_timeoutCounter_T_2, 1) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 186:40]
    node _GEN_16 = mux(_T_16, UInt<1>("h1"), _GEN_14) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 187:53 189:23]
    node _GEN_18 = mux(_T_19, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 127:33 194:37]
    node _GEN_20 = mux(_T_15, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 136:28 181:32]
    node _GEN_21 = mux(_T_15, _GEN_16, currentStatus) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 121:38]
    node _GEN_22 = mux(_T_15, _timeoutCounter_T_3, _GEN_0) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 186:22]
    node _GEN_24 = mux(_T_15, UInt<1>("h0"), _GEN_18) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 127:33]
    node _GEN_25 = mux(_T_12, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 135:28 173:32]
    node _GEN_26 = mux(_T_12, _GEN_11, dataOut) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 124:32]
    node _GEN_27 = mux(_T_12, _GEN_12, _GEN_21) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _GEN_29 = mux(_T_12, UInt<1>("h0"), _GEN_20) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 136:28]
    node _GEN_30 = mux(_T_12, _GEN_0, _GEN_22) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _GEN_31 = mux(_T_12, UInt<1>("h0"), _GEN_24) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 127:33]
    node _GEN_32 = mux(_T_7, UInt<1>("h1"), _GEN_25) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 156:32]
    node _GEN_33 = mux(_T_7, UInt<1>("h1"), _GEN_29) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 157:32]
    node _GEN_34 = mux(_T_7, _GEN_6, _GEN_26) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _GEN_35 = mux(_T_7, _GEN_10, _GEN_27) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _GEN_37 = mux(_T_7, _timeoutCounter_T_1, _GEN_30) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 166:22]
    node _GEN_38 = mux(_T_7, UInt<1>("h0"), _GEN_31) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 127:33]
    node _GEN_39 = mux(_T_3, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 145:31 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_40 = mux(_T_3, _GEN_2, currentReq) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 119:35]
    node _GEN_41 = mux(_T_3, _GEN_3, currentReqTimeoutMax) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 120:45]
    node _GEN_43 = mux(_T_3, _GEN_5, repeat) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 122:31]
    node _GEN_44 = mux(_T_3, UInt<1>("h0"), _GEN_32) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 135:28]
    node _GEN_45 = mux(_T_3, UInt<1>("h0"), _GEN_33) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 136:28]
    node _GEN_46 = mux(_T_3, dataOut, _GEN_34) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 124:32]
    node _GEN_47 = mux(_T_3, currentStatus, _GEN_35) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 121:38]
    node _GEN_48 = mux(_T_3, _GEN_0, _GEN_37) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24]
    node _GEN_49 = mux(_T_3, UInt<1>("h0"), _GEN_38) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 143:24 127:33]
    io_trainIO_msgReq_ready <= _GEN_39
    io_trainIO_msgReqStatus_valid <= _GEN_49
    io_trainIO_msgReqStatus_bits_status <= currentStatus @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 126:39]
    io_trainIO_msgReqStatus_bits_data <= dataOut @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 125:37]
    io_laneIO_txData_valid <= sbMsgWriter.io_txData_valid @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 131:25]
    io_laneIO_txData_bits <= sbMsgWriter.io_txData_bits @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 131:25]
    io_laneIO_rxData_ready <= sbMsgReader.io_rxData_ready @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 130:25]
    sbMsgWriter.clock <= clock
    sbMsgWriter.reset <= _GEN_1
    sbMsgWriter.io_req_valid <= _GEN_45
    sbMsgWriter.io_req_bits_data <= currentReq @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 133:32]
    sbMsgWriter.io_req_bits_repeat <= repeat @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 134:34]
    sbMsgWriter.io_txData_ready <= io_laneIO_txData_ready @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 131:25]
    sbMsgReader.clock <= clock
    sbMsgReader.reset <= _GEN_1
    sbMsgReader.io_req_valid <= _GEN_44
    sbMsgReader.io_req_bits <= currentReq @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 132:27]
    sbMsgReader.io_rxData_valid <= io_laneIO_rxData_valid @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 130:25]
    sbMsgReader.io_rxData_bits <= io_laneIO_rxData_bits @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 130:25]
    currentState <= mux(reset, UInt<1>("h0"), nextState) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 107:{37,37} 111:16]
    timeoutCounter <= mux(reset, UInt<64>("h0"), _GEN_48) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 108:{39,39}]
    currentReq <= mux(reset, UInt<128>("h0"), _GEN_40) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 119:{35,35}]
    currentReqTimeoutMax <= mux(reset, UInt<64>("h0"), _GEN_41) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 120:{45,45}]
    currentStatus <= mux(reset, UInt<1>("h1"), _GEN_47) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 121:{38,38}]
    repeat <= mux(reset, UInt<1>("h0"), _GEN_43) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 122:{31,31}]
    dataOut <= mux(reset, UInt<64>("h0"), _GEN_46) @[generators/uciedigital/src/main/scala/logphy/SBMsgWrapper.scala 124:{32,32}]

  module MBInitFSM : @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 18:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 18:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 18:7]
    input io_sbTrainIO_msgReq_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    output io_sbTrainIO_msgReq_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    output io_sbTrainIO_msgReq_bits_msg : UInt<128> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    output io_sbTrainIO_msgReq_bits_timeoutCycles : UInt<64> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    output io_sbTrainIO_msgReq_bits_reqType : UInt<2> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    output io_sbTrainIO_msgReq_bits_repeat : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    output io_sbTrainIO_msgReqStatus_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_sbTrainIO_msgReqStatus_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_sbTrainIO_msgReqStatus_bits_status : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_sbTrainIO_msgReqStatus_bits_data : UInt<64> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_patternGeneratorIO_transmitReq_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    output io_patternGeneratorIO_transmitReq_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    output io_patternGeneratorIO_transmitReq_bits_pattern : UInt<2> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    output io_patternGeneratorIO_transmitReq_bits_timeoutCycles : UInt<32> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    output io_patternGeneratorIO_transmitReq_bits_patternCountMax : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    output io_patternGeneratorIO_transmitReq_bits_patternDetectedCountMax : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    output io_patternGeneratorIO_resp_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_patternGeneratorIO_resp_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_patternGeneratorIO_resp_bits_status : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_patternGeneratorIO_resp_bits_errorCount_0 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_patternGeneratorIO_resp_bits_errorCount_1 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_patternGeneratorIO_resp_bits_errorCount_2 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_patternGeneratorIO_resp_bits_errorCount_3 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_patternGeneratorIO_resp_bits_errorCount_4 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_patternGeneratorIO_resp_bits_errorCount_5 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_patternGeneratorIO_resp_bits_errorCount_6 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_patternGeneratorIO_resp_bits_errorCount_7 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_patternGeneratorIO_resp_bits_errorCount_8 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_patternGeneratorIO_resp_bits_errorCount_9 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_patternGeneratorIO_resp_bits_errorCount_10 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_patternGeneratorIO_resp_bits_errorCount_11 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_patternGeneratorIO_resp_bits_errorCount_12 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_patternGeneratorIO_resp_bits_errorCount_13 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_patternGeneratorIO_resp_bits_errorCount_14 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    input io_patternGeneratorIO_resp_bits_errorCount_15 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    output io_transition : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]
    output io_error : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 24:14]

    reg state : UInt<3>, clock with :
      reset => (UInt<1>("h0"), state) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 45:30]
    reg paramSubState : UInt<2>, clock with :
      reset => (UInt<1>("h0"), paramSubState) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 47:38]
    node _T_3 = asUInt(UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 86:17]
    node _T_4 = asUInt(state) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 86:17]
    node _T_5 = eq(_T_3, _T_4) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 86:17]
    node _T_6 = asUInt(UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _T_7 = asUInt(paramSubState) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _T_8 = eq(_T_6, _T_7) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _T_10 = asUInt(UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _T_11 = asUInt(paramSubState) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _T_12 = eq(_T_10, _T_11) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _T_13 = and(io_sbTrainIO_msgReqStatus_ready, io_sbTrainIO_msgReqStatus_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_14 = eq(io_sbTrainIO_msgReqStatus_bits_status, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 148:53]
    node _GEN_2 = mux(_T_14, UInt<3>("h4"), state) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 149:15 150:25 46:35]
    node _GEN_5 = mux(_T_13, _GEN_2, state) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 145:48 46:35]
    node _T_15 = asUInt(UInt<2>("h2")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _T_16 = asUInt(paramSubState) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _T_17 = eq(_T_15, _T_16) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _T_19 = asUInt(UInt<2>("h3")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _T_20 = asUInt(paramSubState) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _T_21 = eq(_T_19, _T_20) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _T_22 = and(io_sbTrainIO_msgReqStatus_ready, io_sbTrainIO_msgReqStatus_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_23 = eq(io_sbTrainIO_msgReqStatus_bits_status, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 183:53]
    node _GEN_8 = mux(_T_23, UInt<3>("h4"), UInt<2>("h3")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 184:15 185:25 187:25]
    node _GEN_9 = mux(_T_22, _GEN_8, state) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 181:48 46:35]
    node _GEN_11 = mux(_T_21, _GEN_9, state) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 46:35]
    node _GEN_20 = mux(_T_17, state, _GEN_11) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 46:35]
    node _GEN_23 = mux(_T_12, _GEN_5, _GEN_20) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _GEN_39 = mux(_T_8, state, _GEN_23) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 46:35]
    node _GEN_48 = mux(_T_5, _GEN_39, state) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 86:17 46:35]
    node nextState = _GEN_48 @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 46:35]
    node _T = eq(nextState, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 48:18]
    node _T_1 = neq(state, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 48:43]
    node _T_2 = and(_T, _T_1) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 48:34]
    node _GEN_0 = mux(_T_2, UInt<1>("h0"), paramSubState) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 48:60 49:19 47:38]
    node _io_transition_T = eq(nextState, UInt<2>("h3")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 52:30]
    node _io_transition_T_1 = eq(nextState, UInt<3>("h4")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 52:58]
    node _io_transition_T_2 = or(_io_transition_T, _io_transition_T_1) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 52:45]
    node _io_error_T = eq(state, UInt<3>("h4")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 53:21]
    reg voltageSwing : UInt<5>, clock with :
      reset => (UInt<1>("h0"), voltageSwing) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 62:37]
    reg maxDataRate : UInt<4>, clock with :
      reset => (UInt<1>("h0"), maxDataRate) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 65:36]
    reg clockMode : UInt<1>, clock with :
      reset => (UInt<1>("h0"), clockMode) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 68:34]
    reg clockPhase : UInt<1>, clock with :
      reset => (UInt<1>("h0"), clockPhase) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 71:35]
    reg moduleId : UInt<2>, clock with :
      reset => (UInt<1>("h0"), moduleId) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 75:33]
    reg ucieAx32 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), ucieAx32) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 79:33]
    reg reqData : UInt<64>, clock with :
      reset => (UInt<1>("h0"), reqData) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 125:28]
    node _io_sbTrainIO_msgReq_bits_data_T = bits(moduleId, 1, 0) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 104:19]
    node _io_sbTrainIO_msgReq_bits_data_T_1 = asUInt(clockMode) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 106:21]
    node _io_sbTrainIO_msgReq_bits_data_T_2 = bits(voltageSwing, 4, 0) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 107:23]
    node _io_sbTrainIO_msgReq_bits_data_T_3 = bits(maxDataRate, 3, 0) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 108:22]
    node io_sbTrainIO_msgReq_bits_data_lo_hi = cat(_io_sbTrainIO_msgReq_bits_data_T_1, _io_sbTrainIO_msgReq_bits_data_T_2) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 101:20]
    node io_sbTrainIO_msgReq_bits_data_lo = cat(io_sbTrainIO_msgReq_bits_data_lo_hi, _io_sbTrainIO_msgReq_bits_data_T_3) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 101:20]
    node io_sbTrainIO_msgReq_bits_data_hi_lo = cat(_io_sbTrainIO_msgReq_bits_data_T, clockPhase) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 101:20]
    node io_sbTrainIO_msgReq_bits_data_hi_hi = cat(UInt<50>("h0"), ucieAx32) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 101:20]
    node io_sbTrainIO_msgReq_bits_data_hi = cat(io_sbTrainIO_msgReq_bits_data_hi_hi, io_sbTrainIO_msgReq_bits_data_hi_lo) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 101:20]
    node _io_sbTrainIO_msgReq_bits_data_T_4 = cat(io_sbTrainIO_msgReq_bits_data_hi, io_sbTrainIO_msgReq_bits_data_lo) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 101:20]
    node _io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg_T = dshl(UInt<16>("h0"), UInt<6>("h28")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:52]
    node _io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg_T_1 = or(UInt<64>("h60000a54000001b"), _io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg_T) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:42]
    node _io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg_T_2 = bits(_io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg_T_1, 63, 0) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:66]
    node io_sbTrainIO_msgReq_bits_data = _io_sbTrainIO_msgReq_bits_data_T_4 @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 101:14 99:24]
    node io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg = cat(io_sbTrainIO_msgReq_bits_data, _io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg_T_2) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:22]
    node _T_9 = and(io_sbTrainIO_msgReq_ready, io_sbTrainIO_msgReq_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _GEN_1 = mux(_T_9, UInt<1>("h1"), _GEN_0) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 139:42 140:27]
    node _GEN_3 = mux(_T_14, _GEN_0, UInt<2>("h2")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 149:15 152:29]
    node _GEN_4 = mux(_T_13, io_sbTrainIO_msgReqStatus_bits_data, reqData) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 145:48 146:21 125:28]
    node _GEN_6 = mux(_T_13, _GEN_3, _GEN_0) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 145:48]
    node _exchangedMaxDataRate_T = bits(reqData, 3, 0) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 160:35]
    node _exchangedMaxDataRate_T_1 = geq(maxDataRate, _exchangedMaxDataRate_T) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 160:25]
    node _exchangedMaxDataRate_T_2 = bits(reqData, 3, 0) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 161:20]
    node _exchangedMaxDataRate_T_3 = mux(_exchangedMaxDataRate_T_1, _exchangedMaxDataRate_T_2, maxDataRate) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 159:38]
    node _io_sbTrainIO_msgReq_bits_T = bits(reqData, 9, 9) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 170:35]
    node _io_sbTrainIO_msgReq_bits_T_1 = bits(reqData, 10, 10) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 171:20]
    node _io_sbTrainIO_msgReq_bits_T_2 = bits(_io_sbTrainIO_msgReq_bits_T_1, 0, 0) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 171:29]
    node _io_sbTrainIO_msgReq_bits_WIRE = _io_sbTrainIO_msgReq_bits_T @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 170:{27,27}]
    node _io_sbTrainIO_msgReq_bits_WIRE_1 = _io_sbTrainIO_msgReq_bits_WIRE @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 170:{27,27}]
    node _io_sbTrainIO_msgReq_bits_data_T_5 = asUInt(_io_sbTrainIO_msgReq_bits_WIRE_1) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 106:21]
    node exchangedMaxDataRate = _exchangedMaxDataRate_T_3 @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 158:42 159:32]
    node _io_sbTrainIO_msgReq_bits_data_T_6 = bits(exchangedMaxDataRate, 3, 0) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 108:22]
    node io_sbTrainIO_msgReq_bits_data_lo_hi_1 = cat(_io_sbTrainIO_msgReq_bits_data_T_5, UInt<5>("h0")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 101:20]
    node io_sbTrainIO_msgReq_bits_data_lo_1 = cat(io_sbTrainIO_msgReq_bits_data_lo_hi_1, _io_sbTrainIO_msgReq_bits_data_T_6) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 101:20]
    node io_sbTrainIO_msgReq_bits_data_hi_lo_1 = cat(UInt<2>("h0"), _io_sbTrainIO_msgReq_bits_T_2) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 101:20]
    node io_sbTrainIO_msgReq_bits_data_hi_hi_1 = cat(UInt<50>("h0"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 101:20]
    node io_sbTrainIO_msgReq_bits_data_hi_1 = cat(io_sbTrainIO_msgReq_bits_data_hi_hi_1, io_sbTrainIO_msgReq_bits_data_hi_lo_1) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 101:20]
    node _io_sbTrainIO_msgReq_bits_data_T_7 = cat(io_sbTrainIO_msgReq_bits_data_hi_1, io_sbTrainIO_msgReq_bits_data_lo_1) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 101:20]
    node _io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg_T_3 = dshl(UInt<16>("h0"), UInt<6>("h28")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:52]
    node _io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg_T_4 = or(UInt<64>("h60000aa4000001b"), _io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg_T_3) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:42]
    node _io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg_T_5 = bits(_io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg_T_4, 63, 0) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:66]
    node io_sbTrainIO_msgReq_bits_data_1 = _io_sbTrainIO_msgReq_bits_data_T_7 @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 101:14 99:24]
    node io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg_1 = cat(io_sbTrainIO_msgReq_bits_data_1, _io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg_T_5) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:22]
    node _T_18 = and(io_sbTrainIO_msgReq_ready, io_sbTrainIO_msgReq_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _GEN_7 = mux(_T_18, UInt<2>("h3"), _GEN_0) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 175:42 176:27]
    node _GEN_10 = mux(_T_21, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 180:43 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_12 = mux(_T_17, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 157:37 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_13 = mux(_T_17, exchangedMaxDataRate, maxDataRate) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 164:23 65:36]
    node io_sbTrainIO_msgReq_bits_msgReq_1_msg = io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg_1 @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 100:26 110:20]
    node _GEN_14 = validif(_T_17, io_sbTrainIO_msgReq_bits_msgReq_1_msg) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 166:36]
    node io_sbTrainIO_msgReq_bits_msgReq_1_timeoutCycles = UInt<64>("h61a800") @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 100:26 120:30]
    node _GEN_15 = validif(_T_17, io_sbTrainIO_msgReq_bits_msgReq_1_timeoutCycles) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 166:36]
    node io_sbTrainIO_msgReq_bits_msgReq_1_reqType = UInt<2>("h0") @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 100:26 121:24]
    node _GEN_16 = validif(_T_17, io_sbTrainIO_msgReq_bits_msgReq_1_reqType) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 166:36]
    node io_sbTrainIO_msgReq_bits_msgReq_1_repeat = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 100:26 118:23]
    node _GEN_17 = validif(_T_17, io_sbTrainIO_msgReq_bits_msgReq_1_repeat) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 166:36]
    node _GEN_18 = mux(_T_17, _GEN_7, _GEN_0) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _GEN_19 = mux(_T_17, UInt<1>("h0"), _GEN_10) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_21 = mux(_T_12, UInt<1>("h1"), _GEN_19) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 144:43]
    node _GEN_22 = mux(_T_12, _GEN_4, reqData) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 125:28 127:29]
    node _GEN_24 = mux(_T_12, _GEN_6, _GEN_18) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _GEN_25 = mux(_T_12, UInt<1>("h0"), _GEN_12) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_26 = mux(_T_12, maxDataRate, _GEN_13) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 65:36]
    node _GEN_27 = validif(eq(_T_12, UInt<1>("h0")), _GEN_14) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _GEN_28 = validif(eq(_T_12, UInt<1>("h0")), _GEN_15) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _GEN_29 = validif(eq(_T_12, UInt<1>("h0")), _GEN_16) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _GEN_30 = validif(eq(_T_12, UInt<1>("h0")), _GEN_17) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _GEN_31 = mux(_T_8, UInt<1>("h1"), _GEN_25) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 129:37]
    node io_sbTrainIO_msgReq_bits_msgReq_msg = io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 100:26 110:20]
    node _GEN_32 = mux(_T_8, io_sbTrainIO_msgReq_bits_msgReq_msg, _GEN_27) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 130:36]
    node io_sbTrainIO_msgReq_bits_msgReq_timeoutCycles = UInt<64>("h61a800") @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 100:26 120:30]
    node _GEN_33 = mux(_T_8, io_sbTrainIO_msgReq_bits_msgReq_timeoutCycles, _GEN_28) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 130:36]
    node io_sbTrainIO_msgReq_bits_msgReq_reqType = UInt<2>("h0") @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 100:26 121:24]
    node _GEN_34 = mux(_T_8, io_sbTrainIO_msgReq_bits_msgReq_reqType, _GEN_29) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 130:36]
    node io_sbTrainIO_msgReq_bits_msgReq_repeat = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 100:26 118:23]
    node _GEN_35 = mux(_T_8, io_sbTrainIO_msgReq_bits_msgReq_repeat, _GEN_30) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 130:36]
    node _GEN_36 = mux(_T_8, _GEN_1, _GEN_24) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29]
    node _GEN_37 = mux(_T_8, UInt<1>("h0"), _GEN_21) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_38 = mux(_T_8, reqData, _GEN_22) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 125:28 127:29]
    node _GEN_40 = mux(_T_8, maxDataRate, _GEN_26) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 127:29 65:36]
    node _GEN_41 = mux(_T_5, _GEN_31, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 86:17 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_42 = validif(_T_5, _GEN_32) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 86:17]
    node _GEN_43 = validif(_T_5, _GEN_33) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 86:17]
    node _GEN_44 = validif(_T_5, _GEN_34) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 86:17]
    node _GEN_45 = validif(_T_5, _GEN_35) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 86:17]
    node _GEN_46 = mux(_T_5, _GEN_36, _GEN_0) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 86:17]
    node _GEN_47 = mux(_T_5, _GEN_37, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 86:17 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_49 = mux(_T_5, _GEN_40, maxDataRate) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 86:17 65:36]
    io_sbTrainIO_msgReq_valid <= _GEN_41
    io_sbTrainIO_msgReq_bits_msg <= _GEN_42
    io_sbTrainIO_msgReq_bits_timeoutCycles <= _GEN_43
    io_sbTrainIO_msgReq_bits_reqType <= _GEN_44
    io_sbTrainIO_msgReq_bits_repeat <= _GEN_45
    io_sbTrainIO_msgReqStatus_ready <= _GEN_47
    io_patternGeneratorIO_transmitReq_valid <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 67:20]
    io_patternGeneratorIO_transmitReq_bits_pattern is invalid
    io_patternGeneratorIO_transmitReq_bits_timeoutCycles is invalid
    io_patternGeneratorIO_transmitReq_bits_patternCountMax is invalid
    io_patternGeneratorIO_transmitReq_bits_patternDetectedCountMax is invalid
    io_patternGeneratorIO_resp_ready <= UInt<1>("h0") @[src/main/scala/chisel3/util/Decoupled.scala 83:20]
    io_transition <= _io_transition_T_2 @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 52:17]
    io_error <= _io_error_T @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 53:12]
    state <= mux(reset, UInt<1>("h0"), nextState) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 45:{30,30} 54:9]
    paramSubState <= mux(reset, UInt<1>("h0"), _GEN_46) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 47:{38,38}]
    voltageSwing <= mux(reset, UInt<5>("h0"), voltageSwing) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 62:{37,37,37}]
    maxDataRate <= mux(reset, UInt<4>("h0"), _GEN_49) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 65:{36,36}]
    clockMode <= mux(reset, UInt<1>("h0"), clockMode) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 68:{34,34,34}]
    clockPhase <= mux(reset, UInt<1>("h0"), clockPhase) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 71:{35,35,35}]
    moduleId <= mux(reset, UInt<2>("h0"), moduleId) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 75:{33,33,33}]
    ucieAx32 <= mux(reset, UInt<1>("h0"), ucieAx32) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 79:{33,33,33}]
    reqData <= mux(reset, UInt<64>("h0"), _GEN_38) @[generators/uciedigital/src/main/scala/logphy/MBInitFSM.scala 125:{28,28}]

  module MBTrainer : @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 21:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 21:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 21:7]
    input io_trainingOperationIO_pattern : UInt<2> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    input io_trainingOperationIO_patternUICount : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    output io_trainingOperationIO_outputValid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    output io_trainingOperationIO_errorCounts_0 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    output io_trainingOperationIO_errorCounts_1 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    output io_trainingOperationIO_errorCounts_2 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    output io_trainingOperationIO_errorCounts_3 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    output io_trainingOperationIO_errorCounts_4 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    output io_trainingOperationIO_errorCounts_5 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    output io_trainingOperationIO_errorCounts_6 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    output io_trainingOperationIO_errorCounts_7 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    output io_trainingOperationIO_errorCounts_8 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    output io_trainingOperationIO_errorCounts_9 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    output io_trainingOperationIO_errorCounts_10 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    output io_trainingOperationIO_errorCounts_11 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    output io_trainingOperationIO_errorCounts_12 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    output io_trainingOperationIO_errorCounts_13 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    output io_trainingOperationIO_errorCounts_14 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    output io_trainingOperationIO_errorCounts_15 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    input io_trainingOperationIO_triggerNew_write_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    output io_trainingOperationIO_triggerNew_write_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    output io_trainingOperationIO_triggerNew_write_bits : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    input io_trainingOperationIO_triggerNew_read : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    input io_trainingOperationIO_triggerExit_write_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    output io_trainingOperationIO_triggerExit_write_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    output io_trainingOperationIO_triggerExit_write_bits : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    input io_trainingOperationIO_triggerExit_read : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    input io_sbTrainIO_msgReq_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    output io_sbTrainIO_msgReq_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    output io_sbTrainIO_msgReq_bits_msg : UInt<128> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    output io_sbTrainIO_msgReq_bits_timeoutCycles : UInt<64> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    output io_sbTrainIO_msgReq_bits_reqType : UInt<2> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    output io_sbTrainIO_msgReq_bits_repeat : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    output io_sbTrainIO_msgReqStatus_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    input io_sbTrainIO_msgReqStatus_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    input io_sbTrainIO_msgReqStatus_bits_status : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    input io_sbTrainIO_msgReqStatus_bits_data : UInt<64> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    output io_sbMsgWrapperReset : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    input io_patternGeneratorIO_transmitReq_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    output io_patternGeneratorIO_transmitReq_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    output io_patternGeneratorIO_transmitReq_bits_pattern : UInt<2> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    output io_patternGeneratorIO_transmitReq_bits_timeoutCycles : UInt<32> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    output io_patternGeneratorIO_transmitReq_bits_patternCountMax : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    output io_patternGeneratorIO_transmitReq_bits_patternDetectedCountMax : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    output io_patternGeneratorIO_resp_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    input io_patternGeneratorIO_resp_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    input io_patternGeneratorIO_resp_bits_status : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    input io_patternGeneratorIO_resp_bits_errorCount_0 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    input io_patternGeneratorIO_resp_bits_errorCount_1 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    input io_patternGeneratorIO_resp_bits_errorCount_2 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    input io_patternGeneratorIO_resp_bits_errorCount_3 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    input io_patternGeneratorIO_resp_bits_errorCount_4 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    input io_patternGeneratorIO_resp_bits_errorCount_5 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    input io_patternGeneratorIO_resp_bits_errorCount_6 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    input io_patternGeneratorIO_resp_bits_errorCount_7 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    input io_patternGeneratorIO_resp_bits_errorCount_8 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    input io_patternGeneratorIO_resp_bits_errorCount_9 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    input io_patternGeneratorIO_resp_bits_errorCount_10 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    input io_patternGeneratorIO_resp_bits_errorCount_11 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    input io_patternGeneratorIO_resp_bits_errorCount_12 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    input io_patternGeneratorIO_resp_bits_errorCount_13 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    input io_patternGeneratorIO_resp_bits_errorCount_14 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    input io_patternGeneratorIO_resp_bits_errorCount_15 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    output io_complete : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]
    output io_err : UInt<1> @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 30:14]

    reg currentState : UInt<5>, clock with :
      reset => (UInt<1>("h0"), currentState) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 57:37]
    node _io_complete_T = eq(currentState, UInt<5>("h12")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 59:31]
    node _io_complete_T_1 = eq(currentState, UInt<5>("h13")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 59:66]
    node _io_complete_T_2 = or(_io_complete_T, _io_complete_T_1) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 59:50]
    node _io_err_T = eq(currentState, UInt<5>("h13")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 60:26]
    reg txDtoCPointReq_reserved : UInt<4>, clock with :
      reset => (UInt<1>("h0"), txDtoCPointReq_reserved) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 62:39]
    reg txDtoCPointReq_comparisonMode : UInt<1>, clock with :
      reset => (UInt<1>("h0"), txDtoCPointReq_comparisonMode) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 62:39]
    reg txDtoCPointReq_iterationCount : UInt<16>, clock with :
      reset => (UInt<1>("h0"), txDtoCPointReq_iterationCount) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 62:39]
    reg txDtoCPointReq_idleCount : UInt<16>, clock with :
      reset => (UInt<1>("h0"), txDtoCPointReq_idleCount) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 62:39]
    reg txDtoCPointReq_burstCount : UInt<16>, clock with :
      reset => (UInt<1>("h0"), txDtoCPointReq_burstCount) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 62:39]
    reg txDtoCPointReq_patternMode : UInt<1>, clock with :
      reset => (UInt<1>("h0"), txDtoCPointReq_patternMode) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 62:39]
    reg txDtoCPointReq_clockPhaseControl : UInt<4>, clock with :
      reset => (UInt<1>("h0"), txDtoCPointReq_clockPhaseControl) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 62:39]
    reg txDtoCPointReq_validPattern : UInt<3>, clock with :
      reset => (UInt<1>("h0"), txDtoCPointReq_validPattern) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 62:39]
    reg txDtoCPointReq_dataPattern : UInt<3>, clock with :
      reset => (UInt<1>("h0"), txDtoCPointReq_dataPattern) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 62:39]
    node _GEN_0 = mux(io_trainingOperationIO_triggerNew_read, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 70:20 src/main/scala/chisel3/util/Decoupled.scala 58:20 67:20]
    node _GEN_1 = validif(io_trainingOperationIO_triggerNew_read, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 70:20 src/main/scala/chisel3/util/Decoupled.scala 59:19]
    node _GEN_2 = mux(io_trainingOperationIO_triggerExit_read, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 73:21 src/main/scala/chisel3/util/Decoupled.scala 58:20 67:20]
    node _GEN_3 = validif(io_trainingOperationIO_triggerExit_read, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 73:21 src/main/scala/chisel3/util/Decoupled.scala 59:19]
    node _pointReq_dataPattern_T = asUInt(io_trainingOperationIO_pattern) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 83:60]
    node _GEN_4 = mux(io_trainingOperationIO_triggerExit_read, UInt<4>("he"), currentState) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 86:27 87:18 57:37]
    node _GEN_5 = mux(io_trainingOperationIO_triggerNew_read, UInt<2>("h2"), _GEN_4) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 77:20 78:18]
    node _GEN_6 = mux(io_trainingOperationIO_triggerNew_read, UInt<1>("h1"), _GEN_2) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 77:20 79:26]
    node pointReq_reserved = validif(UInt<1>("h0"), UInt<4>("h0"))
    node _GEN_7 = mux(io_trainingOperationIO_triggerNew_read, pointReq_reserved, txDtoCPointReq_reserved) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 77:20 85:20 62:39]
    node pointReq_comparisonMode = validif(UInt<1>("h0"), UInt<1>("h0"))
    node _GEN_8 = mux(io_trainingOperationIO_triggerNew_read, pointReq_comparisonMode, txDtoCPointReq_comparisonMode) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 77:20 85:20 62:39]
    node pointReq_iterationCount = pad(io_trainingOperationIO_patternUICount, 16) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 81:24 84:29]
    node _GEN_9 = mux(io_trainingOperationIO_triggerNew_read, pointReq_iterationCount, txDtoCPointReq_iterationCount) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 77:20 85:20 62:39]
    node pointReq_idleCount = validif(UInt<1>("h0"), UInt<16>("h0"))
    node _GEN_10 = mux(io_trainingOperationIO_triggerNew_read, pointReq_idleCount, txDtoCPointReq_idleCount) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 77:20 85:20 62:39]
    node pointReq_burstCount = validif(UInt<1>("h0"), UInt<16>("h0"))
    node _GEN_11 = mux(io_trainingOperationIO_triggerNew_read, pointReq_burstCount, txDtoCPointReq_burstCount) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 77:20 85:20 62:39]
    node pointReq_patternMode = validif(UInt<1>("h0"), UInt<1>("h0"))
    node _GEN_12 = mux(io_trainingOperationIO_triggerNew_read, pointReq_patternMode, txDtoCPointReq_patternMode) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 77:20 85:20 62:39]
    node pointReq_clockPhaseControl = validif(UInt<1>("h0"), UInt<4>("h0"))
    node _GEN_13 = mux(io_trainingOperationIO_triggerNew_read, pointReq_clockPhaseControl, txDtoCPointReq_clockPhaseControl) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 77:20 85:20 62:39]
    node pointReq_validPattern = validif(UInt<1>("h0"), UInt<3>("h0"))
    node _GEN_14 = mux(io_trainingOperationIO_triggerNew_read, pointReq_validPattern, txDtoCPointReq_validPattern) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 77:20 85:20 62:39]
    node pointReq_dataPattern = pad(_pointReq_dataPattern_T, 3) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 81:24 83:26]
    node _GEN_15 = mux(io_trainingOperationIO_triggerNew_read, pointReq_dataPattern, txDtoCPointReq_dataPattern) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 77:20 85:20 62:39]
    reg errorCount_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), errorCount_0) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 154:31]
    reg errorCount_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), errorCount_1) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 154:31]
    reg errorCount_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), errorCount_2) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 154:31]
    reg errorCount_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), errorCount_3) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 154:31]
    reg errorCount_4 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), errorCount_4) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 154:31]
    reg errorCount_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), errorCount_5) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 154:31]
    reg errorCount_6 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), errorCount_6) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 154:31]
    reg errorCount_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), errorCount_7) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 154:31]
    reg errorCount_8 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), errorCount_8) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 154:31]
    reg errorCount_9 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), errorCount_9) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 154:31]
    reg errorCount_10 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), errorCount_10) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 154:31]
    reg errorCount_11 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), errorCount_11) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 154:31]
    reg errorCount_12 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), errorCount_12) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 154:31]
    reg errorCount_13 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), errorCount_13) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 154:31]
    reg errorCount_14 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), errorCount_14) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 154:31]
    reg errorCount_15 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), errorCount_15) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 154:31]
    reg errorCountValid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), errorCountValid) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 157:40]
    node _T = asUInt(UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_1 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_2 = eq(_T, _T_1) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node txDtoCPointReq_1_validPattern = validif(UInt<1>("h0"), UInt<3>("h0"))
    node txDtoCPointReq_1_dataPattern = validif(UInt<1>("h0"), UInt<3>("h0"))
    node data_lo_lo = cat(txDtoCPointReq_1_validPattern, txDtoCPointReq_1_dataPattern) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 123:25]
    node txDtoCPointReq_1_patternMode = validif(UInt<1>("h0"), UInt<1>("h0"))
    node txDtoCPointReq_1_clockPhaseControl = validif(UInt<1>("h0"), UInt<4>("h0"))
    node data_lo_hi = cat(txDtoCPointReq_1_patternMode, txDtoCPointReq_1_clockPhaseControl) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 123:25]
    node data_lo = cat(data_lo_hi, data_lo_lo) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 123:25]
    node txDtoCPointReq_1_idleCount = validif(UInt<1>("h0"), UInt<16>("h0"))
    node txDtoCPointReq_1_burstCount = validif(UInt<1>("h0"), UInt<16>("h0"))
    node data_hi_lo = cat(txDtoCPointReq_1_idleCount, txDtoCPointReq_1_burstCount) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 123:25]
    node txDtoCPointReq_1_reserved = validif(UInt<1>("h0"), UInt<4>("h0"))
    node txDtoCPointReq_1_comparisonMode = validif(UInt<1>("h0"), UInt<1>("h0"))
    node data_hi_hi_hi = cat(txDtoCPointReq_1_reserved, txDtoCPointReq_1_comparisonMode) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 123:25]
    node txDtoCPointReq_1_iterationCount = validif(UInt<1>("h0"), UInt<16>("h0"))
    node data_hi_hi = cat(data_hi_hi_hi, txDtoCPointReq_1_iterationCount) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 123:25]
    node data_hi = cat(data_hi_hi, data_hi_lo) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 123:25]
    node _data_T = cat(data_hi, data_lo) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 123:25]
    node _msgReq_msg_new_msg_T = dshl(UInt<16>("h0"), UInt<6>("h28")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:52]
    node _msgReq_msg_new_msg_T_1 = or(UInt<64>("h600000140214000"), _msgReq_msg_new_msg_T) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:42]
    node _msgReq_msg_new_msg_T_2 = bits(_msgReq_msg_new_msg_T_1, 63, 0) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:66]
    node _data_WIRE = _data_T @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 123:{25,25}]
    node data = _data_WIRE @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 121:20 123:10]
    node msgReq_msg_new_msg = cat(data, _msgReq_msg_new_msg_T_2) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:22]
    node _T_3 = and(io_sbTrainIO_msgReq_ready, io_sbTrainIO_msgReq_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _GEN_16 = mux(_T_3, UInt<1>("h1"), _GEN_5) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 175:38 176:22]
    node _T_4 = asUInt(UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_5 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_6 = eq(_T_4, _T_5) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_7 = and(io_sbTrainIO_msgReqStatus_ready, io_sbTrainIO_msgReqStatus_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _txDtoCPointReq_WIRE_2 = io_sbTrainIO_msgReqStatus_bits_data @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 186:{20,20}]
    node _txDtoCPointReq_T = bits(_txDtoCPointReq_WIRE_2, 2, 0) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 186:20]
    node _txDtoCPointReq_T_1 = bits(_txDtoCPointReq_WIRE_2, 5, 3) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 186:20]
    node _txDtoCPointReq_T_2 = bits(_txDtoCPointReq_WIRE_2, 9, 6) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 186:20]
    node _txDtoCPointReq_T_3 = bits(_txDtoCPointReq_WIRE_2, 10, 10) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 186:20]
    node _txDtoCPointReq_T_4 = bits(_txDtoCPointReq_WIRE_2, 26, 11) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 186:20]
    node _txDtoCPointReq_T_5 = bits(_txDtoCPointReq_WIRE_2, 42, 27) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 186:20]
    node _txDtoCPointReq_T_6 = bits(_txDtoCPointReq_WIRE_2, 58, 43) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 186:20]
    node _txDtoCPointReq_T_7 = bits(_txDtoCPointReq_WIRE_2, 59, 59) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 186:20]
    node _txDtoCPointReq_T_8 = bits(_txDtoCPointReq_WIRE_2, 63, 60) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 186:20]
    node _T_8 = eq(io_sbTrainIO_msgReqStatus_bits_status, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 189:49]
    node _T_9 = asUInt(reset) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 191:17]
    node _T_10 = eq(_T_9, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 191:17]
    node _T_11 = eq(UInt<1>("h0"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 191:17]
    node _GEN_17 = mux(_T_8, _GEN_5, UInt<3>("h4")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 190:11 196:24]
    node _txDtoCPointReq_WIRE_1_reserved = _txDtoCPointReq_T_8 @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 186:{20,20}]
    node _GEN_18 = mux(_T_7, _txDtoCPointReq_WIRE_1_reserved, _GEN_7) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 184:44 185:24]
    node _txDtoCPointReq_WIRE_1_comparisonMode = _txDtoCPointReq_T_7 @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 186:{20,20}]
    node _GEN_19 = mux(_T_7, _txDtoCPointReq_WIRE_1_comparisonMode, _GEN_8) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 184:44 185:24]
    node _txDtoCPointReq_WIRE_1_iterationCount = _txDtoCPointReq_T_6 @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 186:{20,20}]
    node _GEN_20 = mux(_T_7, _txDtoCPointReq_WIRE_1_iterationCount, _GEN_9) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 184:44 185:24]
    node _txDtoCPointReq_WIRE_1_idleCount = _txDtoCPointReq_T_5 @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 186:{20,20}]
    node _GEN_21 = mux(_T_7, _txDtoCPointReq_WIRE_1_idleCount, _GEN_10) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 184:44 185:24]
    node _txDtoCPointReq_WIRE_1_burstCount = _txDtoCPointReq_T_4 @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 186:{20,20}]
    node _GEN_22 = mux(_T_7, _txDtoCPointReq_WIRE_1_burstCount, _GEN_11) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 184:44 185:24]
    node _txDtoCPointReq_WIRE_1_patternMode = _txDtoCPointReq_T_3 @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 186:{20,20}]
    node _GEN_23 = mux(_T_7, _txDtoCPointReq_WIRE_1_patternMode, _GEN_12) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 184:44 185:24]
    node _txDtoCPointReq_WIRE_1_clockPhaseControl = _txDtoCPointReq_T_2 @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 186:{20,20}]
    node _GEN_24 = mux(_T_7, _txDtoCPointReq_WIRE_1_clockPhaseControl, _GEN_13) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 184:44 185:24]
    node _txDtoCPointReq_WIRE_1_validPattern = _txDtoCPointReq_T_1 @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 186:{20,20}]
    node _GEN_25 = mux(_T_7, _txDtoCPointReq_WIRE_1_validPattern, _GEN_14) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 184:44 185:24]
    node _txDtoCPointReq_WIRE_1_dataPattern = _txDtoCPointReq_T @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 186:{20,20}]
    node _GEN_26 = mux(_T_7, _txDtoCPointReq_WIRE_1_dataPattern, _GEN_15) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 184:44 185:24]
    node _GEN_27 = mux(_T_7, _GEN_17, _GEN_5) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 184:44]
    node _T_12 = asUInt(UInt<2>("h2")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_13 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_14 = eq(_T_12, _T_13) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node io_sbTrainIO_msgReq_bits_data_lo_lo = cat(txDtoCPointReq_validPattern, txDtoCPointReq_dataPattern) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 123:25]
    node io_sbTrainIO_msgReq_bits_data_lo_hi = cat(txDtoCPointReq_patternMode, txDtoCPointReq_clockPhaseControl) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 123:25]
    node io_sbTrainIO_msgReq_bits_data_lo = cat(io_sbTrainIO_msgReq_bits_data_lo_hi, io_sbTrainIO_msgReq_bits_data_lo_lo) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 123:25]
    node io_sbTrainIO_msgReq_bits_data_hi_lo = cat(txDtoCPointReq_idleCount, txDtoCPointReq_burstCount) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 123:25]
    node io_sbTrainIO_msgReq_bits_data_hi_hi_hi = cat(txDtoCPointReq_reserved, txDtoCPointReq_comparisonMode) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 123:25]
    node io_sbTrainIO_msgReq_bits_data_hi_hi = cat(io_sbTrainIO_msgReq_bits_data_hi_hi_hi, txDtoCPointReq_iterationCount) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 123:25]
    node io_sbTrainIO_msgReq_bits_data_hi = cat(io_sbTrainIO_msgReq_bits_data_hi_hi, io_sbTrainIO_msgReq_bits_data_hi_lo) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 123:25]
    node _io_sbTrainIO_msgReq_bits_data_T = cat(io_sbTrainIO_msgReq_bits_data_hi, io_sbTrainIO_msgReq_bits_data_lo) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 123:25]
    node _io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg_T = dshl(UInt<16>("h0"), UInt<6>("h28")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:52]
    node _io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg_T_1 = or(UInt<64>("h600000140214000"), _io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg_T) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:42]
    node _io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg_T_2 = bits(_io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg_T_1, 63, 0) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:66]
    node _io_sbTrainIO_msgReq_bits_data_WIRE = _io_sbTrainIO_msgReq_bits_data_T @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 123:{25,25}]
    node io_sbTrainIO_msgReq_bits_data = _io_sbTrainIO_msgReq_bits_data_WIRE @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 121:20 123:10]
    node io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg = cat(io_sbTrainIO_msgReq_bits_data, _io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg_T_2) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:22]
    node _T_15 = and(io_sbTrainIO_msgReq_ready, io_sbTrainIO_msgReq_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _GEN_28 = mux(_T_15, UInt<2>("h3"), _GEN_5) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 209:38 210:22]
    node _T_16 = asUInt(UInt<2>("h3")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_17 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_18 = eq(_T_16, _T_17) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_19 = and(io_sbTrainIO_msgReqStatus_ready, io_sbTrainIO_msgReqStatus_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_20 = eq(io_sbTrainIO_msgReqStatus_bits_status, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 365:47]
    node _GEN_29 = mux(_T_20, UInt<5>("h13"), UInt<3>("h4")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 366:9 367:22 369:22]
    node _GEN_30 = mux(_T_19, _GEN_29, _GEN_5) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 363:42]
    node _T_21 = asUInt(UInt<3>("h4")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_22 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_23 = eq(_T_21, _T_22) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _io_sbTrainIO_msgReq_bits_msg_new_msg_T = dshl(UInt<16>("h0"), UInt<6>("h28")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:52]
    node _io_sbTrainIO_msgReq_bits_msg_new_msg_T_1 = or(UInt<64>("h600000140228000"), _io_sbTrainIO_msgReq_bits_msg_new_msg_T) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:42]
    node _io_sbTrainIO_msgReq_bits_msg_new_msg_T_2 = bits(_io_sbTrainIO_msgReq_bits_msg_new_msg_T_1, 63, 0) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:66]
    node io_sbTrainIO_msgReq_bits_msg_new_msg = cat(UInt<64>("h0"), _io_sbTrainIO_msgReq_bits_msg_new_msg_T_2) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:22]
    node _T_24 = and(io_sbTrainIO_msgReq_ready, io_sbTrainIO_msgReq_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _GEN_31 = mux(_T_24, UInt<3>("h5"), _GEN_5) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 388:36 389:20]
    node _T_25 = asUInt(UInt<3>("h5")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_26 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_27 = eq(_T_25, _T_26) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_28 = and(io_sbTrainIO_msgReqStatus_ready, io_sbTrainIO_msgReqStatus_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_29 = eq(io_sbTrainIO_msgReqStatus_bits_status, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 365:47]
    node _GEN_32 = mux(_T_29, UInt<5>("h13"), UInt<3>("h6")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 366:9 367:22 369:22]
    node _GEN_33 = mux(_T_28, _GEN_32, _GEN_5) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 363:42]
    node _T_30 = asUInt(UInt<3>("h6")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_31 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_32 = eq(_T_30, _T_31) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _io_patternGeneratorIO_transmitReq_bits_pattern_T = bits(txDtoCPointReq_dataPattern, 1, 0) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 239:16]
    node _T_33 = and(io_patternGeneratorIO_transmitReq_ready, io_patternGeneratorIO_transmitReq_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _GEN_34 = mux(_T_33, UInt<3>("h7"), _GEN_5) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 245:52 246:22]
    node _T_34 = asUInt(UInt<3>("h7")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_35 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_36 = eq(_T_34, _T_35) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_37 = and(io_patternGeneratorIO_resp_ready, io_patternGeneratorIO_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_38 = eq(io_patternGeneratorIO_resp_bits_status, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 255:50]
    node _GEN_35 = mux(_T_38, UInt<5>("h13"), UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 256:11 257:24 261:26]
    node _GEN_36 = mux(_T_38, errorCount_0, io_patternGeneratorIO_resp_bits_errorCount_0) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 256:11 154:31 260:24]
    node _GEN_37 = mux(_T_38, errorCount_1, io_patternGeneratorIO_resp_bits_errorCount_1) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 256:11 154:31 260:24]
    node _GEN_38 = mux(_T_38, errorCount_2, io_patternGeneratorIO_resp_bits_errorCount_2) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 256:11 154:31 260:24]
    node _GEN_39 = mux(_T_38, errorCount_3, io_patternGeneratorIO_resp_bits_errorCount_3) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 256:11 154:31 260:24]
    node _GEN_40 = mux(_T_38, errorCount_4, io_patternGeneratorIO_resp_bits_errorCount_4) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 256:11 154:31 260:24]
    node _GEN_41 = mux(_T_38, errorCount_5, io_patternGeneratorIO_resp_bits_errorCount_5) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 256:11 154:31 260:24]
    node _GEN_42 = mux(_T_38, errorCount_6, io_patternGeneratorIO_resp_bits_errorCount_6) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 256:11 154:31 260:24]
    node _GEN_43 = mux(_T_38, errorCount_7, io_patternGeneratorIO_resp_bits_errorCount_7) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 256:11 154:31 260:24]
    node _GEN_44 = mux(_T_38, errorCount_8, io_patternGeneratorIO_resp_bits_errorCount_8) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 256:11 154:31 260:24]
    node _GEN_45 = mux(_T_38, errorCount_9, io_patternGeneratorIO_resp_bits_errorCount_9) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 256:11 154:31 260:24]
    node _GEN_46 = mux(_T_38, errorCount_10, io_patternGeneratorIO_resp_bits_errorCount_10) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 256:11 154:31 260:24]
    node _GEN_47 = mux(_T_38, errorCount_11, io_patternGeneratorIO_resp_bits_errorCount_11) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 256:11 154:31 260:24]
    node _GEN_48 = mux(_T_38, errorCount_12, io_patternGeneratorIO_resp_bits_errorCount_12) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 256:11 154:31 260:24]
    node _GEN_49 = mux(_T_38, errorCount_13, io_patternGeneratorIO_resp_bits_errorCount_13) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 256:11 154:31 260:24]
    node _GEN_50 = mux(_T_38, errorCount_14, io_patternGeneratorIO_resp_bits_errorCount_14) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 256:11 154:31 260:24]
    node _GEN_51 = mux(_T_38, errorCount_15, io_patternGeneratorIO_resp_bits_errorCount_15) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 256:11 154:31 260:24]
    node _GEN_52 = mux(_T_37, _GEN_35, _GEN_5) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 253:45]
    node _GEN_53 = mux(_T_37, _GEN_36, errorCount_0) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 154:31 253:45]
    node _GEN_54 = mux(_T_37, _GEN_37, errorCount_1) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 154:31 253:45]
    node _GEN_55 = mux(_T_37, _GEN_38, errorCount_2) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 154:31 253:45]
    node _GEN_56 = mux(_T_37, _GEN_39, errorCount_3) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 154:31 253:45]
    node _GEN_57 = mux(_T_37, _GEN_40, errorCount_4) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 154:31 253:45]
    node _GEN_58 = mux(_T_37, _GEN_41, errorCount_5) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 154:31 253:45]
    node _GEN_59 = mux(_T_37, _GEN_42, errorCount_6) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 154:31 253:45]
    node _GEN_60 = mux(_T_37, _GEN_43, errorCount_7) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 154:31 253:45]
    node _GEN_61 = mux(_T_37, _GEN_44, errorCount_8) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 154:31 253:45]
    node _GEN_62 = mux(_T_37, _GEN_45, errorCount_9) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 154:31 253:45]
    node _GEN_63 = mux(_T_37, _GEN_46, errorCount_10) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 154:31 253:45]
    node _GEN_64 = mux(_T_37, _GEN_47, errorCount_11) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 154:31 253:45]
    node _GEN_65 = mux(_T_37, _GEN_48, errorCount_12) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 154:31 253:45]
    node _GEN_66 = mux(_T_37, _GEN_49, errorCount_13) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 154:31 253:45]
    node _GEN_67 = mux(_T_37, _GEN_50, errorCount_14) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 154:31 253:45]
    node _GEN_68 = mux(_T_37, _GEN_51, errorCount_15) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 154:31 253:45]
    node _T_39 = asUInt(UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_40 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_41 = eq(_T_39, _T_40) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _io_sbTrainIO_msgReq_bits_msg_new_msg_T_3 = dshl(UInt<16>("h0"), UInt<6>("h28")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:52]
    node _io_sbTrainIO_msgReq_bits_msg_new_msg_T_4 = or(UInt<64>("h600000340214000"), _io_sbTrainIO_msgReq_bits_msg_new_msg_T_3) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:42]
    node _io_sbTrainIO_msgReq_bits_msg_new_msg_T_5 = bits(_io_sbTrainIO_msgReq_bits_msg_new_msg_T_4, 63, 0) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:66]
    node io_sbTrainIO_msgReq_bits_msg_new_msg_1 = cat(UInt<64>("h0"), _io_sbTrainIO_msgReq_bits_msg_new_msg_T_5) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:22]
    node _T_42 = and(io_sbTrainIO_msgReq_ready, io_sbTrainIO_msgReq_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _GEN_69 = mux(_T_42, UInt<4>("hb"), _GEN_5) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 277:38 280:22]
    node _T_43 = asUInt(UInt<4>("hb")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_44 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_45 = eq(_T_43, _T_44) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_46 = and(io_sbTrainIO_msgReqStatus_ready, io_sbTrainIO_msgReqStatus_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_47 = eq(io_sbTrainIO_msgReqStatus_bits_status, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 365:47]
    node _GEN_70 = mux(_T_47, UInt<5>("h13"), UInt<4>("hc")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 366:9 367:22 369:22]
    node _GEN_71 = mux(_T_46, _GEN_70, _GEN_5) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 363:42]
    node _T_48 = asUInt(UInt<4>("hc")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_49 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_50 = eq(_T_48, _T_49) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node resultsResp_data_lanePassResults_1 = validif(UInt<1>("h0"), UInt<1>("h0"))
    node resultsResp_data_lanePassResults_0 = validif(UInt<1>("h0"), UInt<1>("h0"))
    node io_sbTrainIO_msgReq_bits_msg_lo_lo_lo = cat(resultsResp_data_lanePassResults_1, resultsResp_data_lanePassResults_0) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 298:26]
    node resultsResp_data_lanePassResults_3 = validif(UInt<1>("h0"), UInt<1>("h0"))
    node resultsResp_data_lanePassResults_2 = validif(UInt<1>("h0"), UInt<1>("h0"))
    node io_sbTrainIO_msgReq_bits_msg_lo_lo_hi = cat(resultsResp_data_lanePassResults_3, resultsResp_data_lanePassResults_2) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 298:26]
    node io_sbTrainIO_msgReq_bits_msg_lo_lo = cat(io_sbTrainIO_msgReq_bits_msg_lo_lo_hi, io_sbTrainIO_msgReq_bits_msg_lo_lo_lo) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 298:26]
    node resultsResp_data_lanePassResults_5 = validif(UInt<1>("h0"), UInt<1>("h0"))
    node resultsResp_data_lanePassResults_4 = validif(UInt<1>("h0"), UInt<1>("h0"))
    node io_sbTrainIO_msgReq_bits_msg_lo_hi_lo = cat(resultsResp_data_lanePassResults_5, resultsResp_data_lanePassResults_4) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 298:26]
    node resultsResp_data_lanePassResults_7 = validif(UInt<1>("h0"), UInt<1>("h0"))
    node resultsResp_data_lanePassResults_6 = validif(UInt<1>("h0"), UInt<1>("h0"))
    node io_sbTrainIO_msgReq_bits_msg_lo_hi_hi = cat(resultsResp_data_lanePassResults_7, resultsResp_data_lanePassResults_6) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 298:26]
    node io_sbTrainIO_msgReq_bits_msg_lo_hi = cat(io_sbTrainIO_msgReq_bits_msg_lo_hi_hi, io_sbTrainIO_msgReq_bits_msg_lo_hi_lo) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 298:26]
    node io_sbTrainIO_msgReq_bits_msg_lo = cat(io_sbTrainIO_msgReq_bits_msg_lo_hi, io_sbTrainIO_msgReq_bits_msg_lo_lo) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 298:26]
    node resultsResp_data_lanePassResults_9 = validif(UInt<1>("h0"), UInt<1>("h0"))
    node resultsResp_data_lanePassResults_8 = validif(UInt<1>("h0"), UInt<1>("h0"))
    node io_sbTrainIO_msgReq_bits_msg_hi_lo_lo = cat(resultsResp_data_lanePassResults_9, resultsResp_data_lanePassResults_8) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 298:26]
    node resultsResp_data_lanePassResults_11 = validif(UInt<1>("h0"), UInt<1>("h0"))
    node resultsResp_data_lanePassResults_10 = validif(UInt<1>("h0"), UInt<1>("h0"))
    node io_sbTrainIO_msgReq_bits_msg_hi_lo_hi = cat(resultsResp_data_lanePassResults_11, resultsResp_data_lanePassResults_10) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 298:26]
    node io_sbTrainIO_msgReq_bits_msg_hi_lo = cat(io_sbTrainIO_msgReq_bits_msg_hi_lo_hi, io_sbTrainIO_msgReq_bits_msg_hi_lo_lo) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 298:26]
    node resultsResp_data_lanePassResults_13 = validif(UInt<1>("h0"), UInt<1>("h0"))
    node resultsResp_data_lanePassResults_12 = validif(UInt<1>("h0"), UInt<1>("h0"))
    node io_sbTrainIO_msgReq_bits_msg_hi_hi_lo = cat(resultsResp_data_lanePassResults_13, resultsResp_data_lanePassResults_12) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 298:26]
    node resultsResp_data_lanePassResults_15 = validif(UInt<1>("h0"), UInt<1>("h0"))
    node resultsResp_data_lanePassResults_14 = validif(UInt<1>("h0"), UInt<1>("h0"))
    node io_sbTrainIO_msgReq_bits_msg_hi_hi_hi = cat(resultsResp_data_lanePassResults_15, resultsResp_data_lanePassResults_14) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 298:26]
    node io_sbTrainIO_msgReq_bits_msg_hi_hi = cat(io_sbTrainIO_msgReq_bits_msg_hi_hi_hi, io_sbTrainIO_msgReq_bits_msg_hi_hi_lo) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 298:26]
    node io_sbTrainIO_msgReq_bits_msg_hi = cat(io_sbTrainIO_msgReq_bits_msg_hi_hi, io_sbTrainIO_msgReq_bits_msg_hi_lo) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 298:26]
    node _io_sbTrainIO_msgReq_bits_msg_T = cat(io_sbTrainIO_msgReq_bits_msg_hi, io_sbTrainIO_msgReq_bits_msg_lo) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 298:26]
    node resultsResp_data_reserved = validif(UInt<1>("h0"), UInt<48>("h0"))
    node _io_sbTrainIO_msgReq_bits_msg_T_1 = cat(resultsResp_data_reserved, _io_sbTrainIO_msgReq_bits_msg_T) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 298:26]
    node resultsResp_msgInfo_cumulativeResults = validif(UInt<1>("h0"), UInt<1>("h0"))
    node resultsResp_msgInfo_redundantLaneComparison = validif(UInt<1>("h0"), UInt<4>("h0"))
    node io_sbTrainIO_msgReq_bits_msg_lo_1 = cat(resultsResp_msgInfo_cumulativeResults, resultsResp_msgInfo_redundantLaneComparison) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 299:29]
    node resultsResp_msgInfo_reserved = validif(UInt<1>("h0"), UInt<10>("h0"))
    node resultsResp_msgInfo_validLaneComparisonResults = validif(UInt<1>("h0"), UInt<1>("h0"))
    node io_sbTrainIO_msgReq_bits_msg_hi_1 = cat(resultsResp_msgInfo_reserved, resultsResp_msgInfo_validLaneComparisonResults) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 299:29]
    node _io_sbTrainIO_msgReq_bits_msg_T_2 = cat(io_sbTrainIO_msgReq_bits_msg_hi_1, io_sbTrainIO_msgReq_bits_msg_lo_1) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 299:29]
    node _io_sbTrainIO_msgReq_bits_msg_new_msg_T_6 = dshl(_io_sbTrainIO_msgReq_bits_msg_T_2, UInt<6>("h28")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:52]
    node _io_sbTrainIO_msgReq_bits_msg_new_msg_T_7 = or(UInt<64>("h600000340228000"), _io_sbTrainIO_msgReq_bits_msg_new_msg_T_6) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:42]
    node _io_sbTrainIO_msgReq_bits_msg_new_msg_T_8 = bits(_io_sbTrainIO_msgReq_bits_msg_new_msg_T_7, 63, 0) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:66]
    node io_sbTrainIO_msgReq_bits_msg_new_msg_2 = cat(_io_sbTrainIO_msgReq_bits_msg_T_1, _io_sbTrainIO_msgReq_bits_msg_new_msg_T_8) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:22]
    node _T_51 = and(io_sbTrainIO_msgReq_ready, io_sbTrainIO_msgReq_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _GEN_72 = mux(_T_51, UInt<4>("hd"), _GEN_5) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 304:38 305:22]
    node _T_52 = asUInt(UInt<4>("hd")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_53 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_54 = eq(_T_52, _T_53) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_55 = and(io_sbTrainIO_msgReqStatus_ready, io_sbTrainIO_msgReqStatus_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_56 = eq(io_sbTrainIO_msgReqStatus_bits_status, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 365:47]
    node _GEN_73 = mux(_T_56, UInt<5>("h13"), UInt<4>("h8")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 366:9 367:22 369:22]
    node _GEN_74 = mux(_T_55, _GEN_73, _GEN_5) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 363:42]
    node _T_57 = asUInt(UInt<4>("h8")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_58 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_59 = eq(_T_57, _T_58) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _io_sbTrainIO_msgReq_bits_msg_new_msg_T_9 = dshl(UInt<16>("h0"), UInt<6>("h28")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:52]
    node _io_sbTrainIO_msgReq_bits_msg_new_msg_T_10 = or(UInt<64>("h600000440214000"), _io_sbTrainIO_msgReq_bits_msg_new_msg_T_9) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:42]
    node _io_sbTrainIO_msgReq_bits_msg_new_msg_T_11 = bits(_io_sbTrainIO_msgReq_bits_msg_new_msg_T_10, 63, 0) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:66]
    node io_sbTrainIO_msgReq_bits_msg_new_msg_3 = cat(UInt<64>("h0"), _io_sbTrainIO_msgReq_bits_msg_new_msg_T_11) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:22]
    node _T_60 = and(io_sbTrainIO_msgReq_ready, io_sbTrainIO_msgReq_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _GEN_75 = mux(_T_60, UInt<4>("h9"), _GEN_5) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 327:38 328:22]
    node _T_61 = asUInt(UInt<4>("h9")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_62 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_63 = eq(_T_61, _T_62) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_64 = and(io_sbTrainIO_msgReqStatus_ready, io_sbTrainIO_msgReqStatus_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_65 = eq(io_sbTrainIO_msgReqStatus_bits_status, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 365:47]
    node _GEN_76 = mux(_T_65, UInt<5>("h13"), UInt<5>("h10")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 366:9 367:22 369:22]
    node _GEN_77 = mux(_T_64, _GEN_76, _GEN_5) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 363:42]
    node _T_66 = asUInt(UInt<4>("he")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_67 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_68 = eq(_T_66, _T_67) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _io_sbTrainIO_msgReq_bits_msg_new_msg_T_12 = dshl(UInt<16>("h0"), UInt<6>("h28")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:52]
    node _io_sbTrainIO_msgReq_bits_msg_new_msg_T_13 = or(UInt<64>("h600000440214000"), _io_sbTrainIO_msgReq_bits_msg_new_msg_T_12) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:42]
    node _io_sbTrainIO_msgReq_bits_msg_new_msg_T_14 = bits(_io_sbTrainIO_msgReq_bits_msg_new_msg_T_13, 63, 0) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:66]
    node io_sbTrainIO_msgReq_bits_msg_new_msg_4 = cat(UInt<64>("h0"), _io_sbTrainIO_msgReq_bits_msg_new_msg_T_14) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:22]
    node _T_69 = and(io_sbTrainIO_msgReq_ready, io_sbTrainIO_msgReq_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _GEN_78 = mux(_T_69, UInt<4>("hf"), _GEN_5) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 388:36 389:20]
    node _T_70 = asUInt(UInt<4>("hf")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_71 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_72 = eq(_T_70, _T_71) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_73 = and(io_sbTrainIO_msgReqStatus_ready, io_sbTrainIO_msgReqStatus_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_74 = eq(io_sbTrainIO_msgReqStatus_bits_status, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 365:47]
    node _GEN_79 = mux(_T_74, UInt<5>("h13"), UInt<5>("h10")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 366:9 367:22 369:22]
    node _GEN_80 = mux(_T_73, _GEN_79, _GEN_5) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 363:42]
    node _T_75 = asUInt(UInt<5>("h10")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_76 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_77 = eq(_T_75, _T_76) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _io_sbTrainIO_msgReq_bits_msg_new_msg_T_15 = dshl(UInt<16>("h0"), UInt<6>("h28")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:52]
    node _io_sbTrainIO_msgReq_bits_msg_new_msg_T_16 = or(UInt<64>("h600000440228000"), _io_sbTrainIO_msgReq_bits_msg_new_msg_T_15) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:42]
    node _io_sbTrainIO_msgReq_bits_msg_new_msg_T_17 = bits(_io_sbTrainIO_msgReq_bits_msg_new_msg_T_16, 63, 0) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:66]
    node io_sbTrainIO_msgReq_bits_msg_new_msg_5 = cat(UInt<64>("h0"), _io_sbTrainIO_msgReq_bits_msg_new_msg_T_17) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:22]
    node _T_78 = and(io_sbTrainIO_msgReq_ready, io_sbTrainIO_msgReq_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _GEN_81 = mux(_T_78, UInt<5>("h11"), _GEN_5) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 388:36 389:20]
    node _T_79 = asUInt(UInt<5>("h11")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_80 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_81 = eq(_T_79, _T_80) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_82 = and(io_sbTrainIO_msgReqStatus_ready, io_sbTrainIO_msgReqStatus_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_83 = eq(io_sbTrainIO_msgReqStatus_bits_status, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 365:47]
    node _GEN_82 = mux(_T_83, UInt<5>("h13"), UInt<5>("h12")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 366:9 367:22 369:22]
    node _GEN_83 = mux(_T_82, _GEN_82, _GEN_5) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 363:42]
    node _T_84 = asUInt(UInt<5>("h12")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_85 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_86 = eq(_T_84, _T_85) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_87 = asUInt(UInt<5>("h13")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_88 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _T_89 = eq(_T_87, _T_88) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_84 = mux(_T_81, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 362:37 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_85 = mux(_T_81, _GEN_83, _GEN_5) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_86 = validif(_T_77, io_sbTrainIO_msgReq_bits_msg_new_msg_5) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 379:34]
    node _GEN_87 = validif(_T_77, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 385:38]
    node _GEN_88 = validif(_T_77, UInt<23>("h61a800")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 386:44]
    node _GEN_89 = mux(_T_77, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 387:31 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_90 = mux(_T_77, _GEN_81, _GEN_85) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_91 = mux(_T_77, UInt<1>("h0"), _GEN_84) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_92 = mux(_T_72, UInt<1>("h1"), _GEN_91) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 362:37]
    node _GEN_93 = mux(_T_72, _GEN_80, _GEN_90) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_94 = validif(eq(_T_72, UInt<1>("h0")), _GEN_86) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_95 = validif(eq(_T_72, UInt<1>("h0")), _GEN_87) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_96 = validif(eq(_T_72, UInt<1>("h0")), _GEN_88) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_97 = mux(_T_72, UInt<1>("h0"), _GEN_89) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_98 = mux(_T_68, io_sbTrainIO_msgReq_bits_msg_new_msg_4, _GEN_94) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 379:34]
    node _GEN_99 = mux(_T_68, UInt<2>("h2"), _GEN_95) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 385:38]
    node _GEN_100 = mux(_T_68, UInt<23>("h61a800"), _GEN_96) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 386:44]
    node _GEN_101 = mux(_T_68, UInt<1>("h1"), _GEN_97) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 387:31]
    node _GEN_102 = mux(_T_68, _GEN_78, _GEN_93) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_103 = mux(_T_68, UInt<1>("h0"), _GEN_92) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_104 = mux(_T_63, UInt<1>("h1"), _GEN_103) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 362:37]
    node _GEN_105 = mux(_T_63, _GEN_77, _GEN_102) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_106 = validif(eq(_T_63, UInt<1>("h0")), _GEN_98) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_107 = validif(eq(_T_63, UInt<1>("h0")), _GEN_99) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_108 = validif(eq(_T_63, UInt<1>("h0")), _GEN_100) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_109 = mux(_T_63, UInt<1>("h0"), _GEN_101) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_110 = mux(_T_59, UInt<1>("h1"), _GEN_109) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 317:33]
    node _GEN_111 = mux(_T_59, UInt<1>("h1"), errorCountValid) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 318:23 157:40]
    node _GEN_112 = mux(_T_59, io_sbTrainIO_msgReq_bits_msg_new_msg_3, _GEN_106) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 319:36]
    node _GEN_113 = mux(_T_59, UInt<1>("h1"), _GEN_107) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 325:40]
    node _GEN_114 = mux(_T_59, UInt<23>("h61a800"), _GEN_108) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 326:46]
    node _GEN_115 = mux(_T_59, _GEN_75, _GEN_105) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_116 = mux(_T_59, UInt<1>("h0"), _GEN_104) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_117 = mux(_T_54, UInt<1>("h1"), _GEN_116) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 362:37]
    node _GEN_118 = mux(_T_54, _GEN_74, _GEN_115) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_119 = mux(_T_54, UInt<1>("h0"), _GEN_110) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_120 = mux(_T_54, errorCountValid, _GEN_111) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 157:40]
    node _GEN_121 = validif(eq(_T_54, UInt<1>("h0")), _GEN_112) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_122 = validif(eq(_T_54, UInt<1>("h0")), _GEN_113) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_123 = validif(eq(_T_54, UInt<1>("h0")), _GEN_114) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_124 = mux(_T_50, io_sbTrainIO_msgReq_bits_msg_new_msg_2, _GEN_121) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 293:36]
    node _GEN_125 = mux(_T_50, UInt<1>("h0"), _GEN_122) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 301:40]
    node _GEN_126 = mux(_T_50, UInt<23>("h61a800"), _GEN_123) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 302:46]
    node _GEN_127 = mux(_T_50, UInt<1>("h1"), _GEN_119) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 303:33]
    node _GEN_128 = mux(_T_50, _GEN_72, _GEN_118) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_129 = mux(_T_50, UInt<1>("h0"), _GEN_117) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_130 = mux(_T_50, errorCountValid, _GEN_120) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 157:40]
    node _GEN_131 = mux(_T_45, UInt<1>("h1"), _GEN_129) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 362:37]
    node _GEN_132 = mux(_T_45, _GEN_71, _GEN_128) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_133 = validif(eq(_T_45, UInt<1>("h0")), _GEN_124) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_134 = validif(eq(_T_45, UInt<1>("h0")), _GEN_125) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_135 = validif(eq(_T_45, UInt<1>("h0")), _GEN_126) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_136 = mux(_T_45, UInt<1>("h0"), _GEN_127) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_137 = mux(_T_45, errorCountValid, _GEN_130) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 157:40]
    node _GEN_138 = mux(_T_41, UInt<1>("h1"), _GEN_136) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 268:33]
    node _GEN_139 = mux(_T_41, io_sbTrainIO_msgReq_bits_msg_new_msg_1, _GEN_133) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 269:36]
    node _GEN_140 = mux(_T_41, UInt<1>("h0"), _GEN_134) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 275:40]
    node _GEN_141 = mux(_T_41, UInt<23>("h61a800"), _GEN_135) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 276:46]
    node _GEN_142 = mux(_T_41, _GEN_69, _GEN_132) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_143 = mux(_T_41, UInt<1>("h0"), _GEN_131) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_144 = mux(_T_41, errorCountValid, _GEN_137) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 157:40]
    node _GEN_145 = mux(_T_36, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 252:40 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_146 = mux(_T_36, _GEN_52, _GEN_142) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_147 = mux(_T_36, _GEN_53, errorCount_0) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_148 = mux(_T_36, _GEN_54, errorCount_1) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_149 = mux(_T_36, _GEN_55, errorCount_2) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_150 = mux(_T_36, _GEN_56, errorCount_3) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_151 = mux(_T_36, _GEN_57, errorCount_4) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_152 = mux(_T_36, _GEN_58, errorCount_5) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_153 = mux(_T_36, _GEN_59, errorCount_6) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_154 = mux(_T_36, _GEN_60, errorCount_7) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_155 = mux(_T_36, _GEN_61, errorCount_8) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_156 = mux(_T_36, _GEN_62, errorCount_9) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_157 = mux(_T_36, _GEN_63, errorCount_10) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_158 = mux(_T_36, _GEN_64, errorCount_11) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_159 = mux(_T_36, _GEN_65, errorCount_12) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_160 = mux(_T_36, _GEN_66, errorCount_13) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_161 = mux(_T_36, _GEN_67, errorCount_14) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_162 = mux(_T_36, _GEN_68, errorCount_15) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_163 = mux(_T_36, UInt<1>("h0"), _GEN_138) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_164 = validif(eq(_T_36, UInt<1>("h0")), _GEN_139) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_165 = validif(eq(_T_36, UInt<1>("h0")), _GEN_140) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_166 = validif(eq(_T_36, UInt<1>("h0")), _GEN_141) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_167 = mux(_T_36, UInt<1>("h0"), _GEN_143) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_168 = mux(_T_36, errorCountValid, _GEN_144) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 157:40]
    node _io_patternGeneratorIO_transmitReq_bits_pattern_WIRE_1 = _io_patternGeneratorIO_transmitReq_bits_pattern_T @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 240:{18,18}]
    node _io_patternGeneratorIO_transmitReq_bits_pattern_WIRE_2 = _io_patternGeneratorIO_transmitReq_bits_pattern_WIRE_1 @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 240:{18,18}]
    node _io_patternGeneratorIO_transmitReq_bits_pattern_WIRE = _io_patternGeneratorIO_transmitReq_bits_pattern_WIRE_2 @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 240:{18,18}]
    node _GEN_169 = validif(_T_32, _io_patternGeneratorIO_transmitReq_bits_pattern_WIRE) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 238:54]
    node _GEN_170 = validif(_T_32, UInt<23>("h61a800")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 241:60]
    node _GEN_171 = validif(_T_32, txDtoCPointReq_iterationCount) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 242:62]
    node _GEN_172 = mux(_T_32, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 244:47 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_173 = mux(_T_32, _GEN_34, _GEN_146) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_174 = mux(_T_32, UInt<1>("h0"), _GEN_145) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_175 = mux(_T_32, errorCount_0, _GEN_147) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_176 = mux(_T_32, errorCount_1, _GEN_148) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_177 = mux(_T_32, errorCount_2, _GEN_149) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_178 = mux(_T_32, errorCount_3, _GEN_150) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_179 = mux(_T_32, errorCount_4, _GEN_151) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_180 = mux(_T_32, errorCount_5, _GEN_152) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_181 = mux(_T_32, errorCount_6, _GEN_153) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_182 = mux(_T_32, errorCount_7, _GEN_154) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_183 = mux(_T_32, errorCount_8, _GEN_155) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_184 = mux(_T_32, errorCount_9, _GEN_156) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_185 = mux(_T_32, errorCount_10, _GEN_157) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_186 = mux(_T_32, errorCount_11, _GEN_158) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_187 = mux(_T_32, errorCount_12, _GEN_159) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_188 = mux(_T_32, errorCount_13, _GEN_160) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_189 = mux(_T_32, errorCount_14, _GEN_161) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_190 = mux(_T_32, errorCount_15, _GEN_162) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_191 = mux(_T_32, UInt<1>("h0"), _GEN_163) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_192 = validif(eq(_T_32, UInt<1>("h0")), _GEN_164) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_193 = validif(eq(_T_32, UInt<1>("h0")), _GEN_165) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_194 = validif(eq(_T_32, UInt<1>("h0")), _GEN_166) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_195 = mux(_T_32, UInt<1>("h0"), _GEN_167) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_196 = mux(_T_32, errorCountValid, _GEN_168) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 157:40]
    node _GEN_197 = mux(_T_27, UInt<1>("h1"), _GEN_195) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 362:37]
    node _GEN_198 = mux(_T_27, _GEN_33, _GEN_173) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_199 = validif(eq(_T_27, UInt<1>("h0")), _GEN_169) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_200 = validif(eq(_T_27, UInt<1>("h0")), _GEN_170) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_201 = validif(eq(_T_27, UInt<1>("h0")), _GEN_171) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_202 = mux(_T_27, UInt<1>("h0"), _GEN_172) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_203 = mux(_T_27, UInt<1>("h0"), _GEN_174) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_204 = mux(_T_27, errorCount_0, _GEN_175) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_205 = mux(_T_27, errorCount_1, _GEN_176) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_206 = mux(_T_27, errorCount_2, _GEN_177) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_207 = mux(_T_27, errorCount_3, _GEN_178) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_208 = mux(_T_27, errorCount_4, _GEN_179) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_209 = mux(_T_27, errorCount_5, _GEN_180) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_210 = mux(_T_27, errorCount_6, _GEN_181) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_211 = mux(_T_27, errorCount_7, _GEN_182) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_212 = mux(_T_27, errorCount_8, _GEN_183) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_213 = mux(_T_27, errorCount_9, _GEN_184) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_214 = mux(_T_27, errorCount_10, _GEN_185) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_215 = mux(_T_27, errorCount_11, _GEN_186) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_216 = mux(_T_27, errorCount_12, _GEN_187) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_217 = mux(_T_27, errorCount_13, _GEN_188) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_218 = mux(_T_27, errorCount_14, _GEN_189) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_219 = mux(_T_27, errorCount_15, _GEN_190) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_220 = mux(_T_27, UInt<1>("h0"), _GEN_191) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_221 = validif(eq(_T_27, UInt<1>("h0")), _GEN_192) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_222 = validif(eq(_T_27, UInt<1>("h0")), _GEN_193) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_223 = validif(eq(_T_27, UInt<1>("h0")), _GEN_194) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_224 = mux(_T_27, errorCountValid, _GEN_196) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 157:40]
    node _GEN_225 = mux(_T_23, io_sbTrainIO_msgReq_bits_msg_new_msg, _GEN_221) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 379:34]
    node _GEN_226 = mux(_T_23, UInt<1>("h0"), _GEN_222) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 385:38]
    node _GEN_227 = mux(_T_23, UInt<23>("h61a800"), _GEN_223) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 386:44]
    node _GEN_228 = mux(_T_23, UInt<1>("h1"), _GEN_220) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 387:31]
    node _GEN_229 = mux(_T_23, _GEN_31, _GEN_198) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_230 = mux(_T_23, UInt<1>("h0"), _GEN_197) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_231 = validif(eq(_T_23, UInt<1>("h0")), _GEN_199) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_232 = validif(eq(_T_23, UInt<1>("h0")), _GEN_200) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_233 = validif(eq(_T_23, UInt<1>("h0")), _GEN_201) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_234 = mux(_T_23, UInt<1>("h0"), _GEN_202) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_235 = mux(_T_23, UInt<1>("h0"), _GEN_203) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_236 = mux(_T_23, errorCount_0, _GEN_204) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_237 = mux(_T_23, errorCount_1, _GEN_205) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_238 = mux(_T_23, errorCount_2, _GEN_206) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_239 = mux(_T_23, errorCount_3, _GEN_207) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_240 = mux(_T_23, errorCount_4, _GEN_208) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_241 = mux(_T_23, errorCount_5, _GEN_209) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_242 = mux(_T_23, errorCount_6, _GEN_210) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_243 = mux(_T_23, errorCount_7, _GEN_211) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_244 = mux(_T_23, errorCount_8, _GEN_212) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_245 = mux(_T_23, errorCount_9, _GEN_213) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_246 = mux(_T_23, errorCount_10, _GEN_214) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_247 = mux(_T_23, errorCount_11, _GEN_215) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_248 = mux(_T_23, errorCount_12, _GEN_216) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_249 = mux(_T_23, errorCount_13, _GEN_217) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_250 = mux(_T_23, errorCount_14, _GEN_218) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_251 = mux(_T_23, errorCount_15, _GEN_219) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_252 = mux(_T_23, errorCountValid, _GEN_224) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 157:40]
    node _GEN_253 = mux(_T_18, UInt<1>("h1"), _GEN_230) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 362:37]
    node _GEN_254 = mux(_T_18, _GEN_30, _GEN_229) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_255 = validif(eq(_T_18, UInt<1>("h0")), _GEN_225) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_256 = validif(eq(_T_18, UInt<1>("h0")), _GEN_226) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_257 = validif(eq(_T_18, UInt<1>("h0")), _GEN_227) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_258 = mux(_T_18, UInt<1>("h0"), _GEN_228) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_259 = validif(eq(_T_18, UInt<1>("h0")), _GEN_231) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_260 = validif(eq(_T_18, UInt<1>("h0")), _GEN_232) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_261 = validif(eq(_T_18, UInt<1>("h0")), _GEN_233) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_262 = mux(_T_18, UInt<1>("h0"), _GEN_234) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_263 = mux(_T_18, UInt<1>("h0"), _GEN_235) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_264 = mux(_T_18, errorCount_0, _GEN_236) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_265 = mux(_T_18, errorCount_1, _GEN_237) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_266 = mux(_T_18, errorCount_2, _GEN_238) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_267 = mux(_T_18, errorCount_3, _GEN_239) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_268 = mux(_T_18, errorCount_4, _GEN_240) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_269 = mux(_T_18, errorCount_5, _GEN_241) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_270 = mux(_T_18, errorCount_6, _GEN_242) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_271 = mux(_T_18, errorCount_7, _GEN_243) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_272 = mux(_T_18, errorCount_8, _GEN_244) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_273 = mux(_T_18, errorCount_9, _GEN_245) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_274 = mux(_T_18, errorCount_10, _GEN_246) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_275 = mux(_T_18, errorCount_11, _GEN_247) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_276 = mux(_T_18, errorCount_12, _GEN_248) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_277 = mux(_T_18, errorCount_13, _GEN_249) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_278 = mux(_T_18, errorCount_14, _GEN_250) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_279 = mux(_T_18, errorCount_15, _GEN_251) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_280 = mux(_T_18, errorCountValid, _GEN_252) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 157:40]
    node _GEN_281 = mux(_T_14, UInt<1>("h1"), _GEN_258) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 203:33]
    node io_sbTrainIO_msgReq_bits_msgReq_msg = io_sbTrainIO_msgReq_bits_msgReq_msg_new_msg @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 122:22 124:16]
    node _GEN_282 = mux(_T_14, io_sbTrainIO_msgReq_bits_msgReq_msg, _GEN_255) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 204:32]
    node io_sbTrainIO_msgReq_bits_msgReq_timeoutCycles = UInt<64>("h61a800") @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 122:22 132:26]
    node _GEN_283 = mux(_T_14, io_sbTrainIO_msgReq_bits_msgReq_timeoutCycles, _GEN_257) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 204:32]
    node io_sbTrainIO_msgReq_bits_msgReq_reqType = UInt<2>("h2") @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 122:22 133:20]
    node _GEN_284 = mux(_T_14, io_sbTrainIO_msgReq_bits_msgReq_reqType, _GEN_256) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 204:32]
    node io_sbTrainIO_msgReq_bits_msgReq_repeat = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 122:22 134:19]
    node _GEN_285 = mux(_T_14, io_sbTrainIO_msgReq_bits_msgReq_repeat, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 204:32 42:35]
    node _GEN_286 = mux(_T_14, _GEN_28, _GEN_254) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_287 = mux(_T_14, UInt<1>("h0"), _GEN_253) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_288 = validif(eq(_T_14, UInt<1>("h0")), _GEN_259) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_289 = validif(eq(_T_14, UInt<1>("h0")), _GEN_260) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_290 = validif(eq(_T_14, UInt<1>("h0")), _GEN_261) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_291 = mux(_T_14, UInt<1>("h0"), _GEN_262) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_292 = mux(_T_14, UInt<1>("h0"), _GEN_263) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_293 = mux(_T_14, errorCount_0, _GEN_264) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_294 = mux(_T_14, errorCount_1, _GEN_265) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_295 = mux(_T_14, errorCount_2, _GEN_266) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_296 = mux(_T_14, errorCount_3, _GEN_267) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_297 = mux(_T_14, errorCount_4, _GEN_268) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_298 = mux(_T_14, errorCount_5, _GEN_269) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_299 = mux(_T_14, errorCount_6, _GEN_270) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_300 = mux(_T_14, errorCount_7, _GEN_271) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_301 = mux(_T_14, errorCount_8, _GEN_272) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_302 = mux(_T_14, errorCount_9, _GEN_273) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_303 = mux(_T_14, errorCount_10, _GEN_274) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_304 = mux(_T_14, errorCount_11, _GEN_275) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_305 = mux(_T_14, errorCount_12, _GEN_276) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_306 = mux(_T_14, errorCount_13, _GEN_277) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_307 = mux(_T_14, errorCount_14, _GEN_278) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_308 = mux(_T_14, errorCount_15, _GEN_279) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_309 = mux(_T_14, errorCountValid, _GEN_280) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 157:40]
    node _GEN_310 = mux(_T_6, UInt<1>("h1"), _GEN_287) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 183:39]
    node _GEN_311 = mux(_T_6, _GEN_18, _GEN_7) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_312 = mux(_T_6, _GEN_19, _GEN_8) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_313 = mux(_T_6, _GEN_20, _GEN_9) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_314 = mux(_T_6, _GEN_21, _GEN_10) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_315 = mux(_T_6, _GEN_22, _GEN_11) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_316 = mux(_T_6, _GEN_23, _GEN_12) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_317 = mux(_T_6, _GEN_24, _GEN_13) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_318 = mux(_T_6, _GEN_25, _GEN_14) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_319 = mux(_T_6, _GEN_26, _GEN_15) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_320 = mux(_T_6, _GEN_27, _GEN_286) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_321 = mux(_T_6, UInt<1>("h0"), _GEN_281) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_322 = validif(eq(_T_6, UInt<1>("h0")), _GEN_282) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_323 = validif(eq(_T_6, UInt<1>("h0")), _GEN_283) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_324 = validif(eq(_T_6, UInt<1>("h0")), _GEN_284) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_325 = mux(_T_6, UInt<1>("h0"), _GEN_285) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 42:35]
    node _GEN_326 = validif(eq(_T_6, UInt<1>("h0")), _GEN_288) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_327 = validif(eq(_T_6, UInt<1>("h0")), _GEN_289) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_328 = validif(eq(_T_6, UInt<1>("h0")), _GEN_290) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_329 = mux(_T_6, UInt<1>("h0"), _GEN_291) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_330 = mux(_T_6, UInt<1>("h0"), _GEN_292) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_331 = mux(_T_6, errorCount_0, _GEN_293) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_332 = mux(_T_6, errorCount_1, _GEN_294) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_333 = mux(_T_6, errorCount_2, _GEN_295) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_334 = mux(_T_6, errorCount_3, _GEN_296) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_335 = mux(_T_6, errorCount_4, _GEN_297) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_336 = mux(_T_6, errorCount_5, _GEN_298) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_337 = mux(_T_6, errorCount_6, _GEN_299) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_338 = mux(_T_6, errorCount_7, _GEN_300) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_339 = mux(_T_6, errorCount_8, _GEN_301) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_340 = mux(_T_6, errorCount_9, _GEN_302) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_341 = mux(_T_6, errorCount_10, _GEN_303) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_342 = mux(_T_6, errorCount_11, _GEN_304) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_343 = mux(_T_6, errorCount_12, _GEN_305) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_344 = mux(_T_6, errorCount_13, _GEN_306) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_345 = mux(_T_6, errorCount_14, _GEN_307) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_346 = mux(_T_6, errorCount_15, _GEN_308) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_347 = mux(_T_6, errorCountValid, _GEN_309) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 157:40]
    node _GEN_348 = mux(_T_2, UInt<1>("h1"), _GEN_321) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 src/main/scala/chisel3/util/Decoupled.scala 58:20]
    node msgReq_msg = msgReq_msg_new_msg @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 122:22 124:16]
    node _GEN_349 = mux(_T_2, msgReq_msg, _GEN_322) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 src/main/scala/chisel3/util/Decoupled.scala 59:19]
    node msgReq_timeoutCycles = UInt<64>("h61a800") @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 122:22 132:26]
    node _GEN_350 = mux(_T_2, msgReq_timeoutCycles, _GEN_323) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 src/main/scala/chisel3/util/Decoupled.scala 59:19]
    node msgReq_reqType = UInt<2>("h1") @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 122:22 133:20]
    node _GEN_351 = mux(_T_2, msgReq_reqType, _GEN_324) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 src/main/scala/chisel3/util/Decoupled.scala 59:19]
    node msgReq_repeat = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 122:22 134:19]
    node _GEN_352 = mux(_T_2, msgReq_repeat, _GEN_325) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 src/main/scala/chisel3/util/Decoupled.scala 59:19]
    node _GEN_353 = mux(_T_2, _GEN_16, _GEN_320) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_354 = mux(_T_2, UInt<1>("h0"), _GEN_310) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_355 = mux(_T_2, _GEN_7, _GEN_311) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_356 = mux(_T_2, _GEN_8, _GEN_312) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_357 = mux(_T_2, _GEN_9, _GEN_313) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_358 = mux(_T_2, _GEN_10, _GEN_314) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_359 = mux(_T_2, _GEN_11, _GEN_315) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_360 = mux(_T_2, _GEN_12, _GEN_316) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_361 = mux(_T_2, _GEN_13, _GEN_317) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_362 = mux(_T_2, _GEN_14, _GEN_318) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_363 = mux(_T_2, _GEN_15, _GEN_319) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_364 = validif(eq(_T_2, UInt<1>("h0")), _GEN_326) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_365 = validif(eq(_T_2, UInt<1>("h0")), _GEN_327) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_366 = validif(eq(_T_2, UInt<1>("h0")), _GEN_328) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24]
    node _GEN_367 = mux(_T_2, UInt<1>("h0"), _GEN_329) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_368 = mux(_T_2, UInt<1>("h0"), _GEN_330) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_369 = mux(_T_2, errorCount_0, _GEN_331) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_370 = mux(_T_2, errorCount_1, _GEN_332) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_371 = mux(_T_2, errorCount_2, _GEN_333) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_372 = mux(_T_2, errorCount_3, _GEN_334) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_373 = mux(_T_2, errorCount_4, _GEN_335) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_374 = mux(_T_2, errorCount_5, _GEN_336) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_375 = mux(_T_2, errorCount_6, _GEN_337) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_376 = mux(_T_2, errorCount_7, _GEN_338) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_377 = mux(_T_2, errorCount_8, _GEN_339) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_378 = mux(_T_2, errorCount_9, _GEN_340) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_379 = mux(_T_2, errorCount_10, _GEN_341) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_380 = mux(_T_2, errorCount_11, _GEN_342) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_381 = mux(_T_2, errorCount_12, _GEN_343) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_382 = mux(_T_2, errorCount_13, _GEN_344) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_383 = mux(_T_2, errorCount_14, _GEN_345) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_384 = mux(_T_2, errorCount_15, _GEN_346) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 154:31]
    node _GEN_385 = mux(_T_2, errorCountValid, _GEN_347) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 161:24 157:40]
    node _txDtoCPointReq_WIRE_reserved = UInt<4>("h0") @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 62:{52,52}]
    node _txDtoCPointReq_WIRE_comparisonMode = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 62:{52,52}]
    node _txDtoCPointReq_WIRE_iterationCount = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 62:{52,52}]
    node _txDtoCPointReq_WIRE_idleCount = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 62:{52,52}]
    node _txDtoCPointReq_WIRE_burstCount = UInt<16>("h0") @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 62:{52,52}]
    node _txDtoCPointReq_WIRE_patternMode = UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 62:{52,52}]
    node _txDtoCPointReq_WIRE_clockPhaseControl = UInt<4>("h0") @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 62:{52,52}]
    node _txDtoCPointReq_WIRE_validPattern = UInt<3>("h0") @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 62:{52,52}]
    node _txDtoCPointReq_WIRE_dataPattern = UInt<3>("h0") @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 62:{52,52}]
    io_trainingOperationIO_outputValid <= errorCountValid @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 159:38]
    io_trainingOperationIO_errorCounts_0 <= errorCount_0 @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 158:38]
    io_trainingOperationIO_errorCounts_1 <= errorCount_1 @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 158:38]
    io_trainingOperationIO_errorCounts_2 <= errorCount_2 @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 158:38]
    io_trainingOperationIO_errorCounts_3 <= errorCount_3 @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 158:38]
    io_trainingOperationIO_errorCounts_4 <= errorCount_4 @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 158:38]
    io_trainingOperationIO_errorCounts_5 <= errorCount_5 @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 158:38]
    io_trainingOperationIO_errorCounts_6 <= errorCount_6 @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 158:38]
    io_trainingOperationIO_errorCounts_7 <= errorCount_7 @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 158:38]
    io_trainingOperationIO_errorCounts_8 <= errorCount_8 @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 158:38]
    io_trainingOperationIO_errorCounts_9 <= errorCount_9 @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 158:38]
    io_trainingOperationIO_errorCounts_10 <= errorCount_10 @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 158:38]
    io_trainingOperationIO_errorCounts_11 <= errorCount_11 @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 158:38]
    io_trainingOperationIO_errorCounts_12 <= errorCount_12 @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 158:38]
    io_trainingOperationIO_errorCounts_13 <= errorCount_13 @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 158:38]
    io_trainingOperationIO_errorCounts_14 <= errorCount_14 @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 158:38]
    io_trainingOperationIO_errorCounts_15 <= errorCount_15 @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 158:38]
    io_trainingOperationIO_triggerNew_write_valid <= _GEN_0
    io_trainingOperationIO_triggerNew_write_bits <= _GEN_1
    io_trainingOperationIO_triggerExit_write_valid <= _GEN_2
    io_trainingOperationIO_triggerExit_write_bits <= _GEN_3
    io_sbTrainIO_msgReq_valid <= _GEN_348
    io_sbTrainIO_msgReq_bits_msg <= _GEN_349
    io_sbTrainIO_msgReq_bits_timeoutCycles <= _GEN_350
    io_sbTrainIO_msgReq_bits_reqType <= _GEN_351
    io_sbTrainIO_msgReq_bits_repeat <= _GEN_352
    io_sbTrainIO_msgReqStatus_ready <= _GEN_354
    io_sbMsgWrapperReset <= _GEN_6
    io_patternGeneratorIO_transmitReq_valid <= _GEN_367
    io_patternGeneratorIO_transmitReq_bits_pattern <= _GEN_364
    io_patternGeneratorIO_transmitReq_bits_timeoutCycles <= pad(_GEN_365, 32)
    io_patternGeneratorIO_transmitReq_bits_patternCountMax <= bits(_GEN_366, 0, 0)
    io_patternGeneratorIO_transmitReq_bits_patternDetectedCountMax <= bits(_GEN_366, 0, 0)
    io_patternGeneratorIO_resp_ready <= _GEN_368
    io_complete <= _io_complete_T_2 @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 59:15]
    io_err <= _io_err_T @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 60:10]
    currentState <= mux(reset, UInt<1>("h0"), _GEN_353) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 57:{37,37}]
    txDtoCPointReq_reserved <= mux(reset, _txDtoCPointReq_WIRE_reserved, _GEN_355) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 62:{39,39}]
    txDtoCPointReq_comparisonMode <= mux(reset, _txDtoCPointReq_WIRE_comparisonMode, _GEN_356) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 62:{39,39}]
    txDtoCPointReq_iterationCount <= mux(reset, _txDtoCPointReq_WIRE_iterationCount, _GEN_357) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 62:{39,39}]
    txDtoCPointReq_idleCount <= mux(reset, _txDtoCPointReq_WIRE_idleCount, _GEN_358) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 62:{39,39}]
    txDtoCPointReq_burstCount <= mux(reset, _txDtoCPointReq_WIRE_burstCount, _GEN_359) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 62:{39,39}]
    txDtoCPointReq_patternMode <= mux(reset, _txDtoCPointReq_WIRE_patternMode, _GEN_360) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 62:{39,39}]
    txDtoCPointReq_clockPhaseControl <= mux(reset, _txDtoCPointReq_WIRE_clockPhaseControl, _GEN_361) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 62:{39,39}]
    txDtoCPointReq_validPattern <= mux(reset, _txDtoCPointReq_WIRE_validPattern, _GEN_362) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 62:{39,39}]
    txDtoCPointReq_dataPattern <= mux(reset, _txDtoCPointReq_WIRE_dataPattern, _GEN_363) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 62:{39,39}]
    errorCount_0 <= _GEN_369
    errorCount_1 <= _GEN_370
    errorCount_2 <= _GEN_371
    errorCount_3 <= _GEN_372
    errorCount_4 <= _GEN_373
    errorCount_5 <= _GEN_374
    errorCount_6 <= _GEN_375
    errorCount_7 <= _GEN_376
    errorCount_8 <= _GEN_377
    errorCount_9 <= _GEN_378
    errorCount_10 <= _GEN_379
    errorCount_11 <= _GEN_380
    errorCount_12 <= _GEN_381
    errorCount_13 <= _GEN_382
    errorCount_14 <= _GEN_383
    errorCount_15 <= _GEN_384
    errorCountValid <= mux(reset, UInt<1>("h0"), _GEN_385) @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 157:{40,40}]
    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), eq(_T_2, UInt<1>("h0"))), _T_6), _T_7), _T_8), _T_10), _T_11), UInt<1>("h1")), "Assertion failed: SB Message wrapper should not throw error in MB trainer\n    at MBTrainer.scala:191 assert(\n") : printf @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 191:17]
    assert(clock, UInt<1>("h0"), and(and(and(and(and(and(UInt<1>("h1"), eq(_T_2, UInt<1>("h0"))), _T_6), _T_7), _T_8), _T_10), UInt<1>("h1")), "") : assert @[generators/uciedigital/src/main/scala/logphy/MBTrainer.scala 191:17]

  module RdiBringup : @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 27:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 27:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 27:7]
    output io_rdiIO_plClkReq : UInt<1> @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 29:14]
    input io_rdiIO_lpClkAck : UInt<1> @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 29:14]
    input io_rdiIO_lpWakeReq : UInt<1> @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 29:14]
    output io_rdiIO_plWakeAck : UInt<1> @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 29:14]
    input io_rdiIO_lpStateReq : UInt<4> @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 29:14]
    output io_rdiIO_plStateStatus : UInt<4> @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 29:14]
    output io_rdiIO_plStallReq : UInt<1> @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 29:14]
    input io_rdiIO_lpStallAck : UInt<1> @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 29:14]
    input io_rdiIO_lpLinkError : UInt<1> @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 29:14]
    input io_sbTrainIO_msgReq_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 29:14]
    output io_sbTrainIO_msgReq_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 29:14]
    output io_sbTrainIO_msgReq_bits_msg : UInt<128> @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 29:14]
    output io_sbTrainIO_msgReq_bits_timeoutCycles : UInt<64> @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 29:14]
    output io_sbTrainIO_msgReq_bits_reqType : UInt<2> @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 29:14]
    output io_sbTrainIO_msgReq_bits_repeat : UInt<1> @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 29:14]
    output io_sbTrainIO_msgReqStatus_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 29:14]
    input io_sbTrainIO_msgReqStatus_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 29:14]
    input io_sbTrainIO_msgReqStatus_bits_status : UInt<1> @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 29:14]
    input io_sbTrainIO_msgReqStatus_bits_data : UInt<64> @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 29:14]
    output io_active : UInt<1> @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 29:14]
    input io_internalError : UInt<1> @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 29:14]
    input io_internalRetrain : UInt<1> @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 29:14]

    reg state : UInt<4>, clock with :
      reset => (UInt<1>("h0"), state) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 49:30]
    node _io_active_T = eq(state, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 52:22]
    node _T = or(io_internalError, io_rdiIO_lpLinkError) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 57:25]
    node _GEN_0 = mux(io_internalRetrain, UInt<4>("hb"), state) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 59:34 60:15 51:35]
    node _GEN_1 = mux(_T, UInt<4>("ha"), _GEN_0) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 57:50 58:15]
    reg resetSubstate : UInt<3>, clock with :
      reset => (UInt<1>("h0"), resetSubstate) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 63:38]
    node _T_1 = neq(state, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 64:14]
    node _T_11 = asUInt(UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 84:17]
    node _T_12 = asUInt(state) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 84:17]
    node _T_13 = eq(_T_11, _T_12) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 84:17]
    node _T_14 = asUInt(UInt<2>("h2")) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29]
    node _T_15 = asUInt(resetSubstate) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29]
    node _T_16 = eq(_T_14, _T_15) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29]
    node _T_7 = neq(io_rdiIO_lpStateReq, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 78:28]
    node _T_8 = neq(state, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 79:16]
    reg prevReq : UInt<4>, clock with :
      reset => (UInt<1>("h0"), prevReq) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 74:32]
    node _T_9 = eq(prevReq, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 79:46]
    node _T_10 = or(_T_8, _T_9) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 79:35]
    node _nextState_T = asUInt(io_rdiIO_lpStateReq) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 80:40]
    node _nextState_WIRE_1 = _nextState_T @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 80:{55,55}]
    node _nextState_WIRE_2 = _nextState_WIRE_1 @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 80:{55,55}]
    node _nextState_WIRE = _nextState_WIRE_2 @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 80:{55,55}]
    node _GEN_4 = mux(_T_10, _nextState_WIRE, _GEN_1) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 79:67 80:17]
    node _GEN_5 = mux(_T_7, _GEN_4, _GEN_1) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 78:49]
    node _T_18 = asUInt(UInt<2>("h3")) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29]
    node _T_19 = asUInt(resetSubstate) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29]
    node _T_20 = eq(_T_18, _T_19) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29]
    node _T_22 = asUInt(UInt<3>("h4")) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29]
    node _T_23 = asUInt(resetSubstate) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29]
    node _T_24 = eq(_T_22, _T_23) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29]
    node _T_26 = asUInt(UInt<3>("h5")) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29]
    node _T_27 = asUInt(resetSubstate) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29]
    node _T_28 = eq(_T_26, _T_27) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29]
    node _T_30 = asUInt(UInt<3>("h6")) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29]
    node _T_31 = asUInt(resetSubstate) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29]
    node _T_32 = eq(_T_30, _T_31) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29]
    node _T_33 = and(io_sbTrainIO_msgReqStatus_ready, io_sbTrainIO_msgReqStatus_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _GEN_11 = mux(_T_33, UInt<1>("h1"), _GEN_5) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 131:48 132:23]
    node _GEN_13 = mux(_T_32, _GEN_11, _GEN_5) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29]
    node _GEN_19 = mux(_T_28, _GEN_5, _GEN_13) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29]
    node _GEN_25 = mux(_T_24, _GEN_5, _GEN_19) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29]
    node _GEN_31 = mux(_T_20, _GEN_5, _GEN_25) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29]
    node _GEN_38 = mux(_T_16, _GEN_5, _GEN_31) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29]
    node _GEN_59 = mux(_T_13, _GEN_38, _GEN_5) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 84:17]
    node nextState = _GEN_59 @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 51:35]
    node _T_2 = eq(nextState, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 64:46]
    node _T_3 = and(_T_1, _T_2) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 64:33]
    node _GEN_2 = mux(_T_3, UInt<2>("h2"), resetSubstate) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 64:66 65:19 63:38]
    reg stallReqAckState : UInt<2>, clock with :
      reset => (UInt<1>("h0"), stallReqAckState) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 68:41]
    node _T_4 = neq(state, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 69:14]
    node _T_5 = eq(nextState, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 69:47]
    node _T_6 = and(_T_4, _T_5) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 69:34]
    node _GEN_3 = mux(_T_6, UInt<1>("h0"), stallReqAckState) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 69:68 70:22 68:41]
    node _io_rdiIO_plStallReq_T = eq(stallReqAckState, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 73:43]
    node _T_17 = eq(nextState, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 89:23]
    node _GEN_6 = mux(_T_17, UInt<1>("h0"), nextState) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 90:13 91:19 56:9]
    node _GEN_7 = mux(_T_17, UInt<2>("h3"), _GEN_2) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 90:13 92:27]
    node _io_sbTrainIO_msgReq_bits_msg_new_msg_T = dshl(UInt<16>("h0"), UInt<6>("h28")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:52]
    node _io_sbTrainIO_msgReq_bits_msg_new_msg_T_1 = or(UInt<64>("h200000140004012"), _io_sbTrainIO_msgReq_bits_msg_new_msg_T) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:42]
    node _io_sbTrainIO_msgReq_bits_msg_new_msg_T_2 = bits(_io_sbTrainIO_msgReq_bits_msg_new_msg_T_1, 63, 0) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:66]
    node io_sbTrainIO_msgReq_bits_msg_new_msg = cat(UInt<64>("h0"), _io_sbTrainIO_msgReq_bits_msg_new_msg_T_2) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:22]
    node _T_21 = and(io_sbTrainIO_msgReq_ready, io_sbTrainIO_msgReq_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _GEN_8 = mux(_T_21, UInt<3>("h4"), _GEN_2) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 105:42 106:27]
    node _T_25 = and(io_sbTrainIO_msgReqStatus_ready, io_sbTrainIO_msgReqStatus_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _GEN_9 = mux(_T_25, UInt<3>("h5"), _GEN_2) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 111:48 112:27]
    node _io_sbTrainIO_msgReq_bits_msg_new_msg_T_3 = dshl(UInt<16>("h0"), UInt<6>("h28")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:52]
    node _io_sbTrainIO_msgReq_bits_msg_new_msg_T_4 = or(UInt<64>("h200000140008012"), _io_sbTrainIO_msgReq_bits_msg_new_msg_T_3) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:42]
    node _io_sbTrainIO_msgReq_bits_msg_new_msg_T_5 = bits(_io_sbTrainIO_msgReq_bits_msg_new_msg_T_4, 63, 0) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:66]
    node io_sbTrainIO_msgReq_bits_msg_new_msg_1 = cat(UInt<64>("h0"), _io_sbTrainIO_msgReq_bits_msg_new_msg_T_5) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:22]
    node _T_29 = and(io_sbTrainIO_msgReq_ready, io_sbTrainIO_msgReq_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _GEN_10 = mux(_T_29, UInt<3>("h6"), _GEN_2) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 125:42 126:27]
    node _GEN_12 = mux(_T_32, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29 130:43 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_14 = mux(_T_28, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29 116:37 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_15 = validif(_T_28, io_sbTrainIO_msgReq_bits_msg_new_msg_1) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29 117:40]
    node _GEN_16 = validif(_T_28, UInt<20>("hf4240")) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29 124:50]
    node _GEN_17 = mux(_T_28, _GEN_10, _GEN_2) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29]
    node _GEN_18 = mux(_T_28, UInt<1>("h0"), _GEN_12) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_20 = mux(_T_24, UInt<1>("h1"), _GEN_18) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29 110:43]
    node _GEN_21 = mux(_T_24, _GEN_9, _GEN_17) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29]
    node _GEN_22 = mux(_T_24, UInt<1>("h0"), _GEN_14) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_23 = validif(eq(_T_24, UInt<1>("h0")), _GEN_15) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29]
    node _GEN_24 = validif(eq(_T_24, UInt<1>("h0")), _GEN_16) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29]
    node _GEN_26 = mux(_T_20, UInt<1>("h1"), _GEN_22) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29 96:37]
    node _GEN_27 = mux(_T_20, io_sbTrainIO_msgReq_bits_msg_new_msg, _GEN_23) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29 97:40]
    node _GEN_28 = mux(_T_20, UInt<20>("hf4240"), _GEN_24) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29 104:50]
    node _GEN_29 = mux(_T_20, _GEN_8, _GEN_21) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29]
    node _GEN_30 = mux(_T_20, UInt<1>("h0"), _GEN_20) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_32 = mux(_T_16, _GEN_6, nextState) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29 56:9]
    node _GEN_33 = mux(_T_16, _GEN_7, _GEN_29) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29]
    node _GEN_34 = mux(_T_16, UInt<1>("h0"), _GEN_26) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_35 = validif(eq(_T_16, UInt<1>("h0")), _GEN_27) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29]
    node _GEN_36 = validif(eq(_T_16, UInt<1>("h0")), _GEN_28) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29]
    node _GEN_37 = mux(_T_16, UInt<1>("h0"), _GEN_30) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 86:29 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _T_34 = asUInt(UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 84:17]
    node _T_35 = asUInt(state) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 84:17]
    node _T_36 = eq(_T_34, _T_35) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 84:17]
    reg nextStateReq : UInt<4>, clock with :
      reset => (UInt<1>("h0"), nextStateReq) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 138:33]
    node _T_37 = asUInt(UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 139:32]
    node _T_38 = asUInt(stallReqAckState) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 139:32]
    node _T_39 = eq(_T_37, _T_38) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 139:32]
    node _T_40 = eq(nextState, UInt<4>("hb")) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 142:23]
    node _T_41 = eq(nextState, UInt<4>("h9")) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 142:57]
    node _T_42 = or(_T_40, _T_41) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 142:44]
    node _T_43 = eq(nextState, UInt<4>("hc")) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 142:93]
    node _T_44 = or(_T_42, _T_43) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 142:80]
    node _GEN_39 = mux(_T_44, UInt<1>("h1"), _GEN_3) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 143:13 146:30]
    node _GEN_40 = mux(_T_44, UInt<1>("h1"), nextState) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 143:13 147:19 56:9]
    node _GEN_41 = mux(_T_44, nextState, nextStateReq) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 143:13 148:26 138:33]
    node _T_45 = asUInt(UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 139:32]
    node _T_46 = asUInt(stallReqAckState) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 139:32]
    node _T_47 = eq(_T_45, _T_46) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 139:32]
    node _GEN_42 = mux(io_rdiIO_lpStallAck, UInt<2>("h2"), _GEN_3) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 152:37 153:30]
    node _GEN_43 = mux(io_rdiIO_lpStallAck, UInt<1>("h1"), nextState) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 152:37 154:19 56:9]
    node _T_48 = asUInt(UInt<2>("h2")) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 139:32]
    node _T_49 = asUInt(stallReqAckState) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 139:32]
    node _T_50 = eq(_T_48, _T_49) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 139:32]
    node _T_51 = eq(io_rdiIO_lpStallAck, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 158:16]
    node _GEN_44 = mux(_T_51, nextStateReq, nextState) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 158:38 159:19 56:9]
    node _GEN_45 = mux(_T_50, _GEN_44, nextState) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 139:32 56:9]
    node _GEN_46 = mux(_T_47, _GEN_42, _GEN_3) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 139:32]
    node _GEN_47 = mux(_T_47, _GEN_43, _GEN_45) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 139:32]
    node _GEN_48 = mux(_T_39, _GEN_39, _GEN_46) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 139:32]
    node _GEN_49 = mux(_T_39, _GEN_40, _GEN_47) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 139:32]
    node _GEN_50 = mux(_T_39, _GEN_41, nextStateReq) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 139:32 138:33]
    node _GEN_51 = mux(_T_36, _GEN_48, _GEN_3) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 84:17]
    node _GEN_52 = mux(_T_36, _GEN_49, nextState) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 84:17 56:9]
    node _GEN_53 = mux(_T_13, _GEN_32, _GEN_52) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 84:17]
    node _GEN_54 = mux(_T_13, _GEN_33, _GEN_2) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 84:17]
    node _GEN_55 = mux(_T_13, _GEN_34, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 84:17 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_56 = validif(_T_13, _GEN_35) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 84:17]
    node _GEN_57 = validif(_T_13, _GEN_36) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 84:17]
    node _GEN_58 = mux(_T_13, _GEN_37, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 84:17 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_60 = mux(_T_13, _GEN_3, _GEN_51) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 84:17]
    io_rdiIO_plClkReq <= UInt<1>("h1") @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 37:21]
    io_rdiIO_plWakeAck <= UInt<1>("h1") @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 38:22]
    io_rdiIO_plStateStatus <= state @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 50:26]
    io_rdiIO_plStallReq <= _io_rdiIO_plStallReq_T @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 73:23]
    io_sbTrainIO_msgReq_valid <= _GEN_55
    io_sbTrainIO_msgReq_bits_msg <= _GEN_56
    io_sbTrainIO_msgReq_bits_timeoutCycles <= pad(_GEN_57, 64)
    io_sbTrainIO_msgReq_bits_reqType is invalid
    io_sbTrainIO_msgReq_bits_repeat <= UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 54:35]
    io_sbTrainIO_msgReqStatus_ready <= _GEN_58
    io_active <= _io_active_T @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 52:13]
    state <= mux(reset, UInt<1>("h0"), _GEN_53) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 49:{30,30}]
    resetSubstate <= mux(reset, UInt<2>("h2"), _GEN_54) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 63:{38,38}]
    stallReqAckState <= mux(reset, UInt<1>("h0"), _GEN_60) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 68:{41,41}]
    prevReq <= mux(reset, UInt<1>("h0"), io_rdiIO_lpStateReq) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 74:{32,32} 75:11]
    nextStateReq <= mux(reset, UInt<1>("h0"), _GEN_50) @[generators/uciedigital/src/main/scala/logphy/RdiBringup.scala 138:{33,33}]

  module LinkTrainingFSM : @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 48:7]
    input clock : Clock @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 48:7]
    input reset : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 48:7]
    output io_mainbandFSMIO_rxEn : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    input io_mainbandFSMIO_pllLock : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    output io_mainbandFSMIO_txFreqSel : UInt<3> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    input io_mainbandFSMIO_mainbandIO_txData_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    output io_mainbandFSMIO_mainbandIO_txData_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    output io_mainbandFSMIO_mainbandIO_txData_bits : UInt<256> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    output io_mainbandFSMIO_mainbandIO_rxData_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    input io_mainbandFSMIO_mainbandIO_rxData_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    input io_mainbandFSMIO_mainbandIO_rxData_bits : UInt<256> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    output io_sidebandFSMIO_rxData_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    input io_sidebandFSMIO_rxData_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    input io_sidebandFSMIO_rxData_bits : UInt<128> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    input io_sidebandFSMIO_patternTxData_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    output io_sidebandFSMIO_patternTxData_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    output io_sidebandFSMIO_patternTxData_bits : UInt<128> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    input io_sidebandFSMIO_packetTxData_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    output io_sidebandFSMIO_packetTxData_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    output io_sidebandFSMIO_packetTxData_bits : UInt<128> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    output io_sidebandFSMIO_rxMode : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    output io_sidebandFSMIO_txMode : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    output io_sidebandFSMIO_rxEn : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    input io_sidebandFSMIO_pllLock : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    output io_rdi_rdiBringupIO_plClkReq : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    input io_rdi_rdiBringupIO_lpClkAck : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    input io_rdi_rdiBringupIO_lpWakeReq : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    output io_rdi_rdiBringupIO_plWakeAck : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    input io_rdi_rdiBringupIO_lpStateReq : UInt<4> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    output io_rdi_rdiBringupIO_plStateStatus : UInt<4> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    output io_rdi_rdiBringupIO_plStallReq : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    input io_rdi_rdiBringupIO_lpStallAck : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    input io_rdi_rdiBringupIO_lpLinkError : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    input io_trainingOperationIO_pattern : UInt<2> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    input io_trainingOperationIO_patternUICount : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    output io_trainingOperationIO_outputValid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    output io_trainingOperationIO_errorCounts_0 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    output io_trainingOperationIO_errorCounts_1 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    output io_trainingOperationIO_errorCounts_2 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    output io_trainingOperationIO_errorCounts_3 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    output io_trainingOperationIO_errorCounts_4 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    output io_trainingOperationIO_errorCounts_5 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    output io_trainingOperationIO_errorCounts_6 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    output io_trainingOperationIO_errorCounts_7 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    output io_trainingOperationIO_errorCounts_8 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    output io_trainingOperationIO_errorCounts_9 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    output io_trainingOperationIO_errorCounts_10 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    output io_trainingOperationIO_errorCounts_11 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    output io_trainingOperationIO_errorCounts_12 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    output io_trainingOperationIO_errorCounts_13 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    output io_trainingOperationIO_errorCounts_14 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    output io_trainingOperationIO_errorCounts_15 : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    input io_trainingOperationIO_triggerNew_write_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    output io_trainingOperationIO_triggerNew_write_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    output io_trainingOperationIO_triggerNew_write_bits : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    input io_trainingOperationIO_triggerNew_read : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    input io_trainingOperationIO_triggerExit_write_ready : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    output io_trainingOperationIO_triggerExit_write_valid : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    output io_trainingOperationIO_triggerExit_write_bits : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    input io_trainingOperationIO_triggerExit_read : UInt<1> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]
    output io_currentState : UInt<3> @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 57:14]

    inst patternGenerator of PatternGenerator @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 68:32]
    inst sbMsgWrapper of SBMsgWrapper @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 71:28]
    inst mbInit of MBInitFSM @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 124:30]
    inst mbTrainer of MBTrainer @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 139:33]
    inst rdiBringup of RdiBringup @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 153:34]
    node _T_11 = asUInt(UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    reg currentState : UInt<3>, clock with :
      reset => (UInt<1>("h0"), currentState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 100:37]
    node _T_12 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _T_13 = eq(_T_11, _T_12) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _T_26 = asUInt(UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _T_27 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _T_28 = eq(_T_26, _T_27) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _T_29 = asUInt(UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    reg sbInitSubState : UInt<3>, clock with :
      reset => (UInt<1>("h0"), sbInitSubState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 117:39]
    node _T_30 = asUInt(sbInitSubState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _T_31 = eq(_T_29, _T_30) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _T_33 = asUInt(UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _T_34 = asUInt(sbInitSubState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _T_35 = eq(_T_33, _T_34) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _T_43 = asUInt(UInt<2>("h2")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _T_44 = asUInt(sbInitSubState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _T_45 = eq(_T_43, _T_44) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _T_47 = asUInt(UInt<2>("h3")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _T_48 = asUInt(sbInitSubState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _T_49 = eq(_T_47, _T_48) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _T_57 = asUInt(UInt<3>("h4")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _T_58 = asUInt(sbInitSubState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _T_59 = eq(_T_57, _T_58) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _T_61 = asUInt(UInt<3>("h5")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _T_62 = asUInt(sbInitSubState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _T_63 = eq(_T_61, _T_62) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _T_71 = asUInt(UInt<3>("h6")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _T_72 = asUInt(sbInitSubState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _T_73 = eq(_T_71, _T_72) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _T_75 = asUInt(UInt<3>("h7")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _T_76 = asUInt(sbInitSubState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _T_77 = eq(_T_75, _T_76) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _GEN_58 = mux(_T_77, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 351:54 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_64 = mux(_T_73, UInt<1>("h1"), _GEN_58) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 431:15]
    node _GEN_69 = mux(_T_63, UInt<1>("h1"), _GEN_64) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 327:21]
    node _GEN_80 = mux(_T_59, UInt<1>("h1"), _GEN_69) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 431:15]
    node _GEN_85 = mux(_T_49, UInt<1>("h1"), _GEN_80) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 302:21]
    node _GEN_97 = mux(_T_45, UInt<1>("h1"), _GEN_85) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 431:15]
    node _GEN_102 = mux(_T_35, UInt<1>("h0"), _GEN_97) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 274:21]
    node _GEN_115 = mux(_T_31, UInt<1>("h0"), _GEN_102) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 267:21]
    node _T_85 = asUInt(UInt<2>("h2")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _T_86 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _T_87 = eq(_T_85, _T_86) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _T_88 = asUInt(UInt<2>("h3")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _T_89 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _T_90 = eq(_T_88, _T_89) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _T_91 = asUInt(UInt<3>("h4")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _T_92 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _T_93 = eq(_T_91, _T_92) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_138 = mux(_T_93, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 397:17 73:35]
    node _GEN_176 = mux(_T_90, UInt<1>("h1"), _GEN_138) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 385:17]
    node _GEN_217 = mux(_T_87, UInt<1>("h1"), _GEN_176) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 370:17]
    node _GEN_252 = mux(_T_28, _GEN_115, _GEN_217) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_324 = mux(_T_13, UInt<1>("h0"), _GEN_252) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 73:35]
    node msgSource = _GEN_324 @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 73:35]
    node _T = eq(msgSource, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 81:18]
    node _T_1 = eq(io_sidebandFSMIO_rxMode, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 91:34]
    node _GEN_0 = validif(_T_1, sbMsgWrapper.io_laneIO_txData_bits) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 91:52 92:38]
    node _GEN_1 = mux(_T_1, sbMsgWrapper.io_laneIO_txData_valid, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 91:52 92:38 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_2 = mux(_T_1, io_sidebandFSMIO_patternTxData_ready, io_sidebandFSMIO_packetTxData_ready) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 91:52 92:38 96:37]
    node _GEN_3 = mux(_T_1, UInt<1>("h0"), sbMsgWrapper.io_laneIO_txData_valid) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 91:52 src/main/scala/chisel3/util/Decoupled.scala 67:20 generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 96:37]
    node _GEN_4 = validif(eq(_T_1, UInt<1>("h0")), sbMsgWrapper.io_laneIO_txData_bits) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 91:52 96:37]
    node _GEN_5 = mux(_T, patternGenerator.io_sidebandLaneIO_rxData_ready, sbMsgWrapper.io_laneIO_rxData_ready) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 81:51 82:29 88:29]
    node _GEN_6 = mux(_T, io_sidebandFSMIO_rxData_valid, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 81:51 82:29 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_7 = validif(_T, io_sidebandFSMIO_rxData_bits) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 81:51 82:29]
    node _GEN_8 = mux(_T, UInt<1>("h0"), io_sidebandFSMIO_rxData_valid) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 81:51 src/main/scala/chisel3/util/Decoupled.scala 67:20 generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 88:29]
    node _GEN_9 = validif(eq(_T, UInt<1>("h0")), io_sidebandFSMIO_rxData_bits) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 81:51 88:29]
    node _GEN_10 = mux(_T, UInt<1>("h0"), _GEN_2) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 81:51 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_11 = mux(_T, patternGenerator.io_sidebandLaneIO_txData_bits, _GEN_0) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 81:51 85:36]
    node _GEN_12 = mux(_T, patternGenerator.io_sidebandLaneIO_txData_valid, _GEN_1) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 81:51 85:36]
    node _GEN_13 = mux(_T, io_sidebandFSMIO_patternTxData_ready, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 81:51 85:36 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_14 = mux(_T, UInt<1>("h0"), _GEN_3) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 81:51 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_15 = validif(eq(_T, UInt<1>("h0")), _GEN_4) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 81:51]
    reg resetSubState : UInt<2>, clock with :
      reset => (UInt<1>("h0"), resetSubState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 106:38]
    node _T_14 = asUInt(UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 220:29]
    node _T_15 = asUInt(resetSubState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 220:29]
    node _T_16 = eq(_T_14, _T_15) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 220:29]
    node _T_18 = asUInt(UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 220:29]
    node _T_19 = asUInt(resetSubState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 220:29]
    node _T_20 = eq(_T_18, _T_19) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 220:29]
    node _T_22 = asUInt(UInt<2>("h2")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 220:29]
    node _T_23 = asUInt(resetSubState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 220:29]
    node _T_24 = eq(_T_22, _T_23) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 220:29]
    node _T_25 = and(io_mainbandFSMIO_pllLock, io_sidebandFSMIO_pllLock) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 235:38]
    node _GEN_28 = mux(_T_25, UInt<1>("h1"), currentState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 239:13 240:23 101:35]
    node _GEN_29 = mux(_T_24, _GEN_28, currentState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 220:29 101:35]
    node _GEN_31 = mux(_T_20, currentState, _GEN_29) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 220:29 101:35]
    node _GEN_35 = mux(_T_16, currentState, _GEN_31) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 220:29 101:35]
    node _T_36 = and(patternGenerator.io_patternGeneratorIO_resp_ready, patternGenerator.io_patternGeneratorIO_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_37 = asUInt(UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 280:15]
    node _T_38 = asUInt(patternGenerator.io_patternGeneratorIO_resp_bits_status) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 280:15]
    node _T_39 = eq(_T_37, _T_38) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 280:15]
    node _T_40 = asUInt(UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 280:15]
    node _T_41 = asUInt(patternGenerator.io_patternGeneratorIO_resp_bits_status) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 280:15]
    node _T_42 = eq(_T_40, _T_41) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 280:15]
    node _GEN_37 = mux(_T_42, UInt<3>("h6"), currentState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 280:15 285:27 101:35]
    node _GEN_39 = mux(_T_39, currentState, _GEN_37) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 280:15 101:35]
    node _GEN_41 = mux(_T_36, _GEN_39, currentState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 277:13 101:35]
    node _T_50 = and(sbMsgWrapper.io_trainIO_msgReqStatus_ready, sbMsgWrapper.io_trainIO_msgReqStatus_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_51 = asUInt(UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 304:70]
    node _T_52 = asUInt(sbMsgWrapper.io_trainIO_msgReqStatus_bits_status) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 304:70]
    node _T_53 = eq(_T_51, _T_52) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 304:70]
    node _T_54 = asUInt(UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 304:70]
    node _T_55 = asUInt(sbMsgWrapper.io_trainIO_msgReqStatus_bits_status) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 304:70]
    node _T_56 = eq(_T_54, _T_55) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 304:70]
    node _GEN_43 = mux(_T_56, UInt<3>("h6"), currentState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 304:70 309:27 101:35]
    node _GEN_45 = mux(_T_53, currentState, _GEN_43) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 101:35 304:70]
    node _GEN_47 = mux(_T_50, _GEN_45, currentState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 101:35 303:59]
    node _T_64 = and(sbMsgWrapper.io_trainIO_msgReqStatus_ready, sbMsgWrapper.io_trainIO_msgReqStatus_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_65 = asUInt(UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 329:70]
    node _T_66 = asUInt(sbMsgWrapper.io_trainIO_msgReqStatus_bits_status) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 329:70]
    node _T_67 = eq(_T_65, _T_66) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 329:70]
    node _T_68 = asUInt(UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 329:70]
    node _T_69 = asUInt(sbMsgWrapper.io_trainIO_msgReqStatus_bits_status) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 329:70]
    node _T_70 = eq(_T_68, _T_69) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 329:70]
    node _GEN_49 = mux(_T_70, UInt<3>("h6"), currentState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 329:70 334:27 101:35]
    node _GEN_51 = mux(_T_67, currentState, _GEN_49) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 101:35 329:70]
    node _GEN_53 = mux(_T_64, _GEN_51, currentState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 101:35 328:59]
    node _T_78 = and(sbMsgWrapper.io_trainIO_msgReqStatus_ready, sbMsgWrapper.io_trainIO_msgReqStatus_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _T_79 = asUInt(UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 354:70]
    node _T_80 = asUInt(sbMsgWrapper.io_trainIO_msgReqStatus_bits_status) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 354:70]
    node _T_81 = eq(_T_79, _T_80) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 354:70]
    node _T_82 = asUInt(UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 354:70]
    node _T_83 = asUInt(sbMsgWrapper.io_trainIO_msgReqStatus_bits_status) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 354:70]
    node _T_84 = eq(_T_82, _T_83) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 354:70]
    node _GEN_55 = mux(_T_84, UInt<3>("h6"), currentState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 354:70 359:27 101:35]
    node _GEN_56 = mux(_T_81, UInt<2>("h2"), _GEN_55) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 354:70 356:27]
    node _GEN_57 = mux(_T_78, _GEN_56, currentState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 101:35 353:59]
    node _GEN_59 = mux(_T_77, _GEN_57, currentState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 101:35]
    node _GEN_67 = mux(_T_73, currentState, _GEN_59) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 101:35]
    node _GEN_71 = mux(_T_63, _GEN_53, _GEN_67) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _GEN_83 = mux(_T_59, currentState, _GEN_71) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 101:35]
    node _GEN_87 = mux(_T_49, _GEN_47, _GEN_83) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _GEN_100 = mux(_T_45, currentState, _GEN_87) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 101:35]
    node _GEN_104 = mux(_T_35, _GEN_41, _GEN_100) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _GEN_118 = mux(_T_31, currentState, _GEN_104) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 101:35]
    node _nextState_T = mux(mbInit.io_error, UInt<3>("h6"), UInt<3>("h4")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 372:25]
    node _GEN_125 = mux(mbInit.io_transition, _nextState_T, currentState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 371:34 372:19 101:35]
    node _nextState_T_1 = mux(mbTrainer.io_err, UInt<3>("h6"), UInt<3>("h4")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 387:25]
    node _GEN_126 = mux(mbTrainer.io_complete, _nextState_T_1, currentState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 386:35 387:19 101:35]
    node _GEN_127 = mux(rdiBringup.io_active, UInt<3>("h5"), currentState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 398:34 399:19 101:35]
    node _GEN_139 = mux(_T_93, _GEN_127, currentState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 101:35]
    node _GEN_177 = mux(_T_90, _GEN_126, _GEN_139) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_218 = mux(_T_87, _GEN_125, _GEN_177) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_255 = mux(_T_28, _GEN_118, _GEN_218) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_318 = mux(_T_13, _GEN_35, _GEN_255) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node nextState = _GEN_318 @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 101:35]
    node _T_2 = eq(nextState, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 108:15]
    node _T_3 = neq(currentState, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 108:59]
    node _T_4 = and(_T_2, _T_3) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 108:43]
    node _GEN_16 = mux(_T_4, UInt<1>("h0"), resetSubState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 109:5 110:19 106:38]
    node _T_5 = eq(nextState, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 119:15]
    node _T_6 = neq(currentState, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 119:60]
    node _T_7 = and(_T_5, _T_6) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 119:44]
    node _GEN_17 = mux(_T_7, UInt<1>("h0"), sbInitSubState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 120:5 121:20 117:39]
    node _mbInit_reset_T = eq(nextState, UInt<2>("h2")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 131:31]
    node _mbInit_reset_T_1 = neq(currentState, UInt<2>("h2")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 131:78]
    node _mbInit_reset_T_2 = and(_mbInit_reset_T, _mbInit_reset_T_1) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 131:61]
    node _mbInit_reset_T_3 = or(_mbInit_reset_T_2, reset) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 131:109]
    node _mbTrainer_reset_T = eq(nextState, UInt<2>("h3")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 146:34]
    node _mbTrainer_reset_T_1 = neq(currentState, UInt<2>("h3")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 146:82]
    node _mbTrainer_reset_T_2 = and(_mbTrainer_reset_T, _mbTrainer_reset_T_1) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 146:65]
    node _mbTrainer_reset_T_3 = or(_mbTrainer_reset_T_2, reset) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 146:114]
    node _currentState_T = eq(rdiBringup.io_rdiIO_plStateStatus, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 161:42]
    node _currentState_T_1 = eq(rdiBringup.io_rdiIO_plStateStatus, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 163:43]
    node _currentState_T_2 = eq(rdiBringup.io_rdiIO_plStateStatus, UInt<4>("hb")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 167:43]
    node _currentState_T_3 = eq(rdiBringup.io_rdiIO_plStateStatus, UInt<4>("ha")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 171:43]
    node _currentState_T_4 = mux(_currentState_T_2, UInt<3>("h7"), UInt<3>("h6")) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _currentState_T_5 = mux(_currentState_T_1, UInt<3>("h5"), _currentState_T_4) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _currentState_T_6 = mux(_currentState_T, nextState, _currentState_T_5) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _io_sidebandFSMIO_rxMode_T = eq(currentState, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 177:18]
    node _io_sidebandFSMIO_rxMode_T_1 = eq(sbInitSubState, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 178:23]
    node _io_sidebandFSMIO_rxMode_T_2 = eq(sbInitSubState, UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 179:24]
    node _io_sidebandFSMIO_rxMode_T_3 = or(_io_sidebandFSMIO_rxMode_T_1, _io_sidebandFSMIO_rxMode_T_2) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 178:53]
    node _io_sidebandFSMIO_rxMode_T_4 = eq(sbInitSubState, UInt<2>("h2")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 180:24]
    node _io_sidebandFSMIO_rxMode_T_5 = or(_io_sidebandFSMIO_rxMode_T_3, _io_sidebandFSMIO_rxMode_T_4) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 179:54]
    node _io_sidebandFSMIO_rxMode_T_6 = eq(sbInitSubState, UInt<2>("h3")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 181:24]
    node _io_sidebandFSMIO_rxMode_T_7 = or(_io_sidebandFSMIO_rxMode_T_5, _io_sidebandFSMIO_rxMode_T_6) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 180:64]
    node _io_sidebandFSMIO_rxMode_T_8 = and(_io_sidebandFSMIO_rxMode_T, _io_sidebandFSMIO_rxMode_T_7) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 177:47]
    node _io_sidebandFSMIO_rxMode_T_9 = mux(_io_sidebandFSMIO_rxMode_T_8, UInt<1>("h0"), UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 176:33]
    node _io_mainbandFSMIO_rxEn_T = neq(currentState, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 189:42]
    node _rdiBringup_io_internalError_T = eq(currentState, UInt<3>("h6")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 197:47]
    reg activeSubState : UInt<1>, clock with :
      reset => (UInt<1>("h0"), activeSubState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 205:39]
    node _T_8 = neq(currentState, UInt<3>("h5")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 207:18]
    node _T_9 = eq(nextState, UInt<3>("h5")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 207:60]
    node _T_10 = and(_T_8, _T_9) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 207:47]
    node _GEN_18 = mux(_T_10, UInt<1>("h0"), activeSubState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 208:5 209:20 205:39]
    reg freqSelCtrValue : UInt<5>, clock with :
      reset => (UInt<1>("h0"), freqSelCtrValue) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    node freqSelCtrValue_wrap_wrap = eq(freqSelCtrValue, UInt<5>("h13")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
    node _freqSelCtrValue_wrap_value_T = add(freqSelCtrValue, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _freqSelCtrValue_wrap_value_T_1 = tail(_freqSelCtrValue_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _GEN_19 = mux(freqSelCtrValue_wrap_wrap, UInt<1>("h1"), _freqSelCtrValue_wrap_value_T_1) @[src/main/scala/chisel3/util/Counter.scala 77:15 87:{20,28}]
    node _GEN_20 = mux(UInt<1>("h1"), _GEN_19, freqSelCtrValue) @[src/main/scala/chisel3/util/Counter.scala 136:24 61:40]
    node _GEN_21 = mux(UInt<1>("h1"), freqSelCtrValue_wrap_wrap, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 136:24 137:12 132:24]
    node _T_17 = and(io_mainbandFSMIO_pllLock, io_sidebandFSMIO_pllLock) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 222:41]
    node _GEN_26 = mux(_T_17, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 195:21 222:70 225:31]
    node _GEN_34 = mux(_T_16, _GEN_26, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 195:21 220:29]
    node _GEN_317 = mux(_T_13, _GEN_34, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 195:21 212:24]
    node resetFreqCtrValue = _GEN_317 @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 194:35]
    node _GEN_22 = mux(resetFreqCtrValue, UInt<1>("h1"), _GEN_20) @[src/main/scala/chisel3/util/Counter.scala 134:17 98:11]
    node _GEN_23 = mux(resetFreqCtrValue, UInt<1>("h0"), _GEN_21) @[src/main/scala/chisel3/util/Counter.scala 134:17 132:24]
    node _GEN_24 = mux(_T_17, UInt<1>("h0"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 192:30 222:70 223:40]
    node _GEN_25 = mux(_T_17, UInt<1>("h1"), _GEN_16) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 222:70 224:27]
    node _T_21 = eq(freqSelCtrValue, UInt<5>("h13")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 229:32]
    node _GEN_27 = mux(_T_21, UInt<2>("h2"), _GEN_16) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 229:76 230:27]
    node _GEN_30 = mux(_T_20, _GEN_27, _GEN_16) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 220:29]
    node _GEN_32 = mux(_T_16, _GEN_24, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 220:29 192:30]
    node _GEN_33 = mux(_T_16, _GEN_25, _GEN_30) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 220:29]
    node _T_32 = and(patternGenerator.io_patternGeneratorIO_transmitReq_ready, patternGenerator.io_patternGeneratorIO_transmitReq_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _GEN_36 = mux(_T_32, UInt<1>("h1"), _GEN_17) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 268:73 269:28]
    node _GEN_38 = mux(_T_39, UInt<2>("h2"), _GEN_17) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 280:15 282:32]
    node _GEN_40 = mux(_T_36, _GEN_38, _GEN_17) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 277:13]
    node _sbMsgWrapper_io_trainIO_msgReq_bits_msg_new_msg_T = dshl(UInt<16>("h0"), UInt<6>("h28")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:52]
    node _sbMsgWrapper_io_trainIO_msgReq_bits_msg_new_msg_T_1 = or(UInt<64>("h600000040244000"), _sbMsgWrapper_io_trainIO_msgReq_bits_msg_new_msg_T) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:42]
    node _sbMsgWrapper_io_trainIO_msgReq_bits_msg_new_msg_T_2 = bits(_sbMsgWrapper_io_trainIO_msgReq_bits_msg_new_msg_T_1, 63, 0) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:66]
    node sbMsgWrapper_io_trainIO_msgReq_bits_msg_new_msg = cat(UInt<64>("h0"), _sbMsgWrapper_io_trainIO_msgReq_bits_msg_new_msg_T_2) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:22]
    node _T_46 = and(sbMsgWrapper.io_trainIO_msgReq_ready, sbMsgWrapper.io_trainIO_msgReq_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _GEN_42 = mux(_T_46, UInt<2>("h3"), _GEN_17) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 296:53 297:28]
    node _GEN_44 = mux(_T_53, UInt<3>("h4"), _GEN_17) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 304:70 306:32]
    node _GEN_46 = mux(_T_50, _GEN_44, _GEN_17) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 303:59]
    node _sbMsgWrapper_io_trainIO_msgReq_bits_msg_new_msg_T_3 = dshl(UInt<16>("h0"), UInt<6>("h28")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:52]
    node _sbMsgWrapper_io_trainIO_msgReq_bits_msg_new_msg_T_4 = or(UInt<64>("h600000140254012"), _sbMsgWrapper_io_trainIO_msgReq_bits_msg_new_msg_T_3) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:42]
    node _sbMsgWrapper_io_trainIO_msgReq_bits_msg_new_msg_T_5 = bits(_sbMsgWrapper_io_trainIO_msgReq_bits_msg_new_msg_T_4, 63, 0) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:66]
    node sbMsgWrapper_io_trainIO_msgReq_bits_msg_new_msg_1 = cat(UInt<64>("h0"), _sbMsgWrapper_io_trainIO_msgReq_bits_msg_new_msg_T_5) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:22]
    node _T_60 = and(sbMsgWrapper.io_trainIO_msgReq_ready, sbMsgWrapper.io_trainIO_msgReq_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _GEN_48 = mux(_T_60, UInt<3>("h5"), _GEN_17) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 321:53 322:28]
    node _GEN_50 = mux(_T_67, UInt<3>("h6"), _GEN_17) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 329:70 331:32]
    node _GEN_52 = mux(_T_64, _GEN_50, _GEN_17) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 328:59]
    node _sbMsgWrapper_io_trainIO_msgReq_bits_msg_new_msg_T_6 = dshl(UInt<16>("h0"), UInt<6>("h28")) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:52]
    node _sbMsgWrapper_io_trainIO_msgReq_bits_msg_new_msg_T_7 = or(UInt<64>("h600000140268012"), _sbMsgWrapper_io_trainIO_msgReq_bits_msg_new_msg_T_6) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:42]
    node _sbMsgWrapper_io_trainIO_msgReq_bits_msg_new_msg_T_8 = bits(_sbMsgWrapper_io_trainIO_msgReq_bits_msg_new_msg_T_7, 63, 0) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:66]
    node sbMsgWrapper_io_trainIO_msgReq_bits_msg_new_msg_2 = cat(UInt<64>("h0"), _sbMsgWrapper_io_trainIO_msgReq_bits_msg_new_msg_T_8) @[generators/uciedigital/src/main/scala/sideband/sb-msg-encoding.scala 426:22]
    node _T_74 = and(sbMsgWrapper.io_trainIO_msgReq_ready, sbMsgWrapper.io_trainIO_msgReq_valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _GEN_54 = mux(_T_74, UInt<3>("h7"), _GEN_17) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 346:53 347:28]
    node _GEN_60 = validif(_T_73, sbMsgWrapper_io_trainIO_msgReq_bits_msg_new_msg_2) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 421:45]
    node _GEN_61 = validif(_T_73, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 427:49]
    node _GEN_62 = mux(_T_73, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 428:42 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_63 = validif(_T_73, UInt<23>("h61a800")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 429:55]
    node _GEN_65 = mux(_T_73, _GEN_54, _GEN_17) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _GEN_66 = mux(_T_73, UInt<1>("h0"), _GEN_58) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_68 = mux(_T_63, UInt<1>("h1"), _GEN_66) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 326:54]
    node _GEN_70 = mux(_T_63, _GEN_52, _GEN_65) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _GEN_72 = validif(eq(_T_63, UInt<1>("h0")), _GEN_60) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _GEN_73 = validif(eq(_T_63, UInt<1>("h0")), _GEN_61) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _GEN_74 = mux(_T_63, UInt<1>("h0"), _GEN_62) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_75 = validif(eq(_T_63, UInt<1>("h0")), _GEN_63) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _GEN_76 = mux(_T_59, sbMsgWrapper_io_trainIO_msgReq_bits_msg_new_msg_1, _GEN_72) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 421:45]
    node _GEN_77 = mux(_T_59, UInt<1>("h0"), _GEN_73) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 427:49]
    node _GEN_78 = mux(_T_59, UInt<1>("h1"), _GEN_74) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 428:42]
    node _GEN_79 = mux(_T_59, UInt<23>("h61a800"), _GEN_75) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 429:55]
    node _GEN_81 = mux(_T_59, _GEN_48, _GEN_70) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _GEN_82 = mux(_T_59, UInt<1>("h0"), _GEN_68) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_84 = mux(_T_49, UInt<1>("h1"), _GEN_82) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 301:54]
    node _GEN_86 = mux(_T_49, _GEN_46, _GEN_81) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _GEN_88 = validif(eq(_T_49, UInt<1>("h0")), _GEN_76) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _GEN_89 = validif(eq(_T_49, UInt<1>("h0")), _GEN_77) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _GEN_90 = mux(_T_49, UInt<1>("h0"), _GEN_78) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_91 = validif(eq(_T_49, UInt<1>("h0")), _GEN_79) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _GEN_92 = mux(_T_45, sbMsgWrapper_io_trainIO_msgReq_bits_msg_new_msg, _GEN_88) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 421:45]
    node _GEN_93 = mux(_T_45, UInt<1>("h0"), _GEN_89) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 427:49]
    node _GEN_94 = mux(_T_45, UInt<1>("h1"), _GEN_90) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 428:42]
    node _GEN_95 = mux(_T_45, UInt<23>("h61a800"), _GEN_91) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 429:55]
    node _GEN_96 = mux(_T_45, UInt<1>("h1"), _GEN_89) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 430:48]
    node _GEN_98 = mux(_T_45, _GEN_42, _GEN_86) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _GEN_99 = mux(_T_45, UInt<1>("h0"), _GEN_84) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_101 = mux(_T_35, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 273:61 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_103 = mux(_T_35, _GEN_40, _GEN_98) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _GEN_105 = validif(eq(_T_35, UInt<1>("h0")), _GEN_92) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _GEN_106 = validif(eq(_T_35, UInt<1>("h0")), _GEN_93) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _GEN_107 = mux(_T_35, UInt<1>("h0"), _GEN_94) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_108 = validif(eq(_T_35, UInt<1>("h0")), _GEN_95) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _GEN_109 = validif(eq(_T_35, UInt<1>("h0")), _GEN_96) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _GEN_110 = mux(_T_35, UInt<1>("h0"), _GEN_99) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_111 = validif(_T_31, UInt<2>("h3")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 255:75]
    node _GEN_112 = validif(_T_31, UInt<23>("h61a800")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 258:81]
    node _GEN_113 = validif(_T_31, UInt<9>("h180")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 263:83]
    node _GEN_114 = mux(_T_31, UInt<1>("h1"), UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 266:68 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_116 = mux(_T_31, _GEN_36, _GEN_103) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _GEN_117 = mux(_T_31, UInt<1>("h0"), _GEN_101) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_119 = validif(eq(_T_31, UInt<1>("h0")), _GEN_105) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _GEN_120 = validif(eq(_T_31, UInt<1>("h0")), _GEN_106) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _GEN_121 = mux(_T_31, UInt<1>("h0"), _GEN_107) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_122 = validif(eq(_T_31, UInt<1>("h0")), _GEN_108) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _GEN_123 = validif(eq(_T_31, UInt<1>("h0")), _GEN_109) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30]
    node _GEN_124 = mux(_T_31, UInt<1>("h0"), _GEN_110) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 253:30 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _T_94 = asUInt(UInt<3>("h5")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _T_95 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _T_96 = eq(_T_94, _T_95) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _T_97 = asUInt(UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 403:30]
    node _T_98 = asUInt(activeSubState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 403:30]
    node _T_99 = eq(_T_97, _T_98) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 403:30]
    node _T_100 = neq(nextState, UInt<3>("h5")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 405:26]
    node _T_101 = asUInt(UInt<3>("h6")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _T_102 = asUInt(currentState) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _T_103 = eq(_T_101, _T_102) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_128 = mux(_T_93, sbMsgWrapper.io_trainIO_msgReq_ready, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 396:31 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_129 = mux(_T_93, rdiBringup.io_sbTrainIO_msgReq_valid, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 396:31 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_130 = validif(_T_93, rdiBringup.io_sbTrainIO_msgReq_bits_msg) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 396:31]
    node _GEN_131 = validif(_T_93, rdiBringup.io_sbTrainIO_msgReq_bits_timeoutCycles) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 396:31]
    node _GEN_132 = validif(_T_93, rdiBringup.io_sbTrainIO_msgReq_bits_reqType) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 396:31]
    node _GEN_133 = validif(_T_93, rdiBringup.io_sbTrainIO_msgReq_bits_repeat) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 396:31]
    node _GEN_134 = mux(_T_93, rdiBringup.io_sbTrainIO_msgReqStatus_ready, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 396:31 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_135 = mux(_T_93, sbMsgWrapper.io_trainIO_msgReqStatus_valid, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 396:31 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_136 = validif(_T_93, sbMsgWrapper.io_trainIO_msgReqStatus_bits_status) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 396:31]
    node _GEN_137 = validif(_T_93, sbMsgWrapper.io_trainIO_msgReqStatus_bits_data) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 396:31]
    node _GEN_140 = mux(_T_90, sbMsgWrapper.io_trainIO_msgReq_ready, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 382:30 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_141 = mux(_T_90, mbTrainer.io_sbTrainIO_msgReq_valid, _GEN_129) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 382:30]
    node _GEN_142 = mux(_T_90, mbTrainer.io_sbTrainIO_msgReq_bits_msg, _GEN_130) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 382:30]
    node _GEN_143 = mux(_T_90, mbTrainer.io_sbTrainIO_msgReq_bits_timeoutCycles, _GEN_131) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 382:30]
    node _GEN_144 = mux(_T_90, mbTrainer.io_sbTrainIO_msgReq_bits_reqType, _GEN_132) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 382:30]
    node _GEN_145 = mux(_T_90, mbTrainer.io_sbTrainIO_msgReq_bits_repeat, _GEN_133) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 382:30]
    node _GEN_146 = mux(_T_90, mbTrainer.io_sbTrainIO_msgReqStatus_ready, _GEN_134) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 382:30]
    node _GEN_147 = mux(_T_90, sbMsgWrapper.io_trainIO_msgReqStatus_valid, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 382:30 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_148 = validif(_T_90, sbMsgWrapper.io_trainIO_msgReqStatus_bits_status) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 382:30]
    node _GEN_149 = validif(_T_90, sbMsgWrapper.io_trainIO_msgReqStatus_bits_data) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 382:30]
    node _GEN_150 = mux(_T_90, mbTrainer.io_sbMsgWrapperReset, reset) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 383:26]
    node _GEN_151 = mux(_T_90, patternGenerator.io_patternGeneratorIO_transmitReq_ready, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 384:39 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_152 = mux(_T_90, mbTrainer.io_patternGeneratorIO_transmitReq_valid, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 384:39 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_153 = validif(_T_90, mbTrainer.io_patternGeneratorIO_transmitReq_bits_pattern) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 384:39]
    node _GEN_154 = validif(_T_90, mbTrainer.io_patternGeneratorIO_transmitReq_bits_timeoutCycles) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 384:39]
    node _GEN_155 = validif(_T_90, mbTrainer.io_patternGeneratorIO_transmitReq_bits_patternCountMax) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 384:39]
    node _GEN_156 = validif(_T_90, mbTrainer.io_patternGeneratorIO_transmitReq_bits_patternDetectedCountMax) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 384:39]
    node _GEN_157 = mux(_T_90, mbTrainer.io_patternGeneratorIO_resp_ready, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 384:39 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_158 = mux(_T_90, patternGenerator.io_patternGeneratorIO_resp_valid, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 384:39 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_159 = validif(_T_90, patternGenerator.io_patternGeneratorIO_resp_bits_status) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 384:39]
    node _GEN_160 = validif(_T_90, patternGenerator.io_patternGeneratorIO_resp_bits_errorCount_0) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 384:39]
    node _GEN_161 = validif(_T_90, patternGenerator.io_patternGeneratorIO_resp_bits_errorCount_1) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 384:39]
    node _GEN_162 = validif(_T_90, patternGenerator.io_patternGeneratorIO_resp_bits_errorCount_2) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 384:39]
    node _GEN_163 = validif(_T_90, patternGenerator.io_patternGeneratorIO_resp_bits_errorCount_3) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 384:39]
    node _GEN_164 = validif(_T_90, patternGenerator.io_patternGeneratorIO_resp_bits_errorCount_4) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 384:39]
    node _GEN_165 = validif(_T_90, patternGenerator.io_patternGeneratorIO_resp_bits_errorCount_5) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 384:39]
    node _GEN_166 = validif(_T_90, patternGenerator.io_patternGeneratorIO_resp_bits_errorCount_6) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 384:39]
    node _GEN_167 = validif(_T_90, patternGenerator.io_patternGeneratorIO_resp_bits_errorCount_7) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 384:39]
    node _GEN_168 = validif(_T_90, patternGenerator.io_patternGeneratorIO_resp_bits_errorCount_8) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 384:39]
    node _GEN_169 = validif(_T_90, patternGenerator.io_patternGeneratorIO_resp_bits_errorCount_9) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 384:39]
    node _GEN_170 = validif(_T_90, patternGenerator.io_patternGeneratorIO_resp_bits_errorCount_10) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 384:39]
    node _GEN_171 = validif(_T_90, patternGenerator.io_patternGeneratorIO_resp_bits_errorCount_11) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 384:39]
    node _GEN_172 = validif(_T_90, patternGenerator.io_patternGeneratorIO_resp_bits_errorCount_12) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 384:39]
    node _GEN_173 = validif(_T_90, patternGenerator.io_patternGeneratorIO_resp_bits_errorCount_13) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 384:39]
    node _GEN_174 = validif(_T_90, patternGenerator.io_patternGeneratorIO_resp_bits_errorCount_14) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 384:39]
    node _GEN_175 = validif(_T_90, patternGenerator.io_patternGeneratorIO_resp_bits_errorCount_15) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 384:39]
    node _GEN_178 = mux(_T_90, UInt<1>("h0"), _GEN_128) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_179 = mux(_T_90, UInt<1>("h0"), _GEN_135) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_180 = validif(eq(_T_90, UInt<1>("h0")), _GEN_136) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_181 = validif(eq(_T_90, UInt<1>("h0")), _GEN_137) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_182 = mux(_T_87, sbMsgWrapper.io_trainIO_msgReq_ready, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 368:27 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_183 = mux(_T_87, mbInit.io_sbTrainIO_msgReq_valid, _GEN_141) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 368:27]
    node _GEN_184 = mux(_T_87, mbInit.io_sbTrainIO_msgReq_bits_msg, _GEN_142) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 368:27]
    node _GEN_185 = mux(_T_87, mbInit.io_sbTrainIO_msgReq_bits_timeoutCycles, _GEN_143) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 368:27]
    node _GEN_186 = mux(_T_87, mbInit.io_sbTrainIO_msgReq_bits_reqType, _GEN_144) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 368:27]
    node _GEN_187 = mux(_T_87, mbInit.io_sbTrainIO_msgReq_bits_repeat, _GEN_145) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 368:27]
    node _GEN_188 = mux(_T_87, mbInit.io_sbTrainIO_msgReqStatus_ready, _GEN_146) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 368:27]
    node _GEN_189 = mux(_T_87, sbMsgWrapper.io_trainIO_msgReqStatus_valid, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 368:27 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_190 = validif(_T_87, sbMsgWrapper.io_trainIO_msgReqStatus_bits_status) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 368:27]
    node _GEN_191 = validif(_T_87, sbMsgWrapper.io_trainIO_msgReqStatus_bits_data) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 368:27]
    node _GEN_192 = mux(_T_87, patternGenerator.io_patternGeneratorIO_transmitReq_ready, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 369:36 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_193 = mux(_T_87, mbInit.io_patternGeneratorIO_transmitReq_valid, _GEN_152) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 369:36]
    node _GEN_194 = mux(_T_87, mbInit.io_patternGeneratorIO_transmitReq_bits_pattern, _GEN_153) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 369:36]
    node _GEN_195 = mux(_T_87, mbInit.io_patternGeneratorIO_transmitReq_bits_timeoutCycles, _GEN_154) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 369:36]
    node _GEN_196 = mux(_T_87, mbInit.io_patternGeneratorIO_transmitReq_bits_patternCountMax, _GEN_155) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 369:36]
    node _GEN_197 = mux(_T_87, mbInit.io_patternGeneratorIO_transmitReq_bits_patternDetectedCountMax, _GEN_156) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 369:36]
    node _GEN_198 = mux(_T_87, mbInit.io_patternGeneratorIO_resp_ready, _GEN_157) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 369:36]
    node _GEN_199 = mux(_T_87, patternGenerator.io_patternGeneratorIO_resp_valid, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 369:36 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_200 = validif(_T_87, patternGenerator.io_patternGeneratorIO_resp_bits_status) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 369:36]
    node _GEN_201 = validif(_T_87, patternGenerator.io_patternGeneratorIO_resp_bits_errorCount_0) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 369:36]
    node _GEN_202 = validif(_T_87, patternGenerator.io_patternGeneratorIO_resp_bits_errorCount_1) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 369:36]
    node _GEN_203 = validif(_T_87, patternGenerator.io_patternGeneratorIO_resp_bits_errorCount_2) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 369:36]
    node _GEN_204 = validif(_T_87, patternGenerator.io_patternGeneratorIO_resp_bits_errorCount_3) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 369:36]
    node _GEN_205 = validif(_T_87, patternGenerator.io_patternGeneratorIO_resp_bits_errorCount_4) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 369:36]
    node _GEN_206 = validif(_T_87, patternGenerator.io_patternGeneratorIO_resp_bits_errorCount_5) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 369:36]
    node _GEN_207 = validif(_T_87, patternGenerator.io_patternGeneratorIO_resp_bits_errorCount_6) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 369:36]
    node _GEN_208 = validif(_T_87, patternGenerator.io_patternGeneratorIO_resp_bits_errorCount_7) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 369:36]
    node _GEN_209 = validif(_T_87, patternGenerator.io_patternGeneratorIO_resp_bits_errorCount_8) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 369:36]
    node _GEN_210 = validif(_T_87, patternGenerator.io_patternGeneratorIO_resp_bits_errorCount_9) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 369:36]
    node _GEN_211 = validif(_T_87, patternGenerator.io_patternGeneratorIO_resp_bits_errorCount_10) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 369:36]
    node _GEN_212 = validif(_T_87, patternGenerator.io_patternGeneratorIO_resp_bits_errorCount_11) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 369:36]
    node _GEN_213 = validif(_T_87, patternGenerator.io_patternGeneratorIO_resp_bits_errorCount_12) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 369:36]
    node _GEN_214 = validif(_T_87, patternGenerator.io_patternGeneratorIO_resp_bits_errorCount_13) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 369:36]
    node _GEN_215 = validif(_T_87, patternGenerator.io_patternGeneratorIO_resp_bits_errorCount_14) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 369:36]
    node _GEN_216 = validif(_T_87, patternGenerator.io_patternGeneratorIO_resp_bits_errorCount_15) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 369:36]
    node _GEN_219 = mux(_T_87, UInt<1>("h0"), _GEN_140) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_220 = mux(_T_87, UInt<1>("h0"), _GEN_147) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_221 = validif(eq(_T_87, UInt<1>("h0")), _GEN_148) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_222 = validif(eq(_T_87, UInt<1>("h0")), _GEN_149) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_223 = mux(_T_87, reset, _GEN_150) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_224 = mux(_T_87, UInt<1>("h0"), _GEN_151) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_225 = mux(_T_87, UInt<1>("h0"), _GEN_158) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_226 = validif(eq(_T_87, UInt<1>("h0")), _GEN_159) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_227 = validif(eq(_T_87, UInt<1>("h0")), _GEN_160) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_228 = validif(eq(_T_87, UInt<1>("h0")), _GEN_161) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_229 = validif(eq(_T_87, UInt<1>("h0")), _GEN_162) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_230 = validif(eq(_T_87, UInt<1>("h0")), _GEN_163) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_231 = validif(eq(_T_87, UInt<1>("h0")), _GEN_164) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_232 = validif(eq(_T_87, UInt<1>("h0")), _GEN_165) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_233 = validif(eq(_T_87, UInt<1>("h0")), _GEN_166) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_234 = validif(eq(_T_87, UInt<1>("h0")), _GEN_167) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_235 = validif(eq(_T_87, UInt<1>("h0")), _GEN_168) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_236 = validif(eq(_T_87, UInt<1>("h0")), _GEN_169) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_237 = validif(eq(_T_87, UInt<1>("h0")), _GEN_170) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_238 = validif(eq(_T_87, UInt<1>("h0")), _GEN_171) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_239 = validif(eq(_T_87, UInt<1>("h0")), _GEN_172) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_240 = validif(eq(_T_87, UInt<1>("h0")), _GEN_173) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_241 = validif(eq(_T_87, UInt<1>("h0")), _GEN_174) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_242 = validif(eq(_T_87, UInt<1>("h0")), _GEN_175) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_243 = mux(_T_87, UInt<1>("h0"), _GEN_178) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_244 = mux(_T_87, UInt<1>("h0"), _GEN_179) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_245 = validif(eq(_T_87, UInt<1>("h0")), _GEN_180) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_246 = validif(eq(_T_87, UInt<1>("h0")), _GEN_181) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_247 = mux(_T_28, _GEN_111, _GEN_194) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_248 = mux(_T_28, _GEN_112, _GEN_195) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_249 = mux(_T_28, _GEN_113, _GEN_196) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_250 = mux(_T_28, _GEN_113, _GEN_197) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_251 = mux(_T_28, _GEN_114, _GEN_193) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_253 = mux(_T_28, _GEN_116, _GEN_17) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_254 = mux(_T_28, _GEN_117, _GEN_198) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_256 = mux(_T_28, _GEN_119, _GEN_184) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_257 = mux(_T_28, _GEN_120, _GEN_186) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_258 = mux(_T_28, _GEN_121, _GEN_183) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_259 = mux(_T_28, _GEN_122, _GEN_185) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_260 = mux(_T_28, _GEN_123, _GEN_187) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_261 = mux(_T_28, _GEN_124, _GEN_188) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_262 = mux(_T_28, UInt<1>("h0"), _GEN_182) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_263 = mux(_T_28, UInt<1>("h0"), _GEN_189) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_264 = validif(eq(_T_28, UInt<1>("h0")), _GEN_190) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_265 = validif(eq(_T_28, UInt<1>("h0")), _GEN_191) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_266 = mux(_T_28, UInt<1>("h0"), _GEN_192) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_267 = mux(_T_28, UInt<1>("h0"), _GEN_199) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_268 = validif(eq(_T_28, UInt<1>("h0")), _GEN_200) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_269 = validif(eq(_T_28, UInt<1>("h0")), _GEN_201) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_270 = validif(eq(_T_28, UInt<1>("h0")), _GEN_202) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_271 = validif(eq(_T_28, UInt<1>("h0")), _GEN_203) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_272 = validif(eq(_T_28, UInt<1>("h0")), _GEN_204) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_273 = validif(eq(_T_28, UInt<1>("h0")), _GEN_205) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_274 = validif(eq(_T_28, UInt<1>("h0")), _GEN_206) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_275 = validif(eq(_T_28, UInt<1>("h0")), _GEN_207) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_276 = validif(eq(_T_28, UInt<1>("h0")), _GEN_208) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_277 = validif(eq(_T_28, UInt<1>("h0")), _GEN_209) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_278 = validif(eq(_T_28, UInt<1>("h0")), _GEN_210) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_279 = validif(eq(_T_28, UInt<1>("h0")), _GEN_211) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_280 = validif(eq(_T_28, UInt<1>("h0")), _GEN_212) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_281 = validif(eq(_T_28, UInt<1>("h0")), _GEN_213) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_282 = validif(eq(_T_28, UInt<1>("h0")), _GEN_214) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_283 = validif(eq(_T_28, UInt<1>("h0")), _GEN_215) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_284 = validif(eq(_T_28, UInt<1>("h0")), _GEN_216) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_285 = mux(_T_28, UInt<1>("h0"), _GEN_219) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_286 = mux(_T_28, UInt<1>("h0"), _GEN_220) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_287 = validif(eq(_T_28, UInt<1>("h0")), _GEN_221) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_288 = validif(eq(_T_28, UInt<1>("h0")), _GEN_222) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_289 = mux(_T_28, reset, _GEN_223) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_290 = mux(_T_28, UInt<1>("h0"), _GEN_224) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_291 = mux(_T_28, UInt<1>("h0"), _GEN_225) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_292 = validif(eq(_T_28, UInt<1>("h0")), _GEN_226) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_293 = validif(eq(_T_28, UInt<1>("h0")), _GEN_227) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_294 = validif(eq(_T_28, UInt<1>("h0")), _GEN_228) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_295 = validif(eq(_T_28, UInt<1>("h0")), _GEN_229) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_296 = validif(eq(_T_28, UInt<1>("h0")), _GEN_230) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_297 = validif(eq(_T_28, UInt<1>("h0")), _GEN_231) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_298 = validif(eq(_T_28, UInt<1>("h0")), _GEN_232) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_299 = validif(eq(_T_28, UInt<1>("h0")), _GEN_233) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_300 = validif(eq(_T_28, UInt<1>("h0")), _GEN_234) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_301 = validif(eq(_T_28, UInt<1>("h0")), _GEN_235) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_302 = validif(eq(_T_28, UInt<1>("h0")), _GEN_236) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_303 = validif(eq(_T_28, UInt<1>("h0")), _GEN_237) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_304 = validif(eq(_T_28, UInt<1>("h0")), _GEN_238) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_305 = validif(eq(_T_28, UInt<1>("h0")), _GEN_239) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_306 = validif(eq(_T_28, UInt<1>("h0")), _GEN_240) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_307 = validif(eq(_T_28, UInt<1>("h0")), _GEN_241) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_308 = validif(eq(_T_28, UInt<1>("h0")), _GEN_242) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_309 = mux(_T_28, UInt<1>("h0"), _GEN_243) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_310 = mux(_T_28, UInt<1>("h0"), _GEN_244) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_311 = validif(eq(_T_28, UInt<1>("h0")), _GEN_245) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_312 = validif(eq(_T_28, UInt<1>("h0")), _GEN_246) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_313 = mux(_T_13, UInt<1>("h0"), _io_mainbandFSMIO_rxEn_T) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 189:25 214:29]
    node _GEN_314 = mux(_T_13, UInt<1>("h1"), UInt<1>("h1")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 188:25 215:29]
    node _GEN_315 = mux(_T_13, _GEN_32, UInt<1>("h0")) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 192:30]
    node _GEN_316 = mux(_T_13, _GEN_33, _GEN_16) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_319 = validif(eq(_T_13, UInt<1>("h0")), _GEN_247) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_320 = validif(eq(_T_13, UInt<1>("h0")), _GEN_248) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_321 = validif(eq(_T_13, UInt<1>("h0")), _GEN_249) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_322 = validif(eq(_T_13, UInt<1>("h0")), _GEN_250) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_323 = mux(_T_13, UInt<1>("h0"), _GEN_251) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_325 = mux(_T_13, _GEN_17, _GEN_253) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_326 = mux(_T_13, UInt<1>("h0"), _GEN_254) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_327 = validif(eq(_T_13, UInt<1>("h0")), _GEN_256) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_328 = validif(eq(_T_13, UInt<1>("h0")), _GEN_257) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_329 = mux(_T_13, UInt<1>("h0"), _GEN_258) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_330 = validif(eq(_T_13, UInt<1>("h0")), _GEN_259) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_331 = validif(eq(_T_13, UInt<1>("h0")), _GEN_260) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_332 = mux(_T_13, UInt<1>("h0"), _GEN_261) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_333 = mux(_T_13, UInt<1>("h0"), _GEN_262) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_334 = mux(_T_13, UInt<1>("h0"), _GEN_263) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_335 = validif(eq(_T_13, UInt<1>("h0")), _GEN_264) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_336 = validif(eq(_T_13, UInt<1>("h0")), _GEN_265) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_337 = mux(_T_13, UInt<1>("h0"), _GEN_266) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_338 = mux(_T_13, UInt<1>("h0"), _GEN_267) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_339 = validif(eq(_T_13, UInt<1>("h0")), _GEN_268) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_340 = validif(eq(_T_13, UInt<1>("h0")), _GEN_269) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_341 = validif(eq(_T_13, UInt<1>("h0")), _GEN_270) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_342 = validif(eq(_T_13, UInt<1>("h0")), _GEN_271) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_343 = validif(eq(_T_13, UInt<1>("h0")), _GEN_272) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_344 = validif(eq(_T_13, UInt<1>("h0")), _GEN_273) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_345 = validif(eq(_T_13, UInt<1>("h0")), _GEN_274) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_346 = validif(eq(_T_13, UInt<1>("h0")), _GEN_275) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_347 = validif(eq(_T_13, UInt<1>("h0")), _GEN_276) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_348 = validif(eq(_T_13, UInt<1>("h0")), _GEN_277) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_349 = validif(eq(_T_13, UInt<1>("h0")), _GEN_278) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_350 = validif(eq(_T_13, UInt<1>("h0")), _GEN_279) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_351 = validif(eq(_T_13, UInt<1>("h0")), _GEN_280) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_352 = validif(eq(_T_13, UInt<1>("h0")), _GEN_281) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_353 = validif(eq(_T_13, UInt<1>("h0")), _GEN_282) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_354 = validif(eq(_T_13, UInt<1>("h0")), _GEN_283) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_355 = validif(eq(_T_13, UInt<1>("h0")), _GEN_284) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_356 = mux(_T_13, UInt<1>("h0"), _GEN_285) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_357 = mux(_T_13, UInt<1>("h0"), _GEN_286) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_358 = validif(eq(_T_13, UInt<1>("h0")), _GEN_287) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_359 = validif(eq(_T_13, UInt<1>("h0")), _GEN_288) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_360 = mux(_T_13, reset, _GEN_289) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_361 = mux(_T_13, UInt<1>("h0"), _GEN_290) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_362 = mux(_T_13, UInt<1>("h0"), _GEN_291) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_363 = validif(eq(_T_13, UInt<1>("h0")), _GEN_292) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_364 = validif(eq(_T_13, UInt<1>("h0")), _GEN_293) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_365 = validif(eq(_T_13, UInt<1>("h0")), _GEN_294) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_366 = validif(eq(_T_13, UInt<1>("h0")), _GEN_295) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_367 = validif(eq(_T_13, UInt<1>("h0")), _GEN_296) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_368 = validif(eq(_T_13, UInt<1>("h0")), _GEN_297) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_369 = validif(eq(_T_13, UInt<1>("h0")), _GEN_298) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_370 = validif(eq(_T_13, UInt<1>("h0")), _GEN_299) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_371 = validif(eq(_T_13, UInt<1>("h0")), _GEN_300) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_372 = validif(eq(_T_13, UInt<1>("h0")), _GEN_301) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_373 = validif(eq(_T_13, UInt<1>("h0")), _GEN_302) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_374 = validif(eq(_T_13, UInt<1>("h0")), _GEN_303) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_375 = validif(eq(_T_13, UInt<1>("h0")), _GEN_304) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_376 = validif(eq(_T_13, UInt<1>("h0")), _GEN_305) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_377 = validif(eq(_T_13, UInt<1>("h0")), _GEN_306) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_378 = validif(eq(_T_13, UInt<1>("h0")), _GEN_307) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_379 = validif(eq(_T_13, UInt<1>("h0")), _GEN_308) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_380 = mux(_T_13, UInt<1>("h0"), _GEN_309) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 src/main/scala/chisel3/util/Decoupled.scala 83:20]
    node _GEN_381 = mux(_T_13, UInt<1>("h0"), _GEN_310) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24 src/main/scala/chisel3/util/Decoupled.scala 67:20]
    node _GEN_382 = validif(eq(_T_13, UInt<1>("h0")), _GEN_311) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node _GEN_383 = validif(eq(_T_13, UInt<1>("h0")), _GEN_312) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 212:24]
    node plStateStatus = rdiBringup.io_rdiIO_plStateStatus @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 157:{31,31}]
    node freqSelCtrValue_wrap = _GEN_23 @[src/main/scala/chisel3/util/Counter.scala 132:24]
    io_mainbandFSMIO_rxEn <= _GEN_313
    io_mainbandFSMIO_txFreqSel <= pad(_GEN_315, 3)
    io_mainbandFSMIO_mainbandIO_txData_valid <= patternGenerator.io_mainbandIO_txData_valid @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 74:31]
    io_mainbandFSMIO_mainbandIO_txData_bits <= patternGenerator.io_mainbandIO_txData_bits @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 74:31]
    io_mainbandFSMIO_mainbandIO_rxData_ready <= patternGenerator.io_mainbandIO_rxData_ready @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 74:31]
    io_sidebandFSMIO_rxData_ready <= _GEN_5
    io_sidebandFSMIO_patternTxData_valid <= _GEN_12
    io_sidebandFSMIO_patternTxData_bits <= _GEN_11
    io_sidebandFSMIO_packetTxData_valid <= _GEN_14
    io_sidebandFSMIO_packetTxData_bits <= _GEN_15
    io_sidebandFSMIO_rxMode <= _io_sidebandFSMIO_rxMode_T_9 @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 176:27]
    io_sidebandFSMIO_txMode <= io_sidebandFSMIO_rxMode @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 185:27]
    io_sidebandFSMIO_rxEn <= _GEN_314
    io_rdi_rdiBringupIO_plClkReq <= rdiBringup.io_rdiIO_plClkReq @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 154:23]
    io_rdi_rdiBringupIO_plWakeAck <= rdiBringup.io_rdiIO_plWakeAck @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 154:23]
    io_rdi_rdiBringupIO_plStateStatus <= rdiBringup.io_rdiIO_plStateStatus @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 154:23]
    io_rdi_rdiBringupIO_plStallReq <= rdiBringup.io_rdiIO_plStallReq @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 154:23]
    io_trainingOperationIO_outputValid <= mbTrainer.io_trainingOperationIO_outputValid @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 151:36]
    io_trainingOperationIO_errorCounts_0 <= mbTrainer.io_trainingOperationIO_errorCounts_0 @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 151:36]
    io_trainingOperationIO_errorCounts_1 <= mbTrainer.io_trainingOperationIO_errorCounts_1 @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 151:36]
    io_trainingOperationIO_errorCounts_2 <= mbTrainer.io_trainingOperationIO_errorCounts_2 @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 151:36]
    io_trainingOperationIO_errorCounts_3 <= mbTrainer.io_trainingOperationIO_errorCounts_3 @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 151:36]
    io_trainingOperationIO_errorCounts_4 <= mbTrainer.io_trainingOperationIO_errorCounts_4 @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 151:36]
    io_trainingOperationIO_errorCounts_5 <= mbTrainer.io_trainingOperationIO_errorCounts_5 @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 151:36]
    io_trainingOperationIO_errorCounts_6 <= mbTrainer.io_trainingOperationIO_errorCounts_6 @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 151:36]
    io_trainingOperationIO_errorCounts_7 <= mbTrainer.io_trainingOperationIO_errorCounts_7 @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 151:36]
    io_trainingOperationIO_errorCounts_8 <= mbTrainer.io_trainingOperationIO_errorCounts_8 @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 151:36]
    io_trainingOperationIO_errorCounts_9 <= mbTrainer.io_trainingOperationIO_errorCounts_9 @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 151:36]
    io_trainingOperationIO_errorCounts_10 <= mbTrainer.io_trainingOperationIO_errorCounts_10 @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 151:36]
    io_trainingOperationIO_errorCounts_11 <= mbTrainer.io_trainingOperationIO_errorCounts_11 @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 151:36]
    io_trainingOperationIO_errorCounts_12 <= mbTrainer.io_trainingOperationIO_errorCounts_12 @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 151:36]
    io_trainingOperationIO_errorCounts_13 <= mbTrainer.io_trainingOperationIO_errorCounts_13 @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 151:36]
    io_trainingOperationIO_errorCounts_14 <= mbTrainer.io_trainingOperationIO_errorCounts_14 @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 151:36]
    io_trainingOperationIO_errorCounts_15 <= mbTrainer.io_trainingOperationIO_errorCounts_15 @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 151:36]
    io_trainingOperationIO_triggerNew_write_valid <= mbTrainer.io_trainingOperationIO_triggerNew_write_valid @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 151:36]
    io_trainingOperationIO_triggerNew_write_bits <= mbTrainer.io_trainingOperationIO_triggerNew_write_bits @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 151:36]
    io_trainingOperationIO_triggerExit_write_valid <= mbTrainer.io_trainingOperationIO_triggerExit_write_valid @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 151:36]
    io_trainingOperationIO_triggerExit_write_bits <= mbTrainer.io_trainingOperationIO_triggerExit_write_bits @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 151:36]
    io_currentState <= currentState @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 193:19]
    patternGenerator.clock <= clock
    patternGenerator.reset <= reset
    patternGenerator.io_patternGeneratorIO_transmitReq_valid <= _GEN_323
    patternGenerator.io_patternGeneratorIO_transmitReq_bits_pattern <= _GEN_319
    patternGenerator.io_patternGeneratorIO_transmitReq_bits_timeoutCycles <= _GEN_320
    patternGenerator.io_patternGeneratorIO_transmitReq_bits_patternCountMax <= pad(_GEN_321, 11)
    patternGenerator.io_patternGeneratorIO_transmitReq_bits_patternDetectedCountMax <= pad(_GEN_322, 11)
    patternGenerator.io_patternGeneratorIO_resp_ready <= _GEN_326
    patternGenerator.io_mainbandIO_txData_ready <= io_mainbandFSMIO_mainbandIO_txData_ready @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 74:31]
    patternGenerator.io_mainbandIO_rxData_valid <= io_mainbandFSMIO_mainbandIO_rxData_valid @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 74:31]
    patternGenerator.io_mainbandIO_rxData_bits <= io_mainbandFSMIO_mainbandIO_rxData_bits @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 74:31]
    patternGenerator.io_sidebandLaneIO_txData_ready <= _GEN_13
    patternGenerator.io_sidebandLaneIO_rxData_valid <= _GEN_6
    patternGenerator.io_sidebandLaneIO_rxData_bits <= _GEN_7
    sbMsgWrapper.clock <= clock
    sbMsgWrapper.reset <= _GEN_360
    sbMsgWrapper.io_trainIO_msgReq_valid <= _GEN_329
    sbMsgWrapper.io_trainIO_msgReq_bits_msg <= _GEN_327
    sbMsgWrapper.io_trainIO_msgReq_bits_timeoutCycles <= _GEN_330
    sbMsgWrapper.io_trainIO_msgReq_bits_reqType <= _GEN_328
    sbMsgWrapper.io_trainIO_msgReq_bits_repeat <= _GEN_331
    sbMsgWrapper.io_trainIO_msgReqStatus_ready <= _GEN_332
    sbMsgWrapper.io_laneIO_txData_ready <= _GEN_10
    sbMsgWrapper.io_laneIO_rxData_valid <= _GEN_8
    sbMsgWrapper.io_laneIO_rxData_bits <= _GEN_9
    currentState <= mux(reset, UInt<1>("h0"), _currentState_T_6) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 100:{37,37} 159:16]
    resetSubState <= mux(reset, UInt<1>("h0"), _GEN_316) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 106:{38,38}]
    sbInitSubState <= mux(reset, UInt<1>("h0"), _GEN_325) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 117:{39,39}]
    mbInit.clock <= clock
    mbInit.reset <= _mbInit_reset_T_3 @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 131:16]
    mbInit.io_sbTrainIO_msgReq_ready <= _GEN_333
    mbInit.io_sbTrainIO_msgReqStatus_valid <= _GEN_334
    mbInit.io_sbTrainIO_msgReqStatus_bits_status <= _GEN_335
    mbInit.io_sbTrainIO_msgReqStatus_bits_data <= _GEN_336
    mbInit.io_patternGeneratorIO_transmitReq_ready <= _GEN_337
    mbInit.io_patternGeneratorIO_resp_valid <= _GEN_338
    mbInit.io_patternGeneratorIO_resp_bits_status <= _GEN_339
    mbInit.io_patternGeneratorIO_resp_bits_errorCount_0 <= bits(_GEN_340, 0, 0)
    mbInit.io_patternGeneratorIO_resp_bits_errorCount_1 <= bits(_GEN_341, 0, 0)
    mbInit.io_patternGeneratorIO_resp_bits_errorCount_2 <= bits(_GEN_342, 0, 0)
    mbInit.io_patternGeneratorIO_resp_bits_errorCount_3 <= bits(_GEN_343, 0, 0)
    mbInit.io_patternGeneratorIO_resp_bits_errorCount_4 <= bits(_GEN_344, 0, 0)
    mbInit.io_patternGeneratorIO_resp_bits_errorCount_5 <= bits(_GEN_345, 0, 0)
    mbInit.io_patternGeneratorIO_resp_bits_errorCount_6 <= bits(_GEN_346, 0, 0)
    mbInit.io_patternGeneratorIO_resp_bits_errorCount_7 <= bits(_GEN_347, 0, 0)
    mbInit.io_patternGeneratorIO_resp_bits_errorCount_8 <= bits(_GEN_348, 0, 0)
    mbInit.io_patternGeneratorIO_resp_bits_errorCount_9 <= bits(_GEN_349, 0, 0)
    mbInit.io_patternGeneratorIO_resp_bits_errorCount_10 <= bits(_GEN_350, 0, 0)
    mbInit.io_patternGeneratorIO_resp_bits_errorCount_11 <= bits(_GEN_351, 0, 0)
    mbInit.io_patternGeneratorIO_resp_bits_errorCount_12 <= bits(_GEN_352, 0, 0)
    mbInit.io_patternGeneratorIO_resp_bits_errorCount_13 <= bits(_GEN_353, 0, 0)
    mbInit.io_patternGeneratorIO_resp_bits_errorCount_14 <= bits(_GEN_354, 0, 0)
    mbInit.io_patternGeneratorIO_resp_bits_errorCount_15 <= bits(_GEN_355, 0, 0)
    mbTrainer.clock <= clock
    mbTrainer.reset <= _mbTrainer_reset_T_3 @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 146:19]
    mbTrainer.io_trainingOperationIO_pattern <= io_trainingOperationIO_pattern @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 151:36]
    mbTrainer.io_trainingOperationIO_patternUICount <= io_trainingOperationIO_patternUICount @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 151:36]
    mbTrainer.io_trainingOperationIO_triggerNew_write_ready <= io_trainingOperationIO_triggerNew_write_ready @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 151:36]
    mbTrainer.io_trainingOperationIO_triggerNew_read <= io_trainingOperationIO_triggerNew_read @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 151:36]
    mbTrainer.io_trainingOperationIO_triggerExit_write_ready <= io_trainingOperationIO_triggerExit_write_ready @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 151:36]
    mbTrainer.io_trainingOperationIO_triggerExit_read <= io_trainingOperationIO_triggerExit_read @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 151:36]
    mbTrainer.io_sbTrainIO_msgReq_ready <= _GEN_356
    mbTrainer.io_sbTrainIO_msgReqStatus_valid <= _GEN_357
    mbTrainer.io_sbTrainIO_msgReqStatus_bits_status <= _GEN_358
    mbTrainer.io_sbTrainIO_msgReqStatus_bits_data <= _GEN_359
    mbTrainer.io_patternGeneratorIO_transmitReq_ready <= _GEN_361
    mbTrainer.io_patternGeneratorIO_resp_valid <= _GEN_362
    mbTrainer.io_patternGeneratorIO_resp_bits_status <= _GEN_363
    mbTrainer.io_patternGeneratorIO_resp_bits_errorCount_0 <= bits(_GEN_364, 0, 0)
    mbTrainer.io_patternGeneratorIO_resp_bits_errorCount_1 <= bits(_GEN_365, 0, 0)
    mbTrainer.io_patternGeneratorIO_resp_bits_errorCount_2 <= bits(_GEN_366, 0, 0)
    mbTrainer.io_patternGeneratorIO_resp_bits_errorCount_3 <= bits(_GEN_367, 0, 0)
    mbTrainer.io_patternGeneratorIO_resp_bits_errorCount_4 <= bits(_GEN_368, 0, 0)
    mbTrainer.io_patternGeneratorIO_resp_bits_errorCount_5 <= bits(_GEN_369, 0, 0)
    mbTrainer.io_patternGeneratorIO_resp_bits_errorCount_6 <= bits(_GEN_370, 0, 0)
    mbTrainer.io_patternGeneratorIO_resp_bits_errorCount_7 <= bits(_GEN_371, 0, 0)
    mbTrainer.io_patternGeneratorIO_resp_bits_errorCount_8 <= bits(_GEN_372, 0, 0)
    mbTrainer.io_patternGeneratorIO_resp_bits_errorCount_9 <= bits(_GEN_373, 0, 0)
    mbTrainer.io_patternGeneratorIO_resp_bits_errorCount_10 <= bits(_GEN_374, 0, 0)
    mbTrainer.io_patternGeneratorIO_resp_bits_errorCount_11 <= bits(_GEN_375, 0, 0)
    mbTrainer.io_patternGeneratorIO_resp_bits_errorCount_12 <= bits(_GEN_376, 0, 0)
    mbTrainer.io_patternGeneratorIO_resp_bits_errorCount_13 <= bits(_GEN_377, 0, 0)
    mbTrainer.io_patternGeneratorIO_resp_bits_errorCount_14 <= bits(_GEN_378, 0, 0)
    mbTrainer.io_patternGeneratorIO_resp_bits_errorCount_15 <= bits(_GEN_379, 0, 0)
    rdiBringup.clock <= clock
    rdiBringup.reset <= reset
    rdiBringup.io_rdiIO_lpClkAck <= io_rdi_rdiBringupIO_lpClkAck @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 154:23]
    rdiBringup.io_rdiIO_lpWakeReq <= io_rdi_rdiBringupIO_lpWakeReq @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 154:23]
    rdiBringup.io_rdiIO_lpStateReq <= io_rdi_rdiBringupIO_lpStateReq @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 154:23]
    rdiBringup.io_rdiIO_lpStallAck <= io_rdi_rdiBringupIO_lpStallAck @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 154:23]
    rdiBringup.io_rdiIO_lpLinkError <= io_rdi_rdiBringupIO_lpLinkError @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 154:23]
    rdiBringup.io_sbTrainIO_msgReq_ready <= _GEN_380
    rdiBringup.io_sbTrainIO_msgReqStatus_valid <= _GEN_381
    rdiBringup.io_sbTrainIO_msgReqStatus_bits_status <= _GEN_382
    rdiBringup.io_sbTrainIO_msgReqStatus_bits_data <= _GEN_383
    rdiBringup.io_internalError <= _rdiBringup_io_internalError_T @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 197:31]
    rdiBringup.io_internalRetrain <= UInt<1>("h0") @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 200:33]
    activeSubState <= mux(reset, UInt<1>("h0"), _GEN_18) @[generators/uciedigital/src/main/scala/logphy/LinkTrainingFSM.scala 205:{39,39}]
    freqSelCtrValue <= mux(reset, UInt<5>("h1"), _GEN_22) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]
