INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/RLE/src/RLE.srcs/sources_1/new/nucleo_encoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nucleo_encoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/RLE/src/RLE.srcs/sources_1/new/rle_encoder_beh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_encoder_beh
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [C:/git/RLE/src/RLE.srcs/sources_1/new/rle_encoder_beh.sv:18]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [C:/git/RLE/src/RLE.srcs/sources_1/new/rle_encoder_beh.sv:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/RLE/src/RLE.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/RLE/src/RLE.srcs/sources_1/new/unpackager.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unpackager
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/git/RLE/src/RLE.srcs/sim_1/new/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
WARNING: [VRFC 10-3380] identifier 'NR_OF_VECTORS' is used before its declaration [C:/git/RLE/src/RLE.srcs/sim_1/new/top_tb.sv:25]
