
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_28800:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd7fe000; valaddr_reg:x3; val_offset:86400*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86400*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28801:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd7ff000; valaddr_reg:x3; val_offset:86403*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86403*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28802:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd7ff800; valaddr_reg:x3; val_offset:86406*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86406*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28803:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd7ffc00; valaddr_reg:x3; val_offset:86409*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86409*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28804:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd7ffe00; valaddr_reg:x3; val_offset:86412*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86412*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28805:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd7fff00; valaddr_reg:x3; val_offset:86415*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86415*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28806:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd7fff80; valaddr_reg:x3; val_offset:86418*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86418*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28807:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd7fffc0; valaddr_reg:x3; val_offset:86421*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86421*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28808:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd7fffe0; valaddr_reg:x3; val_offset:86424*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86424*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28809:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd7ffff0; valaddr_reg:x3; val_offset:86427*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86427*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28810:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd7ffff8; valaddr_reg:x3; val_offset:86430*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86430*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28811:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd7ffffc; valaddr_reg:x3; val_offset:86433*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86433*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28812:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd7ffffe; valaddr_reg:x3; val_offset:86436*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86436*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28813:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7a and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbd7fffff; valaddr_reg:x3; val_offset:86439*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86439*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28814:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbf800001; valaddr_reg:x3; val_offset:86442*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86442*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28815:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbf800003; valaddr_reg:x3; val_offset:86445*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86445*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28816:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbf800007; valaddr_reg:x3; val_offset:86448*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86448*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28817:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbf999999; valaddr_reg:x3; val_offset:86451*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86451*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28818:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:86454*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86454*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28819:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:86457*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86457*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28820:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:86460*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86460*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28821:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:86463*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86463*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28822:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:86466*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86466*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28823:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:86469*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86469*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28824:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:86472*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86472*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28825:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:86475*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86475*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28826:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:86478*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86478*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28827:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:86481*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86481*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28828:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:86484*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86484*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28829:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x13e37b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x37649e and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f13e37b; op2val:0x8037649e;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:86487*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86487*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28830:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0x800001; valaddr_reg:x3; val_offset:86490*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86490*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28831:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0x800003; valaddr_reg:x3; val_offset:86493*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86493*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28832:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0x800007; valaddr_reg:x3; val_offset:86496*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86496*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28833:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0x999999; valaddr_reg:x3; val_offset:86499*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86499*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28834:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xa49249; valaddr_reg:x3; val_offset:86502*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86502*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28835:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xb33333; valaddr_reg:x3; val_offset:86505*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86505*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28836:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xb6db6d; valaddr_reg:x3; val_offset:86508*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86508*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28837:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xbbbbbb; valaddr_reg:x3; val_offset:86511*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86511*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28838:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc44444; valaddr_reg:x3; val_offset:86514*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86514*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28839:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xcccccc; valaddr_reg:x3; val_offset:86517*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86517*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28840:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xdb6db6; valaddr_reg:x3; val_offset:86520*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86520*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28841:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xe66666; valaddr_reg:x3; val_offset:86523*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86523*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28842:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xedb6db; valaddr_reg:x3; val_offset:86526*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86526*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28843:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xfffff8; valaddr_reg:x3; val_offset:86529*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86529*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28844:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xfffffc; valaddr_reg:x3; val_offset:86532*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86532*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28845:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xfffffe; valaddr_reg:x3; val_offset:86535*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86535*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28846:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc000000; valaddr_reg:x3; val_offset:86538*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86538*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28847:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc000001; valaddr_reg:x3; val_offset:86541*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86541*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28848:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc000003; valaddr_reg:x3; val_offset:86544*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86544*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28849:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc000007; valaddr_reg:x3; val_offset:86547*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86547*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28850:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc00000f; valaddr_reg:x3; val_offset:86550*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86550*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28851:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc00001f; valaddr_reg:x3; val_offset:86553*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86553*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28852:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc00003f; valaddr_reg:x3; val_offset:86556*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86556*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28853:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc00007f; valaddr_reg:x3; val_offset:86559*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86559*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28854:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc0000ff; valaddr_reg:x3; val_offset:86562*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86562*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28855:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc0001ff; valaddr_reg:x3; val_offset:86565*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86565*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28856:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc0003ff; valaddr_reg:x3; val_offset:86568*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86568*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28857:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc0007ff; valaddr_reg:x3; val_offset:86571*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86571*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28858:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc000fff; valaddr_reg:x3; val_offset:86574*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86574*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28859:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc001fff; valaddr_reg:x3; val_offset:86577*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86577*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28860:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc003fff; valaddr_reg:x3; val_offset:86580*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86580*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28861:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc007fff; valaddr_reg:x3; val_offset:86583*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86583*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28862:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc00ffff; valaddr_reg:x3; val_offset:86586*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86586*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28863:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc01ffff; valaddr_reg:x3; val_offset:86589*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86589*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28864:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc03ffff; valaddr_reg:x3; val_offset:86592*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86592*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28865:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc07ffff; valaddr_reg:x3; val_offset:86595*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86595*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28866:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc0fffff; valaddr_reg:x3; val_offset:86598*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86598*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28867:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc1fffff; valaddr_reg:x3; val_offset:86601*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86601*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28868:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc3fffff; valaddr_reg:x3; val_offset:86604*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86604*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28869:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc400000; valaddr_reg:x3; val_offset:86607*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86607*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28870:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc600000; valaddr_reg:x3; val_offset:86610*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86610*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28871:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc700000; valaddr_reg:x3; val_offset:86613*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86613*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28872:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc780000; valaddr_reg:x3; val_offset:86616*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86616*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28873:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc7c0000; valaddr_reg:x3; val_offset:86619*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86619*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28874:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc7e0000; valaddr_reg:x3; val_offset:86622*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86622*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28875:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc7f0000; valaddr_reg:x3; val_offset:86625*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86625*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28876:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc7f8000; valaddr_reg:x3; val_offset:86628*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86628*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28877:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc7fc000; valaddr_reg:x3; val_offset:86631*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86631*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28878:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc7fe000; valaddr_reg:x3; val_offset:86634*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86634*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28879:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc7ff000; valaddr_reg:x3; val_offset:86637*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86637*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28880:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc7ff800; valaddr_reg:x3; val_offset:86640*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86640*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28881:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc7ffc00; valaddr_reg:x3; val_offset:86643*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86643*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28882:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc7ffe00; valaddr_reg:x3; val_offset:86646*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86646*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28883:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc7fff00; valaddr_reg:x3; val_offset:86649*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86649*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28884:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc7fff80; valaddr_reg:x3; val_offset:86652*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86652*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28885:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc7fffc0; valaddr_reg:x3; val_offset:86655*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86655*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28886:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc7fffe0; valaddr_reg:x3; val_offset:86658*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86658*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28887:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc7ffff0; valaddr_reg:x3; val_offset:86661*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86661*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28888:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc7ffff8; valaddr_reg:x3; val_offset:86664*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86664*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28889:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc7ffffc; valaddr_reg:x3; val_offset:86667*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86667*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28890:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc7ffffe; valaddr_reg:x3; val_offset:86670*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86670*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28891:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f204 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f204; op2val:0x0;
op3val:0xc7fffff; valaddr_reg:x3; val_offset:86673*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86673*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28892:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f5f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f5f8; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:86676*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86676*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28893:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f5f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f5f8; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:86679*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86679*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28894:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f5f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f5f8; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:86682*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86682*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28895:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f5f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f5f8; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:86685*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86685*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28896:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f5f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f5f8; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:86688*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86688*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28897:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f5f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f5f8; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:86691*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86691*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28898:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f5f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f5f8; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:86694*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86694*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28899:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f5f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f5f8; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:86697*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86697*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28900:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f5f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f5f8; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:86700*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86700*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28901:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f5f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f5f8; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:86703*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86703*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28902:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f5f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f5f8; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:86706*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86706*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28903:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f5f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f5f8; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:86709*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86709*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28904:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f5f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f5f8; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:86712*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86712*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28905:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f5f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f5f8; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:86715*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86715*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28906:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f5f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f5f8; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:86718*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86718*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28907:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f5f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f5f8; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:86721*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86721*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28908:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f5f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f5f8; op2val:0x80000000;
op3val:0x8c000000; valaddr_reg:x3; val_offset:86724*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86724*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28909:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f5f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f5f8; op2val:0x80000000;
op3val:0x8c000001; valaddr_reg:x3; val_offset:86727*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86727*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28910:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f5f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f5f8; op2val:0x80000000;
op3val:0x8c000003; valaddr_reg:x3; val_offset:86730*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86730*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28911:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f5f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f5f8; op2val:0x80000000;
op3val:0x8c000007; valaddr_reg:x3; val_offset:86733*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86733*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28912:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f5f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f5f8; op2val:0x80000000;
op3val:0x8c00000f; valaddr_reg:x3; val_offset:86736*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86736*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28913:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f5f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f5f8; op2val:0x80000000;
op3val:0x8c00001f; valaddr_reg:x3; val_offset:86739*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86739*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28914:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f5f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f5f8; op2val:0x80000000;
op3val:0x8c00003f; valaddr_reg:x3; val_offset:86742*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86742*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28915:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f5f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f5f8; op2val:0x80000000;
op3val:0x8c00007f; valaddr_reg:x3; val_offset:86745*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86745*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28916:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f5f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f5f8; op2val:0x80000000;
op3val:0x8c0000ff; valaddr_reg:x3; val_offset:86748*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86748*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28917:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f5f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f5f8; op2val:0x80000000;
op3val:0x8c0001ff; valaddr_reg:x3; val_offset:86751*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86751*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28918:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f5f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f5f8; op2val:0x80000000;
op3val:0x8c0003ff; valaddr_reg:x3; val_offset:86754*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86754*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28919:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f5f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f5f8; op2val:0x80000000;
op3val:0x8c0007ff; valaddr_reg:x3; val_offset:86757*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86757*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28920:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f5f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f5f8; op2val:0x80000000;
op3val:0x8c000fff; valaddr_reg:x3; val_offset:86760*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86760*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28921:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f5f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f5f8; op2val:0x80000000;
op3val:0x8c001fff; valaddr_reg:x3; val_offset:86763*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86763*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28922:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f5f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f5f8; op2val:0x80000000;
op3val:0x8c003fff; valaddr_reg:x3; val_offset:86766*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86766*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28923:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f5f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f5f8; op2val:0x80000000;
op3val:0x8c007fff; valaddr_reg:x3; val_offset:86769*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86769*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28924:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f5f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f5f8; op2val:0x80000000;
op3val:0x8c00ffff; valaddr_reg:x3; val_offset:86772*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86772*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28925:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f5f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f5f8; op2val:0x80000000;
op3val:0x8c01ffff; valaddr_reg:x3; val_offset:86775*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86775*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28926:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f5f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f5f8; op2val:0x80000000;
op3val:0x8c03ffff; valaddr_reg:x3; val_offset:86778*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86778*0 + 3*225*FLEN/8, x4, x1, x2)

inst_28927:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x14f5f8 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x18 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f14f5f8; op2val:0x80000000;
op3val:0x8c07ffff; valaddr_reg:x3; val_offset:86781*0 + 3*225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 86781*0 + 3*225*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3179274240,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3179278336,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3179280384,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3179281408,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3179281920,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3179282176,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3179282304,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3179282368,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3179282400,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3179282416,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3179282424,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3179282428,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3179282430,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3179282431,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2132009851,32,FLEN)
NAN_BOXED(2151113886,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388609,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388611,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388615,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(10066329,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(10785353,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(11744051,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(11983725,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12303291,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12862532,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(13421772,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(14380470,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15099494,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15578843,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777208,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777212,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777214,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201326592,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201326593,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201326595,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201326599,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201326607,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201326623,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201326655,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201326719,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201326847,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201327103,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201327615,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201328639,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201330687,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201334783,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201342975,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201359359,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201392127,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201457663,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201588735,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(201850879,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(202375167,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(203423743,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(205520895,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(205520896,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(207618048,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(208666624,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209190912,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209453056,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209584128,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209649664,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209682432,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209698816,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209707008,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209711104,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209713152,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209714176,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209714688,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209714944,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209715072,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209715136,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209715168,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209715184,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209715192,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209715196,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209715198,32,FLEN)
NAN_BOXED(2132079108,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(209715199,32,FLEN)
NAN_BOXED(2132080120,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2132080120,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2132080120,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2132080120,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2132080120,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2132080120,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2132080120,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2132080120,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2132080120,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2132080120,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2132080120,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2132080120,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2132080120,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2132080120,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2132080120,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2132080120,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2132080120,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810240,32,FLEN)
NAN_BOXED(2132080120,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810241,32,FLEN)
NAN_BOXED(2132080120,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810243,32,FLEN)
NAN_BOXED(2132080120,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810247,32,FLEN)
NAN_BOXED(2132080120,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810255,32,FLEN)
NAN_BOXED(2132080120,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810271,32,FLEN)
NAN_BOXED(2132080120,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810303,32,FLEN)
NAN_BOXED(2132080120,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810367,32,FLEN)
NAN_BOXED(2132080120,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810495,32,FLEN)
NAN_BOXED(2132080120,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348810751,32,FLEN)
NAN_BOXED(2132080120,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348811263,32,FLEN)
NAN_BOXED(2132080120,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348812287,32,FLEN)
NAN_BOXED(2132080120,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348814335,32,FLEN)
NAN_BOXED(2132080120,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348818431,32,FLEN)
NAN_BOXED(2132080120,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348826623,32,FLEN)
NAN_BOXED(2132080120,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348843007,32,FLEN)
NAN_BOXED(2132080120,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348875775,32,FLEN)
NAN_BOXED(2132080120,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2348941311,32,FLEN)
NAN_BOXED(2132080120,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2349072383,32,FLEN)
NAN_BOXED(2132080120,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2349334527,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
