$comment
	File created using the following command:
		vcd file Aula7e8.msim.vcd -direction
$end
$date
	Mon Oct 10 18:36:07 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula7e8_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " HEX0 [6] $end
$var wire 1 # HEX0 [5] $end
$var wire 1 $ HEX0 [4] $end
$var wire 1 % HEX0 [3] $end
$var wire 1 & HEX0 [2] $end
$var wire 1 ' HEX0 [1] $end
$var wire 1 ( HEX0 [0] $end
$var wire 1 ) HEX1 [6] $end
$var wire 1 * HEX1 [5] $end
$var wire 1 + HEX1 [4] $end
$var wire 1 , HEX1 [3] $end
$var wire 1 - HEX1 [2] $end
$var wire 1 . HEX1 [1] $end
$var wire 1 / HEX1 [0] $end
$var wire 1 0 HEX2 [6] $end
$var wire 1 1 HEX2 [5] $end
$var wire 1 2 HEX2 [4] $end
$var wire 1 3 HEX2 [3] $end
$var wire 1 4 HEX2 [2] $end
$var wire 1 5 HEX2 [1] $end
$var wire 1 6 HEX2 [0] $end
$var wire 1 7 HEX3 [6] $end
$var wire 1 8 HEX3 [5] $end
$var wire 1 9 HEX3 [4] $end
$var wire 1 : HEX3 [3] $end
$var wire 1 ; HEX3 [2] $end
$var wire 1 < HEX3 [1] $end
$var wire 1 = HEX3 [0] $end
$var wire 1 > HEX4 [6] $end
$var wire 1 ? HEX4 [5] $end
$var wire 1 @ HEX4 [4] $end
$var wire 1 A HEX4 [3] $end
$var wire 1 B HEX4 [2] $end
$var wire 1 C HEX4 [1] $end
$var wire 1 D HEX4 [0] $end
$var wire 1 E HEX5 [6] $end
$var wire 1 F HEX5 [5] $end
$var wire 1 G HEX5 [4] $end
$var wire 1 H HEX5 [3] $end
$var wire 1 I HEX5 [2] $end
$var wire 1 J HEX5 [1] $end
$var wire 1 K HEX5 [0] $end
$var wire 1 L HEX6 [6] $end
$var wire 1 M HEX6 [5] $end
$var wire 1 N HEX6 [4] $end
$var wire 1 O HEX6 [3] $end
$var wire 1 P HEX6 [2] $end
$var wire 1 Q HEX6 [1] $end
$var wire 1 R HEX6 [0] $end
$var wire 1 S KEY [3] $end
$var wire 1 T KEY [2] $end
$var wire 1 U KEY [1] $end
$var wire 1 V KEY [0] $end
$var wire 1 W LEDR [9] $end
$var wire 1 X LEDR [8] $end
$var wire 1 Y LEDR [7] $end
$var wire 1 Z LEDR [6] $end
$var wire 1 [ LEDR [5] $end
$var wire 1 \ LEDR [4] $end
$var wire 1 ] LEDR [3] $end
$var wire 1 ^ LEDR [2] $end
$var wire 1 _ LEDR [1] $end
$var wire 1 ` LEDR [0] $end

$scope module i1 $end
$var wire 1 a gnd $end
$var wire 1 b vcc $end
$var wire 1 c unknown $end
$var wire 1 d devoe $end
$var wire 1 e devclrn $end
$var wire 1 f devpor $end
$var wire 1 g ww_devoe $end
$var wire 1 h ww_devclrn $end
$var wire 1 i ww_devpor $end
$var wire 1 j ww_CLOCK_50 $end
$var wire 1 k ww_KEY [3] $end
$var wire 1 l ww_KEY [2] $end
$var wire 1 m ww_KEY [1] $end
$var wire 1 n ww_KEY [0] $end
$var wire 1 o ww_LEDR [9] $end
$var wire 1 p ww_LEDR [8] $end
$var wire 1 q ww_LEDR [7] $end
$var wire 1 r ww_LEDR [6] $end
$var wire 1 s ww_LEDR [5] $end
$var wire 1 t ww_LEDR [4] $end
$var wire 1 u ww_LEDR [3] $end
$var wire 1 v ww_LEDR [2] $end
$var wire 1 w ww_LEDR [1] $end
$var wire 1 x ww_LEDR [0] $end
$var wire 1 y ww_HEX0 [6] $end
$var wire 1 z ww_HEX0 [5] $end
$var wire 1 { ww_HEX0 [4] $end
$var wire 1 | ww_HEX0 [3] $end
$var wire 1 } ww_HEX0 [2] $end
$var wire 1 ~ ww_HEX0 [1] $end
$var wire 1 !! ww_HEX0 [0] $end
$var wire 1 "! ww_HEX1 [6] $end
$var wire 1 #! ww_HEX1 [5] $end
$var wire 1 $! ww_HEX1 [4] $end
$var wire 1 %! ww_HEX1 [3] $end
$var wire 1 &! ww_HEX1 [2] $end
$var wire 1 '! ww_HEX1 [1] $end
$var wire 1 (! ww_HEX1 [0] $end
$var wire 1 )! ww_HEX2 [6] $end
$var wire 1 *! ww_HEX2 [5] $end
$var wire 1 +! ww_HEX2 [4] $end
$var wire 1 ,! ww_HEX2 [3] $end
$var wire 1 -! ww_HEX2 [2] $end
$var wire 1 .! ww_HEX2 [1] $end
$var wire 1 /! ww_HEX2 [0] $end
$var wire 1 0! ww_HEX3 [6] $end
$var wire 1 1! ww_HEX3 [5] $end
$var wire 1 2! ww_HEX3 [4] $end
$var wire 1 3! ww_HEX3 [3] $end
$var wire 1 4! ww_HEX3 [2] $end
$var wire 1 5! ww_HEX3 [1] $end
$var wire 1 6! ww_HEX3 [0] $end
$var wire 1 7! ww_HEX4 [6] $end
$var wire 1 8! ww_HEX4 [5] $end
$var wire 1 9! ww_HEX4 [4] $end
$var wire 1 :! ww_HEX4 [3] $end
$var wire 1 ;! ww_HEX4 [2] $end
$var wire 1 <! ww_HEX4 [1] $end
$var wire 1 =! ww_HEX4 [0] $end
$var wire 1 >! ww_HEX5 [6] $end
$var wire 1 ?! ww_HEX5 [5] $end
$var wire 1 @! ww_HEX5 [4] $end
$var wire 1 A! ww_HEX5 [3] $end
$var wire 1 B! ww_HEX5 [2] $end
$var wire 1 C! ww_HEX5 [1] $end
$var wire 1 D! ww_HEX5 [0] $end
$var wire 1 E! ww_HEX6 [6] $end
$var wire 1 F! ww_HEX6 [5] $end
$var wire 1 G! ww_HEX6 [4] $end
$var wire 1 H! ww_HEX6 [3] $end
$var wire 1 I! ww_HEX6 [2] $end
$var wire 1 J! ww_HEX6 [1] $end
$var wire 1 K! ww_HEX6 [0] $end
$var wire 1 L! \CLOCK_50~input_o\ $end
$var wire 1 M! \KEY[1]~input_o\ $end
$var wire 1 N! \KEY[2]~input_o\ $end
$var wire 1 O! \KEY[3]~input_o\ $end
$var wire 1 P! \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 Q! \KEY[0]~input_o\ $end
$var wire 1 R! \KEY[0]~inputCLKENA0_outclk\ $end
$var wire 1 S! \CPU|incrementaPC|Add0~5_sumout\ $end
$var wire 1 T! \ROM|memROM~1_combout\ $end
$var wire 1 U! \ROM|memROM~0_combout\ $end
$var wire 1 V! \ROM|memROM~2_combout\ $end
$var wire 1 W! \CPU|PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 X! \ROM|memROM~9_combout\ $end
$var wire 1 Y! \ROM|memROM~8_combout\ $end
$var wire 1 Z! \ROM|memROM~7_combout\ $end
$var wire 1 [! \CPU|DEC_instrucao|Equal10~2_combout\ $end
$var wire 1 \! \CPU|PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 ]! \ROM|memROM~6_combout\ $end
$var wire 1 ^! \CPU|PC|DOUT[8]~DUPLICATE_q\ $end
$var wire 1 _! \ROM|memROM~5_combout\ $end
$var wire 1 `! \ROM|memROM~12_combout\ $end
$var wire 1 a! \CPU|PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 b! \ROM|memROM~10_combout\ $end
$var wire 1 c! \CPU|PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 d! \ROM|memROM~3_combout\ $end
$var wire 1 e! \ROM|memROM~4_combout\ $end
$var wire 1 f! \CPU|incrementaPC|Add0~6\ $end
$var wire 1 g! \CPU|incrementaPC|Add0~9_sumout\ $end
$var wire 1 h! \CPU|incrementaPC|Add0~10\ $end
$var wire 1 i! \CPU|incrementaPC|Add0~13_sumout\ $end
$var wire 1 j! \CPU|incrementaPC|Add0~14\ $end
$var wire 1 k! \CPU|incrementaPC|Add0~17_sumout\ $end
$var wire 1 l! \CPU|incrementaPC|Add0~18\ $end
$var wire 1 m! \CPU|incrementaPC|Add0~21_sumout\ $end
$var wire 1 n! \CPU|incrementaPC|Add0~22\ $end
$var wire 1 o! \CPU|incrementaPC|Add0~25_sumout\ $end
$var wire 1 p! \ROM|memROM~11_combout\ $end
$var wire 1 q! \CPU|incrementaPC|Add0~26\ $end
$var wire 1 r! \CPU|incrementaPC|Add0~29_sumout\ $end
$var wire 1 s! \CPU|incrementaPC|Add0~30\ $end
$var wire 1 t! \CPU|incrementaPC|Add0~33_sumout\ $end
$var wire 1 u! \CPU|incrementaPC|Add0~34\ $end
$var wire 1 v! \CPU|incrementaPC|Add0~1_sumout\ $end
$var wire 1 w! \ROM|memROM~13_combout\ $end
$var wire 1 x! \CPU|DEC_instrucao|saida[4]~0_combout\ $end
$var wire 1 y! \CPU|DEC_instrucao|Equal10~0_combout\ $end
$var wire 1 z! \CPU|DEC_instrucao|saida[6]~1_combout\ $end
$var wire 1 {! \RAM|process_0~2_combout\ $end
$var wire 1 |! \RAM|process_0~0_combout\ $end
$var wire 1 }! \RAM|process_0~1_combout\ $end
$var wire 1 ~! \RAM|ram~561_combout\ $end
$var wire 1 !" \RAM|ram~25_q\ $end
$var wire 1 "" \RAM|ram~529_combout\ $end
$var wire 1 #" \RAM|ram~562_combout\ $end
$var wire 1 $" \RAM|ram~17_q\ $end
$var wire 1 %" \RAM|ram~530_combout\ $end
$var wire 1 &" \RAM|ram~531_combout\ $end
$var wire 1 '" \RAM|ram~532_combout\ $end
$var wire 1 (" \CPU|ULA1|Add1~34_cout\ $end
$var wire 1 )" \CPU|ULA1|Add1~1_sumout\ $end
$var wire 1 *" \CPU|DEC_instrucao|saida[4]~2_combout\ $end
$var wire 1 +" \CPU|ULA1|Add0~1_sumout\ $end
$var wire 1 ," \CPU|ULA1|saida[0]~0_combout\ $end
$var wire 1 -" \CPU|DEC_instrucao|Equal10~1_combout\ $end
$var wire 1 ." \CPU|DEC_instrucao|saida~3_combout\ $end
$var wire 1 /" \logica_LED|comb~0_combout\ $end
$var wire 1 0" \RAM|ram~26_q\ $end
$var wire 1 1" \RAM|ram~533_combout\ $end
$var wire 1 2" \RAM|ram~18_q\ $end
$var wire 1 3" \RAM|ram~534_combout\ $end
$var wire 1 4" \RAM|ram~535_combout\ $end
$var wire 1 5" \RAM|ram~536_combout\ $end
$var wire 1 6" \ROM|memROM~14_combout\ $end
$var wire 1 7" \CPU|ULA1|Add0~2\ $end
$var wire 1 8" \CPU|ULA1|Add0~5_sumout\ $end
$var wire 1 9" \CPU|ULA1|saida[1]~1_combout\ $end
$var wire 1 :" \CPU|ULA1|Add1~2\ $end
$var wire 1 ;" \CPU|ULA1|Add1~5_sumout\ $end
$var wire 1 <" \CPU|REGA|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 =" \RAM|ram~19_q\ $end
$var wire 1 >" \RAM|ram~538_combout\ $end
$var wire 1 ?" \RAM|ram~27_q\ $end
$var wire 1 @" \RAM|ram~537_combout\ $end
$var wire 1 A" \RAM|ram~539_combout\ $end
$var wire 1 B" \RAM|ram~540_combout\ $end
$var wire 1 C" \CPU|ULA1|Add1~6\ $end
$var wire 1 D" \CPU|ULA1|Add1~9_sumout\ $end
$var wire 1 E" \CPU|REGA|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 F" \CPU|ULA1|Add0~6\ $end
$var wire 1 G" \CPU|ULA1|Add0~9_sumout\ $end
$var wire 1 H" \CPU|ULA1|saida[2]~2_combout\ $end
$var wire 1 I" \RAM|ram~20_q\ $end
$var wire 1 J" \RAM|ram~542_combout\ $end
$var wire 1 K" \RAM|ram~28_q\ $end
$var wire 1 L" \RAM|ram~541_combout\ $end
$var wire 1 M" \RAM|ram~543_combout\ $end
$var wire 1 N" \RAM|ram~544_combout\ $end
$var wire 1 O" \CPU|ULA1|Add1~10\ $end
$var wire 1 P" \CPU|ULA1|Add1~13_sumout\ $end
$var wire 1 Q" \CPU|ULA1|Add0~10\ $end
$var wire 1 R" \CPU|ULA1|Add0~13_sumout\ $end
$var wire 1 S" \CPU|ULA1|saida[3]~3_combout\ $end
$var wire 1 T" \RAM|ram~29_q\ $end
$var wire 1 U" \RAM|ram~545_combout\ $end
$var wire 1 V" \RAM|ram~21_q\ $end
$var wire 1 W" \RAM|ram~546_combout\ $end
$var wire 1 X" \RAM|ram~547_combout\ $end
$var wire 1 Y" \RAM|ram~548_combout\ $end
$var wire 1 Z" \CPU|ULA1|Add1~14\ $end
$var wire 1 [" \CPU|ULA1|Add1~17_sumout\ $end
$var wire 1 \" \CPU|ULA1|Add0~14\ $end
$var wire 1 ]" \CPU|ULA1|Add0~17_sumout\ $end
$var wire 1 ^" \CPU|ULA1|saida[4]~4_combout\ $end
$var wire 1 _" \RAM|ram~22_q\ $end
$var wire 1 `" \RAM|ram~550_combout\ $end
$var wire 1 a" \RAM|ram~30_q\ $end
$var wire 1 b" \RAM|ram~549_combout\ $end
$var wire 1 c" \RAM|ram~551_combout\ $end
$var wire 1 d" \RAM|ram~552_combout\ $end
$var wire 1 e" \CPU|ULA1|Add1~18\ $end
$var wire 1 f" \CPU|ULA1|Add1~21_sumout\ $end
$var wire 1 g" \CPU|ULA1|Add0~18\ $end
$var wire 1 h" \CPU|ULA1|Add0~21_sumout\ $end
$var wire 1 i" \CPU|ULA1|saida[5]~5_combout\ $end
$var wire 1 j" \RAM|ram~31_q\ $end
$var wire 1 k" \RAM|ram~553_combout\ $end
$var wire 1 l" \RAM|ram~23_q\ $end
$var wire 1 m" \RAM|ram~554_combout\ $end
$var wire 1 n" \RAM|ram~555_combout\ $end
$var wire 1 o" \RAM|ram~556_combout\ $end
$var wire 1 p" \CPU|ULA1|Add1~22\ $end
$var wire 1 q" \CPU|ULA1|Add1~25_sumout\ $end
$var wire 1 r" \CPU|ULA1|Add0~22\ $end
$var wire 1 s" \CPU|ULA1|Add0~25_sumout\ $end
$var wire 1 t" \CPU|ULA1|saida[6]~6_combout\ $end
$var wire 1 u" \RAM|ram~32_q\ $end
$var wire 1 v" \RAM|ram~557_combout\ $end
$var wire 1 w" \RAM|ram~24_q\ $end
$var wire 1 x" \RAM|ram~558_combout\ $end
$var wire 1 y" \RAM|ram~559_combout\ $end
$var wire 1 z" \RAM|ram~560_combout\ $end
$var wire 1 {" \CPU|ULA1|Add0~26\ $end
$var wire 1 |" \CPU|ULA1|Add0~29_sumout\ $end
$var wire 1 }" \CPU|ULA1|saida[7]~7_combout\ $end
$var wire 1 ~" \CPU|ULA1|Add1~26\ $end
$var wire 1 !# \CPU|ULA1|Add1~29_sumout\ $end
$var wire 1 "# \CPU|REGA|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 ## \logica_LED|comb~1_combout\ $end
$var wire 1 $# \logica_LED|LED8|DOUT~0_combout\ $end
$var wire 1 %# \logica_LED|LED8|DOUT~q\ $end
$var wire 1 &# \logica_LED|comb~2_combout\ $end
$var wire 1 '# \logica_LED|LED9|DOUT~0_combout\ $end
$var wire 1 (# \logica_LED|LED9|DOUT~q\ $end
$var wire 1 )# \logica_LED|LED0to7|DOUT\ [7] $end
$var wire 1 *# \logica_LED|LED0to7|DOUT\ [6] $end
$var wire 1 +# \logica_LED|LED0to7|DOUT\ [5] $end
$var wire 1 ,# \logica_LED|LED0to7|DOUT\ [4] $end
$var wire 1 -# \logica_LED|LED0to7|DOUT\ [3] $end
$var wire 1 .# \logica_LED|LED0to7|DOUT\ [2] $end
$var wire 1 /# \logica_LED|LED0to7|DOUT\ [1] $end
$var wire 1 0# \logica_LED|LED0to7|DOUT\ [0] $end
$var wire 1 1# \CPU|REGA|DOUT\ [7] $end
$var wire 1 2# \CPU|REGA|DOUT\ [6] $end
$var wire 1 3# \CPU|REGA|DOUT\ [5] $end
$var wire 1 4# \CPU|REGA|DOUT\ [4] $end
$var wire 1 5# \CPU|REGA|DOUT\ [3] $end
$var wire 1 6# \CPU|REGA|DOUT\ [2] $end
$var wire 1 7# \CPU|REGA|DOUT\ [1] $end
$var wire 1 8# \CPU|REGA|DOUT\ [0] $end
$var wire 1 9# \CPU|PC|DOUT\ [8] $end
$var wire 1 :# \CPU|PC|DOUT\ [7] $end
$var wire 1 ;# \CPU|PC|DOUT\ [6] $end
$var wire 1 <# \CPU|PC|DOUT\ [5] $end
$var wire 1 =# \CPU|PC|DOUT\ [4] $end
$var wire 1 ># \CPU|PC|DOUT\ [3] $end
$var wire 1 ?# \CPU|PC|DOUT\ [2] $end
$var wire 1 @# \CPU|PC|DOUT\ [1] $end
$var wire 1 A# \CPU|PC|DOUT\ [0] $end
$var wire 1 B# \CPU|ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 C# \CPU|REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 D# \CPU|REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 E# \CPU|REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 F# \CPU|REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 G# \CPU|REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 H# \CPU|REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 I# \CPU|REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 J# \CPU|REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 K# \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 L# \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 M# \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 N# \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 O# \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 P# \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 Q# \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 R# \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 S# \CPU|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 T# \RAM|ALT_INV_ram~32_q\ $end
$var wire 1 U# \RAM|ALT_INV_ram~556_combout\ $end
$var wire 1 V# \RAM|ALT_INV_ram~555_combout\ $end
$var wire 1 W# \RAM|ALT_INV_ram~554_combout\ $end
$var wire 1 X# \RAM|ALT_INV_ram~23_q\ $end
$var wire 1 Y# \RAM|ALT_INV_ram~553_combout\ $end
$var wire 1 Z# \RAM|ALT_INV_ram~31_q\ $end
$var wire 1 [# \RAM|ALT_INV_ram~552_combout\ $end
$var wire 1 \# \RAM|ALT_INV_ram~551_combout\ $end
$var wire 1 ]# \RAM|ALT_INV_ram~550_combout\ $end
$var wire 1 ^# \RAM|ALT_INV_ram~22_q\ $end
$var wire 1 _# \RAM|ALT_INV_ram~549_combout\ $end
$var wire 1 `# \RAM|ALT_INV_ram~30_q\ $end
$var wire 1 a# \RAM|ALT_INV_ram~548_combout\ $end
$var wire 1 b# \RAM|ALT_INV_ram~547_combout\ $end
$var wire 1 c# \RAM|ALT_INV_ram~546_combout\ $end
$var wire 1 d# \RAM|ALT_INV_ram~21_q\ $end
$var wire 1 e# \RAM|ALT_INV_ram~545_combout\ $end
$var wire 1 f# \RAM|ALT_INV_ram~29_q\ $end
$var wire 1 g# \RAM|ALT_INV_ram~544_combout\ $end
$var wire 1 h# \RAM|ALT_INV_ram~543_combout\ $end
$var wire 1 i# \RAM|ALT_INV_ram~542_combout\ $end
$var wire 1 j# \RAM|ALT_INV_ram~20_q\ $end
$var wire 1 k# \RAM|ALT_INV_ram~541_combout\ $end
$var wire 1 l# \RAM|ALT_INV_ram~28_q\ $end
$var wire 1 m# \RAM|ALT_INV_ram~540_combout\ $end
$var wire 1 n# \RAM|ALT_INV_ram~539_combout\ $end
$var wire 1 o# \RAM|ALT_INV_ram~538_combout\ $end
$var wire 1 p# \RAM|ALT_INV_ram~19_q\ $end
$var wire 1 q# \RAM|ALT_INV_ram~537_combout\ $end
$var wire 1 r# \RAM|ALT_INV_ram~27_q\ $end
$var wire 1 s# \RAM|ALT_INV_ram~536_combout\ $end
$var wire 1 t# \RAM|ALT_INV_ram~535_combout\ $end
$var wire 1 u# \RAM|ALT_INV_ram~534_combout\ $end
$var wire 1 v# \RAM|ALT_INV_ram~18_q\ $end
$var wire 1 w# \RAM|ALT_INV_ram~533_combout\ $end
$var wire 1 x# \RAM|ALT_INV_ram~26_q\ $end
$var wire 1 y# \CPU|DEC_instrucao|ALT_INV_saida[4]~2_combout\ $end
$var wire 1 z# \RAM|ALT_INV_ram~532_combout\ $end
$var wire 1 {# \RAM|ALT_INV_ram~531_combout\ $end
$var wire 1 |# \RAM|ALT_INV_ram~530_combout\ $end
$var wire 1 }# \RAM|ALT_INV_ram~17_q\ $end
$var wire 1 ~# \RAM|ALT_INV_ram~529_combout\ $end
$var wire 1 !$ \RAM|ALT_INV_ram~25_q\ $end
$var wire 1 "$ \ROM|ALT_INV_memROM~12_combout\ $end
$var wire 1 #$ \ROM|ALT_INV_memROM~11_combout\ $end
$var wire 1 $$ \ROM|ALT_INV_memROM~10_combout\ $end
$var wire 1 %$ \CPU|DEC_instrucao|ALT_INV_saida[6]~1_combout\ $end
$var wire 1 &$ \CPU|DEC_instrucao|ALT_INV_saida[4]~0_combout\ $end
$var wire 1 '$ \CPU|DEC_instrucao|ALT_INV_Equal10~0_combout\ $end
$var wire 1 ($ \logica_LED|ALT_INV_comb~2_combout\ $end
$var wire 1 )$ \logica_LED|ALT_INV_comb~1_combout\ $end
$var wire 1 *$ \RAM|ALT_INV_process_0~0_combout\ $end
$var wire 1 +$ \ROM|ALT_INV_memROM~9_combout\ $end
$var wire 1 ,$ \ROM|ALT_INV_memROM~8_combout\ $end
$var wire 1 -$ \ROM|ALT_INV_memROM~7_combout\ $end
$var wire 1 .$ \ROM|ALT_INV_memROM~6_combout\ $end
$var wire 1 /$ \ROM|ALT_INV_memROM~5_combout\ $end
$var wire 1 0$ \ROM|ALT_INV_memROM~4_combout\ $end
$var wire 1 1$ \ROM|ALT_INV_memROM~3_combout\ $end
$var wire 1 2$ \ROM|ALT_INV_memROM~2_combout\ $end
$var wire 1 3$ \ROM|ALT_INV_memROM~1_combout\ $end
$var wire 1 4$ \ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 5$ \logica_LED|LED9|ALT_INV_DOUT~q\ $end
$var wire 1 6$ \logica_LED|LED8|ALT_INV_DOUT~q\ $end
$var wire 1 7$ \CPU|ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 8$ \CPU|ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 9$ \CPU|ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 :$ \CPU|ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 ;$ \CPU|ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 <$ \CPU|ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 =$ \CPU|ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 >$ \CPU|REGA|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 ?$ \CPU|REGA|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 @$ \CPU|PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 A$ \CPU|PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 B$ \CPU|PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 C$ \CPU|PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 D$ \CPU|PC|ALT_INV_DOUT[8]~DUPLICATE_q\ $end
$var wire 1 E$ \RAM|ALT_INV_process_0~2_combout\ $end
$var wire 1 F$ \ROM|ALT_INV_memROM~14_combout\ $end
$var wire 1 G$ \RAM|ALT_INV_process_0~1_combout\ $end
$var wire 1 H$ \ROM|ALT_INV_memROM~13_combout\ $end
$var wire 1 I$ \RAM|ALT_INV_ram~560_combout\ $end
$var wire 1 J$ \RAM|ALT_INV_ram~559_combout\ $end
$var wire 1 K$ \RAM|ALT_INV_ram~558_combout\ $end
$var wire 1 L$ \RAM|ALT_INV_ram~24_q\ $end
$var wire 1 M$ \RAM|ALT_INV_ram~557_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0a
1b
xc
1d
1e
1f
1g
1h
1i
0j
0L!
0M!
0N!
0O!
xP!
1Q!
1R!
1S!
1T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
1_!
0`!
0a!
0b!
0c!
1d!
1e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
1x!
1y!
1z!
0{!
1|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
1("
1)"
1*"
1+"
1,"
1-"
1."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
1;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
1D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
1P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
1["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
1f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
1q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
1!#
0"#
1##
0$#
0%#
0&#
0'#
0(#
0B#
1T#
1U#
1V#
1W#
1X#
1Y#
1Z#
1[#
1\#
1]#
1^#
1_#
1`#
1a#
1b#
1c#
1d#
1e#
1f#
1g#
1h#
1i#
1j#
1k#
1l#
1m#
1n#
1o#
1p#
1q#
1r#
1s#
1t#
1u#
1v#
1w#
1x#
0y#
1z#
1{#
1|#
1}#
1~#
1!$
1"$
1#$
1$$
0%$
0&$
0'$
1($
0)$
0*$
1+$
1,$
1-$
1.$
0/$
00$
01$
12$
03$
14$
15$
16$
17$
18$
19$
1:$
1;$
1<$
1=$
1>$
1?$
1@$
1A$
1B$
1C$
1D$
1E$
1F$
1G$
1H$
1I$
1J$
1K$
1L$
1M$
0S
0T
0U
1V
0k
0l
0m
1n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
1C#
1D#
1E#
1F#
1G#
1H#
1I#
1J#
1K#
1L#
1M#
1N#
1O#
1P#
1Q#
1R#
1S#
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
$end
#10000
0V
0n
0Q!
0R!
#20000
1V
1n
1Q!
1R!
1W!
1A#
18#
0J#
0S#
0C$
1Z!
1{!
0S!
1f!
0d!
0)"
1:"
0+"
17"
1B#
11$
0E$
0-$
18"
0;"
1C"
1g!
0y!
0*"
0."
1}!
0e!
1w!
0##
0=$
0D"
1O"
1)$
0H$
10$
0G$
1y#
1'$
0z!
19"
1#"
0,"
1)"
1+"
07"
0P"
1Z"
0B#
1%$
0["
1e"
08"
1,"
1=$
0f"
1p"
09"
0q"
1~"
0!#
#30000
0V
0n
0Q!
0R!
#40000
1V
1n
1Q!
1R!
0W!
1\!
0A#
1@#
1$"
0}#
0R#
1S#
0B$
1C$
1X!
1Y!
0Z!
0{!
1S!
0f!
0g!
1h!
1%"
0|#
1E$
1-$
0,$
0+$
1i!
1g!
0h!
0|!
1."
0}!
1&"
0i!
0{#
1G$
1*$
0#"
1'"
0z#
0)"
0+"
17"
1B#
18"
0,"
0=$
19"
#50000
0V
0n
0Q!
0R!
#60000
1V
1n
1Q!
1R!
1W!
1A#
08#
17#
1<"
0?$
0I#
1J#
0S#
0C$
0X!
0Y!
1Z!
1{!
0S!
1f!
1d!
1)"
0:"
1+"
07"
1;"
08"
1F"
1=$
0B#
01$
0E$
0-$
1,$
1+$
1G"
18"
0F"
0;"
0g!
1h!
1|!
0."
1e!
0w!
1##
1,"
09"
0=$
0<$
1i!
0G"
0)$
1H$
00$
0*$
1H"
19"
1<$
1}!
0&"
0H"
1{#
0G$
1~!
0'"
1z#
0)"
1:"
0+"
1B#
1;"
0,"
#70000
0V
0n
0Q!
0R!
#80000
1V
1n
1Q!
1R!
0W!
0\!
1c!
0A#
0@#
1?#
10"
0x#
0Q#
1R#
1S#
0A$
1B$
1C$
1S!
0f!
0d!
1g!
0h!
1X!
0i!
1j!
11"
0w#
0+$
11$
1k!
1i!
0j!
0g!
0e!
1w!
0##
0x!
0|!
1*"
1."
14"
0k!
0t#
0y#
1*$
1&$
1)$
0H$
10$
0~!
1#"
1&"
04"
0}!
09"
15"
0s#
1G$
1t#
0{#
1'"
05"
0#"
08"
1F"
19"
0;"
1=$
1s#
0z#
1G"
1)"
0:"
1+"
1,"
18"
0F"
1;"
09"
0<$
0=$
0B#
0G"
0;"
1<$
#90000
0V
0n
0Q!
0R!
#100000
1V
1n
1Q!
1R!
1W!
1A#
18#
07#
0<"
1?$
1I#
0J#
0S#
0C$
0X!
1]!
0S!
1f!
1d!
0)"
1:"
0+"
17"
1;"
0C"
08"
1=$
1B#
01$
0.$
1+$
1D"
0O"
18"
0;"
1C"
1g!
1x!
1|!
0*"
0."
1e!
0w!
1##
0=$
0D"
1O"
1P"
0Z"
0)$
1H$
00$
1y#
0*$
0&$
19"
0&"
0,"
14"
1$#
1["
0e"
0P"
1Z"
0t#
1{#
0["
1e"
1f"
0p"
0'"
15"
1q"
0~"
0f"
1p"
0s#
1z#
1)"
1+"
07"
08"
1F"
1;"
0C"
0q"
1~"
1!#
1=$
0B#
0!#
1D"
0O"
1G"
18"
0F"
1,"
09"
0=$
0<$
0G"
1P"
0Z"
1H"
19"
1<$
1["
0e"
0H"
1f"
0p"
1q"
0~"
1!#
#110000
0V
0n
0Q!
0R!
#120000
1V
1n
1Q!
1R!
0W!
1\!
0A#
1@#
1%#
06$
0R#
1S#
0B$
1C$
1S!
0f!
1U!
0d!
0g!
1h!
11$
04$
1p
0i!
1j!
1g!
0h!
1V!
16"
0e!
1w!
0##
1X
1i!
0j!
1k!
1)$
0H$
10$
0F$
02$
0%"
01"
1&"
04"
1&#
0k!
0($
1t#
0{#
1w#
1|#
0&"
1'"
05"
1'#
1s#
0z#
1{#
0'"
0)"
0+"
17"
08"
0;"
1C"
1=$
1B#
1z#
0D"
1O"
18"
1)"
1+"
07"
0,"
09"
0=$
0P"
1Z"
0B#
19"
08"
1,"
0["
1e"
1=$
09"
0f"
1p"
0q"
1~"
0!#
#130000
0V
0n
0Q!
0R!
#140000
1V
1n
1Q!
1R!
1W!
1A#
1(#
05$
0S#
0C$
0Z!
0]!
0{!
0S!
1f!
0U!
1b!
1d!
01$
0$$
14$
1E$
1.$
1-$
1o
0g!
1h!
1y!
1*"
1."
0&#
0V!
06"
1e!
0w!
1##
1W
0i!
1j!
0)$
1H$
00$
1F$
12$
1($
0y#
0'$
1z!
1D"
0O"
1G"
1["
0e"
1]"
1q"
0~"
1s"
1%"
11"
0,"
1k!
0w#
0|#
08$
0:$
0<$
0%$
1!#
1f"
0p"
1P"
0Z"
0)"
0+"
17"
1,"
1H"
1^"
1t"
14"
0["
0q"
0t#
1B#
18"
0=$
#150000
0V
0n
0Q!
0R!
#160000
1V
1n
1Q!
1R!
0W!
0\!
1a!
0c!
0A#
0@#
0?#
1>#
1E"
16#
14#
12#
0D#
0F#
0H#
0>$
0P#
1Q#
1R#
1S#
1A$
0@$
1B$
1C$
1S!
0f!
0b!
1g!
0h!
1Z!
1]!
1i!
0j!
1{!
0d!
0k!
1l!
0G"
1Q"
0D"
1O"
1["
0]"
1g"
1q"
0s"
1{"
18$
1:$
1<$
11$
0E$
0.$
0-$
1$$
1|"
1h"
0P"
1Z"
1R"
1m!
1k!
0l!
0i!
0g!
15"
1D"
1G"
0Q"
0["
1e"
1]"
0g"
0q"
1~"
1s"
0{"
0y!
0*"
0."
0e!
1w!
0##
0H"
0^"
0t"
0;$
09$
07$
0m!
1["
1)$
0H$
10$
1y#
1'$
08$
0:$
0<$
0s#
0|"
0!#
0h"
0f"
1p"
0R"
0z!
1;"
0C"
19"
1H"
1S"
1^"
1i"
1t"
1}"
1&"
0,"
1/"
04"
1&#
1)"
1+"
07"
1;$
19$
17$
1q"
0B#
0($
1t#
0{#
1%$
0}"
0i"
0S"
08"
0D"
18"
1'"
05"
1,"
1=$
1s#
0z#
0=$
09"
0)"
0+"
17"
08"
19"
0;"
1C"
1=$
1B#
1D"
18"
0,"
09"
0=$
19"
#170000
0V
0n
0Q!
0R!
#180000
1V
1n
1Q!
1R!
1W!
1A#
10#
1.#
1,#
1*#
0S#
0C$
0Z!
0]!
1p!
0{!
0S!
1f!
1U!
1`!
0"$
04$
1E$
0#$
1.$
1-$
1r
1t
1v
1x
1g!
1y!
1*"
1."
0&"
0/"
0&#
1V!
16"
0%"
01"
1`
1^
1\
1Z
1w#
1|#
0F$
02$
1($
1{#
0y#
0'$
1z!
1P"
0Z"
1R"
1f"
0p"
1h"
1|"
1!#
1,"
0H"
0^"
0t"
0'"
09"
1;"
0C"
1z#
07$
09$
0;$
0%$
0D"
0q"
0["
08"
1F"
19"
1S"
1i"
1}"
1)"
1+"
07"
0,"
0B#
1=$
18"
0F"
0G"
1Q"
1<$
0=$
0R"
1\"
1G"
0Q"
0<$
1;$
1R"
0\"
0]"
1g"
1:$
0;$
0h"
1r"
1]"
0g"
0:$
19$
1h"
0r"
0s"
1{"
18$
09$
0|"
1s"
0{"
08$
17$
1|"
07$
#190000
0V
0n
0Q!
0R!
#200000
1V
1n
1Q!
1R!
0W!
1\!
0A#
1@#
08#
17#
1<"
0E"
06#
15#
04#
13#
02#
11#
1"#
0C#
1D#
0E#
1F#
0G#
1H#
1>$
0?$
0I#
1J#
0R#
1S#
0B$
1C$
1Z!
1]!
1{!
1S!
0f!
0`!
0U!
0g!
1h!
0p!
0)"
0+"
0;"
1C"
08"
1F"
0G"
1D"
0O"
0P"
1Z"
0R"
1\"
1["
0e"
0]"
0f"
1p"
0h"
1r"
1q"
0~"
0s"
0|"
0!#
17$
18$
19$
1:$
1;$
1<$
1=$
1B#
1#$
14$
1"$
0E$
0.$
0-$
1!#
1s"
0q"
1~"
1f"
0p"
1]"
0["
1e"
1P"
0Z"
1G"
0D"
1O"
1i!
1g!
0h!
0y!
0*"
0."
1&#
0P"
1Z"
1R"
0\"
0V!
06"
0f"
1p"
1h"
0r"
1|"
0!#
0S"
0i"
0}"
0<$
0:$
08$
0i!
1P"
1["
0e"
1f"
1q"
0~"
1!#
07$
09$
1F$
12$
0;$
0($
1y#
1'$
0s"
0q"
1~"
0]"
0["
1e"
0z!
1H"
1^"
1t"
1S"
1%"
1/"
11"
09"
1;"
18"
0F"
1i"
1}"
0!#
0f"
1:$
18$
1f"
1!#
0=$
0w#
0|#
1%$
0t"
0^"
0G"
1&"
19"
1<$
0{#
0H"
1'"
0z#
1)"
0:"
1+"
0B#
0;"
1,"
#210000
0V
0n
0Q!
0R!
#220000
1V
1n
1Q!
1R!
1W!
1A#
00#
1/#
0.#
1-#
0,#
1+#
0*#
1)#
0S#
0C$
1Y!
0Z!
0]!
0{!
0S!
1f!
1U!
1`!
1d!
01$
0"$
04$
1E$
1.$
1-$
0,$
1q
0r
1s
0t
1u
0v
1w
0x
0g!
1h!
0|!
1[!
0/"
0&#
1V!
16"
0%"
01"
1e!
0w!
0`
1_
0^
1]
0\
1[
0Z
1Y
1i!
1H$
00$
1w#
1|#
0F$
02$
1($
1*$
0&"
1{#
0'"
1z#
0)"
1:"
0+"
1B#
1;"
0,"
#230000
0V
0n
0Q!
0R!
#240000
1V
1n
1Q!
1R!
#250000
0V
0n
0Q!
0R!
#260000
1V
1n
1Q!
1R!
#270000
0V
0n
0Q!
0R!
#280000
1V
1n
1Q!
1R!
#290000
0V
0n
0Q!
0R!
#300000
1V
1n
1Q!
1R!
#310000
0V
0n
0Q!
0R!
#320000
1V
1n
1Q!
1R!
#330000
0V
0n
0Q!
0R!
#340000
1V
1n
1Q!
1R!
#350000
0V
0n
0Q!
0R!
#360000
1V
1n
1Q!
1R!
#370000
0V
0n
0Q!
0R!
#380000
1V
1n
1Q!
1R!
#390000
0V
0n
0Q!
0R!
#400000
1V
1n
1Q!
1R!
#410000
0V
0n
0Q!
0R!
#420000
1V
1n
1Q!
1R!
#430000
0V
0n
0Q!
0R!
#440000
1V
1n
1Q!
1R!
#450000
0V
0n
0Q!
0R!
#460000
1V
1n
1Q!
1R!
#470000
0V
0n
0Q!
0R!
#480000
1V
1n
1Q!
1R!
#490000
0V
0n
0Q!
0R!
#500000
1V
1n
1Q!
1R!
#510000
0V
0n
0Q!
0R!
#520000
1V
1n
1Q!
1R!
#530000
0V
0n
0Q!
0R!
#540000
1V
1n
1Q!
1R!
#550000
0V
0n
0Q!
0R!
#560000
1V
1n
1Q!
1R!
#570000
0V
0n
0Q!
0R!
#580000
1V
1n
1Q!
1R!
#590000
0V
0n
0Q!
0R!
#600000
1V
1n
1Q!
1R!
#610000
0V
0n
0Q!
0R!
#620000
1V
1n
1Q!
1R!
#630000
0V
0n
0Q!
0R!
#640000
1V
1n
1Q!
1R!
#650000
0V
0n
0Q!
0R!
#660000
1V
1n
1Q!
1R!
#670000
0V
0n
0Q!
0R!
#680000
1V
1n
1Q!
1R!
#690000
0V
0n
0Q!
0R!
#700000
1V
1n
1Q!
1R!
#710000
0V
0n
0Q!
0R!
#720000
1V
1n
1Q!
1R!
#730000
0V
0n
0Q!
0R!
#740000
1V
1n
1Q!
1R!
#750000
0V
0n
0Q!
0R!
#760000
1V
1n
1Q!
1R!
#770000
0V
0n
0Q!
0R!
#780000
1V
1n
1Q!
1R!
#790000
0V
0n
0Q!
0R!
#800000
1V
1n
1Q!
1R!
#810000
0V
0n
0Q!
0R!
#820000
1V
1n
1Q!
1R!
#830000
0V
0n
0Q!
0R!
#840000
1V
1n
1Q!
1R!
#850000
0V
0n
0Q!
0R!
#860000
1V
1n
1Q!
1R!
#870000
0V
0n
0Q!
0R!
#880000
1V
1n
1Q!
1R!
#890000
0V
0n
0Q!
0R!
#900000
1V
1n
1Q!
1R!
#910000
0V
0n
0Q!
0R!
#920000
1V
1n
1Q!
1R!
#930000
0V
0n
0Q!
0R!
#940000
1V
1n
1Q!
1R!
#950000
0V
0n
0Q!
0R!
#960000
1V
1n
1Q!
1R!
#970000
0V
0n
0Q!
0R!
#980000
1V
1n
1Q!
1R!
#990000
0V
0n
0Q!
0R!
#1000000
