#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "c:\iverilog\lib\ivl\system.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "c:\iverilog\lib\ivl\va_math.vpi";
S_0000000000886810 .scope module, "test" "test" 2 3;
 .timescale 0 0;
v0000000000862910_0 .net "add_result64", 64 0, L_00000000008e3b20;  1 drivers
v0000000000894550_0 .var "first64", 63 0;
v00000000008e3f80_0 .var "second64", 63 0;
S_00000000008869a0 .scope module, "adder64" "nbit_CLA_full_adder" 2 46, 3 1 0, S_0000000000886810;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "num_one";
    .port_info 1 /INPUT 64 "num_two";
    .port_info 2 /OUTPUT 65 "S";
P_0000000000885480 .param/l "BIT_NUMBER" 0 3 2, +C4<00000000000000000000000001000000>;
v00000000001f8ce0_0 .var "Cins", 64 0;
v0000000000898ec0_0 .net "S", 64 0, L_00000000008e3b20;  alias, 1 drivers
v0000000000886b30_0 .net *"_ivl_1", 0 0, L_00000000008e42a0;  1 drivers
v00000000001fbd10_0 .var "cout", 0 0;
v00000000001fbdb0_0 .var "generates", 63 0;
v0000000000862550_0 .var/i "i", 31 0;
v00000000008625f0_0 .var/i "j", 31 0;
v0000000000862690_0 .net "num_one", 63 0, v0000000000894550_0;  1 drivers
v0000000000862730_0 .net "num_two", 63 0, v00000000008e3f80_0;  1 drivers
v00000000008627d0_0 .var "propagates", 63 0;
v0000000000862870_0 .var "sum", 63 0;
E_0000000000885180/0 .event edge, v0000000000862690_0, v0000000000862730_0, v00000000001fbdb0_0, v00000000008627d0_0;
E_0000000000885180/1 .event edge, v00000000001f8ce0_0;
E_0000000000885180 .event/or E_0000000000885180/0, E_0000000000885180/1;
L_00000000008e42a0 .part v00000000001f8ce0_0, 64, 1;
L_00000000008e3b20 .concat [ 64 1 0 0], v0000000000862870_0, L_00000000008e42a0;
    .scope S_00000000008869a0;
T_0 ;
    %wait E_0000000000885180;
    %pushi/vec4 0, 0, 65;
    %store/vec4 v00000000001f8ce0_0, 0, 65;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000000001fbdb0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000000008627d0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000000000862870_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000862550_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000000000862550_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000000000862690_0;
    %load/vec4 v0000000000862550_0;
    %part/s 1;
    %load/vec4 v0000000000862730_0;
    %load/vec4 v0000000000862550_0;
    %part/s 1;
    %and;
    %ix/getv/s 4, v0000000000862550_0;
    %store/vec4 v00000000001fbdb0_0, 4, 1;
    %load/vec4 v0000000000862690_0;
    %load/vec4 v0000000000862550_0;
    %part/s 1;
    %load/vec4 v0000000000862730_0;
    %load/vec4 v0000000000862550_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0000000000862550_0;
    %store/vec4 v00000000008627d0_0, 4, 1;
    %load/vec4 v00000000001fbdb0_0;
    %load/vec4 v0000000000862550_0;
    %part/s 1;
    %load/vec4 v00000000008627d0_0;
    %load/vec4 v0000000000862550_0;
    %part/s 1;
    %load/vec4 v00000000001f8ce0_0;
    %load/vec4 v0000000000862550_0;
    %part/s 1;
    %and;
    %or;
    %load/vec4 v0000000000862550_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v00000000001f8ce0_0, 4, 1;
    %load/vec4 v0000000000862550_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000862550_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008625f0_0, 0, 32;
T_0.2 ;
    %load/vec4 v00000000008625f0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0000000000862690_0;
    %load/vec4 v00000000008625f0_0;
    %part/s 1;
    %load/vec4 v0000000000862730_0;
    %load/vec4 v00000000008625f0_0;
    %part/s 1;
    %xor;
    %load/vec4 v00000000001f8ce0_0;
    %load/vec4 v00000000008625f0_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v00000000008625f0_0;
    %store/vec4 v0000000000862870_0, 4, 1;
    %load/vec4 v0000000000862690_0;
    %load/vec4 v00000000008625f0_0;
    %part/s 1;
    %load/vec4 v0000000000862730_0;
    %load/vec4 v00000000008625f0_0;
    %part/s 1;
    %and;
    %load/vec4 v0000000000862690_0;
    %load/vec4 v00000000008625f0_0;
    %part/s 1;
    %load/vec4 v0000000000862730_0;
    %load/vec4 v00000000008625f0_0;
    %part/s 1;
    %xor;
    %load/vec4 v00000000001f8ce0_0;
    %load/vec4 v00000000008625f0_0;
    %part/s 1;
    %and;
    %or;
    %store/vec4 v00000000001fbd10_0, 0, 1;
    %load/vec4 v00000000008625f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000008625f0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000886810;
T_1 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000000000894550_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v00000000008e3f80_0, 0, 64;
    %end;
    .thread T_1;
    .scope S_0000000000886810;
T_2 ;
    %vpi_call 2 14 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000886810 {0 0 0};
    %pushi/vec4 4160815104, 0, 52;
    %concati/vec4 1792, 0, 12;
    %store/vec4 v0000000000894550_0, 0, 64;
    %pushi/vec4 2147844484, 0, 41;
    %concati/vec4 64512, 0, 23;
    %store/vec4 v00000000008e3f80_0, 0, 64;
    %delay 1, 0;
    %pushi/vec4 3556777728, 0, 37;
    %concati/vec4 0, 0, 27;
    %store/vec4 v0000000000894550_0, 0, 64;
    %pushi/vec4 2147844484, 0, 41;
    %concati/vec4 64512, 0, 23;
    %store/vec4 v00000000008e3f80_0, 0, 64;
    %delay 1, 0;
    %pushi/vec4 2147844484, 0, 41;
    %concati/vec4 64512, 0, 23;
    %store/vec4 v0000000000894550_0, 0, 64;
    %pushi/vec4 3050314544, 0, 55;
    %concati/vec4 0, 0, 9;
    %store/vec4 v00000000008e3f80_0, 0, 64;
    %delay 50, 0;
    %vpi_call 2 42 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000000000886810;
T_3 ;
    %vpi_call 2 53 "$monitor", "64bit ---> At time %t, result = %b", $time, v0000000000862910_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "nbit_CLA_full_adder_tb.v";
    "./../nbit_CLA_full_adder.v";
