{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "25edf405",
   "metadata": {},
   "outputs": [],
   "source": [
    "import sexpdata\n",
    "\n",
    "import os.path\n",
    "import shutil\n",
    "\n",
    "import subprocess\n",
    "\n",
    "import os\n",
    "import re\n",
    "import pickle\n",
    "import csv"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "633c0ccf",
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "def replace_setup_block(input_file, replacement_file, output_file):\n",
    "    # Read input S-expression file\n",
    "    with open(input_file, \"r\") as f:\n",
    "        content = f.read()\n",
    "\n",
    "    # Read replacement S-expression\n",
    "    with open(replacement_file, \"r\") as f:\n",
    "        replacement_sexp = sexpdata.loads(f.read())\n",
    "    # Find and replace the `(setup ...)` block\n",
    "    setup_block = None\n",
    "    for i, expr in enumerate(replacement_sexp):\n",
    "        if isinstance(expr, list) and len(expr) > 0 and expr[0] == sexpdata.Symbol(\"setup\"):\n",
    "            setup_block = expr\n",
    "            break  # Fidn only the first occurrence of `(setup ...)`\n",
    "        \n",
    "\n",
    "    # Parse the input S-expression\n",
    "    parsed_sexp = sexpdata.loads(content)\n",
    "\n",
    "    # Find and replace the `(setup ...)` block\n",
    "    for i, expr in enumerate(parsed_sexp):\n",
    "        if isinstance(expr, list) and len(expr) > 0 and expr[0] == sexpdata.Symbol(\"setup\"):\n",
    "            parsed_sexp[i] = setup_block\n",
    "            break  # Replace only the first occurrence of `(setup ...)`\n",
    "\n",
    "    # Write the modified S-expression back to a file\n",
    "    with open(output_file, \"w\") as f:\n",
    "        f.write(sexpdata.dumps(parsed_sexp, pretty_print=True, indent_as='\\t'))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "9b84f779",
   "metadata": {},
   "outputs": [],
   "source": [
    "submissions_root = \"/Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed\"\n",
    "\n",
    "with open(os.path.join(submissions_root, 'assignment_data.pkl'), 'rb') as f:\n",
    "    assignment_data = pickle.load(f)\n",
    "\n",
    "# split into two panels\n",
    "assignment_data['sobakinashebuoyinkansola'] = {'real filename':'Lab5_SMD'}\n",
    "names = assignment_data.keys()\n",
    "names = sorted(names)\n",
    "panel_1_names = names[:len(names)//2]\n",
    "panel_2_names = [name for name in names if not name in panel_1_names]\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "4cdb54e4",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['alanizmarc',\n",
       " 'arizperomopaulina',\n",
       " 'brentsantiago',\n",
       " 'brianoaden',\n",
       " 'carbytimaurilee',\n",
       " 'caseyemmie',\n",
       " 'chaeelliot',\n",
       " 'chenjingjing',\n",
       " 'chingeric',\n",
       " 'dahlinkelly',\n",
       " 'desantisguido',\n",
       " 'elkarehalessa',\n",
       " 'gibsonbryce',\n",
       " 'hanchris',\n",
       " 'hoffmanmitchell',\n",
       " 'hunick',\n",
       " 'kangjoshua',\n",
       " 'kishinchandanisurina',\n",
       " 'kuhlmanmax',\n",
       " 'kuyetomi',\n",
       " 'lebeaujustin',\n",
       " 'liken',\n",
       " 'lowedwin',\n",
       " 'lugerald',\n",
       " 'mansfieldhenry',\n",
       " 'marekleo',\n",
       " 'mikhailovallen',\n",
       " 'narayandeepak',\n",
       " 'nierin',\n",
       " 'nunezleonardo',\n",
       " 'nuttmatthew',\n",
       " 'schmidtcaden',\n",
       " 'sobakinashebuoyinkansola',\n",
       " 'sotoisabella',\n",
       " 'stroudbrandon',\n",
       " 'tamamesfernando',\n",
       " 'verasgiovannamariane',\n",
       " 'wangjolie',\n",
       " 'welchmanben',\n",
       " 'witkopgabriel',\n",
       " 'wrysinskirenee',\n",
       " 'xiajustin',\n",
       " 'xukerry',\n",
       " 'yilmazkaan',\n",
       " 'yoshizakilance',\n",
       " 'zerefaemmanuel',\n",
       " 'zhangoscar',\n",
       " 'zhoudidi']"
      ]
     },
     "execution_count": 8,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "names"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 23,
   "id": "8cf5b825",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{'student number': '78930', 'special number': '6363601', 'original filename': 'alanizmarc_78930_6363601_Lab5_SMD.kicad_pcb-1', 'real filename': 'Lab5_SMD', 'extension': 'kicad_pcb', 'version': '1'}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '67233', 'special number': '6377444', 'original filename': 'arizperomopaulina_67233_6377444_Lab5_THT.kicad_pcb', 'real filename': 'Lab5_THT', 'extension': 'kicad_pcb', 'version': None}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 8 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '67184', 'special number': '6378299', 'original filename': 'brentsantiago_67184_6378299_Lab5_SMD.kicad_pcb-1', 'real filename': 'Lab5_SMD', 'extension': 'kicad_pcb', 'version': '1'}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '67083', 'special number': '6372598', 'original filename': 'brianoaden_67083_6372598_Lab5_SMD.kicad_pcb', 'real filename': 'Lab5_SMD', 'extension': 'kicad_pcb', 'version': None}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '67395', 'special number': '6378396', 'original filename': 'carbytimaurilee_67395_6378396_Lab5_SMD.kicad_pcb-1', 'real filename': 'Lab5_SMD', 'extension': 'kicad_pcb', 'version': '1'}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '78116', 'special number': '6377380', 'original filename': 'caseyemmie_78116_6377380_Lab5_Emmie.kicad_pcb', 'real filename': 'Lab5_Emmie', 'extension': 'kicad_pcb', 'version': None}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 251 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '68326', 'special number': '6374509', 'original filename': 'chaeelliot_68326_6374509_Lab5_SMD.kicad_pcb-1', 'real filename': 'Lab5_SMD', 'extension': 'kicad_pcb', 'version': '1'}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '46849', 'special number': '6363482', 'original filename': 'chenjingjing_46849_6363482_Lab5_SMD.kicad_pcb', 'real filename': 'Lab5_SMD', 'extension': 'kicad_pcb', 'version': None}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '67442', 'special number': '6375730', 'original filename': 'chingeric_67442_6375730_Lab5_SMD.kicad_pcb', 'real filename': 'Lab5_SMD', 'extension': 'kicad_pcb', 'version': None}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '67251', 'special number': '6378005', 'original filename': 'dahlinkelly_67251_6378005_Lab5_SMD.kicad_pcb', 'real filename': 'Lab5_SMD', 'extension': 'kicad_pcb', 'version': None}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '69200', 'special number': '6376463', 'original filename': 'desantisguido_69200_6376463_Lab5_SMD.kicad_pcb-1', 'real filename': 'Lab5_SMD', 'extension': 'kicad_pcb', 'version': '1'}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 65 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '67112', 'special number': '6375741', 'original filename': 'elkarehalessa_67112_6375741_Lab5_SMD.kicad_pcb-1', 'real filename': 'Lab5_SMD', 'extension': 'kicad_pcb', 'version': '1'}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '67200', 'special number': '6377915', 'original filename': 'gibsonbryce_67200_6377915_bg50Lab5_SMD.kicad_pcb-1', 'real filename': 'bg50Lab5_SMD', 'extension': 'kicad_pcb', 'version': '1'}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 1 violations\n",
      "Found 1 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '67310', 'special number': '6371552', 'original filename': 'hanchris_67310_6371552_Lab5_SMD.kicad_pcb', 'real filename': 'Lab5_SMD', 'extension': 'kicad_pcb', 'version': None}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '68478', 'special number': '6363681', 'original filename': 'hoffmanmitchell_68478_6363681_Lab5_SMD.kicad_pcb', 'real filename': 'Lab5_SMD', 'extension': 'kicad_pcb', 'version': None}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '78336', 'special number': '6375623', 'original filename': 'hunick_78336_6375623_Lab5.kicad_pcb', 'real filename': 'Lab5', 'extension': 'kicad_pcb', 'version': None}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '57975', 'special number': '6378367', 'original filename': 'kangjoshua_57975_6378367_Lab5_SMD.kicad_pcb', 'real filename': 'Lab5_SMD', 'extension': 'kicad_pcb', 'version': None}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '69125', 'special number': '6363439', 'original filename': 'kishinchandanisurina_69125_6363439_Lab5_SMD.kicad_pcb', 'real filename': 'Lab5_SMD', 'extension': 'kicad_pcb', 'version': None}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '67102', 'special number': '6371500', 'original filename': 'kuhlmanmax_67102_6371500_Lab5_SMD.kicad_pcb-1', 'real filename': 'Lab5_SMD', 'extension': 'kicad_pcb', 'version': '1'}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '68203', 'special number': '6376349', 'original filename': 'kuyetomi_68203_6376349_Lab5_SMD.kicad_pcb', 'real filename': 'Lab5_SMD', 'extension': 'kicad_pcb', 'version': None}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '45202', 'special number': '6363306', 'original filename': 'lebeaujustin_45202_6363306_Lab5_SMD.kicad_pcb', 'real filename': 'Lab5_SMD', 'extension': 'kicad_pcb', 'version': None}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '67178', 'special number': '6364271', 'original filename': 'liken_67178_6364271_Lab5_SMD.kicad_pcb', 'real filename': 'Lab5_SMD', 'extension': 'kicad_pcb', 'version': None}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '68885', 'special number': '6374334', 'original filename': 'lowedwin_68885_6374334_Lab5_SMD.kicad_pcb', 'real filename': 'Lab5_SMD', 'extension': 'kicad_pcb', 'version': None}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '79591', 'special number': '6371509', 'original filename': 'lugerald_79591_6371509_Lab5_SMD.kicad_pcb', 'real filename': 'Lab5_SMD', 'extension': 'kicad_pcb', 'version': None}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '67254', 'special number': '6376394', 'original filename': 'mansfieldhenry_67254_6376394_lab5_smd_henrym.kicad_pcb', 'real filename': 'lab5_smd_henrym', 'extension': 'kicad_pcb', 'version': None}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '67107', 'special number': '6364944', 'original filename': 'marekleo_67107_6364944_Lab5_SMD.kicad_pcb-1', 'real filename': 'Lab5_SMD', 'extension': 'kicad_pcb', 'version': '1'}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '87858', 'special number': '6363429', 'original filename': 'mikhailovallen_87858_6363429_Lab5_SMD.kicad_pcb', 'real filename': 'Lab5_SMD', 'extension': 'kicad_pcb', 'version': None}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '67369', 'special number': '6371524', 'original filename': 'narayandeepak_67369_6371524_Lab5_THT.kicad_pcb', 'real filename': 'Lab5_THT', 'extension': 'kicad_pcb', 'version': None}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 21 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '67161', 'special number': '6375867', 'original filename': 'nierin_67161_6375867_Lab5_SMD.kicad_pcb-1', 'real filename': 'Lab5_SMD', 'extension': 'kicad_pcb', 'version': '1'}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '67212', 'special number': '6371515', 'original filename': 'nunezleonardo_67212_6371515_LDN1_Lab5_SMD.kicad_pcb', 'real filename': 'LDN1_Lab5_SMD', 'extension': 'kicad_pcb', 'version': None}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 1 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '68820', 'special number': '6372440', 'original filename': 'nuttmatthew_68820_6372440_Lab5_SMD_MN.kicad_pcb', 'real filename': 'Lab5_SMD_MN', 'extension': 'kicad_pcb', 'version': None}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '66984', 'special number': '6363422', 'original filename': 'schmidtcaden_66984_6363422_Lab5_SMD.kicad_pcb', 'real filename': 'Lab5_SMD', 'extension': 'kicad_pcb', 'version': None}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'real filename': 'Lab5_SMD'}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '68871', 'special number': '6370315', 'original filename': 'sotoisabella_68871_6370315_Lab5_ISA_SMD.kicad_pcb-1', 'real filename': 'Lab5_ISA_SMD', 'extension': 'kicad_pcb', 'version': '1'}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '78264', 'special number': '6375742', 'original filename': 'stroudbrandon_78264_6375742_Lab5_SMD.kicad_pcb', 'real filename': 'Lab5_SMD', 'extension': 'kicad_pcb', 'version': None}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '66921', 'special number': '6376734', 'original filename': 'tamamesfernando_66921_6376734_Lab5_SMD_Tamames.kicad_pcb', 'real filename': 'Lab5_SMD_Tamames', 'extension': 'kicad_pcb', 'version': None}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '68887', 'special number': '6368346', 'original filename': 'verasgiovannamariane_68887_6368346_Lab5_SMD.kicad_pcb-1', 'real filename': 'Lab5_SMD', 'extension': 'kicad_pcb', 'version': '1'}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '68712', 'special number': '6365156', 'original filename': 'wangjolie_68712_6365156_Lab5_SMD_JW.kicad_pcb', 'real filename': 'Lab5_SMD_JW', 'extension': 'kicad_pcb', 'version': None}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '67213', 'special number': '6377968', 'original filename': 'welchmanben_67213_6377968_ELEC327Lab5.kicad_pcb', 'real filename': 'ELEC327Lab5', 'extension': 'kicad_pcb', 'version': None}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '67325', 'special number': '6377487', 'original filename': 'witkopgabriel_67325_6377487_Lab5_SMD.kicad_pcb', 'real filename': 'Lab5_SMD', 'extension': 'kicad_pcb', 'version': None}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '68772', 'special number': '6377780', 'original filename': 'wrysinskirenee_68772_6377780_Lab5_SMD.kicad_pcb', 'real filename': 'Lab5_SMD', 'extension': 'kicad_pcb', 'version': None}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '67408', 'special number': '6363544', 'original filename': 'xiajustin_67408_6363544_Lab5_SMD.kicad_pcb-1', 'real filename': 'Lab5_SMD', 'extension': 'kicad_pcb', 'version': '1'}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '77444', 'special number': '6363504', 'original filename': 'xukerry_77444_6363504_Lab5_SMD.kicad_pcb', 'real filename': 'Lab5_SMD', 'extension': 'kicad_pcb', 'version': None}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '66950', 'special number': '6372651', 'original filename': 'yilmazkaan_66950_6372651_Lab5_SMD.kicad_pcb-1', 'real filename': 'Lab5_SMD', 'extension': 'kicad_pcb', 'version': '1'}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 1 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '67255', 'special number': '6369985', 'original filename': 'yoshizakilance_67255_6369985_Lab5_SMD.kicad_pcb', 'real filename': 'Lab5_SMD', 'extension': 'kicad_pcb', 'version': None}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '68886', 'special number': '6364859', 'original filename': 'zerefaemmanuel_68886_6364859_hw4-kicad.kicad_pcb', 'real filename': 'hw4-kicad', 'extension': 'kicad_pcb', 'version': None}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 0 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '78361', 'special number': '6375028', 'original filename': 'zhangoscar_78361_6375028_Lab5_SMD.kicad_pcb', 'real filename': 'Lab5_SMD', 'extension': 'kicad_pcb', 'version': None}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 47 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "{'student number': '56786', 'special number': '6363484', 'original filename': 'zhoudidi_56786_6363484_Lab5_THT.kicad_pcb', 'real filename': 'Lab5_THT', 'extension': 'kicad_pcb', 'version': None}\n",
      "Loading board\n",
      "Running DRC...\n",
      "Found 7 violations\n",
      "Found 0 unconnected items\n",
      "Saved DRC Report to Test.json\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n",
      "Loading board\n",
      "Successfully created svg file\n",
      "\n"
     ]
    }
   ],
   "source": [
    "\n",
    "\n",
    "replacement_file = '/Users/ckemere/Code/Web/elec327.github.io/lab5/AdvancedCircuits_8mil_autotest.kicad_pcb'\n",
    "\n",
    "project_file = '/Users/ckemere/Code/Web/elec327.github.io/lab5/AdvancedCircuits_8mil_autotest.kicad_pro'\n",
    "\n",
    "# command_all = '/Applications/KiCad/KiCad.app/Contents/MacOS/kicad-cli pcb drc --format json --severity-all -o AllDRC.json Test.kicad_pcb'\n",
    "\n",
    "command_grade = '/Applications/KiCad/KiCad.app/Contents/MacOS/kicad-cli pcb drc --format json --severity-error Test.kicad_pcb'\n",
    "\n",
    "command_grade_SVG_all = '/Applications/KiCad/KiCad.app/Contents/MacOS/kicad-cli pcb export svg --page-size-mode 0 --exclude-drawing-sheet --layers B.Cu,F.Cu,Edge.Cuts Test.kicad_pcb --output Test.svg'\n",
    "\n",
    "command_grade_SVG_front = '/Applications/KiCad/KiCad.app/Contents/MacOS/kicad-cli pcb export svg --page-size-mode 2 --exclude-drawing-sheet --layers F.Cu,Edge.Cuts Test.kicad_pcb --output Test-F_Cu.svg'\n",
    "\n",
    "command_grade_SVG_back = '/Applications/KiCad/KiCad.app/Contents/MacOS/kicad-cli pcb export svg --page-size-mode 2 --exclude-drawing-sheet --layers B.Cu,Edge.Cuts Test.kicad_pcb --output Test-B_Cu.svg'\n",
    "\n",
    "\n",
    "# Create a new dictionary to store results for each student\n",
    "drcresults = {}\n",
    "\n",
    "\n",
    "for name in names:\n",
    "\n",
    "    student_directory = os.path.join(submissions_root, name)\n",
    "    if not os.path.isdir(student_directory):\n",
    "        print('Missing-directory - ', name)\n",
    "        continue\n",
    "    else:\n",
    "        print(assignment_data[name])\n",
    "        infile = os.path.join(student_directory, assignment_data[name]['real filename'] + '.' + 'kicad_pcb')\n",
    "        outfile = os.path.join(student_directory, 'Test' + '.' + 'kicad_pcb')\n",
    "        \n",
    "        replace_setup_block(infile, replacement_file, outfile)\n",
    "        \n",
    "        shutil.copy(project_file, os.path.join(student_directory, 'Test.kicad_pro'))\n",
    "\n",
    "\n",
    "        result = subprocess.run(command_grade, cwd=student_directory, shell=True, capture_output=True, text=True)\n",
    "        print(result.stdout)\n",
    "\n",
    "        # put the results in the results dictionary\n",
    "        drcresults[name] = result.stdout\n",
    "\n",
    "        result = subprocess.run(command_grade_SVG_front, cwd=student_directory, shell=True, capture_output=True, text=True)\n",
    "        print(result.stdout)\n",
    "\n",
    "        result = subprocess.run(command_grade_SVG_back, cwd=student_directory, shell=True, capture_output=True, text=True)\n",
    "        print(result.stdout)\n",
    "\n",
    "        result = subprocess.run(command_grade_SVG_all, cwd=student_directory, shell=True, capture_output=True, text=True)\n",
    "        print(result.stdout)\n",
    "\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "id": "771c67b7",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "alanizmarc\n",
      "Added 0 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/alanizmarc/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/alanizmarc/report.html\n",
      "arizperomopaulina\n",
      "Added 12 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/arizperomopaulina/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/arizperomopaulina/report.html\n",
      "brentsantiago\n",
      "Added 0 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/brentsantiago/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/brentsantiago/report.html\n",
      "brianoaden\n",
      "Added 0 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/brianoaden/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/brianoaden/report.html\n",
      "carbytimaurilee\n",
      "Added 0 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/carbytimaurilee/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/carbytimaurilee/report.html\n",
      "caseyemmie\n",
      "Added 281 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/caseyemmie/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/caseyemmie/report.html\n",
      "chaeelliot\n",
      "Added 0 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/chaeelliot/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/chaeelliot/report.html\n",
      "chenjingjing\n",
      "Added 0 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/chenjingjing/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/chenjingjing/report.html\n",
      "chingeric\n",
      "Added 0 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/chingeric/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/chingeric/report.html\n",
      "dahlinkelly\n",
      "Added 0 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/dahlinkelly/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/dahlinkelly/report.html\n",
      "desantisguido\n",
      "Added 130 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/desantisguido/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/desantisguido/report.html\n",
      "elkarehalessa\n",
      "Added 0 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/elkarehalessa/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/elkarehalessa/report.html\n",
      "gibsonbryce\n",
      "Added 4 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/gibsonbryce/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/gibsonbryce/report.html\n",
      "hanchris\n",
      "Added 0 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/hanchris/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/hanchris/report.html\n",
      "hoffmanmitchell\n",
      "Added 0 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/hoffmanmitchell/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/hoffmanmitchell/report.html\n",
      "hunick\n",
      "Added 0 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/hunick/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/hunick/report.html\n",
      "kangjoshua\n",
      "Added 0 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/kangjoshua/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/kangjoshua/report.html\n",
      "kishinchandanisurina\n",
      "Added 0 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/kishinchandanisurina/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/kishinchandanisurina/report.html\n",
      "kuhlmanmax\n",
      "Added 0 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/kuhlmanmax/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/kuhlmanmax/report.html\n",
      "kuyetomi\n",
      "Added 0 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/kuyetomi/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/kuyetomi/report.html\n",
      "lebeaujustin\n",
      "Added 0 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/lebeaujustin/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/lebeaujustin/report.html\n",
      "liken\n",
      "Added 0 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/liken/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/liken/report.html\n",
      "lowedwin\n",
      "Added 0 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/lowedwin/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/lowedwin/report.html\n",
      "lugerald\n",
      "Added 0 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/lugerald/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/lugerald/report.html\n",
      "mansfieldhenry\n",
      "Added 0 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/mansfieldhenry/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/mansfieldhenry/report.html\n",
      "marekleo\n",
      "Added 0 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/marekleo/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/marekleo/report.html\n",
      "mikhailovallen\n",
      "Added 0 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/mikhailovallen/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/mikhailovallen/report.html\n",
      "narayandeepak\n",
      "Added 38 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/narayandeepak/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/narayandeepak/report.html\n",
      "nierin\n",
      "Added 0 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/nierin/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/nierin/report.html\n",
      "nunezleonardo\n",
      "Added 2 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/nunezleonardo/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/nunezleonardo/report.html\n",
      "nuttmatthew\n",
      "Added 0 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/nuttmatthew/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/nuttmatthew/report.html\n",
      "schmidtcaden\n",
      "Added 0 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/schmidtcaden/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/schmidtcaden/report.html\n",
      "sobakinashebuoyinkansola\n",
      "Added 0 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/sobakinashebuoyinkansola/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/sobakinashebuoyinkansola/report.html\n",
      "sotoisabella\n",
      "Added 0 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/sotoisabella/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/sotoisabella/report.html\n",
      "stroudbrandon\n",
      "Added 0 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/stroudbrandon/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/stroudbrandon/report.html\n",
      "tamamesfernando\n",
      "Added 0 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/tamamesfernando/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/tamamesfernando/report.html\n",
      "verasgiovannamariane\n",
      "Added 0 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/verasgiovannamariane/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/verasgiovannamariane/report.html\n",
      "wangjolie\n",
      "Added 0 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/wangjolie/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/wangjolie/report.html\n",
      "welchmanben\n",
      "Added 0 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/welchmanben/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/welchmanben/report.html\n",
      "witkopgabriel\n",
      "Added 0 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/witkopgabriel/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/witkopgabriel/report.html\n",
      "wrysinskirenee\n",
      "Added 0 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/wrysinskirenee/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/wrysinskirenee/report.html\n",
      "xiajustin\n",
      "Added 0 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/xiajustin/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/xiajustin/report.html\n",
      "xukerry\n",
      "Added 0 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/xukerry/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/xukerry/report.html\n",
      "yilmazkaan\n",
      "Added 2 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/yilmazkaan/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/yilmazkaan/report.html\n",
      "yoshizakilance\n",
      "Added 0 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/yoshizakilance/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/yoshizakilance/report.html\n",
      "zerefaemmanuel\n",
      "Added 0 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/zerefaemmanuel/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/zerefaemmanuel/report.html\n",
      "zhangoscar\n",
      "Added 47 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/zhangoscar/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/zhangoscar/report.html\n",
      "zhoudidi\n",
      "Added 10 DRC violation markers\n",
      "Modified SVG saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/zhoudidi/Test_with_violations.svg\n",
      "HTML report saved to /Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed/zhoudidi/report.html\n"
     ]
    }
   ],
   "source": [
    "# Let's go through all of the student directories and generate an error report HTML file for each student\n",
    "# We'll use the generate_single_PCB_error_report.py script to generate the HTML file for each student\n",
    "from generate_single_PCB_error_report import add_drc_markers\n",
    "\n",
    "for name in names:\n",
    "    student_directory = os.path.join(submissions_root, name)\n",
    "    if not os.path.isdir(student_directory):\n",
    "        print('Missing-directory - ', name)\n",
    "        continue\n",
    "    else:\n",
    "        print(name)\n",
    "        json_file = os.path.join(student_directory, 'Test.json')\n",
    "        svg_file = os.path.join(student_directory, 'Test.svg')\n",
    "        output_svg_file = os.path.join(student_directory, 'Test_with_violations.svg')\n",
    "        output_html_file = os.path.join(student_directory, 'report.html')\n",
    "\n",
    "        add_drc_markers(json_file, svg_file, output_svg_file, output_html_file)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "id": "292a6498",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Number of students who had DRC errors: 9\n",
      "Names of students who had DRC errors: arizperomopaulina, caseyemmie, desantisguido, gibsonbryce, narayandeepak, nunezleonardo, yilmazkaan, zhangoscar, zhoudidi\n"
     ]
    }
   ],
   "source": [
    "\n",
    "# Create a new HTML file which will contain the front and back PCB SVGs and the results of the DRC for each student in a 3 column table\n",
    "# where the first column is the student name, the second column is the front PCB SVG, the third column is the back PCB SVG, and the fourth column is the DRC results\n",
    "\n",
    "# Use CSS to make the text font 12 point Arial, and the table border 1px solid black\n",
    "\n",
    "html_file = 'Lab5_PCB_grading_results.html'\n",
    "\n",
    "with open(html_file, 'w') as f:\n",
    "    f.write('''\n",
    "    <html>\n",
    "    <head>\n",
    "    <title>PCB Grading Results</title>\n",
    "    <style>\n",
    "        table {\n",
    "            # border-collapse: collapse;\n",
    "            width: 100%;\n",
    "        }\n",
    "        td, th {\n",
    "            border: 1px solid black;\n",
    "            padding: 8px;\n",
    "            font-size: 12px;\n",
    "            font-family: Arial, sans-serif;\n",
    "        }\n",
    "        tr:nth-child(even) {\n",
    "            background-color: #f2f2f2;\n",
    "        }\n",
    "    </style>\n",
    "    </head>\n",
    "    <body>\n",
    "    <table>\n",
    "    <tr>\n",
    "        <th>Student Name</th>\n",
    "        <th>Front PCB SVG</th>\n",
    "        <th>Back PCB SVG</th>\n",
    "        <th>DRC Results</th>\n",
    "    </tr>\n",
    "    ''')\n",
    "\n",
    "    for name in names:\n",
    "        # Parse the DRC results, looking for lines that say \"Found 0 violations\" and \"Found 0 unconnected items\"\n",
    "        # If we find these lines, good. Otherwise, highlight the students name in red. And make it bold.\n",
    "\n",
    "        if \"Found 0 violations\" in drcresults[name] and \"Found 0 unconnected items\" in drcresults[name]:    \n",
    "            f.write(f'<tr><td>{name}</td><td><img src=\"{submissions_root}/{name}/Test-F_Cu.svg\" alt=\"PCB SVG\" style=\"width:100%\"></td><td><img src=\"{submissions_root}/{name}/Test-B_Cu.svg\" alt=\"PCB SVG\" style=\"width:100%\"></td><td>{drcresults[name]}</td></tr>')\n",
    "        else:\n",
    "            f.write(f'<tr><td style=\"color: red; font-weight: bold;\">{name}</td><td><img src=\"{submissions_root}/{name}/Test-F_Cu.svg\" alt=\"PCB SVG\" style=\"width:100%\"></td><td><img src=\"{submissions_root}/{name}/Test-B_Cu.svg\" alt=\"PCB SVG\" style=\"width:100%\"></td><td>{drcresults[name]}</td></tr>')\n",
    "\n",
    "    f.write('''\n",
    "    </table>\n",
    "    </body>\n",
    "    </html>\n",
    "    ''')\n",
    "\n",
    "# Print a summary of the number of students who had DRC errors and their names\n",
    "\n",
    "# Count the number of students who had DRC errors\n",
    "num_errors = sum(1 for name in names if \"Found 0 violations\" not in drcresults[name] or \"Found 0 unconnected items\" not in drcresults[name])\n",
    "\n",
    "print(f'Number of students who had DRC errors: {num_errors}')\n",
    "\n",
    "# Print the names of the students who had DRC errors\n",
    "print(f'Names of students who had DRC errors: {\", \".join(name for name in names if \"Found 0 violations\" not in drcresults[name] or \"Found 0 unconnected items\" not in drcresults[name])}')\n",
    "\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "839e0a4e",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n",
      "Loading board\n",
      "Plotted to 'Test-F_Cu.gtl'.\n",
      "Plotted to 'Test-B_Cu.gbl'.\n",
      "Plotted to 'Test-Edge_Cuts.gm1'.\n",
      "\n",
      "Loading board\n",
      "Created file 'Test.drl'\n",
      "Done.\n",
      "\n"
     ]
    }
   ],
   "source": [
    "\n",
    "submissions_root = \"/Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed\"\n",
    "\n",
    "replacement_file = '/Users/ckemere/Code/Web/elec327.github.io/lab5/AdvancedCircuits_8mil_autotest.kicad_pcb'\n",
    "\n",
    "project_file = '/Users/ckemere/Code/Web/elec327.github.io/lab5/AdvancedCircuits_8mil_autotest.kicad_pro'\n",
    "\n",
    "def gen_commands(filename):\n",
    "    cmd1 = f'/Applications/KiCad/KiCad.app/Contents/MacOS/kicad-cli pcb export gerbers {filename} --disable-aperture-macros --layers F.Cu,B.Cu,Edge.Cuts'\n",
    "    cmd2 = f'/Applications/KiCad/KiCad.app/Contents/MacOS/kicad-cli pcb export drill {filename} --excellon-oval-format alternate -u in --excellon-zeros-format keep'\n",
    "    return [cmd1,cmd2]\n",
    "\n",
    "for name in names:\n",
    "    student_directory = os.path.join(submissions_root, name)\n",
    "    if not os.path.isdir(student_directory):\n",
    "        print('Missing-directory - ', name)\n",
    "        continue\n",
    "    else:\n",
    "        print(name)\n",
    "        filename = os.path.join(student_directory, 'Test' + '.' + 'kicad_pcb')\n",
    "\n",
    "        commands = gen_commands(filename)\n",
    "        result1 = subprocess.run(commands[0], cwd=student_directory, shell=True, capture_output=True, text=True)\n",
    "        print(result1.stdout)\n",
    "        result2 = subprocess.run(commands[1], cwd=student_directory, shell=True, capture_output=True, text=True)\n",
    "        print(result2.stdout)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "163651f7",
   "metadata": {},
   "outputs": [],
   "source": [
    "def generate_layout_cfg_prefix(panel_name):\n",
    "    return f'''\n",
    "# GerbMerge Panelization for Advanced Circuits Barebones\n",
    "[DEFAULT]\n",
    "projdir = .\n",
    "MergeOut = {panel_name}\n",
    "[Options]\n",
    "# Optional indication of the number of decimal places in input Excellon drill\n",
    "# files. The default is 4. Note that EAGLE 7 is now using 5 by default\n",
    "#ExcellonDecimals = 4\n",
    "\n",
    "# Which layers to draw cut lines on. Omit this option or set to 'None' for no\n",
    "# cut lines. Cut lines are borders around each job that serve as guides for\n",
    "# cutting the panel into individual jobs. Option 'CutLineWidth' sets the\n",
    "# thickness of these cut lines.\n",
    "#\n",
    "# NOTE: Layer names are ALL LOWERCASE, even if you define them with uppercase\n",
    "# letters below.\n",
    "CutLineLayers = *topsilkscreen,*bottomsilkscreen,*toplayer\n",
    "# Optional additional Gerber layer on which to draw a rectangle defining the\n",
    "# extents of the entire panelized job. This will create a Gerber file (with\n",
    "# name specified by this option) that simply contains a rectangle defining the\n",
    "# outline of the final panel. This outline file is useful for circuit board\n",
    "# milling to indicate a path for the router tool. There's no harm in creating\n",
    "# this file...you can ignore it if you don't need it.\n",
    "OutlineLayerFile = %(mergeout)s.oln\n",
    "# Set the maximum dimensions of the final panel, if known. The dimensions are\n",
    "# specified in inches.\n",
    "PanelWidth = 9.5\n",
    "PanelHeight = 11.5\n",
    "# Set the amount of extra space to leave around the edges of the panel to\n",
    "# simplify tooling and handling. These margins are specified in inches\n",
    "LeftMargin   = 0.25\n",
    "RightMargin  = 0.25\n",
    "TopMargin    = 0.25\n",
    "BottomMargin = 0.25\n",
    "# Set the inter-job spacing (inches) in both the X-dimension (width) and\n",
    "# Y-dimension (height). \n",
    "XSpacing = 0.25\n",
    "YSpacing = 0.25\n",
    "# Width of cut lines, in inches. The default value is 0.01\". These are drawn on\n",
    "# the layers specified by CutLineLayers.\n",
    "CutLineWidth = 0.01\n",
    "\n",
    "[MergeOutputFiles]\n",
    "Prefix = %(mergeout)s\n",
    "*TopLayer=%(prefix)s.gtl\n",
    "*BottomLayer=%(prefix)s.gbl\n",
    "Drills=%(prefix)s.drl\n",
    "BoardOutline=%(prefix)s.gm1\n",
    "ToolList = toollist.%(prefix)s.drills\n",
    "Placement = placement.%(prefix)s.twt\n",
    "\n",
    "'''"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "1f83fbe3",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "alanizmarc\n",
      "arizperomopaulina\n",
      "brentsantiago\n",
      "brianoaden\n",
      "carbytimaurilee\n",
      "caseyemmie\n",
      "chaeelliot\n",
      "chenjingjing\n",
      "chingeric\n",
      "dahlinkelly\n",
      "desantisguido\n",
      "elkarehalessa\n",
      "gibsonbryce\n",
      "hanchris\n",
      "hoffmanmitchell\n",
      "hunick\n",
      "kangjoshua\n",
      "kishinchandanisurina\n",
      "kuhlmanmax\n",
      "kuyetomi\n",
      "lebeaujustin\n",
      "liken\n",
      "lowedwin\n",
      "lugerald\n",
      "mansfieldhenry\n",
      "marekleo\n",
      "mikhailovallen\n",
      "narayandeepak\n",
      "nierin\n",
      "nunezleonardo\n",
      "nuttmatthew\n",
      "schmidtcaden\n",
      "sobakinashebuoyinkansola\n",
      "sotoisabella\n",
      "stroudbrandon\n",
      "tamamesfernando\n",
      "verasgiovannamariane\n",
      "wangjolie\n",
      "welchmanben\n",
      "witkopgabriel\n",
      "wrysinskirenee\n",
      "xiajustin\n",
      "xukerry\n",
      "yilmazkaan\n",
      "yoshizakilance\n",
      "zerefaemmanuel\n",
      "zhangoscar\n",
      "zhoudidi\n"
     ]
    }
   ],
   "source": [
    "\n",
    "# need to split into two panels\n",
    "\n",
    "submissions_root = \"/Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed\"\n",
    "\n",
    "with open(os.path.join(submissions_root, 'panel_1_layout_gen.cfg'), 'w') as f:\n",
    "    f.write(generate_layout_cfg_prefix('panel_1'))\n",
    "    \n",
    "    for name in panel_1_names:\n",
    "        student_directory = os.path.join(submissions_root, name)\n",
    "        if not os.path.isdir(student_directory):\n",
    "            print('Missing-directory - ', name)\n",
    "            continue\n",
    "        else:\n",
    "            print(name)\n",
    "            f.write(f'[{name}]\\n')\n",
    "            f.write(f'*TopLayer={name}/Test-F_Cu.gtl\\n')\n",
    "            f.write(f'*BottomLayer={name}/Test-B_Cu.gbl\\n')\n",
    "            f.write(f'BoardOutline={name}/Test-Edge_Cuts.gm1\\n')\n",
    "            f.write(f'Drills={name}/Test.drl\\n\\n')\n",
    "\n",
    "with open(os.path.join(submissions_root, 'panel_2_layout_gen.cfg'), 'w') as f:\n",
    "    f.write(generate_layout_cfg_prefix('panel_2'))\n",
    "    \n",
    "    for name in panel_2_names:\n",
    "        student_directory = os.path.join(submissions_root, name)\n",
    "        if not os.path.isdir(student_directory):\n",
    "            print('Missing-directory - ', name)\n",
    "            continue\n",
    "        else:\n",
    "            print(name)\n",
    "            f.write(f'[{name}]\\n')\n",
    "            f.write(f'*TopLayer={name}/Test-F_Cu.gtl\\n')\n",
    "            f.write(f'*BottomLayer={name}/Test-B_Cu.gbl\\n')\n",
    "            f.write(f'BoardOutline={name}/Test-Edge_Cuts.gm1\\n')\n",
    "            f.write(f'Drills={name}/Test.drl\\n\\n')\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "7b8110ce",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "alanizmarc\n",
      "arizperomopaulina\n",
      "brentsantiago\n",
      "brianoaden\n",
      "carbytimaurilee\n",
      "caseyemmie\n",
      "chaeelliot\n",
      "chenjingjing\n",
      "chingeric\n",
      "dahlinkelly\n",
      "desantisguido\n",
      "elkarehalessa\n",
      "gibsonbryce\n",
      "hanchris\n",
      "hoffmanmitchell\n",
      "hunick\n",
      "kangjoshua\n",
      "kishinchandanisurina\n",
      "kuhlmanmax\n",
      "kuyetomi\n",
      "lebeaujustin\n",
      "liken\n",
      "lowedwin\n",
      "lugerald\n",
      "mansfieldhenry\n",
      "marekleo\n",
      "mikhailovallen\n",
      "narayandeepak\n",
      "nierin\n",
      "nunezleonardo\n",
      "nuttmatthew\n",
      "schmidtcaden\n",
      "sobakinashebuoyinkansola\n",
      "sotoisabella\n",
      "stroudbrandon\n",
      "tamamesfernando\n",
      "verasgiovannamariane\n",
      "wangjolie\n",
      "welchmanben\n",
      "witkopgabriel\n",
      "wrysinskirenee\n",
      "xiajustin\n",
      "xukerry\n",
      "yilmazkaan\n",
      "yoshizakilance\n",
      "zerefaemmanuel\n",
      "zhangoscar\n",
      "zhoudidi\n"
     ]
    }
   ],
   "source": [
    "\n",
    "submissions_root = \"/Users/ckemere/Dropbox/Classes/ELEC327-2025/Grading/Lab5-PCB/processed\"\n",
    "\n",
    "with open(os.path.join(submissions_root, 'panel_1_layout_gen.def'), 'w') as f:\n",
    "    f.write('Row {\\n  Col {\\n')\n",
    "    for name in panel_1_names:\n",
    "\n",
    "        student_directory = os.path.join(submissions_root, name)\n",
    "        if not os.path.isdir(student_directory):\n",
    "            print('Missing-directory - ', name)\n",
    "            continue\n",
    "        else:\n",
    "            print(name)\n",
    "            f.write(f'{name}\\n')\n",
    "    f.write('  }\\n}\\n')\n",
    "    \n",
    "with open(os.path.join(submissions_root, 'panel_2_layout_gen.def'), 'w') as f:\n",
    "    f.write('Row {\\n  Col {\\n')\n",
    "    for name in panel_2_names:\n",
    "\n",
    "        student_directory = os.path.join(submissions_root, name)\n",
    "        if not os.path.isdir(student_directory):\n",
    "            print('Missing-directory - ', name)\n",
    "            continue\n",
    "        else:\n",
    "            print(name)\n",
    "            f.write(f'{name}\\n')\n",
    "    f.write('  }\\n}\\n')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "805adf0c",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "65a62127",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "gerbmerge",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.16"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
