Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: test_ProgramCounter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "test_ProgramCounter.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "test_ProgramCounter"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : test_ProgramCounter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/DCM_50M.vhd" in Library work.
Architecture behavioral of Entity dcm_50m is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/sel_strobeB.vhd" in Library work.
Architecture behavioral of Entity sel_strobeb is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/bin2BCD3en.vhd" in Library work.
Architecture behavioral of Entity bin2bcd3en is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/mux4SSD.vhd" in Library work.
Architecture behavioral of Entity mux4ssd is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/SSD_1dig.vhd" in Library work.
Architecture behavioral of Entity ssd_1dig is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab9_BCDBus.vhf" in Library work.
Architecture behavioral of Entity lab9_bcdbus is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/DCM_100M.vhd" in Library work.
Architecture behavioral of Entity dcm_100m is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/test_ProgramCounter.vhf" in Library work.
Entity <m2_1_mxilinx_test_programcounter> compiled.
Entity <m2_1_mxilinx_test_programcounter> (Architecture <behavioral>) compiled.
Entity <m2_1b1_mxilinx_test_programcounter> compiled.
Entity <m2_1b1_mxilinx_test_programcounter> (Architecture <behavioral>) compiled.
Entity <ftclex_mxilinx_test_programcounter> compiled.
Entity <ftclex_mxilinx_test_programcounter> (Architecture <behavioral>) compiled.
Entity <cb4cled_mxilinx_test_programcounter> compiled.
Entity <cb4cled_mxilinx_test_programcounter> (Architecture <behavioral>) compiled.
Entity <cb8cled_mxilinx_test_programcounter> compiled.
Entity <cb8cled_mxilinx_test_programcounter> (Architecture <behavioral>) compiled.
Entity <p_counter_muser_test_programcounter> compiled.
Entity <p_counter_muser_test_programcounter> (Architecture <behavioral>) compiled.
Entity <test_programcounter> compiled.
Entity <test_programcounter> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/P_Counter.vhf" in Library work.
Entity <m2_1b1_mxilinx_p_counter> compiled.
Entity <m2_1b1_mxilinx_p_counter> (Architecture <behavioral>) compiled.
Entity <m2_1_mxilinx_p_counter> compiled.
Entity <m2_1_mxilinx_p_counter> (Architecture <behavioral>) compiled.
Entity <ftclex_mxilinx_p_counter> compiled.
Entity <ftclex_mxilinx_p_counter> (Architecture <behavioral>) compiled.
Entity <cb4cled_mxilinx_p_counter> compiled.
Entity <cb4cled_mxilinx_p_counter> (Architecture <behavioral>) compiled.
Entity <cb8cled_mxilinx_p_counter> compiled.
Entity <cb8cled_mxilinx_p_counter> (Architecture <behavioral>) compiled.
Entity <p_counter> compiled.
Entity <p_counter> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <test_ProgramCounter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <P_Counter_MUSER_test_ProgramCounter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <lab9_BCDBus> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DCM_100M> in library <work> (architecture <behavioral>) with generics.
	DIV100 = 25
	DIV100k = 25000
	DIV100m = 25000000
	DIV10k = 2500
	DIV1m = 250000

Analyzing hierarchy for entity <M2_1_MXILINX_test_ProgramCounter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CB8CLED_MXILINX_test_ProgramCounter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CB4CLED_MXILINX_test_ProgramCounter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DCM_50M> in library <work> (architecture <behavioral>) with generics.
	DIV100 = 50
	DIV10k = 5000
	DIV1k = 500
	DIV50 = 25

Analyzing hierarchy for entity <sel_strobeB> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <bin2BCD3en> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux4SSD> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SSD_1dig> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FTCLEX_MXILINX_test_ProgramCounter> in library <work> (architecture <behavioral>) with generics.
	INIT = '0'

Analyzing hierarchy for entity <M2_1_MXILINX_test_ProgramCounter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1B1_MXILINX_test_ProgramCounter> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_ProgramCounter> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/test_ProgramCounter.vhf" line 1162: Unconnected output port 'CLK10k' of component 'DCM_100M'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/test_ProgramCounter.vhf" line 1162: Unconnected output port 'CLK1k' of component 'DCM_100M'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/test_ProgramCounter.vhf" line 1162: Unconnected output port 'CLK100' of component 'DCM_100M'.
    Set user-defined property "HU_SET =  XLXI_44_82" for instance <XLXI_44> in unit <test_ProgramCounter>.
Entity <test_ProgramCounter> analyzed. Unit <test_ProgramCounter> generated.

Analyzing Entity <P_Counter_MUSER_test_ProgramCounter> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/test_ProgramCounter.vhf" line 987: Unconnected output port 'CEO' of component 'CB8CLED_MXILINX_test_ProgramCounter'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/test_ProgramCounter.vhf" line 987: Unconnected output port 'TC' of component 'CB8CLED_MXILINX_test_ProgramCounter'.
    Set user-defined property "HU_SET =  XLXI_1_80" for instance <XLXI_1> in unit <P_Counter_MUSER_test_ProgramCounter>.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/test_ProgramCounter.vhf" line 1006: Unconnected output port 'CEO' of component 'CB4CLED_MXILINX_test_ProgramCounter'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/test_ProgramCounter.vhf" line 1006: Unconnected output port 'Q3' of component 'CB4CLED_MXILINX_test_ProgramCounter'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/test_ProgramCounter.vhf" line 1006: Unconnected output port 'TC' of component 'CB4CLED_MXILINX_test_ProgramCounter'.
    Set user-defined property "HU_SET =  XLXI_6_81" for instance <XLXI_6> in unit <P_Counter_MUSER_test_ProgramCounter>.
Entity <P_Counter_MUSER_test_ProgramCounter> analyzed. Unit <P_Counter_MUSER_test_ProgramCounter> generated.

Analyzing Entity <CB8CLED_MXILINX_test_ProgramCounter> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_Q0_71" for instance <I_Q0> in unit <CB8CLED_MXILINX_test_ProgramCounter>.
    Set user-defined property "HU_SET =  I_Q1_70" for instance <I_Q1> in unit <CB8CLED_MXILINX_test_ProgramCounter>.
    Set user-defined property "HU_SET =  I_Q2_69" for instance <I_Q2> in unit <CB8CLED_MXILINX_test_ProgramCounter>.
    Set user-defined property "HU_SET =  I_Q3_68" for instance <I_Q3> in unit <CB8CLED_MXILINX_test_ProgramCounter>.
    Set user-defined property "HU_SET =  I_Q4_67" for instance <I_Q4> in unit <CB8CLED_MXILINX_test_ProgramCounter>.
    Set user-defined property "HU_SET =  I_Q5_66" for instance <I_Q5> in unit <CB8CLED_MXILINX_test_ProgramCounter>.
    Set user-defined property "HU_SET =  I_Q6_65" for instance <I_Q6> in unit <CB8CLED_MXILINX_test_ProgramCounter>.
    Set user-defined property "HU_SET =  I_Q7_64" for instance <I_Q7> in unit <CB8CLED_MXILINX_test_ProgramCounter>.
    Set user-defined property "HU_SET =  I_TC_76" for instance <I_TC> in unit <CB8CLED_MXILINX_test_ProgramCounter>.
    Set user-defined property "HU_SET =  I_T1_79" for instance <I_T1> in unit <CB8CLED_MXILINX_test_ProgramCounter>.
    Set user-defined property "HU_SET =  I_T2_72" for instance <I_T2> in unit <CB8CLED_MXILINX_test_ProgramCounter>.
    Set user-defined property "HU_SET =  I_T3_73" for instance <I_T3> in unit <CB8CLED_MXILINX_test_ProgramCounter>.
    Set user-defined property "HU_SET =  I_T4_78" for instance <I_T4> in unit <CB8CLED_MXILINX_test_ProgramCounter>.
    Set user-defined property "HU_SET =  I_T5_77" for instance <I_T5> in unit <CB8CLED_MXILINX_test_ProgramCounter>.
    Set user-defined property "HU_SET =  I_T6_74" for instance <I_T6> in unit <CB8CLED_MXILINX_test_ProgramCounter>.
    Set user-defined property "HU_SET =  I_T7_75" for instance <I_T7> in unit <CB8CLED_MXILINX_test_ProgramCounter>.
Entity <CB8CLED_MXILINX_test_ProgramCounter> analyzed. Unit <CB8CLED_MXILINX_test_ProgramCounter> generated.

Analyzing generic Entity <FTCLEX_MXILINX_test_ProgramCounter> in library <work> (Architecture <behavioral>).
	INIT = '0'
    Set user-defined property "HU_SET =  I_36_30_55" for instance <I_36_30> in unit <FTCLEX_MXILINX_test_ProgramCounter>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCLEX_MXILINX_test_ProgramCounter>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_35> in unit <FTCLEX_MXILINX_test_ProgramCounter>.
Entity <FTCLEX_MXILINX_test_ProgramCounter> analyzed. Unit <FTCLEX_MXILINX_test_ProgramCounter> generated.

Analyzing Entity <M2_1B1_MXILINX_test_ProgramCounter> in library <work> (Architecture <behavioral>).
Entity <M2_1B1_MXILINX_test_ProgramCounter> analyzed. Unit <M2_1B1_MXILINX_test_ProgramCounter> generated.

Analyzing Entity <CB4CLED_MXILINX_test_ProgramCounter> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_Q0_59" for instance <I_Q0> in unit <CB4CLED_MXILINX_test_ProgramCounter>.
    Set user-defined property "HU_SET =  I_Q1_58" for instance <I_Q1> in unit <CB4CLED_MXILINX_test_ProgramCounter>.
    Set user-defined property "HU_SET =  I_Q2_57" for instance <I_Q2> in unit <CB4CLED_MXILINX_test_ProgramCounter>.
    Set user-defined property "HU_SET =  I_Q3_56" for instance <I_Q3> in unit <CB4CLED_MXILINX_test_ProgramCounter>.
    Set user-defined property "HU_SET =  I_TC_62" for instance <I_TC> in unit <CB4CLED_MXILINX_test_ProgramCounter>.
    Set user-defined property "HU_SET =  I_T1_63" for instance <I_T1> in unit <CB4CLED_MXILINX_test_ProgramCounter>.
    Set user-defined property "HU_SET =  I_T2_60" for instance <I_T2> in unit <CB4CLED_MXILINX_test_ProgramCounter>.
    Set user-defined property "HU_SET =  I_T3_61" for instance <I_T3> in unit <CB4CLED_MXILINX_test_ProgramCounter>.
Entity <CB4CLED_MXILINX_test_ProgramCounter> analyzed. Unit <CB4CLED_MXILINX_test_ProgramCounter> generated.

Analyzing Entity <lab9_BCDBus> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab9_BCDBus.vhf" line 110: Unconnected output port 'CLK1M' of component 'DCM_50M'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab9_BCDBus.vhf" line 110: Unconnected output port 'CLK10k' of component 'DCM_50M'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab9_BCDBus.vhf" line 110: Unconnected output port 'CLK1' of component 'DCM_50M'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab9_BCDBus.vhf" line 110: Unconnected output port 'CLK100' of component 'DCM_50M'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab9_BCDBus.vhf" line 140: Unconnected output port 'Dout3' of component 'bin2BCD3en'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab9_BCDBus.vhf" line 140: Unconnected output port 'RBout' of component 'bin2BCD3en'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab9_BCDBus.vhf" line 150: Unconnected output port 'dpO' of component 'mux4SSD'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab9_BCDBus.vhf" line 167: Unconnected output port 'Dout3' of component 'bin2BCD3en'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab9_BCDBus.vhf" line 167: Unconnected output port 'Dout2' of component 'bin2BCD3en'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab9_BCDBus.vhf" line 167: Unconnected output port 'Dout1' of component 'bin2BCD3en'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab9_BCDBus.vhf" line 167: Unconnected output port 'Dout0' of component 'bin2BCD3en'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab9_BCDBus.vhf" line 167: Unconnected output port 'RBout' of component 'bin2BCD3en'.
Entity <lab9_BCDBus> analyzed. Unit <lab9_BCDBus> generated.

Analyzing generic Entity <DCM_50M> in library <work> (Architecture <behavioral>).
	DIV100 = 50
	DIV10k = 5000
	DIV1k = 500
	DIV50 = 25
Entity <DCM_50M> analyzed. Unit <DCM_50M> generated.

Analyzing Entity <sel_strobeB> in library <work> (Architecture <behavioral>).
Entity <sel_strobeB> analyzed. Unit <sel_strobeB> generated.

Analyzing Entity <bin2BCD3en> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/bin2BCD3en.vhd" line 62: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/bin2BCD3en.vhd" line 62: Mux is complete : default of case is discarded
INFO:Xst:2679 - Register <Dout3> in unit <bin2BCD3en> has a constant value of 0000 during circuit operation. The register is replaced by logic.
Entity <bin2BCD3en> analyzed. Unit <bin2BCD3en> generated.

Analyzing Entity <mux4SSD> in library <work> (Architecture <behavioral>).
Entity <mux4SSD> analyzed. Unit <mux4SSD> generated.

Analyzing Entity <SSD_1dig> in library <work> (Architecture <behavioral>).
Entity <SSD_1dig> analyzed. Unit <SSD_1dig> generated.

Analyzing generic Entity <DCM_100M> in library <work> (Architecture <behavioral>).
	DIV100 = 25
	DIV100k = 25000
	DIV100m = 25000000
	DIV10k = 2500
	DIV1m = 250000
Entity <DCM_100M> analyzed. Unit <DCM_100M> generated.

Analyzing Entity <M2_1_MXILINX_test_ProgramCounter> in library <work> (Architecture <behavioral>).
Entity <M2_1_MXILINX_test_ProgramCounter> analyzed. Unit <M2_1_MXILINX_test_ProgramCounter> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <DCM_100M>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/DCM_100M.vhd".
    Found 1-bit register for signal <clk_1<0>>.
    Found 1-bit register for signal <clk_100<0>>.
    Found 1-bit register for signal <clk_10k<0>>.
    Found 32-bit adder for signal <clk_1_0$add0000> created at line 163.
    Found 1-bit register for signal <clk_1k<0>>.
    Found 32-bit adder for signal <clk_1k_0$add0000> created at line 115.
    Found 1-bit register for signal <clk_1m<0>>.
    Found 32-bit adder for signal <clk_1m_0$add0000> created at line 67.
    Found 32-bit up counter for signal <cnt1>.
    Found 32-bit comparator greatequal for signal <cnt1$cmp_ge0000> created at line 164.
    Found 32-bit up counter for signal <cnt100>.
    Found 32-bit adder for signal <cnt100$add0000> created at line 139.
    Found 32-bit comparator greatequal for signal <cnt100$cmp_ge0000> created at line 140.
    Found 32-bit up counter for signal <cnt10k>.
    Found 32-bit adder for signal <cnt10k$add0000> created at line 91.
    Found 32-bit comparator greatequal for signal <cnt10k$cmp_ge0000> created at line 92.
    Found 32-bit up counter for signal <cnt1k>.
    Found 32-bit comparator greatequal for signal <cnt1k$cmp_ge0000> created at line 116.
    Found 32-bit up counter for signal <cnt1M>.
    Found 32-bit comparator greatequal for signal <cnt1M$cmp_ge0000> created at line 68.
    Summary:
	inferred   5 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   5 Comparator(s).
Unit <DCM_100M> synthesized.


Synthesizing Unit <DCM_50M>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/DCM_50M.vhd".
    Found 1-bit register for signal <clk_1<0>>.
    Found 1-bit register for signal <clk_100<0>>.
    Found 1-bit register for signal <clk_10k<0>>.
    Found 32-bit adder for signal <clk_1_0$add0000> created at line 164.
    Found 1-bit register for signal <clk_1k<0>>.
    Found 32-bit adder for signal <clk_1k_0$add0000> created at line 116.
    Found 1-bit register for signal <clk_1m>.
    Found 32-bit up counter for signal <cnt1>.
    Found 32-bit comparator greater for signal <cnt1$cmp_gt0000> created at line 165.
    Found 32-bit up counter for signal <cnt100>.
    Found 32-bit adder for signal <cnt100$add0000> created at line 140.
    Found 32-bit comparator greater for signal <cnt100$cmp_gt0000> created at line 141.
    Found 32-bit up counter for signal <cnt10k>.
    Found 32-bit adder for signal <cnt10k$add0000> created at line 92.
    Found 32-bit comparator greater for signal <cnt10k$cmp_gt0000> created at line 93.
    Found 32-bit up counter for signal <cnt1k>.
    Found 32-bit comparator greater for signal <cnt1k$cmp_gt0000> created at line 117.
    Found 5-bit up counter for signal <cnt1M>.
    Summary:
	inferred   5 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <DCM_50M> synthesized.


Synthesizing Unit <sel_strobeB>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/sel_strobeB.vhd".
    Found 4x2-bit ROM for signal <sel$mux0001> created at line 44.
    Found 2-bit register for signal <sel>.
    Found 2-bit register for signal <selx>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 D-type flip-flop(s).
Unit <sel_strobeB> synthesized.


Synthesizing Unit <bin2BCD3en>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/bin2BCD3en.vhd".
    Found 16x4-bit ROM for signal <b9$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b8$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b7$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b6$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b4$mux0000> created at line 50.
    Found 8x4-bit ROM for signal <b$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b11$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b10$mux0000> created at line 50.
    Found 4-bit register for signal <RBout>.
    Found 4-bit register for signal <Dout0>.
    Found 4-bit register for signal <Dout1>.
    Found 4-bit register for signal <Dout2>.
    Summary:
	inferred   8 ROM(s).
	inferred  12 D-type flip-flop(s).
Unit <bin2BCD3en> synthesized.


Synthesizing Unit <mux4SSD>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/mux4SSD.vhd".
Unit <mux4SSD> synthesized.


Synthesizing Unit <SSD_1dig>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/SSD_1dig.vhd".
    Found 16x7-bit ROM for signal <hexD$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <SSD_1dig> synthesized.


Synthesizing Unit <lab9_BCDBus>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab9_BCDBus.vhf".
WARNING:Xst:653 - Signal <XLXI_17_Din_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_16_dp_in_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <lab9_BCDBus> synthesized.


Synthesizing Unit <M2_1_MXILINX_test_ProgramCounter>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/test_ProgramCounter.vhf".
Unit <M2_1_MXILINX_test_ProgramCounter> synthesized.


Synthesizing Unit <M2_1B1_MXILINX_test_ProgramCounter>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/test_ProgramCounter.vhf".
Unit <M2_1B1_MXILINX_test_ProgramCounter> synthesized.


Synthesizing Unit <FTCLEX_MXILINX_test_ProgramCounter>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/test_ProgramCounter.vhf".
Unit <FTCLEX_MXILINX_test_ProgramCounter> synthesized.


Synthesizing Unit <CB8CLED_MXILINX_test_ProgramCounter>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/test_ProgramCounter.vhf".
Unit <CB8CLED_MXILINX_test_ProgramCounter> synthesized.


Synthesizing Unit <CB4CLED_MXILINX_test_ProgramCounter>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/test_ProgramCounter.vhf".
Unit <CB4CLED_MXILINX_test_ProgramCounter> synthesized.


Synthesizing Unit <P_Counter_MUSER_test_ProgramCounter>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/test_ProgramCounter.vhf".
WARNING:Xst:653 - Signal <XLXN_4> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_6_L_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_6_D3_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_6_D2_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_6_D1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_6_D0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_3_I1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_1_D_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <Q3> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <P_Counter_MUSER_test_ProgramCounter> synthesized.


Synthesizing Unit <test_ProgramCounter>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/test_ProgramCounter.vhf".
WARNING:Xst:653 - Signal <XLXI_10_En_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_10_A_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
Unit <test_ProgramCounter> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 18
 16x4-bit ROM                                          : 14
 16x7-bit ROM                                          : 1
 4x2-bit ROM                                           : 1
 8x4-bit ROM                                           : 2
# Adders/Subtractors                                   : 9
 32-bit adder                                          : 9
# Counters                                             : 10
 32-bit up counter                                     : 9
 5-bit up counter                                      : 1
# Registers                                            : 32
 1-bit register                                        : 26
 2-bit register                                        : 2
 4-bit register                                        : 4
# Comparators                                          : 9
 32-bit comparator greatequal                          : 5
 32-bit comparator greater                             : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <XLXI_17> is unconnected in block <XLXI_10>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <Dout2_2> in Unit <XLXI_14> is equivalent to the following FF/Latch, which will be removed : <Dout2_3> 
WARNING:Xst:1710 - FF/Latch <Dout2_2> (without init value) has a constant value of 0 in block <XLXI_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <Dout2<3:2>> (without init value) have a constant value of 0 in block <bin2BCD3en>.

Synthesizing (advanced) Unit <sel_strobeB>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_sel_mux0001> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <sel_strobeB> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 18
 16x4-bit ROM                                          : 14
 16x7-bit ROM                                          : 1
 4x2-bit ROM                                           : 1
 8x4-bit ROM                                           : 2
# Adders/Subtractors                                   : 9
 32-bit adder                                          : 9
# Counters                                             : 10
 32-bit up counter                                     : 9
 5-bit up counter                                      : 1
# Registers                                            : 54
 Flip-Flops                                            : 54
# Comparators                                          : 9
 32-bit comparator greatequal                          : 5
 32-bit comparator greater                             : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <RBout_1> in Unit <bin2BCD3en> is equivalent to the following FF/Latch, which will be removed : <RBout_0> 
WARNING:Xst:1710 - FF/Latch <RBout_3> (without init value) has a constant value of 1 in block <bin2BCD3en>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RBout_1> (without init value) has a constant value of 0 in block <bin2BCD3en>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <test_ProgramCounter> ...

Optimizing unit <DCM_100M> ...

Optimizing unit <DCM_50M> ...

Optimizing unit <M2_1_MXILINX_test_ProgramCounter> ...

Optimizing unit <M2_1B1_MXILINX_test_ProgramCounter> ...

Optimizing unit <bin2BCD3en> ...

Optimizing unit <FTCLEX_MXILINX_test_ProgramCounter> ...

Optimizing unit <lab9_BCDBus> ...

Optimizing unit <CB8CLED_MXILINX_test_ProgramCounter> ...

Optimizing unit <CB4CLED_MXILINX_test_ProgramCounter> ...

Optimizing unit <P_Counter_MUSER_test_ProgramCounter> ...
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_31> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_30> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_29> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_28> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_27> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_26> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_25> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_24> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_23> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_22> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_21> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_20> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_19> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_18> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_17> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_16> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_15> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_14> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_13> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_12> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_11> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_10> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_9> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_8> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_7> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_6> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_5> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_4> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_3> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_2> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_1> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt1k_0> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_31> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_30> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_29> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_28> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_27> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_26> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_25> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_24> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_23> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_22> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_21> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_20> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_19> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_18> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_17> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_16> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_15> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_14> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_13> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_12> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_11> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_10> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_9> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_8> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_7> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_6> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_5> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_4> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_3> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_2> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_1> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt10k_0> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_31> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_30> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_29> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_28> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_27> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_26> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_25> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_24> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_23> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_22> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_21> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_20> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_19> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_18> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_17> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_16> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_15> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_14> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_13> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_12> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_11> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_10> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_9> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_8> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_7> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_6> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_5> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_4> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_3> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_2> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_1> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/cnt100_0> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/clk_10k_0> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/clk_100_0> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_43/clk_1k_0> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_14/RBout_2> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_17/Dout0_0> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_17/Dout0_2> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_17/Dout0_3> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_17/Dout0_1> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_17/Dout1_3> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_17/Dout1_2> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_17/Dout1_1> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_17/Dout1_0> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_17/Dout2_0> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_17/Dout2_1> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_17/RBout_2> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/clk_1m> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/clk_1_0> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/clk_100_0> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/clk_10k_0> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_0> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_1> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_2> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_3> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_4> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_5> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_6> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_7> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_8> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_9> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_10> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_11> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_12> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_13> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_14> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_15> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_16> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_17> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_18> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_19> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_20> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_21> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_22> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_23> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_24> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_25> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_26> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_27> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_28> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_29> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_30> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt100_31> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1M_0> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1M_1> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1M_2> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1M_3> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1M_4> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_0> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_1> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_2> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_3> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_4> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_5> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_6> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_7> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_8> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_9> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_10> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_11> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_12> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_13> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_14> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_15> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_16> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_17> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_18> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_19> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_20> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_21> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_22> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_23> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_24> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_25> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_26> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_27> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_28> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_29> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_30> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt10k_31> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_0> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_1> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_2> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_3> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_4> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_5> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_6> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_7> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_8> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_9> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_10> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_11> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_12> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_13> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_14> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_15> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_16> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_17> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_18> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_19> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_20> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_21> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_22> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_23> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_24> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_25> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_26> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_27> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_28> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_29> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_30> of sequential type is unconnected in block <test_ProgramCounter>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_3/cnt1_31> of sequential type is unconnected in block <test_ProgramCounter>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_ProgramCounter, actual ratio is 16.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 125
 Flip-Flops                                            : 125

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : test_ProgramCounter.ngr
Top Level Output File Name         : test_ProgramCounter
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 810
#      AND2                        : 30
#      AND2B1                      : 24
#      AND2B2                      : 4
#      AND3                        : 3
#      AND3B1                      : 1
#      AND3B2                      : 4
#      AND3B3                      : 2
#      AND4                        : 3
#      AND4B3                      : 1
#      AND4B4                      : 2
#      AND5                        : 1
#      AND5B4                      : 1
#      GND                         : 1
#      INV                         : 18
#      LUT1                        : 100
#      LUT2                        : 46
#      LUT3                        : 68
#      LUT4                        : 44
#      MUXCY                       : 224
#      MUXF5                       : 2
#      OR2                         : 30
#      VCC                         : 3
#      XOR2                        : 12
#      XORCY                       : 186
# FlipFlops/Latches                : 125
#      FD                          : 3
#      FDC                         : 2
#      FDCE                        : 12
#      FDCP                        : 8
#      FDE                         : 99
#      FDR                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 2
#      OBUF                        : 16
# Others                           : 8
#      PULLDOWN                    : 4
#      PULLUP                      : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      138  out of    960    14%  
 Number of Slice Flip Flops:            125  out of   1920     6%  
 Number of 4 input LUTs:                276  out of   1920    14%  
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of     83    22%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)              | Load  |
-----------------------------------+------------------------------------+-------+
Clock                              | BUFGP                              | 99    |
XLXI_10/XLXI_3/clk_1k_0            | NONE(XLXI_10/XLXI_14/Dout0_0)      | 14    |
XLXI_44/O(XLXI_44/I_36_8:O)        | NONE(*)(XLXI_2/XLXI_6/I_Q3/I_36_35)| 4     |
XLXI_2/XLXN_18(XLXI_2/XLXI_10:O)   | NONE(*)(XLXI_2/XLXI_1/I_Q7/I_36_35)| 8     |
-----------------------------------+------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------+---------------------------------+-------+
Control Signal                            | Buffer(FF name)                 | Load  |
------------------------------------------+---------------------------------+-------+
XLXI_10/XLXI_14/Dout0_0_and0000(XLXI_55:G)| NONE(XLXI_10/XLXI_14/Dout0_0)   | 18    |
XLXI_2/on32(XLXI_2/XLXI_3:O)              | NONE(XLXI_2/XLXI_1/I_Q0/I_36_35)| 8     |
XLXI_2/XLXN_22(XLXI_2/XLXI_14:O)          | NONE(XLXI_2/XLXI_6/I_Q0/I_36_35)| 4     |
------------------------------------------+---------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 12.348ns (Maximum Frequency: 80.985MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 8.003ns
   Maximum combinational path delay: 7.398ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock'
  Clock period: 12.220ns (frequency: 81.834MHz)
  Total number of paths / destination ports: 896382 / 102
-------------------------------------------------------------------------
Delay:               12.220ns (Levels of Logic = 66)
  Source:            XLXI_43/cnt1_1 (FF)
  Destination:       XLXI_43/cnt1_31 (FF)
  Source Clock:      Clock rising
  Destination Clock: Clock rising

  Data Path: XLXI_43/cnt1_1 to XLXI_43/cnt1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.622  XLXI_43/cnt1_1 (XLXI_43/cnt1_1)
     LUT1:I0->O            1   0.704   0.000  XLXI_43/Madd_clk_1_0_add0000_cy<1>_rt (XLXI_43/Madd_clk_1_0_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  XLXI_43/Madd_clk_1_0_add0000_cy<1> (XLXI_43/Madd_clk_1_0_add0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Madd_clk_1_0_add0000_cy<2> (XLXI_43/Madd_clk_1_0_add0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Madd_clk_1_0_add0000_cy<3> (XLXI_43/Madd_clk_1_0_add0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Madd_clk_1_0_add0000_cy<4> (XLXI_43/Madd_clk_1_0_add0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Madd_clk_1_0_add0000_cy<5> (XLXI_43/Madd_clk_1_0_add0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Madd_clk_1_0_add0000_cy<6> (XLXI_43/Madd_clk_1_0_add0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Madd_clk_1_0_add0000_cy<7> (XLXI_43/Madd_clk_1_0_add0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Madd_clk_1_0_add0000_cy<8> (XLXI_43/Madd_clk_1_0_add0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Madd_clk_1_0_add0000_cy<9> (XLXI_43/Madd_clk_1_0_add0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Madd_clk_1_0_add0000_cy<10> (XLXI_43/Madd_clk_1_0_add0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Madd_clk_1_0_add0000_cy<11> (XLXI_43/Madd_clk_1_0_add0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Madd_clk_1_0_add0000_cy<12> (XLXI_43/Madd_clk_1_0_add0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Madd_clk_1_0_add0000_cy<13> (XLXI_43/Madd_clk_1_0_add0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Madd_clk_1_0_add0000_cy<14> (XLXI_43/Madd_clk_1_0_add0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Madd_clk_1_0_add0000_cy<15> (XLXI_43/Madd_clk_1_0_add0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Madd_clk_1_0_add0000_cy<16> (XLXI_43/Madd_clk_1_0_add0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Madd_clk_1_0_add0000_cy<17> (XLXI_43/Madd_clk_1_0_add0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Madd_clk_1_0_add0000_cy<18> (XLXI_43/Madd_clk_1_0_add0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Madd_clk_1_0_add0000_cy<19> (XLXI_43/Madd_clk_1_0_add0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Madd_clk_1_0_add0000_cy<20> (XLXI_43/Madd_clk_1_0_add0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Madd_clk_1_0_add0000_cy<21> (XLXI_43/Madd_clk_1_0_add0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Madd_clk_1_0_add0000_cy<22> (XLXI_43/Madd_clk_1_0_add0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Madd_clk_1_0_add0000_cy<23> (XLXI_43/Madd_clk_1_0_add0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Madd_clk_1_0_add0000_cy<24> (XLXI_43/Madd_clk_1_0_add0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Madd_clk_1_0_add0000_cy<25> (XLXI_43/Madd_clk_1_0_add0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Madd_clk_1_0_add0000_cy<26> (XLXI_43/Madd_clk_1_0_add0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Madd_clk_1_0_add0000_cy<27> (XLXI_43/Madd_clk_1_0_add0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Madd_clk_1_0_add0000_cy<28> (XLXI_43/Madd_clk_1_0_add0000_cy<28>)
     XORCY:CI->O           1   0.804   0.595  XLXI_43/Madd_clk_1_0_add0000_xor<29> (XLXI_43/clk_1_0_add0000<29>)
     LUT2:I0->O            1   0.704   0.000  XLXI_43/Mcompar_cnt1_cmp_ge0000_lut<11> (XLXI_43/Mcompar_cnt1_cmp_ge0000_lut<11>)
     MUXCY:S->O            1   0.464   0.000  XLXI_43/Mcompar_cnt1_cmp_ge0000_cy<11> (XLXI_43/Mcompar_cnt1_cmp_ge0000_cy<11>)
     MUXCY:CI->O          34   0.331   1.298  XLXI_43/Mcompar_cnt1_cmp_ge0000_cy<12> (XLXI_43/clk_1_0_and0000)
     LUT3:I2->O            1   0.704   0.000  XLXI_43/Mcount_cnt1_lut<0> (XLXI_43/Mcount_cnt1_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_43/Mcount_cnt1_cy<0> (XLXI_43/Mcount_cnt1_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Mcount_cnt1_cy<1> (XLXI_43/Mcount_cnt1_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Mcount_cnt1_cy<2> (XLXI_43/Mcount_cnt1_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Mcount_cnt1_cy<3> (XLXI_43/Mcount_cnt1_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Mcount_cnt1_cy<4> (XLXI_43/Mcount_cnt1_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Mcount_cnt1_cy<5> (XLXI_43/Mcount_cnt1_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Mcount_cnt1_cy<6> (XLXI_43/Mcount_cnt1_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Mcount_cnt1_cy<7> (XLXI_43/Mcount_cnt1_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Mcount_cnt1_cy<8> (XLXI_43/Mcount_cnt1_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Mcount_cnt1_cy<9> (XLXI_43/Mcount_cnt1_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Mcount_cnt1_cy<10> (XLXI_43/Mcount_cnt1_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Mcount_cnt1_cy<11> (XLXI_43/Mcount_cnt1_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Mcount_cnt1_cy<12> (XLXI_43/Mcount_cnt1_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Mcount_cnt1_cy<13> (XLXI_43/Mcount_cnt1_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Mcount_cnt1_cy<14> (XLXI_43/Mcount_cnt1_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Mcount_cnt1_cy<15> (XLXI_43/Mcount_cnt1_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Mcount_cnt1_cy<16> (XLXI_43/Mcount_cnt1_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Mcount_cnt1_cy<17> (XLXI_43/Mcount_cnt1_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Mcount_cnt1_cy<18> (XLXI_43/Mcount_cnt1_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Mcount_cnt1_cy<19> (XLXI_43/Mcount_cnt1_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Mcount_cnt1_cy<20> (XLXI_43/Mcount_cnt1_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Mcount_cnt1_cy<21> (XLXI_43/Mcount_cnt1_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Mcount_cnt1_cy<22> (XLXI_43/Mcount_cnt1_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Mcount_cnt1_cy<23> (XLXI_43/Mcount_cnt1_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Mcount_cnt1_cy<24> (XLXI_43/Mcount_cnt1_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Mcount_cnt1_cy<25> (XLXI_43/Mcount_cnt1_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Mcount_cnt1_cy<26> (XLXI_43/Mcount_cnt1_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Mcount_cnt1_cy<27> (XLXI_43/Mcount_cnt1_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Mcount_cnt1_cy<28> (XLXI_43/Mcount_cnt1_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_43/Mcount_cnt1_cy<29> (XLXI_43/Mcount_cnt1_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  XLXI_43/Mcount_cnt1_cy<30> (XLXI_43/Mcount_cnt1_cy<30>)
     XORCY:CI->O           1   0.804   0.000  XLXI_43/Mcount_cnt1_xor<31> (XLXI_43/Mcount_cnt131)
     FDE:D                     0.308          XLXI_43/cnt1_31
    ----------------------------------------
    Total                     12.220ns (9.705ns logic, 2.515ns route)
                                       (79.4% logic, 20.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_10/XLXI_3/clk_1k_0'
  Clock period: 2.225ns (frequency: 449.438MHz)
  Total number of paths / destination ports: 5 / 4
-------------------------------------------------------------------------
Delay:               2.225ns (Levels of Logic = 1)
  Source:            XLXI_10/XLXI_7/selx_1 (FF)
  Destination:       XLXI_10/XLXI_7/sel_0 (FF)
  Source Clock:      XLXI_10/XLXI_3/clk_1k_0 rising
  Destination Clock: XLXI_10/XLXI_3/clk_1k_0 rising

  Data Path: XLXI_10/XLXI_7/selx_1 to XLXI_10/XLXI_7/sel_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.622  XLXI_10/XLXI_7/selx_1 (XLXI_10/XLXI_7/selx_1)
     LUT2:I0->O            1   0.704   0.000  XLXI_10/XLXI_7/Mrom_sel_mux0001111 (XLXI_10/XLXI_7/Mrom_sel_mux00011)
     FD:D                      0.308          XLXI_10/XLXI_7/sel_0
    ----------------------------------------
    Total                      2.225ns (1.603ns logic, 0.622ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_44/O'
  Clock period: 8.604ns (frequency: 116.225MHz)
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Delay:               8.604ns (Levels of Logic = 9)
  Source:            XLXI_2/XLXI_6/I_Q0/I_36_35 (FF)
  Destination:       XLXI_2/XLXI_6/I_Q3/I_36_35 (FF)
  Source Clock:      XLXI_44/O rising
  Destination Clock: XLXI_44/O rising

  Data Path: XLXI_2/XLXI_6/I_Q0/I_36_35 to XLXI_2/XLXI_6/I_Q3/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.591   0.961  I_36_35 (Q)
     end scope: 'I_Q0'
     AND2B2:I1->O          1   0.704   0.420  I_36_3 (T2_DN)
     begin scope: 'I_T2'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'I_T2'
     begin scope: 'I_Q2'
     XOR2:I0->O            1   0.704   0.420  I_36_32 (TQ)
     begin scope: 'I_36_30'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'I_36_30'
     FDCE:D                    0.308          I_36_35
    ----------------------------------------
    Total                      8.604ns (5.123ns logic, 3.481ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXN_18'
  Clock period: 12.348ns (frequency: 80.985MHz)
  Total number of paths / destination ports: 88 / 8
-------------------------------------------------------------------------
Delay:               12.348ns (Levels of Logic = 13)
  Source:            XLXI_2/XLXI_1/I_Q1/I_36_35 (FF)
  Destination:       XLXI_2/XLXI_1/I_Q7/I_36_35 (FF)
  Source Clock:      XLXI_2/XLXN_18 rising
  Destination Clock: XLXI_2/XLXN_18 rising

  Data Path: XLXI_2/XLXI_1/I_Q1/I_36_35 to XLXI_2/XLXI_1/I_Q7/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.591   0.933  I_36_35 (Q)
     end scope: 'I_Q1'
     AND4B4:I2->O          1   0.704   0.420  I_36_47 (T4_DN)
     begin scope: 'I_T4'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             9   0.704   0.820  I_36_8 (O)
     end scope: 'I_T4'
     AND4:I3->O            1   0.704   0.420  I_36_33 (T7_UP)
     begin scope: 'I_T7'
     AND2:I0->O            1   0.704   0.420  I_36_9 (M1)
     OR2:I0->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'I_T7'
     begin scope: 'I_Q7'
     XOR2:I0->O            1   0.704   0.420  I_36_32 (TQ)
     begin scope: 'I_36_30'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'I_36_30'
     FDCE:D                    0.308          I_36_35
    ----------------------------------------
    Total                     12.348ns (7.235ns logic, 5.113ns route)
                                       (58.6% logic, 41.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_44/O'
  Total number of paths / destination ports: 7 / 3
-------------------------------------------------------------------------
Offset:              5.948ns (Levels of Logic = 3)
  Source:            XLXI_2/XLXI_6/I_Q0/I_36_35 (FF)
  Destination:       tick1 (PAD)
  Source Clock:      XLXI_44/O rising

  Data Path: XLXI_2/XLXI_6/I_Q0/I_36_35 to tick1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.591   0.961  I_36_35 (Q)
     end scope: 'I_Q0'
     end scope: 'XLXI_2/XLXI_6'
     AND3B1:I2->O          1   0.704   0.420  XLXI_2/XLXI_12 (tick3_OBUF)
     OBUF:I->O                 3.272          tick3_OBUF (tick3)
    ----------------------------------------
    Total                      5.948ns (4.567ns logic, 1.381ns route)
                                       (76.8% logic, 23.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clock'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              6.771ns (Levels of Logic = 4)
  Source:            XLXI_43/clk_1m_0 (FF)
  Destination:       CLK_1 (PAD)
  Source Clock:      Clock rising

  Data Path: XLXI_43/clk_1m_0 to CLK_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.447  XLXI_43/clk_1m_0 (XLXI_43/clk_1m_0)
     begin scope: 'XLXI_44'
     AND2:I0->O            1   0.704   0.420  I_36_9 (M1)
     OR2:I0->O             5   0.704   0.633  I_36_8 (O)
     end scope: 'XLXI_44'
     OBUF:I->O                 3.272          CLK_1_OBUF (CLK_1)
    ----------------------------------------
    Total                      6.771ns (5.271ns logic, 1.500ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_10/XLXI_3/clk_1k_0'
  Total number of paths / destination ports: 148 / 11
-------------------------------------------------------------------------
Offset:              8.003ns (Levels of Logic = 4)
  Source:            XLXI_10/XLXI_7/sel_0 (FF)
  Destination:       sseg<6> (PAD)
  Source Clock:      XLXI_10/XLXI_3/clk_1k_0 rising

  Data Path: XLXI_10/XLXI_7/sel_0 to sseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.591   1.108  XLXI_10/XLXI_7/sel_0 (XLXI_10/XLXI_7/sel_0)
     LUT3:I0->O            1   0.704   0.000  XLXI_10/XLXI_15/hexO<1>2 (XLXI_10/XLXI_15/hexO<1>1)
     MUXF5:I0->O           7   0.321   0.883  XLXI_10/XLXI_15/hexO<1>_f5 (XLXI_10/XLXN_13<1>)
     LUT4:I0->O            1   0.704   0.420  XLXI_10/XLXI_16/Mrom_hexD_rom000021 (sseg_4_OBUF)
     OBUF:I->O                 3.272          sseg_4_OBUF (sseg<4>)
    ----------------------------------------
    Total                      8.003ns (5.592ns logic, 2.411ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               7.398ns (Levels of Logic = 5)
  Source:            SWITCH_SPeed (PAD)
  Destination:       CLK_1 (PAD)

  Data Path: SWITCH_SPeed to CLK_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.447  SWITCH_SPeed_IBUF (SWITCH_SPeed_IBUF)
     begin scope: 'XLXI_44'
     AND2B1:I0->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             5   0.704   0.633  I_36_8 (O)
     end scope: 'XLXI_44'
     OBUF:I->O                 3.272          CLK_1_OBUF (CLK_1)
    ----------------------------------------
    Total                      7.398ns (5.898ns logic, 1.500ns route)
                                       (79.7% logic, 20.3% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.00 secs
 
--> 

Total memory usage is 373596 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  254 (   0 filtered)
Number of infos    :    7 (   0 filtered)

