/dts-v1/;

#include <dt-bindings/input/input.h>
#include "tegra20.dtsi"

/ {
	model = "Toshiba AC100 / Dynabook AZ";
	compatible = "compal,paz00", "nvidia,tegra20";

	chosen {
		stdout-path = &uarta;
	};

	aliases {
                i2c0 = "/i2c@7000d000";
                i2c1 = "/i2c@7000c000";
                i2c2 = "/i2c@7000c400";
                i2c3 = "/i2c@7000c500";
                usb0 = "/usb@c5008000";
                usb1 = "/usb@c5000000";
                usb2 = "/usb@c5004000";
		sdhci0 = "/sdhci@c8000600";
		sdhci1 = "/sdhci@c8000000";
	};

	memory {
		reg = <0x00000000 0x20000000>;
	};

	host1x {
		status = "okay";
		dc@54200000 {
			status = "okay";
			rgb {
				status = "okay";
                                nvidia,ddc-i2c-bus = <&i2c1>; // edid
				nvidia,panel = <&lcd_panel>; // fallback on edid failure
			};
		};

                /* ONLY A SINGLE CONTROLLER IS SUPPORTED IN /mach-tegra20/display.c */
/*
                hdmi {
			status = "okay";
                        vdd-supply = <&hdmi_vdd_reg>;
                        pll-supply = <&hdmi_pll_reg>;

                        nvidia,ddc-i2c-bus = <&i2c2>;
                        nvidia,hpd-gpio = <&gpio TEGRA_GPIO(N, 7)
                                GPIO_ACTIVE_HIGH>;
                };
*/

	};

	serial@70006000 {
		clock-frequency = < 216000000 >;
	};

	/* CAM_I2C_SDA: EC; Ene KB926 */ 
        i2c@7000c500 {
                status = "okay";
                clock-frequency = <1000000>;
        };


	/*
         * GEN1_I2C_SDA: Audic Codec, G sensor, TPM, Light Senor, LCD edid 
         */
        i2c1: i2c@7000c000 {
                status = "okay";
                clock-frequency = <400000>;
        };

        /* DDC_SDA_3P3: hdmi EDID */
        i2c2: i2c@7000c400 {
                status = "okay";
                clock-frequency = <100000>;
        };

        /*
         * PWR_I2C_SCL: power I2C to PMIC and temperature sensor
         */
        i2c@7000d000 {
                status = "okay";
                clock-frequency = <100000>;
        };

	sdhci@c8000000 {
		status = "okay";
		cd-gpios = <&gpio TEGRA_GPIO(V, 5) GPIO_ACTIVE_LOW>;
		wp-gpios = <&gpio TEGRA_GPIO(H, 1) GPIO_ACTIVE_HIGH>;
		power-gpios = <&gpio TEGRA_GPIO(V, 1) GPIO_ACTIVE_HIGH>;
		bus-width = <4>;
	};

	sdhci@c8000600 {
		status = "okay";
		bus-width = <8>;
	};

        regulators {
                compatible = "simple-bus";
                #address-cells = <1>;
                #size-cells = <0>;

                hdmi_vdd_reg: regulator@0 {
                        compatible = "regulator-fixed";
                        reg = <0>;
                        regulator-name = "avdd_hdmi";
                        regulator-min-microvolt = <3300000>;
                        regulator-max-microvolt = <3300000>;
                        regulator-always-on;
                };

                hdmi_pll_reg: regulator@1 {
                        compatible = "regulator-fixed";
                        reg = <1>;
                        regulator-name = "avdd_hdmi_pll";
                        regulator-min-microvolt = <1800000>;
                        regulator-max-microvolt = <1800000>;
                        regulator-always-on;
                };

	};

        /* Backup panel settings*/
	lcd_panel: panel {
               /* PAZ00 has 1024x600 */
                clock = <54030000>;
                xres = <1024>;
                yres = <600>;
                right-margin = <160>;
                left-margin = <24>;
                hsync-len = <136>;
                upper-margin = <3>;
                lower-margin = <61>;
                vsync-len = <6>;
		hsync-active-high;
		nvidia,bits-per-pixel = <16>;
		nvidia,pwm = <&pwm 0 0>;
		nvidia,backlight-enable-gpios = <&gpio TEGRA_GPIO(U, 4)
							GPIO_ACTIVE_HIGH>;
		nvidia,lvds-shutdown-gpios = <&gpio TEGRA_GPIO(M, 6)
							GPIO_ACTIVE_HIGH>;
		nvidia,backlight-vdd-gpios = <&gpio TEGRA_GPIO(W, 0)
							GPIO_ACTIVE_HIGH>;
		nvidia,panel-vdd-gpios = <&gpio TEGRA_GPIO(A, 4)
							GPIO_ACTIVE_HIGH>;
		nvidia,panel-timings = <400 4 203 17 15>;
	};
};
