{
    "name": "RPU",
    "folder": "RPU",
    "sim_files": [
        "tests/rpu_core_tb.vhd",
        "tests/tb_alu_int32_div.vhd",
        "tests/tb_unit_alu_RV32I_01.vhd",
        "tests/tb_unit_decoder_RV32_01.vhd"
    ],
    "files": [
        "vhdl/alu_int32_div.vhd",
        "vhdl/control_unit.vhd",
        "vhdl/core.vhd",
        "vhdl/csr_unit.vhd",
        "vhdl/lint_unit.vhd",
        "vhdl/pc_unit.vhd",
        "vhdl/register_set.vhd",
        "vhdl/unit_alu_RV32_I.vhd",
        "vhdl/unit_decoder_RV32I.vhd"
    ],
    "include_dirs": [],
    "repository": "https://github.com/Domipheus/RPU",
    "top_module": "core",
    "extra_flags": [],
    "language_version": "08",
    "modules": [
        {
            "module": "rpu_core_tb",
            "file": "tests/rpu_core_tb.vhd"
        },
        {
            "module": "alu_int32_div_tb",
            "file": "tests/tb_alu_int32_div.vhd"
        },
        {
            "module": "tb_unit_alu_RV32I_01",
            "file": "tests/tb_unit_alu_RV32I_01.vhd"
        },
        {
            "module": "tb_unit_decoder_RV32_01",
            "file": "tests/tb_unit_decoder_RV32_01.vhd"
        },
        {
            "module": "alu_int32_div",
            "file": "vhdl/alu_int32_div.vhd"
        },
        {
            "module": "control_unit",
            "file": "vhdl/control_unit.vhd"
        },
        {
            "module": "core",
            "file": "vhdl/core.vhd"
        },
        {
            "module": "csr_unit",
            "file": "vhdl/csr_unit.vhd"
        },
        {
            "module": "lint_unit",
            "file": "vhdl/lint_unit.vhd"
        },
        {
            "module": "mem_controller",
            "file": "vhdl/mem_controller.vhd"
        },
        {
            "module": "pc_unit",
            "file": "vhdl/pc_unit.vhd"
        },
        {
            "module": "register_set",
            "file": "vhdl/register_set.vhd"
        },
        {
            "module": "alu_RV32I",
            "file": "vhdl/unit_alu_RV32_I.vhd"
        },
        {
            "module": "decoder_RV32",
            "file": "vhdl/unit_decoder_RV32I.vhd"
        }
    ],
    "module_graph": {
        "rpu_core_tb": [],
        "alu_int32_div_tb": [],
        "tb_unit_alu_RV32I_01": [],
        "tb_unit_decoder_RV32_01": [],
        "alu_int32_div": [],
        "control_unit": [],
        "core": [],
        "csr_unit": [],
        "lint_unit": [],
        "mem_controller": [],
        "pc_unit": [],
        "register_set": [],
        "alu_RV32I": [],
        "decoder_RV32": []
    },
    "module_graph_inverse": {
        "rpu_core_tb": [],
        "alu_int32_div_tb": [],
        "tb_unit_alu_RV32I_01": [],
        "tb_unit_decoder_RV32_01": [],
        "alu_int32_div": [],
        "control_unit": [],
        "core": [],
        "csr_unit": [],
        "lint_unit": [],
        "mem_controller": [],
        "pc_unit": [],
        "register_set": [],
        "alu_RV32I": [],
        "decoder_RV32": []
    },
    "non_tb_files": [
        "vhdl/alu_int32_div.vhd",
        "vhdl/constants.vhd",
        "vhdl/control_unit.vhd",
        "vhdl/core.vhd",
        "vhdl/csr_unit.vhd",
        "vhdl/lint_unit.vhd",
        "vhdl/mem_controller.vhd",
        "vhdl/pc_unit.vhd",
        "vhdl/register_set.vhd",
        "vhdl/unit_alu_RV32_I.vhd",
        "vhdl/unit_decoder_RV32I.vhd"
    ]
}