#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Aug 31 12:02:35 2021
# Process ID: 34372
# Current directory: C:/Users/15827/Desktop/code_small_semesters/pipline_cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16508 C:\Users\15827\Desktop\code_small_semesters\pipline_cpu\pipline_cpu.xpr
# Log file: C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/vivado.log
# Journal file: C:/Users/15827/Desktop/code_small_semesters/pipline_cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/15827/OneDrive/some codes/pipline_cpu' since last save.
WARNING: [Project 1-312] File not found as 'C:/Users/15827/Desktop/bitmips_experiments-master/lab3/soft/fibonacci.coe'; using path 'C:/Users/15827/OneDrive/bitmips_experiments-master/lab3/soft/fibonacci.coe' instead.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/ip', nor could it be found using path 'C:/Users/15827/OneDrive/some codes/pipline_cpu/pipline_cpu.srcs/sources_1/ip'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 791.602 ; gain = 101.750
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol pc_val, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:23]
ERROR: [VRFC 10-2989] 'instr' is not declared [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:15]
ERROR: [VRFC 10-2865] module 'mycpu' ignored due to previous errors [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol pc_val, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:23]
ERROR: [VRFC 10-2989] 'instr' is not declared [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:15]
ERROR: [VRFC 10-2865] module 'mycpu' ignored due to previous errors [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol pc_val, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'pc_val' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:23]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 930.555 ; gain = 17.047
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'pc_val' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:23]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 933.605 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'pc_val' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:23]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 933.605 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol pc_val, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'pc_val' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:23]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 933.605 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol pc_val, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'pc_val' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:23]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 933.605 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol pc_val, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'pc_val' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:23]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 933.605 ; gain = 0.000
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol instr, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_instr' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 933.605 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol instr, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'in_instr' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 933.605 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 960.324 ; gain = 0.000
add_files -norecurse C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/define.vh
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {C:/Users/15827/Desktop/code_small_semesters/softcode/test_pip.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/15827/Desktop/code_small_semesters/softcode/test_pip.coe' provided. It will be converted relative to IP Instance files '../../../../../../softcode/test_pip.coe'
delete_ip_run [get_files -of_objects [get_fileset inst_rom] C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.runs/inst_rom_synth_1

INFO: [Project 1-386] Moving file 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci' from fileset 'inst_rom' to fileset 'sources_1'.
set_property generate_synth_checkpoint false [get_files  C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
generate_target all [get_files  C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files -ipstatic_source_dir C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/modelsim} {questa=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/questa} {riviera=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol reg_ra1_dc, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:70]
INFO: [VRFC 10-2458] undeclared symbol reg_ra2_dc, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'out_ra2' on this module [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:71]
ERROR: [VRFC 10-3180] cannot find port 'out_ra1' on this module [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:70]
ERROR: [VRFC 10-3180] cannot find port 'in_ra2' on this module [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:65]
ERROR: [VRFC 10-3180] cannot find port 'in_ra1' on this module [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:64]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol reg_ra1_dc, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:70]
INFO: [VRFC 10-2458] undeclared symbol reg_ra2_dc, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'out_ra2' on this module [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:71]
ERROR: [VRFC 10-3180] cannot find port 'out_ra1' on this module [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:70]
ERROR: [VRFC 10-3180] cannot find port 'in_ra2' on this module [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:65]
ERROR: [VRFC 10-3180] cannot find port 'in_ra1' on this module [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:64]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'out_ra2' on this module [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:71]
ERROR: [VRFC 10-3180] cannot find port 'out_ra1' on this module [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:70]
ERROR: [VRFC 10-3180] cannot find port 'in_ra2' on this module [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:65]
ERROR: [VRFC 10-3180] cannot find port 'in_ra1' on this module [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:64]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'out_ra2' on this module [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:71]
ERROR: [VRFC 10-3180] cannot find port 'out_ra1' on this module [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:70]
ERROR: [VRFC 10-3180] cannot find port 'in_ra2' on this module [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:65]
ERROR: [VRFC 10-3180] cannot find port 'in_ra1' on this module [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:64]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1037.906 ; gain = 8.305
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1037.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1037.906 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'data_ram_wa' on this module [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:23]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'rd1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'rd2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'data_ram_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:116]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'reg_wd' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:120]
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:131]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'reg_wd' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:151]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1037.906 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'rd1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'rd2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'data_ram_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:116]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'reg_wd' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:120]
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:131]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'reg_wd' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:151]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {C:/Users/15827/Desktop/code_small_semesters/softcode/test_pip.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/15827/Desktop/code_small_semesters/softcode/test_pip.coe' provided. It will be converted relative to IP Instance files '../../../../../../softcode/test_pip.coe'
generate_target all [get_files  C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files -ipstatic_source_dir C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/modelsim} {questa=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/questa} {riviera=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1221.277 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'rd1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'rd2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'data_ram_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:116]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'reg_wd' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:120]
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:131]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'reg_wd' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:151]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Sep  1 11:51:54 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1221.277 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'rd1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'rd2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'data_ram_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:116]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'reg_wd' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:120]
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:131]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'reg_wd' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:151]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1221.277 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol con_alu_res, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:96]
INFO: [VRFC 10-2458] undeclared symbol con_alu1, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:116]
INFO: [VRFC 10-2458] undeclared symbol con_alu2, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:117]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'dec_reg_wa' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:93]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'con_alu_res' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'con_reg_wa' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_in1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:116]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_in2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:117]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'regfile_reg_wa' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:126]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:123]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol con_alu_res, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:96]
INFO: [VRFC 10-2458] undeclared symbol con_alu1, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:116]
INFO: [VRFC 10-2458] undeclared symbol con_alu2, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:117]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'dec_reg_wa' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:93]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'con_alu_res' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'con_reg_wa' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_in1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:116]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_in2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:117]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'regfile_reg_wa' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:126]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:123]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1221.277 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol con_alu_res, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:96]
INFO: [VRFC 10-2458] undeclared symbol con_alu1, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:116]
INFO: [VRFC 10-2458] undeclared symbol con_alu2, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:117]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'dec_reg_wa' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:93]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'con_alu_res' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'con_reg_wa' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_in1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:116]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_in2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:117]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'regfile_reg_wa' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:126]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:123]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol con_alu_res, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:96]
INFO: [VRFC 10-2458] undeclared symbol con_alu1, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:116]
INFO: [VRFC 10-2458] undeclared symbol con_alu2, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:117]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'dec_reg_wa' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:93]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'con_alu_res' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'con_reg_wa' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_in1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:116]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_in2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:117]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'regfile_reg_wa' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:126]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:123]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol con_alu1, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:116]
INFO: [VRFC 10-2458] undeclared symbol con_alu2, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:117]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'dec_reg_wa' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'con_reg_wa' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_in1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:116]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_in2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:117]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'regfile_reg_wa' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:126]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:123]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol con_alu1, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:116]
INFO: [VRFC 10-2458] undeclared symbol con_alu2, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:117]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'dec_reg_wa' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'con_reg_wa' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_in1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:116]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_in2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:117]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'regfile_reg_wa' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:126]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:123]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol con_alu1, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:116]
INFO: [VRFC 10-2458] undeclared symbol con_alu2, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:117]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'dec_reg_wa' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'con_reg_wa' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_in1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:116]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_in2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:117]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'regfile_reg_wa' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:126]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:123]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol con_alu1, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:116]
INFO: [VRFC 10-2458] undeclared symbol con_alu2, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:117]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_in1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:116]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_in2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:123]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol con_alu1, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:116]
INFO: [VRFC 10-2458] undeclared symbol con_alu2, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:117]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_in1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:116]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_in2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:123]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol con_alu1, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:116]
INFO: [VRFC 10-2458] undeclared symbol con_alu2, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:117]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_in1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:116]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_in2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:123]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol con_alu1, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:116]
INFO: [VRFC 10-2458] undeclared symbol con_alu2, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:117]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_in1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:116]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_in2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:123]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_in1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:116]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_in2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:123]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1221.277 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol con_alu1, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:116]
INFO: [VRFC 10-2458] undeclared symbol con_alu2, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:117]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_in1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:116]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_in2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:123]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:123]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:123]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:123]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {C:/Users/15827/Desktop/code_small_semesters/softcode/test_pip.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/15827/Desktop/code_small_semesters/softcode/test_pip.coe' provided. It will be converted relative to IP Instance files '../../../../../../softcode/test_pip.coe'
generate_target all [get_files  C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files -ipstatic_source_dir C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/modelsim} {questa=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/questa} {riviera=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:123]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1221.277 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd1' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'con_reg_rd2' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1221.277 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {C:/Users/15827/Desktop/code_small_semesters/softcode/test1.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/15827/Desktop/code_small_semesters/softcode/test1.coe' provided. It will be converted relative to IP Instance files '../../../../../../softcode/test1.coe'
generate_target all [get_files  C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files -ipstatic_source_dir C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/modelsim} {questa=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/questa} {riviera=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {C:/Users/15827/Desktop/code_small_semesters/softcode/test1.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/15827/Desktop/code_small_semesters/softcode/test1.coe' provided. It will be converted relative to IP Instance files '../../../../../../softcode/test1.coe'
generate_target all [get_files  C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files -ipstatic_source_dir C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/modelsim} {questa=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/questa} {riviera=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1221.277 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench._pip_cpu._inst_rom.inst at time               195000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench._pip_cpu._inst_rom.inst at time               195000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               265000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               335000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               405000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               475000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:01:20 ; elapsed = 00:01:18 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:01:21 ; elapsed = 00:01:20 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1221.277 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench._pip_cpu._inst_rom.inst at time               195000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               265000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               335000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               405000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               475000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
set_property -dict [list CONFIG.coefficient_file {C:/Users/15827/Desktop/code_small_semesters/softcode/pip_test2.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/15827/Desktop/code_small_semesters/softcode/pip_test2.coe' provided. It will be converted relative to IP Instance files '../../../../../../softcode/pip_test2.coe'
generate_target all [get_files  C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files -ipstatic_source_dir C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/modelsim} {questa=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/questa} {riviera=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:01:00 ; elapsed = 00:00:59 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
run 100 ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:02:03 ; elapsed = 00:01:53 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
run 100 ns
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1221.277 ; gain = 0.000
run 10 ns
FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 175 ns  Iteration: 2  Process: /testbench/_pip_cpu/_mycpu/_control/Always41_7
  File: C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v

HDL Line: C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v:46
run: Time (s): cpu = 00:02:44 ; elapsed = 00:02:41 . Memory (MB): peak = 1221.277 ; gain = 0.000
run 10 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 10 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 1221.277 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:01:45 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:01:47 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:01:52 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property -dict [list CONFIG.coefficient_file {C:/Users/15827/Desktop/code_small_semesters/softcode/test_pip.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/15827/Desktop/code_small_semesters/softcode/test_pip.coe' provided. It will be converted relative to IP Instance files '../../../../../../softcode/test_pip.coe'
generate_target all [get_files  C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files -ipstatic_source_dir C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/modelsim} {questa=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/questa} {riviera=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:34 . Memory (MB): peak = 1221.277 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 1221.277 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {C:/Users/15827/Desktop/code_small_semesters/softcode/test1.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/15827/Desktop/code_small_semesters/softcode/test1.coe' provided. It will be converted relative to IP Instance files '../../../../../../softcode/test1.coe'
generate_target all [get_files  C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files -ipstatic_source_dir C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/modelsim} {questa=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/questa} {riviera=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench._pip_cpu._inst_rom.inst at time               195000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               265000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               335000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               405000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               475000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:02:02 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:02:03 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:44 . Memory (MB): peak = 1221.277 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench._pip_cpu._inst_rom.inst at time               195000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               265000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               335000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               405000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               475000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:54 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:55 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1221.277 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench._pip_cpu._inst_rom.inst at time               195000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               265000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               335000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               405000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               475000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:22 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:01:23 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1221.277 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench._pip_cpu._inst_rom.inst at time               195000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               265000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               335000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               405000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               475000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench._pip_cpu._inst_rom.inst at time               195000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               265000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               335000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               405000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               475000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:48 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:49 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1221.277 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench._pip_cpu._inst_rom.inst at time               195000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               265000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               335000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               405000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               475000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/dist_mem_gen_v8_0/simulation/dist_mem_gen_v8_0.v: file does not exist.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench._pip_cpu._inst_rom.inst at time               195000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               265000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               335000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               405000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               475000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
set_property -dict [list CONFIG.coefficient_file {C:/Users/15827/Desktop/code_small_semesters/softcode/test1.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/15827/Desktop/code_small_semesters/softcode/test1.coe' provided. It will be converted relative to IP Instance files '../../../../../../softcode/test1.coe'
generate_target all [get_files  C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files -ipstatic_source_dir C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/modelsim} {questa=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/questa} {riviera=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench._pip_cpu._inst_rom.inst at time               175000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               225000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               275000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               325000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               375000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               425000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               475000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               525000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               575000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               625000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               675000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               725000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               775000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               825000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               875000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               925000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               975000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {C:/Users/15827/Desktop/code_small_semesters/softcode/test1.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/15827/Desktop/code_small_semesters/softcode/test1.coe' provided. It will be converted relative to IP Instance files '../../../../../../softcode/test1.coe'
generate_target all [get_files  C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files -ipstatic_source_dir C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/modelsim} {questa=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/questa} {riviera=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
set_property -dict [list CONFIG.coefficient_file {C:/Users/15827/Desktop/code_small_semesters/softcode/test1.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/15827/Desktop/code_small_semesters/softcode/test1.coe' provided. It will be converted relative to IP Instance files '../../../../../../softcode/test1.coe'
generate_target all [get_files  C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files -ipstatic_source_dir C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/modelsim} {questa=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/questa} {riviera=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
relaunch_xsim_kernel: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1221.277 ; gain = 0.000
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1221.277 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol cpu_pc_val_pre, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:49]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_val_pre' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:98]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:108]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_pc' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:114]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench._pip_cpu._inst_rom.inst at time               165000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol cpu_pc_val_pre, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:49]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_val_pre' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:98]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:108]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_pc' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:114]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol cpu_pc_val_pre, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:49]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_val_pre' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:98]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:108]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_pc' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:114]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench._pip_cpu._inst_rom.inst at time               105000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               135000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               165000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               195000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               225000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               255000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               285000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               315000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               345000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               375000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               405000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               435000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               465000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               495000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               525000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               555000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               585000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               615000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               645000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               675000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               705000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               735000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               765000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               795000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               825000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               855000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               885000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               915000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               945000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               975000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol cpu_pc_val_pre, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:49]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_val_pre' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:98]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:108]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_pc' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:114]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench._pip_cpu._inst_rom.inst at time               165000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.277 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol cpu_pc_val_pre, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:49]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_val_pre' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:49]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:98]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:108]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_pc' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:114]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench._pip_cpu._inst_rom.inst at time               165000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol cpu_pc_val_pre, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'fet_jmp_e' on this module [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:51]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol cpu_pc_val_pre, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_val_pre' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:52]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:102]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:112]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_pc' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1528.750 ; gain = 0.000
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [Common 17-180] Spawn failed: No such file or directory
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol cpu_pc_val_pre, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1528.750 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_jmp_e' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_val_pre' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_pc' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench._pip_cpu._inst_rom.inst at time               165000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1528.750 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol cpu_pc_val_pre, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_jmp_e' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_val_pre' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_pc' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench._pip_cpu._inst_rom.inst at time               165000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol cpu_pc_val_pre, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_jmp_e' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_val_pre' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_pc' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench._pip_cpu._inst_rom.inst at time               165000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol cpu_pc_val_pre, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_jmp_e' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_val_pre' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_pc' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench._pip_cpu._inst_rom.inst at time               165000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol cpu_pc_val_pre, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_jmp_e' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_val_pre' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_pc' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench._pip_cpu._inst_rom.inst at time               165000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol cpu_pc_val_pre, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_jmp_e' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_val_pre' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_pc' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol cpu_pc_val_pre, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_jmp_e' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_val_pre' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_pc' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench._pip_cpu._inst_rom.inst at time               165000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol cpu_pc_val_pre, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_jmp_e' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:51]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_val_pre' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:53]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:113]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_pc' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol cpu_pc_val_pre, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_jmp_e' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:52]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_val_pre' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_pc' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol cpu_pc_val_pre, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_jmp_e' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:52]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_val_pre' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_pc' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench._pip_cpu._inst_rom.inst at time               165000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol cpu_pc_val_pre, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_jmp_e' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:52]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_val_pre' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_pc' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench._pip_cpu._inst_rom.inst at time               165000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_jmp_e' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:52]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_val_pre' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_pc' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench._pip_cpu._inst_rom.inst at time               165000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol cpu_pc_val_pre, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_jmp_e' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:52]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_val_pre' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_pc' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench._pip_cpu._inst_rom.inst at time               165000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol cpu_pc_val_pre, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_jmp_e' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:52]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_val_pre' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_pc' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench._pip_cpu._inst_rom.inst at time               165000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol cpu_pc_val_pre, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_jmp_e' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:52]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_val_pre' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_pc' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol cpu_pc_val_pre, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_jmp_e' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:52]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_val_pre' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_pc' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench._pip_cpu._inst_rom.inst at time               165000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol cpu_pc_val_pre, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_jmp_e' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:52]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_val_pre' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_pc' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench._pip_cpu._inst_rom.inst at time               165000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol cpu_pc_val_pre, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_jmp_e' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:52]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_val_pre' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_pc' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench._pip_cpu._inst_rom.inst at time               165000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1528.750 ; gain = 0.000
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol cpu_pc_val_pre, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_jmp_e' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:52]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_val_pre' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_pc' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:113]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench._pip_cpu._inst_rom.inst at time               165000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3594] non-net port 'alu_pc' cannot be of mode input [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol cpu_pc_val_pre, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_jmp_e' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:52]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_val_pre' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'alu_pc' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:113]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'alu_pc' is not permitted [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v:8]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2458] undeclared symbol cpu_pc_val_j, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_jmp_e' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_val_j' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1528.750 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2458] undeclared symbol fet_pc_val_j, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_jmp_e' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:114]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:124]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2458] undeclared symbol fet_pc_val_j, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_jmp_e' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:114]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:124]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.750 ; gain = 0.000
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [Common 17-180] Spawn failed: No such file or directory
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [Common 17-180] Spawn failed: No such file or directory
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [Common 17-180] Spawn failed: No such file or directory
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2458] undeclared symbol fet_pc_val_j, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1528.750 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'con_jmp_e' on this module [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:98]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2458] undeclared symbol fet_pc_val_j, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'con_jmp_e' on this module [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:98]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2458] undeclared symbol fet_pc_val_j, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'con_jmp_e' on this module [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:98]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [Common 17-180] Spawn failed: No such file or directory
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2458] undeclared symbol fet_pc_val_j, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'con_jmp_e' on this module [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:93]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2458] undeclared symbol fet_pc_val_j, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'con_jmp_e' on this module [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:93]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2458] undeclared symbol fet_pc_val_j, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'con_jmp_e' on this module [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:93]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
ERROR: [VRFC 10-2989] 'cpu_jmp_e' is not declared [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v:31]
ERROR: [VRFC 10-2989] 'cpu_jmp_e' is not declared [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v:34]
ERROR: [VRFC 10-2989] 'cpu_jmp_e' is not declared [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v:37]
ERROR: [VRFC 10-2989] 'cpu_jmp_e' is not declared [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v:40]
ERROR: [VRFC 10-2865] module 'decode_control' ignored due to previous errors [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [Common 17-180] Spawn failed: No such file or directory
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2458] undeclared symbol fet_pc_val_j, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1528.750 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'cpu_jmp_e' on this module [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:94]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2458] undeclared symbol fet_pc_val_j, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_jmp_e' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2458] undeclared symbol fet_pc_val_j, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_jmp_e' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.750 ; gain = 0.000
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2458] undeclared symbol fet_pc_val_j, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_jmp_e' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2458] undeclared symbol fet_pc_val_j, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_jmp_e' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2458] undeclared symbol fet_pc_val_j, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_jmp_e' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2458] undeclared symbol fet_pc_val_j, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_jmp_e' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2458] undeclared symbol fet_pc_val_j, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_jmp_e' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1528.750 ; gain = 0.000
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2458] undeclared symbol fet_pc_val_j, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'pc_pre' on this module [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:97]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2458] undeclared symbol fet_pc_val_j, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'fet_pc_jmp_e' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:54]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2458] undeclared symbol fet_pc_val_j, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2458] undeclared symbol fet_pc_val_j, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2458] undeclared symbol fet_pc_val_j, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2458] undeclared symbol fet_pc_val_j, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2458] undeclared symbol pc_ds2, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v:21]
INFO: [VRFC 10-2458] undeclared symbol fet_pc_val_j, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2458] undeclared symbol fet_pc_val_j, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2458] undeclared symbol fet_pc_val_j, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2458] undeclared symbol fet_pc_val_j, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2458] undeclared symbol fet_pc_val_j, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2458] undeclared symbol fet_pc_val_j, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2458] undeclared symbol fet_pc_val_j, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
ERROR: [VRFC 10-4982] syntax error near ')' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v:22]
INFO: [VRFC 10-2458] undeclared symbol fet_pc_val_j, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v:46]
ERROR: [VRFC 10-2865] module 'fetch' ignored due to previous errors [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2458] undeclared symbol fet_pc_val_j, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2458] undeclared symbol fet_pc_val_j, assumed default net type wire [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:120]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:129]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench._pip_cpu._inst_rom.inst at time               145000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1528.750 ; gain = 0.000
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.750 ; gain = 0.000
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.750 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {C:/Users/15827/Desktop/code_small_semesters/softcode/pip_test2.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/15827/Desktop/code_small_semesters/softcode/pip_test2.coe' provided. It will be converted relative to IP Instance files '../../../../../../softcode/pip_test2.coe'
generate_target all [get_files  C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files -ipstatic_source_dir C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/modelsim} {questa=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/questa} {riviera=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench._pip_cpu._inst_rom.inst at time               195000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               245000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               295000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               345000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               395000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               445000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               495000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               545000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               595000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               645000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               695000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               745000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               795000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               845000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               895000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               945000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
WARNING in testbench._pip_cpu._inst_rom.inst at time               995000 ns: 
Reading from out-of-range address. Max address in testbench._pip_cpu._inst_rom.inst is        1023
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.750 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {C:/Users/15827/Desktop/code_small_semesters/softcode/pip_test2.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/15827/Desktop/code_small_semesters/softcode/pip_test2.coe' provided. It will be converted relative to IP Instance files '../../../../../../softcode/pip_test2.coe'
generate_target all [get_files  C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files -ipstatic_source_dir C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/modelsim} {questa=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/questa} {riviera=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.750 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {C:/Users/15827/Desktop/code_small_semesters/softcode/test1.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/15827/Desktop/code_small_semesters/softcode/test1.coe' provided. It will be converted relative to IP Instance files '../../../../../../softcode/test1.coe'
generate_target all [get_files  C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files -ipstatic_source_dir C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/modelsim} {questa=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/questa} {riviera=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.750 ; gain = 0.000
set_property -dict [list CONFIG.coefficient_file {C:/Users/15827/Desktop/code_small_semesters/softcode/test1.coe}] [get_ips inst_rom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/15827/Desktop/code_small_semesters/softcode/test1.coe' provided. It will be converted relative to IP Instance files '../../../../../../softcode/test1.coe'
generate_target all [get_files  C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/inst_rom.xci] -directory C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files -ipstatic_source_dir C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/modelsim} {questa=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/questa} {riviera=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/riviera} {activehdl=C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.750 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/fibonacci.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/test_pip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/pip_test2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim/ip'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/decode_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/fetch_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pip_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.sim/sim_1/behav/xsim'
"xelab -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9021f801dab4471aba21069d425c89ec --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'con_mem_we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'con_imm32' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/mycpu/mycpu.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'we' [C:/Users/15827/Desktop/code_small_semesters/pipline_cpu/pipline_cpu.srcs/sources_1/new/pip_cpu.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.pip_cpu
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1528.750 ; gain = 0.000
